
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.7;
1.7
set RST_NAME "reset";
reset
set TOP_MOD_NAME "net_4_8_12_16_16_1_36";
net_4_8_12_16_16_1_36
set SRC_FILE "net_4_8_12_16_16_1_36.sv";
net_4_8_12_16_16_1_36.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE [list "file1.sv" "file2.sv"];
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_4_8_12_16_16_1_36.sv
Compiling source file ./net_4_8_12_16_16_1_36.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_4_8_12_16_16_1_36'.
Information: Building the design 'l1_fc_8_4_16_1_8'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'l2_fc_12_8_16_1_12'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'l3_fc_16_12_16_1_16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'l1_fc_8_4_16_1_8_datapath' instantiated from design 'l1_fc_8_4_16_1_8' with
	the parameters "16,8,4,8,1". (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:139: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:140: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:142: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:143: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:144: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:145: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:146: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:150: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:154: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:158: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:162: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:166: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:170: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:174: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:178: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:188: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:190: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:191: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:192: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:194: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 186 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           187            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l1_fc_8_4_16_1_8_datapath_WIDTH16_W_M8_W_N4_P8_R1 line 136 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out_v_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l1_fc_8_4_16_1_8_control' instantiated from design 'l1_fc_8_4_16_1_8' with
	the parameters "16,8,4,8". (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:264: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:278: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:279: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:280: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:281: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine l1_fc_8_4_16_1_8_control_WIDTH16_W_M8_W_N4_P8 line 235 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l1_fc_8_4_16_1_8_control_WIDTH16_W_M8_W_N4_P8 line 284 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  addr_count_x_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l1_fc_8_4_16_1_8_control_WIDTH16_W_M8_W_N4_P8 line 310 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_w_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l1_fc_8_4_16_1_8_control_WIDTH16_W_M8_W_N4_P8 line 326 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    acc_count_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l1_fc_8_4_16_1_8_control_WIDTH16_W_M8_W_N4_P8 line 335 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  output_count_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l1_fc_8_4_16_1_8_control_WIDTH16_W_M8_W_N4_P8 line 344 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l1_fc_8_4_16_1_8_control_WIDTH16_W_M8_W_N4_P8 line 351 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   iter_count_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l1_fc_8_4_16_1_8_control_WIDTH16_W_M8_W_N4_P8 line 360 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   delay_ctrl_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l1_fc_8_4_16_1_8_control_WIDTH16_W_M8_W_N4_P8 line 369 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   last_valid_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l2_fc_12_8_16_1_12_datapath' instantiated from design 'l2_fc_12_8_16_1_12' with
	the parameters "16,12,8,12,1". (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:618: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:619: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:620: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:621: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:622: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:623: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:624: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:625: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:626: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:627: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:628: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:629: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:633: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:637: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:641: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:645: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:649: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:653: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:657: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:661: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:665: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:669: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:673: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:677: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:687: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:688: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:689: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:690: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:691: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:692: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:693: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:694: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:695: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:696: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:697: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:698: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 685 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           686            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_datapath_WIDTH16_W_M12_W_N8_P12_R1 line 615 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out_v_reg      | Flip-flop |  192  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l2_fc_12_8_16_1_12_control' instantiated from design 'l2_fc_12_8_16_1_12' with
	the parameters "16,12,8,12". (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:767: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:781: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:782: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:783: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:784: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_control_WIDTH16_W_M12_W_N8_P12 line 738 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_control_WIDTH16_W_M12_W_N8_P12 line 787 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  addr_count_x_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_control_WIDTH16_W_M12_W_N8_P12 line 813 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_w_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_control_WIDTH16_W_M12_W_N8_P12 line 829 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    acc_count_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_control_WIDTH16_W_M12_W_N8_P12 line 838 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  output_count_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_control_WIDTH16_W_M12_W_N8_P12 line 847 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_control_WIDTH16_W_M12_W_N8_P12 line 854 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   iter_count_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_control_WIDTH16_W_M12_W_N8_P12 line 863 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   delay_ctrl_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_control_WIDTH16_W_M12_W_N8_P12 line 872 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   last_valid_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l3_fc_16_12_16_1_16_datapath' instantiated from design 'l3_fc_16_12_16_1_16' with
	the parameters "16,16,12,16,1". (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1245: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1246: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1247: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1248: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1249: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1250: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1251: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1252: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1253: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1254: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1255: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1256: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1257: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1258: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1259: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1260: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1264: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1268: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1272: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1276: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1280: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1284: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1288: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1292: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1296: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1300: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1304: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1308: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1312: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1316: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1320: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1324: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1334: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1335: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1336: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1337: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1338: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1339: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1340: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1341: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1342: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1343: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1344: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1345: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1346: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1347: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1348: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1349: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1332 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1333           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_datapath_WIDTH16_W_M16_W_N12_P16_R1 line 1242 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out_v_reg      | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l3_fc_16_12_16_1_16_control' instantiated from design 'l3_fc_16_12_16_1_16' with
	the parameters "16,16,12,16". (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1418: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1432: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1433: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1434: signed to unsigned assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1435: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_control_WIDTH16_W_M16_W_N12_P16 line 1389 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_control_WIDTH16_W_M16_W_N12_P16 line 1438 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  addr_count_x_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_control_WIDTH16_W_M16_W_N12_P16 line 1464 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_w_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_control_WIDTH16_W_M16_W_N12_P16 line 1480 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    acc_count_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_control_WIDTH16_W_M16_W_N12_P16 line 1489 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  output_count_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_control_WIDTH16_W_M16_W_N12_P16 line 1498 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_control_WIDTH16_W_M16_W_N12_P16 line 1505 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   iter_count_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_control_WIDTH16_W_M16_W_N12_P16 line 1514 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   delay_ctrl_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_control_WIDTH16_W_M16_W_N12_P16 line 1523 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   last_valid_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'l1_fc_8_4_16_1_8_datapath_WIDTH16_W_M8_W_N4_P8_R1' with
	the parameters "16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE4 line 1894 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE4/1895 |   4    |   16    |      2       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'l1_fc_8_4_16_1_8_W_rom0'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:384: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:385: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 381 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           382            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l1_fc_8_4_16_1_8_W_rom0 line 381 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l1_fc_8_4_16_1_8_W_rom1'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:400: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 395 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           396            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l1_fc_8_4_16_1_8_W_rom1 line 395 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l1_fc_8_4_16_1_8_W_rom2'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:412: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 409 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           410            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l1_fc_8_4_16_1_8_W_rom2 line 409 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l1_fc_8_4_16_1_8_W_rom3'. (HDL-193)

Statistics for case statements in always block at line 423 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           424            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l1_fc_8_4_16_1_8_W_rom3 line 423 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l1_fc_8_4_16_1_8_W_rom4'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:441: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 437 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           438            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l1_fc_8_4_16_1_8_W_rom4 line 437 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l1_fc_8_4_16_1_8_W_rom5'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:453: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:455: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 451 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           452            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l1_fc_8_4_16_1_8_W_rom5 line 451 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l1_fc_8_4_16_1_8_W_rom6'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:469: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 465 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           466            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l1_fc_8_4_16_1_8_W_rom6 line 465 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l1_fc_8_4_16_1_8_W_rom7'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:482: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:484: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 479 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           480            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l1_fc_8_4_16_1_8_W_rom7 line 479 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'l1_fc_8_4_16_1_8_datapath_WIDTH16_W_M8_W_N4_P8_R1' with
	the parameters "16". (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1941: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine mac_WIDTH16 line 1917 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   shift_delay_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mac_WIDTH16 line 1935 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   product_sat_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mac_WIDTH16 line 1944 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       b_r_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       a_r_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mac_WIDTH16 line 1959 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'l2_fc_12_8_16_1_12_datapath_WIDTH16_W_M12_W_N8_P12_R1' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 1894 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE8/1895 |   8    |   16    |      3       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom0'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:886: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:888: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:889: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:890: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:892: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:893: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 884 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           885            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom0 line 884 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom1'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:904: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:905: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:907: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:908: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 902 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           903            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom1 line 902 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom2'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:923: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:926: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:929: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 920 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           921            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom2 line 920 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom3'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:940: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:942: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:943: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:944: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:947: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 938 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           939            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom3 line 938 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom4'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:959: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:962: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:963: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:964: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:965: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 956 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           957            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom4 line 956 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom5'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:976: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:977: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:979: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:982: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:983: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 974 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           975            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom5 line 974 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom6'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:995: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:996: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:997: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1000: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1001: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 992 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           993            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom6 line 992 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom7'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1012: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1013: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1015: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1016: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1017: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1010 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1011           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom7 line 1010 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom8'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1030: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1031: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1033: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1034: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1028 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1029           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom8 line 1028 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom9'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1049: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1050: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1046 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1047           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom9 line 1046 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom10'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1067: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1071: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1073: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1064 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1065           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom10 line 1064 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l2_fc_12_8_16_1_12_W_rom11'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1084: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1088: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1090: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1091: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1082 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1083           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc_12_8_16_1_12_W_rom11 line 1082 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'l3_fc_16_12_16_1_16_datapath_WIDTH16_W_M16_W_N12_P16_R1' with
	the parameters "16,12". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE12 line 1894 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom0'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1537: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1538: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1540: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1543: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1547: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1535 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1536           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom0 line 1535 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom1'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1559: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1560: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1561: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1562: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1563: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1566: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1569: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1570: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1557 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1558           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom1 line 1557 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom2'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1581: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1582: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1583: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1584: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1591: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1579 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1580           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom2 line 1579 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom3'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1603: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1604: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1605: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1606: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1607: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1608: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1610: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1612: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1613: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1614: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1601 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1602           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom3 line 1601 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom4'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1625: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1626: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1627: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1628: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1631: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1634: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1635: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1623 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1624           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom4 line 1623 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom5'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1649: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1651: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1652: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1653: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1656: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1645 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1646           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom5 line 1645 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom6'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1670: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1671: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1674: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1677: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1680: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1667 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1668           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom6 line 1667 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom7'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1693: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1695: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1696: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1697: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1698: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1699: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1700: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1701: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1702: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1689 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1690           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom7 line 1689 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom8'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1714: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1715: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1721: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1723: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1711 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1712           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom8 line 1711 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom9'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1735: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1737: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1742: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1746: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1733 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1734           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom9 line 1733 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom10'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1757: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1760: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1761: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1764: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1767: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1755 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1756           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom10 line 1755 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom11'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1779: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1781: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1782: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1783: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1784: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1785: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1788: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1789: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1790: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1777 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1778           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom11 line 1777 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom12'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1801: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1802: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1804: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1805: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1806: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1807: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1808: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1809: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1810: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1811: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1799 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1800           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom12 line 1799 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom13'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1825: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1827: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1828: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1829: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1832: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1833: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1834: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1821 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1822           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom13 line 1821 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom14'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1845: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1846: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1848: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1850: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1851: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1852: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1854: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1855: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1843 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1844           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom14 line 1843 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'l3_fc_16_12_16_1_16_W_rom15'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1872: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1874: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1878: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1865 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1866           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc_16_12_16_1_16_W_rom15 line 1865 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset input_valid input_data[15] input_data[14] input_data[13] input_data[12] input_data[11] input_data[10] input_data[9] input_data[8] input_data[7] input_data[6] input_data[5] input_data[4] input_data[3] input_data[2] input_data[1] input_data[0] output_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{input_valid input_data[15] input_data[14] input_data[13] input_data[12] input_data[11] input_data[10] input_data[9] input_data[8] input_data[7] input_data[6] input_data[5] input_data[4] input_data[3] input_data[2] input_data[1] input_data[0] output_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 64 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy l1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l1/dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l1/dp/l1_fc_8_4_16_1_8_vector before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l1/dp/l1_fc_8_4_16_1_8_w0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l1/dp/l1_fc_8_4_16_1_8_w1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l1/dp/l1_fc_8_4_16_1_8_w2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l1/dp/l1_fc_8_4_16_1_8_w3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l1/dp/l1_fc_8_4_16_1_8_w4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l1/dp/l1_fc_8_4_16_1_8_w5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l1/dp/l1_fc_8_4_16_1_8_w6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l1/dp/l1_fc_8_4_16_1_8_w7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l1/dp/l1_fc_8_4_16_1_8_mc0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l1/dp/l1_fc_8_4_16_1_8_mc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l1/dp/l1_fc_8_4_16_1_8_mc2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l1/dp/l1_fc_8_4_16_1_8_mc3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l1/dp/l1_fc_8_4_16_1_8_mc4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l1/dp/l1_fc_8_4_16_1_8_mc5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l1/dp/l1_fc_8_4_16_1_8_mc6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l1/dp/l1_fc_8_4_16_1_8_mc7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_vector before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_w0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_w1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_w2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_w3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_w4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_w5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_w6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_w7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_w8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_w9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_w10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_w11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_mc0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_mc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_mc2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_mc3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_mc4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_mc5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_mc6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_mc7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_mc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_mc9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_mc10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l2/dp/l2_fc_12_8_16_1_12_mc11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_vector before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_w0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_w1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_w2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_w3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_w4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_w5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_w6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_w7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_w8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_w9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_w10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_w11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_w12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_w13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_w14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_w15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_mc0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_mc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_mc2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_mc3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_mc4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_mc5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_mc6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_mc7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_mc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_mc9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_mc10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_mc11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_mc12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_mc13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_mc14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy l3/dp/l3_fc_16_12_16_1_16_mc15 before Pass 1 (OPT-776)
Information: Ungrouping 84 of 85 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_4_8_12_16_16_1_36'
Information: Added key list 'DesignWare' to design 'net_4_8_12_16_16_1_36'. (DDB-72)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[14]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[13]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[12]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[11]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[10]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[9]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[8]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[7]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[6]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[5]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[4]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[3]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[14]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[13]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[12]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[11]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[10]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[9]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[8]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[7]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[6]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[5]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[4]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[3]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[14]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[13]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[12]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[11]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[10]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[9]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[8]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[7]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[6]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[5]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[4]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[3]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[14]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[13]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[12]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[11]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[10]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[9]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[8]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[7]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[6]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[5]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[4]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[3]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[14]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[13]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[12]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[11]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[10]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[9]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[8]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[7]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[6]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[5]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[4]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[3]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[14]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[13]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[12]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[11]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[10]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[9]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[8]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[7]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[6]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[5]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[4]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[3]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[14]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[13]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[12]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[11]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[10]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[9]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[8]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[7]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[6]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[5]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[4]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[3]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[14]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[13]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[12]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[11]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[10]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[9]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[8]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[7]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[6]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[5]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[4]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[3]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[14]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[13]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[12]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[11]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[10]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[9]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[8]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[7]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[6]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[5]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[4]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[3]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[14]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[13]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[12]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[11]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[10]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[9]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[8]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[7]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[6]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[5]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[4]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[3]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[14]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[13]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[12]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[11]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[10]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[9]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[8]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[7]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[6]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[5]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[4]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[3]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[14]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[13]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[12]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[11]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[10]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[9]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[8]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[7]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[6]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[5]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[4]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[3]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[14]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[13]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[12]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[11]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[10]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[9]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[8]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[7]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[6]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[5]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[4]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[3]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w15/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[14]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[13]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[12]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[11]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[10]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[9]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[8]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[7]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[6]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[5]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[4]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[3]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w14/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[14]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[13]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[12]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[11]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[10]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[9]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[8]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[7]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[6]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[5]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[4]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[3]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w13/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[14]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[13]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[12]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[11]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[10]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[9]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[8]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[7]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[6]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[5]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[4]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[3]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w12/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[14]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[13]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[12]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[11]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[10]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[9]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[8]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[7]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[6]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[5]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[4]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[3]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w11/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[14]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[13]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[12]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[11]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[10]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[9]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[8]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[7]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[6]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[5]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[4]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[3]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w10/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[14]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[13]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[12]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[11]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[10]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[9]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[8]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[7]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[6]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[5]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[4]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[3]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w9/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[14]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[13]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[12]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[11]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[10]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[9]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[8]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[7]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[6]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[5]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[4]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[3]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[14]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[13]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[12]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[11]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[10]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[9]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[8]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[7]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[6]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[5]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[4]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[3]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[14]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[13]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[12]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[11]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[10]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[9]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[8]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[7]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[6]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[5]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[4]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[3]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[14]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[13]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[12]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[11]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[10]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[9]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[8]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[7]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[6]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[5]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[4]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[3]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[14]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[13]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[12]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[11]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[10]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[9]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[8]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[7]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[6]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[5]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[4]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[3]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[14]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[13]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[12]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[11]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[10]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[9]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[8]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[7]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[6]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[5]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[4]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[3]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[14]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[13]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[12]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[11]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[10]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[9]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[8]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[7]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[6]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[5]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[4]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[3]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[14]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[13]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[12]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[11]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[10]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[9]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[8]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[7]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[6]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[5]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[4]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[3]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[14]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[13]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[12]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[11]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[10]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[9]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[8]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[7]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[6]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[5]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[4]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[3]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w5/z_reg[1]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w5/z_reg[0]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w7/z_reg[15]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w7/z_reg[14]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w7/z_reg[13]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w7/z_reg[12]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w7/z_reg[11]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w7/z_reg[10]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w7/z_reg[9]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w7/z_reg[8]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w7/z_reg[7]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w7/z_reg[6]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w7/z_reg[5]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w7/z_reg[4]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w7/z_reg[3]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w7/z_reg[0]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[2]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w5/z_reg[15]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w5/z_reg[14]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w5/z_reg[13]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w5/z_reg[12]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w5/z_reg[11]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w5/z_reg[10]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w5/z_reg[9]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w5/z_reg[8]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w5/z_reg[7]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w5/z_reg[6]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w5/z_reg[5]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w5/z_reg[4]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w5/z_reg[3]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[0]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w3/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[14]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[13]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[12]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[11]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[10]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[9]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[8]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[7]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[6]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[5]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[4]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[3]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[14]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[13]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[12]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[11]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[10]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[9]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[8]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[7]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[6]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[5]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[4]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[3]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[14]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[13]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[12]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[11]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[10]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[9]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[8]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[7]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[6]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[5]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[4]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[3]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[14]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[13]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[12]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[11]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[10]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[9]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[8]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[7]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[6]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[5]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[4]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[3]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[14]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[13]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[12]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[11]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[10]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[9]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[8]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[7]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[6]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[5]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[4]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[3]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_4_8_12_16_16_1_36'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'l3/ctrl/state_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/out_v_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/out_v_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/out_v_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/out_v_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/out_v_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/out_v_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/out_v_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/out_v_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/out_v_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/out_v_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/out_v_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/out_v_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/out_v_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/out_v_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/out_v_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/out_v_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/ctrl/state_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/out_v_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/out_v_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/out_v_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/out_v_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/out_v_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/out_v_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/out_v_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/out_v_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/out_v_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/out_v_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/out_v_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/out_v_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/ctrl/state_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/out_v_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/out_v_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/out_v_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/out_v_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/out_v_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/out_v_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/out_v_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/out_v_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_mc3/a_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_mc3/a_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_mc3/a_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_mc3/a_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_mc3/a_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_mc3/a_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_mc3/a_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_mc3/a_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_mc3/a_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_mc3/a_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_mc3/a_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_mc3/a_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_mc3/a_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/dp/l1_fc_8_4_16_1_8_mc3/a_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc14/shift_delay_reg[0]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc15/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc13/shift_delay_reg[0]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc15/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc12/shift_delay_reg[0]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc15/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc11/shift_delay_reg[0]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc15/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc10/shift_delay_reg[0]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc15/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc9/shift_delay_reg[0]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc15/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc8/shift_delay_reg[0]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc15/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc7/shift_delay_reg[0]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc15/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc6/shift_delay_reg[0]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc15/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc5/shift_delay_reg[0]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc15/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc4/shift_delay_reg[0]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc15/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc3/shift_delay_reg[0]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc15/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc2/shift_delay_reg[0]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc15/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc1/shift_delay_reg[0]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc15/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc0/shift_delay_reg[0]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc15/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_mc10/shift_delay_reg[0]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_mc11/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_mc9/shift_delay_reg[0]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_mc11/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_mc8/shift_delay_reg[0]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_mc11/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_mc7/shift_delay_reg[0]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_mc11/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_mc6/shift_delay_reg[0]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_mc11/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_mc5/shift_delay_reg[0]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_mc11/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_mc4/shift_delay_reg[0]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_mc11/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_mc3/shift_delay_reg[0]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_mc11/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_mc2/shift_delay_reg[0]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_mc11/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_mc1/shift_delay_reg[0]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_mc11/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_mc0/shift_delay_reg[0]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_mc11/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w8/z_reg[15]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w6/z_reg[2]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[2]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_w11/z_reg[15]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_w10/z_reg[2]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[0]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[0]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w5/z_reg[2]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w1/z_reg[15]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[2]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w2/z_reg[1]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w7/z_reg[1]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w0/z_reg[1]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_w6/z_reg[15]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_w4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_mc6/shift_delay_reg[0]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_mc7/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_mc5/shift_delay_reg[0]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_mc7/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_mc4/shift_delay_reg[0]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_mc7/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_mc3/shift_delay_reg[0]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_mc7/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_mc2/shift_delay_reg[0]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_mc7/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_mc1/shift_delay_reg[0]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_mc7/shift_delay_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_mc0/shift_delay_reg[0]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_mc7/shift_delay_reg[0]'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc1/shift_delay_reg[1]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc2/shift_delay_reg[1]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc3/shift_delay_reg[1]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc4/shift_delay_reg[1]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc5/shift_delay_reg[1]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc6/shift_delay_reg[1]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc7/shift_delay_reg[1]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc8/shift_delay_reg[1]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc9/shift_delay_reg[1]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc10/shift_delay_reg[1]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc11/shift_delay_reg[1]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc12/shift_delay_reg[1]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc13/shift_delay_reg[1]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc14/shift_delay_reg[1]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l3/dp/l3_fc_16_12_16_1_16_mc15/shift_delay_reg[1]' is removed because it is merged to 'l3/dp/l3_fc_16_12_16_1_16_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_mc1/shift_delay_reg[1]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_mc2/shift_delay_reg[1]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_mc3/shift_delay_reg[1]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_mc4/shift_delay_reg[1]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_mc5/shift_delay_reg[1]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_mc6/shift_delay_reg[1]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_mc7/shift_delay_reg[1]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_mc8/shift_delay_reg[1]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_mc9/shift_delay_reg[1]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_mc10/shift_delay_reg[1]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l2/dp/l2_fc_12_8_16_1_12_mc11/shift_delay_reg[1]' is removed because it is merged to 'l2/dp/l2_fc_12_8_16_1_12_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_mc1/shift_delay_reg[1]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_mc2/shift_delay_reg[1]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_mc3/shift_delay_reg[1]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_mc4/shift_delay_reg[1]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_mc5/shift_delay_reg[1]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_mc6/shift_delay_reg[1]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'l1/dp/l1_fc_8_4_16_1_8_mc7/shift_delay_reg[1]' is removed because it is merged to 'l1/dp/l1_fc_8_4_16_1_8_mc0/shift_delay_reg[1]'. (OPT-1215)
Information: The register 'l2/ctrl/output_count_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/ctrl/iter_count_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/ctrl/acc_count_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_vector/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_vector/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_vector/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_vector/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_vector/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_vector/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_vector/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_vector/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_vector/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_vector/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_vector/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_vector/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_vector/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_mc0/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_mc1/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_mc2/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_mc3/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_mc4/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_mc5/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_mc6/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_mc7/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_mc8/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_mc9/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_mc10/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_mc11/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_mc12/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_mc13/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_mc14/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l3/dp/l3_fc_16_12_16_1_16_mc15/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/ctrl/iter_count_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/ctrl/iter_count_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/l2_fc_12_8_16_1_12_vector/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/l2_fc_12_8_16_1_12_vector/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/l2_fc_12_8_16_1_12_vector/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/l2_fc_12_8_16_1_12_vector/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/l2_fc_12_8_16_1_12_vector/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/l2_fc_12_8_16_1_12_vector/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/l2_fc_12_8_16_1_12_vector/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/l2_fc_12_8_16_1_12_vector/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/l2_fc_12_8_16_1_12_vector/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/l2_fc_12_8_16_1_12_mc0/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/l2_fc_12_8_16_1_12_mc1/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/l2_fc_12_8_16_1_12_mc2/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/l2_fc_12_8_16_1_12_mc3/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/l2_fc_12_8_16_1_12_mc4/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/l2_fc_12_8_16_1_12_mc5/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/l2_fc_12_8_16_1_12_mc6/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/l2_fc_12_8_16_1_12_mc7/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/l2_fc_12_8_16_1_12_mc8/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/l2_fc_12_8_16_1_12_mc9/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/l2_fc_12_8_16_1_12_mc10/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l2/dp/l2_fc_12_8_16_1_12_mc11/b_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'l1/ctrl/iter_count_reg[4]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:13   84234.2      0.89     590.1   12051.4                           2156370.7500
    0:01:13   84233.4      0.89     590.0   12047.7                           2156342.0000
    0:01:13   84233.4      0.89     590.0   12047.7                           2156342.0000
    0:01:13   84219.9      0.88     589.8   12024.2                           2155717.7500
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Selecting critical implementations
  Mapping 'net_4_8_12_16_16_1_36_DW01_add_0'
  Mapping 'net_4_8_12_16_16_1_36_DW01_add_1'
    0:03:42   65801.0      0.09      83.8     690.4                           1383756.8750



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:42   65801.0      0.09      83.8     690.4                           1383756.8750
    0:03:42   65801.0      0.09      83.8     690.4                           1383756.8750
    0:03:44   65826.5      0.09      83.6     684.8                           1383772.1250
    0:03:45   65826.5      0.09      83.6     684.8                           1383772.1250
    0:04:06   66764.1      0.06      48.8     694.0                           1415826.6250
    0:04:06   66764.1      0.06      48.8     694.0                           1415826.6250
    0:04:06   66764.1      0.06      48.8     694.0                           1415826.6250
    0:04:06   66764.1      0.06      48.8     694.0                           1415826.6250
    0:04:06   66764.1      0.06      48.8     694.0                           1415826.6250
    0:04:06   66764.1      0.06      48.8     694.0                           1415826.6250
    0:04:16   67619.9      0.03      23.1     739.8                           1445516.3750
    0:04:16   67619.9      0.03      23.1     739.8                           1445516.3750
    0:04:25   67830.0      0.03      19.0     925.8                           1454105.1250

  Beginning Delay Optimization
  ----------------------------
    0:04:25   67830.0      0.03      19.0     925.8                           1454105.1250
    0:04:25   67830.0      0.03      19.0     925.8                           1454105.1250
    0:04:25   67830.0      0.03      19.0     925.8                           1454105.1250
    0:04:26   67830.0      0.03      19.0     925.8                           1454105.1250
    0:04:26   67830.0      0.03      19.0     925.8                           1454105.1250
    0:04:26   67830.0      0.03      19.0     925.8                           1454105.1250
    0:04:26   67830.0      0.03      19.0     925.8                           1454105.1250
    0:04:27   67830.0      0.03      19.0     925.8                           1454105.1250


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:27   67830.0      0.03      19.0     925.8                           1454105.1250
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:04:30   67844.1      0.02      13.7       0.0 l1/dp/l1_fc_8_4_16_1_8_mc6/product_sat_reg[14]/D 1453863.7500
    0:04:31   67839.0      0.02       7.5       0.0 l3/dp/l3_fc_16_12_16_1_16_mc3/product_sat_reg[14]/D 1453470.2500
    0:04:31   67823.6      0.01       6.1       0.0                           1452858.7500
    0:04:33   67839.6      0.01       5.7       0.4                           1453407.3750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:33   67839.6      0.01       5.7       0.4                           1453407.3750
    0:04:34   67780.3      0.01       5.3       0.4                           1451217.8750


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:21   67655.5      0.01       5.3       0.4                           1448232.8750
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:05:26   65679.9      0.00       0.0       0.0                           1379945.8750
    0:05:26   65679.9      0.00       0.0       0.0                           1379945.8750
    0:05:26   65679.9      0.00       0.0       0.0                           1379945.8750
    0:05:28   65668.7      0.00       0.0       0.0                           1379317.0000
    0:05:28   65668.7      0.00       0.0       0.0                           1379317.0000
    0:05:28   65668.7      0.00       0.0       0.0                           1379317.0000
    0:05:28   65668.7      0.00       0.0       0.0                           1379317.0000
    0:05:28   65668.7      0.00       0.0       0.0                           1379317.0000
    0:05:28   65668.7      0.00       0.0       0.0                           1379317.0000
    0:05:28   65668.7      0.00       0.0       0.0                           1379317.0000
    0:05:28   65668.7      0.00       0.0       0.0                           1379317.0000
    0:05:28   65668.7      0.00       0.0       0.0                           1379317.0000
    0:05:28   65668.7      0.00       0.0       0.0                           1379317.0000
    0:05:28   65668.7      0.00       0.0       0.0                           1379317.0000
    0:05:28   65668.7      0.00       0.0       0.0                           1379317.0000
    0:05:28   65668.7      0.00       0.0       0.0                           1379317.0000
    0:05:28   65668.7      0.00       0.0       0.0                           1379317.0000
    0:05:28   65668.7      0.00       0.0       0.0                           1379317.0000
    0:05:28   65668.7      0.00       0.0       0.0                           1379317.0000
    0:05:28   65668.7      0.00       0.0       0.0                           1379317.0000
    0:05:28   65668.7      0.00       0.0       0.0                           1379317.0000
    0:05:28   65668.7      0.00       0.0       0.0                           1379317.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:30   65668.7      0.00       0.0       0.0                           1379317.0000
    0:05:32   65461.0      0.02       4.0       0.0                           1369914.7500
    0:05:32   65491.1      0.00       0.6       0.0                           1371100.7500
    0:05:32   65491.1      0.00       0.6       0.0                           1371100.7500
    0:05:35   65487.6      0.00       0.6       0.0                           1370780.1250
    0:05:36   65392.1      0.00       0.6       0.0                           1368308.3750
    0:05:36   65363.9      0.00       0.6       0.0                           1367261.8750
    0:05:38   65450.1      0.00       0.0       9.5                           1370027.7500
    0:05:39   65361.0      0.00       0.0       9.5                           1365417.0000
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_4_8_12_16_16_1_36' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 3429 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_4_8_12_16_16_1_36
Version: J-2014.09-SP5-2
Date   : Sat Dec  5 23:26:12 2020
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_4_8_12_16_16_1_36' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         44301
Number of cells:                        39206
Number of combinational cells:          35777
Number of sequential cells:              3429
Number of macros/black boxes:               0
Number of buf/inv:                       4584
Number of references:                      52

Combinational area:              49757.960078
Buf/Inv area:                     2505.454020
Noncombinational area:           15603.027449
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 65360.987527
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_4_8_12_16_16_1_36
Version: J-2014.09-SP5-2
Date   : Sat Dec  5 23:26:14 2020
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_4_8_12_16_16_1_36  5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  13.3969 mW   (95%)
  Net Switching Power  = 698.9765 uW    (5%)
                         ---------
Total Dynamic Power    =  14.0959 mW  (100%)

Cell Leakage Power     =   1.4260 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.3011e+04          141.8504        2.6924e+05        1.3422e+04  (  86.47%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    386.3694          557.1307        1.1568e+06        2.1003e+03  (  13.53%)
--------------------------------------------------------------------------------------------------
Total          1.3397e+04 uW       698.9811 uW     1.4260e+06 nW     1.5522e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_4_8_12_16_16_1_36
Version: J-2014.09-SP5-2
Date   : Sat Dec  5 23:26:14 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: l3/dp/l3_fc_16_12_16_1_16_mc5/b_r_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: l3/dp/l3_fc_16_12_16_1_16_mc5/product_sat_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_4_8_12_16_16_1_36
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  l3/dp/l3_fc_16_12_16_1_16_mc5/b_r_reg[11]/CK (DFF_X2)
                                                          0.00 #     0.00 r
  l3/dp/l3_fc_16_12_16_1_16_mc5/b_r_reg[11]/Q (DFF_X2)
                                                          0.17       0.17 r
  U33285/ZN (XNOR2_X1)                                    0.08       0.24 f
  U33286/ZN (INV_X2)                                      0.09       0.33 r
  U33288/ZN (NAND2_X1)                                    0.10       0.43 f
  U33377/ZN (OAI22_X1)                                    0.08       0.51 r
  U33409/S (FA_X1)                                        0.13       0.64 f
  U33462/CO (FA_X1)                                       0.10       0.74 f
  U33444/S (FA_X1)                                        0.11       0.85 f
  U33466/S (FA_X1)                                        0.14       0.99 r
  U33802/ZN (NAND2_X1)                                    0.04       1.03 f
  U33804/ZN (OAI21_X1)                                    0.07       1.10 r
  U33814/ZN (AOI21_X1)                                    0.04       1.14 f
  U33820/ZN (OAI21_X1)                                    0.05       1.19 r
  U33850/ZN (AOI21_X1)                                    0.04       1.23 f
  U33851/ZN (NAND2_X1)                                    0.04       1.27 r
  U33857/ZN (XNOR2_X1)                                    0.07       1.34 r
  U33948/ZN (NAND2_X1)                                    0.03       1.37 f
  U33949/ZN (OR2_X1)                                      0.05       1.42 f
  U33950/ZN (NOR3_X1)                                     0.06       1.49 r
  U33952/ZN (NAND2_X1)                                    0.03       1.51 f
  U9177/ZN (AND2_X1)                                      0.05       1.56 f
  U33960/ZN (INV_X1)                                      0.05       1.61 r
  U33961/ZN (OAI21_X1)                                    0.04       1.65 f
  l3/dp/l3_fc_16_12_16_1_16_mc5/product_sat_reg[13]/D (DFF_X1)
                                                          0.01       1.66 f
  data arrival time                                                  1.66

  clock clk (rise edge)                                   1.70       1.70
  clock network delay (ideal)                             0.00       1.70
  l3/dp/l3_fc_16_12_16_1_16_mc5/product_sat_reg[13]/CK (DFF_X1)
                                                          0.00       1.70 r
  library setup time                                     -0.04       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/jilee/507/Project3_Part3_for_Different_B_Question9/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...
