Information: Updating design information... (UID-85)
Warning: Design 'matmul_8x8_systolic' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : matmul_8x8_systolic
Version: O-2018.06-SP5
Date   : Sat Dec 21 00:07:21 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/pipe_1_reg[46]
              (rising edge-triggered flip-flop clocked by CLK_0)
  Endpoint: u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/pipe_2_reg[13]
            (rising edge-triggered flip-flop clocked by CLK_0)
  Path Group: CLK_0
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_0 (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/pipe_1_reg[46]/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/pipe_1_reg[46]/Q (DFFPOSX1)
                                                          0.13       0.13 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/a[8] (FPMult_ExecuteModule_3)
                                                          0.00       0.13 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/mult_52/a[8] (FPMult_ExecuteModule_3_DW_mult_uns_1)
                                                          0.00       0.13 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/mult_52/U725/Y (XNOR2X1)
                                                          0.05       0.18 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/mult_52/U1311/Y (AND2X2)
                                                          0.04       0.21 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/mult_52/U1179/Y (AND2X2)
                                                          0.03       0.24 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/mult_52/U1180/Y (INVX1)
                                                          0.01       0.26 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/mult_52/U1304/Y (AND2X2)
                                                          0.03       0.29 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/mult_52/U1305/Y (INVX1)
                                                          0.01       0.29 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/mult_52/U229/YS (HAX1)
                                                          0.08       0.37 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/mult_52/U227/YS (FAX1)
                                                          0.10       0.47 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/mult_52/U226/YS (FAX1)
                                                          0.08       0.55 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/mult_52/U1342/Y (OR2X2)
                                                          0.04       0.59 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/mult_52/U760/Y (INVX1)
                                                          0.00       0.59 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/mult_52/U877/Y (OR2X2)
                                                          0.04       0.63 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/mult_52/U878/Y (INVX1)
                                                          0.02       0.65 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/mult_52/U115/Y (AOI21X1)
                                                          0.03       0.68 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/mult_52/U884/Y (BUFX2)
                                                          0.04       0.71 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/mult_52/U829/Y (INVX1)
                                                          0.02       0.73 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/mult_52/U106/Y (AOI21X1)
                                                          0.03       0.76 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/mult_52/U890/Y (BUFX2)
                                                          0.04       0.79 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/mult_52/U93/Y (XOR2X1)
                                                          0.03       0.83 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/mult_52/product[12] (FPMult_ExecuteModule_3_DW_mult_uns_1)
                                                          0.00       0.83 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U23/Y (INVX2)
                                                          0.02       0.85 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U149/Y (OAI21X1)
                                                          0.04       0.89 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U150/Y (OAI21X1)
                                                          0.03       0.92 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U151/Y (NAND3X1)
                                                          0.03       0.95 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U32/Y (INVX1)
                                                          0.02       0.97 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U30/Y (NOR3X1)
                                                          0.03       1.00 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U31/Y (INVX2)
                                                          0.02       1.02 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U152/Y (OAI21X1)
                                                          0.02       1.04 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U153/Y (OAI21X1)
                                                          0.02       1.06 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U154/Y (NAND3X1)
                                                          0.03       1.09 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U47/Y (BUFX2)
                                                          0.04       1.13 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U155/Y (NAND3X1)
                                                          0.01       1.14 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U26/Y (OAI21X1)
                                                          0.02       1.15 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U27/Y (INVX1)
                                                          0.03       1.18 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U156/Y (OAI21X1)
                                                          0.02       1.20 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U117/Y (INVX1)
                                                          0.03       1.22 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U42/Y (AND2X2)
                                                          0.03       1.26 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U43/Y (INVX1)
                                                          0.00       1.25 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U45/Y (AND2X2)
                                                          0.03       1.28 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U46/Y (INVX1)
                                                          0.01       1.30 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U180/Y (AOI21X1)
                                                          0.02       1.32 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U48/Y (AND2X2)
                                                          0.03       1.35 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U49/Y (INVX1)
                                                          0.02       1.37 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U181/Y (OAI21X1)
                                                          0.02       1.38 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U51/Y (AND2X2)
                                                          0.03       1.42 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U24/Y (INVX1)
                                                          0.02       1.43 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U55/Y (AND2X2)
                                                          0.03       1.47 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U108/Y (INVX1)
                                                          0.00       1.46 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U99/Y (AND2X2)
                                                          0.03       1.49 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U100/Y (INVX1)
                                                          0.01       1.51 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U53/Y (AND2X2)
                                                          0.03       1.54 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U54/Y (INVX1)
                                                          0.02       1.56 r
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/U184/YS (FAX1)
                                                          0.08       1.63 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/ExecuteModule/NormE[3] (FPMult_ExecuteModule_3)
                                                          0.00       1.63 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/U75/Y (AND2X1)
                                                          0.03       1.66 f
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/pipe_2_reg[13]/D (DFFPOSX1)
                                                          0.00       1.66 f
  data arrival time                                                  1.66

  clock CLK_0 (rise edge)                                 1.62       1.62
  clock network delay (ideal)                             0.00       1.62
  u_matmul_4x4_systolic_1_1/pe31/u_mac/u_mult/pipe_2_reg[13]/CLK (DFFPOSX1)
                                                          0.00       1.62 r
  library setup time                                     -0.06       1.56
  data required time                                                 1.56
  --------------------------------------------------------------------------
  data required time                                                 1.56
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


1
 
****************************************
Report : area
Design : matmul_8x8_systolic
Version: O-2018.06-SP5
Date   : Sat Dec 21 00:07:22 2019
****************************************

Library(s) Used:

    gscl45nm (File: /usr/local/packages/cadence_2007/FreePDK45/osu_soc/lib/files/gscl45nm.db)

Number of ports:                        71668
Number of nets:                        281983
Number of cells:                       209259
Number of combinational cells:         169313
Number of sequential cells:             35800
Number of macros/black boxes:               0
Number of buf/inv:                      61016
Number of references:                       4

Combinational area:             435427.326388
Buf/Inv area:                    98033.952282
Noncombinational area:          281290.905304
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                716718.231692
Total area:                 undefined
1
Loading db file '/usr/local/packages/cadence_2007/FreePDK45/osu_soc/lib/files/gscl45nm.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : matmul_8x8_systolic
Version: O-2018.06-SP5
Date   : Sat Dec 21 00:07:35 2019
****************************************


Library(s) Used:

    gscl45nm (File: /usr/local/packages/cadence_2007/FreePDK45/osu_soc/lib/files/gscl45nm.db)


Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 326.3156 mW   (95%)
  Net Switching Power  =  16.6935 mW    (5%)
                         ---------
Total Dynamic Power    = 343.0092 mW  (100%)

Cell Leakage Power     =   4.2429 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register         308.5950            3.1434        1.8837e+06          313.6219  (  90.32%)
sequential         0.4294            0.1277        3.7637e+04            0.5947  (   0.17%)
combinational     17.2831           13.4223        2.3215e+06           33.0268  (   9.51%)
--------------------------------------------------------------------------------------------------
Total            326.3075 mW        16.6934 mW     4.2429e+06 nW       347.2434 mW
1
 
****************************************
Report : design
Design : matmul_8x8_systolic
Version: O-2018.06-SP5
Date   : Sat Dec 21 00:07:36 2019
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    gscl45nm (File: /usr/local/packages/cadence_2007/FreePDK45/osu_soc/lib/files/gscl45nm.db)

Local Link Library:

    {/usr/local/packages/cadence_2007/FreePDK45/osu_soc/lib/files/gscl45nm.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : typical
    Library : gscl45nm
    Process :   1.00
    Temperature :  27.00
    Voltage :   1.10

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
