"C:/Users/Duncan/git/ForthCPU/register_file_testbench.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources_testbench.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/source/regs_testbench.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/source/testbench.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/register.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/register_testbench.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/register_file.v=work,System Verilog"
