/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [23:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [18:0] celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  reg [27:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_42z;
  wire [7:0] celloutsig_0_49z;
  wire [6:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire [11:0] celloutsig_1_15z;
  reg [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = ~((celloutsig_0_1z | celloutsig_0_17z[1]) & celloutsig_0_10z[14]);
  assign celloutsig_0_12z = ~(celloutsig_0_4z[4] ^ celloutsig_0_6z[4]);
  assign celloutsig_1_2z = { in_data[115:111], celloutsig_1_0z } + in_data[136:131];
  assign celloutsig_0_4z = { celloutsig_0_2z[22:18], celloutsig_0_0z, celloutsig_0_0z } & in_data[39:33];
  assign celloutsig_1_14z = celloutsig_1_7z[3:1] / { 1'h1, celloutsig_1_5z[5:4] };
  assign celloutsig_0_13z = { celloutsig_0_10z[12:7], celloutsig_0_4z } / { 1'h1, in_data[93:82] };
  assign celloutsig_0_5z = celloutsig_0_2z[9:5] > celloutsig_0_3z[8:4];
  assign celloutsig_1_0z = in_data[112:106] && in_data[175:169];
  assign celloutsig_0_27z = ! { celloutsig_0_21z[18:3], celloutsig_0_18z, celloutsig_0_26z };
  assign celloutsig_0_7z = { celloutsig_0_3z[3], celloutsig_0_0z, celloutsig_0_5z } < celloutsig_0_4z[5:3];
  assign celloutsig_1_19z = { celloutsig_1_18z[5:1], celloutsig_1_3z, celloutsig_1_5z } < { in_data[186:178], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_15z };
  assign celloutsig_0_0z = in_data[17] & ~(in_data[56]);
  assign celloutsig_0_58z = celloutsig_0_42z[8] & ~(celloutsig_0_27z);
  assign celloutsig_1_4z = celloutsig_1_2z[0] & ~(celloutsig_1_0z);
  assign celloutsig_1_9z = celloutsig_1_4z & ~(celloutsig_1_1z[4]);
  assign celloutsig_0_42z = celloutsig_0_14z[13:5] * celloutsig_0_2z[11:3];
  assign celloutsig_1_12z = { celloutsig_1_10z, celloutsig_1_2z } * { in_data[166:163], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_15z = celloutsig_0_10z[22:14] * celloutsig_0_14z[11:3];
  assign celloutsig_1_5z = celloutsig_1_0z ? { celloutsig_1_1z[5], celloutsig_1_2z } : celloutsig_1_1z[7:1];
  assign celloutsig_0_11z = celloutsig_0_1z ? in_data[33:24] : celloutsig_0_10z[12:3];
  assign celloutsig_0_17z = celloutsig_0_11z[1] ? { celloutsig_0_11z[7:2], celloutsig_0_7z } : celloutsig_0_13z[7:1];
  assign celloutsig_0_3z = - { in_data[41:36], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_57z = - celloutsig_0_49z[6:0];
  assign celloutsig_0_6z = - in_data[77:70];
  assign celloutsig_0_9z = - celloutsig_0_6z[2:0];
  assign celloutsig_1_6z = celloutsig_1_5z[5:3] !== { celloutsig_1_5z[6:5], celloutsig_1_4z };
  assign celloutsig_1_3z = { celloutsig_1_2z[0], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } | { in_data[127:117], celloutsig_1_2z };
  assign celloutsig_0_21z = celloutsig_0_2z[20:2] | { celloutsig_0_14z[12], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_1_10z = | { celloutsig_1_3z[16:10], celloutsig_1_6z };
  assign celloutsig_0_1z = | in_data[56:54];
  assign celloutsig_0_26z = | celloutsig_0_15z[7:1];
  assign celloutsig_0_49z = celloutsig_0_22z[7:0] << { celloutsig_0_21z[12:6], celloutsig_0_18z };
  assign celloutsig_1_1z = in_data[140:132] << { in_data[184:177], celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_2z } << celloutsig_1_1z[8:1];
  assign celloutsig_0_22z = celloutsig_0_13z[11:1] << { celloutsig_0_2z[5:2], celloutsig_0_4z };
  assign celloutsig_1_15z = { celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_7z } ^ celloutsig_1_3z[12:1];
  assign celloutsig_0_8z = in_data[63:61] ^ celloutsig_0_6z[6:4];
  assign celloutsig_0_14z = { celloutsig_0_13z[2], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_3z } ^ { celloutsig_0_2z[21:18], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_12z };
  always_latch
    if (clkin_data[96]) celloutsig_1_18z = 12'h000;
    else if (!clkin_data[32]) celloutsig_1_18z = { celloutsig_1_2z[4:3], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_9z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_10z = 24'h000000;
    else if (clkin_data[0]) celloutsig_0_10z = { in_data[69:65], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_9z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_2z = 28'h0000000;
    else if (!celloutsig_1_19z) celloutsig_0_2z = in_data[52:25];
  assign { out_data[139:128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
