

================================================================
== Vitis HLS Report for 'init_block_AB_proc48417'
================================================================
* Date:           Tue Sep  5 22:42:30 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.375 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130| 0.433 us | 0.433 us |  130|  130|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_block_AB  |      128|      128|         3|          2|          1|    64|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_0_V_V1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_1_V_V2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_2_V_V3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_3_V_V4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_0_V_V5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_1_V_V6, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_2_V_V7, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_3_V_V8, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %ii_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%jj_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %jj" [gemm_systolic_array.cpp:71]   --->   Operation 15 'read' 'jj_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ii_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %ii" [gemm_systolic_array.cpp:71]   --->   Operation 16 'read' 'ii_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.21ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.i2P, i2 %ii_out, i2 %ii_read" [gemm_systolic_array.cpp:71]   --->   Operation 17 'write' 'write_ln71' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %jj_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.21ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.i2P, i2 %jj_out, i2 %jj_read" [gemm_systolic_array.cpp:71]   --->   Operation 19 'write' 'write_ln71' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_3_V_V8, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_2_V_V7, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_1_V_V6, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_0_V_V5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_3_V_V4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_2_V_V3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_1_V_V2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_0_V_V1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %ii_read, i2" [gemm_systolic_array.cpp:71]   --->   Operation 28 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %jj_read, i2" [gemm_systolic_array.cpp:71]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln74 = or i4 %tmp, i4" [gemm_systolic_array.cpp:74]   --->   Operation 30 'or' 'or_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %or_ln74, i6" [gemm_systolic_array.cpp:74]   --->   Operation 31 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln74_1 = or i4 %tmp, i4" [gemm_systolic_array.cpp:74]   --->   Operation 32 'or' 'or_ln74_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln74_2 = or i4 %tmp, i4" [gemm_systolic_array.cpp:74]   --->   Operation 33 'or' 'or_ln74_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %or_ln74_2, i6" [gemm_systolic_array.cpp:74]   --->   Operation 34 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln77 = or i4 %tmp_s, i4" [gemm_systolic_array.cpp:77]   --->   Operation 35 'or' 'or_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %or_ln77, i6" [gemm_systolic_array.cpp:77]   --->   Operation 36 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln77_1 = or i4 %tmp_s, i4" [gemm_systolic_array.cpp:77]   --->   Operation 37 'or' 'or_ln77_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln77_2 = or i4 %tmp_s, i4" [gemm_systolic_array.cpp:77]   --->   Operation 38 'or' 'or_ln77_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %or_ln77_2, i6" [gemm_systolic_array.cpp:77]   --->   Operation 39 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.60ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.70>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%k = phi i7 %add_ln71, void %.split4.0.i.i, i7, void %entry" [gemm_systolic_array.cpp:71]   --->   Operation 41 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [gemm_systolic_array.cpp:71]   --->   Operation 42 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [gemm_systolic_array.cpp:71]   --->   Operation 43 'specpipeline' 'specpipeline_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.59ns)   --->   "%icmp_ln71 = icmp_eq  i7 %k, i7" [gemm_systolic_array.cpp:71]   --->   Operation 44 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.40ns)   --->   "%add_ln71 = add i7 %k, i7" [gemm_systolic_array.cpp:71]   --->   Operation 46 'add' 'add_ln71' <Predicate = true> <Delay = 0.40> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %.split4.0.i.i, void %.exit" [gemm_systolic_array.cpp:71]   --->   Operation 47 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i7 %k" [gemm_systolic_array.cpp:74]   --->   Operation 48 'zext' 'zext_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i1.i7, i2 %ii_read, i1, i7 %k" [gemm_systolic_array.cpp:74]   --->   Operation 49 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i10 %tmp_33" [gemm_systolic_array.cpp:74]   --->   Operation 50 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%v20_V_addr = getelementptr i24 %v20_V, i64, i64 %zext_ln74_1" [gemm_systolic_array.cpp:74]   --->   Operation 51 'getelementptr' 'v20_V_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.54ns)   --->   "%add_ln74 = add i10 %tmp_29, i10 %zext_ln74" [gemm_systolic_array.cpp:74]   --->   Operation 52 'add' 'add_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i10 %add_ln74" [gemm_systolic_array.cpp:74]   --->   Operation 53 'zext' 'zext_ln74_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%v20_V_addr_1 = getelementptr i24 %v20_V, i64, i64 %zext_ln74_2" [gemm_systolic_array.cpp:74]   --->   Operation 54 'getelementptr' 'v20_V_addr_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i1.i7, i2 %jj_read, i1, i7 %k" [gemm_systolic_array.cpp:77]   --->   Operation 55 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i10 %tmp_36" [gemm_systolic_array.cpp:77]   --->   Operation 56 'zext' 'zext_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%v21_V_addr = getelementptr i24 %v21_V, i64, i64 %zext_ln77" [gemm_systolic_array.cpp:77]   --->   Operation 57 'getelementptr' 'v21_V_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.54ns)   --->   "%add_ln77 = add i10 %tmp_31, i10 %zext_ln74" [gemm_systolic_array.cpp:77]   --->   Operation 58 'add' 'add_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i10 %add_ln77" [gemm_systolic_array.cpp:77]   --->   Operation 59 'zext' 'zext_ln77_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%v21_V_addr_1 = getelementptr i24 %v21_V, i64, i64 %zext_ln77_1" [gemm_systolic_array.cpp:77]   --->   Operation 60 'getelementptr' 'v21_V_addr_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (1.15ns)   --->   "%v20_V_load = load i10 %v20_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 61 'load' 'v20_V_load' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 62 [2/2] (1.15ns)   --->   "%v20_V_load_1 = load i10 %v20_V_addr_1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 62 'load' 'v20_V_load_1' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 63 [2/2] (1.15ns)   --->   "%v21_V_load = load i10 %v21_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 63 'load' 'v21_V_load' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 64 [2/2] (1.15ns)   --->   "%v21_V_load_1 = load i10 %v21_V_addr_1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 64 'load' 'v21_V_load_1' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>

State 3 <SV = 2> <Delay = 1.70>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %or_ln74_1, i32, i32" [gemm_systolic_array.cpp:74]   --->   Operation 65 'partselect' 'tmp_34' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %tmp_34, i7 %k" [gemm_systolic_array.cpp:74]   --->   Operation 66 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i10 %tmp_35" [gemm_systolic_array.cpp:74]   --->   Operation 67 'zext' 'zext_ln74_3' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%v20_V_addr_2 = getelementptr i24 %v20_V, i64, i64 %zext_ln74_3" [gemm_systolic_array.cpp:74]   --->   Operation 68 'getelementptr' 'v20_V_addr_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.54ns)   --->   "%add_ln74_1 = add i10 %tmp_30, i10 %zext_ln74" [gemm_systolic_array.cpp:74]   --->   Operation 69 'add' 'add_ln74_1' <Predicate = (!icmp_ln71)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln74_4 = zext i10 %add_ln74_1" [gemm_systolic_array.cpp:74]   --->   Operation 70 'zext' 'zext_ln74_4' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%v20_V_addr_3 = getelementptr i24 %v20_V, i64, i64 %zext_ln74_4" [gemm_systolic_array.cpp:74]   --->   Operation 71 'getelementptr' 'v20_V_addr_3' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %or_ln77_1, i32, i32" [gemm_systolic_array.cpp:77]   --->   Operation 72 'partselect' 'tmp_37' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %tmp_37, i7 %k" [gemm_systolic_array.cpp:77]   --->   Operation 73 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln77_2 = zext i10 %tmp_38" [gemm_systolic_array.cpp:77]   --->   Operation 74 'zext' 'zext_ln77_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%v21_V_addr_2 = getelementptr i24 %v21_V, i64, i64 %zext_ln77_2" [gemm_systolic_array.cpp:77]   --->   Operation 75 'getelementptr' 'v21_V_addr_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.54ns)   --->   "%add_ln77_1 = add i10 %tmp_32, i10 %zext_ln74" [gemm_systolic_array.cpp:77]   --->   Operation 76 'add' 'add_ln77_1' <Predicate = (!icmp_ln71)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln77_3 = zext i10 %add_ln77_1" [gemm_systolic_array.cpp:77]   --->   Operation 77 'zext' 'zext_ln77_3' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%v21_V_addr_3 = getelementptr i24 %v21_V, i64, i64 %zext_ln77_3" [gemm_systolic_array.cpp:77]   --->   Operation 78 'getelementptr' 'v21_V_addr_3' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 79 [1/2] (1.15ns)   --->   "%v20_V_load = load i10 %v20_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 79 'load' 'v20_V_load' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 80 [1/2] (1.15ns)   --->   "%v20_V_load_1 = load i10 %v20_V_addr_1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 80 'load' 'v20_V_load_1' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 81 [2/2] (1.15ns)   --->   "%v20_V_load_2 = load i10 %v20_V_addr_2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 81 'load' 'v20_V_load_2' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 82 [2/2] (1.15ns)   --->   "%v20_V_load_3 = load i10 %v20_V_addr_3" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 82 'load' 'v20_V_load_3' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 83 [1/2] (1.15ns)   --->   "%v21_V_load = load i10 %v21_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 83 'load' 'v21_V_load' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 84 [1/2] (1.15ns)   --->   "%v21_V_load_1 = load i10 %v21_V_addr_1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 84 'load' 'v21_V_load_1' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 85 [2/2] (1.15ns)   --->   "%v21_V_load_2 = load i10 %v21_V_addr_2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 85 'load' 'v21_V_load_2' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 86 [2/2] (1.15ns)   --->   "%v21_V_load_3 = load i10 %v21_V_addr_3" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 86 'load' 'v21_V_load_3' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>

State 4 <SV = 3> <Delay = 2.37>
ST_4 : Operation 87 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_0_V_V1, i24 %v20_V_load" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 87 'write' 'write_ln108' <Predicate = (!icmp_ln71)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_4 : Operation 88 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_1_V_V2, i24 %v20_V_load_1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 88 'write' 'write_ln108' <Predicate = (!icmp_ln71)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_4 : Operation 89 [1/2] (1.15ns)   --->   "%v20_V_load_2 = load i10 %v20_V_addr_2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 89 'load' 'v20_V_load_2' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 90 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_2_V_V3, i24 %v20_V_load_2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 90 'write' 'write_ln108' <Predicate = (!icmp_ln71)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_4 : Operation 91 [1/2] (1.15ns)   --->   "%v20_V_load_3 = load i10 %v20_V_addr_3" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 91 'load' 'v20_V_load_3' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 92 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_3_V_V4, i24 %v20_V_load_3" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 92 'write' 'write_ln108' <Predicate = (!icmp_ln71)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_4 : Operation 93 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_0_V_V5, i24 %v21_V_load" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 93 'write' 'write_ln108' <Predicate = (!icmp_ln71)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_4 : Operation 94 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_1_V_V6, i24 %v21_V_load_1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 94 'write' 'write_ln108' <Predicate = (!icmp_ln71)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_4 : Operation 95 [1/2] (1.15ns)   --->   "%v21_V_load_2 = load i10 %v21_V_addr_2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 95 'load' 'v21_V_load_2' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 96 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_2_V_V7, i24 %v21_V_load_2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 96 'write' 'write_ln108' <Predicate = (!icmp_ln71)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_4 : Operation 97 [1/2] (1.15ns)   --->   "%v21_V_load_3 = load i10 %v21_V_addr_3" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 97 'load' 'v21_V_load_3' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 98 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_3_V_V8, i24 %v21_V_load_3" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 98 'write' 'write_ln108' <Predicate = (!icmp_ln71)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [gemm_systolic_array.cpp:71]   --->   Operation 99 'br' 'br_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [gemm_systolic_array.cpp:71]   --->   Operation 100 'ret' 'ret_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v20_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ ii]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ block_A_loader_0_V_V1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_1_V_V2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_2_V_V3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_3_V_V4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ v21_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ jj]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ block_B_loader_0_V_V5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_1_V_V6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_2_V_V7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_3_V_V8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ii_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ jj_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
jj_read           (read             ) [ 001110]
ii_read           (read             ) [ 001110]
write_ln71        (write            ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
write_ln71        (write            ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
tmp               (bitconcatenate   ) [ 000000]
tmp_s             (bitconcatenate   ) [ 000000]
or_ln74           (or               ) [ 000000]
tmp_29            (bitconcatenate   ) [ 001110]
or_ln74_1         (or               ) [ 001110]
or_ln74_2         (or               ) [ 000000]
tmp_30            (bitconcatenate   ) [ 001110]
or_ln77           (or               ) [ 000000]
tmp_31            (bitconcatenate   ) [ 001110]
or_ln77_1         (or               ) [ 001110]
or_ln77_2         (or               ) [ 000000]
tmp_32            (bitconcatenate   ) [ 001110]
br_ln0            (br               ) [ 011110]
k                 (phi              ) [ 001100]
specloopname_ln71 (specloopname     ) [ 000000]
specpipeline_ln71 (specpipeline     ) [ 000000]
icmp_ln71         (icmp             ) [ 001110]
empty             (speclooptripcount) [ 000000]
add_ln71          (add              ) [ 011110]
br_ln71           (br               ) [ 000000]
zext_ln74         (zext             ) [ 000100]
tmp_33            (bitconcatenate   ) [ 000000]
zext_ln74_1       (zext             ) [ 000000]
v20_V_addr        (getelementptr    ) [ 000100]
add_ln74          (add              ) [ 000000]
zext_ln74_2       (zext             ) [ 000000]
v20_V_addr_1      (getelementptr    ) [ 000100]
tmp_36            (bitconcatenate   ) [ 000000]
zext_ln77         (zext             ) [ 000000]
v21_V_addr        (getelementptr    ) [ 000100]
add_ln77          (add              ) [ 000000]
zext_ln77_1       (zext             ) [ 000000]
v21_V_addr_1      (getelementptr    ) [ 000100]
tmp_34            (partselect       ) [ 000000]
tmp_35            (bitconcatenate   ) [ 000000]
zext_ln74_3       (zext             ) [ 000000]
v20_V_addr_2      (getelementptr    ) [ 001010]
add_ln74_1        (add              ) [ 000000]
zext_ln74_4       (zext             ) [ 000000]
v20_V_addr_3      (getelementptr    ) [ 001010]
tmp_37            (partselect       ) [ 000000]
tmp_38            (bitconcatenate   ) [ 000000]
zext_ln77_2       (zext             ) [ 000000]
v21_V_addr_2      (getelementptr    ) [ 001010]
add_ln77_1        (add              ) [ 000000]
zext_ln77_3       (zext             ) [ 000000]
v21_V_addr_3      (getelementptr    ) [ 001010]
v20_V_load        (load             ) [ 001010]
v20_V_load_1      (load             ) [ 001010]
v21_V_load        (load             ) [ 001010]
v21_V_load_1      (load             ) [ 001010]
write_ln108       (write            ) [ 000000]
write_ln108       (write            ) [ 000000]
v20_V_load_2      (load             ) [ 000000]
write_ln108       (write            ) [ 000000]
v20_V_load_3      (load             ) [ 000000]
write_ln108       (write            ) [ 000000]
write_ln108       (write            ) [ 000000]
write_ln108       (write            ) [ 000000]
v21_V_load_2      (load             ) [ 000000]
write_ln108       (write            ) [ 000000]
v21_V_load_3      (load             ) [ 000000]
write_ln108       (write            ) [ 000000]
br_ln71           (br               ) [ 011110]
ret_ln71          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v20_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v20_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ii">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="block_A_loader_0_V_V1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_0_V_V1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="block_A_loader_1_V_V2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_1_V_V2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="block_A_loader_2_V_V3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_2_V_V3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="block_A_loader_3_V_V4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_3_V_V4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v21_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v21_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="jj">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="block_B_loader_0_V_V5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_0_V_V5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="block_B_loader_1_V_V6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_1_V_V6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="block_B_loader_2_V_V7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_2_V_V7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="block_B_loader_3_V_V8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_3_V_V8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ii_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="jj_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i2P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="jj_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="2" slack="0"/>
<pin id="96" dir="0" index="1" bw="2" slack="0"/>
<pin id="97" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="jj_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="ii_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="0"/>
<pin id="102" dir="0" index="1" bw="2" slack="0"/>
<pin id="103" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ii_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln71_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="2" slack="0"/>
<pin id="109" dir="0" index="2" bw="2" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln71_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="2" slack="0"/>
<pin id="117" dir="0" index="2" bw="2" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln108_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="24" slack="0"/>
<pin id="125" dir="0" index="2" bw="24" slack="1"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="write_ln108_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="24" slack="0"/>
<pin id="132" dir="0" index="2" bw="24" slack="1"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln108_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="24" slack="0"/>
<pin id="139" dir="0" index="2" bw="24" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="write_ln108_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="24" slack="0"/>
<pin id="146" dir="0" index="2" bw="24" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln108_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="24" slack="0"/>
<pin id="153" dir="0" index="2" bw="24" slack="1"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="write_ln108_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="24" slack="0"/>
<pin id="160" dir="0" index="2" bw="24" slack="1"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln108_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="24" slack="0"/>
<pin id="167" dir="0" index="2" bw="24" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="write_ln108_write_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="24" slack="0"/>
<pin id="174" dir="0" index="2" bw="24" slack="0"/>
<pin id="175" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="v20_V_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="24" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="10" slack="0"/>
<pin id="182" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v20_V_addr/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="v20_V_addr_1_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="24" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="10" slack="0"/>
<pin id="189" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v20_V_addr_1/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="v21_V_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="24" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="10" slack="0"/>
<pin id="196" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v21_V_addr/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="v21_V_addr_1_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="24" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="10" slack="0"/>
<pin id="203" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v21_V_addr_1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="0" slack="0"/>
<pin id="212" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="213" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="214" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="24" slack="0"/>
<pin id="215" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v20_V_load/2 v20_V_load_1/2 v20_V_load_2/3 v20_V_load_3/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="0"/>
<pin id="223" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="224" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="225" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="24" slack="0"/>
<pin id="226" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v21_V_load/2 v21_V_load_1/2 v21_V_load_2/3 v21_V_load_3/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="v20_V_addr_2_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="24" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="10" slack="0"/>
<pin id="232" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v20_V_addr_2/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="v20_V_addr_3_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="24" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="10" slack="0"/>
<pin id="239" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v20_V_addr_3/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="v21_V_addr_2_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="24" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="10" slack="0"/>
<pin id="246" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v21_V_addr_2/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="v21_V_addr_3_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="24" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="10" slack="0"/>
<pin id="253" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v21_V_addr_3/3 "/>
</bind>
</comp>

<comp id="264" class="1005" name="k_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="1"/>
<pin id="266" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="k_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="1" slack="1"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="2" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_s_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="2" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="or_ln74_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln74/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_29_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="or_ln74_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="3" slack="0"/>
<pin id="309" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln74_1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="or_ln74_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln74_2/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_30_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="or_ln77_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_31_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="0"/>
<pin id="334" dir="0" index="1" bw="4" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="or_ln77_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="0" index="1" bw="3" slack="0"/>
<pin id="343" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_1/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="or_ln77_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="3" slack="0"/>
<pin id="349" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_2/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_32_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln71_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="0"/>
<pin id="362" dir="0" index="1" bw="7" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln71_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln74_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="0"/>
<pin id="374" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_33_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="0" index="1" bw="2" slack="1"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="0" index="3" bw="7" slack="0"/>
<pin id="381" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln74_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="0"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_1/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln74_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="1"/>
<pin id="392" dir="0" index="1" bw="7" slack="0"/>
<pin id="393" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln74_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="0"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_2/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_36_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="0"/>
<pin id="402" dir="0" index="1" bw="2" slack="1"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="0" index="3" bw="7" slack="0"/>
<pin id="405" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln77_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln77_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="10" slack="1"/>
<pin id="416" dir="0" index="1" bw="7" slack="0"/>
<pin id="417" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln77_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_1/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_34_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="3" slack="0"/>
<pin id="426" dir="0" index="1" bw="4" slack="2"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="0" index="3" bw="3" slack="0"/>
<pin id="429" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_35_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="0"/>
<pin id="435" dir="0" index="1" bw="3" slack="0"/>
<pin id="436" dir="0" index="2" bw="7" slack="1"/>
<pin id="437" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln74_3_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="10" slack="0"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_3/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln74_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="2"/>
<pin id="448" dir="0" index="1" bw="7" slack="1"/>
<pin id="449" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_1/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln74_4_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="0"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_4/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_37_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="3" slack="0"/>
<pin id="457" dir="0" index="1" bw="4" slack="2"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="0" index="3" bw="3" slack="0"/>
<pin id="460" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_38_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="10" slack="0"/>
<pin id="466" dir="0" index="1" bw="3" slack="0"/>
<pin id="467" dir="0" index="2" bw="7" slack="1"/>
<pin id="468" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_38/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln77_2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_2/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln77_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="2"/>
<pin id="479" dir="0" index="1" bw="7" slack="1"/>
<pin id="480" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_1/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln77_3_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="10" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_3/3 "/>
</bind>
</comp>

<comp id="486" class="1005" name="jj_read_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="2" slack="1"/>
<pin id="488" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="jj_read "/>
</bind>
</comp>

<comp id="491" class="1005" name="ii_read_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="1"/>
<pin id="493" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ii_read "/>
</bind>
</comp>

<comp id="496" class="1005" name="tmp_29_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="10" slack="1"/>
<pin id="498" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="501" class="1005" name="or_ln74_1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="2"/>
<pin id="503" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="or_ln74_1 "/>
</bind>
</comp>

<comp id="506" class="1005" name="tmp_30_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="2"/>
<pin id="508" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="511" class="1005" name="tmp_31_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="10" slack="1"/>
<pin id="513" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="516" class="1005" name="or_ln77_1_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="2"/>
<pin id="518" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="or_ln77_1 "/>
</bind>
</comp>

<comp id="521" class="1005" name="tmp_32_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="10" slack="2"/>
<pin id="523" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="526" class="1005" name="icmp_ln71_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln71 "/>
</bind>
</comp>

<comp id="530" class="1005" name="add_ln71_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="7" slack="0"/>
<pin id="532" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="535" class="1005" name="zext_ln74_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="10" slack="1"/>
<pin id="537" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln74 "/>
</bind>
</comp>

<comp id="541" class="1005" name="v20_V_addr_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="10" slack="1"/>
<pin id="543" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v20_V_addr "/>
</bind>
</comp>

<comp id="546" class="1005" name="v20_V_addr_1_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="10" slack="1"/>
<pin id="548" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v20_V_addr_1 "/>
</bind>
</comp>

<comp id="551" class="1005" name="v21_V_addr_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="10" slack="1"/>
<pin id="553" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v21_V_addr "/>
</bind>
</comp>

<comp id="556" class="1005" name="v21_V_addr_1_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="10" slack="1"/>
<pin id="558" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v21_V_addr_1 "/>
</bind>
</comp>

<comp id="561" class="1005" name="v20_V_addr_2_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="10" slack="1"/>
<pin id="563" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v20_V_addr_2 "/>
</bind>
</comp>

<comp id="566" class="1005" name="v20_V_addr_3_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="10" slack="1"/>
<pin id="568" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v20_V_addr_3 "/>
</bind>
</comp>

<comp id="571" class="1005" name="v21_V_addr_2_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="1"/>
<pin id="573" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v21_V_addr_2 "/>
</bind>
</comp>

<comp id="576" class="1005" name="v21_V_addr_3_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="10" slack="1"/>
<pin id="578" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v21_V_addr_3 "/>
</bind>
</comp>

<comp id="581" class="1005" name="v20_V_load_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="24" slack="1"/>
<pin id="583" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v20_V_load "/>
</bind>
</comp>

<comp id="586" class="1005" name="v20_V_load_1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="24" slack="1"/>
<pin id="588" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v20_V_load_1 "/>
</bind>
</comp>

<comp id="591" class="1005" name="v21_V_load_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="24" slack="1"/>
<pin id="593" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v21_V_load "/>
</bind>
</comp>

<comp id="596" class="1005" name="v21_V_load_1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="24" slack="1"/>
<pin id="598" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v21_V_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="42" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="42" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="100" pin="2"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="94" pin="2"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="92" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="92" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="92" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="92" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="92" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="92" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="92" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="92" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="84" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="0" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="84" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="84" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="84" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="178" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="185" pin="3"/><net_sink comp="206" pin=2"/></net>

<net id="222"><net_src comp="192" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="199" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="84" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="0" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="84" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="12" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="84" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="12" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="84" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="206" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="257"><net_src comp="228" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="258"><net_src comp="206" pin="7"/><net_sink comp="143" pin=2"/></net>

<net id="259"><net_src comp="235" pin="3"/><net_sink comp="206" pin=2"/></net>

<net id="260"><net_src comp="217" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="261"><net_src comp="242" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="262"><net_src comp="217" pin="7"/><net_sink comp="171" pin=2"/></net>

<net id="263"><net_src comp="249" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="267"><net_src comp="60" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="275"><net_src comp="268" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="100" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="289"><net_src comp="46" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="94" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="48" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="276" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="50" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="52" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="292" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="54" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="276" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="56" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="276" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="58" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="52" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="54" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="284" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="50" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="52" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="326" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="54" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="284" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="56" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="284" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="58" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="52" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="346" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="268" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="72" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="268" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="78" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="268" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="80" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="82" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="384"><net_src comp="268" pin="4"/><net_sink comp="376" pin=3"/></net>

<net id="388"><net_src comp="376" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="394"><net_src comp="372" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="390" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="406"><net_src comp="80" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="82" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="408"><net_src comp="268" pin="4"/><net_sink comp="400" pin=3"/></net>

<net id="412"><net_src comp="400" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="418"><net_src comp="372" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="414" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="430"><net_src comp="86" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="68" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="432"><net_src comp="88" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="438"><net_src comp="90" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="424" pin="4"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="264" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="444"><net_src comp="433" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="453"><net_src comp="446" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="461"><net_src comp="86" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="68" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="463"><net_src comp="88" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="469"><net_src comp="90" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="455" pin="4"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="264" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="484"><net_src comp="477" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="489"><net_src comp="94" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="494"><net_src comp="100" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="499"><net_src comp="298" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="504"><net_src comp="306" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="509"><net_src comp="318" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="514"><net_src comp="332" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="519"><net_src comp="340" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="524"><net_src comp="352" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="529"><net_src comp="360" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="366" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="538"><net_src comp="372" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="544"><net_src comp="178" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="549"><net_src comp="185" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="554"><net_src comp="192" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="559"><net_src comp="199" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="564"><net_src comp="228" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="569"><net_src comp="235" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="574"><net_src comp="242" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="579"><net_src comp="249" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="584"><net_src comp="206" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="589"><net_src comp="206" pin="7"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="594"><net_src comp="217" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="599"><net_src comp="217" pin="7"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="157" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: block_A_loader_0_V_V1 | {4 }
	Port: block_A_loader_1_V_V2 | {4 }
	Port: block_A_loader_2_V_V3 | {4 }
	Port: block_A_loader_3_V_V4 | {4 }
	Port: block_B_loader_0_V_V5 | {4 }
	Port: block_B_loader_1_V_V6 | {4 }
	Port: block_B_loader_2_V_V7 | {4 }
	Port: block_B_loader_3_V_V8 | {4 }
	Port: ii_out | {1 }
	Port: jj_out | {1 }
 - Input state : 
	Port: init_block_AB_proc48417 : v20_V | {2 3 4 }
	Port: init_block_AB_proc48417 : ii | {1 }
	Port: init_block_AB_proc48417 : v21_V | {2 3 4 }
	Port: init_block_AB_proc48417 : jj | {1 }
  - Chain level:
	State 1
		or_ln74 : 1
		tmp_29 : 1
		or_ln74_1 : 1
		or_ln74_2 : 1
		tmp_30 : 1
		or_ln77 : 1
		tmp_31 : 1
		or_ln77_1 : 1
		or_ln77_2 : 1
		tmp_32 : 1
	State 2
		icmp_ln71 : 1
		add_ln71 : 1
		br_ln71 : 2
		zext_ln74 : 1
		tmp_33 : 1
		zext_ln74_1 : 2
		v20_V_addr : 3
		add_ln74 : 2
		zext_ln74_2 : 3
		v20_V_addr_1 : 4
		tmp_36 : 1
		zext_ln77 : 2
		v21_V_addr : 3
		add_ln77 : 2
		zext_ln77_1 : 3
		v21_V_addr_1 : 4
		v20_V_load : 4
		v20_V_load_1 : 5
		v21_V_load : 4
		v21_V_load_1 : 5
	State 3
		tmp_35 : 1
		zext_ln74_3 : 2
		v20_V_addr_2 : 3
		zext_ln74_4 : 1
		v20_V_addr_3 : 2
		tmp_38 : 1
		zext_ln77_2 : 2
		v21_V_addr_2 : 3
		zext_ln77_3 : 1
		v21_V_addr_3 : 2
		v20_V_load_2 : 4
		v20_V_load_3 : 3
		v21_V_load_2 : 4
		v21_V_load_3 : 3
	State 4
		write_ln108 : 1
		write_ln108 : 1
		write_ln108 : 1
		write_ln108 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |      add_ln71_fu_366     |    0    |    7    |
|          |      add_ln74_fu_390     |    0    |    10   |
|    add   |      add_ln77_fu_414     |    0    |    10   |
|          |     add_ln74_1_fu_446    |    0    |    10   |
|          |     add_ln77_1_fu_477    |    0    |    10   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln71_fu_360     |    0    |    11   |
|----------|--------------------------|---------|---------|
|   read   |    jj_read_read_fu_94    |    0    |    0    |
|          |    ii_read_read_fu_100   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |  write_ln71_write_fu_106 |    0    |    0    |
|          |  write_ln71_write_fu_114 |    0    |    0    |
|          | write_ln108_write_fu_122 |    0    |    0    |
|          | write_ln108_write_fu_129 |    0    |    0    |
|   write  | write_ln108_write_fu_136 |    0    |    0    |
|          | write_ln108_write_fu_143 |    0    |    0    |
|          | write_ln108_write_fu_150 |    0    |    0    |
|          | write_ln108_write_fu_157 |    0    |    0    |
|          | write_ln108_write_fu_164 |    0    |    0    |
|          | write_ln108_write_fu_171 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_276        |    0    |    0    |
|          |       tmp_s_fu_284       |    0    |    0    |
|          |       tmp_29_fu_298      |    0    |    0    |
|          |       tmp_30_fu_318      |    0    |    0    |
|bitconcatenate|       tmp_31_fu_332      |    0    |    0    |
|          |       tmp_32_fu_352      |    0    |    0    |
|          |       tmp_33_fu_376      |    0    |    0    |
|          |       tmp_36_fu_400      |    0    |    0    |
|          |       tmp_35_fu_433      |    0    |    0    |
|          |       tmp_38_fu_464      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      or_ln74_fu_292      |    0    |    0    |
|          |     or_ln74_1_fu_306     |    0    |    0    |
|    or    |     or_ln74_2_fu_312     |    0    |    0    |
|          |      or_ln77_fu_326      |    0    |    0    |
|          |     or_ln77_1_fu_340     |    0    |    0    |
|          |     or_ln77_2_fu_346     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln74_fu_372     |    0    |    0    |
|          |    zext_ln74_1_fu_385    |    0    |    0    |
|          |    zext_ln74_2_fu_395    |    0    |    0    |
|          |     zext_ln77_fu_409     |    0    |    0    |
|   zext   |    zext_ln77_1_fu_419    |    0    |    0    |
|          |    zext_ln74_3_fu_441    |    0    |    0    |
|          |    zext_ln74_4_fu_450    |    0    |    0    |
|          |    zext_ln77_2_fu_472    |    0    |    0    |
|          |    zext_ln77_3_fu_481    |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_34_fu_424      |    0    |    0    |
|          |       tmp_37_fu_455      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    58   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln71_reg_530  |    7   |
|  icmp_ln71_reg_526 |    1   |
|   ii_read_reg_491  |    2   |
|   jj_read_reg_486  |    2   |
|      k_reg_264     |    7   |
|  or_ln74_1_reg_501 |    4   |
|  or_ln77_1_reg_516 |    4   |
|   tmp_29_reg_496   |   10   |
|   tmp_30_reg_506   |   10   |
|   tmp_31_reg_511   |   10   |
|   tmp_32_reg_521   |   10   |
|v20_V_addr_1_reg_546|   10   |
|v20_V_addr_2_reg_561|   10   |
|v20_V_addr_3_reg_566|   10   |
| v20_V_addr_reg_541 |   10   |
|v20_V_load_1_reg_586|   24   |
| v20_V_load_reg_581 |   24   |
|v21_V_addr_1_reg_556|   10   |
|v21_V_addr_2_reg_571|   10   |
|v21_V_addr_3_reg_576|   10   |
| v21_V_addr_reg_551 |   10   |
|v21_V_load_1_reg_596|   24   |
| v21_V_load_reg_591 |   24   |
|  zext_ln74_reg_535 |   10   |
+--------------------+--------+
|        Total       |   253  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_206 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_206 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_217 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_217 |  p2  |   4  |   0  |    0   ||    21   |
|     k_reg_264     |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   94   ||  3.129  ||    93   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   58   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   93   |
|  Register |    -   |   253  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   253  |   151  |
+-----------+--------+--------+--------+
