#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Nov 27 13:37:20 2022
# Process ID: 8567
# Current directory: /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1
# Command line: vivado -log zybo_z7_20_base_20202_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zybo_z7_20_base_20202_wrapper.tcl
# Log file: /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/zybo_z7_20_base_20202_wrapper.vds
# Journal file: /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source zybo_z7_20_base_20202_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/cole/XilinxShare/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top zybo_z7_20_base_20202_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8597
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2375.945 ; gain = 0.000 ; free physical = 9667 ; free virtual = 13422
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zybo_z7_20_base_20202_wrapper' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/hdl/zybo_z7_20_base_20202_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6157] synthesizing module 'zybo_z7_20_base_20202' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:714]
INFO: [Synth 8-6157] synthesizing module 'zybo_z7_20_base_20202_PmodGPIO_0_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/.Xil/Vivado-8567-CS423/realtime/zybo_z7_20_base_20202_PmodGPIO_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zybo_z7_20_base_20202_PmodGPIO_0_0' (2#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/.Xil/Vivado-8567-CS423/realtime/zybo_z7_20_base_20202_PmodGPIO_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zybo_z7_20_base_20202_axi_gpio_0_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/.Xil/Vivado-8567-CS423/realtime/zybo_z7_20_base_20202_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zybo_z7_20_base_20202_axi_gpio_0_0' (3#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/.Xil/Vivado-8567-CS423/realtime/zybo_z7_20_base_20202_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zybo_z7_20_base_20202_axi_gpio_1_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/.Xil/Vivado-8567-CS423/realtime/zybo_z7_20_base_20202_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zybo_z7_20_base_20202_axi_gpio_1_0' (4#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/.Xil/Vivado-8567-CS423/realtime/zybo_z7_20_base_20202_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zybo_z7_20_base_20202_clk_wiz_0_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/.Xil/Vivado-8567-CS423/realtime/zybo_z7_20_base_20202_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'zybo_z7_20_base_20202_clk_wiz_0_0' (5#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/.Xil/Vivado-8567-CS423/realtime/zybo_z7_20_base_20202_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1074]
INFO: [Synth 8-6157] synthesizing module 'zybo_z7_20_base_20202_proc_sys_reset_0_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/.Xil/Vivado-8567-CS423/realtime/zybo_z7_20_base_20202_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zybo_z7_20_base_20202_proc_sys_reset_0_0' (6#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/.Xil/Vivado-8567-CS423/realtime/zybo_z7_20_base_20202_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'zybo_z7_20_base_20202_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1074]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'zybo_z7_20_base_20202_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1074]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'zybo_z7_20_base_20202_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1074]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'zybo_z7_20_base_20202_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1074]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'zybo_z7_20_base_20202_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1074]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'zybo_z7_20_base_20202_proc_sys_reset_0_0' has 10 connections declared, but only 5 given [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1074]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1080]
INFO: [Synth 8-6157] synthesizing module 'zybo_z7_20_base_20202_proc_sys_reset_0_1' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/.Xil/Vivado-8567-CS423/realtime/zybo_z7_20_base_20202_proc_sys_reset_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zybo_z7_20_base_20202_proc_sys_reset_0_1' (7#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/.Xil/Vivado-8567-CS423/realtime/zybo_z7_20_base_20202_proc_sys_reset_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'zybo_z7_20_base_20202_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_1' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1080]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'zybo_z7_20_base_20202_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_1' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1080]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'zybo_z7_20_base_20202_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_1' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1080]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'zybo_z7_20_base_20202_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_1' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1080]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'zybo_z7_20_base_20202_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_1' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1080]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_1' of module 'zybo_z7_20_base_20202_proc_sys_reset_0_1' has 10 connections declared, but only 5 given [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1080]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1086]
INFO: [Synth 8-6157] synthesizing module 'zybo_z7_20_base_20202_proc_sys_reset_1_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/.Xil/Vivado-8567-CS423/realtime/zybo_z7_20_base_20202_proc_sys_reset_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zybo_z7_20_base_20202_proc_sys_reset_1_0' (8#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/.Xil/Vivado-8567-CS423/realtime/zybo_z7_20_base_20202_proc_sys_reset_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'zybo_z7_20_base_20202_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_2' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1086]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'zybo_z7_20_base_20202_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_2' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1086]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'zybo_z7_20_base_20202_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_2' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1086]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'zybo_z7_20_base_20202_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_2' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1086]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'zybo_z7_20_base_20202_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_2' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1086]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_2' of module 'zybo_z7_20_base_20202_proc_sys_reset_1_0' has 10 connections declared, but only 5 given [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1086]
INFO: [Synth 8-6157] synthesizing module 'zybo_z7_20_base_20202_processing_system7_0_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/.Xil/Vivado-8567-CS423/realtime/zybo_z7_20_base_20202_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zybo_z7_20_base_20202_processing_system7_0_0' (9#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/.Xil/Vivado-8567-CS423/realtime/zybo_z7_20_base_20202_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'zybo_z7_20_base_20202_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1092]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'zybo_z7_20_base_20202_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1092]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'zybo_z7_20_base_20202_processing_system7_0_0' has 66 connections declared, but only 64 given [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1092]
INFO: [Synth 8-6157] synthesizing module 'zybo_z7_20_base_20202_ps7_0_axi_periph_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1269]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_7JIADS' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_7JIADS' (10#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_61MO5D' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_61MO5D' (11#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1WQISY' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1WQISY' (12#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:276]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_6PL369' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:408]
INFO: [Synth 8-6157] synthesizing module 'zybo_z7_20_base_20202_auto_pc_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/.Xil/Vivado-8567-CS423/realtime/zybo_z7_20_base_20202_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zybo_z7_20_base_20202_auto_pc_0' (13#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/.Xil/Vivado-8567-CS423/realtime/zybo_z7_20_base_20202_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_6PL369' (14#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:408]
INFO: [Synth 8-6157] synthesizing module 'zybo_z7_20_base_20202_xbar_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/.Xil/Vivado-8567-CS423/realtime/zybo_z7_20_base_20202_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zybo_z7_20_base_20202_xbar_0' (15#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/.Xil/Vivado-8567-CS423/realtime/zybo_z7_20_base_20202_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'zybo_z7_20_base_20202_xbar_0' is unconnected for instance 'xbar' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1901]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'zybo_z7_20_base_20202_xbar_0' is unconnected for instance 'xbar' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1901]
WARNING: [Synth 8-7023] instance 'xbar' of module 'zybo_z7_20_base_20202_xbar_0' has 40 connections declared, but only 38 given [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1901]
INFO: [Synth 8-6155] done synthesizing module 'zybo_z7_20_base_20202_ps7_0_axi_periph_0' (16#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1269]
INFO: [Synth 8-6157] synthesizing module 'zybo_z7_20_base_20202_rst_ps7_0_50M_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/.Xil/Vivado-8567-CS423/realtime/zybo_z7_20_base_20202_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zybo_z7_20_base_20202_rst_ps7_0_50M_0' (17#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/.Xil/Vivado-8567-CS423/realtime/zybo_z7_20_base_20202_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'zybo_z7_20_base_20202_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1257]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'zybo_z7_20_base_20202_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1257]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'zybo_z7_20_base_20202_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1257]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'zybo_z7_20_base_20202_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1257]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'zybo_z7_20_base_20202_rst_ps7_0_50M_0' has 10 connections declared, but only 6 given [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:1257]
INFO: [Synth 8-6157] synthesizing module 'zybo_z7_20_base_20202_xlconcat_0_0' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_xlconcat_0_0/synth/zybo_z7_20_base_20202_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (18#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'zybo_z7_20_base_20202_xlconcat_0_0' (19#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_xlconcat_0_0/synth/zybo_z7_20_base_20202_xlconcat_0_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'zybo_z7_20_base_20202' (20#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/synth/zybo_z7_20_base_20202.v:714]
INFO: [Synth 8-6155] done synthesizing module 'zybo_z7_20_base_20202_wrapper' (21#1) [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/hdl/zybo_z7_20_base_20202_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2375.945 ; gain = 0.000 ; free physical = 9979 ; free virtual = 13734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2375.945 ; gain = 0.000 ; free physical = 10335 ; free virtual = 14091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2375.945 ; gain = 0.000 ; free physical = 10335 ; free virtual = 14091
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2376.938 ; gain = 0.000 ; free physical = 10348 ; free virtual = 14103
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc] for cell 'zybo_z7_20_base_20202_i/processing_system7_0'
Finished Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc] for cell 'zybo_z7_20_base_20202_i/processing_system7_0'
Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_clk_wiz_0_0/zybo_z7_20_base_20202_clk_wiz_0_0/zybo_z7_20_base_20202_clk_wiz_0_0_in_context.xdc] for cell 'zybo_z7_20_base_20202_i/clk_wiz_0'
Finished Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_clk_wiz_0_0/zybo_z7_20_base_20202_clk_wiz_0_0/zybo_z7_20_base_20202_clk_wiz_0_0_in_context.xdc] for cell 'zybo_z7_20_base_20202_i/clk_wiz_0'
Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_proc_sys_reset_0_0/zybo_z7_20_base_20202_proc_sys_reset_0_0/zybo_z7_20_base_20202_proc_sys_reset_0_0_in_context.xdc] for cell 'zybo_z7_20_base_20202_i/proc_sys_reset_0'
Finished Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_proc_sys_reset_0_0/zybo_z7_20_base_20202_proc_sys_reset_0_0/zybo_z7_20_base_20202_proc_sys_reset_0_0_in_context.xdc] for cell 'zybo_z7_20_base_20202_i/proc_sys_reset_0'
Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_proc_sys_reset_0_1/zybo_z7_20_base_20202_proc_sys_reset_0_1/zybo_z7_20_base_20202_proc_sys_reset_0_1_in_context.xdc] for cell 'zybo_z7_20_base_20202_i/proc_sys_reset_1'
Finished Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_proc_sys_reset_0_1/zybo_z7_20_base_20202_proc_sys_reset_0_1/zybo_z7_20_base_20202_proc_sys_reset_0_1_in_context.xdc] for cell 'zybo_z7_20_base_20202_i/proc_sys_reset_1'
Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_proc_sys_reset_1_0/zybo_z7_20_base_20202_proc_sys_reset_1_0/zybo_z7_20_base_20202_proc_sys_reset_1_0_in_context.xdc] for cell 'zybo_z7_20_base_20202_i/proc_sys_reset_2'
Finished Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_proc_sys_reset_1_0/zybo_z7_20_base_20202_proc_sys_reset_1_0/zybo_z7_20_base_20202_proc_sys_reset_1_0_in_context.xdc] for cell 'zybo_z7_20_base_20202_i/proc_sys_reset_2'
Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_axi_gpio_0_0/zybo_z7_20_base_20202_axi_gpio_0_0/zybo_z7_20_base_20202_axi_gpio_0_0_in_context.xdc] for cell 'zybo_z7_20_base_20202_i/axi_gpio_0'
Finished Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_axi_gpio_0_0/zybo_z7_20_base_20202_axi_gpio_0_0/zybo_z7_20_base_20202_axi_gpio_0_0_in_context.xdc] for cell 'zybo_z7_20_base_20202_i/axi_gpio_0'
Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_xbar_0/zybo_z7_20_base_20202_xbar_0/zybo_z7_20_base_20202_xbar_0_in_context.xdc] for cell 'zybo_z7_20_base_20202_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_xbar_0/zybo_z7_20_base_20202_xbar_0/zybo_z7_20_base_20202_xbar_0_in_context.xdc] for cell 'zybo_z7_20_base_20202_i/ps7_0_axi_periph/xbar'
Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_auto_pc_0/zybo_z7_20_base_20202_auto_pc_0/zybo_z7_20_base_20202_auto_pc_0_in_context.xdc] for cell 'zybo_z7_20_base_20202_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_auto_pc_0/zybo_z7_20_base_20202_auto_pc_0/zybo_z7_20_base_20202_auto_pc_0_in_context.xdc] for cell 'zybo_z7_20_base_20202_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_rst_ps7_0_50M_0/zybo_z7_20_base_20202_rst_ps7_0_50M_0/zybo_z7_20_base_20202_rst_ps7_0_50M_0_in_context.xdc] for cell 'zybo_z7_20_base_20202_i/rst_ps7_0_50M'
Finished Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_rst_ps7_0_50M_0/zybo_z7_20_base_20202_rst_ps7_0_50M_0/zybo_z7_20_base_20202_rst_ps7_0_50M_0_in_context.xdc] for cell 'zybo_z7_20_base_20202_i/rst_ps7_0_50M'
Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_axi_gpio_1_0/zybo_z7_20_base_20202_axi_gpio_1_0/zybo_z7_20_base_20202_axi_gpio_1_0_in_context.xdc] for cell 'zybo_z7_20_base_20202_i/axi_gpio_1'
Finished Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_axi_gpio_1_0/zybo_z7_20_base_20202_axi_gpio_1_0/zybo_z7_20_base_20202_axi_gpio_1_0_in_context.xdc] for cell 'zybo_z7_20_base_20202_i/axi_gpio_1'
Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/zybo_z7_20_base_20202_PmodGPIO_0_0/zybo_z7_20_base_20202_PmodGPIO_0_0_in_context.xdc] for cell 'zybo_z7_20_base_20202_i/PmodGPIO_0'
Finished Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_PmodGPIO_0_0/zybo_z7_20_base_20202_PmodGPIO_0_0/zybo_z7_20_base_20202_PmodGPIO_0_0_in_context.xdc] for cell 'zybo_z7_20_base_20202_i/PmodGPIO_0'
Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.781 ; gain = 0.000 ; free physical = 10268 ; free virtual = 14023
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.781 ; gain = 0.000 ; free physical = 10268 ; free virtual = 14023
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2496.781 ; gain = 120.836 ; free physical = 10331 ; free virtual = 14087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2496.781 ; gain = 120.836 ; free physical = 10331 ; free virtual = 14087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.gen/sources_1/bd/zybo_z7_20_base_20202/ip/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0/zybo_z7_20_base_20202_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property KEEP_HIERARCHY = SOFT for zybo_z7_20_base_20202_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zybo_z7_20_base_20202_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zybo_z7_20_base_20202_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zybo_z7_20_base_20202_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zybo_z7_20_base_20202_i/proc_sys_reset_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zybo_z7_20_base_20202_i/proc_sys_reset_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zybo_z7_20_base_20202_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zybo_z7_20_base_20202_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zybo_z7_20_base_20202_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zybo_z7_20_base_20202_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zybo_z7_20_base_20202_i/rst_ps7_0_50M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zybo_z7_20_base_20202_i/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zybo_z7_20_base_20202_i/PmodGPIO_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zybo_z7_20_base_20202_i/xlconcat_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2496.781 ; gain = 120.836 ; free physical = 10331 ; free virtual = 14087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2496.781 ; gain = 120.836 ; free physical = 10331 ; free virtual = 14088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2496.781 ; gain = 120.836 ; free physical = 10323 ; free virtual = 14083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2496.781 ; gain = 120.836 ; free physical = 10200 ; free virtual = 13960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2496.781 ; gain = 120.836 ; free physical = 10200 ; free virtual = 13960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2496.781 ; gain = 120.836 ; free physical = 10191 ; free virtual = 13951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2496.781 ; gain = 120.836 ; free physical = 10191 ; free virtual = 13952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2496.781 ; gain = 120.836 ; free physical = 10191 ; free virtual = 13952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2496.781 ; gain = 120.836 ; free physical = 10191 ; free virtual = 13952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2496.781 ; gain = 120.836 ; free physical = 10191 ; free virtual = 13952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2496.781 ; gain = 120.836 ; free physical = 10191 ; free virtual = 13952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2496.781 ; gain = 120.836 ; free physical = 10191 ; free virtual = 13952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------------+----------+
|      |BlackBox name                                |Instances |
+------+---------------------------------------------+----------+
|1     |zybo_z7_20_base_20202_xbar_0                 |         1|
|2     |zybo_z7_20_base_20202_auto_pc_0              |         1|
|3     |zybo_z7_20_base_20202_PmodGPIO_0_0           |         1|
|4     |zybo_z7_20_base_20202_axi_gpio_0_0           |         1|
|5     |zybo_z7_20_base_20202_axi_gpio_1_0           |         1|
|6     |zybo_z7_20_base_20202_clk_wiz_0_0            |         1|
|7     |zybo_z7_20_base_20202_proc_sys_reset_0_0     |         1|
|8     |zybo_z7_20_base_20202_proc_sys_reset_0_1     |         1|
|9     |zybo_z7_20_base_20202_proc_sys_reset_1_0     |         1|
|10    |zybo_z7_20_base_20202_processing_system7_0_0 |         1|
|11    |zybo_z7_20_base_20202_rst_ps7_0_50M_0        |         1|
+------+---------------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------+------+
|      |Cell                                       |Count |
+------+-------------------------------------------+------+
|1     |zybo_z7_20_base_20202_PmodGPIO_0           |     1|
|2     |zybo_z7_20_base_20202_auto_pc              |     1|
|3     |zybo_z7_20_base_20202_axi_gpio_0           |     1|
|4     |zybo_z7_20_base_20202_axi_gpio_1           |     1|
|5     |zybo_z7_20_base_20202_clk_wiz_0            |     1|
|6     |zybo_z7_20_base_20202_proc_sys_reset_0     |     2|
|8     |zybo_z7_20_base_20202_proc_sys_reset_1     |     1|
|9     |zybo_z7_20_base_20202_processing_system7_0 |     1|
|10    |zybo_z7_20_base_20202_rst_ps7_0_50M        |     1|
|11    |zybo_z7_20_base_20202_xbar                 |     1|
|12    |IBUF                                       |     4|
|13    |IOBUF                                      |     8|
|14    |OBUF                                       |     4|
+------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2496.781 ; gain = 120.836 ; free physical = 10191 ; free virtual = 13952
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2496.781 ; gain = 0.000 ; free physical = 10250 ; free virtual = 14011
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2496.781 ; gain = 120.836 ; free physical = 10250 ; free virtual = 14011
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.781 ; gain = 0.000 ; free physical = 10334 ; free virtual = 14095
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.781 ; gain = 0.000 ; free physical = 10273 ; free virtual = 14034
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2496.781 ; gain = 120.836 ; free physical = 10401 ; free virtual = 14162
INFO: [Common 17-1381] The checkpoint '/media/cole/XilinxShare/camera_design_vivado/camera_design_vivado/camera_design_vivado.runs/synth_1/zybo_z7_20_base_20202_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zybo_z7_20_base_20202_wrapper_utilization_synth.rpt -pb zybo_z7_20_base_20202_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 27 13:37:48 2022...
