;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @2
	CMP -0, 0
	CMP #3, -0
	MOV -1, <-20
	MOV 90, 81
	DAT #0, #-402
	SLT 100, 708
	SLT 100, 708
	JMZ 10, #2
	SLT #270, <1
	SUB @-0, @2
	SUB <0, @322
	JMZ 0, -300
	ADD #270, <1
	SLT #270, <1
	SUB #0, -40
	JMP @72, #200
	JMP @72, #200
	SLT @-210, @64
	SUB -0, 0
	ADD 30, 9
	JMN 0, <402
	JMN 0, <402
	JMN 0, <402
	SLT #270, <1
	SLT #270, <1
	CMP 30, 500
	SPL 0, <402
	ADD 30, 9
	CMP -0, 0
	JMP 0, #2
	ADD 30, 9
	CMP -702, -19
	SLT 20, @12
	SLT -0, 0
	SPL 0, <402
	SUB #0, -300
	SLT 100, 708
	SUB 30, 501
	SPL -100, -600
	ADD #270, <1
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
