$date
	Thu Nov 03 22:13:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Mux_tb $end
$var wire 1 ! Y $end
$var reg 1 " D0 $end
$var reg 1 # D1 $end
$var reg 1 $ S $end
$var integer 32 % i [31:0] $end
$scope module uut $end
$var wire 1 " D0 $end
$var wire 1 # D1 $end
$var wire 1 $ S $end
$var wire 1 ! Y $end
$var wire 1 & w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
b0 %
x$
x#
x"
x!
$end
#10
0!
1&
b1 %
0$
0"
0#
#20
b10 %
1#
#30
1!
b11 %
1"
0#
#40
b100 %
1#
#50
0!
0&
b101 %
1$
0"
0#
#60
1!
b110 %
1#
#70
0!
b111 %
1"
0#
#80
1!
b1000 %
1#
#180
