Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Fri Sep 22 18:25:20 2023
| Host             : ddrc-2 running 64-bit Ubuntu 20.04.6 LTS
| Command          : report_power -file ariane_xilinx_power_routed.rpt -pb ariane_xilinx_power_summary_routed.pb -rpx ariane_xilinx_power_routed.rpx
| Design           : ariane_xilinx
| Device           : xc7z045ffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.578        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.356        |
| Device Static (W)        | 0.222        |
| Total Off-Chip Power (W) | 0.440        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 80.4         |
| Junction Temperature (C) | 29.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.157 |       54 |       --- |             --- |
| Slice Logic              |     0.067 |   139613 |       --- |             --- |
|   LUT as Logic           |     0.062 |    69573 |    218600 |           31.83 |
|   CARRY4                 |     0.002 |     3121 |     54650 |            5.71 |
|   Register               |     0.002 |    44291 |    437200 |           10.13 |
|   LUT as Distributed RAM |    <0.001 |     1680 |     70400 |            2.39 |
|   F7/F8 Muxes            |    <0.001 |     3564 |    218600 |            1.63 |
|   LUT as Shift Register  |    <0.001 |       94 |     70400 |            0.13 |
|   Others                 |     0.000 |     1037 |       --- |             --- |
|   BUFG                   |     0.000 |        1 |        32 |            3.13 |
| Signals                  |     0.090 |   110701 |       --- |             --- |
| Block RAM                |     0.021 |       39 |       545 |            7.16 |
| MMCM                     |     0.322 |        3 |         8 |           37.50 |
| PLL                      |     0.133 |        1 |         8 |           12.50 |
| DSPs                     |    <0.001 |       27 |       900 |            3.00 |
| I/O                      |     0.901 |      130 |       362 |           35.91 |
| PHASER                   |     0.661 |       44 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.222 |          |           |                 |
| Total                    |     2.578 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.621 |       0.559 |      0.062 |
| Vccaux    |       1.800 |     0.753 |       0.712 |      0.041 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.635 |       0.634 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.019 |       0.000 |      0.019 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                   | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_xlnx_clk_gen                                                                                                                                     | i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen                                                                                                                                                                                |            20.0 |
| clk_pll_i                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                                                                                                    |             5.0 |
| clk_pll_i                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |             5.0 |
| clk_ref_mmcm_400                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/clk_ref_mmcm_400                                                                                                                                                              |             2.5 |
| clkfbout_xlnx_clk_gen                                                                                                                                     | i_xlnx_clk_gen/inst/clkfbout_xlnx_clk_gen                                                                                                                                                                                |             5.0 |
| freq_refclk                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.3 |
| iserdes_clkdiv                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_1                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_2                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_3                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_4                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_5                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_6                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_7                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |             2.5 |
| mem_refclk                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             1.2 |
| mmcm_clkfbout                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/mmcm_clkfbout                                                                                                                                                                 |             5.0 |
| mmcm_ps_clk_bufg_in                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in                                                                                                                                                    |            10.0 |
| oserdes_clk                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.2 |
| oserdes_clk_1                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.2 |
| oserdes_clk_10                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             1.2 |
| oserdes_clk_2                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.2 |
| oserdes_clk_3                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.2 |
| oserdes_clk_4                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.2 |
| oserdes_clk_5                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.2 |
| oserdes_clk_6                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             1.2 |
| oserdes_clk_7                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.2 |
| oserdes_clk_8                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.2 |
| oserdes_clk_9                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.2 |
| oserdes_clkdiv                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_1                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_10                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_2                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_3                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_4                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_5                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_6                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_7                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_8                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_9                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             2.5 |
| pll_clk3_out                                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |             5.0 |
| pll_clkfbout                                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |             5.0 |
| sync_pulse                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            20.0 |
| sys_clk_p                                                                                                                                                 | sys_clk_p                                                                                                                                                                                                                |             5.0 |
| tck                                                                                                                                                       | tck                                                                                                                                                                                                                      |           100.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                  | Power (W) |
+---------------------------------------------------------------------------------------------------------------------------------------+-----------+
| ariane_xilinx                                                                                                                         |     2.356 |
|   i_ariane                                                                                                                            |     0.114 |
|     gen_example_coprocessor.i_cvxif_coprocessor                                                                                       |     0.002 |
|       counter_i                                                                                                                       |    <0.001 |
|         i_counter                                                                                                                     |    <0.001 |
|       fifo_commit_i                                                                                                                   |     0.002 |
|     i_cva6                                                                                                                            |     0.112 |
|       csr_regfile_i                                                                                                                   |     0.004 |
|       ex_stage_i                                                                                                                      |     0.027 |
|         alu_i                                                                                                                         |    <0.001 |
|           gen_bitmanip.i_cpop_count                                                                                                   |    <0.001 |
|         branch_unit_i                                                                                                                 |    <0.001 |
|         csr_buffer_i                                                                                                                  |    <0.001 |
|         fpu_gen.fpu_i                                                                                                                 |     0.009 |
|           fpu_gen.i_fpnew_bulk                                                                                                        |     0.008 |
|             gen_operation_groups[0].i_opgroup_block                                                                                   |     0.002 |
|               gen_parallel_slices[0].active_format.i_fmt_slice                                                                        |     0.002 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fma                                                                      |     0.002 |
|               gen_parallel_slices[1].active_format.i_fmt_slice                                                                        |    <0.001 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fma                                                                      |    <0.001 |
|               i_arbiter                                                                                                               |    <0.001 |
|             gen_operation_groups[1].i_opgroup_block                                                                                   |     0.004 |
|               gen_merged_slice.i_multifmt_slice                                                                                       |     0.004 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi                                                      |     0.004 |
|                   i_divsqrt_lei                                                                                                       |     0.004 |
|                     fpu_norm_U0                                                                                                       |    <0.001 |
|                     nrbd_nrsc_U0                                                                                                      |     0.004 |
|                       control_U0                                                                                                      |     0.004 |
|                     preprocess_U0                                                                                                     |    <0.001 |
|               i_arbiter                                                                                                               |    <0.001 |
|             gen_operation_groups[2].i_opgroup_block                                                                                   |    <0.001 |
|               gen_parallel_slices[0].active_format.i_fmt_slice                                                                        |    <0.001 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_noncomp                                                                  |    <0.001 |
|               gen_parallel_slices[1].active_format.i_fmt_slice                                                                        |    <0.001 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_noncomp                                                                  |    <0.001 |
|               i_arbiter                                                                                                               |    <0.001 |
|             gen_operation_groups[3].i_opgroup_block                                                                                   |    <0.001 |
|               gen_merged_slice.i_multifmt_slice                                                                                       |    <0.001 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi                                                         |    <0.001 |
|             i_arbiter                                                                                                                 |    <0.001 |
|         gen_cvxif.cvxif_fu_i                                                                                                          |    <0.001 |
|         i_mult                                                                                                                        |    <0.001 |
|           i_div                                                                                                                       |    <0.001 |
|           i_multiplier                                                                                                                |    <0.001 |
|         lsu_i                                                                                                                         |     0.016 |
|           gen_mmu_sv39.i_cva6_mmu                                                                                                     |     0.010 |
|             i_dtlb                                                                                                                    |     0.003 |
|             i_itlb                                                                                                                    |     0.005 |
|             i_pmp_data                                                                                                                |    <0.001 |
|             i_pmp_if                                                                                                                  |    <0.001 |
|             i_ptw                                                                                                                     |     0.002 |
|               i_pmp_ptw                                                                                                               |    <0.001 |
|           i_load_unit                                                                                                                 |    <0.001 |
|           i_pipe_reg_load                                                                                                             |     0.002 |
|           i_store_unit                                                                                                                |     0.002 |
|             i_amo_buffer                                                                                                              |    <0.001 |
|               i_amo_fifo                                                                                                              |    <0.001 |
|             store_buffer_i                                                                                                            |     0.002 |
|           lsu_bypass_i                                                                                                                |    <0.001 |
|       gen_cache_wt.i_cache_subsystem                                                                                                  |     0.037 |
|         i_adapter                                                                                                                     |     0.005 |
|           i_axi_shim                                                                                                                  |    <0.001 |
|           i_b_fifo                                                                                                                    |    <0.001 |
|           i_dcache_data_fifo                                                                                                          |    <0.001 |
|           i_icache_data_fifo                                                                                                          |     0.001 |
|           i_rd_dcache_id                                                                                                              |    <0.001 |
|           i_rd_icache_id                                                                                                              |    <0.001 |
|           i_rr_arb_tree                                                                                                               |    <0.001 |
|           i_wr_dcache_id                                                                                                              |    <0.001 |
|         i_cva6_icache                                                                                                                 |     0.009 |
|           gen_sram[0].data_sram                                                                                                       |    <0.001 |
|             gen_cut[0].i_tc_sram_wrapper                                                                                              |    <0.001 |
|               i_ram                                                                                                                   |    <0.001 |
|             gen_cut[1].i_tc_sram_wrapper                                                                                              |    <0.001 |
|               i_ram                                                                                                                   |    <0.001 |
|           gen_sram[0].tag_sram                                                                                                        |     0.002 |
|             gen_cut[0].i_tc_sram_wrapper                                                                                              |     0.002 |
|               i_ram                                                                                                                   |     0.002 |
|           gen_sram[1].data_sram                                                                                                       |    <0.001 |
|             gen_cut[0].i_tc_sram_wrapper                                                                                              |    <0.001 |
|               i_ram                                                                                                                   |    <0.001 |
|             gen_cut[1].i_tc_sram_wrapper                                                                                              |    <0.001 |
|               i_ram                                                                                                                   |    <0.001 |
|           gen_sram[1].tag_sram                                                                                                        |     0.002 |
|             gen_cut[0].i_tc_sram_wrapper                                                                                              |     0.002 |
|               i_ram                                                                                                                   |     0.002 |
|           gen_sram[2].data_sram                                                                                                       |    <0.001 |
|             gen_cut[0].i_tc_sram_wrapper                                                                                              |    <0.001 |
|               i_ram                                                                                                                   |    <0.001 |
|             gen_cut[1].i_tc_sram_wrapper                                                                                              |    <0.001 |
|               i_ram                                                                                                                   |    <0.001 |
|           gen_sram[2].tag_sram                                                                                                        |     0.002 |
|             gen_cut[0].i_tc_sram_wrapper                                                                                              |     0.002 |
|               i_ram                                                                                                                   |     0.002 |
|           gen_sram[3].data_sram                                                                                                       |    <0.001 |
|             gen_cut[0].i_tc_sram_wrapper                                                                                              |    <0.001 |
|               i_ram                                                                                                                   |    <0.001 |
|             gen_cut[1].i_tc_sram_wrapper                                                                                              |    <0.001 |
|               i_ram                                                                                                                   |    <0.001 |
|           gen_sram[3].tag_sram                                                                                                        |     0.002 |
|             gen_cut[0].i_tc_sram_wrapper                                                                                              |     0.002 |
|               i_ram                                                                                                                   |     0.002 |
|           i_lfsr                                                                                                                      |    <0.001 |
|         i_wt_dcache                                                                                                                   |     0.023 |
|           gen_rd_ports[0].i_wt_dcache_ctrl                                                                                            |    <0.001 |
|           gen_rd_ports[1].i_wt_dcache_ctrl                                                                                            |    <0.001 |
|           gen_rd_ports[2].i_wt_dcache_ctrl                                                                                            |    <0.001 |
|           i_wt_dcache_mem                                                                                                             |     0.013 |
|             gen_data_banks[0].i_data_sram                                                                                             |     0.004 |
|               gen_cut[0].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|               gen_cut[1].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|               gen_cut[2].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|               gen_cut[3].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|               gen_cut[4].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|               gen_cut[5].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|               gen_cut[6].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|               gen_cut[7].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|             gen_data_banks[1].i_data_sram                                                                                             |     0.002 |
|               gen_cut[0].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|               gen_cut[1].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|               gen_cut[2].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|               gen_cut[3].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|               gen_cut[4].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|               gen_cut[5].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|               gen_cut[6].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|               gen_cut[7].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|             gen_tag_srams[0].i_tag_sram                                                                                               |    <0.001 |
|               gen_cut[0].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|             gen_tag_srams[1].i_tag_sram                                                                                               |    <0.001 |
|               gen_cut[0].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|             gen_tag_srams[2].i_tag_sram                                                                                               |    <0.001 |
|               gen_cut[0].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|             gen_tag_srams[3].i_tag_sram                                                                                               |    <0.001 |
|               gen_cut[0].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|             gen_tag_srams[4].i_tag_sram                                                                                               |    <0.001 |
|               gen_cut[0].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|             gen_tag_srams[5].i_tag_sram                                                                                               |    <0.001 |
|               gen_cut[0].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|             gen_tag_srams[6].i_tag_sram                                                                                               |    <0.001 |
|               gen_cut[0].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|             gen_tag_srams[7].i_tag_sram                                                                                               |    <0.001 |
|               gen_cut[0].i_tc_sram_wrapper                                                                                            |    <0.001 |
|                 i_ram                                                                                                                 |    <0.001 |
|             i_rr_arb_tree                                                                                                             |    <0.001 |
|           i_wt_dcache_missunit                                                                                                        |     0.004 |
|             i_exp_backoff                                                                                                             |    <0.001 |
|             i_lfsr_inv                                                                                                                |    <0.001 |
|           i_wt_dcache_wbuffer                                                                                                         |     0.005 |
|             i_clean_rr                                                                                                                |    <0.001 |
|             i_dirty_rr                                                                                                                |    <0.001 |
|             i_rtrn_id_fifo                                                                                                            |    <0.001 |
|             i_tx_id_rr                                                                                                                |    <0.001 |
|       gen_perf_counter.perf_counters_i                                                                                                |    <0.001 |
|       i_frontend                                                                                                                      |     0.014 |
|         bht_gen.i_bht                                                                                                                 |     0.001 |
|         btb_gen.i_btb                                                                                                                 |     0.003 |
|         i_instr_queue                                                                                                                 |     0.006 |
|           gen_instr_fifo[0].i_fifo_instr_data                                                                                         |     0.004 |
|           gen_instr_fifo[1].i_fifo_instr_data                                                                                         |    <0.001 |
|           i_fifo_address                                                                                                              |    <0.001 |
|         i_instr_realign                                                                                                               |     0.001 |
|         ras_gen.i_ras                                                                                                                 |    <0.001 |
|       id_stage_i                                                                                                                      |     0.004 |
|       issue_stage_i                                                                                                                   |     0.026 |
|         i_issue_read_operands                                                                                                         |     0.014 |
|           float_regfile_gen.gen_asic_fp_regfile.i_ariane_fp_regfile                                                                   |     0.004 |
|           gen_asic_regfile.i_ariane_regfile                                                                                           |     0.003 |
|         i_scoreboard                                                                                                                  |     0.013 |
|           gen_sel_clobbers[0].i_sel_fpr_clobbers                                                                                      |    <0.001 |
|           gen_sel_clobbers[10].i_sel_fpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[10].i_sel_gpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[11].i_sel_fpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[11].i_sel_gpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[12].i_sel_fpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[12].i_sel_gpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[13].i_sel_fpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[13].i_sel_gpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[14].i_sel_fpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[14].i_sel_gpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[15].i_sel_fpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[15].i_sel_gpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[16].i_sel_fpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[16].i_sel_gpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[17].i_sel_fpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[17].i_sel_gpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[18].i_sel_fpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[18].i_sel_gpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[19].i_sel_fpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[19].i_sel_gpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[1].i_sel_fpr_clobbers                                                                                      |    <0.001 |
|           gen_sel_clobbers[1].i_sel_gpr_clobbers                                                                                      |    <0.001 |
|           gen_sel_clobbers[20].i_sel_fpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[20].i_sel_gpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[21].i_sel_fpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[21].i_sel_gpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[22].i_sel_fpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[22].i_sel_gpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[23].i_sel_fpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[23].i_sel_gpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[24].i_sel_fpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[24].i_sel_gpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[25].i_sel_fpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[25].i_sel_gpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[26].i_sel_fpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[26].i_sel_gpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[27].i_sel_fpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[27].i_sel_gpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[28].i_sel_fpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[28].i_sel_gpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[29].i_sel_fpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[29].i_sel_gpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[2].i_sel_fpr_clobbers                                                                                      |    <0.001 |
|           gen_sel_clobbers[2].i_sel_gpr_clobbers                                                                                      |    <0.001 |
|           gen_sel_clobbers[30].i_sel_fpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[30].i_sel_gpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[31].i_sel_fpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[31].i_sel_gpr_clobbers                                                                                     |    <0.001 |
|           gen_sel_clobbers[3].i_sel_fpr_clobbers                                                                                      |    <0.001 |
|           gen_sel_clobbers[3].i_sel_gpr_clobbers                                                                                      |    <0.001 |
|           gen_sel_clobbers[4].i_sel_fpr_clobbers                                                                                      |    <0.001 |
|           gen_sel_clobbers[4].i_sel_gpr_clobbers                                                                                      |    <0.001 |
|           gen_sel_clobbers[5].i_sel_fpr_clobbers                                                                                      |    <0.001 |
|           gen_sel_clobbers[5].i_sel_gpr_clobbers                                                                                      |    <0.001 |
|           gen_sel_clobbers[6].i_sel_fpr_clobbers                                                                                      |    <0.001 |
|           gen_sel_clobbers[6].i_sel_gpr_clobbers                                                                                      |    <0.001 |
|           gen_sel_clobbers[7].i_sel_fpr_clobbers                                                                                      |    <0.001 |
|           gen_sel_clobbers[7].i_sel_gpr_clobbers                                                                                      |    <0.001 |
|           gen_sel_clobbers[8].i_sel_fpr_clobbers                                                                                      |    <0.001 |
|           gen_sel_clobbers[8].i_sel_gpr_clobbers                                                                                      |    <0.001 |
|           gen_sel_clobbers[9].i_sel_fpr_clobbers                                                                                      |    <0.001 |
|           gen_sel_clobbers[9].i_sel_gpr_clobbers                                                                                      |    <0.001 |
|   i_ariane_peripherals                                                                                                                |     0.017 |
|     gen_gpio.i_xlnx_axi_dwidth_converter_gpio                                                                                         |    <0.001 |
|       inst                                                                                                                            |    <0.001 |
|         gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                                                         |    <0.001 |
|           USE_READ.read_addr_inst                                                                                                     |    <0.001 |
|             cmd_queue                                                                                                                 |    <0.001 |
|               inst                                                                                                                    |    <0.001 |
|                 fifo_gen_inst                                                                                                         |    <0.001 |
|                   inst_fifo_gen                                                                                                       |    <0.001 |
|                     gconvfifo.rf                                                                                                      |    <0.001 |
|                       grf.rf                                                                                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                      |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                           |    <0.001 |
|                           grss.rsts                                                                                                   |    <0.001 |
|                           rpntr                                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                      |    <0.001 |
|                           gwss.wsts                                                                                                   |    <0.001 |
|                           wpntr                                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                         |    <0.001 |
|                           gdm.dm_gen.dm                                                                                               |    <0.001 |
|                             RAM_reg_0_31_0_5                                                                                          |    <0.001 |
|                             RAM_reg_0_31_12_17                                                                                        |    <0.001 |
|                             RAM_reg_0_31_18_23                                                                                        |    <0.001 |
|                             RAM_reg_0_31_24_25                                                                                        |    <0.001 |
|                             RAM_reg_0_31_6_11                                                                                         |    <0.001 |
|                         rstblk                                                                                                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                         |    <0.001 |
|           USE_READ.read_data_inst                                                                                                     |    <0.001 |
|           USE_WRITE.USE_SPLIT.write_resp_inst                                                                                         |    <0.001 |
|           USE_WRITE.write_addr_inst                                                                                                   |    <0.001 |
|             USE_B_CHANNEL.cmd_b_queue                                                                                                 |    <0.001 |
|               inst                                                                                                                    |    <0.001 |
|                 fifo_gen_inst                                                                                                         |    <0.001 |
|                   inst_fifo_gen                                                                                                       |    <0.001 |
|                     gconvfifo.rf                                                                                                      |    <0.001 |
|                       grf.rf                                                                                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                      |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                           |    <0.001 |
|                           grss.rsts                                                                                                   |    <0.001 |
|                           rpntr                                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                      |    <0.001 |
|                           gwss.wsts                                                                                                   |    <0.001 |
|                           wpntr                                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                         |    <0.001 |
|                           gdm.dm_gen.dm                                                                                               |    <0.001 |
|                             RAM_reg_0_31_0_5                                                                                          |    <0.001 |
|                             RAM_reg_0_31_6_8                                                                                          |    <0.001 |
|                         rstblk                                                                                                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                         |    <0.001 |
|             cmd_queue                                                                                                                 |    <0.001 |
|               inst                                                                                                                    |    <0.001 |
|                 fifo_gen_inst                                                                                                         |    <0.001 |
|                   inst_fifo_gen                                                                                                       |    <0.001 |
|                     gconvfifo.rf                                                                                                      |    <0.001 |
|                       grf.rf                                                                                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                      |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                           |    <0.001 |
|                           grss.rsts                                                                                                   |    <0.001 |
|                           rpntr                                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                      |    <0.001 |
|                           gwss.wsts                                                                                                   |    <0.001 |
|                           wpntr                                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                         |    <0.001 |
|                           gdm.dm_gen.dm                                                                                               |    <0.001 |
|                             RAM_reg_0_31_0_5                                                                                          |    <0.001 |
|                             RAM_reg_0_31_12_17                                                                                        |    <0.001 |
|                             RAM_reg_0_31_18_23                                                                                        |    <0.001 |
|                             RAM_reg_0_31_24_25                                                                                        |    <0.001 |
|                             RAM_reg_0_31_6_11                                                                                         |    <0.001 |
|                         rstblk                                                                                                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                         |    <0.001 |
|           USE_WRITE.write_data_inst                                                                                                   |    <0.001 |
|     gen_gpio.i_xlnx_axi_gpio                                                                                                          |    <0.001 |
|       U0                                                                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                          |    <0.001 |
|             I_DECODER                                                                                                                 |    <0.001 |
|         gpio_core_1                                                                                                                   |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                                                                     |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                                                                     |    <0.001 |
|     gen_spi.i_xlnx_axi_dwidth_converter_spi                                                                                           |    <0.001 |
|       inst                                                                                                                            |    <0.001 |
|         gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                                                         |    <0.001 |
|           USE_READ.read_addr_inst                                                                                                     |    <0.001 |
|             cmd_queue                                                                                                                 |    <0.001 |
|               inst                                                                                                                    |    <0.001 |
|                 fifo_gen_inst                                                                                                         |    <0.001 |
|                   inst_fifo_gen                                                                                                       |    <0.001 |
|                     gconvfifo.rf                                                                                                      |    <0.001 |
|                       grf.rf                                                                                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                      |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                           |    <0.001 |
|                           grss.rsts                                                                                                   |    <0.001 |
|                           rpntr                                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                      |    <0.001 |
|                           gwss.wsts                                                                                                   |    <0.001 |
|                           wpntr                                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                         |    <0.001 |
|                           gdm.dm_gen.dm                                                                                               |    <0.001 |
|                             RAM_reg_0_31_0_5                                                                                          |    <0.001 |
|                             RAM_reg_0_31_12_17                                                                                        |    <0.001 |
|                             RAM_reg_0_31_18_23                                                                                        |    <0.001 |
|                             RAM_reg_0_31_24_25                                                                                        |    <0.001 |
|                             RAM_reg_0_31_6_11                                                                                         |    <0.001 |
|                         rstblk                                                                                                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                         |    <0.001 |
|           USE_READ.read_data_inst                                                                                                     |    <0.001 |
|           USE_WRITE.USE_SPLIT.write_resp_inst                                                                                         |    <0.001 |
|           USE_WRITE.write_addr_inst                                                                                                   |    <0.001 |
|             USE_B_CHANNEL.cmd_b_queue                                                                                                 |    <0.001 |
|               inst                                                                                                                    |    <0.001 |
|                 fifo_gen_inst                                                                                                         |    <0.001 |
|                   inst_fifo_gen                                                                                                       |    <0.001 |
|                     gconvfifo.rf                                                                                                      |    <0.001 |
|                       grf.rf                                                                                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                      |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                           |    <0.001 |
|                           grss.rsts                                                                                                   |    <0.001 |
|                           rpntr                                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                      |    <0.001 |
|                           gwss.wsts                                                                                                   |    <0.001 |
|                           wpntr                                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                         |    <0.001 |
|                           gdm.dm_gen.dm                                                                                               |    <0.001 |
|                             RAM_reg_0_31_0_5                                                                                          |    <0.001 |
|                             RAM_reg_0_31_6_8                                                                                          |    <0.001 |
|                         rstblk                                                                                                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                         |    <0.001 |
|             cmd_queue                                                                                                                 |    <0.001 |
|               inst                                                                                                                    |    <0.001 |
|                 fifo_gen_inst                                                                                                         |    <0.001 |
|                   inst_fifo_gen                                                                                                       |    <0.001 |
|                     gconvfifo.rf                                                                                                      |    <0.001 |
|                       grf.rf                                                                                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                      |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                           |    <0.001 |
|                           grss.rsts                                                                                                   |    <0.001 |
|                           rpntr                                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                      |    <0.001 |
|                           gwss.wsts                                                                                                   |    <0.001 |
|                           wpntr                                                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                         |    <0.001 |
|                           gdm.dm_gen.dm                                                                                               |    <0.001 |
|                             RAM_reg_0_31_0_5                                                                                          |    <0.001 |
|                             RAM_reg_0_31_12_17                                                                                        |    <0.001 |
|                             RAM_reg_0_31_18_23                                                                                        |    <0.001 |
|                             RAM_reg_0_31_24_25                                                                                        |    <0.001 |
|                             RAM_reg_0_31_6_11                                                                                         |    <0.001 |
|                         rstblk                                                                                                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                         |    <0.001 |
|           USE_WRITE.write_data_inst                                                                                                   |    <0.001 |
|     gen_spi.i_xlnx_axi_quad_spi                                                                                                       |     0.003 |
|       U0                                                                                                                              |     0.003 |
|         NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                                                                 |     0.003 |
|           QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I                                                                                  |     0.002 |
|             CONTROL_REG_I                                                                                                             |    <0.001 |
|             FIFO_EXISTS.CLK_CROSS_I                                                                                                   |    <0.001 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                                                                              |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                                                              |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                                                             |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_II                                                                                                    |    <0.001 |
|               xpm_fifo_instance.xpm_fifo_async_inst                                                                                   |    <0.001 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                                                                  |    <0.001 |
|                   gaf_wptr_p3.wrpp3_inst                                                                                              |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                                                       |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                                                           |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                                                           |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg_dc                                                                                        |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                                                    |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                                                       |    <0.001 |
|                   gen_fwft.rdpp1_inst                                                                                                 |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                     |    <0.001 |
|                   rdp_inst                                                                                                            |    <0.001 |
|                   rdpp1_inst                                                                                                          |    <0.001 |
|                   rst_d1_inst                                                                                                         |    <0.001 |
|                   wrp_inst                                                                                                            |    <0.001 |
|                   wrpp1_inst                                                                                                          |    <0.001 |
|                   wrpp2_inst                                                                                                          |    <0.001 |
|                   xpm_fifo_rst_inst                                                                                                   |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                                                           |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                                                           |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                                                          |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_II                                                                                                    |    <0.001 |
|               xpm_fifo_instance.xpm_fifo_async_inst                                                                                   |    <0.001 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                                                                  |    <0.001 |
|                   gaf_wptr_p3.wrpp3_inst                                                                                              |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                                                    |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                                                       |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                                                           |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg_dc                                                                                        |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                                                           |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                                                       |    <0.001 |
|                   gen_fwft.rdpp1_inst                                                                                                 |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                                                     |    <0.001 |
|                   rdp_inst                                                                                                            |    <0.001 |
|                   rdpp1_inst                                                                                                          |    <0.001 |
|                   rst_d1_inst                                                                                                         |    <0.001 |
|                   wrp_inst                                                                                                            |    <0.001 |
|                   wrpp1_inst                                                                                                          |    <0.001 |
|                   wrpp2_inst                                                                                                          |    <0.001 |
|                   xpm_fifo_rst_inst                                                                                                   |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                                                           |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                                                           |    <0.001 |
|             INTERRUPT_CONTROL_I                                                                                                       |    <0.001 |
|             LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                                                           |    <0.001 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                                                                               |    <0.001 |
|             SOFT_RESET_I                                                                                                              |    <0.001 |
|             STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                                                              |    <0.001 |
|           QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I                                                                                |    <0.001 |
|             I_DECODER                                                                                                                 |    <0.001 |
|     gen_timer.i_axi2apb_64_32_timer                                                                                                   |     0.003 |
|       slave_ar_buffer_i                                                                                                               |    <0.001 |
|         i_axi_single_slice                                                                                                            |    <0.001 |
|           i_fifo                                                                                                                      |    <0.001 |
|             impl                                                                                                                      |    <0.001 |
|               i_fifo_v3                                                                                                               |    <0.001 |
|       slave_aw_buffer_i                                                                                                               |    <0.001 |
|         i_axi_single_slice                                                                                                            |    <0.001 |
|           i_fifo                                                                                                                      |    <0.001 |
|             impl                                                                                                                      |    <0.001 |
|               i_fifo_v3                                                                                                               |    <0.001 |
|       slave_b_buffer_i                                                                                                                |    <0.001 |
|         i_axi_single_slice                                                                                                            |    <0.001 |
|           i_fifo                                                                                                                      |    <0.001 |
|             impl                                                                                                                      |    <0.001 |
|               i_fifo_v3                                                                                                               |    <0.001 |
|       slave_r_buffer_i                                                                                                                |    <0.001 |
|         i_axi_single_slice                                                                                                            |    <0.001 |
|           i_fifo                                                                                                                      |    <0.001 |
|             impl                                                                                                                      |    <0.001 |
|               i_fifo_v3                                                                                                               |    <0.001 |
|       slave_w_buffer_i                                                                                                                |    <0.001 |
|         i_axi_single_slice                                                                                                            |    <0.001 |
|           i_fifo                                                                                                                      |    <0.001 |
|             impl                                                                                                                      |    <0.001 |
|               i_fifo_v3                                                                                                               |    <0.001 |
|     gen_timer.i_timer                                                                                                                 |    <0.001 |
|       TIMER_GEN[0].timer_i                                                                                                            |    <0.001 |
|       TIMER_GEN[1].timer_i                                                                                                            |    <0.001 |
|     gen_uart.i_apb_uart                                                                                                               |     0.003 |
|       UART_BG16                                                                                                                       |    <0.001 |
|       UART_BG2                                                                                                                        |    <0.001 |
|       UART_BIDET                                                                                                                      |    <0.001 |
|       UART_ED_CTS                                                                                                                     |    <0.001 |
|       UART_ED_DCD                                                                                                                     |    <0.001 |
|       UART_ED_DSR                                                                                                                     |    <0.001 |
|       UART_ED_RI                                                                                                                      |    <0.001 |
|       UART_FEDET                                                                                                                      |    <0.001 |
|       UART_IF_CTS                                                                                                                     |    <0.001 |
|       UART_IF_DCD                                                                                                                     |    <0.001 |
|       UART_IF_DSR                                                                                                                     |    <0.001 |
|       UART_IF_RI                                                                                                                      |    <0.001 |
|       UART_IIC                                                                                                                        |    <0.001 |
|       UART_IIC_THRE_ED                                                                                                                |    <0.001 |
|       UART_IS_SIN                                                                                                                     |    <0.001 |
|       UART_PEDET                                                                                                                      |    <0.001 |
|       UART_RCLK                                                                                                                       |    <0.001 |
|       UART_RX                                                                                                                         |    <0.001 |
|         RX_BRC                                                                                                                        |    <0.001 |
|         RX_IFSB                                                                                                                       |    <0.001 |
|         RX_MVF                                                                                                                        |    <0.001 |
|       UART_RXFF                                                                                                                       |     0.001 |
|       UART_TX                                                                                                                         |    <0.001 |
|       UART_TXFF                                                                                                                       |    <0.001 |
|     i_axi2apb_64_32_plic                                                                                                              |     0.005 |
|       slave_ar_buffer_i                                                                                                               |     0.002 |
|         i_axi_single_slice                                                                                                            |     0.002 |
|           i_fifo                                                                                                                      |     0.002 |
|             impl                                                                                                                      |     0.002 |
|               i_fifo_v3                                                                                                               |     0.002 |
|       slave_aw_buffer_i                                                                                                               |    <0.001 |
|         i_axi_single_slice                                                                                                            |    <0.001 |
|           i_fifo                                                                                                                      |    <0.001 |
|             impl                                                                                                                      |    <0.001 |
|               i_fifo_v3                                                                                                               |    <0.001 |
|       slave_b_buffer_i                                                                                                                |    <0.001 |
|         i_axi_single_slice                                                                                                            |    <0.001 |
|           i_fifo                                                                                                                      |    <0.001 |
|             impl                                                                                                                      |    <0.001 |
|               i_fifo_v3                                                                                                               |    <0.001 |
|       slave_r_buffer_i                                                                                                                |    <0.001 |
|         i_axi_single_slice                                                                                                            |    <0.001 |
|           i_fifo                                                                                                                      |    <0.001 |
|             impl                                                                                                                      |    <0.001 |
|               i_fifo_v3                                                                                                               |    <0.001 |
|       slave_w_buffer_i                                                                                                                |    <0.001 |
|         i_axi_single_slice                                                                                                            |    <0.001 |
|           i_fifo                                                                                                                      |    <0.001 |
|             impl                                                                                                                      |    <0.001 |
|               i_fifo_v3                                                                                                               |    <0.001 |
|     i_axi2apb_64_32_uart                                                                                                              |     0.001 |
|       slave_ar_buffer_i                                                                                                               |    <0.001 |
|         i_axi_single_slice                                                                                                            |    <0.001 |
|           i_fifo                                                                                                                      |    <0.001 |
|             impl                                                                                                                      |    <0.001 |
|               i_fifo_v3                                                                                                               |    <0.001 |
|       slave_aw_buffer_i                                                                                                               |    <0.001 |
|         i_axi_single_slice                                                                                                            |    <0.001 |
|           i_fifo                                                                                                                      |    <0.001 |
|             impl                                                                                                                      |    <0.001 |
|               i_fifo_v3                                                                                                               |    <0.001 |
|       slave_b_buffer_i                                                                                                                |    <0.001 |
|         i_axi_single_slice                                                                                                            |    <0.001 |
|           i_fifo                                                                                                                      |    <0.001 |
|             impl                                                                                                                      |    <0.001 |
|               i_fifo_v3                                                                                                               |    <0.001 |
|       slave_r_buffer_i                                                                                                                |    <0.001 |
|         i_axi_single_slice                                                                                                            |    <0.001 |
|           i_fifo                                                                                                                      |    <0.001 |
|             impl                                                                                                                      |    <0.001 |
|               i_fifo_v3                                                                                                               |    <0.001 |
|       slave_w_buffer_i                                                                                                                |    <0.001 |
|         i_axi_single_slice                                                                                                            |    <0.001 |
|           i_fifo                                                                                                                      |    <0.001 |
|             impl                                                                                                                      |    <0.001 |
|               i_fifo_v3                                                                                                               |    <0.001 |
|     i_plic                                                                                                                            |    <0.001 |
|       gen_target[0].i_target                                                                                                          |    <0.001 |
|       gen_target[1].i_target                                                                                                          |    <0.001 |
|       i_rv_plic_gateway                                                                                                               |    <0.001 |
|   i_axi2rom                                                                                                                           |    <0.001 |
|   i_axi_riscv_atomics                                                                                                                 |     0.003 |
|     i_atomics                                                                                                                         |     0.003 |
|       i_amos                                                                                                                          |     0.002 |
|       i_lrsc                                                                                                                          |     0.001 |
|         i_art                                                                                                                         |    <0.001 |
|   i_axi_xbar                                                                                                                          |     0.012 |
|     i_xbar                                                                                                                            |     0.012 |
|       gen_mst_port_mux[0].i_axi_mux                                                                                                   |    <0.001 |
|         gen_mux.i_ar_arbiter                                                                                                          |    <0.001 |
|         gen_mux.i_ar_spill_reg                                                                                                        |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_aw_arbiter                                                                                                          |    <0.001 |
|         gen_mux.i_aw_spill_reg                                                                                                        |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_b_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_r_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_w_fifo                                                                                                              |    <0.001 |
|         gen_mux.i_w_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|       gen_mst_port_mux[1].i_axi_mux                                                                                                   |    <0.001 |
|         gen_mux.i_ar_arbiter                                                                                                          |    <0.001 |
|         gen_mux.i_ar_spill_reg                                                                                                        |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_aw_arbiter                                                                                                          |    <0.001 |
|         gen_mux.i_aw_spill_reg                                                                                                        |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_b_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_r_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_w_fifo                                                                                                              |    <0.001 |
|         gen_mux.i_w_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|       gen_mst_port_mux[2].i_axi_mux                                                                                                   |    <0.001 |
|         gen_mux.i_ar_arbiter                                                                                                          |    <0.001 |
|         gen_mux.i_ar_spill_reg                                                                                                        |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_aw_arbiter                                                                                                          |    <0.001 |
|         gen_mux.i_aw_spill_reg                                                                                                        |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_b_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_r_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_w_fifo                                                                                                              |    <0.001 |
|       gen_mst_port_mux[3].i_axi_mux                                                                                                   |    <0.001 |
|         gen_mux.i_ar_arbiter                                                                                                          |    <0.001 |
|         gen_mux.i_ar_spill_reg                                                                                                        |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_aw_arbiter                                                                                                          |    <0.001 |
|         gen_mux.i_aw_spill_reg                                                                                                        |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_b_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_r_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_w_fifo                                                                                                              |    <0.001 |
|         gen_mux.i_w_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|       gen_mst_port_mux[4].i_axi_mux                                                                                                   |    <0.001 |
|         gen_mux.i_ar_arbiter                                                                                                          |    <0.001 |
|         gen_mux.i_ar_spill_reg                                                                                                        |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_aw_arbiter                                                                                                          |    <0.001 |
|         gen_mux.i_aw_spill_reg                                                                                                        |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_b_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_r_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_w_fifo                                                                                                              |    <0.001 |
|         gen_mux.i_w_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|       gen_mst_port_mux[5].i_axi_mux                                                                                                   |    <0.001 |
|         gen_mux.i_ar_arbiter                                                                                                          |    <0.001 |
|         gen_mux.i_ar_spill_reg                                                                                                        |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_aw_arbiter                                                                                                          |    <0.001 |
|         gen_mux.i_aw_spill_reg                                                                                                        |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_b_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_r_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_w_fifo                                                                                                              |    <0.001 |
|         gen_mux.i_w_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|       gen_mst_port_mux[6].i_axi_mux                                                                                                   |    <0.001 |
|         gen_mux.i_ar_arbiter                                                                                                          |    <0.001 |
|         gen_mux.i_ar_spill_reg                                                                                                        |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_aw_arbiter                                                                                                          |    <0.001 |
|         gen_mux.i_aw_spill_reg                                                                                                        |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_b_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_r_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_w_fifo                                                                                                              |    <0.001 |
|         gen_mux.i_w_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|       gen_mst_port_mux[7].i_axi_mux                                                                                                   |    <0.001 |
|         gen_mux.i_ar_arbiter                                                                                                          |    <0.001 |
|         gen_mux.i_ar_spill_reg                                                                                                        |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_aw_arbiter                                                                                                          |    <0.001 |
|         gen_mux.i_aw_spill_reg                                                                                                        |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_b_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_r_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_w_fifo                                                                                                              |    <0.001 |
|         gen_mux.i_w_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|       gen_mst_port_mux[8].i_axi_mux                                                                                                   |    <0.001 |
|         gen_mux.i_ar_arbiter                                                                                                          |    <0.001 |
|         gen_mux.i_ar_spill_reg                                                                                                        |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_aw_arbiter                                                                                                          |    <0.001 |
|         gen_mux.i_aw_spill_reg                                                                                                        |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_b_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_r_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_w_fifo                                                                                                              |    <0.001 |
|         gen_mux.i_w_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|       gen_mst_port_mux[9].i_axi_mux                                                                                                   |    <0.001 |
|         gen_mux.i_ar_arbiter                                                                                                          |    <0.001 |
|         gen_mux.i_ar_spill_reg                                                                                                        |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_aw_arbiter                                                                                                          |    <0.001 |
|         gen_mux.i_aw_spill_reg                                                                                                        |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_b_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_r_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_mux.i_w_fifo                                                                                                              |    <0.001 |
|         gen_mux.i_w_spill_reg                                                                                                         |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|       gen_slv_port_demux[0].i_axi_ar_decode                                                                                           |    <0.001 |
|       gen_slv_port_demux[0].i_axi_aw_decode                                                                                           |    <0.001 |
|       gen_slv_port_demux[0].i_axi_demux                                                                                               |     0.003 |
|         gen_demux.gen_ar_id_counter.i_ar_id_counter                                                                                   |    <0.001 |
|           gen_counters[0].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[10].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[11].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[12].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[13].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[14].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[15].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[1].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[2].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[3].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[4].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[5].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[6].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[7].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[8].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[9].i_in_flight_cnt                                                                                             |    <0.001 |
|         gen_demux.gen_aw_id_counter.i_aw_id_counter                                                                                   |    <0.001 |
|           gen_counters[0].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[10].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[11].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[12].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[13].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[14].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[15].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[1].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[2].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[3].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[4].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[5].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[6].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[7].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[8].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[9].i_in_flight_cnt                                                                                             |    <0.001 |
|         gen_demux.i_ar_spill_reg                                                                                                      |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_demux.i_aw_spill_reg                                                                                                      |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_demux.i_b_mux                                                                                                             |    <0.001 |
|         gen_demux.i_b_spill_reg                                                                                                       |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_demux.i_r_mux                                                                                                             |    <0.001 |
|         gen_demux.i_r_spill_reg                                                                                                       |     0.001 |
|           spill_register_flushable_i                                                                                                  |     0.001 |
|         gen_demux.i_w_fifo                                                                                                            |    <0.001 |
|         gen_demux.i_w_spill_reg                                                                                                       |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|       gen_slv_port_demux[0].i_axi_err_slv                                                                                             |    <0.001 |
|         i_atop_filter                                                                                                                 |    <0.001 |
|           r_resp_cmd                                                                                                                  |    <0.001 |
|             i_fifo                                                                                                                    |    <0.001 |
|               i_fifo_v3                                                                                                               |    <0.001 |
|         i_b_fifo                                                                                                                      |    <0.001 |
|         i_r_counter                                                                                                                   |    <0.001 |
|           i_counter                                                                                                                   |    <0.001 |
|         i_r_fifo                                                                                                                      |    <0.001 |
|         i_w_fifo                                                                                                                      |    <0.001 |
|       gen_slv_port_demux[1].i_axi_ar_decode                                                                                           |    <0.001 |
|       gen_slv_port_demux[1].i_axi_aw_decode                                                                                           |    <0.001 |
|       gen_slv_port_demux[1].i_axi_demux                                                                                               |     0.002 |
|         gen_demux.gen_ar_id_counter.i_ar_id_counter                                                                                   |    <0.001 |
|           gen_counters[0].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[10].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[11].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[12].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[13].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[14].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[15].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[1].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[2].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[3].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[4].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[5].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[6].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[7].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[8].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[9].i_in_flight_cnt                                                                                             |    <0.001 |
|         gen_demux.gen_aw_id_counter.i_aw_id_counter                                                                                   |    <0.001 |
|           gen_counters[0].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[10].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[11].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[12].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[13].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[14].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[15].i_in_flight_cnt                                                                                            |    <0.001 |
|           gen_counters[1].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[2].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[3].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[4].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[5].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[6].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[7].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[8].i_in_flight_cnt                                                                                             |    <0.001 |
|           gen_counters[9].i_in_flight_cnt                                                                                             |    <0.001 |
|         gen_demux.i_ar_spill_reg                                                                                                      |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_demux.i_aw_spill_reg                                                                                                      |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_demux.i_b_mux                                                                                                             |    <0.001 |
|         gen_demux.i_b_spill_reg                                                                                                       |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_demux.i_r_mux                                                                                                             |    <0.001 |
|         gen_demux.i_r_spill_reg                                                                                                       |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|         gen_demux.i_w_fifo                                                                                                            |    <0.001 |
|         gen_demux.i_w_spill_reg                                                                                                       |    <0.001 |
|           spill_register_flushable_i                                                                                                  |    <0.001 |
|       gen_slv_port_demux[1].i_axi_err_slv                                                                                             |    <0.001 |
|         i_atop_filter                                                                                                                 |    <0.001 |
|           r_resp_cmd                                                                                                                  |    <0.001 |
|             i_fifo                                                                                                                    |    <0.001 |
|               i_fifo_v3                                                                                                               |    <0.001 |
|         i_b_fifo                                                                                                                      |    <0.001 |
|         i_r_counter                                                                                                                   |    <0.001 |
|           i_counter                                                                                                                   |    <0.001 |
|         i_r_fifo                                                                                                                      |    <0.001 |
|         i_w_fifo                                                                                                                      |    <0.001 |
|   i_bootrom                                                                                                                           |    <0.001 |
|   i_clint                                                                                                                             |    <0.001 |
|     axi_lite_interface_i                                                                                                              |    <0.001 |
|     i_sync_edge                                                                                                                       |    <0.001 |
|       i_sync                                                                                                                          |    <0.001 |
|   i_ddr                                                                                                                               |     2.086 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5                                     |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17                                   |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23                                   |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29                                   |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35                                   |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41                                   |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47                                   |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53                                   |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59                                   |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65                                   |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11                                    |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77                                   |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79                                   |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                                                |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                                              |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                                              |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                                              |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                                              |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                                              |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                                              |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                                              |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                                              |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                                              |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                                              |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                                               |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                                              |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79                                              |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                                                |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                                              |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                                              |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                                              |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                                              |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                                              |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                                              |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                                              |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                                              |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                                              |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                                               |    <0.001 |
|     ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                                              |    <0.001 |
|     ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                                              |    <0.001 |
|     ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                                              |    <0.001 |
|     ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                                              |    <0.001 |
|     ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                                              |    <0.001 |
|     ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                                              |    <0.001 |
|     ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                                              |    <0.001 |
|     ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                                              |    <0.001 |
|     ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                                               |    <0.001 |
|     ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                                              |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5   |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5   |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|     ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|     u_xlnx_mig_7_ddr3_mig                                                                                                             |     2.079 |
|       temp_mon_enabled.u_tempmon                                                                                                      |     0.008 |
|       u_ddr3_clk_ibuf                                                                                                                 |     0.007 |
|       u_ddr3_infrastructure                                                                                                           |     0.233 |
|       u_iodelay_ctrl                                                                                                                  |     0.128 |
|       u_memc_ui_top_axi                                                                                                               |     1.703 |
|         mem_intfc0                                                                                                                    |     1.677 |
|           ddr_phy_top0                                                                                                                |     1.665 |
|             u_ddr_calib_top                                                                                                           |     0.070 |
|               ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                                                             |     0.020 |
|               ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                                                       |     0.010 |
|               ddr_phy_tempmon_0                                                                                                       |     0.004 |
|               dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                                                             |     0.002 |
|               mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                                                               |    <0.001 |
|               mb_wrlvl_inst.u_ddr_phy_wrlvl                                                                                           |     0.008 |
|               oclk_calib.u_ddr_phy_oclkdelay_cal                                                                                      |     0.013 |
|                 u_ocd_cntlr                                                                                                           |     0.001 |
|                 u_ocd_data                                                                                                            |    <0.001 |
|                 u_ocd_edge                                                                                                            |    <0.001 |
|                 u_ocd_lim                                                                                                             |     0.003 |
|                 u_ocd_mux                                                                                                             |    <0.001 |
|                 u_ocd_po_cntlr                                                                                                        |     0.002 |
|                 u_ocd_samp                                                                                                            |    <0.001 |
|                 u_poc                                                                                                                 |     0.006 |
|                   u_edge_center                                                                                                       |    <0.001 |
|                   u_edge_left                                                                                                         |    <0.001 |
|                   u_edge_right                                                                                                        |    <0.001 |
|                   u_poc_meta                                                                                                          |     0.004 |
|                   u_poc_tap_base                                                                                                      |     0.001 |
|               u_ddr_phy_init                                                                                                          |     0.008 |
|               u_ddr_phy_wrcal                                                                                                         |     0.003 |
|               u_ddr_prbs_gen                                                                                                          |    <0.001 |
|             u_ddr_mc_phy_wrapper                                                                                                      |     1.595 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                                                                              |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[19].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                                                                              |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                                                                              |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[32].u_iobuf_dq                                                                             |     0.008 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq                                                                             |     0.008 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[34].u_iobuf_dq                                                                             |     0.008 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[35].u_iobuf_dq                                                                             |     0.008 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[36].u_iobuf_dq                                                                             |     0.008 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq                                                                             |     0.008 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[38].u_iobuf_dq                                                                             |     0.008 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq                                                                             |     0.008 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                                                                              |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[40].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[41].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[42].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[43].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[45].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[46].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[47].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[48].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[49].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                                                                              |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[50].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[51].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[52].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[54].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[55].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[57].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[59].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                                                                              |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[60].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[61].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[62].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[63].u_iobuf_dq                                                                             |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                                                                              |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                                                                              |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                                                                              |     0.007 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                                                                              |     0.007 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det                                                          |    <0.001 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                                                              |     0.015 |
|                 OBUFTDS                                                                                                               |     0.005 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det                                                          |    <0.001 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                                                              |     0.015 |
|                 OBUFTDS                                                                                                               |     0.005 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det                                                          |    <0.001 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs                                                              |     0.015 |
|                 OBUFTDS                                                                                                               |     0.005 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det                                                          |    <0.001 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs                                                              |     0.015 |
|                 OBUFTDS                                                                                                               |     0.005 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iddr_edge_det                                                          |    <0.001 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs                                                              |     0.016 |
|                 OBUFTDS                                                                                                               |     0.005 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iddr_edge_det                                                          |    <0.001 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs                                                              |     0.015 |
|                 OBUFTDS                                                                                                               |     0.005 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iddr_edge_det                                                          |    <0.001 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs                                                              |     0.015 |
|                 OBUFTDS                                                                                                               |     0.005 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iddr_edge_det                                                          |    <0.001 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs                                                              |     0.015 |
|                 OBUFTDS                                                                                                               |     0.005 |
|               u_ddr_mc_phy                                                                                                            |     0.964 |
|                 ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                                                     |     0.301 |
|                   ddr_byte_lane_A.ddr_byte_lane_A                                                                                     |     0.079 |
|                     ddr_byte_group_io                                                                                                 |     0.032 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                     |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B                                                                                     |     0.079 |
|                     ddr_byte_group_io                                                                                                 |     0.032 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                     |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                                                                                     |     0.079 |
|                     ddr_byte_group_io                                                                                                 |     0.032 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                     |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |    <0.001 |
|                 ddr_phy_4lanes_1.u_ddr_phy_4lanes                                                                                     |     0.276 |
|                   ddr_byte_lane_A.ddr_byte_lane_A                                                                                     |     0.079 |
|                     ddr_byte_group_io                                                                                                 |     0.032 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                     |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B                                                                                     |     0.039 |
|                     ddr_byte_group_io                                                                                                 |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                                                                                     |     0.055 |
|                     ddr_byte_group_io                                                                                                 |    <0.001 |
|                     ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                                                         |     0.016 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |     0.001 |
|                       mem_reg_0_15_30_35                                                                                              |    <0.001 |
|                       mem_reg_0_15_36_41                                                                                              |    <0.001 |
|                       mem_reg_0_15_42_47                                                                                              |    <0.001 |
|                       mem_reg_0_15_48_53                                                                                              |    <0.001 |
|                       mem_reg_0_15_54_59                                                                                              |    <0.001 |
|                       mem_reg_0_15_60_65                                                                                              |    <0.001 |
|                       mem_reg_0_15_66_71                                                                                              |    <0.001 |
|                       mem_reg_0_15_6_11                                                                                               |    <0.001 |
|                       mem_reg_0_15_72_77                                                                                              |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D                                                                                     |     0.039 |
|                     ddr_byte_group_io                                                                                                 |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |    <0.001 |
|                 ddr_phy_4lanes_2.u_ddr_phy_4lanes                                                                                     |     0.387 |
|                   ddr_byte_lane_A.ddr_byte_lane_A                                                                                     |     0.081 |
|                     ddr_byte_group_io                                                                                                 |     0.032 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                     |     0.002 |
|                       mem_reg_0_3_0_5                                                                                                 |    <0.001 |
|                       mem_reg_0_3_12_17                                                                                               |    <0.001 |
|                       mem_reg_0_3_18_23                                                                                               |    <0.001 |
|                       mem_reg_0_3_24_29                                                                                               |    <0.001 |
|                       mem_reg_0_3_30_35                                                                                               |    <0.001 |
|                       mem_reg_0_3_36_41                                                                                               |    <0.001 |
|                       mem_reg_0_3_48_53                                                                                               |    <0.001 |
|                       mem_reg_0_3_54_59                                                                                               |    <0.001 |
|                       mem_reg_0_3_60_65                                                                                               |    <0.001 |
|                       mem_reg_0_3_6_11                                                                                                |    <0.001 |
|                       mem_reg_0_3_72_77                                                                                               |    <0.001 |
|                       mem_reg_0_3_78_79                                                                                               |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |     0.001 |
|                       mem_reg_0_15_0_5                                                                                                |    <0.001 |
|                       mem_reg_0_15_12_17                                                                                              |    <0.001 |
|                       mem_reg_0_15_18_23                                                                                              |    <0.001 |
|                       mem_reg_0_15_24_29                                                                                              |    <0.001 |
|                       mem_reg_0_15_30_35                                                                                              |    <0.001 |
|                       mem_reg_0_15_36_41                                                                                              |    <0.001 |
|                       mem_reg_0_15_42_47                                                                                              |    <0.001 |
|                       mem_reg_0_15_48_53                                                                                              |    <0.001 |
|                       mem_reg_0_15_54_59                                                                                              |    <0.001 |
|                       mem_reg_0_15_60_65                                                                                              |    <0.001 |
|                       mem_reg_0_15_66_71                                                                                              |    <0.001 |
|                       mem_reg_0_15_6_11                                                                                               |    <0.001 |
|                       mem_reg_0_15_72_77                                                                                              |    <0.001 |
|                       mem_reg_0_15_78_79                                                                                              |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B                                                                                     |     0.081 |
|                     ddr_byte_group_io                                                                                                 |     0.032 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                     |     0.002 |
|                       mem_reg_0_3_0_5                                                                                                 |    <0.001 |
|                       mem_reg_0_3_12_17                                                                                               |    <0.001 |
|                       mem_reg_0_3_18_23                                                                                               |    <0.001 |
|                       mem_reg_0_3_24_29                                                                                               |    <0.001 |
|                       mem_reg_0_3_30_35                                                                                               |    <0.001 |
|                       mem_reg_0_3_36_41                                                                                               |    <0.001 |
|                       mem_reg_0_3_42_47                                                                                               |    <0.001 |
|                       mem_reg_0_3_48_53                                                                                               |    <0.001 |
|                       mem_reg_0_3_54_59                                                                                               |    <0.001 |
|                       mem_reg_0_3_60_65                                                                                               |    <0.001 |
|                       mem_reg_0_3_66_71                                                                                               |    <0.001 |
|                       mem_reg_0_3_6_11                                                                                                |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |     0.001 |
|                       mem_reg_0_15_0_5                                                                                                |    <0.001 |
|                       mem_reg_0_15_12_17                                                                                              |    <0.001 |
|                       mem_reg_0_15_18_23                                                                                              |    <0.001 |
|                       mem_reg_0_15_24_29                                                                                              |    <0.001 |
|                       mem_reg_0_15_30_35                                                                                              |    <0.001 |
|                       mem_reg_0_15_36_41                                                                                              |    <0.001 |
|                       mem_reg_0_15_42_47                                                                                              |    <0.001 |
|                       mem_reg_0_15_48_53                                                                                              |    <0.001 |
|                       mem_reg_0_15_54_59                                                                                              |    <0.001 |
|                       mem_reg_0_15_60_65                                                                                              |    <0.001 |
|                       mem_reg_0_15_66_71                                                                                              |    <0.001 |
|                       mem_reg_0_15_6_11                                                                                               |    <0.001 |
|                       mem_reg_0_15_78_79                                                                                              |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                                                                                     |     0.081 |
|                     ddr_byte_group_io                                                                                                 |     0.032 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                     |     0.002 |
|                       mem_reg_0_3_0_5                                                                                                 |    <0.001 |
|                       mem_reg_0_3_12_17                                                                                               |    <0.001 |
|                       mem_reg_0_3_18_23                                                                                               |    <0.001 |
|                       mem_reg_0_3_24_29                                                                                               |    <0.001 |
|                       mem_reg_0_3_30_35                                                                                               |    <0.001 |
|                       mem_reg_0_3_36_41                                                                                               |    <0.001 |
|                       mem_reg_0_3_42_47                                                                                               |    <0.001 |
|                       mem_reg_0_3_48_53                                                                                               |    <0.001 |
|                       mem_reg_0_3_54_59                                                                                               |    <0.001 |
|                       mem_reg_0_3_60_65                                                                                               |    <0.001 |
|                       mem_reg_0_3_6_11                                                                                                |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |     0.001 |
|                       mem_reg_0_15_0_5                                                                                                |    <0.001 |
|                       mem_reg_0_15_12_17                                                                                              |    <0.001 |
|                       mem_reg_0_15_18_23                                                                                              |    <0.001 |
|                       mem_reg_0_15_24_29                                                                                              |    <0.001 |
|                       mem_reg_0_15_30_35                                                                                              |    <0.001 |
|                       mem_reg_0_15_36_41                                                                                              |    <0.001 |
|                       mem_reg_0_15_42_47                                                                                              |    <0.001 |
|                       mem_reg_0_15_48_53                                                                                              |    <0.001 |
|                       mem_reg_0_15_54_59                                                                                              |    <0.001 |
|                       mem_reg_0_15_60_65                                                                                              |    <0.001 |
|                       mem_reg_0_15_66_71                                                                                              |    <0.001 |
|                       mem_reg_0_15_6_11                                                                                               |    <0.001 |
|                       mem_reg_0_15_78_79                                                                                              |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D                                                                                     |     0.081 |
|                     ddr_byte_group_io                                                                                                 |     0.032 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                     |     0.002 |
|                       mem_reg_0_3_12_17                                                                                               |    <0.001 |
|                       mem_reg_0_3_18_23                                                                                               |    <0.001 |
|                       mem_reg_0_3_24_29                                                                                               |    <0.001 |
|                       mem_reg_0_3_30_35                                                                                               |    <0.001 |
|                       mem_reg_0_3_36_41                                                                                               |    <0.001 |
|                       mem_reg_0_3_42_47                                                                                               |    <0.001 |
|                       mem_reg_0_3_48_53                                                                                               |    <0.001 |
|                       mem_reg_0_3_54_59                                                                                               |    <0.001 |
|                       mem_reg_0_3_60_65                                                                                               |    <0.001 |
|                       mem_reg_0_3_6_11                                                                                                |    <0.001 |
|                       mem_reg_0_3_72_77                                                                                               |    <0.001 |
|                       mem_reg_0_3_78_79                                                                                               |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |     0.001 |
|                       mem_reg_0_15_0_5                                                                                                |    <0.001 |
|                       mem_reg_0_15_12_17                                                                                              |    <0.001 |
|                       mem_reg_0_15_18_23                                                                                              |    <0.001 |
|                       mem_reg_0_15_24_29                                                                                              |    <0.001 |
|                       mem_reg_0_15_30_35                                                                                              |    <0.001 |
|                       mem_reg_0_15_36_41                                                                                              |    <0.001 |
|                       mem_reg_0_15_42_47                                                                                              |    <0.001 |
|                       mem_reg_0_15_48_53                                                                                              |    <0.001 |
|                       mem_reg_0_15_54_59                                                                                              |    <0.001 |
|                       mem_reg_0_15_60_65                                                                                              |    <0.001 |
|                       mem_reg_0_15_66_71                                                                                              |    <0.001 |
|                       mem_reg_0_15_6_11                                                                                               |    <0.001 |
|                       mem_reg_0_15_72_77                                                                                              |    <0.001 |
|                       mem_reg_0_15_78_79                                                                                              |    <0.001 |
|           mc0                                                                                                                         |     0.012 |
|             bank_mach0                                                                                                                |     0.005 |
|               arb_mux0                                                                                                                |    <0.001 |
|                 arb_row_col0                                                                                                          |    <0.001 |
|                   col_arb0                                                                                                            |    <0.001 |
|                   pre_4_1_1T_arb.pre_arb0                                                                                             |    <0.001 |
|                   row_arb0                                                                                                            |    <0.001 |
|                 arb_select0                                                                                                           |    <0.001 |
|               bank_cntrl[0].bank0                                                                                                     |     0.001 |
|                 bank_compare0                                                                                                         |    <0.001 |
|                 bank_queue0                                                                                                           |    <0.001 |
|                 bank_state0                                                                                                           |    <0.001 |
|               bank_cntrl[1].bank0                                                                                                     |    <0.001 |
|                 bank_compare0                                                                                                         |    <0.001 |
|                 bank_queue0                                                                                                           |    <0.001 |
|                 bank_state0                                                                                                           |    <0.001 |
|               bank_cntrl[2].bank0                                                                                                     |    <0.001 |
|                 bank_compare0                                                                                                         |    <0.001 |
|                 bank_queue0                                                                                                           |    <0.001 |
|                 bank_state0                                                                                                           |    <0.001 |
|               bank_cntrl[3].bank0                                                                                                     |    <0.001 |
|                 bank_compare0                                                                                                         |    <0.001 |
|                 bank_queue0                                                                                                           |    <0.001 |
|                 bank_state0                                                                                                           |    <0.001 |
|               bank_common0                                                                                                            |    <0.001 |
|             col_mach0                                                                                                                 |    <0.001 |
|               read_fifo.fifo_ram[0].RAM32M0                                                                                           |    <0.001 |
|               read_fifo.fifo_ram[1].RAM32M0                                                                                           |    <0.001 |
|             rank_mach0                                                                                                                |    <0.001 |
|               rank_cntrl[0].rank_cntrl0                                                                                               |    <0.001 |
|               rank_common0                                                                                                            |    <0.001 |
|                 maintenance_request.maint_arb0                                                                                        |    <0.001 |
|         u_axi_mc                                                                                                                      |     0.011 |
|           axi_mc_ar_channel_0                                                                                                         |     0.002 |
|             ar_cmd_fsm_0                                                                                                              |     0.001 |
|             axi_mc_cmd_translator_0                                                                                                   |    <0.001 |
|               axi_mc_incr_cmd_0                                                                                                       |    <0.001 |
|               axi_mc_wrap_cmd_0                                                                                                       |    <0.001 |
|           axi_mc_aw_channel_0                                                                                                         |     0.002 |
|             aw_cmd_fsm_0                                                                                                              |     0.001 |
|             axi_mc_cmd_translator_0                                                                                                   |    <0.001 |
|               axi_mc_incr_cmd_0                                                                                                       |    <0.001 |
|               axi_mc_wrap_cmd_0                                                                                                       |    <0.001 |
|           axi_mc_b_channel_0                                                                                                          |    <0.001 |
|             bid_fifo_0                                                                                                                |    <0.001 |
|           axi_mc_cmd_arbiter_0                                                                                                        |    <0.001 |
|           axi_mc_r_channel_0                                                                                                          |     0.003 |
|             rd_data_fifo_0                                                                                                            |     0.002 |
|             transaction_fifo_0                                                                                                        |    <0.001 |
|           axi_mc_w_channel_0                                                                                                          |     0.003 |
|         u_ui_top                                                                                                                      |     0.015 |
|           ui_cmd0                                                                                                                     |    <0.001 |
|           ui_rd_data0                                                                                                                 |     0.002 |
|             not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                                                           |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                                                          |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                                                           |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                                                           |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                                                           |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                                                           |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                                                           |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                                                           |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                                                           |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                                                           |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                                                           |    <0.001 |
|             not_strict_mode.status_ram.RAM32M0                                                                                        |    <0.001 |
|           ui_wr_data0                                                                                                                 |     0.012 |
|             pointer_ram.rams[0].RAM32M0                                                                                               |    <0.001 |
|             pointer_ram.rams[1].RAM32M0                                                                                               |    <0.001 |
|             write_buffer.wr_buffer_ram[0].RAM32M0                                                                                     |    <0.001 |
|             write_buffer.wr_buffer_ram[10].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[11].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[12].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[13].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[14].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[15].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[16].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[17].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[18].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[19].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[1].RAM32M0                                                                                     |    <0.001 |
|             write_buffer.wr_buffer_ram[20].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[21].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[22].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[23].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[24].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[25].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[26].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[27].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[28].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[29].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[2].RAM32M0                                                                                     |    <0.001 |
|             write_buffer.wr_buffer_ram[30].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[31].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[32].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[33].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[34].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[35].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[36].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[37].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[38].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[39].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[3].RAM32M0                                                                                     |    <0.001 |
|             write_buffer.wr_buffer_ram[40].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[41].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[42].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[43].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[44].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[45].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[46].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[47].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[48].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[49].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[4].RAM32M0                                                                                     |    <0.001 |
|             write_buffer.wr_buffer_ram[50].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[51].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[52].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[53].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[54].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[55].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[56].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[57].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[58].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[59].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[5].RAM32M0                                                                                     |    <0.001 |
|             write_buffer.wr_buffer_ram[60].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[61].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[62].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[63].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[64].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[65].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[66].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[67].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[68].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[69].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[6].RAM32M0                                                                                     |    <0.001 |
|             write_buffer.wr_buffer_ram[70].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[71].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[72].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[73].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[74].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[75].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[76].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[77].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[78].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[79].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[7].RAM32M0                                                                                     |    <0.001 |
|             write_buffer.wr_buffer_ram[80].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[81].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[82].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[83].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[84].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[85].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[86].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[87].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[88].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[89].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[8].RAM32M0                                                                                     |    <0.001 |
|             write_buffer.wr_buffer_ram[90].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[91].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[92].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[93].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[94].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[95].RAM32M0                                                                                    |    <0.001 |
|             write_buffer.wr_buffer_ram[9].RAM32M0                                                                                     |    <0.001 |
|   i_dm_axi2mem                                                                                                                        |    <0.001 |
|   i_dm_axi_master                                                                                                                     |    <0.001 |
|   i_dm_top                                                                                                                            |     0.001 |
|     i_dm_csrs                                                                                                                         |     0.001 |
|       i_fifo                                                                                                                          |    <0.001 |
|         i_fifo_v3                                                                                                                     |    <0.001 |
|     i_dm_mem                                                                                                                          |    <0.001 |
|       gen_rom_snd_scratch.i_debug_rom                                                                                                 |    <0.001 |
|     i_dm_sba                                                                                                                          |    <0.001 |
|   i_dmi_jtag                                                                                                                          |    <0.001 |
|     i_dmi_cdc                                                                                                                         |    <0.001 |
|       i_cdc_req                                                                                                                       |    <0.001 |
|         i_dst                                                                                                                         |    <0.001 |
|         i_src                                                                                                                         |    <0.001 |
|       i_cdc_resp                                                                                                                      |    <0.001 |
|         i_dst                                                                                                                         |    <0.001 |
|         i_src                                                                                                                         |    <0.001 |
|   i_fan_ctrl                                                                                                                          |    <0.001 |
|   i_rstgen_main                                                                                                                       |    <0.001 |
|     i_rstgen_bypass                                                                                                                   |    <0.001 |
|   i_xlnx_axi_clock_converter_ddr                                                                                                      |     0.010 |
|     inst                                                                                                                              |     0.010 |
|       gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                     |     0.010 |
|         inst_fifo_gen                                                                                                                 |     0.010 |
|           gaxi_full_lite.gread_ch.grach2.axi_rach                                                                                     |     0.002 |
|             grf.rf                                                                                                                    |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                                                              |    <0.001 |
|                 rd_pntr_cdc_inst                                                                                                      |    <0.001 |
|                 wr_pntr_cdc_inst                                                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                                                |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                                                     |    <0.001 |
|                 gras.rsts                                                                                                             |    <0.001 |
|                 rpntr                                                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                                                |    <0.001 |
|                 gwas.wsts                                                                                                             |    <0.001 |
|                 wpntr                                                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                                                   |    <0.001 |
|                 gdm.dm_gen.dm                                                                                                         |    <0.001 |
|                   RAM_reg_0_15_0_5                                                                                                    |    <0.001 |
|                   RAM_reg_0_15_12_17                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_18_23                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_24_29                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_30_35                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_36_41                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_42_47                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_48_53                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_54_59                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_6_11                                                                                                   |    <0.001 |
|                   RAM_reg_0_15_90_95                                                                                                  |    <0.001 |
|               rstblk                                                                                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                           |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                   |    <0.001 |
|           gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                                     |     0.002 |
|             grf.rf                                                                                                                    |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                                                              |    <0.001 |
|                 rd_pntr_cdc_inst                                                                                                      |    <0.001 |
|                 wr_pntr_cdc_inst                                                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                                                |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                                                     |    <0.001 |
|                 gras.rsts                                                                                                             |    <0.001 |
|                 rpntr                                                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                                                |    <0.001 |
|                 gwas.wsts                                                                                                             |    <0.001 |
|                 wpntr                                                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                                                   |    <0.001 |
|                 gdm.dm_gen.dm                                                                                                         |    <0.001 |
|                   RAM_reg_0_15_0_5                                                                                                    |    <0.001 |
|                   RAM_reg_0_15_12_17                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_18_23                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_24_29                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_30_35                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_36_41                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_42_47                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_48_53                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_54_59                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_60_65                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_66_71                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_6_11                                                                                                   |    <0.001 |
|               rstblk                                                                                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                           |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                   |    <0.001 |
|           gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                                    |     0.002 |
|             grf.rf                                                                                                                    |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                                                              |    <0.001 |
|                 rd_pntr_cdc_inst                                                                                                      |    <0.001 |
|                 wr_pntr_cdc_inst                                                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                                                |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                                                     |    <0.001 |
|                 gras.rsts                                                                                                             |    <0.001 |
|                 rpntr                                                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                                                |    <0.001 |
|                 gwas.wsts                                                                                                             |    <0.001 |
|                 wpntr                                                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                                                   |    <0.001 |
|                 gdm.dm_gen.dm                                                                                                         |    <0.001 |
|                   RAM_reg_0_15_0_5                                                                                                    |    <0.001 |
|                   RAM_reg_0_15_12_17                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_18_23                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_24_29                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_30_35                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_36_41                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_42_47                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_48_53                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_54_59                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_6_11                                                                                                   |    <0.001 |
|                   RAM_reg_0_15_90_95                                                                                                  |    <0.001 |
|               rstblk                                                                                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                           |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                   |    <0.001 |
|           gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                                                    |     0.003 |
|             grf.rf                                                                                                                    |     0.003 |
|               gntv_or_sync_fifo.gcx.clkx                                                                                              |    <0.001 |
|                 rd_pntr_cdc_inst                                                                                                      |    <0.001 |
|                 wr_pntr_cdc_inst                                                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                                                |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                                                     |    <0.001 |
|                 gras.rsts                                                                                                             |    <0.001 |
|                 rpntr                                                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                                                |    <0.001 |
|                 gwas.wsts                                                                                                             |    <0.001 |
|                 wpntr                                                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                                                   |     0.001 |
|                 gdm.dm_gen.dm                                                                                                         |    <0.001 |
|                   RAM_reg_0_15_0_5                                                                                                    |    <0.001 |
|                   RAM_reg_0_15_12_17                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_18_23                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_24_29                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_30_35                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_36_41                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_42_47                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_48_53                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_54_59                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_60_65                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_66_71                                                                                                  |    <0.001 |
|                   RAM_reg_0_15_6_11                                                                                                   |    <0.001 |
|                   RAM_reg_0_15_72_72                                                                                                  |    <0.001 |
|               rstblk                                                                                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                           |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                   |    <0.001 |
|           gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                                                    |     0.001 |
|             grf.rf                                                                                                                    |     0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                                                              |    <0.001 |
|                 rd_pntr_cdc_inst                                                                                                      |    <0.001 |
|                 wr_pntr_cdc_inst                                                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                                                |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                                                     |    <0.001 |
|                 gras.rsts                                                                                                             |    <0.001 |
|                 rpntr                                                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                                                |    <0.001 |
|                 gwas.wsts                                                                                                             |    <0.001 |
|                 wpntr                                                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                                                   |    <0.001 |
|                 gdm.dm_gen.dm                                                                                                         |    <0.001 |
|                   RAM_reg_0_15_0_5                                                                                                    |    <0.001 |
|                   RAM_reg_0_15_6_6                                                                                                    |    <0.001 |
|               rstblk                                                                                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                           |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                   |    <0.001 |
|   i_xlnx_clk_gen                                                                                                                      |     0.109 |
|     inst                                                                                                                              |     0.109 |
+---------------------------------------------------------------------------------------------------------------------------------------+-----------+


