
****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Sep 21 21:09:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/synthesize.tcl
# set_param general.maxThreads 8
# set vivado_ver [version -short]
# set fpo_ver 7.1
# if {[regexp -nocase {2015\.1.*}  match]} {
#     set fpo_ver 7.0
# }
# read_vhdl -vhdl2008 [glob /home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/*.vhd]
# source /home/shundroid/dynamatic/tools/backend/synth-resources/addf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name addf_vitis_hls_single_precision_lat_8
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Add \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name addf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips addf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files addf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files addf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'addf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'addf_vitis_hls_single_precision_lat_8'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/cmpf_vitis_hls_single_precision_lat_0.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name cmpf_vitis_hls_single_precision_lat_0
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 0 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 1 \
##                           CONFIG.c_result_fraction_width 0 \
##                           CONFIG.component_name cmpf_vitis_hls_single_precision_lat_0 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken false \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Compare \
##                           CONFIG.result_precision_type Custom \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips cmpf_vitis_hls_single_precision_lat_0] -quiet
## set_property generate_synth_checkpoint false [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
## generate_target {synthesis simulation} [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/divf_vitis_hls_single_precision_lat_28.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name divf_vitis_hls_single_precision_lat_28
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 28 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name divf_vitis_hls_single_precision_lat_28 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Divide \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips divf_vitis_hls_single_precision_lat_28] -quiet
## set_property generate_synth_checkpoint false [get_files divf_vitis_hls_single_precision_lat_28.xci]
## generate_target {synthesis simulation} [get_files divf_vitis_hls_single_precision_lat_28.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divf_vitis_hls_single_precision_lat_28'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divf_vitis_hls_single_precision_lat_28'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/mulf_vitis_hls_single_precision_lat_4.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name mulf_vitis_hls_single_precision_lat_4
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 4 \
##                           CONFIG.c_mult_usage Max_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name mulf_vitis_hls_single_precision_lat_4 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Multiply \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips mulf_vitis_hls_single_precision_lat_4] -quiet
## set_property generate_synth_checkpoint false [get_files mulf_vitis_hls_single_precision_lat_4.xci]
## generate_target {synthesis simulation} [get_files mulf_vitis_hls_single_precision_lat_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/subf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name subf_vitis_hls_single_precision_lat_8
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Subtract \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name subf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips subf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files subf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files subf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'subf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'subf_vitis_hls_single_precision_lat_8'...
# read_xdc /home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/period_10.000.xdc
# synth_design -top subdiag_fast -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Command: synth_design -top subdiag_fast -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 421233
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2198.105 ; gain = 438.742 ; free physical = 7321 ; free virtual = 15340
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:39440]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:39512]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:39872]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:39944]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:59670]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:59742]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:60102]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:60174]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:75419]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:75491]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:75851]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:75923]
INFO: [Synth 8-638] synthesizing module 'subdiag_fast' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/subdiag_fast.vhd:49]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_non_spec_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_non_spec_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_non_spec_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_non_spec_0.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_0.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0_fifo_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_0.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_1.vhd:177]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_1.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1_inner_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_1.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1_inner_fifo_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1_inner_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1_inner_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_1.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_1.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_1.vhd:177]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_0_cond_br' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_0_cond_br_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_0_cond_br_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_0_cond_br_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_0_cond_br_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_0_cond_br' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_0_merge' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_0.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_0_merge' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_0.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_priority' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_priority' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_addressing' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_addressing' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_addressReady' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_addressReady' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:135]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_data' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_data' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_control' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_control' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_0.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_priority' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_priority' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:76]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_addressing' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_addressing' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:106]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_addressReady' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_addressReady' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:135]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_data' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_data' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_control' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_control' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_1.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter_priority' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter_priority' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:76]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter_addressing' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter_addressing' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:106]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter_addressReady' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter_addressReady' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:135]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter_data' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter_data' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_control' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_control' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mem_controller_2.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_non_spec_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_non_spec_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_non_spec_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_non_spec_1.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mux_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mux_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_2.vhd:117]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_2.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_2.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_2.vhd:117]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_3.vhd:129]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_3.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3_inner_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3_inner_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_3.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_3.vhd:129]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_1.vhd:181]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_1.vhd:181]
INFO: [Synth 8-638] synthesizing module 'handshake_trunci_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_trunci_0.vhd:54]
INFO: [Synth 8-638] synthesizing module 'handshake_trunci_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_trunci_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_trunci_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_trunci_0.vhd:54]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:373]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:291]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_inner_merge' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_inner_merge' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:26]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_inner_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_inner_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_inner_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_inner_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_inner_fork' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:234]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_inner_fork_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_inner_fork_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:170]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_inner_fork_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_inner_fork_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_inner_fork' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_control_merge_0.vhd:373]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_4.vhd:115]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_4.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_4.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_4.vhd:115]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_2.vhd:175]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_2.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_2.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_2.vhd:175]
INFO: [Synth 8-638] synthesizing module 'handshake_source_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_source_0.vhd:42]
INFO: [Synth 8-638] synthesizing module 'handshake_source_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_source_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_source_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_source_0.vhd:42]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_1.vhd:52]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_1_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_1.vhd:52]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_3.vhd:177]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_3.vhd:177]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_1_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_2.vhd:55]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_2_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_2.vhd:55]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_2.vhd:52]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_2_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_2.vhd:52]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_3.vhd:52]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_3_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_constant_3.vhd:52]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_3.vhd:55]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_3_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_3.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_3.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_extsi_3.vhd:55]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:389]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_fifo_break_dv' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:330]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_fifo_break_dv_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:289]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_fifo_break_dv_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:289]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_fifo_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:330]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_inner_addr_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_inner_addr_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_inner_addr_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_inner_addr_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_inner_data_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_inner_data_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_inner_data_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_inner_data_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_0.vhd:389]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_0.vhd:131]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_0.vhd:131]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:389]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_fifo_break_dv' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:330]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_fifo_break_dv_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:289]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_fifo_break_dv_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:289]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_fifo_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:330]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_inner_addr_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_inner_addr_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_inner_addr_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_inner_addr_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_inner_data_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:169]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_inner_data_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_inner_data_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_inner_data_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_1.vhd:389]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:426]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_inner_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_inner_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_inner_buff' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_inner_buff' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'InputIEEE_32bit' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-256] done synthesizing module 'InputIEEE_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-638] synthesizing module 'OutputIEEE_32bit' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-256] done synthesizing module 'OutputIEEE_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-638] synthesizing module 'FloatingPointAdder' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:332]
INFO: [Synth 8-3491] module 'RightShifterSticky24_by_max_26_Freq450_uid4' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:22' bound to instance 'RightShifterComponent' of component 'RightShifterSticky24_by_max_26_Freq450_uid4' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:492]
INFO: [Synth 8-638] synthesizing module 'RightShifterSticky24_by_max_26_Freq450_uid4' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'RightShifterSticky24_by_max_26_Freq450_uid4' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:30]
INFO: [Synth 8-3491] module 'IntAdder_27_Freq450_uid6' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:104' bound to instance 'fracAdder' of component 'IntAdder_27_Freq450_uid6' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:504]
INFO: [Synth 8-638] synthesizing module 'IntAdder_27_Freq450_uid6' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_27_Freq450_uid6' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:112]
INFO: [Synth 8-3491] module 'Normalizer_Z_28_28_28_Freq450_uid8' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:182' bound to instance 'LZCAndShifter' of component 'Normalizer_Z_28_28_28_Freq450_uid8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:512]
INFO: [Synth 8-638] synthesizing module 'Normalizer_Z_28_28_28_Freq450_uid8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'Normalizer_Z_28_28_28_Freq450_uid8' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:189]
INFO: [Synth 8-3491] module 'IntAdder_34_Freq450_uid11' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:262' bound to instance 'roundingAdder' of component 'IntAdder_34_Freq450_uid11' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:527]
INFO: [Synth 8-638] synthesizing module 'IntAdder_34_Freq450_uid11' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_34_Freq450_uid11' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointAdder' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_buff' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:266]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:266]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:426]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_1.vhd:131]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_1_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_1.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_1_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_1_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_1_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_1_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_1.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addi_1.vhd:131]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:389]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_fifo_break_dv' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:330]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_fifo_break_dv_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:289]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_fifo_break_dv_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:289]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_fifo_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:330]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_inner_addr_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_inner_addr_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_inner_addr_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_inner_addr_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_inner_data_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:169]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_inner_data_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_inner_data_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_inner_data_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_load_2.vhd:389]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:426]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_inner_buff' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_inner_buff' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_inner_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_inner_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:132]
INFO: [Synth 8-638] synthesizing module 'FloatingPointMultiplier' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:1059]
INFO: [Synth 8-3491] module 'IntMultiplier_Freq711_uid5' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:714' bound to instance 'SignificandMultiplication' of component 'IntMultiplier_Freq711_uid5' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:1125]
INFO: [Synth 8-638] synthesizing module 'IntMultiplier_Freq711_uid5' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:721]
INFO: [Synth 8-3491] module 'DSPBlock_17x24_Freq711_uid9' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:572' bound to instance 'tile_0_mult' of component 'DSPBlock_17x24_Freq711_uid9' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:845]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_17x24_Freq711_uid9' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:579]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_17x24_Freq711_uid9' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:579]
INFO: [Synth 8-3491] module 'DSPBlock_7x24_Freq711_uid11' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:610' bound to instance 'tile_1_mult' of component 'DSPBlock_7x24_Freq711_uid11' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:896]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_7x24_Freq711_uid11' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_7x24_Freq711_uid11' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:617]
INFO: [Synth 8-3491] module 'IntAdder_32_Freq711_uid14' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:649' bound to instance 'bitheapFinalAdd_bh7' of component 'IntAdder_32_Freq711_uid14' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:945]
INFO: [Synth 8-638] synthesizing module 'IntAdder_32_Freq711_uid14' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:657]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_32_Freq711_uid14' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:657]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplier_Freq711_uid5' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:721]
INFO: [Synth 8-3491] module 'IntAdder_33_Freq711_uid17' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:977' bound to instance 'RoundingAdder' of component 'IntAdder_33_Freq711_uid17' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'IntAdder_33_Freq711_uid17' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:985]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_33_Freq711_uid17' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:985]
INFO: [Synth 8-226] default block is never used [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:1154]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointMultiplier' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:1059]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_buff' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:266]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:266]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:426]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_5.vhd:243]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_5.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5_inner_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_5.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5_inner_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_5.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_5.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_5.vhd:243]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:311]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'FPComparator_32bit' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:4172]
INFO: [Synth 8-3491] module 'IntComparator_31_111_F500_uid8' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:4116' bound to instance 'ExpFracCmp' of component 'IntComparator_31_111_F500_uid8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:4238]
INFO: [Synth 8-638] synthesizing module 'IntComparator_31_111_F500_uid8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:4125]
INFO: [Synth 8-256] done synthesizing module 'IntComparator_31_111_F500_uid8' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:4125]
INFO: [Synth 8-256] done synthesizing module 'FPComparator_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:4172]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_buff' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:254]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_buff_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:213]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_buff_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:213]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpf_0.vhd:311]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_6' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_6.vhd:243]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_6_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_6.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_6_inner_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_6.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_6_inner_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_6.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_6_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_6.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_6' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_6.vhd:243]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpi_0.vhd:131]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cmpi_0.vhd:131]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_andi_0.vhd:131]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_andi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_andi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_andi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_andi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_andi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_andi_0.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_andi_0.vhd:131]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:1222]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_data_fork' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:177]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_data_fork_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_data_fork_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_data_fork_inner_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_data_fork_inner_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_data_fork_inner_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_data_fork_inner_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_data_fork_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_data_fork_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_data_fork' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:177]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_specGen' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_specGen' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_predictor' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_predictor' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:461]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_predFifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:493]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_predFifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:493]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_one_slot_break_r_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:1082]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_one_slot_break_r_inner_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:1039]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_one_slot_break_r_inner_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:1039]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_one_slot_break_r_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:1082]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_control_fork' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:745]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_control_fork_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:693]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_control_fork_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:629]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_control_fork_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:629]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_control_fork_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:654]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_control_fork_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:654]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_control_fork_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:693]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_control_fork' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:745]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_decodeSave' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:783]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_decodeSave' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:783]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_decodeCommit' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:832]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_decodeCommit' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:832]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_decodeSC' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:882]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_decodeSC' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:882]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_decodeOutput' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:944]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_decodeOutput' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:944]
INFO: [Synth 8-638] synthesizing module 'handshake_speculator_0_decodeBranch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:992]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0_decodeBranch' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:992]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculator_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculator_0.vhd:1222]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_0.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_sink_0.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_sink_0.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_merge_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_merge_0.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'handshake_merge_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_merge_0.vhd:26]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_4.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_4.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_4.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_5.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_5.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_5.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_5.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_5.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_5.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_5.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_5.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_5.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_sink_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_sink_1.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_1.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_1.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_1.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_6.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_6.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_6.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_6.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_6.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_6.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_6.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_6.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_speculating_branch_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:246]
INFO: [Synth 8-638] synthesizing module 'handshake_speculating_branch_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'handshake_speculating_branch_0_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_speculating_branch_0_inner_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_speculating_branch_0_inner_inner_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_speculating_branch_0_inner_inner_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculating_branch_0_inner_inner_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculating_branch_0_inner_inner_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculating_branch_0_inner_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculating_branch_0_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculating_branch_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'handshake_speculating_branch_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_speculating_branch_0.vhd:246]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_7' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_7.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_7_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_7.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_7_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_7.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_7' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_7.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_7.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_7.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_7.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_7.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_7.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_7.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_7.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_7.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_save_commit_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_save_commit_0.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_save_commit_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_save_commit_0.vhd:30]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_2.vhd:191]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_2.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_2.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_2.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_2.vhd:191]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_sink_2.vhd:44]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_2_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_sink_2.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_sink_2.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_sink_2.vhd:44]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_save_commit_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_save_commit_1.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_save_commit_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_save_commit_1.vhd:30]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_3.vhd:138]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_3.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_3.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_cond_br_3.vhd:138]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_8.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_8.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_inner_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_8.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_inner_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_8.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_inner_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_8.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_inner_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_8.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_inner_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_8.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_inner_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_8.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_8.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_fork_8.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_8.vhd:179]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_8_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_8.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_8_inner_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_8.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_8_inner_fifo_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_8.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_8_inner_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_8.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_8_inner_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_8.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_8_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_8.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_8' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_8.vhd:179]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:233]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_1_cond_br' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_1_cond_br_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_1_cond_br_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_1_cond_br_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_1_cond_br_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_1_cond_br_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_1_cond_br_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_1_cond_br' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_1_cond_br__parameterized0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_1_cond_br__parameterized0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_commit_1_merge' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_1_merge' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_commit_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_spec_commit_1.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'subdiag_fast' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/subdiag_fast.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_addf_0.vhd:294]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_mulf_0.vhd:294]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_5.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_6.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/handshake_buffer_7.vhd:53]
WARNING: [Synth 8-7129] Port clk in module handshake_spec_commit_1_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_spec_commit_1_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_spec_commit_1_cond_br_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_spec_commit_1_cond_br_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[31] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[30] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[29] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[28] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[27] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[26] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[25] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[24] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[23] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[22] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[21] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[20] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[19] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[18] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[17] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[16] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[15] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[14] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[13] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[12] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[9] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[8] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[7] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[6] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[5] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[4] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[3] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module handshake_sink_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_spec[0] in module handshake_sink_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_2_inner_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_2_inner_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_spec[0] in module handshake_spec_save_commit_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_3_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_3_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_spec[0] in module handshake_spec_save_commit_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module handshake_sink_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_speculating_branch_0_inner_inner_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_speculating_branch_0_inner_inner_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port spec_tag_data[0] in module handshake_speculating_branch_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_merge_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_merge_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module handshake_sink_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_speculator_0_predictor is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_speculator_0_predictor is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[0] in module handshake_speculator_0_predictor is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_valid in module handshake_speculator_0_predictor is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_andi_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_andi_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntComparator_31_111_F500_uid8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module IntComparator_31_111_F500_uid8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpf_0_inner_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module DSPBlock_7x24_Freq711_uid11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module DSPBlock_7x24_Freq711_uid11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module DSPBlock_17x24_Freq711_uid9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module DSPBlock_17x24_Freq711_uid9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_addi_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_addi_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_addi_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_addi_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_3_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_3_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_3_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_3_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_source_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_source_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port outs_ready in module handshake_source_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_1_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_control_merge_0_inner_merge is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2422.613 ; gain = 663.250 ; free physical = 7116 ; free virtual = 15137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2422.613 ; gain = 663.250 ; free physical = 7116 ; free virtual = 15137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2422.613 ; gain = 663.250 ; free physical = 7116 ; free virtual = 15137
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2422.613 ; gain = 0.000 ; free physical = 7115 ; free virtual = 15136
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/period_10.000.xdc]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/period_10.000.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2483.141 ; gain = 0.000 ; free physical = 7142 ; free virtual = 15164
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2483.176 ; gain = 0.000 ; free physical = 7140 ; free virtual = 15162
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2483.176 ; gain = 723.812 ; free physical = 7117 ; free virtual = 15139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2491.145 ; gain = 731.781 ; free physical = 7118 ; free virtual = 15140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2491.145 ; gain = 731.781 ; free physical = 7118 ; free virtual = 15140
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d3_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d2_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d1_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d2_reg' and it is trimmed from '26' to '2' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d1_reg' and it is trimmed from '26' to '2' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d2_reg' and it is trimmed from '26' to '4' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d1_reg' and it is trimmed from '26' to '4' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'level4_d1_reg' and it is trimmed from '26' to '8' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d3_reg' and it is trimmed from '5' to '1' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d2_reg' and it is trimmed from '5' to '3' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d1_reg' and it is trimmed from '5' to '4' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'newY_d1_reg' and it is trimmed from '34' to '23' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:419]
WARNING: [Synth 8-3936] Found unconnected internal register 'sigProd_d1_reg' and it is trimmed from '48' to '47' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:1107]
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'handshake_speculator_0_specGen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                    kill |                               01 |                               01
          kill_only_data |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'handshake_speculator_0_specGen'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2491.145 ; gain = 731.781 ; free physical = 7115 ; free virtual = 15121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   34 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   4 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 11    
	   2 Input    4 Bit       Adders := 26    
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               47 Bit    Registers := 1     
	               34 Bit    Registers := 10    
	               33 Bit    Registers := 44    
	               32 Bit    Registers := 6     
	               28 Bit    Registers := 3     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 200   
+---RAMs : 
	              512 Bit	(16 X 32 bit)          RAMs := 2     
	               16 Bit	(16 X 1 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 7     
	   2 Input   32 Bit        Muxes := 17    
	   2 Input   28 Bit        Muxes := 5     
	   2 Input   26 Bit        Muxes := 5     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 12    
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 14    
	   4 Input    2 Bit        Muxes := 4     
	   5 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 224   
	   4 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 12    
	   6 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'inner/ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'inner/ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP inner/ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator inner/ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP inner/ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP inner/ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator inner/ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP inner/ip/SignificandMultiplication/tile_1_mult/Mint.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2539.168 ; gain = 779.805 ; free physical = 8041 ; free virtual = 16033
---------------------------------------------------------------------------------
 Sort Area is  inner/ip/SignificandMultiplication/tile_0_mult/Mint_0 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  inner/ip/SignificandMultiplication/tile_1_mult/Mint_2 : 0 0 : 1032 1032 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------+------------+-----------+----------------------+--------------+
|Module Name                   | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------------------------+------------+-----------+----------------------+--------------+
|handshake_spec_save_commit_0: | Memory_reg | Implied   | 16 x 32              | RAM32M x 12  | 
|handshake_spec_save_commit_0: | Memory_reg | Implied   | 16 x 32              | RAM32M x 12  | 
+------------------------------+------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2539.168 ; gain = 779.805 ; free physical = 8062 ; free virtual = 16054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 2596.238 ; gain = 836.875 ; free physical = 8010 ; free virtual = 16002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------------------------+------------+-----------+----------------------+--------------+
|Module Name                   | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------------------------+------------+-----------+----------------------+--------------+
|handshake_spec_save_commit_0: | Memory_reg | Implied   | 16 x 32              | RAM32M x 12  | 
|handshake_spec_save_commit_0: | Memory_reg | Implied   | 16 x 32              | RAM32M x 12  | 
+------------------------------+------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2623.246 ; gain = 863.883 ; free physical = 7987 ; free virtual = 15979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 2742.059 ; gain = 982.695 ; free physical = 7885 ; free virtual = 15877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 2742.059 ; gain = 982.695 ; free physical = 7885 ; free virtual = 15877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2742.059 ; gain = 982.695 ; free physical = 7883 ; free virtual = 15875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2742.059 ; gain = 982.695 ; free physical = 7882 ; free virtual = 15875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2742.059 ; gain = 982.695 ; free physical = 7884 ; free virtual = 15876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2742.059 ; gain = 982.695 ; free physical = 7884 ; free virtual = 15876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|subdiag_fast | addf0/inner/ip/fracAdder/Y_0_d3_reg[10]               | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|subdiag_fast | addf0/inner/ip/fracAdder/X_0_d5_reg[10]               | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|subdiag_fast | addf0/inner/ip/fracAdder/Y_1_d3_reg[14]               | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|subdiag_fast | addf0/inner/ip/fracAdder/X_1_d5_reg[13]               | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|subdiag_fast | addf0/inner/ip/extendedExpInc_d7_reg[8]               | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|subdiag_fast | addf0/inner/ip/signR_d7_reg                           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | addf0/inner/ip/RightShifterComponent/level1_d3_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | addf0/inner/ip/RightShifterComponent/ps_d3_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | addf0/inner/ip/excRt_d8_reg[1]                        | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|subdiag_fast | addf0/inner/ip/EffSub_d7_reg                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | mulf0/inner/ip/sign_d4_reg                            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | mulf0/inner/ip/exc_d4_reg[1]                          | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    67|
|2     |DSP48E1  |     2|
|3     |LUT1     |    30|
|4     |LUT2     |   157|
|5     |LUT3     |   424|
|6     |LUT4     |   218|
|7     |LUT5     |   522|
|8     |LUT6     |   955|
|9     |MUXF7    |    66|
|10    |RAM32M   |    20|
|11    |RAM32X1D |     8|
|12    |SRL16E   |    67|
|13    |FDRE     |  2324|
|14    |FDSE     |    37|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2742.059 ; gain = 982.695 ; free physical = 7884 ; free virtual = 15876
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2742.059 ; gain = 922.133 ; free physical = 7884 ; free virtual = 15876
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2742.066 ; gain = 982.695 ; free physical = 7884 ; free virtual = 15876
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2742.066 ; gain = 0.000 ; free physical = 8050 ; free virtual = 16043
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/period_10.000.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/period_10.000.xdc:2]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/period_10.000.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2798.086 ; gain = 0.000 ; free physical = 8049 ; free virtual = 16041
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 20 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances

Synth Design complete | Checksum: fb2b72d
INFO: [Common 17-83] Releasing license: Synthesis
547 Infos, 121 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 2798.121 ; gain = 1228.820 ; free physical = 8047 ; free virtual = 16039
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2210.824; main = 2177.506; forked = 333.302
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3564.234; main = 2798.090; forked = 967.992
# report_utilization > /home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/utilization_post_syn.rpt
# report_timing > /home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3058.906 ; gain = 167.008 ; free physical = 7874 ; free virtual = 15867

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: ccb89dce

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3058.906 ; gain = 0.000 ; free physical = 7874 ; free virtual = 15866

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: ccb89dce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3212.844 ; gain = 0.000 ; free physical = 7627 ; free virtual = 15619

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: ccb89dce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3212.844 ; gain = 0.000 ; free physical = 7627 ; free virtual = 15619
Phase 1 Initialization | Checksum: ccb89dce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3212.844 ; gain = 0.000 ; free physical = 7627 ; free virtual = 15619

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: ccb89dce

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3212.844 ; gain = 0.000 ; free physical = 7625 ; free virtual = 15618

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: ccb89dce

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3212.844 ; gain = 0.000 ; free physical = 7625 ; free virtual = 15617
Phase 2 Timer Update And Timing Data Collection | Checksum: ccb89dce

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3212.844 ; gain = 0.000 ; free physical = 7625 ; free virtual = 15617

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 38 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b40e7d29

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3212.844 ; gain = 0.000 ; free physical = 7622 ; free virtual = 15615
Retarget | Checksum: 1b40e7d29
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b40e7d29

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3212.844 ; gain = 0.000 ; free physical = 7622 ; free virtual = 15615
Constant propagation | Checksum: 1b40e7d29
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3212.844 ; gain = 0.000 ; free physical = 7621 ; free virtual = 15613
Phase 5 Sweep | Checksum: 20052c5fb

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3212.844 ; gain = 0.000 ; free physical = 7617 ; free virtual = 15610
Sweep | Checksum: 20052c5fb
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 20052c5fb

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3244.859 ; gain = 32.016 ; free physical = 7616 ; free virtual = 15608
BUFG optimization | Checksum: 20052c5fb
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 20052c5fb

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3244.859 ; gain = 32.016 ; free physical = 7615 ; free virtual = 15608
Shift Register Optimization | Checksum: 20052c5fb
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 20052c5fb

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3244.859 ; gain = 32.016 ; free physical = 7615 ; free virtual = 15607
Post Processing Netlist | Checksum: 20052c5fb
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1c4876378

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3244.859 ; gain = 32.016 ; free physical = 7615 ; free virtual = 15607

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3244.859 ; gain = 0.000 ; free physical = 7615 ; free virtual = 15607
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1c4876378

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3244.859 ; gain = 32.016 ; free physical = 7615 ; free virtual = 15607
Phase 9 Finalization | Checksum: 1c4876378

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3244.859 ; gain = 32.016 ; free physical = 7615 ; free virtual = 15607
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1c4876378

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3244.859 ; gain = 32.016 ; free physical = 7615 ; free virtual = 15607

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c4876378

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.859 ; gain = 0.000 ; free physical = 7615 ; free virtual = 15607

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c4876378

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.859 ; gain = 0.000 ; free physical = 7615 ; free virtual = 15607

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.859 ; gain = 0.000 ; free physical = 7615 ; free virtual = 15607
Ending Netlist Obfuscation Task | Checksum: 1c4876378

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.859 ; gain = 0.000 ; free physical = 7615 ; free virtual = 15607
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.859 ; gain = 0.000 ; free physical = 7611 ; free virtual = 15604
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1245777a5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.859 ; gain = 0.000 ; free physical = 7611 ; free virtual = 15604
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.859 ; gain = 0.000 ; free physical = 7611 ; free virtual = 15604

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ed87ffa4

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3244.859 ; gain = 0.000 ; free physical = 7610 ; free virtual = 15602

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 155e977fe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7608 ; free virtual = 15600

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 155e977fe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7608 ; free virtual = 15600
Phase 1 Placer Initialization | Checksum: 155e977fe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7608 ; free virtual = 15600

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1aab3dd8b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7635 ; free virtual = 15627

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 159efe218

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7634 ; free virtual = 15627

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 159efe218

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7636 ; free virtual = 15628

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1994165ff

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7636 ; free virtual = 15634

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1c844e422

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7633 ; free virtual = 15630

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 26 LUTNM shape to break, 54 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 24, two critical 2, total 26, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 45 nets or LUTs. Breaked 26 LUTs, combined 19 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 2 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7719 ; free virtual = 15715
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7744 ; free virtual = 15739

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           26  |             19  |                    45  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            2  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           28  |             19  |                    46  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1d38b54f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7744 ; free virtual = 15739
Phase 2.5 Global Place Phase2 | Checksum: 27925043f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7742 ; free virtual = 15738
Phase 2 Global Placement | Checksum: 27925043f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7742 ; free virtual = 15738

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 29e7b3eaf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7742 ; free virtual = 15738

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1db882589

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7738 ; free virtual = 15734

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 206812662

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7738 ; free virtual = 15734

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22678acce

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7738 ; free virtual = 15734

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 23205b402

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7744 ; free virtual = 15739

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2730530f9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7749 ; free virtual = 15742

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2f2d8a32b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7749 ; free virtual = 15742

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 265a5668c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7747 ; free virtual = 15740

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 285af802e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7836 ; free virtual = 15827
Phase 3 Detail Placement | Checksum: 285af802e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7836 ; free virtual = 15827

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 176e6929c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.757 | TNS=-128.711 |
Phase 1 Physical Synthesis Initialization | Checksum: 11bbac801

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7835 ; free virtual = 15825
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e51c61b1

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7835 ; free virtual = 15826
Phase 4.1.1.1 BUFG Insertion | Checksum: 176e6929c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7835 ; free virtual = 15826

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.320. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 13d1896a7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7615 ; free virtual = 15608

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7615 ; free virtual = 15608
Phase 4.1 Post Commit Optimization | Checksum: 13d1896a7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7615 ; free virtual = 15608

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13d1896a7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7615 ; free virtual = 15608

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13d1896a7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7615 ; free virtual = 15608
Phase 4.3 Placer Reporting | Checksum: 13d1896a7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7615 ; free virtual = 15608

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7615 ; free virtual = 15608

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7615 ; free virtual = 15608
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1332f0467

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7615 ; free virtual = 15608
Ending Placer Task | Checksum: f258691c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7615 ; free virtual = 15608
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3283.902 ; gain = 39.043 ; free physical = 7605 ; free virtual = 15598
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7570 ; free virtual = 15562
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.73s |  WALL: 0.25s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7570 ; free virtual = 15562

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.233 | TNS=-1.432 |
Phase 1 Physical Synthesis Initialization | Checksum: 29a3a9041

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7541 ; free virtual = 15536
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.233 | TNS=-1.432 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 29a3a9041

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7542 ; free virtual = 15537

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.233 | TNS=-1.432 |
INFO: [Physopt 32-663] Processed net speculator0/one_slot_break_r/inner/dataReg[1].  Re-placed instance speculator0/one_slot_break_r/inner/dataReg_reg[1]
INFO: [Physopt 32-735] Processed net speculator0/one_slot_break_r/inner/dataReg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.233 | TNS=-1.333 |
INFO: [Physopt 32-663] Processed net speculator0/one_slot_break_r/inner/dataReg[2].  Re-placed instance speculator0/one_slot_break_r/inner/dataReg_reg[2]
INFO: [Physopt 32-735] Processed net speculator0/one_slot_break_r/inner/dataReg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.233 | TNS=-1.234 |
INFO: [Physopt 32-663] Processed net speculator0/one_slot_break_r/inner/dataReg[3].  Re-placed instance speculator0/one_slot_break_r/inner/dataReg_reg[3]
INFO: [Physopt 32-735] Processed net speculator0/one_slot_break_r/inner/dataReg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.233 | TNS=-1.135 |
INFO: [Physopt 32-663] Processed net speculator0/one_slot_break_r/inner/Q[0].  Re-placed instance speculator0/one_slot_break_r/inner/dataReg_reg[4]
INFO: [Physopt 32-735] Processed net speculator0/one_slot_break_r/inner/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.217 | TNS=-1.036 |
INFO: [Physopt 32-702] Processed net speculator0/one_slot_break_r/inner/dataReg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf0/inner/ip/RoundingAdder/X_2_d2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net speculator0/one_slot_break_r/inner/control/fork0/control/blockStopArray[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/fork0/control/blockStopArray[4]. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/fullReg_i_5__0_comp.
INFO: [Physopt 32-735] Processed net speculator0/one_slot_break_r/inner/control/transmitValue_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.151 | TNS=-0.724 |
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/fork0/control/blockStopArray[4]. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/fullReg_i_5__0_comp_1.
INFO: [Physopt 32-735] Processed net speculator0/one_slot_break_r/inner/control/fullReg_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.085 | TNS=-0.376 |
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/E[0]. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/dataReg[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net speculator0/one_slot_break_r/inner/control/fork0/control/blockStopArray[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.054 | TNS=-0.299 |
INFO: [Physopt 32-702] Processed net fork7/inner/control/generateBlocks[0].regblock/transmitValue_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/transmitValue_reg_9. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/transmitValue_i_1__7_comp.
INFO: [Physopt 32-735] Processed net speculator0/one_slot_break_r/inner/control/speculator0_outs_ready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.052 | TNS=-0.238 |
INFO: [Physopt 32-702] Processed net buffer5/fifo/Memory_reg[9]_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer5/fifo/Memory[9][0]_i_1_n_0. Critical path length was reduced through logic transformation on cell buffer5/fifo/Memory[9][0]_i_1_comp.
INFO: [Physopt 32-735] Processed net buffer5/fifo/Memory[1][0]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.047 | TNS=-0.170 |
INFO: [Physopt 32-702] Processed net fork7/inner/control/generateBlocks[3].regblock/transmitValue_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/transmitValue_reg_8. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/transmitValue_i_1__6_comp.
INFO: [Physopt 32-735] Processed net speculator0/one_slot_break_r/inner/control/speculator0_outs_ready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.045 | TNS=-0.123 |
INFO: [Physopt 32-702] Processed net buffer5/fifo/Memory_reg[1]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer5/fifo/Memory[1][0]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell buffer5/fifo/Memory[1][0]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net buffer5/fifo/Memory[1][0]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.034 | TNS=-0.068 |
INFO: [Physopt 32-702] Processed net buffer5/fifo/Memory_reg[13]_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer5/fifo/Memory[13][0]_i_1_n_0. Critical path length was reduced through logic transformation on cell buffer5/fifo/Memory[13][0]_i_1_comp.
INFO: [Physopt 32-735] Processed net buffer5/fifo/Memory[1][0]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.023 | TNS=-0.023 |
INFO: [Physopt 32-702] Processed net buffer5/fifo/Memory_reg[5]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer5/fifo/Memory[5][0]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell buffer5/fifo/Memory[5][0]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net buffer5/fifo/Memory[1][0]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.010 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.010 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7403 ; free virtual = 15398
Phase 3 Critical Path Optimization | Checksum: 29a3a9041

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7403 ; free virtual = 15398

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.010 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.010 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7403 ; free virtual = 15398
Phase 4 Critical Path Optimization | Checksum: 29a3a9041

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7403 ; free virtual = 15398
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7403 ; free virtual = 15398
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.010 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.243  |          1.432  |            0  |              0  |                    13  |           0  |           2  |  00:00:01  |
|  Total          |          0.243  |          1.432  |            0  |              0  |                    13  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7403 ; free virtual = 15398
Ending Physical Synthesis Task | Checksum: 2c7cdd752

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7403 ; free virtual = 15398
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: eaed7f2d ConstDB: 0 ShapeSum: ba9972dc RouteDB: a104543d
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 6414000a | NumContArr: 6394b066 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24cfaa5aa

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7258 ; free virtual = 15319

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24cfaa5aa

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7258 ; free virtual = 15319

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24cfaa5aa

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7258 ; free virtual = 15319
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 377dfb534

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7240 ; free virtual = 15301
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.617  | TNS=0.000  | WHS=-0.248 | THS=-107.567|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 36a001f77

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7238 ; free virtual = 15300

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4232
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4232
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2bb7673dd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7236 ; free virtual = 15297

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2bb7673dd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7236 ; free virtual = 15297

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2eb62a2dd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7234 ; free virtual = 15295
Phase 4 Initial Routing | Checksum: 2eb62a2dd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 7234 ; free virtual = 15295

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1038
 Number of Nodes with overlaps = 404
 Number of Nodes with overlaps = 201
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.517 | TNS=-11.733| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 240d0bdf6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 6839 ; free virtual = 14998

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 373
 Number of Nodes with overlaps = 171
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.717 | TNS=-32.972| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2b157e7ff

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 6768 ; free virtual = 14934
Phase 5 Rip-up And Reroute | Checksum: 2b157e7ff

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 6768 ; free virtual = 14934

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25e0f0f21

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 6763 ; free virtual = 14929
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.430 | TNS=-8.253 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 25d112b79

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 6763 ; free virtual = 14928

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 25d112b79

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 6763 ; free virtual = 14928
Phase 6 Delay and Skew Optimization | Checksum: 25d112b79

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 6763 ; free virtual = 14928

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.414 | TNS=-7.733 | WHS=0.102  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1fa0827f1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 6762 ; free virtual = 14928
Phase 7 Post Hold Fix | Checksum: 1fa0827f1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 6762 ; free virtual = 14928

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.406581 %
  Global Horizontal Routing Utilization  = 0.583163 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1fa0827f1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 6762 ; free virtual = 14928

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1fa0827f1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 6762 ; free virtual = 14928

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1e0ba903b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 6761 ; free virtual = 14927

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1e0ba903b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 6765 ; free virtual = 14931

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.414 | TNS=-7.733 | WHS=0.102  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 1e0ba903b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 6765 ; free virtual = 14931
Total Elapsed time in route_design: 16.8 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 2025a5499

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 6765 ; free virtual = 14931
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 2025a5499

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 6764 ; free virtual = 14930

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 6761 ; free virtual = 14926
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3283.902 ; gain = 0.000 ; free physical = 6761 ; free virtual = 14929
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.22s |  WALL: 0.37s
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.293 ; gain = 0.000 ; free physical = 6717 ; free virtual = 14884

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.402 | TNS=-7.231 | WHS=0.104 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2a1bda5cb

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3306.297 ; gain = 8.004 ; free physical = 6665 ; free virtual = 14832

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.402 | TNS=-7.231 | WHS=0.104 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/dataReg[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf0/inner/ip/RoundingAdder/X_2_d2[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/fullReg_i_11_n_0.
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/fullReg_i_11_n_0. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/fullReg_i_11_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.372. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/fullReg_i_16_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork7/inner/control/generateBlocks[3].regblock/transmitValue_0.
INFO: [Physopt 32-663] Processed net speculator0/one_slot_break_r/inner/control/speculator0_outs_ready.  Re-placed instance speculator0/one_slot_break_r/inner/control/transmitValue_i_3__0_comp_1
INFO: [Physopt 32-952] Improved path group WNS = -0.348. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/speculator0_outs_ready.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/fork0/control/blockStopArray[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/buffer5_outs_ready.
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/buffer5_outs_ready. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/Tail[3]_i_4__0_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.187. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/Head[3]_i_3__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/fork0/control/blockStopArray[0].
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/fork0/control/blockStopArray[0]. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/fullReg_i_6_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.174. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/fullReg_i_15_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/transmitValue_i_3__1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/transmitValue_i_9_n_0.
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/transmitValue_i_9_n_0. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/transmitValue_i_9_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.042. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/Head[0]_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/transmitValue_i_8_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/spec_save_commit1/CurrEn14_out.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork4/inner/control/generateBlocks[0].regblock/transmitValue_reg_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/ctrlEnd_ready_reg_0.
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/ctrlEnd_ready_reg_0. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/outputValid_i_2__7_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.024. Path group: clk. Processed net: speculator0/one_slot_break_r/inner/control/outputValid_reg_2.
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/transmitValue_i_9_n_0. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/transmitValue_i_9_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.004. Path group: clk. Processed net: spec_save_commit0/CurrEmpty_reg_1.
INFO: [Physopt 32-710] Processed net speculator0/one_slot_break_r/inner/control/ctrlEnd_ready_reg_0. Critical path length was reduced through logic transformation on cell speculator0/one_slot_break_r/inner/control/outputValid_i_2__7_comp_1.
INFO: [Physopt 32-735] Processed net speculator0/one_slot_break_r/inner/control/outs_reg[0]_1. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.008 | TNS=0.000 | WHS=0.104 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.008 | TNS=0.000 | WHS=0.104 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3314.301 ; gain = 0.000 ; free physical = 7059 ; free virtual = 15279
Phase 2 Critical Path Optimization | Checksum: 2a1bda5cb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.301 ; gain = 16.008 ; free physical = 7059 ; free virtual = 15279
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.301 ; gain = 0.000 ; free physical = 7059 ; free virtual = 15279
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.008 | TNS=0.000 | WHS=0.104 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.410  |          7.231  |            0  |              0  |                     8  |           0  |           1  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.301 ; gain = 0.000 ; free physical = 7059 ; free virtual = 15279
Ending Physical Synthesis Task | Checksum: 1d3d8b6c4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.301 ; gain = 16.008 ; free physical = 7059 ; free virtual = 15279
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.301 ; gain = 30.398 ; free physical = 7057 ; free virtual = 15277
# report_utilization > /home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/utilization_post_pr.rpt
# report_timing > /home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/timing_post_pr.rpt
# write_checkpoint -force /home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/impl.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.309 ; gain = 0.000 ; free physical = 7049 ; free virtual = 15267
Wrote PlaceDB: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3330.309 ; gain = 0.000 ; free physical = 7045 ; free virtual = 15267
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.309 ; gain = 0.000 ; free physical = 7045 ; free virtual = 15267
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3330.309 ; gain = 0.000 ; free physical = 7041 ; free virtual = 15264
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3330.309 ; gain = 0.000 ; free physical = 7041 ; free virtual = 15264
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.309 ; gain = 0.000 ; free physical = 7040 ; free virtual = 15265
Write Physdb Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3330.309 ; gain = 0.000 ; free physical = 7040 ; free virtual = 15265
INFO: [Common 17-1381] The checkpoint '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/impl.dcp' has been generated.
# set outFile [open "/home/shundroid/dynamatic/integration-test/subdiag_fast/out_v1/synth/primitive_counts.txt" w]
# proc count_primitives {cells outFile} {
#     set primitive_counts {}
#     set total_primitive_counts 0
#     foreach cell $cells {
#         if {[get_property IS_PRIMITIVE $cell]} {
#             set group [get_property PRIMITIVE_GROUP $cell]
#             if {[dict exists $primitive_counts $group]} {
#                 dict incr $primitive_counts $group
#             } else {
#                 dict set $primitive_counts $group 1
#             }
#         } else {
#             puts "not primitive cell: $cell"
#         }
#         incr total_primitive_counts [get_property PRIMITIVE_COUNT $cell]
#     }
#     puts $outFile "Total Primitive Count: $total_primitive_counts"
#     puts $outFile $primitive_counts
#     return $primitive_counts
# }
# puts $outFile "All Primitives:"
# count_primitives [get_cells -leaf] $outFile
# puts $outFile "Spec*:"
# count_primitives [get_cells spec* -leaf] $outFile
# puts $outFile "Buffers:"
# count_primitives [get_cells buffer* -leaf] $outFile
# puts $outFile "Others:"
# count_primitives [get_cells -leaf -filter {NAME !~ "buffer*" && NAME !~ "spec*"}] $outFile
# close $outFile
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 21 21:11:18 2025...
