//
// Book, "RTL Modeling with SystemVerilog for ASIC and FPGA Design"
// by Stuart Sutherland
//
// Simulation command file
//
// Copyright 2017, Stuart Sutherland. All rights reserved.
//
// Version 1.0
//

example_03-03_port_declarations.sv
example_03-03_testbench.sv

