Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Nov 17 13:55:35 2021
| Host         : aidin-HP-Laptop-15-bs1xx running 64-bit Ubuntu 21.10
| Command      : report_timing_summary -max_paths 10 -file blink_timing_summary_routed.rpt -pb blink_timing_summary_routed.pb -rpx blink_timing_summary_routed.rpx -warn_on_violation
| Design       : blink
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

        WNS(ns)          TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints          WHS(ns)          THS(ns)  THS Failing Endpoints  THS Total Endpoints         WPWS(ns)         TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
        -------          -------  ---------------------  -------------------          -------          -------  ---------------------  -------------------         --------         --------  ----------------------  --------------------  
 2500000000.000            0.000                      0                   27            0.252            0.000                      0                   27   1250000000.000            0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)                       Period(ns)       Frequency(MHz) 
-----        ------------                       ----------       -------------- 
sys_clk_pin  {0.000 1250000000.000}             2500000000.000   0.000            


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)          TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints          WHS(ns)          THS(ns)  THS Failing Endpoints  THS Total Endpoints         WPWS(ns)         TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------          -------  ---------------------  -------------------          -------          -------  ---------------------  -------------------         --------         --------  ----------------------  --------------------  
sys_clk_pin    2500000000.000            0.000                      0                   27            0.252            0.000                      0                   27   1250000000.000            0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack 2500000000.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack 1250000000.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2500000000.000ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2500000000.000ns  (sys_clk_pin rise@2500000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.827ns (62.647%)  route 0.493ns (37.353%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 2500000000.000 - 2500000000.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X89Y116        FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDCE (Prop_fdce_C_Q)         0.456     5.766 f  counter_reg[0]/Q
                         net (fo=1, routed)           0.493     6.259    counter_reg_n_0_[0]
    SLICE_X89Y116        LUT1 (Prop_lut1_I0_O)        0.124     6.383 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.383    counter[0]_i_2_n_0
    SLICE_X89Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.630 r  counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.630    counter_reg[0]_i_1_n_7
    SLICE_X89Y116        FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  2500000000.000 2500000000.000 r  
    E3                                                0.000 2500000000.000 r  clk (IN)
                         net (fo=0)                   0.000 2500000000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 2500000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 2500000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 2500000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.589 2500000000.000    clk_IBUF_BUFG
    SLICE_X89Y116        FDCE                                         r  counter_reg[0]/C
                         clock pessimism              0.299 2500000000.000    
                         clock uncertainty           -0.035 2500000000.000    
    SLICE_X89Y116        FDCE (Setup_fdce_C_D)        0.062 2500000000.000    counter_reg[0]
  -------------------------------------------------------------------
                         required time                      2500000000.000    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                              2500000000.000    

Slack (MET) :             2500000000.000ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2500000000.000ns  (sys_clk_pin rise@2500000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 1.483ns (75.529%)  route 0.480ns (24.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 2500000000.000 - 2500000000.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X89Y116        FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDCE (Prop_fdce_C_Q)         0.456     5.766 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.247    counter_reg_n_0_[1]
    SLICE_X89Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.921 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    counter_reg[0]_i_1_n_0
    SLICE_X89Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    counter_reg[4]_i_1_n_0
    SLICE_X89Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.274 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.274    counter_reg[8]_i_1_n_5
    SLICE_X89Y118        FDCE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  2500000000.000 2500000000.000 r  
    E3                                                0.000 2500000000.000 r  clk (IN)
                         net (fo=0)                   0.000 2500000000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 2500000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 2500000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 2500000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.586 2500000000.000    clk_IBUF_BUFG
    SLICE_X89Y118        FDCE                                         r  counter_reg[10]/C
                         clock pessimism              0.275 2500000000.000    
                         clock uncertainty           -0.035 2500000000.000    
    SLICE_X89Y118        FDCE (Setup_fdce_C_D)        0.062 2500000000.000    counter_reg[10]
  -------------------------------------------------------------------
                         required time                      2500000000.000    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                              2500000000.000    

Slack (MET) :             2500000000.000ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2500000000.000ns  (sys_clk_pin rise@2500000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 2500000000.000 - 2500000000.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X89Y116        FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDCE (Prop_fdce_C_Q)         0.456     5.766 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.247    counter_reg_n_0_[1]
    SLICE_X89Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.921 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    counter_reg[0]_i_1_n_0
    SLICE_X89Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    counter_reg[4]_i_1_n_0
    SLICE_X89Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.348 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.348    counter_reg[8]_i_1_n_4
    SLICE_X89Y118        FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  2500000000.000 2500000000.000 r  
    E3                                                0.000 2500000000.000 r  clk (IN)
                         net (fo=0)                   0.000 2500000000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 2500000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 2500000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 2500000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.586 2500000000.000    clk_IBUF_BUFG
    SLICE_X89Y118        FDCE                                         r  counter_reg[11]/C
                         clock pessimism              0.275 2500000000.000    
                         clock uncertainty           -0.035 2500000000.000    
    SLICE_X89Y118        FDCE (Setup_fdce_C_D)        0.062 2500000000.000    counter_reg[11]
  -------------------------------------------------------------------
                         required time                      2500000000.000    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                              2500000000.000    

Slack (MET) :             2500000000.000ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2500000000.000ns  (sys_clk_pin rise@2500000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 2500000000.000 - 2500000000.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X89Y116        FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDCE (Prop_fdce_C_Q)         0.456     5.766 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.247    counter_reg_n_0_[1]
    SLICE_X89Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.921 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    counter_reg[0]_i_1_n_0
    SLICE_X89Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    counter_reg[4]_i_1_n_0
    SLICE_X89Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    counter_reg[8]_i_1_n_0
    SLICE_X89Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.372 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.372    counter_reg[12]_i_1_n_7
    SLICE_X89Y119        FDCE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  2500000000.000 2500000000.000 r  
    E3                                                0.000 2500000000.000 r  clk (IN)
                         net (fo=0)                   0.000 2500000000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 2500000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 2500000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 2500000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.585 2500000000.000    clk_IBUF_BUFG
    SLICE_X89Y119        FDCE                                         r  counter_reg[12]/C
                         clock pessimism              0.275 2500000000.000    
                         clock uncertainty           -0.035 2500000000.000    
    SLICE_X89Y119        FDCE (Setup_fdce_C_D)        0.062 2500000000.000    counter_reg[12]
  -------------------------------------------------------------------
                         required time                      2500000000.000    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                              2500000000.000    

Slack (MET) :             2500000000.000ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2500000000.000ns  (sys_clk_pin rise@2500000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 2500000000.000 - 2500000000.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X89Y116        FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDCE (Prop_fdce_C_Q)         0.456     5.766 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.247    counter_reg_n_0_[1]
    SLICE_X89Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.921 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    counter_reg[0]_i_1_n_0
    SLICE_X89Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    counter_reg[4]_i_1_n_0
    SLICE_X89Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    counter_reg[8]_i_1_n_0
    SLICE_X89Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.483 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.483    counter_reg[12]_i_1_n_6
    SLICE_X89Y119        FDCE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  2500000000.000 2500000000.000 r  
    E3                                                0.000 2500000000.000 r  clk (IN)
                         net (fo=0)                   0.000 2500000000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 2500000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 2500000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 2500000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.585 2500000000.000    clk_IBUF_BUFG
    SLICE_X89Y119        FDCE                                         r  counter_reg[13]/C
                         clock pessimism              0.275 2500000000.000    
                         clock uncertainty           -0.035 2500000000.000    
    SLICE_X89Y119        FDCE (Setup_fdce_C_D)        0.062 2500000000.000    counter_reg[13]
  -------------------------------------------------------------------
                         required time                      2500000000.000    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                              2500000000.000    

Slack (MET) :             2500000000.000ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2500000000.000ns  (sys_clk_pin rise@2500000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 2500000000.000 - 2500000000.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X89Y116        FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDCE (Prop_fdce_C_Q)         0.456     5.766 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.247    counter_reg_n_0_[1]
    SLICE_X89Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.921 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    counter_reg[0]_i_1_n_0
    SLICE_X89Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    counter_reg[4]_i_1_n_0
    SLICE_X89Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    counter_reg[8]_i_1_n_0
    SLICE_X89Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.388 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.388    counter_reg[12]_i_1_n_5
    SLICE_X89Y119        FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  2500000000.000 2500000000.000 r  
    E3                                                0.000 2500000000.000 r  clk (IN)
                         net (fo=0)                   0.000 2500000000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 2500000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 2500000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 2500000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.585 2500000000.000    clk_IBUF_BUFG
    SLICE_X89Y119        FDCE                                         r  counter_reg[14]/C
                         clock pessimism              0.275 2500000000.000    
                         clock uncertainty           -0.035 2500000000.000    
    SLICE_X89Y119        FDCE (Setup_fdce_C_D)        0.062 2500000000.000    counter_reg[14]
  -------------------------------------------------------------------
                         required time                      2500000000.000    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                              2500000000.000    

Slack (MET) :             2500000000.000ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2500000000.000ns  (sys_clk_pin rise@2500000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 2500000000.000 - 2500000000.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X89Y116        FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDCE (Prop_fdce_C_Q)         0.456     5.766 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.247    counter_reg_n_0_[1]
    SLICE_X89Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.921 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    counter_reg[0]_i_1_n_0
    SLICE_X89Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    counter_reg[4]_i_1_n_0
    SLICE_X89Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    counter_reg[8]_i_1_n_0
    SLICE_X89Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.462 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.462    counter_reg[12]_i_1_n_4
    SLICE_X89Y119        FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  2500000000.000 2500000000.000 r  
    E3                                                0.000 2500000000.000 r  clk (IN)
                         net (fo=0)                   0.000 2500000000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 2500000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 2500000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 2500000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.585 2500000000.000    clk_IBUF_BUFG
    SLICE_X89Y119        FDCE                                         r  counter_reg[15]/C
                         clock pessimism              0.275 2500000000.000    
                         clock uncertainty           -0.035 2500000000.000    
    SLICE_X89Y119        FDCE (Setup_fdce_C_D)        0.062 2500000000.000    counter_reg[15]
  -------------------------------------------------------------------
                         required time                      2500000000.000    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                              2500000000.000    

Slack (MET) :             2500000000.000ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2500000000.000ns  (sys_clk_pin rise@2500000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 2500000000.000 - 2500000000.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X89Y116        FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDCE (Prop_fdce_C_Q)         0.456     5.766 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.247    counter_reg_n_0_[1]
    SLICE_X89Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.921 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    counter_reg[0]_i_1_n_0
    SLICE_X89Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    counter_reg[4]_i_1_n_0
    SLICE_X89Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    counter_reg[8]_i_1_n_0
    SLICE_X89Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    counter_reg[12]_i_1_n_0
    SLICE_X89Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.486 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.486    counter_reg[16]_i_1_n_7
    SLICE_X89Y120        FDCE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  2500000000.000 2500000000.000 r  
    E3                                                0.000 2500000000.000 r  clk (IN)
                         net (fo=0)                   0.000 2500000000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 2500000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 2500000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 2500000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.585 2500000000.000    clk_IBUF_BUFG
    SLICE_X89Y120        FDCE                                         r  counter_reg[16]/C
                         clock pessimism              0.275 2500000000.000    
                         clock uncertainty           -0.035 2500000000.000    
    SLICE_X89Y120        FDCE (Setup_fdce_C_D)        0.062 2500000000.000    counter_reg[16]
  -------------------------------------------------------------------
                         required time                      2500000000.000    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                              2500000000.000    

Slack (MET) :             2500000000.000ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2500000000.000ns  (sys_clk_pin rise@2500000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 2500000000.000 - 2500000000.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X89Y116        FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDCE (Prop_fdce_C_Q)         0.456     5.766 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.247    counter_reg_n_0_[1]
    SLICE_X89Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.921 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    counter_reg[0]_i_1_n_0
    SLICE_X89Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    counter_reg[4]_i_1_n_0
    SLICE_X89Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    counter_reg[8]_i_1_n_0
    SLICE_X89Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    counter_reg[12]_i_1_n_0
    SLICE_X89Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.597 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.597    counter_reg[16]_i_1_n_6
    SLICE_X89Y120        FDCE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  2500000000.000 2500000000.000 r  
    E3                                                0.000 2500000000.000 r  clk (IN)
                         net (fo=0)                   0.000 2500000000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 2500000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 2500000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 2500000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.585 2500000000.000    clk_IBUF_BUFG
    SLICE_X89Y120        FDCE                                         r  counter_reg[17]/C
                         clock pessimism              0.275 2500000000.000    
                         clock uncertainty           -0.035 2500000000.000    
    SLICE_X89Y120        FDCE (Setup_fdce_C_D)        0.062 2500000000.000    counter_reg[17]
  -------------------------------------------------------------------
                         required time                      2500000000.000    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                              2500000000.000    

Slack (MET) :             2500000000.000ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2500000000.000ns  (sys_clk_pin rise@2500000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 2500000000.000 - 2500000000.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X89Y116        FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDCE (Prop_fdce_C_Q)         0.456     5.766 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.247    counter_reg_n_0_[1]
    SLICE_X89Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.921 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    counter_reg[0]_i_1_n_0
    SLICE_X89Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    counter_reg[4]_i_1_n_0
    SLICE_X89Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    counter_reg[8]_i_1_n_0
    SLICE_X89Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    counter_reg[12]_i_1_n_0
    SLICE_X89Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.502 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.502    counter_reg[16]_i_1_n_5
    SLICE_X89Y120        FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  2500000000.000 2500000000.000 r  
    E3                                                0.000 2500000000.000 r  clk (IN)
                         net (fo=0)                   0.000 2500000000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411 2500000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920 2500000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 2500000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.585 2500000000.000    clk_IBUF_BUFG
    SLICE_X89Y120        FDCE                                         r  counter_reg[18]/C
                         clock pessimism              0.275 2500000000.000    
                         clock uncertainty           -0.035 2500000000.000    
    SLICE_X89Y120        FDCE (Setup_fdce_C_D)        0.062 2500000000.000    counter_reg[18]
  -------------------------------------------------------------------
                         required time                      2500000000.000    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                              2500000000.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X89Y118        FDCE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDCE (Prop_fdce_C_Q)         0.141     1.654 r  counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.763    counter_reg_n_0_[11]
    SLICE_X89Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    counter_reg[8]_i_1_n_4
    SLICE_X89Y118        FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     2.029    clk_IBUF_BUFG
    SLICE_X89Y118        FDCE                                         r  counter_reg[11]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X89Y118        FDCE (Hold_fdce_C_D)         0.105     1.618    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.512    clk_IBUF_BUFG
    SLICE_X89Y119        FDCE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y119        FDCE (Prop_fdce_C_Q)         0.141     1.653 r  counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.762    counter_reg_n_0_[15]
    SLICE_X89Y119        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    counter_reg[12]_i_1_n_4
    SLICE_X89Y119        FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.028    clk_IBUF_BUFG
    SLICE_X89Y119        FDCE                                         r  counter_reg[15]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X89Y119        FDCE (Hold_fdce_C_D)         0.105     1.617    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.511    clk_IBUF_BUFG
    SLICE_X89Y120        FDCE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y120        FDCE (Prop_fdce_C_Q)         0.141     1.652 r  counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.761    counter_reg_n_0_[19]
    SLICE_X89Y120        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    counter_reg[16]_i_1_n_4
    SLICE_X89Y120        FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.027    clk_IBUF_BUFG
    SLICE_X89Y120        FDCE                                         r  counter_reg[19]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X89Y120        FDCE (Hold_fdce_C_D)         0.105     1.616    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.510    clk_IBUF_BUFG
    SLICE_X89Y121        FDCE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  counter_reg[23]/Q
                         net (fo=1, routed)           0.108     1.760    counter_reg_n_0_[23]
    SLICE_X89Y121        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    counter_reg[20]_i_1_n_4
    SLICE_X89Y121        FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     2.026    clk_IBUF_BUFG
    SLICE_X89Y121        FDCE                                         r  counter_reg[23]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X89Y121        FDCE (Hold_fdce_C_D)         0.105     1.615    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.596     1.515    clk_IBUF_BUFG
    SLICE_X89Y116        FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDCE (Prop_fdce_C_Q)         0.141     1.656 r  counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.765    counter_reg_n_0_[3]
    SLICE_X89Y116        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    counter_reg[0]_i_1_n_4
    SLICE_X89Y116        FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X89Y116        FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.515     1.515    
    SLICE_X89Y116        FDCE (Hold_fdce_C_D)         0.105     1.620    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X89Y117        FDCE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDCE (Prop_fdce_C_Q)         0.141     1.655 r  counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.764    counter_reg_n_0_[7]
    SLICE_X89Y117        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    counter_reg[4]_i_1_n_4
    SLICE_X89Y117        FDCE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     2.030    clk_IBUF_BUFG
    SLICE_X89Y117        FDCE                                         r  counter_reg[7]/C
                         clock pessimism             -0.515     1.514    
    SLICE_X89Y117        FDCE (Hold_fdce_C_D)         0.105     1.619    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.512    clk_IBUF_BUFG
    SLICE_X89Y119        FDCE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y119        FDCE (Prop_fdce_C_Q)         0.141     1.653 r  counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.759    counter_reg_n_0_[12]
    SLICE_X89Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.874 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.874    counter_reg[12]_i_1_n_7
    SLICE_X89Y119        FDCE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.028    clk_IBUF_BUFG
    SLICE_X89Y119        FDCE                                         r  counter_reg[12]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X89Y119        FDCE (Hold_fdce_C_D)         0.105     1.617    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.510    clk_IBUF_BUFG
    SLICE_X89Y121        FDCE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  counter_reg[20]/Q
                         net (fo=1, routed)           0.105     1.757    counter_reg_n_0_[20]
    SLICE_X89Y121        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.872 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.872    counter_reg[20]_i_1_n_7
    SLICE_X89Y121        FDCE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     2.026    clk_IBUF_BUFG
    SLICE_X89Y121        FDCE                                         r  counter_reg[20]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X89Y121        FDCE (Hold_fdce_C_D)         0.105     1.615    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X89Y117        FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDCE (Prop_fdce_C_Q)         0.141     1.655 r  counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.761    counter_reg_n_0_[4]
    SLICE_X89Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.876 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    counter_reg[4]_i_1_n_7
    SLICE_X89Y117        FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     2.030    clk_IBUF_BUFG
    SLICE_X89Y117        FDCE                                         r  counter_reg[4]/C
                         clock pessimism             -0.515     1.514    
    SLICE_X89Y117        FDCE (Hold_fdce_C_D)         0.105     1.619    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1250000000.000ns period=2500000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X89Y118        FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDCE (Prop_fdce_C_Q)         0.141     1.654 r  counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.760    counter_reg_n_0_[8]
    SLICE_X89Y118        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.875 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.875    counter_reg[8]_i_1_n_7
    SLICE_X89Y118        FDCE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.863     2.029    clk_IBUF_BUFG
    SLICE_X89Y118        FDCE                                         r  counter_reg[8]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X89Y118        FDCE (Hold_fdce_C_D)         0.105     1.618    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1250000000.000 }
Period(ns):         2500000000.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)      Slack(ns)       Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         2500000000.000  2500000000.000  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         2500000000.000  2500000000.000  SLICE_X89Y116   counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         2500000000.000  2500000000.000  SLICE_X89Y118   counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         2500000000.000  2500000000.000  SLICE_X89Y118   counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         2500000000.000  2500000000.000  SLICE_X89Y119   counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         2500000000.000  2500000000.000  SLICE_X89Y119   counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         2500000000.000  2500000000.000  SLICE_X89Y119   counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         2500000000.000  2500000000.000  SLICE_X89Y119   counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         2500000000.000  2500000000.000  SLICE_X89Y120   counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         2500000000.000  2500000000.000  SLICE_X89Y120   counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1250000000.000  1250000000.000  SLICE_X89Y116   counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1250000000.000  1250000000.000  SLICE_X89Y116   counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1250000000.000  1250000000.000  SLICE_X89Y118   counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1250000000.000  1250000000.000  SLICE_X89Y118   counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1250000000.000  1250000000.000  SLICE_X89Y118   counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1250000000.000  1250000000.000  SLICE_X89Y118   counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1250000000.000  1250000000.000  SLICE_X89Y119   counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1250000000.000  1250000000.000  SLICE_X89Y119   counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1250000000.000  1250000000.000  SLICE_X89Y119   counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1250000000.000  1250000000.000  SLICE_X89Y119   counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1250000000.000  1250000000.000  SLICE_X89Y116   counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1250000000.000  1250000000.000  SLICE_X89Y116   counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1250000000.000  1250000000.000  SLICE_X89Y118   counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1250000000.000  1250000000.000  SLICE_X89Y118   counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1250000000.000  1250000000.000  SLICE_X89Y118   counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1250000000.000  1250000000.000  SLICE_X89Y118   counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1250000000.000  1250000000.000  SLICE_X89Y119   counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1250000000.000  1250000000.000  SLICE_X89Y119   counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1250000000.000  1250000000.000  SLICE_X89Y119   counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1250000000.000  1250000000.000  SLICE_X89Y119   counter_reg[13]/C



