{
  "counters_bank_group_4k_interrupt_register": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 4,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "interrupt_reg0_summary",
        1,
        1
      ],
      [
        "interrupt_reg1_summary",
        2,
        1
      ],
      [
        "interrupt_reg2_summary",
        3,
        1
      ]
    ]
  },
  "counters_bank_group_4k_mem_protect_interrupt": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "counters_bank_group_4k_mem_protect_interrupt_test": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "counters_bank_group_4k_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 6,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "counters_table0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "counters_table1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "counters_table2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "counters_aux_table0_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "counters_aux_table1_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "counters_aux_table2_ecc_1b_err_interrupt_mask",
        5,
        1
      ]
    ]
  },
  "counters_bank_group_4k_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 6,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "counters_table0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "counters_table1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "counters_table2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "counters_aux_table0_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "counters_aux_table1_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "counters_aux_table2_ecc_2b_err_interrupt_mask",
        5,
        1
      ]
    ]
  },
  "counters_bank_group_4k_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 6,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "counters_table0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "counters_table1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "counters_table2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "counters_aux_table0_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "counters_aux_table1_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "counters_aux_table2_ecc_1b_err_initiate",
        5,
        1
      ]
    ]
  },
  "counters_bank_group_4k_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 6,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "counters_table0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "counters_table1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "counters_table2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "counters_aux_table0_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "counters_aux_table1_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "counters_aux_table2_ecc_2b_err_initiate",
        5,
        1
      ]
    ]
  },
  "counters_bank_group_4k_mem_protect_err_status": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 6,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "counters_table0_err_int",
        0,
        1
      ],
      [
        "counters_table1_err_int",
        1,
        1
      ],
      [
        "counters_table2_err_int",
        2,
        1
      ],
      [
        "counters_aux_table0_err_int",
        3,
        1
      ],
      [
        "counters_aux_table1_err_int",
        4,
        1
      ],
      [
        "counters_aux_table2_err_int",
        5,
        1
      ]
    ]
  },
  "counters_bank_group_4k_selected_ser_error_info": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 13,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        11
      ],
      [
        "mem_err_type",
        11,
        2
      ]
    ]
  },
  "counters_bank_group_4k_ser_error_debug_configuration": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 4,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        3
      ],
      [
        "reset_memory_errors",
        3,
        1
      ]
    ]
  },
  "counters_bank_group_4k_ecc_1b_err_debug": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "counters_bank_group_4k_ecc_2b_err_debug": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "counters_bank_group_4k_mbist_pass_status": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 12,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        12
      ]
    ]
  },
  "counters_bank_group_4k_mbist_fail_status": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 12,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        12
      ]
    ]
  },
  "counters_bank_group_4k_counter_timer": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "counters_bank_group_4k_counter_timer_trigger_reg": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "counters_bank_group_4k_memory_access_timeout": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "counters_bank_group_4k_broadcast_config_reg": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "counters_bank_group_4k_memory_prot_bypass": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "counters_bank_group_4k_soft_reset_configuration": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "counters_bank_group_4k_mbist_configuration": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "counters_bank_group_4k_power_down_configuration": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "counters_bank_group_4k_spare_reg": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "counters_bank_group_4k_pmro_ctrl": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "counters_bank_group_4k_pmro_status": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "counters_bank_group_4k_mirror_bus_conf_reg": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "counters_bank_group_4k_mirror_bus_status": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "counters_bank_group_4k_device_time_offset_cfg": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "counters_bank_group_4k_bank_config": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 24,
    "desc": "Configurations per bank",
    "fields": [
      [
        "bank_slice_allocation",
        0,
        3
      ],
      [
        "bank_pipe_client_allocation",
        3,
        2
      ],
      [
        "cpu_read_cc_wait_before_create_bubble",
        5,
        6
      ],
      [
        "wraparound",
        11,
        1
      ],
      [
        "ignore_pd_compensation",
        12,
        1
      ],
      [
        "compensation",
        13,
        7
      ],
      [
        "bank_counter_type",
        20,
        2
      ],
      [
        "reset_on_max_counter_read",
        22,
        1
      ],
      [
        "lm_count_and_read",
        23,
        1
      ]
    ]
  },
  "counters_bank_group_4k_bank_interrupt_config": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 64,
    "desc": "Bank interrupt configuration",
    "fields": [
      [
        "max_counter_interrupt_threshold",
        0,
        64
      ]
    ]
  },
  "counters_bank_group_4k_interrupt_reg": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 3,
    "desc": "Bank interrupt register",
    "fields": [
      [
        "max_counter_crossed_threshold",
        0,
        1
      ],
      [
        "pd_config_mismatch",
        1,
        1
      ],
      [
        "lm_result_fifo_overflow",
        2,
        1
      ]
    ]
  },
  "counters_bank_group_4k_interrupt_reg_mask": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 3,
    "desc": "This register masks InterruptReg[3] interrupt register",
    "fields": [
      [
        "max_counter_crossed_threshold_mask",
        0,
        1
      ],
      [
        "pd_config_mismatch_mask",
        1,
        1
      ],
      [
        "lm_result_fifo_overflow_mask",
        2,
        1
      ]
    ]
  },
  "counters_bank_group_4k_interrupt_reg_test": {
    "type": "register",
    "block": "counters_bank_group_4k",
    "width": 3,
    "desc": "This register tests InterruptReg[3] interrupt register",
    "fields": [
      [
        "max_counter_crossed_threshold_test",
        0,
        1
      ],
      [
        "pd_config_mismatch_test",
        1,
        1
      ],
      [
        "lm_result_fifo_overflow_test",
        2,
        1
      ]
    ]
  },
  "counters_bank_group_4k_counters_table": {
    "type": "memory",
    "block": "counters_bank_group_4k",
    "width": 128,
    "desc": "The counters' data - fields' description is for 29b PC + 35b BC counter type Each entry holds data for 1, 2 or 4 counters depending on BankCounterType configuration: 128b counter type (64b PC + 64b BC) - 1 counter per entry 64b counter types - 2 counters per entry 32b PC counter type - 4 counters per entry",
    "fields": [
      [
        "packet_count0",
        0,
        29
      ],
      [
        "byte_count0",
        29,
        35
      ],
      [
        "packet_count1",
        64,
        29
      ],
      [
        "byte_count1",
        93,
        35
      ]
    ]
  },
  "counters_bank_group_4k_counters_aux_table": {
    "type": "memory",
    "block": "counters_bank_group_4k",
    "width": 32,
    "desc": "Auxiliary counters data - reset bit This is a bitmap where according to configuration: 64b counter types - each bit represents one counter 32b PC counter type - each bit represents two counters 128b counter type (64b PC + 64b BC) - each second bit represents one counter, only lower one used (i.e. bit 0 represents counter \\#0, bit 1 is unused, bit 2 represents counter \\#1, bit 3 is unused etc.)",
    "fields": [
      [
        "reset_bit",
        0,
        32
      ]
    ]
  },
  "filb_slice5_interrupt_register": {
    "type": "register",
    "block": "filb_slice5",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "general_interrupt_register_summary",
        1,
        1
      ]
    ]
  },
  "filb_slice5_mem_protect_interrupt": {
    "type": "register",
    "block": "filb_slice5",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "filb_slice5_mem_protect_interrupt_test": {
    "type": "register",
    "block": "filb_slice5",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "filb_slice5_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "filb_slice5",
    "width": 1,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "voq_mapping_ecc_1b_err_interrupt_mask",
        0,
        1
      ]
    ]
  },
  "filb_slice5_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "filb_slice5",
    "width": 1,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "voq_mapping_ecc_2b_err_interrupt_mask",
        0,
        1
      ]
    ]
  },
  "filb_slice5_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "filb_slice5",
    "width": 1,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "voq_mapping_ecc_1b_err_initiate",
        0,
        1
      ]
    ]
  },
  "filb_slice5_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "filb_slice5",
    "width": 1,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "voq_mapping_ecc_2b_err_initiate",
        0,
        1
      ]
    ]
  },
  "filb_slice5_mem_protect_err_status": {
    "type": "register",
    "block": "filb_slice5",
    "width": 1,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "voq_mapping_err_int",
        0,
        1
      ]
    ]
  },
  "filb_slice5_selected_ser_error_info": {
    "type": "register",
    "block": "filb_slice5",
    "width": 17,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        15
      ],
      [
        "mem_err_type",
        15,
        2
      ]
    ]
  },
  "filb_slice5_ser_error_debug_configuration": {
    "type": "register",
    "block": "filb_slice5",
    "width": 2,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        1
      ],
      [
        "reset_memory_errors",
        1,
        1
      ]
    ]
  },
  "filb_slice5_ecc_1b_err_debug": {
    "type": "register",
    "block": "filb_slice5",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "filb_slice5_ecc_2b_err_debug": {
    "type": "register",
    "block": "filb_slice5",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "filb_slice5_mbist_pass_status": {
    "type": "register",
    "block": "filb_slice5",
    "width": 6,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        6
      ]
    ]
  },
  "filb_slice5_mbist_fail_status": {
    "type": "register",
    "block": "filb_slice5",
    "width": 6,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        6
      ]
    ]
  },
  "filb_slice5_counter_timer": {
    "type": "register",
    "block": "filb_slice5",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "filb_slice5_counter_timer_trigger_reg": {
    "type": "register",
    "block": "filb_slice5",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "filb_slice5_memory_access_timeout": {
    "type": "register",
    "block": "filb_slice5",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "filb_slice5_broadcast_config_reg": {
    "type": "register",
    "block": "filb_slice5",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "filb_slice5_memory_prot_bypass": {
    "type": "register",
    "block": "filb_slice5",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "filb_slice5_soft_reset_configuration": {
    "type": "register",
    "block": "filb_slice5",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "filb_slice5_mbist_configuration": {
    "type": "register",
    "block": "filb_slice5",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "filb_slice5_power_down_configuration": {
    "type": "register",
    "block": "filb_slice5",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "filb_slice5_spare_reg": {
    "type": "register",
    "block": "filb_slice5",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "filb_slice5_pmro_ctrl": {
    "type": "register",
    "block": "filb_slice5",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "filb_slice5_pmro_status": {
    "type": "register",
    "block": "filb_slice5",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "filb_slice5_mirror_bus_conf_reg": {
    "type": "register",
    "block": "filb_slice5",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "filb_slice5_mirror_bus_status": {
    "type": "register",
    "block": "filb_slice5",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "filb_slice5_device_time_offset_cfg": {
    "type": "register",
    "block": "filb_slice5",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "filb_slice5_general_interrupt_register": {
    "type": "register",
    "block": "filb_slice5",
    "width": 1,
    "desc": "Interrupt",
    "fields": [
      [
        "fabric_blocking_intr",
        0,
        1
      ]
    ]
  },
  "filb_slice5_general_interrupt_register_mask": {
    "type": "register",
    "block": "filb_slice5",
    "width": 1,
    "desc": "This register masks GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "fabric_blocking_intr_mask",
        0,
        1
      ]
    ]
  },
  "filb_slice5_general_interrupt_register_test": {
    "type": "register",
    "block": "filb_slice5",
    "width": 1,
    "desc": "This register tests GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "fabric_blocking_intr_test",
        0,
        1
      ]
    ]
  },
  "filb_slice5_status_reg": {
    "type": "register",
    "block": "filb_slice5",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "init_done",
        0,
        1
      ]
    ]
  },
  "filb_slice5_fifos_debug_reg": {
    "type": "register",
    "block": "filb_slice5",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "slb_cmd_fifo_count",
        0,
        4
      ]
    ]
  },
  "filb_slice5_last_in_pd": {
    "type": "register",
    "block": "filb_slice5",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "last_incoming_pd",
        0,
        32
      ]
    ]
  },
  "filb_slice5_debug_conf": {
    "type": "register",
    "block": "filb_slice5",
    "width": 3,
    "desc": "",
    "fields": [
      [
        "pd_mux_sel",
        0,
        3
      ]
    ]
  },
  "filb_slice5_slice_mode_reg": {
    "type": "register",
    "block": "filb_slice5",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "slice_mode",
        0,
        4
      ]
    ]
  },
  "filb_slice5_general_conf_reg": {
    "type": "register",
    "block": "filb_slice5",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "source_interface_demux",
        0,
        1
      ],
      [
        "fabric56links_mode",
        1,
        1
      ]
    ]
  },
  "filb_slice5_slices_reg": {
    "type": "register",
    "block": "filb_slice5",
    "width": 6,
    "desc": "",
    "fields": [
      [
        "num_of_nwk_slices",
        0,
        3
      ],
      [
        "num_of_fabric_slices",
        3,
        3
      ]
    ]
  },
  "filb_slice5_packing_reg": {
    "type": "register",
    "block": "filb_slice5",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "packing_timeout",
        0,
        8
      ]
    ]
  },
  "filb_slice5_slb_reg": {
    "type": "register",
    "block": "filb_slice5",
    "width": 66,
    "desc": "",
    "fields": [
      [
        "slb_timer_resolution",
        0,
        20
      ],
      [
        "close_prev_seg_gap",
        20,
        9
      ],
      [
        "switch_on_fc_th",
        29,
        9
      ],
      [
        "switch_with_eos_th",
        38,
        9
      ],
      [
        "switch_no_eos_th",
        47,
        9
      ],
      [
        "flow_control_time",
        56,
        9
      ],
      [
        "congestion_exp_fc_en",
        65,
        1
      ]
    ]
  },
  "filb_slice5_voq_mapping": {
    "type": "memory",
    "block": "filb_slice5",
    "width": 26,
    "desc": "Voq Mapping Data",
    "fields": [
      [
        "dest_dev",
        0,
        9
      ],
      [
        "dest_slice",
        9,
        3
      ],
      [
        "dest_oq",
        12,
        9
      ],
      [
        "snr_plb_ss2dd",
        21,
        4
      ],
      [
        "packing_eligible",
        25,
        1
      ]
    ]
  },
  "ifgb_interrupt_register": {
    "type": "register",
    "block": "ifgb",
    "width": 4,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "ifg_interrupt_summary_summary",
        1,
        1
      ],
      [
        "ifgb_interrupt_reg_summary",
        2,
        1
      ],
      [
        "tx_tsf_ovf_interrupt_reg_summary",
        3,
        1
      ]
    ]
  },
  "ifgb_mem_protect_interrupt": {
    "type": "register",
    "block": "ifgb",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "ifgb_mem_protect_interrupt_test": {
    "type": "register",
    "block": "ifgb",
    "width": 3,
    "desc": "ECC/Parity Interrupt test register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "ifgb_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "ifgb",
    "width": 73,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "tx_data_mem0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "tx_data_mem1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "tx_data_mem2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "tx_data_mem3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "tx_data_mem4_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "tx_data_mem5_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "tx_data_mem6_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "tx_data_mem7_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "tx_data_mem8_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "tx_data_mem9_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "tx_data_mem10_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "tx_data_mem11_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "tx_data_mem12_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "tx_data_mem13_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "tx_data_mem14_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "tx_data_mem15_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "tx_data_mem16_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "tx_data_mem17_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "tx_data_mem18_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "tx_data_mem19_ecc_1b_err_interrupt_mask",
        19,
        1
      ],
      [
        "tx_data_mem20_ecc_1b_err_interrupt_mask",
        20,
        1
      ],
      [
        "tx_data_mem21_ecc_1b_err_interrupt_mask",
        21,
        1
      ],
      [
        "tx_data_mem22_ecc_1b_err_interrupt_mask",
        22,
        1
      ],
      [
        "tx_data_mem23_ecc_1b_err_interrupt_mask",
        23,
        1
      ],
      [
        "tx_desc_mem00_ecc_1b_err_interrupt_mask",
        24,
        1
      ],
      [
        "tx_desc_mem01_ecc_1b_err_interrupt_mask",
        25,
        1
      ],
      [
        "tx_desc_mem1_ecc_1b_err_interrupt_mask",
        26,
        1
      ],
      [
        "rx_data_mem0_ecc_1b_err_interrupt_mask",
        27,
        1
      ],
      [
        "rx_data_mem1_ecc_1b_err_interrupt_mask",
        28,
        1
      ],
      [
        "rx_data_mem2_ecc_1b_err_interrupt_mask",
        29,
        1
      ],
      [
        "rx_data_mem3_ecc_1b_err_interrupt_mask",
        30,
        1
      ],
      [
        "rx_data_mem4_ecc_1b_err_interrupt_mask",
        31,
        1
      ],
      [
        "rx_data_mem5_ecc_1b_err_interrupt_mask",
        32,
        1
      ],
      [
        "rx_data_mem6_ecc_1b_err_interrupt_mask",
        33,
        1
      ],
      [
        "rx_data_mem7_ecc_1b_err_interrupt_mask",
        34,
        1
      ],
      [
        "rx_data_mem8_ecc_1b_err_interrupt_mask",
        35,
        1
      ],
      [
        "rx_data_mem9_ecc_1b_err_interrupt_mask",
        36,
        1
      ],
      [
        "rx_data_mem10_ecc_1b_err_interrupt_mask",
        37,
        1
      ],
      [
        "rx_data_mem11_ecc_1b_err_interrupt_mask",
        38,
        1
      ],
      [
        "rx_data_mem12_ecc_1b_err_interrupt_mask",
        39,
        1
      ],
      [
        "rx_data_mem13_ecc_1b_err_interrupt_mask",
        40,
        1
      ],
      [
        "rx_data_mem14_ecc_1b_err_interrupt_mask",
        41,
        1
      ],
      [
        "rx_data_mem15_ecc_1b_err_interrupt_mask",
        42,
        1
      ],
      [
        "rx_desc_mem0_ecc_1b_err_interrupt_mask",
        43,
        1
      ],
      [
        "rx_desc_mem1_ecc_1b_err_interrupt_mask",
        44,
        1
      ],
      [
        "rra_mem0_ecc_1b_err_interrupt_mask",
        45,
        1
      ],
      [
        "rra_mem1_ecc_1b_err_interrupt_mask",
        46,
        1
      ],
      [
        "rra_mem2_ecc_1b_err_interrupt_mask",
        47,
        1
      ],
      [
        "rra_mem3_ecc_1b_err_interrupt_mask",
        48,
        1
      ],
      [
        "rra_mem4_ecc_1b_err_interrupt_mask",
        49,
        1
      ],
      [
        "rra_mem5_ecc_1b_err_interrupt_mask",
        50,
        1
      ],
      [
        "rra_mem6_ecc_1b_err_interrupt_mask",
        51,
        1
      ],
      [
        "rra_mem7_ecc_1b_err_interrupt_mask",
        52,
        1
      ],
      [
        "rra_mem8_ecc_1b_err_interrupt_mask",
        53,
        1
      ],
      [
        "rra_mem9_ecc_1b_err_interrupt_mask",
        54,
        1
      ],
      [
        "rra_mem10_ecc_1b_err_interrupt_mask",
        55,
        1
      ],
      [
        "rra_mem11_ecc_1b_err_interrupt_mask",
        56,
        1
      ],
      [
        "rra_mem12_ecc_1b_err_interrupt_mask",
        57,
        1
      ],
      [
        "rra_mem13_ecc_1b_err_interrupt_mask",
        58,
        1
      ],
      [
        "rra_mem14_ecc_1b_err_interrupt_mask",
        59,
        1
      ],
      [
        "rra_mem15_ecc_1b_err_interrupt_mask",
        60,
        1
      ],
      [
        "rra_mem16_ecc_1b_err_interrupt_mask",
        61,
        1
      ],
      [
        "rra_mem17_ecc_1b_err_interrupt_mask",
        62,
        1
      ],
      [
        "inbi_mem0_ecc_1b_err_interrupt_mask",
        63,
        1
      ],
      [
        "inbi_mem1_ecc_1b_err_interrupt_mask",
        64,
        1
      ],
      [
        "rcy_data_mem0_ecc_1b_err_interrupt_mask",
        65,
        1
      ],
      [
        "rcy_data_mem1_ecc_1b_err_interrupt_mask",
        66,
        1
      ],
      [
        "rcy_data_mem2_ecc_1b_err_interrupt_mask",
        67,
        1
      ],
      [
        "rcy_data_mem3_ecc_1b_err_interrupt_mask",
        68,
        1
      ],
      [
        "rcy_data_mem4_ecc_1b_err_interrupt_mask",
        69,
        1
      ],
      [
        "rcy_data_mem5_ecc_1b_err_interrupt_mask",
        70,
        1
      ],
      [
        "rcy_desc_mem_ecc_1b_err_interrupt_mask",
        71,
        1
      ],
      [
        "instru_hist_mem_ecc_1b_err_interrupt_mask",
        72,
        1
      ]
    ]
  },
  "ifgb_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "ifgb",
    "width": 73,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "tx_data_mem0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "tx_data_mem1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "tx_data_mem2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "tx_data_mem3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "tx_data_mem4_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "tx_data_mem5_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "tx_data_mem6_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "tx_data_mem7_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "tx_data_mem8_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "tx_data_mem9_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "tx_data_mem10_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "tx_data_mem11_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "tx_data_mem12_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "tx_data_mem13_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "tx_data_mem14_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "tx_data_mem15_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "tx_data_mem16_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "tx_data_mem17_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "tx_data_mem18_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "tx_data_mem19_ecc_2b_err_interrupt_mask",
        19,
        1
      ],
      [
        "tx_data_mem20_ecc_2b_err_interrupt_mask",
        20,
        1
      ],
      [
        "tx_data_mem21_ecc_2b_err_interrupt_mask",
        21,
        1
      ],
      [
        "tx_data_mem22_ecc_2b_err_interrupt_mask",
        22,
        1
      ],
      [
        "tx_data_mem23_ecc_2b_err_interrupt_mask",
        23,
        1
      ],
      [
        "tx_desc_mem00_ecc_2b_err_interrupt_mask",
        24,
        1
      ],
      [
        "tx_desc_mem01_ecc_2b_err_interrupt_mask",
        25,
        1
      ],
      [
        "tx_desc_mem1_ecc_2b_err_interrupt_mask",
        26,
        1
      ],
      [
        "rx_data_mem0_ecc_2b_err_interrupt_mask",
        27,
        1
      ],
      [
        "rx_data_mem1_ecc_2b_err_interrupt_mask",
        28,
        1
      ],
      [
        "rx_data_mem2_ecc_2b_err_interrupt_mask",
        29,
        1
      ],
      [
        "rx_data_mem3_ecc_2b_err_interrupt_mask",
        30,
        1
      ],
      [
        "rx_data_mem4_ecc_2b_err_interrupt_mask",
        31,
        1
      ],
      [
        "rx_data_mem5_ecc_2b_err_interrupt_mask",
        32,
        1
      ],
      [
        "rx_data_mem6_ecc_2b_err_interrupt_mask",
        33,
        1
      ],
      [
        "rx_data_mem7_ecc_2b_err_interrupt_mask",
        34,
        1
      ],
      [
        "rx_data_mem8_ecc_2b_err_interrupt_mask",
        35,
        1
      ],
      [
        "rx_data_mem9_ecc_2b_err_interrupt_mask",
        36,
        1
      ],
      [
        "rx_data_mem10_ecc_2b_err_interrupt_mask",
        37,
        1
      ],
      [
        "rx_data_mem11_ecc_2b_err_interrupt_mask",
        38,
        1
      ],
      [
        "rx_data_mem12_ecc_2b_err_interrupt_mask",
        39,
        1
      ],
      [
        "rx_data_mem13_ecc_2b_err_interrupt_mask",
        40,
        1
      ],
      [
        "rx_data_mem14_ecc_2b_err_interrupt_mask",
        41,
        1
      ],
      [
        "rx_data_mem15_ecc_2b_err_interrupt_mask",
        42,
        1
      ],
      [
        "rx_desc_mem0_ecc_2b_err_interrupt_mask",
        43,
        1
      ],
      [
        "rx_desc_mem1_ecc_2b_err_interrupt_mask",
        44,
        1
      ],
      [
        "rra_mem0_ecc_2b_err_interrupt_mask",
        45,
        1
      ],
      [
        "rra_mem1_ecc_2b_err_interrupt_mask",
        46,
        1
      ],
      [
        "rra_mem2_ecc_2b_err_interrupt_mask",
        47,
        1
      ],
      [
        "rra_mem3_ecc_2b_err_interrupt_mask",
        48,
        1
      ],
      [
        "rra_mem4_ecc_2b_err_interrupt_mask",
        49,
        1
      ],
      [
        "rra_mem5_ecc_2b_err_interrupt_mask",
        50,
        1
      ],
      [
        "rra_mem6_ecc_2b_err_interrupt_mask",
        51,
        1
      ],
      [
        "rra_mem7_ecc_2b_err_interrupt_mask",
        52,
        1
      ],
      [
        "rra_mem8_ecc_2b_err_interrupt_mask",
        53,
        1
      ],
      [
        "rra_mem9_ecc_2b_err_interrupt_mask",
        54,
        1
      ],
      [
        "rra_mem10_ecc_2b_err_interrupt_mask",
        55,
        1
      ],
      [
        "rra_mem11_ecc_2b_err_interrupt_mask",
        56,
        1
      ],
      [
        "rra_mem12_ecc_2b_err_interrupt_mask",
        57,
        1
      ],
      [
        "rra_mem13_ecc_2b_err_interrupt_mask",
        58,
        1
      ],
      [
        "rra_mem14_ecc_2b_err_interrupt_mask",
        59,
        1
      ],
      [
        "rra_mem15_ecc_2b_err_interrupt_mask",
        60,
        1
      ],
      [
        "rra_mem16_ecc_2b_err_interrupt_mask",
        61,
        1
      ],
      [
        "rra_mem17_ecc_2b_err_interrupt_mask",
        62,
        1
      ],
      [
        "inbi_mem0_ecc_2b_err_interrupt_mask",
        63,
        1
      ],
      [
        "inbi_mem1_ecc_2b_err_interrupt_mask",
        64,
        1
      ],
      [
        "rcy_data_mem0_ecc_2b_err_interrupt_mask",
        65,
        1
      ],
      [
        "rcy_data_mem1_ecc_2b_err_interrupt_mask",
        66,
        1
      ],
      [
        "rcy_data_mem2_ecc_2b_err_interrupt_mask",
        67,
        1
      ],
      [
        "rcy_data_mem3_ecc_2b_err_interrupt_mask",
        68,
        1
      ],
      [
        "rcy_data_mem4_ecc_2b_err_interrupt_mask",
        69,
        1
      ],
      [
        "rcy_data_mem5_ecc_2b_err_interrupt_mask",
        70,
        1
      ],
      [
        "rcy_desc_mem_ecc_2b_err_interrupt_mask",
        71,
        1
      ],
      [
        "instru_hist_mem_ecc_2b_err_interrupt_mask",
        72,
        1
      ]
    ]
  },
  "ifgb_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "ifgb",
    "width": 73,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "tx_data_mem0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "tx_data_mem1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "tx_data_mem2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "tx_data_mem3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "tx_data_mem4_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "tx_data_mem5_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "tx_data_mem6_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "tx_data_mem7_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "tx_data_mem8_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "tx_data_mem9_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "tx_data_mem10_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "tx_data_mem11_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "tx_data_mem12_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "tx_data_mem13_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "tx_data_mem14_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "tx_data_mem15_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "tx_data_mem16_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "tx_data_mem17_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "tx_data_mem18_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "tx_data_mem19_ecc_1b_err_initiate",
        19,
        1
      ],
      [
        "tx_data_mem20_ecc_1b_err_initiate",
        20,
        1
      ],
      [
        "tx_data_mem21_ecc_1b_err_initiate",
        21,
        1
      ],
      [
        "tx_data_mem22_ecc_1b_err_initiate",
        22,
        1
      ],
      [
        "tx_data_mem23_ecc_1b_err_initiate",
        23,
        1
      ],
      [
        "tx_desc_mem00_ecc_1b_err_initiate",
        24,
        1
      ],
      [
        "tx_desc_mem01_ecc_1b_err_initiate",
        25,
        1
      ],
      [
        "tx_desc_mem1_ecc_1b_err_initiate",
        26,
        1
      ],
      [
        "rx_data_mem0_ecc_1b_err_initiate",
        27,
        1
      ],
      [
        "rx_data_mem1_ecc_1b_err_initiate",
        28,
        1
      ],
      [
        "rx_data_mem2_ecc_1b_err_initiate",
        29,
        1
      ],
      [
        "rx_data_mem3_ecc_1b_err_initiate",
        30,
        1
      ],
      [
        "rx_data_mem4_ecc_1b_err_initiate",
        31,
        1
      ],
      [
        "rx_data_mem5_ecc_1b_err_initiate",
        32,
        1
      ],
      [
        "rx_data_mem6_ecc_1b_err_initiate",
        33,
        1
      ],
      [
        "rx_data_mem7_ecc_1b_err_initiate",
        34,
        1
      ],
      [
        "rx_data_mem8_ecc_1b_err_initiate",
        35,
        1
      ],
      [
        "rx_data_mem9_ecc_1b_err_initiate",
        36,
        1
      ],
      [
        "rx_data_mem10_ecc_1b_err_initiate",
        37,
        1
      ],
      [
        "rx_data_mem11_ecc_1b_err_initiate",
        38,
        1
      ],
      [
        "rx_data_mem12_ecc_1b_err_initiate",
        39,
        1
      ],
      [
        "rx_data_mem13_ecc_1b_err_initiate",
        40,
        1
      ],
      [
        "rx_data_mem14_ecc_1b_err_initiate",
        41,
        1
      ],
      [
        "rx_data_mem15_ecc_1b_err_initiate",
        42,
        1
      ],
      [
        "rx_desc_mem0_ecc_1b_err_initiate",
        43,
        1
      ],
      [
        "rx_desc_mem1_ecc_1b_err_initiate",
        44,
        1
      ],
      [
        "rra_mem0_ecc_1b_err_initiate",
        45,
        1
      ],
      [
        "rra_mem1_ecc_1b_err_initiate",
        46,
        1
      ],
      [
        "rra_mem2_ecc_1b_err_initiate",
        47,
        1
      ],
      [
        "rra_mem3_ecc_1b_err_initiate",
        48,
        1
      ],
      [
        "rra_mem4_ecc_1b_err_initiate",
        49,
        1
      ],
      [
        "rra_mem5_ecc_1b_err_initiate",
        50,
        1
      ],
      [
        "rra_mem6_ecc_1b_err_initiate",
        51,
        1
      ],
      [
        "rra_mem7_ecc_1b_err_initiate",
        52,
        1
      ],
      [
        "rra_mem8_ecc_1b_err_initiate",
        53,
        1
      ],
      [
        "rra_mem9_ecc_1b_err_initiate",
        54,
        1
      ],
      [
        "rra_mem10_ecc_1b_err_initiate",
        55,
        1
      ],
      [
        "rra_mem11_ecc_1b_err_initiate",
        56,
        1
      ],
      [
        "rra_mem12_ecc_1b_err_initiate",
        57,
        1
      ],
      [
        "rra_mem13_ecc_1b_err_initiate",
        58,
        1
      ],
      [
        "rra_mem14_ecc_1b_err_initiate",
        59,
        1
      ],
      [
        "rra_mem15_ecc_1b_err_initiate",
        60,
        1
      ],
      [
        "rra_mem16_ecc_1b_err_initiate",
        61,
        1
      ],
      [
        "rra_mem17_ecc_1b_err_initiate",
        62,
        1
      ],
      [
        "inbi_mem0_ecc_1b_err_initiate",
        63,
        1
      ],
      [
        "inbi_mem1_ecc_1b_err_initiate",
        64,
        1
      ],
      [
        "rcy_data_mem0_ecc_1b_err_initiate",
        65,
        1
      ],
      [
        "rcy_data_mem1_ecc_1b_err_initiate",
        66,
        1
      ],
      [
        "rcy_data_mem2_ecc_1b_err_initiate",
        67,
        1
      ],
      [
        "rcy_data_mem3_ecc_1b_err_initiate",
        68,
        1
      ],
      [
        "rcy_data_mem4_ecc_1b_err_initiate",
        69,
        1
      ],
      [
        "rcy_data_mem5_ecc_1b_err_initiate",
        70,
        1
      ],
      [
        "rcy_desc_mem_ecc_1b_err_initiate",
        71,
        1
      ],
      [
        "instru_hist_mem_ecc_1b_err_initiate",
        72,
        1
      ]
    ]
  },
  "ifgb_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "ifgb",
    "width": 73,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "tx_data_mem0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "tx_data_mem1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "tx_data_mem2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "tx_data_mem3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "tx_data_mem4_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "tx_data_mem5_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "tx_data_mem6_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "tx_data_mem7_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "tx_data_mem8_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "tx_data_mem9_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "tx_data_mem10_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "tx_data_mem11_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "tx_data_mem12_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "tx_data_mem13_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "tx_data_mem14_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "tx_data_mem15_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "tx_data_mem16_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "tx_data_mem17_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "tx_data_mem18_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "tx_data_mem19_ecc_2b_err_initiate",
        19,
        1
      ],
      [
        "tx_data_mem20_ecc_2b_err_initiate",
        20,
        1
      ],
      [
        "tx_data_mem21_ecc_2b_err_initiate",
        21,
        1
      ],
      [
        "tx_data_mem22_ecc_2b_err_initiate",
        22,
        1
      ],
      [
        "tx_data_mem23_ecc_2b_err_initiate",
        23,
        1
      ],
      [
        "tx_desc_mem00_ecc_2b_err_initiate",
        24,
        1
      ],
      [
        "tx_desc_mem01_ecc_2b_err_initiate",
        25,
        1
      ],
      [
        "tx_desc_mem1_ecc_2b_err_initiate",
        26,
        1
      ],
      [
        "rx_data_mem0_ecc_2b_err_initiate",
        27,
        1
      ],
      [
        "rx_data_mem1_ecc_2b_err_initiate",
        28,
        1
      ],
      [
        "rx_data_mem2_ecc_2b_err_initiate",
        29,
        1
      ],
      [
        "rx_data_mem3_ecc_2b_err_initiate",
        30,
        1
      ],
      [
        "rx_data_mem4_ecc_2b_err_initiate",
        31,
        1
      ],
      [
        "rx_data_mem5_ecc_2b_err_initiate",
        32,
        1
      ],
      [
        "rx_data_mem6_ecc_2b_err_initiate",
        33,
        1
      ],
      [
        "rx_data_mem7_ecc_2b_err_initiate",
        34,
        1
      ],
      [
        "rx_data_mem8_ecc_2b_err_initiate",
        35,
        1
      ],
      [
        "rx_data_mem9_ecc_2b_err_initiate",
        36,
        1
      ],
      [
        "rx_data_mem10_ecc_2b_err_initiate",
        37,
        1
      ],
      [
        "rx_data_mem11_ecc_2b_err_initiate",
        38,
        1
      ],
      [
        "rx_data_mem12_ecc_2b_err_initiate",
        39,
        1
      ],
      [
        "rx_data_mem13_ecc_2b_err_initiate",
        40,
        1
      ],
      [
        "rx_data_mem14_ecc_2b_err_initiate",
        41,
        1
      ],
      [
        "rx_data_mem15_ecc_2b_err_initiate",
        42,
        1
      ],
      [
        "rx_desc_mem0_ecc_2b_err_initiate",
        43,
        1
      ],
      [
        "rx_desc_mem1_ecc_2b_err_initiate",
        44,
        1
      ],
      [
        "rra_mem0_ecc_2b_err_initiate",
        45,
        1
      ],
      [
        "rra_mem1_ecc_2b_err_initiate",
        46,
        1
      ],
      [
        "rra_mem2_ecc_2b_err_initiate",
        47,
        1
      ],
      [
        "rra_mem3_ecc_2b_err_initiate",
        48,
        1
      ],
      [
        "rra_mem4_ecc_2b_err_initiate",
        49,
        1
      ],
      [
        "rra_mem5_ecc_2b_err_initiate",
        50,
        1
      ],
      [
        "rra_mem6_ecc_2b_err_initiate",
        51,
        1
      ],
      [
        "rra_mem7_ecc_2b_err_initiate",
        52,
        1
      ],
      [
        "rra_mem8_ecc_2b_err_initiate",
        53,
        1
      ],
      [
        "rra_mem9_ecc_2b_err_initiate",
        54,
        1
      ],
      [
        "rra_mem10_ecc_2b_err_initiate",
        55,
        1
      ],
      [
        "rra_mem11_ecc_2b_err_initiate",
        56,
        1
      ],
      [
        "rra_mem12_ecc_2b_err_initiate",
        57,
        1
      ],
      [
        "rra_mem13_ecc_2b_err_initiate",
        58,
        1
      ],
      [
        "rra_mem14_ecc_2b_err_initiate",
        59,
        1
      ],
      [
        "rra_mem15_ecc_2b_err_initiate",
        60,
        1
      ],
      [
        "rra_mem16_ecc_2b_err_initiate",
        61,
        1
      ],
      [
        "rra_mem17_ecc_2b_err_initiate",
        62,
        1
      ],
      [
        "inbi_mem0_ecc_2b_err_initiate",
        63,
        1
      ],
      [
        "inbi_mem1_ecc_2b_err_initiate",
        64,
        1
      ],
      [
        "rcy_data_mem0_ecc_2b_err_initiate",
        65,
        1
      ],
      [
        "rcy_data_mem1_ecc_2b_err_initiate",
        66,
        1
      ],
      [
        "rcy_data_mem2_ecc_2b_err_initiate",
        67,
        1
      ],
      [
        "rcy_data_mem3_ecc_2b_err_initiate",
        68,
        1
      ],
      [
        "rcy_data_mem4_ecc_2b_err_initiate",
        69,
        1
      ],
      [
        "rcy_data_mem5_ecc_2b_err_initiate",
        70,
        1
      ],
      [
        "rcy_desc_mem_ecc_2b_err_initiate",
        71,
        1
      ],
      [
        "instru_hist_mem_ecc_2b_err_initiate",
        72,
        1
      ]
    ]
  },
  "ifgb_mem_protect_err_status": {
    "type": "register",
    "block": "ifgb",
    "width": 73,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "tx_data_mem0_err_int",
        0,
        1
      ],
      [
        "tx_data_mem1_err_int",
        1,
        1
      ],
      [
        "tx_data_mem2_err_int",
        2,
        1
      ],
      [
        "tx_data_mem3_err_int",
        3,
        1
      ],
      [
        "tx_data_mem4_err_int",
        4,
        1
      ],
      [
        "tx_data_mem5_err_int",
        5,
        1
      ],
      [
        "tx_data_mem6_err_int",
        6,
        1
      ],
      [
        "tx_data_mem7_err_int",
        7,
        1
      ],
      [
        "tx_data_mem8_err_int",
        8,
        1
      ],
      [
        "tx_data_mem9_err_int",
        9,
        1
      ],
      [
        "tx_data_mem10_err_int",
        10,
        1
      ],
      [
        "tx_data_mem11_err_int",
        11,
        1
      ],
      [
        "tx_data_mem12_err_int",
        12,
        1
      ],
      [
        "tx_data_mem13_err_int",
        13,
        1
      ],
      [
        "tx_data_mem14_err_int",
        14,
        1
      ],
      [
        "tx_data_mem15_err_int",
        15,
        1
      ],
      [
        "tx_data_mem16_err_int",
        16,
        1
      ],
      [
        "tx_data_mem17_err_int",
        17,
        1
      ],
      [
        "tx_data_mem18_err_int",
        18,
        1
      ],
      [
        "tx_data_mem19_err_int",
        19,
        1
      ],
      [
        "tx_data_mem20_err_int",
        20,
        1
      ],
      [
        "tx_data_mem21_err_int",
        21,
        1
      ],
      [
        "tx_data_mem22_err_int",
        22,
        1
      ],
      [
        "tx_data_mem23_err_int",
        23,
        1
      ],
      [
        "tx_desc_mem00_err_int",
        24,
        1
      ],
      [
        "tx_desc_mem01_err_int",
        25,
        1
      ],
      [
        "tx_desc_mem1_err_int",
        26,
        1
      ],
      [
        "rx_data_mem0_err_int",
        27,
        1
      ],
      [
        "rx_data_mem1_err_int",
        28,
        1
      ],
      [
        "rx_data_mem2_err_int",
        29,
        1
      ],
      [
        "rx_data_mem3_err_int",
        30,
        1
      ],
      [
        "rx_data_mem4_err_int",
        31,
        1
      ],
      [
        "rx_data_mem5_err_int",
        32,
        1
      ],
      [
        "rx_data_mem6_err_int",
        33,
        1
      ],
      [
        "rx_data_mem7_err_int",
        34,
        1
      ],
      [
        "rx_data_mem8_err_int",
        35,
        1
      ],
      [
        "rx_data_mem9_err_int",
        36,
        1
      ],
      [
        "rx_data_mem10_err_int",
        37,
        1
      ],
      [
        "rx_data_mem11_err_int",
        38,
        1
      ],
      [
        "rx_data_mem12_err_int",
        39,
        1
      ],
      [
        "rx_data_mem13_err_int",
        40,
        1
      ],
      [
        "rx_data_mem14_err_int",
        41,
        1
      ],
      [
        "rx_data_mem15_err_int",
        42,
        1
      ],
      [
        "rx_desc_mem0_err_int",
        43,
        1
      ],
      [
        "rx_desc_mem1_err_int",
        44,
        1
      ],
      [
        "rra_mem0_err_int",
        45,
        1
      ],
      [
        "rra_mem1_err_int",
        46,
        1
      ],
      [
        "rra_mem2_err_int",
        47,
        1
      ],
      [
        "rra_mem3_err_int",
        48,
        1
      ],
      [
        "rra_mem4_err_int",
        49,
        1
      ],
      [
        "rra_mem5_err_int",
        50,
        1
      ],
      [
        "rra_mem6_err_int",
        51,
        1
      ],
      [
        "rra_mem7_err_int",
        52,
        1
      ],
      [
        "rra_mem8_err_int",
        53,
        1
      ],
      [
        "rra_mem9_err_int",
        54,
        1
      ],
      [
        "rra_mem10_err_int",
        55,
        1
      ],
      [
        "rra_mem11_err_int",
        56,
        1
      ],
      [
        "rra_mem12_err_int",
        57,
        1
      ],
      [
        "rra_mem13_err_int",
        58,
        1
      ],
      [
        "rra_mem14_err_int",
        59,
        1
      ],
      [
        "rra_mem15_err_int",
        60,
        1
      ],
      [
        "rra_mem16_err_int",
        61,
        1
      ],
      [
        "rra_mem17_err_int",
        62,
        1
      ],
      [
        "inbi_mem0_err_int",
        63,
        1
      ],
      [
        "inbi_mem1_err_int",
        64,
        1
      ],
      [
        "rcy_data_mem0_err_int",
        65,
        1
      ],
      [
        "rcy_data_mem1_err_int",
        66,
        1
      ],
      [
        "rcy_data_mem2_err_int",
        67,
        1
      ],
      [
        "rcy_data_mem3_err_int",
        68,
        1
      ],
      [
        "rcy_data_mem4_err_int",
        69,
        1
      ],
      [
        "rcy_data_mem5_err_int",
        70,
        1
      ],
      [
        "rcy_desc_mem_err_int",
        71,
        1
      ],
      [
        "instru_hist_mem_err_int",
        72,
        1
      ]
    ]
  },
  "ifgb_selected_ser_error_info": {
    "type": "register",
    "block": "ifgb",
    "width": 14,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        12
      ],
      [
        "mem_err_type",
        12,
        2
      ]
    ]
  },
  "ifgb_ser_error_debug_configuration": {
    "type": "register",
    "block": "ifgb",
    "width": 8,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        7
      ],
      [
        "reset_memory_errors",
        7,
        1
      ]
    ]
  },
  "ifgb_ecc_1b_err_debug": {
    "type": "register",
    "block": "ifgb",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "ifgb_ecc_2b_err_debug": {
    "type": "register",
    "block": "ifgb",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "ifgb_mbist_pass_status": {
    "type": "register",
    "block": "ifgb",
    "width": 304,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        304
      ]
    ]
  },
  "ifgb_mbist_fail_status": {
    "type": "register",
    "block": "ifgb",
    "width": 304,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        304
      ]
    ]
  },
  "ifgb_tcam_bist_status": {
    "type": "register",
    "block": "ifgb",
    "width": 72,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        36
      ],
      [
        "tcam_bist_done_fail_out",
        36,
        36
      ]
    ]
  },
  "ifgb_tcam_scan_period_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "ifgb_counter_timer": {
    "type": "register",
    "block": "ifgb",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "ifgb_counter_timer_trigger_reg": {
    "type": "register",
    "block": "ifgb",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "ifgb_memory_access_timeout": {
    "type": "register",
    "block": "ifgb",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "ifgb_broadcast_config_reg": {
    "type": "register",
    "block": "ifgb",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "ifgb_memory_prot_bypass": {
    "type": "register",
    "block": "ifgb",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "ifgb_soft_reset_configuration": {
    "type": "register",
    "block": "ifgb",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "ifgb_mbist_configuration": {
    "type": "register",
    "block": "ifgb",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "ifgb_power_down_configuration": {
    "type": "register",
    "block": "ifgb",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "ifgb_spare_reg": {
    "type": "register",
    "block": "ifgb",
    "width": 128,
    "desc": "Spare register",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "ifgb_pmro_ctrl": {
    "type": "register",
    "block": "ifgb",
    "width": 39,
    "desc": "PMRO controller configuration",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "ifgb_pmro_status": {
    "type": "register",
    "block": "ifgb",
    "width": 34,
    "desc": "PMRO status configuration",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "ifgb_mirror_bus_conf_reg": {
    "type": "register",
    "block": "ifgb",
    "width": 11,
    "desc": "Mirror Bus configurations",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "ifgb_mirror_bus_status": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": "Mirror Bus status result",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "ifgb_device_time_offset_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "ifgb_ifg_interrupt_summary": {
    "type": "register",
    "block": "ifgb",
    "width": 4,
    "desc": "Summarrize interrupts of all of ifg cif blocks.",
    "fields": [
      [
        "mac_pool0",
        0,
        1
      ],
      [
        "mac_pool1",
        1,
        1
      ],
      [
        "mac_pool2",
        2,
        1
      ],
      [
        "srd_pool",
        3,
        1
      ]
    ]
  },
  "ifgb_ifg_interrupt_summary_mask": {
    "type": "register",
    "block": "ifgb",
    "width": 4,
    "desc": "This register masks IfgInterruptSummary interrupt register",
    "fields": [
      [
        "mac_pool0_mask",
        0,
        1
      ],
      [
        "mac_pool1_mask",
        1,
        1
      ],
      [
        "mac_pool2_mask",
        2,
        1
      ],
      [
        "srd_pool_mask",
        3,
        1
      ]
    ]
  },
  "ifgb_ifg_interrupt_summary_test": {
    "type": "register",
    "block": "ifgb",
    "width": 4,
    "desc": "This register tests IfgInterruptSummary interrupt register",
    "fields": [
      [
        "mac_pool0_test",
        0,
        1
      ],
      [
        "mac_pool1_test",
        1,
        1
      ],
      [
        "mac_pool2_test",
        2,
        1
      ],
      [
        "srd_pool_test",
        3,
        1
      ]
    ]
  },
  "ifgb_ifgb_interrupt_reg": {
    "type": "register",
    "block": "ifgb",
    "width": 4,
    "desc": "IFG buffers interrupts register.",
    "fields": [
      [
        "rx_mlp_sync",
        0,
        1
      ],
      [
        "rx_mlp_sync_timeout",
        1,
        1
      ],
      [
        "dbg_buf_overflow",
        2,
        1
      ],
      [
        "rx_rcontext_alloc_err",
        3,
        1
      ]
    ]
  },
  "ifgb_ifgb_interrupt_reg_mask": {
    "type": "register",
    "block": "ifgb",
    "width": 4,
    "desc": "This register masks IfgbInterruptReg interrupt register",
    "fields": [
      [
        "rx_mlp_sync_mask",
        0,
        1
      ],
      [
        "rx_mlp_sync_timeout_mask",
        1,
        1
      ],
      [
        "dbg_buf_overflow_mask",
        2,
        1
      ],
      [
        "rx_rcontext_alloc_err_mask",
        3,
        1
      ]
    ]
  },
  "ifgb_ifgb_interrupt_reg_test": {
    "type": "register",
    "block": "ifgb",
    "width": 4,
    "desc": "This register tests IfgbInterruptReg interrupt register",
    "fields": [
      [
        "rx_mlp_sync_test",
        0,
        1
      ],
      [
        "rx_mlp_sync_timeout_test",
        1,
        1
      ],
      [
        "dbg_buf_overflow_test",
        2,
        1
      ],
      [
        "rx_rcontext_alloc_err_test",
        3,
        1
      ]
    ]
  },
  "ifgb_tx_tsf_ovf_interrupt_reg": {
    "type": "register",
    "block": "ifgb",
    "width": 18,
    "desc": "Time stamp FIFO overflow interrupt register",
    "fields": [
      [
        "port0_tx_in_tsf_ovf",
        0,
        1
      ],
      [
        "port1_tx_in_tsf_ovf",
        1,
        1
      ],
      [
        "port2_tx_in_tsf_ovf",
        2,
        1
      ],
      [
        "port3_tx_in_tsf_ovf",
        3,
        1
      ],
      [
        "port4_tx_in_tsf_ovf",
        4,
        1
      ],
      [
        "port5_tx_in_tsf_ovf",
        5,
        1
      ],
      [
        "port6_tx_in_tsf_ovf",
        6,
        1
      ],
      [
        "port7_tx_in_tsf_ovf",
        7,
        1
      ],
      [
        "port8_tx_in_tsf_ovf",
        8,
        1
      ],
      [
        "port9_tx_in_tsf_ovf",
        9,
        1
      ],
      [
        "port10_tx_in_tsf_ovf",
        10,
        1
      ],
      [
        "port11_tx_in_tsf_ovf",
        11,
        1
      ],
      [
        "port12_tx_in_tsf_ovf",
        12,
        1
      ],
      [
        "port13_tx_in_tsf_ovf",
        13,
        1
      ],
      [
        "port14_tx_in_tsf_ovf",
        14,
        1
      ],
      [
        "port15_tx_in_tsf_ovf",
        15,
        1
      ],
      [
        "port16_tx_in_tsf_ovf",
        16,
        1
      ],
      [
        "port17_tx_in_tsf_ovf",
        17,
        1
      ]
    ]
  },
  "ifgb_tx_tsf_ovf_interrupt_reg_mask": {
    "type": "register",
    "block": "ifgb",
    "width": 18,
    "desc": "This register masks TxTsfOvfInterruptReg interrupt register",
    "fields": [
      [
        "port0_tx_in_tsf_ovf_mask",
        0,
        1
      ],
      [
        "port1_tx_in_tsf_ovf_mask",
        1,
        1
      ],
      [
        "port2_tx_in_tsf_ovf_mask",
        2,
        1
      ],
      [
        "port3_tx_in_tsf_ovf_mask",
        3,
        1
      ],
      [
        "port4_tx_in_tsf_ovf_mask",
        4,
        1
      ],
      [
        "port5_tx_in_tsf_ovf_mask",
        5,
        1
      ],
      [
        "port6_tx_in_tsf_ovf_mask",
        6,
        1
      ],
      [
        "port7_tx_in_tsf_ovf_mask",
        7,
        1
      ],
      [
        "port8_tx_in_tsf_ovf_mask",
        8,
        1
      ],
      [
        "port9_tx_in_tsf_ovf_mask",
        9,
        1
      ],
      [
        "port10_tx_in_tsf_ovf_mask",
        10,
        1
      ],
      [
        "port11_tx_in_tsf_ovf_mask",
        11,
        1
      ],
      [
        "port12_tx_in_tsf_ovf_mask",
        12,
        1
      ],
      [
        "port13_tx_in_tsf_ovf_mask",
        13,
        1
      ],
      [
        "port14_tx_in_tsf_ovf_mask",
        14,
        1
      ],
      [
        "port15_tx_in_tsf_ovf_mask",
        15,
        1
      ],
      [
        "port16_tx_in_tsf_ovf_mask",
        16,
        1
      ],
      [
        "port17_tx_in_tsf_ovf_mask",
        17,
        1
      ]
    ]
  },
  "ifgb_tx_tsf_ovf_interrupt_reg_test": {
    "type": "register",
    "block": "ifgb",
    "width": 18,
    "desc": "This register tests TxTsfOvfInterruptReg interrupt register",
    "fields": [
      [
        "port0_tx_in_tsf_ovf_test",
        0,
        1
      ],
      [
        "port1_tx_in_tsf_ovf_test",
        1,
        1
      ],
      [
        "port2_tx_in_tsf_ovf_test",
        2,
        1
      ],
      [
        "port3_tx_in_tsf_ovf_test",
        3,
        1
      ],
      [
        "port4_tx_in_tsf_ovf_test",
        4,
        1
      ],
      [
        "port5_tx_in_tsf_ovf_test",
        5,
        1
      ],
      [
        "port6_tx_in_tsf_ovf_test",
        6,
        1
      ],
      [
        "port7_tx_in_tsf_ovf_test",
        7,
        1
      ],
      [
        "port8_tx_in_tsf_ovf_test",
        8,
        1
      ],
      [
        "port9_tx_in_tsf_ovf_test",
        9,
        1
      ],
      [
        "port10_tx_in_tsf_ovf_test",
        10,
        1
      ],
      [
        "port11_tx_in_tsf_ovf_test",
        11,
        1
      ],
      [
        "port12_tx_in_tsf_ovf_test",
        12,
        1
      ],
      [
        "port13_tx_in_tsf_ovf_test",
        13,
        1
      ],
      [
        "port14_tx_in_tsf_ovf_test",
        14,
        1
      ],
      [
        "port15_tx_in_tsf_ovf_test",
        15,
        1
      ],
      [
        "port16_tx_in_tsf_ovf_test",
        16,
        1
      ],
      [
        "port17_tx_in_tsf_ovf_test",
        17,
        1
      ]
    ]
  },
  "ifgb_rx_rstn_reg": {
    "type": "register",
    "block": "ifgb",
    "width": 20,
    "desc": "RX soft reset register.",
    "fields": [
      [
        "rx_lane_rstn",
        0,
        18
      ],
      [
        "rx_ibi_rstn",
        18,
        1
      ],
      [
        "rx_rstn",
        19,
        1
      ]
    ]
  },
  "ifgb_tx_rstn_reg": {
    "type": "register",
    "block": "ifgb",
    "width": 21,
    "desc": "TX soft reset register.",
    "fields": [
      [
        "tx_lane_rstn",
        0,
        20
      ],
      [
        "tx_rstn",
        20,
        1
      ]
    ]
  },
  "ifgb_general_rstn_reg": {
    "type": "register",
    "block": "ifgb",
    "width": 3,
    "desc": "General reset register",
    "fields": [
      [
        "rcy_rstn",
        0,
        1
      ],
      [
        "fcm_rstn",
        1,
        1
      ],
      [
        "instru_rstn",
        2,
        1
      ]
    ]
  },
  "ifgb_rx_cfg0": {
    "type": "register",
    "block": "ifgb",
    "width": 60,
    "desc": "RX configurations register.",
    "fields": [
      [
        "rx_2l_mode",
        0,
        9
      ],
      [
        "rx_8l_mode",
        9,
        2
      ],
      [
        "rx_mlp_en",
        11,
        1
      ],
      [
        "rx_fabric_10p_mode",
        12,
        1
      ],
      [
        "rx_fabric_mode",
        13,
        1
      ],
      [
        "rx_data_ecc_err_en",
        14,
        1
      ],
      [
        "rx_fifo_status_sel",
        15,
        5
      ],
      [
        "rx_oob_intrlv_en",
        20,
        20
      ],
      [
        "rx_undersize_filter_en",
        40,
        20
      ]
    ]
  },
  "ifgb_rx_shaper_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": "IFG to RXPP rate shaper configuration",
    "fields": [
      [
        "rx_shaper_burst",
        0,
        16
      ],
      [
        "rx_shaper_period",
        16,
        16
      ]
    ]
  },
  "ifgb_rx_mlp_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": "RX MLP configurations.",
    "fields": [
      [
        "rx_mlp_sync_timeout_cfg",
        0,
        32
      ]
    ]
  },
  "ifgb_header_size_reg": {
    "type": "register",
    "block": "ifgb",
    "width": 66,
    "desc": "Header size configurations.",
    "fields": [
      [
        "rx_header_size0",
        0,
        3
      ],
      [
        "rx_header_size1",
        3,
        3
      ],
      [
        "rx_header_size2",
        6,
        3
      ],
      [
        "rx_header_size3",
        9,
        3
      ],
      [
        "rx_header_size4",
        12,
        3
      ],
      [
        "rx_header_size5",
        15,
        3
      ],
      [
        "rx_header_size6",
        18,
        3
      ],
      [
        "rx_header_size7",
        21,
        3
      ],
      [
        "rx_header_size8",
        24,
        3
      ],
      [
        "rx_header_size9",
        27,
        3
      ],
      [
        "rx_header_size10",
        30,
        3
      ],
      [
        "rx_header_size11",
        33,
        3
      ],
      [
        "rx_header_size12",
        36,
        3
      ],
      [
        "rx_header_size13",
        39,
        3
      ],
      [
        "rx_header_size14",
        42,
        3
      ],
      [
        "rx_header_size15",
        45,
        3
      ],
      [
        "rx_header_size16",
        48,
        3
      ],
      [
        "rx_header_size17",
        51,
        3
      ],
      [
        "inbi_header_size",
        54,
        3
      ],
      [
        "rcy_mirror_header_size",
        57,
        3
      ],
      [
        "rcy_redirect_header_size",
        60,
        3
      ],
      [
        "rcy_sched_header_size",
        63,
        3
      ]
    ]
  },
  "ifgb_tx_cfg0": {
    "type": "register",
    "block": "ifgb",
    "width": 38,
    "desc": "TX configurations.",
    "fields": [
      [
        "tx_mlp_en",
        0,
        1
      ],
      [
        "tx_2l_mode",
        1,
        9
      ],
      [
        "tx_8l_mode",
        10,
        2
      ],
      [
        "tx_oob_intrlv_en",
        12,
        18
      ],
      [
        "tx_fabric_10p_mode",
        30,
        1
      ],
      [
        "tx_fabric_mode",
        31,
        1
      ],
      [
        "tx_data_ecc_err_en",
        32,
        1
      ],
      [
        "tx_fifo_status_sel",
        33,
        5
      ]
    ]
  },
  "ifgb_rx_port_fifo_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 22,
    "desc": "RX ports fifos configuration",
    "fields": [
      [
        "f_start_addr",
        0,
        11
      ],
      [
        "f_end_addr",
        11,
        11
      ]
    ]
  },
  "ifgb_rx_o_ob_fifo_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 66,
    "desc": "Out of band fifos configuration",
    "fields": [
      [
        "csms_f_start_addr",
        0,
        11
      ],
      [
        "csms_f_end_addr",
        11,
        11
      ],
      [
        "fte_f_start_addr",
        22,
        11
      ],
      [
        "fte_f_end_addr",
        33,
        11
      ],
      [
        "frm_f_start_addr",
        44,
        11
      ],
      [
        "frm_f_end_addr",
        55,
        11
      ]
    ]
  },
  "ifgb_rx_ibi_fifo_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 22,
    "desc": "RX inband inject fifo configuration",
    "fields": [
      [
        "ibif_start_addr",
        0,
        11
      ],
      [
        "ibif_end_addr",
        11,
        11
      ]
    ]
  },
  "ifgb_rx_fifo_wmk": {
    "type": "register",
    "block": "ifgb",
    "width": 12,
    "desc": " ",
    "fields": [
      [
        "port_rx_fifo_wmk",
        0,
        12
      ]
    ]
  },
  "ifgb_rx_csms_fifo_wmk": {
    "type": "register",
    "block": "ifgb",
    "width": 12,
    "desc": " ",
    "fields": [
      [
        "csms_rx_fifo_wmk",
        0,
        12
      ]
    ]
  },
  "ifgb_rx_fte_fifo_wmk": {
    "type": "register",
    "block": "ifgb",
    "width": 12,
    "desc": " ",
    "fields": [
      [
        "fte_rx_fifo_wmk",
        0,
        12
      ]
    ]
  },
  "ifgb_rx_frm_fifo_wmk": {
    "type": "register",
    "block": "ifgb",
    "width": 12,
    "desc": " ",
    "fields": [
      [
        "frm_rx_fifo_wmk",
        0,
        12
      ]
    ]
  },
  "ifgb_rx_inbi_fifo_watermark": {
    "type": "register",
    "block": "ifgb",
    "width": 12,
    "desc": " ",
    "fields": [
      [
        "inbi_rx_fifo_wmk",
        0,
        12
      ]
    ]
  },
  "ifgb_rx_fifo_bytes_wmk": {
    "type": "register",
    "block": "ifgb",
    "width": 19,
    "desc": " ",
    "fields": [
      [
        "port_rx_fifo_bytes_wmk",
        0,
        19
      ]
    ]
  },
  "ifgb_rx_csms_fifo_bytes_wmk": {
    "type": "register",
    "block": "ifgb",
    "width": 19,
    "desc": " ",
    "fields": [
      [
        "csms_rx_fifo_bytes_wmk",
        0,
        19
      ]
    ]
  },
  "ifgb_rx_fte_fifo_bytes_wmk": {
    "type": "register",
    "block": "ifgb",
    "width": 19,
    "desc": " ",
    "fields": [
      [
        "fte_rx_fifo_bytes_wmk",
        0,
        19
      ]
    ]
  },
  "ifgb_rx_frm_fifo_bytes_wmk": {
    "type": "register",
    "block": "ifgb",
    "width": 19,
    "desc": " ",
    "fields": [
      [
        "frm_rx_fifo_bytes_wmk",
        0,
        19
      ]
    ]
  },
  "ifgb_rx_inbi_fifo_bytes_watermark": {
    "type": "register",
    "block": "ifgb",
    "width": 19,
    "desc": " ",
    "fields": [
      [
        "inbi_rx_fifo_bytes_wmk",
        0,
        19
      ]
    ]
  },
  "ifgb_rx_cg_score_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 46,
    "desc": "",
    "fields": [
      [
        "cg_score_max",
        0,
        20
      ],
      [
        "cg_score_fast_dec_th",
        20,
        20
      ],
      [
        "cg_score_inc_factor",
        40,
        2
      ],
      [
        "cg_score_dec_slow_factor",
        42,
        2
      ],
      [
        "cg_score_dec_fast_factor",
        44,
        2
      ]
    ]
  },
  "ifgb_rx_link_cg_timer_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 20,
    "desc": "",
    "fields": [
      [
        "link_cg_timer_gran",
        0,
        10
      ],
      [
        "link_cg_timer_cg_val",
        10,
        5
      ],
      [
        "link_cg_timer_no_cg_val",
        15,
        5
      ]
    ]
  },
  "ifgb_rx_link_dcf_cg_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "link_cg_vtag1_tpid0",
        0,
        16
      ],
      [
        "link_cg_vtag1_tpid1",
        16,
        16
      ]
    ]
  },
  "ifgb_rx_cg_score_wmk": {
    "type": "register",
    "block": "ifgb",
    "width": 20,
    "desc": " ",
    "fields": [
      [
        "cg_score_wmk",
        0,
        20
      ]
    ]
  },
  "ifgb_rx_link_cg_indication": {
    "type": "register",
    "block": "ifgb",
    "width": 10,
    "desc": " ",
    "fields": [
      [
        "link_cgi",
        0,
        10
      ]
    ]
  },
  "ifgb_mc_cgi": {
    "type": "register",
    "block": "ifgb",
    "width": 10,
    "desc": " ",
    "fields": [
      [
        "mc_cgi_ind",
        0,
        1
      ],
      [
        "mc_cgi_src_device",
        1,
        9
      ]
    ]
  },
  "ifgb_tx_fif_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "tx_f_end_addr",
        0,
        11
      ],
      [
        "tx_f_start_addr",
        11,
        11
      ],
      [
        "tx_alm_empty_thd",
        22,
        17
      ]
    ]
  },
  "ifgb_tx_fif_cfg16": {
    "type": "register",
    "block": "ifgb",
    "width": 38,
    "desc": "",
    "fields": [
      [
        "tx_f16_end_addr",
        0,
        11
      ],
      [
        "tx_f16_start_addr",
        11,
        11
      ],
      [
        "tx_alm_empty_thd16",
        22,
        16
      ]
    ]
  },
  "ifgb_tx_fif_cfg17": {
    "type": "register",
    "block": "ifgb",
    "width": 38,
    "desc": "",
    "fields": [
      [
        "tx_f17_end_addr",
        0,
        11
      ],
      [
        "tx_f17_start_addr",
        11,
        11
      ],
      [
        "tx_alm_empty_thd17",
        22,
        16
      ]
    ]
  },
  "ifgb_tx_fif_cfg18": {
    "type": "register",
    "block": "ifgb",
    "width": 38,
    "desc": "",
    "fields": [
      [
        "tx_f18_end_addr",
        0,
        11
      ],
      [
        "tx_f18_start_addr",
        11,
        11
      ],
      [
        "tx_alm_empty_thd18",
        22,
        16
      ]
    ]
  },
  "ifgb_tx_10th_fab_link_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 17,
    "desc": "",
    "fields": [
      [
        "tx_10th_flink_alm_empty_thd",
        0,
        17
      ]
    ]
  },
  "ifgb_rcy_fif_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 102,
    "desc": "Recycling fifos configurations.",
    "fields": [
      [
        "rcy_fif_mirror_start_addr",
        0,
        10
      ],
      [
        "rcy_fif_mirror_end_addr",
        10,
        10
      ],
      [
        "rcy_fif_mirror_wr_sop_thd",
        20,
        10
      ],
      [
        "rcy_fif_mirror_itc",
        30,
        3
      ],
      [
        "rcy_fif_redirect_start_addr",
        33,
        10
      ],
      [
        "rcy_fif_redirect_end_addr",
        43,
        10
      ],
      [
        "rcy_fif_redirect_wr_sop_thd",
        53,
        10
      ],
      [
        "rcy_fif_redirect_itc",
        63,
        3
      ],
      [
        "rcy_fif_sched_start_addr",
        66,
        10
      ],
      [
        "rcy_fif_sched_end_addr",
        76,
        10
      ],
      [
        "rcy_fif_sched_wr_sop_thd",
        86,
        10
      ],
      [
        "rcy_fif_sched_itc",
        96,
        3
      ],
      [
        "rcy_fifo_status_sel",
        99,
        2
      ],
      [
        "rcy_data_ecc_err_en",
        101,
        1
      ]
    ]
  },
  "ifgb_rx_port0_cgm_sop_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 44,
    "desc": "",
    "fields": [
      [
        "p0_tc0_sop_drop_th",
        0,
        11
      ],
      [
        "p0_tc1_sop_drop_th",
        11,
        11
      ],
      [
        "p0_tc2_sop_drop_th",
        22,
        11
      ],
      [
        "p0_tc3_sop_drop_th",
        33,
        11
      ]
    ]
  },
  "ifgb_rx_port8_cgm_sop_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 44,
    "desc": "",
    "fields": [
      [
        "p8_tc0_sop_drop_th",
        0,
        11
      ],
      [
        "p8_tc1_sop_drop_th",
        11,
        11
      ],
      [
        "p8_tc2_sop_drop_th",
        22,
        11
      ],
      [
        "p8_tc3_sop_drop_th",
        33,
        11
      ]
    ]
  },
  "ifgb_rev2_rx_port_cgm_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 66,
    "desc": "",
    "fields": [
      [
        "p_tc0_drop_th",
        0,
        11
      ],
      [
        "p_tc1_drop_th",
        11,
        11
      ],
      [
        "p_tc2_drop_th",
        22,
        11
      ],
      [
        "p_tc3_drop_th",
        33,
        11
      ],
      [
        "p_xon_th",
        44,
        11
      ],
      [
        "p_xoff_th",
        55,
        11
      ]
    ]
  },
  "ifgb_rev1_rx_port_cgm_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 66,
    "desc": "",
    "fields": [
      [
        "p_tc0_drop_th",
        0,
        11
      ],
      [
        "p_tc1_drop_th",
        11,
        11
      ],
      [
        "p_tc2_drop_th",
        22,
        11
      ],
      [
        "p_tc3_drop_th",
        33,
        11
      ],
      [
        "p_xon_th",
        44,
        11
      ],
      [
        "p_xoff_th",
        55,
        11
      ]
    ]
  },
  "ifgb_rev2_rx_port18_cgm_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "p18_drop_th",
        0,
        11
      ],
      [
        "p18_xon_th",
        11,
        11
      ],
      [
        "p18_xoff_th",
        22,
        11
      ]
    ]
  },
  "ifgb_rev1_rx_port18_cgm_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "p18_drop_th",
        0,
        11
      ],
      [
        "p18_xon_th",
        11,
        11
      ],
      [
        "p18_xoff_th",
        22,
        11
      ]
    ]
  },
  "ifgb_rev2_rx_oob_cgm_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "csms_drop_th",
        0,
        11
      ],
      [
        "fte_drop_th",
        11,
        11
      ],
      [
        "frm_drop_th",
        22,
        11
      ]
    ]
  },
  "ifgb_rev1_rx_oob_cgm_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "csms_drop_th",
        0,
        11
      ],
      [
        "fte_drop_th",
        11,
        11
      ],
      [
        "frm_drop_th",
        22,
        11
      ]
    ]
  },
  "ifgb_rev2_rx_port_cgm_tc0_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port_cgm_tc0_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_port_cgm_tc0_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port_cgm_tc0_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_port_cgm_tc1_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port_cgm_tc1_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_port_cgm_tc1_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port_cgm_tc1_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_port_cgm_tc2_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port_cgm_tc2_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_port_cgm_tc2_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port_cgm_tc2_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_port_cgm_tc3_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port_cgm_tc3_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_port_cgm_tc3_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port_cgm_tc3_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_port_cgm_tc0_partial_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port_cgm_tc0_partial_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_port_cgm_tc0_partial_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port_cgm_tc0_partial_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_port_cgm_tc1_partial_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port_cgm_tc1_partial_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_port_cgm_tc1_partial_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port_cgm_tc1_partial_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_port_cgm_tc2_partial_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port_cgm_tc2_partial_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_port_cgm_tc2_partial_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port_cgm_tc2_partial_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_port_cgm_tc3_partial_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port_cgm_tc3_partial_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_port_cgm_tc3_partial_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port_cgm_tc3_partial_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_port18_cgm_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port18_cgm_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_port18_cgm_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port18_cgm_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_port18_cgm_partial_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port18_cgm_partial_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_port18_cgm_partial_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port18_cgm_partial_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_csms_cgm_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_csms_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_csms_cgm_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_csms_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_fte_cgm_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_fte_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_fte_cgm_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_fte_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_frm_cgm_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_frm_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_frm_cgm_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_frm_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_undersize_pkt_drop_counter0": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port0_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_undersize_pkt_drop_counter0": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port0_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_undersize_pkt_drop_counter1": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port1_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_undersize_pkt_drop_counter1": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port1_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_undersize_pkt_drop_counter2": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port2_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_undersize_pkt_drop_counter2": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port2_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_undersize_pkt_drop_counter3": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port3_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_undersize_pkt_drop_counter3": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port3_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_undersize_pkt_drop_counter4": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port4_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_undersize_pkt_drop_counter4": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port4_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_undersize_pkt_drop_counter5": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port5_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_undersize_pkt_drop_counter5": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port5_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_undersize_pkt_drop_counter6": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port6_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_undersize_pkt_drop_counter6": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port6_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_undersize_pkt_drop_counter7": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port7_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_undersize_pkt_drop_counter7": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port7_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_undersize_pkt_drop_counter8": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port8_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_undersize_pkt_drop_counter8": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port8_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_undersize_pkt_drop_counter9": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port9_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_undersize_pkt_drop_counter9": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port9_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_undersize_pkt_drop_counter10": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port10_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_undersize_pkt_drop_counter10": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port10_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_undersize_pkt_drop_counter11": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port11_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_undersize_pkt_drop_counter11": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port11_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_undersize_pkt_drop_counter12": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port12_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_undersize_pkt_drop_counter12": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port12_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_undersize_pkt_drop_counter13": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port13_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_undersize_pkt_drop_counter13": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port13_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_undersize_pkt_drop_counter14": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port14_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_undersize_pkt_drop_counter14": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port14_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_undersize_pkt_drop_counter15": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port15_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_undersize_pkt_drop_counter15": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port15_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_undersize_pkt_drop_counter16": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port16_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_undersize_pkt_drop_counter16": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port16_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_undersize_pkt_drop_counter17": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port17_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_undersize_pkt_drop_counter17": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port17_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_undersize_pkt_drop_counter18": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port18_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_undersize_pkt_drop_counter18": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_port18_undersize_pkt_drop_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_read_sch_cfg0": {
    "type": "register",
    "block": "ifgb",
    "width": 64,
    "desc": "RX read scheduler configuration",
    "fields": [
      [
        "rd_sch_wt_p0",
        0,
        8
      ],
      [
        "rd_sch_wt_p1",
        8,
        8
      ],
      [
        "rd_sch_wt_p2",
        16,
        8
      ],
      [
        "rd_sch_wt_p3",
        24,
        8
      ],
      [
        "rd_sch_wt_p4",
        32,
        8
      ],
      [
        "rd_sch_wt_p5",
        40,
        8
      ],
      [
        "rd_sch_wt_p6",
        48,
        8
      ],
      [
        "rd_sch_wt_p7",
        56,
        8
      ]
    ]
  },
  "ifgb_rev1_rx_read_sch_cfg0": {
    "type": "register",
    "block": "ifgb",
    "width": 64,
    "desc": "RX read scheduler configuration",
    "fields": [
      [
        "rd_sch_wt_p0",
        0,
        8
      ],
      [
        "rd_sch_wt_p1",
        8,
        8
      ],
      [
        "rd_sch_wt_p2",
        16,
        8
      ],
      [
        "rd_sch_wt_p3",
        24,
        8
      ],
      [
        "rd_sch_wt_p4",
        32,
        8
      ],
      [
        "rd_sch_wt_p5",
        40,
        8
      ],
      [
        "rd_sch_wt_p6",
        48,
        8
      ],
      [
        "rd_sch_wt_p7",
        56,
        8
      ]
    ]
  },
  "ifgb_rev2_rx_read_sch_cfg1": {
    "type": "register",
    "block": "ifgb",
    "width": 64,
    "desc": "RX read scheduler configuration",
    "fields": [
      [
        "rd_sch_wt_p8",
        0,
        8
      ],
      [
        "rd_sch_wt_p9",
        8,
        8
      ],
      [
        "rd_sch_wt_p10",
        16,
        8
      ],
      [
        "rd_sch_wt_p11",
        24,
        8
      ],
      [
        "rd_sch_wt_p12",
        32,
        8
      ],
      [
        "rd_sch_wt_p13",
        40,
        8
      ],
      [
        "rd_sch_wt_p14",
        48,
        8
      ],
      [
        "rd_sch_wt_p15",
        56,
        8
      ]
    ]
  },
  "ifgb_rev1_rx_read_sch_cfg1": {
    "type": "register",
    "block": "ifgb",
    "width": 64,
    "desc": "RX read scheduler configuration",
    "fields": [
      [
        "rd_sch_wt_p8",
        0,
        8
      ],
      [
        "rd_sch_wt_p9",
        8,
        8
      ],
      [
        "rd_sch_wt_p10",
        16,
        8
      ],
      [
        "rd_sch_wt_p11",
        24,
        8
      ],
      [
        "rd_sch_wt_p12",
        32,
        8
      ],
      [
        "rd_sch_wt_p13",
        40,
        8
      ],
      [
        "rd_sch_wt_p14",
        48,
        8
      ],
      [
        "rd_sch_wt_p15",
        56,
        8
      ]
    ]
  },
  "ifgb_rev2_rx_read_sch_cfg2": {
    "type": "register",
    "block": "ifgb",
    "width": 56,
    "desc": "RX read scheduler configuration",
    "fields": [
      [
        "rd_sch_wt_p16",
        0,
        8
      ],
      [
        "rd_sch_wt_p17",
        8,
        8
      ],
      [
        "rd_sch_wt_p18",
        16,
        8
      ],
      [
        "rd_sch_wt_sch_rcy",
        24,
        8
      ],
      [
        "rd_sch_wt_mirror_rcy",
        32,
        8
      ],
      [
        "rd_sch_wt_redirect_rcy",
        40,
        8
      ],
      [
        "rd_sch_wt_rcy_aggr",
        48,
        8
      ]
    ]
  },
  "ifgb_rev1_rx_read_sch_cfg2": {
    "type": "register",
    "block": "ifgb",
    "width": 56,
    "desc": "RX read scheduler configuration",
    "fields": [
      [
        "rd_sch_wt_p16",
        0,
        8
      ],
      [
        "rd_sch_wt_p17",
        8,
        8
      ],
      [
        "rd_sch_wt_p18",
        16,
        8
      ],
      [
        "rd_sch_wt_sch_rcy",
        24,
        8
      ],
      [
        "rd_sch_wt_mirror_rcy",
        32,
        8
      ],
      [
        "rd_sch_wt_redirect_rcy",
        40,
        8
      ],
      [
        "rd_sch_wt_rcy_aggr",
        48,
        8
      ]
    ]
  },
  "ifgb_rev2_rx_dbg_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "dbg_buf_capture_en",
        0,
        2
      ],
      [
        "dbg_buf_capture_all",
        2,
        1
      ],
      [
        "dbg_buf_capture_source",
        3,
        5
      ]
    ]
  },
  "ifgb_rev1_rx_dbg_cfg": {
    "type": "register",
    "block": "ifgb",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "dbg_buf_capture_en",
        0,
        2
      ],
      [
        "dbg_buf_capture_all",
        2,
        1
      ],
      [
        "dbg_buf_capture_source",
        3,
        5
      ]
    ]
  },
  "ifgb_rev2_rx_dbg_buf_rdata": {
    "type": "register",
    "block": "ifgb",
    "width": 129,
    "desc": "",
    "fields": [
      [
        "dbg_buf_rd_data",
        0,
        128
      ],
      [
        "dbg_buf_rd_data_valid",
        128,
        1
      ]
    ]
  },
  "ifgb_rev1_rx_dbg_buf_rdata": {
    "type": "register",
    "block": "ifgb",
    "width": 129,
    "desc": "",
    "fields": [
      [
        "dbg_buf_rd_data",
        0,
        128
      ],
      [
        "dbg_buf_rd_data_valid",
        128,
        1
      ]
    ]
  },
  "ifgb_rev2_rx_dbg_buf_status": {
    "type": "register",
    "block": "ifgb",
    "width": 7,
    "desc": " ",
    "fields": [
      [
        "dbg_buf_status",
        0,
        7
      ]
    ]
  },
  "ifgb_rev1_rx_dbg_buf_status": {
    "type": "register",
    "block": "ifgb",
    "width": 7,
    "desc": " ",
    "fields": [
      [
        "dbg_buf_status",
        0,
        7
      ]
    ]
  },
  "ifgb_rev2_rx_reassembly_bp_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_reassembly_backpressure_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_reassembly_bp_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_reassembly_backpressure_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rx_rxpp_bp_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rxpp_backpressure_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rx_rxpp_bp_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rxpp_backpressure_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rcontext_alloc_err_cnt": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rcontext_alloc_err_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rcontext_alloc_err_cnt": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rcontext_alloc_err_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rxpp_port_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rxpp_port_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rxpp_port_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rxpp_port_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rxpp_redirect_rcy_port_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rxpp_redirect_rcy_port_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rxpp_redirect_rcy_port_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rxpp_redirect_rcy_port_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rxpp_mirror_rcy_port_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rxpp_mirror_rcy_port_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rxpp_mirror_rcy_port_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rxpp_mirror_rcy_port_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rxpp_inbi_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rxpp_inbi_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rxpp_inbi_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rxpp_inbi_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rxpp_sch_rcy_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rxpp_sch_rcy_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rxpp_sch_rcy_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rxpp_sch_rcy_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rxpp_port_trans_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rxpp_port_trans_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rxpp_port_trans_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rxpp_port_trans_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rxpp_redirect_rcy_port_trans_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rxpp_redirect_rcy_port_trans_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rxpp_redirect_rcy_port_trans_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rxpp_redirect_rcy_port_trans_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rxpp_mirror_rcy_port_trans_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rxpp_mirror_rcy_port_trans_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rxpp_mirror_rcy_port_trans_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rxpp_mirror_rcy_port_trans_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rxpp_inbi_trans_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rxpp_inbi_trans_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rxpp_inbi_trans_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rxpp_inbi_trans_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_rxpp_sch_rcy_trans_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rxpp_sch_rcy_trans_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_rxpp_sch_rcy_trans_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "rx_rxpp_sch_rcy_trans_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_tx_debug_buff0": {
    "type": "register",
    "block": "ifgb",
    "width": 26,
    "desc": "TX debg buffer configuration and control register.",
    "fields": [
      [
        "tx_debug_buff_en",
        0,
        1
      ],
      [
        "tx_debug_buff_start",
        1,
        1
      ],
      [
        "tx_debug_buff_iter",
        2,
        24
      ]
    ]
  },
  "ifgb_rev1_tx_debug_buff0": {
    "type": "register",
    "block": "ifgb",
    "width": 26,
    "desc": "TX debg buffer configuration and control register.",
    "fields": [
      [
        "tx_debug_buff_en",
        0,
        1
      ],
      [
        "tx_debug_buff_start",
        1,
        1
      ],
      [
        "tx_debug_buff_iter",
        2,
        24
      ]
    ]
  },
  "ifgb_rev2_tx_debug_buff1": {
    "type": "register",
    "block": "ifgb",
    "width": 37,
    "desc": "TX debg buffer configuration and control register.",
    "fields": [
      [
        "tx_debug_buff_credit_inf_init",
        0,
        20
      ],
      [
        "tx_debug_buff_credit_val",
        20,
        11
      ],
      [
        "tx_debug_buff_end_addr",
        31,
        6
      ]
    ]
  },
  "ifgb_rev1_tx_debug_buff1": {
    "type": "register",
    "block": "ifgb",
    "width": 37,
    "desc": "TX debg buffer configuration and control register.",
    "fields": [
      [
        "tx_debug_buff_credit_inf_init",
        0,
        20
      ],
      [
        "tx_debug_buff_credit_val",
        20,
        11
      ],
      [
        "tx_debug_buff_end_addr",
        31,
        6
      ]
    ]
  },
  "ifgb_rev2_tc_extract_cfg_reg": {
    "type": "register",
    "block": "ifgb",
    "width": 122,
    "desc": "Traffic class extraction configuration register.",
    "fields": [
      [
        "tc_ext_tpid0_",
        0,
        16
      ],
      [
        "tc_ext_tpid1_",
        16,
        16
      ],
      [
        "tc_ext_tpid2_",
        32,
        16
      ],
      [
        "tc_ext_eth_type0_",
        48,
        16
      ],
      [
        "tc_ext_eth_type1_",
        64,
        16
      ],
      [
        "tc_ext_eth_type2_",
        80,
        16
      ],
      [
        "tc_ext_eth_type3_",
        96,
        16
      ],
      [
        "tc_ext_byte_os",
        112,
        5
      ],
      [
        "tc_ext_default_tc",
        117,
        5
      ]
    ]
  },
  "ifgb_rev1_tc_extract_cfg_reg": {
    "type": "register",
    "block": "ifgb",
    "width": 122,
    "desc": "Traffic class extraction configuration register.",
    "fields": [
      [
        "tc_ext_tpid0_",
        0,
        16
      ],
      [
        "tc_ext_tpid1_",
        16,
        16
      ],
      [
        "tc_ext_tpid2_",
        32,
        16
      ],
      [
        "tc_ext_eth_type0_",
        48,
        16
      ],
      [
        "tc_ext_eth_type1_",
        64,
        16
      ],
      [
        "tc_ext_eth_type2_",
        80,
        16
      ],
      [
        "tc_ext_eth_type3_",
        96,
        16
      ],
      [
        "tc_ext_byte_os",
        112,
        5
      ],
      [
        "tc_ext_default_tc",
        117,
        5
      ]
    ]
  },
  "ifgb_rev2_fc_cfg0": {
    "type": "register",
    "block": "ifgb",
    "width": 18,
    "desc": "Flow control configurations register.",
    "fields": [
      [
        "periodic_int_en",
        0,
        18
      ]
    ]
  },
  "ifgb_rev1_fc_cfg0": {
    "type": "register",
    "block": "ifgb",
    "width": 18,
    "desc": "Flow control configurations register.",
    "fields": [
      [
        "periodic_int_en",
        0,
        18
      ]
    ]
  },
  "ifgb_rev2_fc_port_cfg0": {
    "type": "register",
    "block": "ifgb",
    "width": 58,
    "desc": "Flow control port configurations register.",
    "fields": [
      [
        "port_pause_mask",
        0,
        8
      ],
      [
        "port_periodic_timer",
        8,
        16
      ],
      [
        "port_watch_dog_timer",
        24,
        16
      ],
      [
        "port_fc_mode",
        40,
        2
      ],
      [
        "port_512bit_time",
        42,
        16
      ]
    ]
  },
  "ifgb_rev1_fc_port_cfg0": {
    "type": "register",
    "block": "ifgb",
    "width": 58,
    "desc": "Flow control port configurations register.",
    "fields": [
      [
        "port_pause_mask",
        0,
        8
      ],
      [
        "port_periodic_timer",
        8,
        16
      ],
      [
        "port_watch_dog_timer",
        24,
        16
      ],
      [
        "port_fc_mode",
        40,
        2
      ],
      [
        "port_512bit_time",
        42,
        16
      ]
    ]
  },
  "ifgb_rev2_fc_port_cfg2": {
    "type": "register",
    "block": "ifgb",
    "width": 8,
    "desc": "Flow control port configurations register.",
    "fields": [
      [
        "port_ostc_priority_map",
        0,
        8
      ]
    ]
  },
  "ifgb_rev1_fc_port_cfg2": {
    "type": "register",
    "block": "ifgb",
    "width": 8,
    "desc": "Flow control port configurations register.",
    "fields": [
      [
        "port_ostc_priority_map",
        0,
        8
      ]
    ]
  },
  "ifgb_rev2_fcm_wd_expired_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_wd_expired",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_fcm_wd_expired_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_wd_expired",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_tx_in_word_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_tx_in_word_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_tx_in_word_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_tx_in_word_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_tx_in_redirect_rcy_word_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_tx_in_redirect_rcy_word_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_tx_in_redirect_rcy_word_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_tx_in_redirect_rcy_word_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_tx_in_mirror_rcy_word_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_tx_in_mirror_rcy_word_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_tx_in_mirror_rcy_word_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_tx_in_mirror_rcy_word_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_tx_inbe_in_word_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "tx_inbe_in_word_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_tx_inbe_in_word_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "tx_inbe_in_word_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_tx_rcy_in_word_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "tx_rcy_in_word_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_tx_rcy_in_word_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "tx_rcy_in_word_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_tx_in_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_tx_in_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_tx_in_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_tx_in_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_tx_in_redirect_rcy_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_tx_in_redirect_rcy_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_tx_in_redirect_rcy_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_tx_in_redirect_rcy_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_tx_in_mirror_rcy_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_tx_in_mirror_rcy_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_tx_in_mirror_rcy_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_tx_in_mirror_rcy_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_tx_in_packed_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_tx_in_packed_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_tx_in_packed_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_tx_in_packed_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_tx_rcy_in_packed_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "tx_rcy_in_packed_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_tx_rcy_in_packed_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "tx_rcy_in_packed_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_tx_inbe_in_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "tx_inbe_in_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_tx_inbe_in_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "tx_inbe_in_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_tx_rcy_in_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "tx_rcy_in_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_tx_rcy_in_pkt_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "tx_rcy_in_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_in_redirect_rcy_pkt_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_tx_redirect_rcy_drop_full_pkt_cnt",
        0,
        16
      ],
      [
        "port_tx_redirect_rcy_drop_pkt_cnt",
        16,
        16
      ]
    ]
  },
  "ifgb_rev1_in_redirect_rcy_pkt_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_tx_redirect_rcy_drop_full_pkt_cnt",
        0,
        16
      ],
      [
        "port_tx_redirect_rcy_drop_pkt_cnt",
        16,
        16
      ]
    ]
  },
  "ifgb_rev2_in_mirror_rcy_pkt_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_tx_mirror_rcy_drop_full_pkt_cnt",
        0,
        16
      ],
      [
        "port_tx_mirror_rcy_drop_pkt_cnt",
        16,
        16
      ]
    ]
  },
  "ifgb_rev1_in_mirror_rcy_pkt_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_tx_mirror_rcy_drop_full_pkt_cnt",
        0,
        16
      ],
      [
        "port_tx_mirror_rcy_drop_pkt_cnt",
        16,
        16
      ]
    ]
  },
  "ifgb_rev2_in_redirect_rcy_word_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_tx_redirect_rcy_drop_word_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_in_redirect_rcy_word_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_tx_redirect_rcy_drop_word_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_in_mirror_rcy_word_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_tx_mirror_rcy_drop_word_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_in_mirror_rcy_word_drop_counter": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "port_tx_mirror_rcy_drop_word_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_tx_fifos_watermark": {
    "type": "register",
    "block": "ifgb",
    "width": 10,
    "desc": " ",
    "fields": [
      [
        "port_tx_fifos_watermark",
        0,
        10
      ]
    ]
  },
  "ifgb_rev1_tx_fifos_watermark": {
    "type": "register",
    "block": "ifgb",
    "width": 10,
    "desc": " ",
    "fields": [
      [
        "port_tx_fifos_watermark",
        0,
        10
      ]
    ]
  },
  "ifgb_rev2_tx_fifos_watermark16": {
    "type": "register",
    "block": "ifgb",
    "width": 9,
    "desc": " ",
    "fields": [
      [
        "port16_tx_fifos_watermark",
        0,
        9
      ]
    ]
  },
  "ifgb_rev1_tx_fifos_watermark16": {
    "type": "register",
    "block": "ifgb",
    "width": 9,
    "desc": " ",
    "fields": [
      [
        "port16_tx_fifos_watermark",
        0,
        9
      ]
    ]
  },
  "ifgb_rev2_tx_fifos_watermark17": {
    "type": "register",
    "block": "ifgb",
    "width": 9,
    "desc": " ",
    "fields": [
      [
        "port17_tx_fifos_watermark",
        0,
        9
      ]
    ]
  },
  "ifgb_rev1_tx_fifos_watermark17": {
    "type": "register",
    "block": "ifgb",
    "width": 9,
    "desc": " ",
    "fields": [
      [
        "port17_tx_fifos_watermark",
        0,
        9
      ]
    ]
  },
  "ifgb_rev2_tx_inbe_fifo_watermark": {
    "type": "register",
    "block": "ifgb",
    "width": 9,
    "desc": " ",
    "fields": [
      [
        "tx_inbe_fifo_wmk",
        0,
        9
      ]
    ]
  },
  "ifgb_rev1_tx_inbe_fifo_watermark": {
    "type": "register",
    "block": "ifgb",
    "width": 9,
    "desc": " ",
    "fields": [
      [
        "tx_inbe_fifo_wmk",
        0,
        9
      ]
    ]
  },
  "ifgb_rev2_rcy_sched_fifo_watermark": {
    "type": "register",
    "block": "ifgb",
    "width": 10,
    "desc": " ",
    "fields": [
      [
        "rcy_sched_fifo_wmk",
        0,
        10
      ]
    ]
  },
  "ifgb_rev1_rcy_sched_fifo_watermark": {
    "type": "register",
    "block": "ifgb",
    "width": 10,
    "desc": " ",
    "fields": [
      [
        "rcy_sched_fifo_wmk",
        0,
        10
      ]
    ]
  },
  "ifgb_rev2_rcy_redirect_fifo_watermark": {
    "type": "register",
    "block": "ifgb",
    "width": 10,
    "desc": " ",
    "fields": [
      [
        "rcy_redirect_fifo_wmk",
        0,
        10
      ]
    ]
  },
  "ifgb_rev1_rcy_redirect_fifo_watermark": {
    "type": "register",
    "block": "ifgb",
    "width": 10,
    "desc": " ",
    "fields": [
      [
        "rcy_redirect_fifo_wmk",
        0,
        10
      ]
    ]
  },
  "ifgb_rev2_rcy_mirror_fifo_watermark": {
    "type": "register",
    "block": "ifgb",
    "width": 10,
    "desc": " ",
    "fields": [
      [
        "rcy_mirror_fifo_wmk",
        0,
        10
      ]
    ]
  },
  "ifgb_rev1_rcy_mirror_fifo_watermark": {
    "type": "register",
    "block": "ifgb",
    "width": 10,
    "desc": " ",
    "fields": [
      [
        "rcy_mirror_fifo_wmk",
        0,
        10
      ]
    ]
  },
  "ifgb_rev2_tx_fifos_bytes_watermark": {
    "type": "register",
    "block": "ifgb",
    "width": 17,
    "desc": " ",
    "fields": [
      [
        "port_tx_fifos_bytes_wmk",
        0,
        17
      ]
    ]
  },
  "ifgb_rev1_tx_fifos_bytes_watermark": {
    "type": "register",
    "block": "ifgb",
    "width": 17,
    "desc": " ",
    "fields": [
      [
        "port_tx_fifos_bytes_wmk",
        0,
        17
      ]
    ]
  },
  "ifgb_rev2_tx_fifos_bytes_watermark16": {
    "type": "register",
    "block": "ifgb",
    "width": 16,
    "desc": " ",
    "fields": [
      [
        "port16_tx_fifos_bytes_wmk",
        0,
        16
      ]
    ]
  },
  "ifgb_rev1_tx_fifos_bytes_watermark16": {
    "type": "register",
    "block": "ifgb",
    "width": 16,
    "desc": " ",
    "fields": [
      [
        "port16_tx_fifos_bytes_wmk",
        0,
        16
      ]
    ]
  },
  "ifgb_rev2_tx_fifos_bytes_watermark17": {
    "type": "register",
    "block": "ifgb",
    "width": 16,
    "desc": " ",
    "fields": [
      [
        "port17_tx_fifos_bytes_wmk",
        0,
        16
      ]
    ]
  },
  "ifgb_rev1_tx_fifos_bytes_watermark17": {
    "type": "register",
    "block": "ifgb",
    "width": 16,
    "desc": " ",
    "fields": [
      [
        "port17_tx_fifos_bytes_wmk",
        0,
        16
      ]
    ]
  },
  "ifgb_rev2_tx_inbe_fifo_bytes_watermark": {
    "type": "register",
    "block": "ifgb",
    "width": 16,
    "desc": " ",
    "fields": [
      [
        "tx_inbe_fifo_bytes_wmk",
        0,
        16
      ]
    ]
  },
  "ifgb_rev1_tx_inbe_fifo_bytes_watermark": {
    "type": "register",
    "block": "ifgb",
    "width": 16,
    "desc": " ",
    "fields": [
      [
        "tx_inbe_fifo_bytes_wmk",
        0,
        16
      ]
    ]
  },
  "ifgb_rev2_oobe_pkt_cnt": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "oobe_link_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_oobe_pkt_cnt": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "oobe_link_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_oobe_pkt_type_cnt_en": {
    "type": "register",
    "block": "ifgb",
    "width": 5,
    "desc": " ",
    "fields": [
      [
        "oobe_csms_cnt_en",
        0,
        1
      ],
      [
        "oobe_frm_cnt_en",
        1,
        1
      ],
      [
        "oobe_fte_pd_req_cnt_en",
        2,
        1
      ],
      [
        "oobe_fte_pd_res_cnt_en",
        3,
        1
      ],
      [
        "oobe_fte_fts_cnt_en",
        4,
        1
      ]
    ]
  },
  "ifgb_rev1_oobe_pkt_type_cnt_en": {
    "type": "register",
    "block": "ifgb",
    "width": 5,
    "desc": " ",
    "fields": [
      [
        "oobe_csms_cnt_en",
        0,
        1
      ],
      [
        "oobe_frm_cnt_en",
        1,
        1
      ],
      [
        "oobe_fte_pd_req_cnt_en",
        2,
        1
      ],
      [
        "oobe_fte_pd_res_cnt_en",
        3,
        1
      ],
      [
        "oobe_fte_fts_cnt_en",
        4,
        1
      ]
    ]
  },
  "ifgb_rev2_inbi_pkt_cnt": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "inbi_pkt_count",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_inbi_pkt_cnt": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "inbi_pkt_count",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_inbi_err_pkt_cnt": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "inbi_err_pkt_count",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_inbi_err_pkt_cnt": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "inbi_err_pkt_count",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_inbi_good_byte_cnt": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "inbi_good_byte_count",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_inbi_good_byte_cnt": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "inbi_good_byte_count",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_inbe_pkt_cnt_reg": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "inbe_pkt_count",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_inbe_pkt_cnt_reg": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "inbe_pkt_count",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_inbe_err_pkt_cnt_reg": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "inbe_err_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_inbe_err_pkt_cnt_reg": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "inbe_err_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_inbe_byte_cnt_reg": {
    "type": "register",
    "block": "ifgb",
    "width": 64,
    "desc": " ",
    "fields": [
      [
        "inbe_byte_cnt",
        0,
        64
      ]
    ]
  },
  "ifgb_rev1_inbe_byte_cnt_reg": {
    "type": "register",
    "block": "ifgb",
    "width": 64,
    "desc": " ",
    "fields": [
      [
        "inbe_byte_cnt",
        0,
        64
      ]
    ]
  },
  "ifgb_rev2_oobi_pkt_cnt": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "oobi_link_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev1_oobi_pkt_cnt": {
    "type": "register",
    "block": "ifgb",
    "width": 32,
    "desc": " ",
    "fields": [
      [
        "oobi_link_pkt_cnt",
        0,
        32
      ]
    ]
  },
  "ifgb_rev2_oobi_pkt_type_cnt_en": {
    "type": "register",
    "block": "ifgb",
    "width": 5,
    "desc": " ",
    "fields": [
      [
        "oobi_csms_cnt_en",
        0,
        1
      ],
      [
        "oobi_frm_cnt_en",
        1,
        1
      ],
      [
        "oobi_fte_pd_req_cnt_en",
        2,
        1
      ],
      [
        "oobi_fte_pd_res_cnt_en",
        3,
        1
      ],
      [
        "oobi_fte_fts_cnt_en",
        4,
        1
      ]
    ]
  },
  "ifgb_rev1_oobi_pkt_type_cnt_en": {
    "type": "register",
    "block": "ifgb",
    "width": 5,
    "desc": " ",
    "fields": [
      [
        "oobi_csms_cnt_en",
        0,
        1
      ],
      [
        "oobi_frm_cnt_en",
        1,
        1
      ],
      [
        "oobi_fte_pd_req_cnt_en",
        2,
        1
      ],
      [
        "oobi_fte_pd_res_cnt_en",
        3,
        1
      ],
      [
        "oobi_fte_fts_cnt_en",
        4,
        1
      ]
    ]
  },
  "ifgb_rev2_time_interval_sel": {
    "type": "register",
    "block": "ifgb",
    "width": 3,
    "desc": " ",
    "fields": [
      [
        "port_time_interval_sel_val",
        0,
        3
      ]
    ]
  },
  "ifgb_rev1_time_interval_sel": {
    "type": "register",
    "block": "ifgb",
    "width": 3,
    "desc": " ",
    "fields": [
      [
        "port_time_interval_sel_val",
        0,
        3
      ]
    ]
  },
  "ifgb_rev2_phantomq_time_interval_sel": {
    "type": "register",
    "block": "ifgb",
    "width": 3,
    "desc": " ",
    "fields": [
      [
        "phantomq_time_interval_sel_val",
        0,
        3
      ]
    ]
  },
  "ifgb_rev1_phantomq_time_interval_sel": {
    "type": "register",
    "block": "ifgb",
    "width": 3,
    "desc": " ",
    "fields": [
      [
        "phantomq_time_interval_sel_val",
        0,
        3
      ]
    ]
  },
  "ifgb_rev2_avg_rate_factor": {
    "type": "register",
    "block": "ifgb",
    "width": 3,
    "desc": " ",
    "fields": [
      [
        "avg_rate_factor_sel",
        0,
        3
      ]
    ]
  },
  "ifgb_rev1_avg_rate_factor": {
    "type": "register",
    "block": "ifgb",
    "width": 3,
    "desc": " ",
    "fields": [
      [
        "avg_rate_factor_sel",
        0,
        3
      ]
    ]
  },
  "ifgb_rev2_instru_cnt0_sel": {
    "type": "register",
    "block": "ifgb",
    "width": 3,
    "desc": " ",
    "fields": [
      [
        "instru_port_cnt0_sel",
        0,
        3
      ]
    ]
  },
  "ifgb_rev1_instru_cnt0_sel": {
    "type": "register",
    "block": "ifgb",
    "width": 3,
    "desc": " ",
    "fields": [
      [
        "instru_port_cnt0_sel",
        0,
        3
      ]
    ]
  },
  "ifgb_rev2_instru_cnt1_sel": {
    "type": "register",
    "block": "ifgb",
    "width": 3,
    "desc": " ",
    "fields": [
      [
        "instru_port_cnt1_sel",
        0,
        3
      ]
    ]
  },
  "ifgb_rev1_instru_cnt1_sel": {
    "type": "register",
    "block": "ifgb",
    "width": 3,
    "desc": " ",
    "fields": [
      [
        "instru_port_cnt1_sel",
        0,
        3
      ]
    ]
  },
  "ifgb_rev2_instru_cnt_enable_per_cntr": {
    "type": "register",
    "block": "ifgb",
    "width": 36,
    "desc": " ",
    "fields": [
      [
        "instru_cntr_cnt_en",
        0,
        36
      ]
    ]
  },
  "ifgb_rev1_instru_cnt_enable_per_cntr": {
    "type": "register",
    "block": "ifgb",
    "width": 36,
    "desc": " ",
    "fields": [
      [
        "instru_cntr_cnt_en",
        0,
        36
      ]
    ]
  },
  "ifgb_rev2_cpu_access_hist": {
    "type": "register",
    "block": "ifgb",
    "width": 18,
    "desc": " ",
    "fields": [
      [
        "cpu_access_hist_per_port",
        0,
        18
      ]
    ]
  },
  "ifgb_rev1_cpu_access_hist": {
    "type": "register",
    "block": "ifgb",
    "width": 18,
    "desc": " ",
    "fields": [
      [
        "cpu_access_hist_per_port",
        0,
        18
      ]
    ]
  },
  "ifgb_rev2_instru_hist_ovf": {
    "type": "register",
    "block": "ifgb",
    "width": 18,
    "desc": " ",
    "fields": [
      [
        "instru_hist_ovf_per_port",
        0,
        18
      ]
    ]
  },
  "ifgb_rev1_instru_hist_ovf": {
    "type": "register",
    "block": "ifgb",
    "width": 18,
    "desc": " ",
    "fields": [
      [
        "instru_hist_ovf_per_port",
        0,
        18
      ]
    ]
  },
  "ifgb_rev2_instru_tx_phantom_q_en": {
    "type": "register",
    "block": "ifgb",
    "width": 1,
    "desc": " ",
    "fields": [
      [
        "tx_port_phantom_q_en",
        0,
        1
      ]
    ]
  },
  "ifgb_rev1_instru_tx_phantom_q_en": {
    "type": "register",
    "block": "ifgb",
    "width": 1,
    "desc": " ",
    "fields": [
      [
        "tx_port_phantom_q_en",
        0,
        1
      ]
    ]
  },
  "ifgb_rev2_instru_tx_phantom_q_thd": {
    "type": "register",
    "block": "ifgb",
    "width": 17,
    "desc": " ",
    "fields": [
      [
        "tx_port_phantom_q_thd",
        0,
        17
      ]
    ]
  },
  "ifgb_rev1_instru_tx_phantom_q_thd": {
    "type": "register",
    "block": "ifgb",
    "width": 17,
    "desc": " ",
    "fields": [
      [
        "tx_port_phantom_q_thd",
        0,
        17
      ]
    ]
  },
  "ifgb_rev2_instru_tx_phantom_q_dec_val": {
    "type": "register",
    "block": "ifgb",
    "width": 20,
    "desc": " ",
    "fields": [
      [
        "tx_port_phantom_q_dec_val",
        0,
        20
      ]
    ]
  },
  "ifgb_rev1_instru_tx_phantom_q_dec_val": {
    "type": "register",
    "block": "ifgb",
    "width": 20,
    "desc": " ",
    "fields": [
      [
        "tx_port_phantom_q_dec_val",
        0,
        20
      ]
    ]
  },
  "ifgb_pacific_rev2_ifgb_fix_en_reg": {
    "type": "register",
    "block": "ifgb",
    "width": 26,
    "desc": "",
    "fields": [
      [
        "rx_cgm_partial_drop_fix_en",
        0,
        2
      ],
      [
        "rx_cgm_sop_th_en",
        2,
        2
      ],
      [
        "rx_itc_fix",
        4,
        1
      ],
      [
        "tx_o_obi_ts_pb_fix_en",
        5,
        1
      ],
      [
        "tx_400g_underrun_fix_en",
        6,
        20
      ]
    ]
  },
  "ifgb_oobi_shaper_reg": {
    "type": "register",
    "block": "ifgb",
    "width": 23,
    "desc": "",
    "fields": [
      [
        "oob_shaper_period",
        0,
        20
      ],
      [
        "oob_shaper_max_burst_size",
        20,
        3
      ]
    ]
  },
  "ifgb_rx_instru_pkt_hdr_hit_pattern": {
    "type": "memory",
    "block": "ifgb",
    "width": 192,
    "desc": "data memory",
    "fields": [
      [
        "rx_port_pkt_hdr_hit_pattern",
        0,
        192
      ]
    ]
  },
  "ifgb_rx_instru_pkt_hdr_hit_mask": {
    "type": "memory",
    "block": "ifgb",
    "width": 192,
    "desc": "data memory",
    "fields": [
      [
        "rx_port_pkt_hdr_hit_mask",
        0,
        192
      ]
    ]
  },
  "ifgb_tx_data_mem": {
    "type": "memory",
    "block": "ifgb",
    "width": 64,
    "desc": "data memory",
    "fields": [
      [
        "tx_data",
        0,
        64
      ]
    ]
  },
  "ifgb_tx_desc_mem0": {
    "type": "memory",
    "block": "ifgb",
    "width": 24,
    "desc": "descriptors memory",
    "fields": [
      [
        "tx_desc0",
        0,
        24
      ]
    ]
  },
  "ifgb_tx_desc_mem1": {
    "type": "memory",
    "block": "ifgb",
    "width": 24,
    "desc": "descriptors memory",
    "fields": [
      [
        "tx_desc1",
        0,
        24
      ]
    ]
  },
  "ifgb_tx_debug_mem": {
    "type": "memory",
    "block": "ifgb",
    "width": 1063,
    "desc": "debug memory",
    "fields": [
      [
        "tx_debug_mem_data",
        0,
        1063
      ]
    ]
  },
  "ifgb_rx_data_mem": {
    "type": "memory",
    "block": "ifgb",
    "width": 64,
    "desc": "data memory",
    "fields": [
      [
        "rx_data",
        0,
        64
      ]
    ]
  },
  "ifgb_rx_desc_mem": {
    "type": "memory",
    "block": "ifgb",
    "width": 46,
    "desc": "descriptors memory",
    "fields": [
      [
        "rx_desc",
        0,
        46
      ]
    ]
  },
  "ifgb_rra_mem": {
    "type": "memory",
    "block": "ifgb",
    "width": 99,
    "desc": "rra",
    "fields": [
      [
        "rra",
        0,
        99
      ]
    ]
  },
  "ifgb_inbi_mem": {
    "type": "memory",
    "block": "ifgb",
    "width": 89,
    "desc": "in band inject",
    "fields": [
      [
        "inbi",
        0,
        89
      ]
    ]
  },
  "ifgb_rx_debug_mem": {
    "type": "memory",
    "block": "ifgb",
    "width": 1090,
    "desc": "debug memory",
    "fields": [
      [
        "rx_debug_mem_data",
        0,
        1090
      ]
    ]
  },
  "ifgb_rcy_data_mem": {
    "type": "memory",
    "block": "ifgb",
    "width": 256,
    "desc": "data memory",
    "fields": [
      [
        "rcy_data",
        0,
        256
      ]
    ]
  },
  "ifgb_rcy_desc_mem": {
    "type": "memory",
    "block": "ifgb",
    "width": 67,
    "desc": "descriptors memory",
    "fields": [
      [
        "rcy_desc",
        0,
        67
      ]
    ]
  },
  "ifgb_fcm_prio_map": {
    "type": "memory",
    "block": "ifgb",
    "width": 144,
    "desc": "descriptors memory",
    "fields": [
      [
        "fcm_prio_map_data",
        0,
        144
      ]
    ]
  },
  "ifgb_tc_tcam": {
    "type": "memory",
    "block": "ifgb",
    "width": 11,
    "desc": "Traffic class TCAM used for a pair of MAC lanes",
    "fields": [
      [
        "tc_tcam_mask",
        0,
        11
      ],
      [
        "tc_tcam_key",
        11,
        11
      ],
      [
        "tc_tcam_delete",
        22,
        1
      ]
    ]
  },
  "ifgb_tc_tcam_mem": {
    "type": "memory",
    "block": "ifgb",
    "width": 5,
    "desc": "Traffic class TCAM memory used for a pair of MAC lanes",
    "fields": [
      [
        "tc_tcam_mem_dout",
        0,
        5
      ]
    ]
  },
  "ifgb_tc_lut_mem": {
    "type": "memory",
    "block": "ifgb",
    "width": 6,
    "desc": "Traffic class LUT memory used for a pair of MAC lanes",
    "fields": [
      [
        "tc_lut_mem_dout",
        0,
        6
      ]
    ]
  },
  "ifgb_instru_hist_mem": {
    "type": "memory",
    "block": "ifgb",
    "width": 112,
    "desc": "ports rates & rates histogram",
    "fields": [
      [
        "istru_hist_mem_dout",
        0,
        112
      ]
    ]
  },
  "mac_pool2_interrupt_register": {
    "type": "register",
    "block": "mac_pool2",
    "width": 21,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "rx_link_status_down_summary",
        1,
        1
      ],
      [
        "rx_pcs_link_status_down_summary",
        2,
        1
      ],
      [
        "rx_pcs_align_status_down_summary",
        3,
        1
      ],
      [
        "rx_pcs_hi_ber_up_summary",
        4,
        1
      ],
      [
        "rx_code_err_interrupt_register_summary",
        5,
        1
      ],
      [
        "tx_crc_err_interrupt_register_summary",
        6,
        1
      ],
      [
        "tx_underrun_err_interrupt_register_summary",
        7,
        1
      ],
      [
        "tx_missing_eop_err_interrupt_register_summary",
        8,
        1
      ],
      [
        "rx_crc_err_interrupt_register_summary",
        9,
        1
      ],
      [
        "rx_invert_crc_err_interrupt_register_summary",
        10,
        1
      ],
      [
        "rx_oob_invert_crc_err_interrupt_register_summary",
        11,
        1
      ],
      [
        "rx_oversize_err_interrupt_register_summary",
        12,
        1
      ],
      [
        "rx_undersize_err_interrupt_register_summary",
        13,
        1
      ],
      [
        "rx_desk_fif_ovf_interrupt_register0_summary",
        14,
        1
      ],
      [
        "rx_desk_fif_ovf_interrupt_register1_summary",
        15,
        1
      ],
      [
        "rx_pma_sig_ok_loss_interrupt_register_summary",
        16,
        1
      ],
      [
        "rsf_rx_high_ser_interrupt_register_summary",
        17,
        1
      ],
      [
        "rsf_rx_degraded_ser_interrupt_register_summary",
        18,
        1
      ],
      [
        "rsf_rx_rm_degraded_ser_interrupt_register_summary",
        19,
        1
      ],
      [
        "device_time_override_interrupt_register_summary",
        20,
        1
      ]
    ]
  },
  "mac_pool2_mem_protect_interrupt": {
    "type": "register",
    "block": "mac_pool2",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "mac_pool2_mem_protect_interrupt_test": {
    "type": "register",
    "block": "mac_pool2",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "mac_pool2_mbist_pass_status": {
    "type": "register",
    "block": "mac_pool2",
    "width": 12,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        12
      ]
    ]
  },
  "mac_pool2_mbist_fail_status": {
    "type": "register",
    "block": "mac_pool2",
    "width": 12,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        12
      ]
    ]
  },
  "mac_pool2_counter_timer": {
    "type": "register",
    "block": "mac_pool2",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "mac_pool2_counter_timer_trigger_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "mac_pool2_memory_access_timeout": {
    "type": "register",
    "block": "mac_pool2",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "mac_pool2_broadcast_config_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "mac_pool2_memory_prot_bypass": {
    "type": "register",
    "block": "mac_pool2",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "mac_pool2_soft_reset_configuration": {
    "type": "register",
    "block": "mac_pool2",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "mac_pool2_mbist_configuration": {
    "type": "register",
    "block": "mac_pool2",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "mac_pool2_power_down_configuration": {
    "type": "register",
    "block": "mac_pool2",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "mac_pool2_spare_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "mac_pool2_pmro_ctrl": {
    "type": "register",
    "block": "mac_pool2",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "mac_pool2_pmro_status": {
    "type": "register",
    "block": "mac_pool2",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "mac_pool2_mirror_bus_conf_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "mac_pool2_mirror_bus_status": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "mac_pool2_device_time_offset_cfg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "mac_pool2_rx_link_status_down": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "MAC RX link status down interrupt. Asserted when link fault is detected after link status was up.",
    "fields": [
      [
        "rx_link_status_down0",
        0,
        1
      ],
      [
        "rx_link_status_down1",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_link_status_down_mask": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register masks RxLinkStatusDown interrupt register",
    "fields": [
      [
        "rx_link_status_down0_mask",
        0,
        1
      ],
      [
        "rx_link_status_down1_mask",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_link_status_down_test": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register tests RxLinkStatusDown interrupt register",
    "fields": [
      [
        "rx_link_status_down0_test",
        0,
        1
      ],
      [
        "rx_link_status_down1_test",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_pcs_link_status_down": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "PCS RX link status down interrupt. Asserted when PCS link status goes down after it was up (PCS status == align status & ~hi_ber)",
    "fields": [
      [
        "rx_pcs_link_status_down0",
        0,
        1
      ],
      [
        "rx_pcs_link_status_down1",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_pcs_link_status_down_mask": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register masks RxPcsLinkStatusDown interrupt register",
    "fields": [
      [
        "rx_pcs_link_status_down0_mask",
        0,
        1
      ],
      [
        "rx_pcs_link_status_down1_mask",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_pcs_link_status_down_test": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register tests RxPcsLinkStatusDown interrupt register",
    "fields": [
      [
        "rx_pcs_link_status_down0_test",
        0,
        1
      ],
      [
        "rx_pcs_link_status_down1_test",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_pcs_align_status_down": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "PCS RX link align status down interrupt (align status goes down after it was up).",
    "fields": [
      [
        "rx_pcs_align_status_down0",
        0,
        1
      ],
      [
        "rx_pcs_align_status_down1",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_pcs_align_status_down_mask": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register masks RxPcsAlignStatusDown interrupt register",
    "fields": [
      [
        "rx_pcs_align_status_down0_mask",
        0,
        1
      ],
      [
        "rx_pcs_align_status_down1_mask",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_pcs_align_status_down_test": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register tests RxPcsAlignStatusDown interrupt register",
    "fields": [
      [
        "rx_pcs_align_status_down0_test",
        0,
        1
      ],
      [
        "rx_pcs_align_status_down1_test",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_pcs_hi_ber_up": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "PCS RX hi_ber went up interrupt",
    "fields": [
      [
        "rx_pcs_hi_ber_up0",
        0,
        1
      ],
      [
        "rx_pcs_hi_ber_up1",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_pcs_hi_ber_up_mask": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register masks RxPcsHiBerUp interrupt register",
    "fields": [
      [
        "rx_pcs_hi_ber_up0_mask",
        0,
        1
      ],
      [
        "rx_pcs_hi_ber_up1_mask",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_pcs_hi_ber_up_test": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register tests RxPcsHiBerUp interrupt register",
    "fields": [
      [
        "rx_pcs_hi_ber_up0_test",
        0,
        1
      ],
      [
        "rx_pcs_hi_ber_up1_test",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_code_err_interrupt_register": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "MAC RX code error interrupt",
    "fields": [
      [
        "rx_code_err0",
        0,
        1
      ],
      [
        "rx_code_err1",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_code_err_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register masks RxCodeErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_code_err0_mask",
        0,
        1
      ],
      [
        "rx_code_err1_mask",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_code_err_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register tests RxCodeErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_code_err0_test",
        0,
        1
      ],
      [
        "rx_code_err1_test",
        1,
        1
      ]
    ]
  },
  "mac_pool2_tx_crc_err_interrupt_register": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "MAC TX crc error interrupt",
    "fields": [
      [
        "tx_crc_err0",
        0,
        1
      ],
      [
        "tx_crc_err1",
        1,
        1
      ]
    ]
  },
  "mac_pool2_tx_crc_err_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register masks TxCrcErrInterruptRegister interrupt register",
    "fields": [
      [
        "tx_crc_err0_mask",
        0,
        1
      ],
      [
        "tx_crc_err1_mask",
        1,
        1
      ]
    ]
  },
  "mac_pool2_tx_crc_err_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register tests TxCrcErrInterruptRegister interrupt register",
    "fields": [
      [
        "tx_crc_err0_test",
        0,
        1
      ],
      [
        "tx_crc_err1_test",
        1,
        1
      ]
    ]
  },
  "mac_pool2_tx_underrun_err_interrupt_register": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "MAC TX underrun interrupt",
    "fields": [
      [
        "tx_underrun_err0",
        0,
        1
      ],
      [
        "tx_underrun_err1",
        1,
        1
      ]
    ]
  },
  "mac_pool2_tx_underrun_err_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register masks TxUnderrunErrInterruptRegister interrupt register",
    "fields": [
      [
        "tx_underrun_err0_mask",
        0,
        1
      ],
      [
        "tx_underrun_err1_mask",
        1,
        1
      ]
    ]
  },
  "mac_pool2_tx_underrun_err_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register tests TxUnderrunErrInterruptRegister interrupt register",
    "fields": [
      [
        "tx_underrun_err0_test",
        0,
        1
      ],
      [
        "tx_underrun_err1_test",
        1,
        1
      ]
    ]
  },
  "mac_pool2_tx_missing_eop_err_interrupt_register": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "MAC TX missing end of packet interrupt",
    "fields": [
      [
        "tx_missing_eop_err0",
        0,
        1
      ],
      [
        "tx_missing_eop_err1",
        1,
        1
      ]
    ]
  },
  "mac_pool2_tx_missing_eop_err_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register masks TxMissingEopErrInterruptRegister interrupt register",
    "fields": [
      [
        "tx_missing_eop_err0_mask",
        0,
        1
      ],
      [
        "tx_missing_eop_err1_mask",
        1,
        1
      ]
    ]
  },
  "mac_pool2_tx_missing_eop_err_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register tests TxMissingEopErrInterruptRegister interrupt register",
    "fields": [
      [
        "tx_missing_eop_err0_test",
        0,
        1
      ],
      [
        "tx_missing_eop_err1_test",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_crc_err_interrupt_register": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "MAC RX crc error interrupt",
    "fields": [
      [
        "rx_crc_err0",
        0,
        1
      ],
      [
        "rx_crc_err1",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_crc_err_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register masks RxCrcErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_crc_err0_mask",
        0,
        1
      ],
      [
        "rx_crc_err1_mask",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_crc_err_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register tests RxCrcErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_crc_err0_test",
        0,
        1
      ],
      [
        "rx_crc_err1_test",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_invert_crc_err_interrupt_register": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "MAC RX invert crc error interrupt (CRC result == 0xFFFFFFFF)",
    "fields": [
      [
        "rx_invert_crc_err0",
        0,
        1
      ],
      [
        "rx_invert_crc_err1",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_invert_crc_err_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register masks RxInvertCrcErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_invert_crc_err0_mask",
        0,
        1
      ],
      [
        "rx_invert_crc_err1_mask",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_invert_crc_err_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register tests RxInvertCrcErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_invert_crc_err0_test",
        0,
        1
      ],
      [
        "rx_invert_crc_err1_test",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_oob_invert_crc_err_interrupt_register": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "MAC RX OOB interleaved invert crc error interrupt (CRC result == 0xFFFFFFFF)",
    "fields": [
      [
        "rx_oob_invert_crc_err0",
        0,
        1
      ],
      [
        "rx_oob_invert_crc_err1",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_oob_invert_crc_err_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register masks RxOobInvertCrcErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_oob_invert_crc_err0_mask",
        0,
        1
      ],
      [
        "rx_oob_invert_crc_err1_mask",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_oob_invert_crc_err_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register tests RxOobInvertCrcErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_oob_invert_crc_err0_test",
        0,
        1
      ],
      [
        "rx_oob_invert_crc_err1_test",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_oversize_err_interrupt_register": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "MAC RX oversize error interrupt",
    "fields": [
      [
        "rx_oversize_err0",
        0,
        1
      ],
      [
        "rx_oversize_err1",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_oversize_err_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register masks RxOversizeErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_oversize_err0_mask",
        0,
        1
      ],
      [
        "rx_oversize_err1_mask",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_oversize_err_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register tests RxOversizeErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_oversize_err0_test",
        0,
        1
      ],
      [
        "rx_oversize_err1_test",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_undersize_err_interrupt_register": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "MAC RX undersize error interrupt",
    "fields": [
      [
        "rx_undersize_err0",
        0,
        1
      ],
      [
        "rx_undersize_err1",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_undersize_err_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register masks RxUndersizeErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_undersize_err0_mask",
        0,
        1
      ],
      [
        "rx_undersize_err1_mask",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_undersize_err_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register tests RxUndersizeErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_undersize_err0_test",
        0,
        1
      ],
      [
        "rx_undersize_err1_test",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_desk_fif_ovf_interrupt_register0": {
    "type": "register",
    "block": "mac_pool2",
    "width": 10,
    "desc": "Lanes deskew fifos overflow interrupt. This indicates lanes skew is more than the maximal supported skew.",
    "fields": [
      [
        "rx_deskew_fif_ovf0_0",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf0_1",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf0_2",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf0_3",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf0_4",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf0_5",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf0_6",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf0_7",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf0_8",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf0_9",
        9,
        1
      ]
    ]
  },
  "mac_pool2_rx_desk_fif_ovf_interrupt_register0_mask": {
    "type": "register",
    "block": "mac_pool2",
    "width": 10,
    "desc": "This register masks RxDeskFifOvfInterruptRegister0 interrupt register",
    "fields": [
      [
        "rx_deskew_fif_ovf0_0_mask",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf0_1_mask",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf0_2_mask",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf0_3_mask",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf0_4_mask",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf0_5_mask",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf0_6_mask",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf0_7_mask",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf0_8_mask",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf0_9_mask",
        9,
        1
      ]
    ]
  },
  "mac_pool2_rx_desk_fif_ovf_interrupt_register0_test": {
    "type": "register",
    "block": "mac_pool2",
    "width": 10,
    "desc": "This register tests RxDeskFifOvfInterruptRegister0 interrupt register",
    "fields": [
      [
        "rx_deskew_fif_ovf0_0_test",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf0_1_test",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf0_2_test",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf0_3_test",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf0_4_test",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf0_5_test",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf0_6_test",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf0_7_test",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf0_8_test",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf0_9_test",
        9,
        1
      ]
    ]
  },
  "mac_pool2_rx_desk_fif_ovf_interrupt_register1": {
    "type": "register",
    "block": "mac_pool2",
    "width": 10,
    "desc": "Lanes deskew fifos overflow interrupt. This indicates lanes skew is more than the maximal supported skew.",
    "fields": [
      [
        "rx_deskew_fif_ovf1_0",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf1_1",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf1_2",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf1_3",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf1_4",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf1_5",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf1_6",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf1_7",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf1_8",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf1_9",
        9,
        1
      ]
    ]
  },
  "mac_pool2_rx_desk_fif_ovf_interrupt_register1_mask": {
    "type": "register",
    "block": "mac_pool2",
    "width": 10,
    "desc": "This register masks RxDeskFifOvfInterruptRegister1 interrupt register",
    "fields": [
      [
        "rx_deskew_fif_ovf1_0_mask",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf1_1_mask",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf1_2_mask",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf1_3_mask",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf1_4_mask",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf1_5_mask",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf1_6_mask",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf1_7_mask",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf1_8_mask",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf1_9_mask",
        9,
        1
      ]
    ]
  },
  "mac_pool2_rx_desk_fif_ovf_interrupt_register1_test": {
    "type": "register",
    "block": "mac_pool2",
    "width": 10,
    "desc": "This register tests RxDeskFifOvfInterruptRegister1 interrupt register",
    "fields": [
      [
        "rx_deskew_fif_ovf1_0_test",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf1_1_test",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf1_2_test",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf1_3_test",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf1_4_test",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf1_5_test",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf1_6_test",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf1_7_test",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf1_8_test",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf1_9_test",
        9,
        1
      ]
    ]
  },
  "mac_pool2_rx_pma_sig_ok_loss_interrupt_register": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "Signal OK was dropped after it was up",
    "fields": [
      [
        "rx_signal_ok_loss0",
        0,
        1
      ],
      [
        "rx_signal_ok_loss1",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_pma_sig_ok_loss_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register masks RxPmaSigOkLossInterruptRegister interrupt register",
    "fields": [
      [
        "rx_signal_ok_loss0_mask",
        0,
        1
      ],
      [
        "rx_signal_ok_loss1_mask",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rx_pma_sig_ok_loss_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register tests RxPmaSigOkLossInterruptRegister interrupt register",
    "fields": [
      [
        "rx_signal_ok_loss0_test",
        0,
        1
      ],
      [
        "rx_signal_ok_loss1_test",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rsf_rx_high_ser_interrupt_register": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "High SER indicated from RS FEC",
    "fields": [
      [
        "rx_high_ser0",
        0,
        1
      ],
      [
        "rx_high_ser1",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rsf_rx_high_ser_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register masks RsfRxHighSerInterruptRegister interrupt register",
    "fields": [
      [
        "rx_high_ser0_mask",
        0,
        1
      ],
      [
        "rx_high_ser1_mask",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rsf_rx_high_ser_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register tests RsfRxHighSerInterruptRegister interrupt register",
    "fields": [
      [
        "rx_high_ser0_test",
        0,
        1
      ],
      [
        "rx_high_ser1_test",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rsf_rx_degraded_ser_interrupt_register": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "Local Degreaded SER indicated from RS FEC (802.3bs, 802.3cd)",
    "fields": [
      [
        "rx_degraded_ser0",
        0,
        1
      ],
      [
        "rx_degraded_ser1",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rsf_rx_degraded_ser_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register masks RsfRxDegradedSerInterruptRegister interrupt register",
    "fields": [
      [
        "rx_degraded_ser0_mask",
        0,
        1
      ],
      [
        "rx_degraded_ser1_mask",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rsf_rx_degraded_ser_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register tests RsfRxDegradedSerInterruptRegister interrupt register",
    "fields": [
      [
        "rx_degraded_ser0_test",
        0,
        1
      ],
      [
        "rx_degraded_ser1_test",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rsf_rx_rm_degraded_ser_interrupt_register": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "Remote Degreaded SER indicated from RS FEC (802.3bs, 802.3cd)",
    "fields": [
      [
        "rx_rm_degraded_ser0",
        0,
        1
      ],
      [
        "rx_rm_degraded_ser1",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rsf_rx_rm_degraded_ser_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register masks RsfRxRmDegradedSerInterruptRegister interrupt register",
    "fields": [
      [
        "rx_rm_degraded_ser0_mask",
        0,
        1
      ],
      [
        "rx_rm_degraded_ser1_mask",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rsf_rx_rm_degraded_ser_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register tests RsfRxRmDegradedSerInterruptRegister interrupt register",
    "fields": [
      [
        "rx_rm_degraded_ser0_test",
        0,
        1
      ],
      [
        "rx_rm_degraded_ser1_test",
        1,
        1
      ]
    ]
  },
  "mac_pool2_device_time_override_interrupt_register": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "Device Time Not read by cpu before next packet with record command sent",
    "fields": [
      [
        "device_time_override0",
        0,
        1
      ],
      [
        "device_time_override1",
        1,
        1
      ]
    ]
  },
  "mac_pool2_device_time_override_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register masks DeviceTimeOverrideInterruptRegister interrupt register",
    "fields": [
      [
        "device_time_override0_mask",
        0,
        1
      ],
      [
        "device_time_override1_mask",
        1,
        1
      ]
    ]
  },
  "mac_pool2_device_time_override_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "This register tests DeviceTimeOverrideInterruptRegister interrupt register",
    "fields": [
      [
        "device_time_override0_test",
        0,
        1
      ],
      [
        "device_time_override1_test",
        1,
        1
      ]
    ]
  },
  "mac_pool2_rstn_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 28,
    "desc": "Soft reset register The fields in this register are encoded as following: 0 - Reset. 1 - Active.",
    "fields": [
      [
        "tx_mac_rstn0",
        0,
        1
      ],
      [
        "tx_mac_rstn1",
        1,
        1
      ],
      [
        "rx_mac_rstn0",
        2,
        1
      ],
      [
        "rx_mac_rstn1",
        3,
        1
      ],
      [
        "tx_pcs_rstn0",
        4,
        1
      ],
      [
        "tx_pcs_rstn1",
        5,
        1
      ],
      [
        "rx_pcs_rstn0",
        6,
        1
      ],
      [
        "rx_pcs_rstn1",
        7,
        1
      ],
      [
        "rx_pcs_sync_rstn0",
        8,
        1
      ],
      [
        "rx_pcs_sync_rstn1",
        9,
        1
      ],
      [
        "tx_rsf_rstn0",
        10,
        1
      ],
      [
        "tx_rsf_rstn1",
        11,
        1
      ],
      [
        "rx_rsf_rstn0",
        12,
        1
      ],
      [
        "rx_rsf_rstn1",
        13,
        1
      ],
      [
        "tx_pma_rstn",
        14,
        1
      ],
      [
        "tx_pma_core_side_rstn0",
        15,
        1
      ],
      [
        "tx_pma_core_side_rstn1",
        16,
        1
      ],
      [
        "tx_pma_srd_side_rstn0",
        17,
        1
      ],
      [
        "tx_pma_srd_side_rstn1",
        18,
        1
      ],
      [
        "rx_pma_rstn",
        19,
        1
      ],
      [
        "rx_pma_core_side_rstn0",
        20,
        1
      ],
      [
        "rx_pma_core_side_rstn1",
        21,
        1
      ],
      [
        "rx_pma_srd_side_rstn0",
        22,
        1
      ],
      [
        "rx_pma_srd_side_rstn1",
        23,
        1
      ],
      [
        "tx_krf_rstn0",
        24,
        1
      ],
      [
        "tx_krf_rstn1",
        25,
        1
      ],
      [
        "rx_krf_rstn0",
        26,
        1
      ],
      [
        "rx_krf_rstn1",
        27,
        1
      ]
    ]
  },
  "mac_pool2_tx_mac_lanes_cfg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 1,
    "desc": "Define the topology of mac lanes working together.",
    "fields": [
      [
        "tx_2_lanes_mode",
        0,
        1
      ]
    ]
  },
  "mac_pool2_rx_mac_lanes_cfg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 1,
    "desc": "Define the topology of mac lanes working together.",
    "fields": [
      [
        "rx_2_lanes_mode",
        0,
        1
      ]
    ]
  },
  "mac_pool2_tx_cfg0": {
    "type": "register",
    "block": "mac_pool2",
    "width": 15,
    "desc": "General TX configurations. This register holds the main TX configurations per MAC lane.",
    "fields": [
      [
        "tx_port_speed",
        0,
        3
      ],
      [
        "tx_100g_frame_intrlv_en",
        3,
        1
      ],
      [
        "tx_port_nof_srd",
        4,
        2
      ],
      [
        "tx_bypass_scr",
        6,
        1
      ],
      [
        "tx_rsf_scr_enable",
        7,
        1
      ],
      [
        "tx_en_32b_alignment",
        8,
        1
      ],
      [
        "tx_preamble_compression",
        9,
        1
      ],
      [
        "tx_fec_mode",
        10,
        2
      ],
      [
        "tx_oob_intrlv_en",
        12,
        1
      ],
      [
        "tx_fabric_mode",
        13,
        1
      ],
      [
        "tx_rsf_100g_am_cd_style",
        14,
        1
      ]
    ]
  },
  "mac_pool2_rx_cfg0": {
    "type": "register",
    "block": "mac_pool2",
    "width": 29,
    "desc": "General RX configurations. This register holds the main RX configurations per MAC lane.",
    "fields": [
      [
        "rx_port_speed",
        0,
        3
      ],
      [
        "rx_100g_frame_intrlv_en",
        3,
        1
      ],
      [
        "rx_port_nof_srd",
        4,
        2
      ],
      [
        "rx_bypass_scr",
        6,
        1
      ],
      [
        "rx_rsf_scr_enable",
        7,
        1
      ],
      [
        "rx_en_32b_alignment",
        8,
        1
      ],
      [
        "rx_preamble_compression",
        9,
        1
      ],
      [
        "rx_fec_mode",
        10,
        2
      ],
      [
        "rx_66b_w_lock_en",
        12,
        1
      ],
      [
        "rx_rsf_single_alm_empty_thd",
        13,
        8
      ],
      [
        "rx_oob_intrlv_en",
        21,
        1
      ],
      [
        "rx_fabric_mode",
        22,
        1
      ],
      [
        "rx_rsf_err_ind_mark_mode",
        23,
        2
      ],
      [
        "rx_am_invalid_cnt_thd",
        25,
        3
      ],
      [
        "rx_high_ber_fsm_act_en",
        28,
        1
      ]
    ]
  },
  "mac_pool2_am_cfg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 35,
    "desc": "Alignment markers spacing configuration register",
    "fields": [
      [
        "rx_am_cfg",
        0,
        17
      ],
      [
        "tx_am_cfg",
        17,
        18
      ]
    ]
  },
  "mac_pool2_mac_lanes_loopback_register": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "Per MAC lane MII loopback configuration - shared between RX and TX per MAC lane.",
    "fields": [
      [
        "mii_loopback_mode",
        0,
        2
      ]
    ]
  },
  "mac_pool2_pma_loopback_register": {
    "type": "register",
    "block": "mac_pool2",
    "width": 2,
    "desc": "Per physical lane PMA loopback configuration - shared between RX and TX per physical ane.",
    "fields": [
      [
        "pma_loopback_mode",
        0,
        2
      ]
    ]
  },
  "mac_pool2_tx_pcs_test_cfg0": {
    "type": "register",
    "block": "mac_pool2",
    "width": 4,
    "desc": "Per port PCS TX test patterns configurations",
    "fields": [
      [
        "tx_pcs_test_en",
        0,
        1
      ],
      [
        "tx_pcs_test_mode",
        1,
        2
      ],
      [
        "tx_pcs_data_pattern_sel",
        3,
        1
      ]
    ]
  },
  "mac_pool2_tx_pcs_test_cfg1": {
    "type": "register",
    "block": "mac_pool2",
    "width": 58,
    "desc": "PCS TX test patterns - Scrambler seed A",
    "fields": [
      [
        "tx_pcs_pattern_seed_a",
        0,
        58
      ]
    ]
  },
  "mac_pool2_tx_pcs_test_cfg2": {
    "type": "register",
    "block": "mac_pool2",
    "width": 58,
    "desc": "PCS TX test patterns - Scrambler seed B",
    "fields": [
      [
        "tx_pcs_pattern_seed_b",
        0,
        58
      ]
    ]
  },
  "mac_pool2_rx_pcs_test_cfg0": {
    "type": "register",
    "block": "mac_pool2",
    "width": 4,
    "desc": "PCS RX test patterns configurations",
    "fields": [
      [
        "rx_pcs_test_en",
        0,
        1
      ],
      [
        "rx_pcs_test_mode",
        1,
        2
      ],
      [
        "rx_pcs_data_pattern_sel",
        3,
        1
      ]
    ]
  },
  "mac_pool2_rx_pcs_test_counter": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "PCS test mode errors counter",
    "fields": [
      [
        "rx_pcs_test_errors_cnt",
        0,
        32
      ]
    ]
  },
  "mac_pool2_rx_mac_cfg0": {
    "type": "register",
    "block": "mac_pool2",
    "width": 7,
    "desc": "Per Port MAC RX configurations",
    "fields": [
      [
        "rx_crc_check",
        0,
        1
      ],
      [
        "rx_crc_strip",
        1,
        1
      ],
      [
        "rx_ctrl_pkts_term",
        2,
        1
      ],
      [
        "rx_ctrl_pkts_term_by_address",
        3,
        1
      ],
      [
        "rx_fc_mode",
        4,
        2
      ],
      [
        "rx_link_interruption_en",
        6,
        1
      ]
    ]
  },
  "mac_pool2_rx_mac_cfg1": {
    "type": "register",
    "block": "mac_pool2",
    "width": 28,
    "desc": "MAC RX configurations.",
    "fields": [
      [
        "rx_max_pkt_size",
        0,
        14
      ],
      [
        "rx_min_pkt_size",
        14,
        14
      ]
    ]
  },
  "mac_pool2_tx_mac_cfg0": {
    "type": "register",
    "block": "mac_pool2",
    "width": 9,
    "desc": "MAC TX configurations",
    "fields": [
      [
        "tx_crc_en",
        0,
        1
      ],
      [
        "tx_fc_mode",
        1,
        2
      ],
      [
        "tx_am_insert_amont",
        3,
        6
      ]
    ]
  },
  "mac_pool2_tx_mac_ctrl_sa": {
    "type": "register",
    "block": "mac_pool2",
    "width": 48,
    "desc": "MAC TX control cells source address register.",
    "fields": [
      [
        "tx_mac_sa",
        0,
        48
      ]
    ]
  },
  "mac_pool2_tx_mac_cfg_ipg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 22,
    "desc": "MAC TX IPG configurations.",
    "fields": [
      [
        "tx_ipg_period",
        0,
        11
      ],
      [
        "tx_ipg_burst",
        11,
        11
      ]
    ]
  },
  "mac_pool2_tx_mac_fc_per_xoff_timer": {
    "type": "register",
    "block": "mac_pool2",
    "width": 24,
    "desc": "MAC flow control xoff periodic timer configuration - per port",
    "fields": [
      [
        "tx_fc_per_xoff_timer",
        0,
        16
      ],
      [
        "tx_fc_per_xoff_en",
        16,
        8
      ]
    ]
  },
  "mac_pool2_tx_mac_fc_xoff_timer": {
    "type": "register",
    "block": "mac_pool2",
    "width": 24,
    "desc": "MAC flow control xoff timer configuration - per port",
    "fields": [
      [
        "tx_fc_xoff_timer",
        0,
        16
      ],
      [
        "tx_fc_xoff_en",
        16,
        8
      ]
    ]
  },
  "mac_pool2_tx_mac_fc_per_xon_timer": {
    "type": "register",
    "block": "mac_pool2",
    "width": 24,
    "desc": "MAC flow control xon periodic timer configuration - per port",
    "fields": [
      [
        "tx_fc_per_xon_timer",
        0,
        16
      ],
      [
        "tx_fc_per_xon_en",
        16,
        8
      ]
    ]
  },
  "mac_pool2_tx_mac_fc_xon_timer": {
    "type": "register",
    "block": "mac_pool2",
    "width": 24,
    "desc": "MAC flow control xon timer configuration - per port",
    "fields": [
      [
        "tx_fc_xon_timer",
        0,
        16
      ],
      [
        "tx_fc_xon_en",
        16,
        8
      ]
    ]
  },
  "mac_pool2_rx_rsf_cfg0": {
    "type": "register",
    "block": "mac_pool2",
    "width": 19,
    "desc": "RS-FEC RS configurations.",
    "fields": [
      [
        "rx_rsf_kp4",
        0,
        1
      ],
      [
        "rx_bypass_cor",
        1,
        1
      ],
      [
        "rx_bypass_ind",
        2,
        1
      ],
      [
        "rx_port_bypass_cor",
        3,
        2
      ],
      [
        "rx_port_bypass_ind",
        5,
        2
      ],
      [
        "rx_rsf_port_kp4",
        7,
        2
      ],
      [
        "rx_high_ser_fsm_en_port0",
        9,
        1
      ],
      [
        "rx_high_ser_fsm_en_port1",
        10,
        1
      ],
      [
        "rx_high_ser_fsm_en_act_port0",
        11,
        1
      ],
      [
        "rx_high_ser_fsm_en_act_port1",
        12,
        1
      ],
      [
        "rx_rsf_single_lane_shaper_cfg",
        13,
        6
      ]
    ]
  },
  "mac_pool2_rx_high_ser_fsm_cfg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 72,
    "desc": "PCS High SER FSM configurations register.",
    "fields": [
      [
        "rx_high_ser_k_port0",
        0,
        14
      ],
      [
        "rx_high_ser_k_port1",
        14,
        14
      ],
      [
        "rx_high_ser_time_ms_port0",
        28,
        8
      ],
      [
        "rx_high_ser_time_ms_port1",
        36,
        8
      ],
      [
        "rx_high_ser_words_wind0",
        44,
        14
      ],
      [
        "rx_high_ser_words_wind1",
        58,
        14
      ]
    ]
  },
  "mac_pool2_rx_rsf_dbg_cfg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 1,
    "desc": "RS-FEC debug config register",
    "fields": [
      [
        "rx_rsf_dbg_port_sel",
        0,
        1
      ]
    ]
  },
  "mac_pool2_rsf_degraded_ser_cfg0": {
    "type": "register",
    "block": "mac_pool2",
    "width": 16,
    "desc": "RS-FEC degraded SER configuration register.",
    "fields": [
      [
        "rx_rsf_degraded_ser_en_port0",
        0,
        1
      ],
      [
        "rx_rsf_degraded_ser_en_port1",
        1,
        1
      ],
      [
        "tx_rsf_degraded_ser_en_port0",
        2,
        1
      ],
      [
        "tx_rsf_degraded_ser_en_port1",
        3,
        1
      ],
      [
        "rx_rsf_rm_degraded_ser_en_port0",
        4,
        1
      ],
      [
        "rx_rsf_rm_degraded_ser_en_port1",
        5,
        1
      ],
      [
        "rx_rsf_rm_degraded_ser_word_idx_port0",
        6,
        5
      ],
      [
        "rx_rsf_rm_degraded_ser_word_idx_port1",
        11,
        5
      ]
    ]
  },
  "mac_pool2_rsf_degraded_ser_cfg1": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "RS-FEC degraded SER configuration register.",
    "fields": [
      [
        "rx_rsf_degraded_ser_activate_thd_port0",
        0,
        32
      ]
    ]
  },
  "mac_pool2_rsf_degraded_ser_cfg2": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "RS-FEC degraded SER configuration register.",
    "fields": [
      [
        "rx_rsf_degraded_ser_activate_thd_port1",
        0,
        32
      ]
    ]
  },
  "mac_pool2_rsf_degraded_ser_cfg3": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "RS-FEC degraded SER configuration register.",
    "fields": [
      [
        "rx_rsf_degraded_ser_deactivate_thd_port0",
        0,
        32
      ]
    ]
  },
  "mac_pool2_rsf_degraded_ser_cfg4": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "RS-FEC degraded SER configuration register.",
    "fields": [
      [
        "rx_rsf_degraded_ser_deactivate_thd_port1",
        0,
        32
      ]
    ]
  },
  "mac_pool2_rsf_degraded_ser_cfg5": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "RS-FEC degraded SER configuration register.",
    "fields": [
      [
        "rx_rsf_degraded_ser_interval_port0",
        0,
        32
      ]
    ]
  },
  "mac_pool2_rsf_degraded_ser_cfg6": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "RS-FEC degraded SER configuration register.",
    "fields": [
      [
        "rx_rsf_degraded_ser_interval_port1",
        0,
        32
      ]
    ]
  },
  "mac_pool2_rsf_ck_cycles_per_1ms_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 24,
    "desc": "RS-FEC degraded SER configuration register.",
    "fields": [
      [
        "rsf_ck_cycles_per_1ms",
        0,
        24
      ]
    ]
  },
  "mac_pool2_rx_ber_fsm_cfg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "PCS High BER FSM configurations register.",
    "fields": [
      [
        "rx_ber_timer_period",
        0,
        24
      ],
      [
        "rx_max_ber_cnt_cfg",
        24,
        8
      ]
    ]
  },
  "mac_pool2_tx_pma_cfg0": {
    "type": "register",
    "block": "mac_pool2",
    "width": 19,
    "desc": "",
    "fields": [
      [
        "tx_async_fif_alm_full_thd0",
        0,
        4
      ],
      [
        "tx_async_fif_alm_full_thd1",
        4,
        4
      ],
      [
        "tx_pam4_mode0",
        8,
        1
      ],
      [
        "tx_pam4_mode1",
        9,
        1
      ],
      [
        "tx_precode_en0",
        10,
        1
      ],
      [
        "tx_precode_en1",
        11,
        1
      ],
      [
        "tx_graycode_en0",
        12,
        1
      ],
      [
        "tx_graycode_en1",
        13,
        1
      ],
      [
        "tx_srd_dwidth0",
        14,
        2
      ],
      [
        "tx_srd_dwidth1",
        16,
        2
      ],
      [
        "tx_50g_fabric_port0",
        18,
        1
      ]
    ]
  },
  "mac_pool2_rx_pma_cfg0": {
    "type": "register",
    "block": "mac_pool2",
    "width": 17,
    "desc": "General RX configurations. This register holds the main RX configurations per MAC lane.",
    "fields": [
      [
        "rx_srd0_source",
        0,
        1
      ],
      [
        "rx_srd1_source",
        1,
        1
      ],
      [
        "rx_pam4_mode0",
        2,
        1
      ],
      [
        "rx_pam4_mode1",
        3,
        1
      ],
      [
        "rx_decode_en0",
        4,
        1
      ],
      [
        "rx_decode_en1",
        5,
        1
      ],
      [
        "rx_graycode_en0",
        6,
        1
      ],
      [
        "rx_graycode_en1",
        7,
        1
      ],
      [
        "rx_srd_dwidth0",
        8,
        2
      ],
      [
        "rx_srd_dwidth1",
        10,
        2
      ],
      [
        "rx_50g_fabric_port0",
        12,
        1
      ],
      [
        "rx_sig_ok_ovrd_en0",
        13,
        1
      ],
      [
        "rx_sig_ok_ovrd_en1",
        14,
        1
      ],
      [
        "rx_sig_ok_ovrd_val0",
        15,
        1
      ],
      [
        "rx_sig_ok_ovrd_val1",
        16,
        1
      ]
    ]
  },
  "mac_pool2_rx_pma_max_burst_cfg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 12,
    "desc": "Maximum RX burst size from PMA to upper sublayer.",
    "fields": [
      [
        "rx_max_burst0",
        0,
        6
      ],
      [
        "rx_max_burst1",
        6,
        6
      ]
    ]
  },
  "mac_pool2_tx_pma_test_cfg0": {
    "type": "register",
    "block": "mac_pool2",
    "width": 4,
    "desc": "PMA TX test patterns configurations - per physical lane",
    "fields": [
      [
        "tx_pma_test_en",
        0,
        1
      ],
      [
        "tx_pma_test_mode",
        1,
        3
      ]
    ]
  },
  "mac_pool2_tx_pma_test_cfg1": {
    "type": "register",
    "block": "mac_pool2",
    "width": 60,
    "desc": "PMA TX test patterns configurations - per physical lane",
    "fields": [
      [
        "tx_pma_test_pattern",
        0,
        60
      ]
    ]
  },
  "mac_pool2_rx_pma_test_cfg0": {
    "type": "register",
    "block": "mac_pool2",
    "width": 4,
    "desc": "PMA RX test patterns configurations - per physical lane",
    "fields": [
      [
        "rx_pma_test_en",
        0,
        1
      ],
      [
        "rx_pma_test_mode",
        1,
        3
      ]
    ]
  },
  "mac_pool2_rx_pma_test_counter": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "PMA test mode errors counter",
    "fields": [
      [
        "rx_pma_test_errors_cnt",
        0,
        32
      ]
    ]
  },
  "mac_pool2_tx_pma_err_gen_ctrl": {
    "type": "register",
    "block": "mac_pool2",
    "width": 57,
    "desc": "Errors generation control register.",
    "fields": [
      [
        "tx_pma_err_gen_period",
        0,
        48
      ],
      [
        "tx_pma_err_gen_burst",
        48,
        8
      ],
      [
        "tx_pma_err_gen_en",
        56,
        1
      ]
    ]
  },
  "mac_pool2_tx_pma_err_gen_rand_ctrl": {
    "type": "register",
    "block": "mac_pool2",
    "width": 57,
    "desc": "Errors generation register for randomness control.",
    "fields": [
      [
        "tx_pma_err_gen_period_mask",
        0,
        48
      ],
      [
        "tx_pma_err_gen_burst_mask",
        48,
        8
      ],
      [
        "tx_pma_err_gen_fixed_err_pattern",
        56,
        1
      ]
    ]
  },
  "mac_pool2_tx_pma_err_gen_pattern": {
    "type": "register",
    "block": "mac_pool2",
    "width": 60,
    "desc": "Errors generation pattern register.",
    "fields": [
      [
        "tx_pma_err_pattern",
        0,
        60
      ]
    ]
  },
  "mac_pool2_tx_pma_wr_cnt_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "Async fifo write count",
    "fields": [
      [
        "tx_async_fif_wr",
        0,
        32
      ]
    ]
  },
  "mac_pool2_port_mib_counter": {
    "type": "register",
    "block": "mac_pool2",
    "width": 1280,
    "desc": "Counter per port",
    "fields": [
      [
        "tx_mac_frames_ok_cnt",
        0,
        64
      ],
      [
        "tx_mac_bytes_ok_cnt",
        64,
        64
      ],
      [
        "tx_mac_64byte_pkt_cnt",
        128,
        32
      ],
      [
        "tx_mac_65byte_127byte_pkt_cnt",
        160,
        32
      ],
      [
        "tx_mac_128byte_255byte_pkt_cnt",
        192,
        32
      ],
      [
        "tx_mac_256byte_511byte_pkt_cnt",
        224,
        32
      ],
      [
        "tx_mac_512byte_1023byte_pkt_cnt",
        256,
        32
      ],
      [
        "tx_mac_1024byte_1518byte_pkt_cnt",
        288,
        32
      ],
      [
        "tx_mac_1519byte_2500byte_pkt_cnt",
        320,
        32
      ],
      [
        "tx_mac_2501byte_9000byte_pkt_cnt",
        352,
        32
      ],
      [
        "tx_mac_crc_err_cnt",
        384,
        32
      ],
      [
        "tx_mac_missing_eop_err_cnt",
        416,
        32
      ],
      [
        "tx_mac_underrun_err_cnt",
        448,
        32
      ],
      [
        "tx_mac_fc_frames_ok_cnt",
        480,
        32
      ],
      [
        "tx_oob_mac_frames_ok_cnt",
        512,
        32
      ],
      [
        "tx_oob_mac_crc_err_cnt",
        544,
        32
      ],
      [
        "rx_mac_frames_ok_cnt",
        576,
        64
      ],
      [
        "rx_mac_bytes_ok_cnt",
        640,
        64
      ],
      [
        "rx_mac_64byte_pkt_cnt",
        704,
        32
      ],
      [
        "rx_mac_65byte_127byte_pkt_cnt",
        736,
        32
      ],
      [
        "rx_mac_128byte_255byte_pkt_cnt",
        768,
        32
      ],
      [
        "rx_mac_256byte_511byte_pkt_cnt",
        800,
        32
      ],
      [
        "rx_mac_512byte_1023byte_pkt_cnt",
        832,
        32
      ],
      [
        "rx_mac_1024byte_1518byte_pkt_cnt",
        864,
        32
      ],
      [
        "rx_mac_1519byte_2500byte_pkt_cnt",
        896,
        32
      ],
      [
        "rx_mac_2501byte_9000byte_pkt_cnt",
        928,
        32
      ],
      [
        "rx_mac_invert_crc_cnt",
        960,
        32
      ],
      [
        "rx_mac_crc_err_cnt",
        992,
        32
      ],
      [
        "rx_mac_oversize_err_cnt",
        1024,
        32
      ],
      [
        "rx_mac_undersize_err_cnt",
        1056,
        32
      ],
      [
        "rx_mac_code_err_cnt",
        1088,
        32
      ],
      [
        "rx_mac_fc_frames_ok_cnt",
        1120,
        32
      ],
      [
        "rx_oob_mac_frames_ok_cnt",
        1152,
        32
      ],
      [
        "rx_oob_mac_invert_crc_cnt",
        1184,
        32
      ],
      [
        "rx_oob_mac_crc_err_cnt",
        1216,
        32
      ],
      [
        "rx_oob_mac_code_err_cnt",
        1248,
        32
      ]
    ]
  },
  "mac_pool2_rx_errored_blocks_cnt_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "PCS RX errored blocks counter.",
    "fields": [
      [
        "rx_errored_blocks_cnt",
        0,
        32
      ]
    ]
  },
  "mac_pool2_rx_tx_activity_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 4,
    "desc": "Event register for TX & RX traffic",
    "fields": [
      [
        "rx_pkt_received_port0",
        0,
        1
      ],
      [
        "rx_pkt_received_port1",
        1,
        1
      ],
      [
        "tx_pkt_transmitted_port0",
        2,
        1
      ],
      [
        "tx_pkt_transmitted_port1",
        3,
        1
      ]
    ]
  },
  "mac_pool2_rx_ber_cnt_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "PCS RX BER counter.",
    "fields": [
      [
        "rx_ber_cnt",
        0,
        32
      ]
    ]
  },
  "mac_pool2_tx_pma_wr_wmk_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 5,
    "desc": "Tx Async fifo watermark",
    "fields": [
      [
        "tx_async_fif_stat",
        0,
        5
      ]
    ]
  },
  "mac_pool2_tx_pma_wr_wmk_srd_side_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 5,
    "desc": "Tx Async fifo watermark on serdes side",
    "fields": [
      [
        "pma_tx_wr_wmk_srd_side",
        0,
        5
      ]
    ]
  },
  "mac_pool2_rx_pma_rd_cnt_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "Rx Async fifo read count",
    "fields": [
      [
        "rx_async_fif_rd",
        0,
        32
      ]
    ]
  },
  "mac_pool2_rx_pma_rd_wmk_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 4,
    "desc": "Rx Async fifo watermark",
    "fields": [
      [
        "rx_async_fif_stat",
        0,
        4
      ]
    ]
  },
  "mac_pool2_rx_pma_rd_wmk_srd_side_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 4,
    "desc": "Rx Async fifo watermark on serdes side",
    "fields": [
      [
        "pma_rx_rd_wmk_srd_side",
        0,
        4
      ]
    ]
  },
  "mac_pool2_rx_status_register": {
    "type": "register",
    "block": "mac_pool2",
    "width": 25,
    "desc": "RX Status register - per mac lane",
    "fields": [
      [
        "rx_66b_w_lock_block_lock",
        0,
        10
      ],
      [
        "rx_am_lock",
        10,
        10
      ],
      [
        "rx_link_status",
        20,
        1
      ],
      [
        "rx_pcs_status",
        21,
        1
      ],
      [
        "rx_high_ber",
        22,
        1
      ],
      [
        "rx_degraded_ser_status",
        23,
        1
      ],
      [
        "rx_rm_degraded_ser_status",
        24,
        1
      ]
    ]
  },
  "mac_pool2_rx_status_lane_mapping": {
    "type": "register",
    "block": "mac_pool2",
    "width": 50,
    "desc": "PCS lanes mapping to deskew fifos - per mac lane",
    "fields": [
      [
        "rx_lane_mapping0",
        0,
        5
      ],
      [
        "rx_lane_mapping1",
        5,
        5
      ],
      [
        "rx_lane_mapping2",
        10,
        5
      ],
      [
        "rx_lane_mapping3",
        15,
        5
      ],
      [
        "rx_lane_mapping4",
        20,
        5
      ],
      [
        "rx_lane_mapping5",
        25,
        5
      ],
      [
        "rx_lane_mapping6",
        30,
        5
      ],
      [
        "rx_lane_mapping7",
        35,
        5
      ],
      [
        "rx_lane_mapping8",
        40,
        5
      ],
      [
        "rx_lane_mapping9",
        45,
        5
      ]
    ]
  },
  "mac_pool2_rx_bip_err_cnt_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "BIP errors count",
    "fields": [
      [
        "rx_bip_err_cnt",
        0,
        32
      ]
    ]
  },
  "mac_pool2_rx_cor_cw_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "RS-FEC Correctable codeword count",
    "fields": [
      [
        "rx_cor_cw",
        0,
        32
      ]
    ]
  },
  "mac_pool2_rx_uncor_cw_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "RS-FEC Uncorrectable codeword count",
    "fields": [
      [
        "rx_uncor_cw",
        0,
        32
      ]
    ]
  },
  "mac_pool2_rx_symb_err_lane0_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "FEC lane 0 errored symbol count",
    "fields": [
      [
        "rx_symb_err_lane0",
        0,
        32
      ]
    ]
  },
  "mac_pool2_rx_symb_err_lane1_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "FEC lane 1 errored symbol count",
    "fields": [
      [
        "rx_symb_err_lane1",
        0,
        32
      ]
    ]
  },
  "mac_pool2_rx_symb_err_lane2_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "FEC lane 2 errored symbol count",
    "fields": [
      [
        "rx_symb_err_lane2",
        0,
        32
      ]
    ]
  },
  "mac_pool2_rx_symb_err_lane3_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "FEC lane 3 errored symbol count",
    "fields": [
      [
        "rx_symb_err_lane3",
        0,
        32
      ]
    ]
  },
  "mac_pool2_rx_rsf_dbg_cntrs_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 444,
    "desc": "RS-FEC debug counters - Counts statistic related to port selected in: RxRsfDbgCfg",
    "fields": [
      [
        "rx_cw_00_sym_cnt",
        0,
        36
      ],
      [
        "rx_cw_01_sym_cnt",
        36,
        32
      ],
      [
        "rx_cw_02_sym_cnt",
        68,
        32
      ],
      [
        "rx_cw_03_sym_cnt",
        100,
        32
      ],
      [
        "rx_cw_04_sym_cnt",
        132,
        32
      ],
      [
        "rx_cw_05_sym_cnt",
        164,
        16
      ],
      [
        "rx_cw_06_sym_cnt",
        180,
        16
      ],
      [
        "rx_cw_07_sym_cnt",
        196,
        16
      ],
      [
        "rx_cw_08_sym_cnt",
        212,
        16
      ],
      [
        "rx_cw_09_sym_cnt",
        228,
        16
      ],
      [
        "rx_cw_10_sym_cnt",
        244,
        16
      ],
      [
        "rx_cw_11_sym_cnt",
        260,
        16
      ],
      [
        "rx_cw_12_sym_cnt",
        276,
        16
      ],
      [
        "rx_cw_13_sym_cnt",
        292,
        16
      ],
      [
        "rx_cw_14_sym_cnt",
        308,
        16
      ],
      [
        "rx_cw_15_sym_cnt",
        324,
        16
      ],
      [
        "rx_cw_uncor_cnt",
        340,
        16
      ],
      [
        "rx_2_sym_burst_cnt",
        356,
        24
      ],
      [
        "rx_3_sym_burst_cnt",
        380,
        16
      ],
      [
        "rx_4_sym_burst_cnt",
        396,
        16
      ],
      [
        "rx_5_sym_burst_cnt",
        412,
        16
      ],
      [
        "rx_6_sym_burst_cnt",
        428,
        16
      ]
    ]
  },
  "mac_pool2_rx_krf_cfg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 10,
    "desc": "KR-FEC Configurations - per physical lane",
    "fields": [
      [
        "fec_en_err_to_pcs",
        0,
        1
      ],
      [
        "lock_par_good_thd",
        1,
        4
      ],
      [
        "lock_par_invalid_thd",
        5,
        5
      ]
    ]
  },
  "mac_pool2_rx_krf_status": {
    "type": "register",
    "block": "mac_pool2",
    "width": 1,
    "desc": "KRF lock status",
    "fields": [
      [
        "fec_block_lock",
        0,
        1
      ]
    ]
  },
  "mac_pool2_rx_krf_cor_blocks_cnt_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "Correctable codeword count",
    "fields": [
      [
        "fec_cor_blocks",
        0,
        32
      ]
    ]
  },
  "mac_pool2_rx_krf_uncor_blocks_cnt_reg": {
    "type": "register",
    "block": "mac_pool2",
    "width": 32,
    "desc": "Uncorrectable codeword count",
    "fields": [
      [
        "fec_uncor_blocks",
        0,
        32
      ]
    ]
  },
  "mac_pool2_device_time_sampled": {
    "type": "register",
    "block": "mac_pool2",
    "width": 33,
    "desc": "Device Time Record register - per port  Keeps the device time value of packets transmitted with record command",
    "fields": [
      [
        "device_time_valid",
        0,
        1
      ],
      [
        "device_time",
        1,
        32
      ]
    ]
  },
  "mac_pool2_deskew_fif_a": {
    "type": "memory",
    "block": "mac_pool2",
    "width": 67,
    "desc": "deskew fifo mem",
    "fields": [
      [
        "deskew_fif_data_a",
        0,
        67
      ]
    ]
  },
  "mac_pool2_deskew_fif_b": {
    "type": "memory",
    "block": "mac_pool2",
    "width": 67,
    "desc": "deskew fifo mem",
    "fields": [
      [
        "deskew_fif_data_b",
        0,
        67
      ]
    ]
  },
  "mac_pool2_rsf_dec_ram0": {
    "type": "memory",
    "block": "mac_pool2",
    "width": 120,
    "desc": "RS-FEC decoder ram0 also used as kr-fec decoder0 ram0.",
    "fields": [
      [
        "rsf_dec_ram0_data",
        0,
        120
      ]
    ]
  },
  "mac_pool2_rsf_dec_ram1": {
    "type": "memory",
    "block": "mac_pool2",
    "width": 120,
    "desc": "RS-FEC decoder ram1 also used as kr-fec decoder 1 ram0.",
    "fields": [
      [
        "rsf_dec_ram1_data",
        0,
        120
      ]
    ]
  },
  "mac_pool2_rsf_out_buff_mem0": {
    "type": "memory",
    "block": "mac_pool2",
    "width": 66,
    "desc": "RS-FEC output buffer memory. also used as kr-fec decoders 0,1 ram1.",
    "fields": [
      [
        "rsf_out_buff_mem_data",
        0,
        66
      ]
    ]
  },
  "mac_pool2_rsf_out_buff_mem1": {
    "type": "memory",
    "block": "mac_pool2",
    "width": 63,
    "desc": "RS-FEC output buffer memory.",
    "fields": [
      [
        "rsf_out_buff_mem_data",
        0,
        63
      ]
    ]
  },
  "serdes_pool18_interrupt_register": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 4,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "sbm_ecc_error_interrupt_register_summary",
        1,
        1
      ],
      [
        "ser_des_single_ecc_error_interrupt_register_summary",
        2,
        1
      ],
      [
        "ser_des_double_ecc_error_interrupt_register_summary",
        3,
        1
      ]
    ]
  },
  "serdes_pool18_mem_protect_interrupt": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "serdes_pool18_mem_protect_interrupt_test": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "serdes_pool18_counter_timer": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "serdes_pool18_counter_timer_trigger_reg": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "serdes_pool18_memory_access_timeout": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "serdes_pool18_broadcast_config_reg": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "serdes_pool18_memory_prot_bypass": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "serdes_pool18_soft_reset_configuration": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "serdes_pool18_mbist_configuration": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "serdes_pool18_power_down_configuration": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "serdes_pool18_spare_reg": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "serdes_pool18_pmro_ctrl": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "serdes_pool18_pmro_status": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "serdes_pool18_mirror_bus_conf_reg": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "serdes_pool18_mirror_bus_status": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "serdes_pool18_device_time_offset_cfg": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "serdes_pool18_sbm_ecc_error_interrupt_register": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 2,
    "desc": "Sbus master Spico ECC error interrupt",
    "fields": [
      [
        "sbe",
        0,
        1
      ],
      [
        "dbe",
        1,
        1
      ]
    ]
  },
  "serdes_pool18_sbm_ecc_error_interrupt_register_mask": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 2,
    "desc": "This register masks SbmEccErrorInterruptRegister interrupt register",
    "fields": [
      [
        "sbe_mask",
        0,
        1
      ],
      [
        "dbe_mask",
        1,
        1
      ]
    ]
  },
  "serdes_pool18_sbm_ecc_error_interrupt_register_test": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 2,
    "desc": "This register tests SbmEccErrorInterruptRegister interrupt register",
    "fields": [
      [
        "sbe_test",
        0,
        1
      ],
      [
        "dbe_test",
        1,
        1
      ]
    ]
  },
  "serdes_pool18_ser_des_single_ecc_error_interrupt_register": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 18,
    "desc": "SerDes memory ECC single error interrupt",
    "fields": [
      [
        "sbe0",
        0,
        1
      ],
      [
        "sbe1",
        1,
        1
      ],
      [
        "sbe2",
        2,
        1
      ],
      [
        "sbe3",
        3,
        1
      ],
      [
        "sbe4",
        4,
        1
      ],
      [
        "sbe5",
        5,
        1
      ],
      [
        "sbe6",
        6,
        1
      ],
      [
        "sbe7",
        7,
        1
      ],
      [
        "sbe8",
        8,
        1
      ],
      [
        "sbe9",
        9,
        1
      ],
      [
        "sbe10",
        10,
        1
      ],
      [
        "sbe11",
        11,
        1
      ],
      [
        "sbe12",
        12,
        1
      ],
      [
        "sbe13",
        13,
        1
      ],
      [
        "sbe14",
        14,
        1
      ],
      [
        "sbe15",
        15,
        1
      ],
      [
        "sbe16",
        16,
        1
      ],
      [
        "sbe17",
        17,
        1
      ]
    ]
  },
  "serdes_pool18_ser_des_single_ecc_error_interrupt_register_mask": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 18,
    "desc": "This register masks SerDesSingleEccErrorInterruptRegister interrupt register",
    "fields": [
      [
        "sbe0_mask",
        0,
        1
      ],
      [
        "sbe1_mask",
        1,
        1
      ],
      [
        "sbe2_mask",
        2,
        1
      ],
      [
        "sbe3_mask",
        3,
        1
      ],
      [
        "sbe4_mask",
        4,
        1
      ],
      [
        "sbe5_mask",
        5,
        1
      ],
      [
        "sbe6_mask",
        6,
        1
      ],
      [
        "sbe7_mask",
        7,
        1
      ],
      [
        "sbe8_mask",
        8,
        1
      ],
      [
        "sbe9_mask",
        9,
        1
      ],
      [
        "sbe10_mask",
        10,
        1
      ],
      [
        "sbe11_mask",
        11,
        1
      ],
      [
        "sbe12_mask",
        12,
        1
      ],
      [
        "sbe13_mask",
        13,
        1
      ],
      [
        "sbe14_mask",
        14,
        1
      ],
      [
        "sbe15_mask",
        15,
        1
      ],
      [
        "sbe16_mask",
        16,
        1
      ],
      [
        "sbe17_mask",
        17,
        1
      ]
    ]
  },
  "serdes_pool18_ser_des_single_ecc_error_interrupt_register_test": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 18,
    "desc": "This register tests SerDesSingleEccErrorInterruptRegister interrupt register",
    "fields": [
      [
        "sbe0_test",
        0,
        1
      ],
      [
        "sbe1_test",
        1,
        1
      ],
      [
        "sbe2_test",
        2,
        1
      ],
      [
        "sbe3_test",
        3,
        1
      ],
      [
        "sbe4_test",
        4,
        1
      ],
      [
        "sbe5_test",
        5,
        1
      ],
      [
        "sbe6_test",
        6,
        1
      ],
      [
        "sbe7_test",
        7,
        1
      ],
      [
        "sbe8_test",
        8,
        1
      ],
      [
        "sbe9_test",
        9,
        1
      ],
      [
        "sbe10_test",
        10,
        1
      ],
      [
        "sbe11_test",
        11,
        1
      ],
      [
        "sbe12_test",
        12,
        1
      ],
      [
        "sbe13_test",
        13,
        1
      ],
      [
        "sbe14_test",
        14,
        1
      ],
      [
        "sbe15_test",
        15,
        1
      ],
      [
        "sbe16_test",
        16,
        1
      ],
      [
        "sbe17_test",
        17,
        1
      ]
    ]
  },
  "serdes_pool18_ser_des_double_ecc_error_interrupt_register": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 18,
    "desc": "SerDes memory ECC double error interrupt",
    "fields": [
      [
        "dbe0",
        0,
        1
      ],
      [
        "dbe1",
        1,
        1
      ],
      [
        "dbe2",
        2,
        1
      ],
      [
        "dbe3",
        3,
        1
      ],
      [
        "dbe4",
        4,
        1
      ],
      [
        "dbe5",
        5,
        1
      ],
      [
        "dbe6",
        6,
        1
      ],
      [
        "dbe7",
        7,
        1
      ],
      [
        "dbe8",
        8,
        1
      ],
      [
        "dbe9",
        9,
        1
      ],
      [
        "dbe10",
        10,
        1
      ],
      [
        "dbe11",
        11,
        1
      ],
      [
        "dbe12",
        12,
        1
      ],
      [
        "dbe13",
        13,
        1
      ],
      [
        "dbe14",
        14,
        1
      ],
      [
        "dbe15",
        15,
        1
      ],
      [
        "dbe16",
        16,
        1
      ],
      [
        "dbe17",
        17,
        1
      ]
    ]
  },
  "serdes_pool18_ser_des_double_ecc_error_interrupt_register_mask": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 18,
    "desc": "This register masks SerDesDoubleEccErrorInterruptRegister interrupt register",
    "fields": [
      [
        "dbe0_mask",
        0,
        1
      ],
      [
        "dbe1_mask",
        1,
        1
      ],
      [
        "dbe2_mask",
        2,
        1
      ],
      [
        "dbe3_mask",
        3,
        1
      ],
      [
        "dbe4_mask",
        4,
        1
      ],
      [
        "dbe5_mask",
        5,
        1
      ],
      [
        "dbe6_mask",
        6,
        1
      ],
      [
        "dbe7_mask",
        7,
        1
      ],
      [
        "dbe8_mask",
        8,
        1
      ],
      [
        "dbe9_mask",
        9,
        1
      ],
      [
        "dbe10_mask",
        10,
        1
      ],
      [
        "dbe11_mask",
        11,
        1
      ],
      [
        "dbe12_mask",
        12,
        1
      ],
      [
        "dbe13_mask",
        13,
        1
      ],
      [
        "dbe14_mask",
        14,
        1
      ],
      [
        "dbe15_mask",
        15,
        1
      ],
      [
        "dbe16_mask",
        16,
        1
      ],
      [
        "dbe17_mask",
        17,
        1
      ]
    ]
  },
  "serdes_pool18_ser_des_double_ecc_error_interrupt_register_test": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 18,
    "desc": "This register tests SerDesDoubleEccErrorInterruptRegister interrupt register",
    "fields": [
      [
        "dbe0_test",
        0,
        1
      ],
      [
        "dbe1_test",
        1,
        1
      ],
      [
        "dbe2_test",
        2,
        1
      ],
      [
        "dbe3_test",
        3,
        1
      ],
      [
        "dbe4_test",
        4,
        1
      ],
      [
        "dbe5_test",
        5,
        1
      ],
      [
        "dbe6_test",
        6,
        1
      ],
      [
        "dbe7_test",
        7,
        1
      ],
      [
        "dbe8_test",
        8,
        1
      ],
      [
        "dbe9_test",
        9,
        1
      ],
      [
        "dbe10_test",
        10,
        1
      ],
      [
        "dbe11_test",
        11,
        1
      ],
      [
        "dbe12_test",
        12,
        1
      ],
      [
        "dbe13_test",
        13,
        1
      ],
      [
        "dbe14_test",
        14,
        1
      ],
      [
        "dbe15_test",
        15,
        1
      ],
      [
        "dbe16_test",
        16,
        1
      ],
      [
        "dbe17_test",
        17,
        1
      ]
    ]
  },
  "serdes_pool18_sbm_interrupt_req_data": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 16,
    "desc": "Sbus master Spico interrupt request register.",
    "fields": [
      [
        "spico_interrupt_data_high",
        0,
        4
      ],
      [
        "spico_interrupt_data_low",
        4,
        8
      ],
      [
        "spico_interrupt_code",
        12,
        4
      ]
    ]
  },
  "serdes_pool18_sbm_interrupt_req": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 1,
    "desc": "Sbus master Spico interrupt request register",
    "fields": [
      [
        "spico_interrupt_req",
        0,
        1
      ]
    ]
  },
  "serdes_pool18_sbm_interrupt_status": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 16,
    "desc": "Sbus master Spico interrupt status register",
    "fields": [
      [
        "spico_interrupt_data_out",
        0,
        14
      ],
      [
        "spico_interrupt_data_out_valid",
        14,
        1
      ],
      [
        "spico_interrupt_in_progress",
        15,
        1
      ]
    ]
  },
  "serdes_pool18_sbm_req_reg": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 24,
    "desc": "SBUS Master Request Register",
    "fields": [
      [
        "sbm_req_rx_addr",
        0,
        8
      ],
      [
        "sbm_req_data_addr",
        8,
        8
      ],
      [
        "sbm_req_cmd",
        16,
        8
      ]
    ]
  },
  "serdes_pool18_sbm_req_data_reg": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 32,
    "desc": "SBUS Master Request Data Register",
    "fields": [
      [
        "sbm_req_data",
        0,
        32
      ]
    ]
  },
  "serdes_pool18_sbm_req_execute_reg": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 1,
    "desc": "SBUS Master Request Execute Register",
    "fields": [
      [
        "sbm_req_execute",
        0,
        1
      ]
    ]
  },
  "serdes_pool18_sbm_rsp_result_reg": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 4,
    "desc": "SBUS Master Response Result Code Register",
    "fields": [
      [
        "sbm_rsp_result_valid",
        0,
        1
      ],
      [
        "sbm_rsp_result_code",
        1,
        3
      ]
    ]
  },
  "serdes_pool18_sbm_rsp_data_reg": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 32,
    "desc": "SBUS Master Response Data Register",
    "fields": [
      [
        "sbm_rsp_data",
        0,
        32
      ]
    ]
  },
  "serdes_pool18_sbm_rom_control": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 1,
    "desc": "Sbus master ROM control",
    "fields": [
      [
        "rom_enable",
        0,
        1
      ]
    ]
  },
  "serdes_pool18_sbm_rom_status": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 1,
    "desc": "Sbus master ROM status",
    "fields": [
      [
        "rom_download_in_progress",
        0,
        1
      ]
    ]
  },
  "serdes_pool18_serdes_control": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 9,
    "desc": "SerDes control register. ",
    "fields": [
      [
        "lpi_disable",
        0,
        1
      ],
      [
        "tx_quiet",
        1,
        1
      ],
      [
        "rx_quiet",
        2,
        1
      ],
      [
        "tx_en",
        3,
        1
      ],
      [
        "rx_en",
        4,
        1
      ],
      [
        "sel_pfd_ctrl",
        5,
        1
      ],
      [
        "fast_bit_slip",
        6,
        1
      ],
      [
        "pcs_fast_bit_slip",
        7,
        1
      ],
      [
        "tx_override_in",
        8,
        1
      ]
    ]
  },
  "serdes_pool18_serdes_interrupt_req_data": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 32,
    "desc": "Serdes interrupt request data register",
    "fields": [
      [
        "interrupt_data",
        0,
        16
      ],
      [
        "interrupt_code",
        16,
        16
      ]
    ]
  },
  "serdes_pool18_serdes_interrupt_req": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 1,
    "desc": "Serdes interrupt request register",
    "fields": [
      [
        "interrupt_req",
        0,
        1
      ]
    ]
  },
  "serdes_pool18_serdes_interrupt_status": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 17,
    "desc": "SerDes interrupt status register",
    "fields": [
      [
        "interrupt_data_out",
        0,
        16
      ],
      [
        "interrupt_in_progress",
        16,
        1
      ]
    ]
  },
  "serdes_pool18_serdes_synce_control": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 20,
    "desc": "Serdes SyncE control register",
    "fields": [
      [
        "synce_pri_ifg_sel_cfg",
        0,
        2
      ],
      [
        "synce_sec_ifg_sel_cfg",
        2,
        2
      ],
      [
        "synce_pri_clk_sel",
        4,
        5
      ],
      [
        "synce_sec_clk_sel",
        9,
        5
      ],
      [
        "synce_pri_clk_div",
        14,
        3
      ],
      [
        "synce_sec_clk_div",
        17,
        3
      ]
    ]
  },
  "serdes_pool18_serdes_rx_lane_swap_config": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 36,
    "desc": "Lane swap configuration",
    "fields": [
      [
        "rx_lane0_source",
        0,
        2
      ],
      [
        "rx_lane1_source",
        2,
        2
      ],
      [
        "rx_lane2_source",
        4,
        2
      ],
      [
        "rx_lane3_source",
        6,
        2
      ],
      [
        "rx_lane4_source",
        8,
        2
      ],
      [
        "rx_lane5_source",
        10,
        2
      ],
      [
        "rx_lane6_source",
        12,
        2
      ],
      [
        "rx_lane7_source",
        14,
        2
      ],
      [
        "rx_lane8_source",
        16,
        2
      ],
      [
        "rx_lane9_source",
        18,
        2
      ],
      [
        "rx_lane10_source",
        20,
        2
      ],
      [
        "rx_lane11_source",
        22,
        2
      ],
      [
        "rx_lane12_source",
        24,
        2
      ],
      [
        "rx_lane13_source",
        26,
        2
      ],
      [
        "rx_lane14_source",
        28,
        2
      ],
      [
        "rx_lane15_source",
        30,
        2
      ],
      [
        "rx_lane16_source",
        32,
        2
      ],
      [
        "rx_lane17_source",
        34,
        2
      ]
    ]
  },
  "serdes_pool18_serdes_status": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 28,
    "desc": "SerDes status register",
    "fields": [
      [
        "tx_rdy",
        0,
        1
      ],
      [
        "rx_rdy",
        1,
        1
      ],
      [
        "training_fail",
        2,
        1
      ],
      [
        "training_in_progress",
        3,
        1
      ],
      [
        "rx_trained",
        4,
        1
      ],
      [
        "training_frame_lock",
        5,
        1
      ],
      [
        "signal_ok",
        6,
        1
      ],
      [
        "spico_rdy",
        7,
        1
      ],
      [
        "fec_req",
        8,
        1
      ],
      [
        "fec_cap",
        9,
        1
      ],
      [
        "an_np_rx",
        10,
        1
      ],
      [
        "an_next_page_rx",
        11,
        1
      ],
      [
        "an_base_page_rx",
        12,
        1
      ],
      [
        "an_complete",
        13,
        1
      ],
      [
        "an_link_good",
        14,
        1
      ],
      [
        "link_control",
        15,
        2
      ],
      [
        "core_status_31_23_",
        17,
        9
      ],
      [
        "link_loopback_en",
        26,
        1
      ],
      [
        "rx_idle_detect",
        27,
        1
      ]
    ]
  },
  "serdes_pool18_sbm_bist_control_reg": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 3,
    "desc": "",
    "fields": [
      [
        "sbm_core_bist_rpr_mode",
        0,
        1
      ],
      [
        "sbm_core_bist_ptrn_fill",
        1,
        1
      ],
      [
        "sbm_core_bist_run",
        2,
        1
      ]
    ]
  },
  "serdes_pool18_sbm_bist_status_reg": {
    "type": "register",
    "block": "serdes_pool18",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "sbm_bist_done_pass_out",
        0,
        1
      ],
      [
        "sbm_bist_done_fail_out",
        1,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_interrupt_register": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "general_interrupt_register_summary",
        1,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_mem_protect_interrupt": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_mem_protect_interrupt_test": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 10,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "hbm_wr_channel_data_fifo0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "hbm_wr_channel_data_fifo1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "hbm_wr_channel_cmd_fifo0_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "hbm_wr_channel_cmd_fifo1_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "hbm_rd_channel_data_mem0_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "hbm_rd_channel_data_mem1_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "hbm_rd_channel_cmd_fifo0_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "hbm_rd_channel_cmd_fifo1_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "hbm_rd_reorder_bank_fifo0_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "hbm_rd_reorder_bank_fifo1_ecc_1b_err_interrupt_mask",
        9,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 10,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "hbm_wr_channel_data_fifo0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "hbm_wr_channel_data_fifo1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "hbm_wr_channel_cmd_fifo0_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "hbm_wr_channel_cmd_fifo1_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "hbm_rd_channel_data_mem0_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "hbm_rd_channel_data_mem1_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "hbm_rd_channel_cmd_fifo0_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "hbm_rd_channel_cmd_fifo1_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "hbm_rd_reorder_bank_fifo0_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "hbm_rd_reorder_bank_fifo1_ecc_2b_err_interrupt_mask",
        9,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 10,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "hbm_wr_channel_data_fifo0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "hbm_wr_channel_data_fifo1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "hbm_wr_channel_cmd_fifo0_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "hbm_wr_channel_cmd_fifo1_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "hbm_rd_channel_data_mem0_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "hbm_rd_channel_data_mem1_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "hbm_rd_channel_cmd_fifo0_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "hbm_rd_channel_cmd_fifo1_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "hbm_rd_reorder_bank_fifo0_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "hbm_rd_reorder_bank_fifo1_ecc_1b_err_initiate",
        9,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 10,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "hbm_wr_channel_data_fifo0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "hbm_wr_channel_data_fifo1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "hbm_wr_channel_cmd_fifo0_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "hbm_wr_channel_cmd_fifo1_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "hbm_rd_channel_data_mem0_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "hbm_rd_channel_data_mem1_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "hbm_rd_channel_cmd_fifo0_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "hbm_rd_channel_cmd_fifo1_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "hbm_rd_reorder_bank_fifo0_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "hbm_rd_reorder_bank_fifo1_ecc_2b_err_initiate",
        9,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_mem_protect_err_status": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 10,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "hbm_wr_channel_data_fifo0_err_int",
        0,
        1
      ],
      [
        "hbm_wr_channel_data_fifo1_err_int",
        1,
        1
      ],
      [
        "hbm_wr_channel_cmd_fifo0_err_int",
        2,
        1
      ],
      [
        "hbm_wr_channel_cmd_fifo1_err_int",
        3,
        1
      ],
      [
        "hbm_rd_channel_data_mem0_err_int",
        4,
        1
      ],
      [
        "hbm_rd_channel_data_mem1_err_int",
        5,
        1
      ],
      [
        "hbm_rd_channel_cmd_fifo0_err_int",
        6,
        1
      ],
      [
        "hbm_rd_channel_cmd_fifo1_err_int",
        7,
        1
      ],
      [
        "hbm_rd_reorder_bank_fifo0_err_int",
        8,
        1
      ],
      [
        "hbm_rd_reorder_bank_fifo1_err_int",
        9,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_selected_ser_error_info": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 13,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        11
      ],
      [
        "mem_err_type",
        11,
        2
      ]
    ]
  },
  "hbm_chnl_4x_wide_ser_error_debug_configuration": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 5,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        4
      ],
      [
        "reset_memory_errors",
        4,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_ecc_1b_err_debug": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "hbm_chnl_4x_wide_ecc_2b_err_debug": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "hbm_chnl_4x_wide_mbist_pass_status": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 64,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        64
      ]
    ]
  },
  "hbm_chnl_4x_wide_mbist_fail_status": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 64,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        64
      ]
    ]
  },
  "hbm_chnl_4x_wide_counter_timer": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "hbm_chnl_4x_wide_counter_timer_trigger_reg": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_memory_access_timeout": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "hbm_chnl_4x_wide_broadcast_config_reg": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "hbm_chnl_4x_wide_memory_prot_bypass": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_soft_reset_configuration": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_mbist_configuration": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_power_down_configuration": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_spare_reg": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "hbm_chnl_4x_wide_pmro_ctrl": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "hbm_chnl_4x_wide_pmro_status": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_mirror_bus_conf_reg": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "hbm_chnl_4x_wide_mirror_bus_status": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "hbm_chnl_4x_wide_device_time_offset_cfg": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "hbm_chnl_4x_wide_general_interrupt_register": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 2,
    "desc": "Interrupt",
    "fields": [
      [
        "address_parity_error_channell0",
        0,
        1
      ],
      [
        "address_parity_error_channell1",
        1,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_general_interrupt_register_mask": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 2,
    "desc": "This register masks GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "address_parity_error_channell0_mask",
        0,
        1
      ],
      [
        "address_parity_error_channell1_mask",
        1,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_general_interrupt_register_test": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 2,
    "desc": "This register tests GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "address_parity_error_channell0_test",
        0,
        1
      ],
      [
        "address_parity_error_channell1_test",
        1,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_hbm_die_type": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 6,
    "desc": "Type of HBM Die",
    "fields": [
      [
        "hbm_num_channels",
        0,
        1
      ],
      [
        "hbm_upper_or_lower",
        1,
        1
      ],
      [
        "hbm_banks_per_channel",
        2,
        1
      ],
      [
        "check_addr_crc",
        3,
        1
      ],
      [
        "hynix256_mode",
        4,
        1
      ],
      [
        "hynix_use_ctc",
        5,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_hbm_rd_to_wr_arbitration_config": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 40,
    "desc": "Various fields used in read-to-write transition table",
    "fields": [
      [
        "min_stay_rd_requests",
        0,
        9
      ],
      [
        "min_stay_rd_valid_banks",
        9,
        5
      ],
      [
        "min_move_to_wr_valid_banks",
        14,
        5
      ],
      [
        "min_move_to_wr_requests",
        19,
        8
      ],
      [
        "rd_total_cycles",
        27,
        12
      ],
      [
        "move_to_wr_on_empty",
        39,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_hbm_wr_to_rd_arbitration_config": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 41,
    "desc": "Various fields used in write-to-read transition table",
    "fields": [
      [
        "min_stay_wr_requests",
        0,
        8
      ],
      [
        "min_stay_wr_valid_banks",
        8,
        5
      ],
      [
        "min_move_to_rd_valid_banks",
        13,
        5
      ],
      [
        "min_move_to_rd_requests",
        18,
        9
      ],
      [
        "wr_total_cycles",
        27,
        12
      ],
      [
        "move_to_rd_on_empty",
        39,
        1
      ],
      [
        "move_to_rd_if_stuck",
        40,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_hbm_rd_to_wr_arbitration_criteria": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 128,
    "desc": "Configuration for LUT that controls switching from read to write. The 7 criteria in above register are translated to 128b vector, where a 1 means move to write on that combination LUT bit 0: Total \\# of rd requests <= MinStayRdRequests LUT bit 1: Total \\# of eligible rd banks <= MinStayRdEligibleBanks LUT bit 2: Total \\# of non-empty rd banks (even if not eligible) <= MinStayRdValidBanks LUT bit 3: Total \\# of wr requests > MinMoveToWrRequests LUT bit 4: Total \\# of eligible wr banks > MinMoveToWrEligibleBanks LUT bit 5: Total \\# of requests served > RdRequestsServed LUT bit 6: Total \\# of cycles elapsed since last switch > RdTotalCycles",
    "fields": [
      [
        "rd_to_wr_lut",
        0,
        128
      ]
    ]
  },
  "hbm_chnl_4x_wide_hbm_wr_to_rd_arbitration_criteria": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 128,
    "desc": "Configuration for LUT that controls switching from write  to read The 7 criteria in above register are translated to 128b vector, where a 1 means move to read  on that combination LUT bit 0: Total \\# of wr requests <= MinStayWrRequests LUT bit 1: Total \\# of eligible wr banks <= MinStayWrEligibleBanks LUT bit 2: Total \\# of non-empty wr banks (even if not eligible) <= MinStayWrValidBanks LUT bit 3: Total \\# of rd requests > MinMoveToRdRequests LUT bit 4: Total \\# of eligible rd banks > MinMoveToRdEligibleBanks LUT bit 5: Total \\# of requests served > WrRequestsServed LUT bit 6: Total \\# of cycles elapsed since last switch > WrTotalCycles",
    "fields": [
      [
        "wr_to_rd_lut",
        0,
        128
      ]
    ]
  },
  "hbm_chnl_4x_wide_mmu_lpm_read_arbitration": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 2,
    "desc": "Configuration for arbitration btwn LPM and MMU read requests",
    "fields": [
      [
        "lpm_strict_priority",
        0,
        1
      ],
      [
        "lpm_high_priority",
        1,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_mmu_bank_arbitration": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 9,
    "desc": "Configuration for arbitration btwn LPM and MMU read requests",
    "fields": [
      [
        "rd_fifo_priority_threshold",
        0,
        5
      ],
      [
        "wr_fifo_priority_threshold",
        5,
        4
      ]
    ]
  },
  "hbm_chnl_4x_wide_hbm_timing_params": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 74,
    "desc": "Timing parameters from HBM standard. NOTE: All times are in terms of DRAM clock (nomimal 1 GHZ)! Defaults are according to Hynix spec. Cycles must be rounded upwards if division by clock cycle is not integer",
    "fields": [
      [
        "hbm_trcdrd",
        0,
        6
      ],
      [
        "hbm_trcdwr",
        6,
        6
      ],
      [
        "hbm_trrdl",
        12,
        3
      ],
      [
        "hbm_trrds",
        15,
        3
      ],
      [
        "hbm_trp",
        18,
        5
      ],
      [
        "hbm_tccdl",
        23,
        4
      ],
      [
        "hbm_tccds",
        27,
        4
      ],
      [
        "hbm_twtrl",
        31,
        5
      ],
      [
        "hbm_twtrs",
        36,
        5
      ],
      [
        "hbm_trtw",
        41,
        6
      ],
      [
        "hbm_tras",
        47,
        6
      ],
      [
        "hbm_wl",
        53,
        4
      ],
      [
        "phy_t_rddata_en",
        57,
        5
      ],
      [
        "hbm_trrefd",
        62,
        4
      ],
      [
        "hbm_trfcsb",
        66,
        8
      ]
    ]
  },
  "hbm_chnl_4x_wide_hbm_more_timing_parameters": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 29,
    "desc": "Timing parameters from HBM standard. NOTE: All times are in terms of DRAM clock (nomimal 1 GHZ)! Defaults are according to Hynix spec. Cycles must be rounded upwards if division by clock cycle is not integer",
    "fields": [
      [
        "hbm_tfaw",
        0,
        5
      ],
      [
        "hbm_trefi",
        5,
        16
      ],
      [
        "hbm_twr",
        21,
        5
      ],
      [
        "hbm_trtp",
        26,
        3
      ]
    ]
  },
  "hbm_chnl_4x_wide_channel_fifo_sizes": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 11,
    "desc": "Sizes of command FIFOs in read/write channels",
    "fields": [
      [
        "write_fifo_size",
        0,
        5
      ],
      [
        "read_fifo_size",
        5,
        6
      ]
    ]
  },
  "hbm_chnl_4x_wide_cpu_mem_access": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 1051,
    "desc": "CPU access to generate read or write to HBM All accesses are 128B",
    "fields": [
      [
        "send_command",
        0,
        1
      ],
      [
        "cpu_channel",
        1,
        1
      ],
      [
        "cpu_bank",
        2,
        4
      ],
      [
        "cpu_rd_wr",
        6,
        1
      ],
      [
        "cpu_row_addr",
        7,
        14
      ],
      [
        "cpu_col_addr",
        21,
        4
      ],
      [
        "cpu_data",
        25,
        1024
      ],
      [
        "cpu_parity_error",
        1049,
        1
      ],
      [
        "cpu_ecc_error",
        1050,
        1
      ]
    ]
  },
  "hbm_chnl_4x_wide_debug_data_bus_register": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 16,
    "desc": "debug_data_bus_register",
    "fields": [
      [
        "debug_data_bus",
        0,
        16
      ]
    ]
  },
  "hbm_chnl_4x_wide_debug_data_select_register": {
    "type": "register",
    "block": "hbm_chnl_4x_wide",
    "width": 8,
    "desc": "debug_data_bus_register",
    "fields": [
      [
        "debug_data_select",
        0,
        8
      ]
    ]
  },
  "hbm_chnl_4x_wide_hbm_wr_channel_data_fifo": {
    "type": "memory",
    "block": "hbm_chnl_4x_wide",
    "width": 1032,
    "desc": "HBM Write Channel Data FIFO",
    "fields": [
      [
        "hbm_wr_channel_data_fifo_data",
        0,
        1032
      ]
    ]
  },
  "hbm_chnl_4x_wide_hbm_wr_channel_cmd_fifo": {
    "type": "memory",
    "block": "hbm_chnl_4x_wide",
    "width": 35,
    "desc": "HBM Write Channel Command FIFO",
    "fields": [
      [
        "hbm_wr_channel_cmd_fifo_data",
        0,
        35
      ]
    ]
  },
  "hbm_chnl_4x_wide_hbm_rd_channel_data_mem0": {
    "type": "memory",
    "block": "hbm_chnl_4x_wide",
    "width": 1026,
    "desc": "HBM Read Channel Data Mem",
    "fields": [
      [
        "hbm_rd_channel_data_mem0_data",
        0,
        1026
      ]
    ]
  },
  "hbm_chnl_4x_wide_hbm_rd_channel_data_mem1": {
    "type": "memory",
    "block": "hbm_chnl_4x_wide",
    "width": 1026,
    "desc": "HBM Read Channel Data Mem",
    "fields": [
      [
        "hbm_rd_channel_data_mem1_data",
        0,
        1026
      ]
    ]
  },
  "hbm_chnl_4x_wide_hbm_rd_channel_cmd_fifo": {
    "type": "memory",
    "block": "hbm_chnl_4x_wide",
    "width": 42,
    "desc": "HBM Read Channel Command FIFO",
    "fields": [
      [
        "hbm_rd_channel_cmd_fifo_data",
        0,
        42
      ]
    ]
  },
  "hbm_chnl_4x_wide_hbm_rd_reorder_bank_fifo": {
    "type": "memory",
    "block": "hbm_chnl_4x_wide",
    "width": 4,
    "desc": "HBM Read Reorder Bank FIFO",
    "fields": [
      [
        "hbm_rd_reorder_bank_fifo_data",
        0,
        4
      ]
    ]
  },
  "cdb_core_reduced_interrupt_register": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 7,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "lpm0_shared_sram_1b_err_int_reg_summary",
        1,
        1
      ],
      [
        "lpm1_shared_sram_1b_err_int_reg_summary",
        2,
        1
      ],
      [
        "lpm0_shared_sram_2b_err_int_reg_summary",
        3,
        1
      ],
      [
        "lpm1_shared_sram_2b_err_int_reg_summary",
        4,
        1
      ],
      [
        "em0_shared_sram_err_int_reg_summary",
        5,
        1
      ],
      [
        "em1_shared_sram_err_int_reg_summary",
        6,
        1
      ]
    ]
  },
  "cdb_core_reduced_mem_protect_interrupt": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "cdb_core_reduced_mem_protect_interrupt_test": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "cdb_core_reduced_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 20,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "associated_data_mem0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "associated_data_mem1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "associated_data_mem2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "associated_data_mem3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "associated_data_mem4_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "associated_data_mem5_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "associated_data_mem6_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "associated_data_mem7_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "associated_data_mem8_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "associated_data_mem9_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "associated_data_mem10_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "associated_data_mem11_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "trie_mem0_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "trie_mem1_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "extnd_trie_mem0_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "extnd_trie_mem1_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "subtrie_mem0_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "subtrie_mem1_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "extnd_subtrie_mem0_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "extnd_subtrie_mem1_ecc_1b_err_interrupt_mask",
        19,
        1
      ]
    ]
  },
  "cdb_core_reduced_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 20,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "associated_data_mem0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "associated_data_mem1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "associated_data_mem2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "associated_data_mem3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "associated_data_mem4_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "associated_data_mem5_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "associated_data_mem6_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "associated_data_mem7_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "associated_data_mem8_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "associated_data_mem9_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "associated_data_mem10_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "associated_data_mem11_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "trie_mem0_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "trie_mem1_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "extnd_trie_mem0_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "extnd_trie_mem1_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "subtrie_mem0_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "subtrie_mem1_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "extnd_subtrie_mem0_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "extnd_subtrie_mem1_ecc_2b_err_interrupt_mask",
        19,
        1
      ]
    ]
  },
  "cdb_core_reduced_parity_err_interrupt_register_mask": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 16,
    "desc": "Parity Error Interrupt Mask Register",
    "fields": [
      [
        "acl_tcam0_parity_err_interrupt_mask",
        0,
        1
      ],
      [
        "acl_tcam1_parity_err_interrupt_mask",
        1,
        1
      ],
      [
        "acl_tcam2_parity_err_interrupt_mask",
        2,
        1
      ],
      [
        "acl_tcam3_parity_err_interrupt_mask",
        3,
        1
      ],
      [
        "acl_tcam4_parity_err_interrupt_mask",
        4,
        1
      ],
      [
        "acl_tcam5_parity_err_interrupt_mask",
        5,
        1
      ],
      [
        "acl_tcam6_parity_err_interrupt_mask",
        6,
        1
      ],
      [
        "acl_tcam7_parity_err_interrupt_mask",
        7,
        1
      ],
      [
        "lpm_tcam0_parity_err_interrupt_mask",
        8,
        1
      ],
      [
        "lpm_tcam1_parity_err_interrupt_mask",
        9,
        1
      ],
      [
        "lpm_tcam2_parity_err_interrupt_mask",
        10,
        1
      ],
      [
        "lpm_tcam3_parity_err_interrupt_mask",
        11,
        1
      ],
      [
        "lpm_tcam4_parity_err_interrupt_mask",
        12,
        1
      ],
      [
        "lpm_tcam5_parity_err_interrupt_mask",
        13,
        1
      ],
      [
        "lpm_tcam6_parity_err_interrupt_mask",
        14,
        1
      ],
      [
        "lpm_tcam7_parity_err_interrupt_mask",
        15,
        1
      ]
    ]
  },
  "cdb_core_reduced_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 20,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "associated_data_mem0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "associated_data_mem1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "associated_data_mem2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "associated_data_mem3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "associated_data_mem4_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "associated_data_mem5_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "associated_data_mem6_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "associated_data_mem7_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "associated_data_mem8_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "associated_data_mem9_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "associated_data_mem10_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "associated_data_mem11_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "trie_mem0_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "trie_mem1_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "extnd_trie_mem0_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "extnd_trie_mem1_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "subtrie_mem0_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "subtrie_mem1_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "extnd_subtrie_mem0_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "extnd_subtrie_mem1_ecc_1b_err_initiate",
        19,
        1
      ]
    ]
  },
  "cdb_core_reduced_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 20,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "associated_data_mem0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "associated_data_mem1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "associated_data_mem2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "associated_data_mem3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "associated_data_mem4_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "associated_data_mem5_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "associated_data_mem6_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "associated_data_mem7_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "associated_data_mem8_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "associated_data_mem9_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "associated_data_mem10_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "associated_data_mem11_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "trie_mem0_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "trie_mem1_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "extnd_trie_mem0_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "extnd_trie_mem1_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "subtrie_mem0_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "subtrie_mem1_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "extnd_subtrie_mem0_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "extnd_subtrie_mem1_ecc_2b_err_initiate",
        19,
        1
      ]
    ]
  },
  "cdb_core_reduced_parity_err_initiate_register": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 16,
    "desc": "Parity Error Initiator Register",
    "fields": [
      [
        "acl_tcam0_parity_err_initiate",
        0,
        1
      ],
      [
        "acl_tcam1_parity_err_initiate",
        1,
        1
      ],
      [
        "acl_tcam2_parity_err_initiate",
        2,
        1
      ],
      [
        "acl_tcam3_parity_err_initiate",
        3,
        1
      ],
      [
        "acl_tcam4_parity_err_initiate",
        4,
        1
      ],
      [
        "acl_tcam5_parity_err_initiate",
        5,
        1
      ],
      [
        "acl_tcam6_parity_err_initiate",
        6,
        1
      ],
      [
        "acl_tcam7_parity_err_initiate",
        7,
        1
      ],
      [
        "lpm_tcam0_parity_err_initiate",
        8,
        1
      ],
      [
        "lpm_tcam1_parity_err_initiate",
        9,
        1
      ],
      [
        "lpm_tcam2_parity_err_initiate",
        10,
        1
      ],
      [
        "lpm_tcam3_parity_err_initiate",
        11,
        1
      ],
      [
        "lpm_tcam4_parity_err_initiate",
        12,
        1
      ],
      [
        "lpm_tcam5_parity_err_initiate",
        13,
        1
      ],
      [
        "lpm_tcam6_parity_err_initiate",
        14,
        1
      ],
      [
        "lpm_tcam7_parity_err_initiate",
        15,
        1
      ]
    ]
  },
  "cdb_core_reduced_mem_protect_err_status": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 36,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "associated_data_mem0_err_int",
        0,
        1
      ],
      [
        "associated_data_mem1_err_int",
        1,
        1
      ],
      [
        "associated_data_mem2_err_int",
        2,
        1
      ],
      [
        "associated_data_mem3_err_int",
        3,
        1
      ],
      [
        "associated_data_mem4_err_int",
        4,
        1
      ],
      [
        "associated_data_mem5_err_int",
        5,
        1
      ],
      [
        "associated_data_mem6_err_int",
        6,
        1
      ],
      [
        "associated_data_mem7_err_int",
        7,
        1
      ],
      [
        "associated_data_mem8_err_int",
        8,
        1
      ],
      [
        "associated_data_mem9_err_int",
        9,
        1
      ],
      [
        "associated_data_mem10_err_int",
        10,
        1
      ],
      [
        "associated_data_mem11_err_int",
        11,
        1
      ],
      [
        "trie_mem0_err_int",
        12,
        1
      ],
      [
        "trie_mem1_err_int",
        13,
        1
      ],
      [
        "extnd_trie_mem0_err_int",
        14,
        1
      ],
      [
        "extnd_trie_mem1_err_int",
        15,
        1
      ],
      [
        "subtrie_mem0_err_int",
        16,
        1
      ],
      [
        "subtrie_mem1_err_int",
        17,
        1
      ],
      [
        "extnd_subtrie_mem0_err_int",
        18,
        1
      ],
      [
        "extnd_subtrie_mem1_err_int",
        19,
        1
      ],
      [
        "acl_tcam0_err_int",
        20,
        1
      ],
      [
        "acl_tcam1_err_int",
        21,
        1
      ],
      [
        "acl_tcam2_err_int",
        22,
        1
      ],
      [
        "acl_tcam3_err_int",
        23,
        1
      ],
      [
        "acl_tcam4_err_int",
        24,
        1
      ],
      [
        "acl_tcam5_err_int",
        25,
        1
      ],
      [
        "acl_tcam6_err_int",
        26,
        1
      ],
      [
        "acl_tcam7_err_int",
        27,
        1
      ],
      [
        "lpm_tcam0_err_int",
        28,
        1
      ],
      [
        "lpm_tcam1_err_int",
        29,
        1
      ],
      [
        "lpm_tcam2_err_int",
        30,
        1
      ],
      [
        "lpm_tcam3_err_int",
        31,
        1
      ],
      [
        "lpm_tcam4_err_int",
        32,
        1
      ],
      [
        "lpm_tcam5_err_int",
        33,
        1
      ],
      [
        "lpm_tcam6_err_int",
        34,
        1
      ],
      [
        "lpm_tcam7_err_int",
        35,
        1
      ]
    ]
  },
  "cdb_core_reduced_selected_ser_error_info": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 14,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        12
      ],
      [
        "mem_err_type",
        12,
        2
      ]
    ]
  },
  "cdb_core_reduced_ser_error_debug_configuration": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 7,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        6
      ],
      [
        "reset_memory_errors",
        6,
        1
      ]
    ]
  },
  "cdb_core_reduced_ecc_1b_err_debug": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "cdb_core_reduced_ecc_2b_err_debug": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "cdb_core_reduced_parity_err_debug": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 16,
    "desc": "Parity Error Counter",
    "fields": [
      [
        "parity_err_counter",
        0,
        16
      ]
    ]
  },
  "cdb_core_reduced_mbist_pass_status": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 180,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        180
      ]
    ]
  },
  "cdb_core_reduced_mbist_fail_status": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 180,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        180
      ]
    ]
  },
  "cdb_core_reduced_tcam_bist_status": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 160,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        80
      ],
      [
        "tcam_bist_done_fail_out",
        80,
        80
      ]
    ]
  },
  "cdb_core_reduced_tcam_scan_period_cfg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "cdb_core_reduced_counter_timer": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "cdb_core_reduced_counter_timer_trigger_reg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "cdb_core_reduced_memory_access_timeout": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "cdb_core_reduced_broadcast_config_reg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "cdb_core_reduced_memory_prot_bypass": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "cdb_core_reduced_soft_reset_configuration": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "cdb_core_reduced_mbist_configuration": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "cdb_core_reduced_power_down_configuration": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "cdb_core_reduced_spare_reg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "cdb_core_reduced_pmro_ctrl": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "cdb_core_reduced_pmro_status": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "cdb_core_reduced_mirror_bus_conf_reg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "cdb_core_reduced_mirror_bus_status": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "cdb_core_reduced_device_time_offset_cfg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "cdb_core_reduced_ctm_ring_tcams_cfg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 24,
    "desc": "Per ring configuration. - there are 8 tcams Maps a TCAM bank to an tcam.  cfg if the TCAMS data start from  tcam address 0 or 512. Indiates if the TCAM is of 64 associated data.",
    "fields": [
      [
        "tcam_key_ch_sel",
        0,
        3
      ],
      [
        "tcam_hit_ch_sel",
        3,
        3
      ],
      [
        "tcam_ldb_access",
        6,
        16
      ],
      [
        "tcam_index_offset",
        22,
        2
      ]
    ]
  },
  "cdb_core_reduced_ctm_ring_srams_cfg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 16,
    "desc": "Per ring configuration. - there are 8 SRAMs Maps a TCAM bank to an SRAM.  cfg if the TCAMS data start from  sram address 0 or 512. Indiates if the TCAM is of 64 associated data.",
    "fields": [
      [
        "sram_tcam_a_sel",
        0,
        4
      ],
      [
        "sram_tcam_b_sel",
        4,
        4
      ],
      [
        "sram_ch_a_sel",
        8,
        3
      ],
      [
        "sram_ch_b_sel",
        11,
        3
      ],
      [
        "sram_payload_size",
        14,
        1
      ],
      [
        "sram_append_16b_of_adjacent_sram",
        15,
        1
      ]
    ]
  },
  "cdb_core_reduced_ctm_ring_result_channel_sram_sel": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 24,
    "desc": "selectes which SRAMs payload goes to the result channel. In case one of srams 0,2,4,6,8,10 is using 16b of next SRAM, the payload will be the concatanated result",
    "fields": [
      [
        "ch_lsb_sram_sel",
        0,
        12
      ],
      [
        "ch_msb_sram_sel",
        12,
        12
      ]
    ]
  },
  "cdb_core_reduced_ctm_ring_cascade_general_cfg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 35,
    "desc": "selecets which cfg is used in the cascade ACL, and to which ring lkp channel the cascaded  key is sent",
    "fields": [
      [
        "cascade_cfg_sel",
        0,
        32
      ],
      [
        "use_ch0_as_cascade",
        32,
        1
      ],
      [
        "use_ch1_as_cascade",
        33,
        1
      ],
      [
        "use_ch2_as_cascade",
        34,
        1
      ]
    ]
  },
  "cdb_core_reduced_ctm_ring_cascade_cfg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 149,
    "desc": "left & right shift values of the cascade logic keys",
    "fields": [
      [
        "cascade_cfg_use_ch3",
        0,
        1
      ],
      [
        "cascade_cfg_ch4_mask0",
        1,
        40
      ],
      [
        "cascade_cfg_ch4_right_shift",
        41,
        6
      ],
      [
        "cascade_cfg_ch4_mask1",
        47,
        40
      ],
      [
        "cascade_cfg_ch4_result_mask",
        87,
        16
      ],
      [
        "cascade_cfg_selected_ch_right_shift",
        103,
        6
      ],
      [
        "cascade_cfg_selected_ch_mask",
        109,
        40
      ]
    ]
  },
  "cdb_core_reduced_acl_tcam_size": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 2,
    "desc": "configuration per  TCAM bank that supports multiple key sizes. there are 4 TCAMs of that kind, each one is built using 2 LPM TCAMS. indicates which ACL size is supported. Extar 2 bits are for regular tcams,which support 320 or 160 only. ",
    "fields": [
      [
        "acl_tcam_size",
        0,
        2
      ]
    ]
  },
  "cdb_core_reduced_lpm_tcam_for_ctm": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 1,
    "desc": "indicates which LPM TCAM belongs to CTM. ",
    "fields": [
      [
        "lpm_tcam_in_use_of_ctm",
        0,
        1
      ]
    ]
  },
  "cdb_core_reduced_lpm_cache_mode": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "cache_mode",
        0,
        1
      ]
    ]
  },
  "cdb_core_reduced_lpm_destination_6_msbs_mapping": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 7,
    "desc": "maps 6 msbits of the destination to new 6 bits + default indication",
    "fields": [
      [
        "dest_is_default",
        0,
        1
      ],
      [
        "new_6_msbs_in_dest",
        1,
        6
      ]
    ]
  },
  "cdb_core_reduced_lpm_ecc_mode": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 3,
    "desc": "",
    "fields": [
      [
        "disable_ecc_decode",
        0,
        3
      ]
    ]
  },
  "cdb_core_reduced_lpm_ipv6_on_chip": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "tcam1_is_for_on_chip_ipv6",
        0,
        1
      ]
    ]
  },
  "cdb_core_reduced_lpm_num_of_ipv6_over_80b_tcam_reg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "lpm_num_of_ipv6_over_80b_tcam",
        0,
        4
      ]
    ]
  },
  "cdb_core_reduced_lpm_ipv6_over_80b_supported_tcam_reg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "ipv6_over_80b_supported_in_tcam",
        0,
        1
      ]
    ]
  },
  "cdb_core_reduced_lpm_tcam_bypass": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 315,
    "desc": "enables bypass on result from the LPM TCAM (for LPM only, not for Centrl TCAM)",
    "fields": [
      [
        "lpm_tcam_bypass_index",
        0,
        12
      ],
      [
        "lpm_tcam_bypass_key",
        12,
        142
      ],
      [
        "lpm_tcam_bypass_mask_n",
        154,
        142
      ],
      [
        "lpm_tcam_bypass_subtrie_id",
        296,
        12
      ],
      [
        "lpm_tcam_bypass_subtrie_len",
        308,
        7
      ]
    ]
  },
  "cdb_core_reduced_em_configurations": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 17,
    "desc": "Configurations for the EM",
    "fields": [
      [
        "auto_bubble_req_en",
        0,
        1
      ],
      [
        "bubble_req_threshold",
        1,
        16
      ]
    ]
  },
  "cdb_core_reduced_lpm_rd_mod_wr": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "lpm_rd_mod_wr_valid",
        0,
        1
      ]
    ]
  },
  "cdb_core_reduced_lpm_rd_mod_wr_address_reg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 12,
    "desc": "",
    "fields": [
      [
        "lpm_rd_mod_wr_op",
        0,
        1
      ],
      [
        "lpm_rd_mod_wr_ad",
        1,
        11
      ]
    ]
  },
  "cdb_core_reduced_lpm_rd_mod_wr_offset_reg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 6,
    "desc": "",
    "fields": [
      [
        "lpm_rd_mod_wr_offset",
        0,
        6
      ]
    ]
  },
  "cdb_core_reduced_lpm_rd_mod_wr_non_entry_data_reg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 44,
    "desc": "",
    "fields": [
      [
        "lpm_rd_mod_wr_non_entry_data",
        0,
        44
      ]
    ]
  },
  "cdb_core_reduced_lpm_rd_mod_wr_entry0_entry1_data_reg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 76,
    "desc": "",
    "fields": [
      [
        "lpm_rd_mod_wr_entry0_data",
        0,
        38
      ],
      [
        "lpm_rd_mod_wr_entry1_data",
        38,
        38
      ]
    ]
  },
  "cdb_core_reduced_lpm0_rd_mod_wr_entry_data_reg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 228,
    "desc": "",
    "fields": [
      [
        "lpm0_rd_mod_wr_entry_data",
        0,
        228
      ]
    ]
  },
  "cdb_core_reduced_lpm1_rd_mod_wr_entry_data_reg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 228,
    "desc": "",
    "fields": [
      [
        "lpm1_rd_mod_wr_entry_data",
        0,
        228
      ]
    ]
  },
  "cdb_core_reduced_lpm_shared_sram_1b_err_int_reg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "lpm_shared_sram_1b_err_interrupt",
        0,
        1
      ]
    ]
  },
  "cdb_core_reduced_lpm_shared_sram_1b_err_int_reg_mask": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "lpm_shared_sram_1b_err_interrupt_mask",
        0,
        1
      ]
    ]
  },
  "cdb_core_reduced_lpm_shared_sram_1b_err_int_reg_test": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "lpm_shared_sram_1b_err_interrupt_test",
        0,
        1
      ]
    ]
  },
  "cdb_core_reduced_lpm_shared_sram_2b_err_int_reg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "lpm_shared_sram_2b_err_interrupt",
        0,
        1
      ]
    ]
  },
  "cdb_core_reduced_lpm_shared_sram_2b_err_int_reg_mask": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "lpm_shared_sram_2b_err_interrupt_mask",
        0,
        1
      ]
    ]
  },
  "cdb_core_reduced_lpm_shared_sram_2b_err_int_reg_test": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "lpm_shared_sram_2b_err_interrupt_test",
        0,
        1
      ]
    ]
  },
  "cdb_core_reduced_lpm_shared_sram_err_add_reg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 11,
    "desc": "",
    "fields": [
      [
        "lpm_shared_sram_err_addr",
        0,
        11
      ]
    ]
  },
  "cdb_core_reduced_lpm_last_shared_sram_ptr_reg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 11,
    "desc": "",
    "fields": [
      [
        "lpm_last_shared_sram_ptr",
        0,
        11
      ]
    ]
  },
  "cdb_core_reduced_hash_key_em0": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 284,
    "desc": "Configurations for the EM",
    "fields": [
      [
        "hash_key0",
        0,
        284
      ]
    ]
  },
  "cdb_core_reduced_hash_key_em1": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 284,
    "desc": "Configurations for the EM",
    "fields": [
      [
        "hash_key1",
        0,
        284
      ]
    ]
  },
  "cdb_core_reduced_em_key_width": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 32,
    "desc": "The key used by the EM.  ",
    "fields": [
      [
        "key_width",
        0,
        32
      ]
    ]
  },
  "cdb_core_reduced_per_em_configurations": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 32,
    "desc": "Configurations for the EM",
    "fields": [
      [
        "active_banks",
        0,
        16
      ],
      [
        "use_primit_poly",
        16,
        16
      ]
    ]
  },
  "cdb_core_reduced_em_shared_sram_err_int_reg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "em_shared_sram_err_interrupt",
        0,
        1
      ]
    ]
  },
  "cdb_core_reduced_em_shared_sram_err_int_reg_mask": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "em_shared_sram_err_interrupt_mask",
        0,
        1
      ]
    ]
  },
  "cdb_core_reduced_em_shared_sram_err_int_reg_test": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "em_shared_sram_err_interrupt_test",
        0,
        1
      ]
    ]
  },
  "cdb_core_reduced_em_shared_sram_err_add_reg": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 11,
    "desc": "",
    "fields": [
      [
        "em_shared_sram_err_addr",
        0,
        11
      ]
    ]
  },
  "cdb_core_reduced_per_em_wm": {
    "type": "register",
    "block": "cdb_core_reduced",
    "width": 8,
    "desc": "Configurations for the EM",
    "fields": [
      [
        "emdb_cam_occup_wm_max",
        0,
        8
      ]
    ]
  },
  "cdb_core_reduced_associated_data_mem": {
    "type": "memory",
    "block": "cdb_core_reduced",
    "width": 32,
    "desc": "Ring0 memories. Total of 12 srams each srams is for assiciated data of 32/64 bits",
    "fields": [
      [
        "ring_mem0_field",
        0,
        32
      ]
    ]
  },
  "cdb_core_reduced_acl_tcam_hit_indication": {
    "type": "memory",
    "block": "cdb_core_reduced",
    "width": 1,
    "desc": "Some desc for mem0",
    "fields": [
      [
        "acl_tcam_hit_indication",
        0,
        1
      ]
    ]
  },
  "cdb_core_reduced_tcam_hit_indication": {
    "type": "memory",
    "block": "cdb_core_reduced",
    "width": 1,
    "desc": "Some desc for mem0",
    "fields": [
      [
        "tcam_hit_indication",
        0,
        1
      ]
    ]
  },
  "cdb_core_reduced_trie_mem": {
    "type": "memory",
    "block": "cdb_core_reduced",
    "width": 20,
    "desc": "Some desc for mem0",
    "fields": [
      [
        "entry",
        0,
        20
      ]
    ]
  },
  "cdb_core_reduced_extnd_trie_mem": {
    "type": "memory",
    "block": "cdb_core_reduced",
    "width": 20,
    "desc": "Some desc for mem0",
    "fields": [
      [
        "entry",
        0,
        20
      ]
    ]
  },
  "cdb_core_reduced_subtrie_mem": {
    "type": "memory",
    "block": "cdb_core_reduced",
    "width": 315,
    "desc": "Some desc for mem2",
    "fields": [
      [
        "entry",
        0,
        315
      ]
    ]
  },
  "cdb_core_reduced_extnd_subtrie_mem": {
    "type": "memory",
    "block": "cdb_core_reduced",
    "width": 315,
    "desc": "Some desc for mem2",
    "fields": [
      [
        "entry",
        0,
        315
      ]
    ]
  },
  "cdb_core_reduced_srams_group0": {
    "type": "memory",
    "block": "cdb_core_reduced",
    "width": 109,
    "desc": "Some desc for mem1",
    "fields": [
      [
        "srams0",
        0,
        109
      ]
    ]
  },
  "cdb_core_reduced_srams_group1": {
    "type": "memory",
    "block": "cdb_core_reduced",
    "width": 109,
    "desc": "Some desc for mem1",
    "fields": [
      [
        "srams1",
        0,
        109
      ]
    ]
  },
  "cdb_core_reduced_acl_tcam": {
    "type": "memory",
    "block": "cdb_core_reduced",
    "width": 160,
    "desc": "Some desc for mem1",
    "fields": [
      [
        "acl_tcam_delete",
        0,
        1
      ],
      [
        "acl_tcam_key",
        1,
        160
      ]
    ]
  },
  "cdb_core_reduced_lpm_tcam": {
    "type": "memory",
    "block": "cdb_core_reduced",
    "width": 40,
    "desc": "Some desc for mem1",
    "fields": [
      [
        "lpm_tcam_delete",
        0,
        1
      ],
      [
        "lpm_tcam_key",
        1,
        40
      ]
    ]
  },
  "cdb_core_reduced_em_rule_table_tcam": {
    "type": "memory",
    "block": "cdb_core_reduced",
    "width": 174,
    "desc": "Large Encapsulation EM database",
    "fields": [
      [
        "em_rule_table_tcam_key_mask",
        0,
        174
      ],
      [
        "em_rule_table_tcam_key",
        174,
        174
      ],
      [
        "em_rule_table_tcam_delete",
        348,
        1
      ]
    ]
  },
  "cdb_core_reduced_em_rule_table_tcam_mem": {
    "type": "memory",
    "block": "cdb_core_reduced",
    "width": 66,
    "desc": "Large Encapsulation EM database",
    "fields": [
      [
        "field",
        0,
        66
      ]
    ]
  },
  "cdb_core_reduced_em_cam": {
    "type": "memory",
    "block": "cdb_core_reduced",
    "width": 142,
    "desc": "Large Encapsulation EM database",
    "fields": [
      [
        "em_cam_payload",
        0,
        64
      ],
      [
        "em_cam_key",
        64,
        142
      ],
      [
        "em_cam_valid",
        206,
        1
      ]
    ]
  },
  "idb_res_interrupt_register": {
    "type": "register",
    "block": "idb_res",
    "width": 3,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "idb_interrupts_summary",
        1,
        1
      ],
      [
        "em_response_interrupt_summary",
        2,
        1
      ]
    ]
  },
  "idb_res_mem_protect_interrupt": {
    "type": "register",
    "block": "idb_res",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "idb_res_mem_protect_interrupt_test": {
    "type": "register",
    "block": "idb_res",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "idb_res_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "idb_res",
    "width": 60,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "protection_table0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "protection_table1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "protection_table2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "protection_table3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "protection_table_for_npp0_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "protection_table_for_npp1_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "slice0_native_fec_table_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "slice1_native_fec_table_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "native_l2_and_l3_lp_table_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "slice0_native_frr_table_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "slice1_native_frr_table_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "path_tunnel_dlp_table_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "slice0_port_npp_protection_table_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "slice1_port_npp_protection_table_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "slice0_native_lb_group_size_table_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "slice1_native_lb_group_size_table_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "slice0_native_lb_consistence_cache_table_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "slice1_native_lb_consistence_cache_table_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "slice0_path_lb_group_size_table_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "slice1_path_lb_group_size_table_ecc_1b_err_interrupt_mask",
        19,
        1
      ],
      [
        "slice0_path_lb_consistence_cache_table_ecc_1b_err_interrupt_mask",
        20,
        1
      ],
      [
        "slice1_path_lb_consistence_cache_table_ecc_1b_err_interrupt_mask",
        21,
        1
      ],
      [
        "slice0_port_npp_lb_group_size_table_ecc_1b_err_interrupt_mask",
        22,
        1
      ],
      [
        "slice1_port_npp_lb_group_size_table_ecc_1b_err_interrupt_mask",
        23,
        1
      ],
      [
        "slice0_port_npp_lb_consistence_cache_table_ecc_1b_err_interrupt_mask",
        24,
        1
      ],
      [
        "slice1_port_npp_lb_consistence_cache_table_ecc_1b_err_interrupt_mask",
        25,
        1
      ],
      [
        "slice0_port_dsp_lb_group_size_table_ecc_1b_err_interrupt_mask",
        26,
        1
      ],
      [
        "slice1_port_dsp_lb_group_size_table_ecc_1b_err_interrupt_mask",
        27,
        1
      ],
      [
        "slice0_port_dsp_lb_consistence_cache_table_ecc_1b_err_interrupt_mask",
        28,
        1
      ],
      [
        "slice1_port_dsp_lb_consistence_cache_table_ecc_1b_err_interrupt_mask",
        29,
        1
      ],
      [
        "slice_native_lb_member_table_verifier0_ecc_1b_err_interrupt_mask",
        30,
        1
      ],
      [
        "slice_native_lb_member_table_verifier1_ecc_1b_err_interrupt_mask",
        31,
        1
      ],
      [
        "slice_native_lb_member_table_verifier2_ecc_1b_err_interrupt_mask",
        32,
        1
      ],
      [
        "slice_native_lb_member_table_verifier3_ecc_1b_err_interrupt_mask",
        33,
        1
      ],
      [
        "slice_native_lb_member_table_verifier4_ecc_1b_err_interrupt_mask",
        34,
        1
      ],
      [
        "slice_native_lb_member_table_verifier5_ecc_1b_err_interrupt_mask",
        35,
        1
      ],
      [
        "slice_native_lb_member_table_verifier6_ecc_1b_err_interrupt_mask",
        36,
        1
      ],
      [
        "slice_native_lb_member_table_verifier7_ecc_1b_err_interrupt_mask",
        37,
        1
      ],
      [
        "slice_path_lb_member_table_verifier0_ecc_1b_err_interrupt_mask",
        38,
        1
      ],
      [
        "slice_path_lb_member_table_verifier1_ecc_1b_err_interrupt_mask",
        39,
        1
      ],
      [
        "slice_path_lb_member_table_verifier2_ecc_1b_err_interrupt_mask",
        40,
        1
      ],
      [
        "slice_path_lb_member_table_verifier3_ecc_1b_err_interrupt_mask",
        41,
        1
      ],
      [
        "slice_path_lb_member_table_verifier4_ecc_1b_err_interrupt_mask",
        42,
        1
      ],
      [
        "slice_path_lb_member_table_verifier5_ecc_1b_err_interrupt_mask",
        43,
        1
      ],
      [
        "slice_path_lb_member_table_verifier6_ecc_1b_err_interrupt_mask",
        44,
        1
      ],
      [
        "slice_path_lb_member_table_verifier7_ecc_1b_err_interrupt_mask",
        45,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier0_ecc_1b_err_interrupt_mask",
        46,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier1_ecc_1b_err_interrupt_mask",
        47,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier2_ecc_1b_err_interrupt_mask",
        48,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier3_ecc_1b_err_interrupt_mask",
        49,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier4_ecc_1b_err_interrupt_mask",
        50,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier5_ecc_1b_err_interrupt_mask",
        51,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier6_ecc_1b_err_interrupt_mask",
        52,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier7_ecc_1b_err_interrupt_mask",
        53,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier0_ecc_1b_err_interrupt_mask",
        54,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier1_ecc_1b_err_interrupt_mask",
        55,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier2_ecc_1b_err_interrupt_mask",
        56,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier3_ecc_1b_err_interrupt_mask",
        57,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier4_ecc_1b_err_interrupt_mask",
        58,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier5_ecc_1b_err_interrupt_mask",
        59,
        1
      ]
    ]
  },
  "idb_res_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "idb_res",
    "width": 60,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "protection_table0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "protection_table1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "protection_table2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "protection_table3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "protection_table_for_npp0_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "protection_table_for_npp1_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "slice0_native_fec_table_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "slice1_native_fec_table_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "native_l2_and_l3_lp_table_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "slice0_native_frr_table_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "slice1_native_frr_table_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "path_tunnel_dlp_table_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "slice0_port_npp_protection_table_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "slice1_port_npp_protection_table_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "slice0_native_lb_group_size_table_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "slice1_native_lb_group_size_table_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "slice0_native_lb_consistence_cache_table_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "slice1_native_lb_consistence_cache_table_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "slice0_path_lb_group_size_table_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "slice1_path_lb_group_size_table_ecc_2b_err_interrupt_mask",
        19,
        1
      ],
      [
        "slice0_path_lb_consistence_cache_table_ecc_2b_err_interrupt_mask",
        20,
        1
      ],
      [
        "slice1_path_lb_consistence_cache_table_ecc_2b_err_interrupt_mask",
        21,
        1
      ],
      [
        "slice0_port_npp_lb_group_size_table_ecc_2b_err_interrupt_mask",
        22,
        1
      ],
      [
        "slice1_port_npp_lb_group_size_table_ecc_2b_err_interrupt_mask",
        23,
        1
      ],
      [
        "slice0_port_npp_lb_consistence_cache_table_ecc_2b_err_interrupt_mask",
        24,
        1
      ],
      [
        "slice1_port_npp_lb_consistence_cache_table_ecc_2b_err_interrupt_mask",
        25,
        1
      ],
      [
        "slice0_port_dsp_lb_group_size_table_ecc_2b_err_interrupt_mask",
        26,
        1
      ],
      [
        "slice1_port_dsp_lb_group_size_table_ecc_2b_err_interrupt_mask",
        27,
        1
      ],
      [
        "slice0_port_dsp_lb_consistence_cache_table_ecc_2b_err_interrupt_mask",
        28,
        1
      ],
      [
        "slice1_port_dsp_lb_consistence_cache_table_ecc_2b_err_interrupt_mask",
        29,
        1
      ],
      [
        "slice_native_lb_member_table_verifier0_ecc_2b_err_interrupt_mask",
        30,
        1
      ],
      [
        "slice_native_lb_member_table_verifier1_ecc_2b_err_interrupt_mask",
        31,
        1
      ],
      [
        "slice_native_lb_member_table_verifier2_ecc_2b_err_interrupt_mask",
        32,
        1
      ],
      [
        "slice_native_lb_member_table_verifier3_ecc_2b_err_interrupt_mask",
        33,
        1
      ],
      [
        "slice_native_lb_member_table_verifier4_ecc_2b_err_interrupt_mask",
        34,
        1
      ],
      [
        "slice_native_lb_member_table_verifier5_ecc_2b_err_interrupt_mask",
        35,
        1
      ],
      [
        "slice_native_lb_member_table_verifier6_ecc_2b_err_interrupt_mask",
        36,
        1
      ],
      [
        "slice_native_lb_member_table_verifier7_ecc_2b_err_interrupt_mask",
        37,
        1
      ],
      [
        "slice_path_lb_member_table_verifier0_ecc_2b_err_interrupt_mask",
        38,
        1
      ],
      [
        "slice_path_lb_member_table_verifier1_ecc_2b_err_interrupt_mask",
        39,
        1
      ],
      [
        "slice_path_lb_member_table_verifier2_ecc_2b_err_interrupt_mask",
        40,
        1
      ],
      [
        "slice_path_lb_member_table_verifier3_ecc_2b_err_interrupt_mask",
        41,
        1
      ],
      [
        "slice_path_lb_member_table_verifier4_ecc_2b_err_interrupt_mask",
        42,
        1
      ],
      [
        "slice_path_lb_member_table_verifier5_ecc_2b_err_interrupt_mask",
        43,
        1
      ],
      [
        "slice_path_lb_member_table_verifier6_ecc_2b_err_interrupt_mask",
        44,
        1
      ],
      [
        "slice_path_lb_member_table_verifier7_ecc_2b_err_interrupt_mask",
        45,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier0_ecc_2b_err_interrupt_mask",
        46,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier1_ecc_2b_err_interrupt_mask",
        47,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier2_ecc_2b_err_interrupt_mask",
        48,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier3_ecc_2b_err_interrupt_mask",
        49,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier4_ecc_2b_err_interrupt_mask",
        50,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier5_ecc_2b_err_interrupt_mask",
        51,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier6_ecc_2b_err_interrupt_mask",
        52,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier7_ecc_2b_err_interrupt_mask",
        53,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier0_ecc_2b_err_interrupt_mask",
        54,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier1_ecc_2b_err_interrupt_mask",
        55,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier2_ecc_2b_err_interrupt_mask",
        56,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier3_ecc_2b_err_interrupt_mask",
        57,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier4_ecc_2b_err_interrupt_mask",
        58,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier5_ecc_2b_err_interrupt_mask",
        59,
        1
      ]
    ]
  },
  "idb_res_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "idb_res",
    "width": 60,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "protection_table0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "protection_table1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "protection_table2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "protection_table3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "protection_table_for_npp0_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "protection_table_for_npp1_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "slice0_native_fec_table_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "slice1_native_fec_table_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "native_l2_and_l3_lp_table_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "slice0_native_frr_table_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "slice1_native_frr_table_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "path_tunnel_dlp_table_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "slice0_port_npp_protection_table_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "slice1_port_npp_protection_table_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "slice0_native_lb_group_size_table_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "slice1_native_lb_group_size_table_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "slice0_native_lb_consistence_cache_table_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "slice1_native_lb_consistence_cache_table_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "slice0_path_lb_group_size_table_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "slice1_path_lb_group_size_table_ecc_1b_err_initiate",
        19,
        1
      ],
      [
        "slice0_path_lb_consistence_cache_table_ecc_1b_err_initiate",
        20,
        1
      ],
      [
        "slice1_path_lb_consistence_cache_table_ecc_1b_err_initiate",
        21,
        1
      ],
      [
        "slice0_port_npp_lb_group_size_table_ecc_1b_err_initiate",
        22,
        1
      ],
      [
        "slice1_port_npp_lb_group_size_table_ecc_1b_err_initiate",
        23,
        1
      ],
      [
        "slice0_port_npp_lb_consistence_cache_table_ecc_1b_err_initiate",
        24,
        1
      ],
      [
        "slice1_port_npp_lb_consistence_cache_table_ecc_1b_err_initiate",
        25,
        1
      ],
      [
        "slice0_port_dsp_lb_group_size_table_ecc_1b_err_initiate",
        26,
        1
      ],
      [
        "slice1_port_dsp_lb_group_size_table_ecc_1b_err_initiate",
        27,
        1
      ],
      [
        "slice0_port_dsp_lb_consistence_cache_table_ecc_1b_err_initiate",
        28,
        1
      ],
      [
        "slice1_port_dsp_lb_consistence_cache_table_ecc_1b_err_initiate",
        29,
        1
      ],
      [
        "slice_native_lb_member_table_verifier0_ecc_1b_err_initiate",
        30,
        1
      ],
      [
        "slice_native_lb_member_table_verifier1_ecc_1b_err_initiate",
        31,
        1
      ],
      [
        "slice_native_lb_member_table_verifier2_ecc_1b_err_initiate",
        32,
        1
      ],
      [
        "slice_native_lb_member_table_verifier3_ecc_1b_err_initiate",
        33,
        1
      ],
      [
        "slice_native_lb_member_table_verifier4_ecc_1b_err_initiate",
        34,
        1
      ],
      [
        "slice_native_lb_member_table_verifier5_ecc_1b_err_initiate",
        35,
        1
      ],
      [
        "slice_native_lb_member_table_verifier6_ecc_1b_err_initiate",
        36,
        1
      ],
      [
        "slice_native_lb_member_table_verifier7_ecc_1b_err_initiate",
        37,
        1
      ],
      [
        "slice_path_lb_member_table_verifier0_ecc_1b_err_initiate",
        38,
        1
      ],
      [
        "slice_path_lb_member_table_verifier1_ecc_1b_err_initiate",
        39,
        1
      ],
      [
        "slice_path_lb_member_table_verifier2_ecc_1b_err_initiate",
        40,
        1
      ],
      [
        "slice_path_lb_member_table_verifier3_ecc_1b_err_initiate",
        41,
        1
      ],
      [
        "slice_path_lb_member_table_verifier4_ecc_1b_err_initiate",
        42,
        1
      ],
      [
        "slice_path_lb_member_table_verifier5_ecc_1b_err_initiate",
        43,
        1
      ],
      [
        "slice_path_lb_member_table_verifier6_ecc_1b_err_initiate",
        44,
        1
      ],
      [
        "slice_path_lb_member_table_verifier7_ecc_1b_err_initiate",
        45,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier0_ecc_1b_err_initiate",
        46,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier1_ecc_1b_err_initiate",
        47,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier2_ecc_1b_err_initiate",
        48,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier3_ecc_1b_err_initiate",
        49,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier4_ecc_1b_err_initiate",
        50,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier5_ecc_1b_err_initiate",
        51,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier6_ecc_1b_err_initiate",
        52,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier7_ecc_1b_err_initiate",
        53,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier0_ecc_1b_err_initiate",
        54,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier1_ecc_1b_err_initiate",
        55,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier2_ecc_1b_err_initiate",
        56,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier3_ecc_1b_err_initiate",
        57,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier4_ecc_1b_err_initiate",
        58,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier5_ecc_1b_err_initiate",
        59,
        1
      ]
    ]
  },
  "idb_res_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "idb_res",
    "width": 60,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "protection_table0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "protection_table1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "protection_table2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "protection_table3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "protection_table_for_npp0_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "protection_table_for_npp1_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "slice0_native_fec_table_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "slice1_native_fec_table_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "native_l2_and_l3_lp_table_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "slice0_native_frr_table_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "slice1_native_frr_table_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "path_tunnel_dlp_table_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "slice0_port_npp_protection_table_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "slice1_port_npp_protection_table_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "slice0_native_lb_group_size_table_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "slice1_native_lb_group_size_table_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "slice0_native_lb_consistence_cache_table_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "slice1_native_lb_consistence_cache_table_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "slice0_path_lb_group_size_table_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "slice1_path_lb_group_size_table_ecc_2b_err_initiate",
        19,
        1
      ],
      [
        "slice0_path_lb_consistence_cache_table_ecc_2b_err_initiate",
        20,
        1
      ],
      [
        "slice1_path_lb_consistence_cache_table_ecc_2b_err_initiate",
        21,
        1
      ],
      [
        "slice0_port_npp_lb_group_size_table_ecc_2b_err_initiate",
        22,
        1
      ],
      [
        "slice1_port_npp_lb_group_size_table_ecc_2b_err_initiate",
        23,
        1
      ],
      [
        "slice0_port_npp_lb_consistence_cache_table_ecc_2b_err_initiate",
        24,
        1
      ],
      [
        "slice1_port_npp_lb_consistence_cache_table_ecc_2b_err_initiate",
        25,
        1
      ],
      [
        "slice0_port_dsp_lb_group_size_table_ecc_2b_err_initiate",
        26,
        1
      ],
      [
        "slice1_port_dsp_lb_group_size_table_ecc_2b_err_initiate",
        27,
        1
      ],
      [
        "slice0_port_dsp_lb_consistence_cache_table_ecc_2b_err_initiate",
        28,
        1
      ],
      [
        "slice1_port_dsp_lb_consistence_cache_table_ecc_2b_err_initiate",
        29,
        1
      ],
      [
        "slice_native_lb_member_table_verifier0_ecc_2b_err_initiate",
        30,
        1
      ],
      [
        "slice_native_lb_member_table_verifier1_ecc_2b_err_initiate",
        31,
        1
      ],
      [
        "slice_native_lb_member_table_verifier2_ecc_2b_err_initiate",
        32,
        1
      ],
      [
        "slice_native_lb_member_table_verifier3_ecc_2b_err_initiate",
        33,
        1
      ],
      [
        "slice_native_lb_member_table_verifier4_ecc_2b_err_initiate",
        34,
        1
      ],
      [
        "slice_native_lb_member_table_verifier5_ecc_2b_err_initiate",
        35,
        1
      ],
      [
        "slice_native_lb_member_table_verifier6_ecc_2b_err_initiate",
        36,
        1
      ],
      [
        "slice_native_lb_member_table_verifier7_ecc_2b_err_initiate",
        37,
        1
      ],
      [
        "slice_path_lb_member_table_verifier0_ecc_2b_err_initiate",
        38,
        1
      ],
      [
        "slice_path_lb_member_table_verifier1_ecc_2b_err_initiate",
        39,
        1
      ],
      [
        "slice_path_lb_member_table_verifier2_ecc_2b_err_initiate",
        40,
        1
      ],
      [
        "slice_path_lb_member_table_verifier3_ecc_2b_err_initiate",
        41,
        1
      ],
      [
        "slice_path_lb_member_table_verifier4_ecc_2b_err_initiate",
        42,
        1
      ],
      [
        "slice_path_lb_member_table_verifier5_ecc_2b_err_initiate",
        43,
        1
      ],
      [
        "slice_path_lb_member_table_verifier6_ecc_2b_err_initiate",
        44,
        1
      ],
      [
        "slice_path_lb_member_table_verifier7_ecc_2b_err_initiate",
        45,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier0_ecc_2b_err_initiate",
        46,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier1_ecc_2b_err_initiate",
        47,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier2_ecc_2b_err_initiate",
        48,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier3_ecc_2b_err_initiate",
        49,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier4_ecc_2b_err_initiate",
        50,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier5_ecc_2b_err_initiate",
        51,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier6_ecc_2b_err_initiate",
        52,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier7_ecc_2b_err_initiate",
        53,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier0_ecc_2b_err_initiate",
        54,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier1_ecc_2b_err_initiate",
        55,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier2_ecc_2b_err_initiate",
        56,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier3_ecc_2b_err_initiate",
        57,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier4_ecc_2b_err_initiate",
        58,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier5_ecc_2b_err_initiate",
        59,
        1
      ]
    ]
  },
  "idb_res_mem_protect_err_status": {
    "type": "register",
    "block": "idb_res",
    "width": 60,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "protection_table0_err_int",
        0,
        1
      ],
      [
        "protection_table1_err_int",
        1,
        1
      ],
      [
        "protection_table2_err_int",
        2,
        1
      ],
      [
        "protection_table3_err_int",
        3,
        1
      ],
      [
        "protection_table_for_npp0_err_int",
        4,
        1
      ],
      [
        "protection_table_for_npp1_err_int",
        5,
        1
      ],
      [
        "slice0_native_fec_table_err_int",
        6,
        1
      ],
      [
        "slice1_native_fec_table_err_int",
        7,
        1
      ],
      [
        "native_l2_and_l3_lp_table_err_int",
        8,
        1
      ],
      [
        "slice0_native_frr_table_err_int",
        9,
        1
      ],
      [
        "slice1_native_frr_table_err_int",
        10,
        1
      ],
      [
        "path_tunnel_dlp_table_err_int",
        11,
        1
      ],
      [
        "slice0_port_npp_protection_table_err_int",
        12,
        1
      ],
      [
        "slice1_port_npp_protection_table_err_int",
        13,
        1
      ],
      [
        "slice0_native_lb_group_size_table_err_int",
        14,
        1
      ],
      [
        "slice1_native_lb_group_size_table_err_int",
        15,
        1
      ],
      [
        "slice0_native_lb_consistence_cache_table_err_int",
        16,
        1
      ],
      [
        "slice1_native_lb_consistence_cache_table_err_int",
        17,
        1
      ],
      [
        "slice0_path_lb_group_size_table_err_int",
        18,
        1
      ],
      [
        "slice1_path_lb_group_size_table_err_int",
        19,
        1
      ],
      [
        "slice0_path_lb_consistence_cache_table_err_int",
        20,
        1
      ],
      [
        "slice1_path_lb_consistence_cache_table_err_int",
        21,
        1
      ],
      [
        "slice0_port_npp_lb_group_size_table_err_int",
        22,
        1
      ],
      [
        "slice1_port_npp_lb_group_size_table_err_int",
        23,
        1
      ],
      [
        "slice0_port_npp_lb_consistence_cache_table_err_int",
        24,
        1
      ],
      [
        "slice1_port_npp_lb_consistence_cache_table_err_int",
        25,
        1
      ],
      [
        "slice0_port_dsp_lb_group_size_table_err_int",
        26,
        1
      ],
      [
        "slice1_port_dsp_lb_group_size_table_err_int",
        27,
        1
      ],
      [
        "slice0_port_dsp_lb_consistence_cache_table_err_int",
        28,
        1
      ],
      [
        "slice1_port_dsp_lb_consistence_cache_table_err_int",
        29,
        1
      ],
      [
        "slice_native_lb_member_table_verifier0_err_int",
        30,
        1
      ],
      [
        "slice_native_lb_member_table_verifier1_err_int",
        31,
        1
      ],
      [
        "slice_native_lb_member_table_verifier2_err_int",
        32,
        1
      ],
      [
        "slice_native_lb_member_table_verifier3_err_int",
        33,
        1
      ],
      [
        "slice_native_lb_member_table_verifier4_err_int",
        34,
        1
      ],
      [
        "slice_native_lb_member_table_verifier5_err_int",
        35,
        1
      ],
      [
        "slice_native_lb_member_table_verifier6_err_int",
        36,
        1
      ],
      [
        "slice_native_lb_member_table_verifier7_err_int",
        37,
        1
      ],
      [
        "slice_path_lb_member_table_verifier0_err_int",
        38,
        1
      ],
      [
        "slice_path_lb_member_table_verifier1_err_int",
        39,
        1
      ],
      [
        "slice_path_lb_member_table_verifier2_err_int",
        40,
        1
      ],
      [
        "slice_path_lb_member_table_verifier3_err_int",
        41,
        1
      ],
      [
        "slice_path_lb_member_table_verifier4_err_int",
        42,
        1
      ],
      [
        "slice_path_lb_member_table_verifier5_err_int",
        43,
        1
      ],
      [
        "slice_path_lb_member_table_verifier6_err_int",
        44,
        1
      ],
      [
        "slice_path_lb_member_table_verifier7_err_int",
        45,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier0_err_int",
        46,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier1_err_int",
        47,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier2_err_int",
        48,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier3_err_int",
        49,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier4_err_int",
        50,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier5_err_int",
        51,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier6_err_int",
        52,
        1
      ],
      [
        "slice_port_npp_lb_member_table_verifier7_err_int",
        53,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier0_err_int",
        54,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier1_err_int",
        55,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier2_err_int",
        56,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier3_err_int",
        57,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier4_err_int",
        58,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_verifier5_err_int",
        59,
        1
      ]
    ]
  },
  "idb_res_selected_ser_error_info": {
    "type": "register",
    "block": "idb_res",
    "width": 19,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        17
      ],
      [
        "mem_err_type",
        17,
        2
      ]
    ]
  },
  "idb_res_ser_error_debug_configuration": {
    "type": "register",
    "block": "idb_res",
    "width": 7,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        6
      ],
      [
        "reset_memory_errors",
        6,
        1
      ]
    ]
  },
  "idb_res_ecc_1b_err_debug": {
    "type": "register",
    "block": "idb_res",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "idb_res_ecc_2b_err_debug": {
    "type": "register",
    "block": "idb_res",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "idb_res_mbist_pass_status": {
    "type": "register",
    "block": "idb_res",
    "width": 516,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        516
      ]
    ]
  },
  "idb_res_mbist_fail_status": {
    "type": "register",
    "block": "idb_res",
    "width": 516,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        516
      ]
    ]
  },
  "idb_res_tcam_bist_status": {
    "type": "register",
    "block": "idb_res",
    "width": 64,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        32
      ],
      [
        "tcam_bist_done_fail_out",
        32,
        32
      ]
    ]
  },
  "idb_res_tcam_scan_period_cfg": {
    "type": "register",
    "block": "idb_res",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "idb_res_counter_timer": {
    "type": "register",
    "block": "idb_res",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "idb_res_counter_timer_trigger_reg": {
    "type": "register",
    "block": "idb_res",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "idb_res_memory_access_timeout": {
    "type": "register",
    "block": "idb_res",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "idb_res_broadcast_config_reg": {
    "type": "register",
    "block": "idb_res",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "idb_res_memory_prot_bypass": {
    "type": "register",
    "block": "idb_res",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "idb_res_soft_reset_configuration": {
    "type": "register",
    "block": "idb_res",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "idb_res_mbist_configuration": {
    "type": "register",
    "block": "idb_res",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "idb_res_power_down_configuration": {
    "type": "register",
    "block": "idb_res",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "idb_res_spare_reg": {
    "type": "register",
    "block": "idb_res",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "idb_res_pmro_ctrl": {
    "type": "register",
    "block": "idb_res",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "idb_res_pmro_status": {
    "type": "register",
    "block": "idb_res",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "idb_res_mirror_bus_conf_reg": {
    "type": "register",
    "block": "idb_res",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "idb_res_mirror_bus_status": {
    "type": "register",
    "block": "idb_res",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "idb_res_device_time_offset_cfg": {
    "type": "register",
    "block": "idb_res",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "idb_res_debug_data_bus_register": {
    "type": "register",
    "block": "idb_res",
    "width": 32,
    "desc": "This register will contain selected-data-bus for debug. The selected data is taken from a full data-bus which can be seen in idb_res_dbg.v file. ",
    "fields": [
      [
        "debug_data_bus",
        0,
        32
      ]
    ]
  },
  "idb_res_debug_data_select_register": {
    "type": "register",
    "block": "idb_res",
    "width": 10,
    "desc": "This reg is the selector of the debug_data_bus",
    "fields": [
      [
        "debug_data_select",
        0,
        10
      ]
    ]
  },
  "idb_res_debug_fifos_water_marks_register": {
    "type": "register",
    "block": "idb_res",
    "width": 112,
    "desc": "This register contains the watermark indication of all the CBRs and Fifos in the block",
    "fields": [
      [
        "slice_resolution_access0_cbr_wm",
        0,
        7
      ],
      [
        "slice_resolution_access1_cbr_wm",
        7,
        7
      ],
      [
        "slice_resolution_native_prefetch_fifo_wm",
        14,
        3
      ],
      [
        "slice_resolution_path_prefetch_fifo_wm",
        17,
        3
      ],
      [
        "slice_resolution_port_prefetch_fifo_wm",
        20,
        3
      ],
      [
        "slice_resolution_native_enc_data_fifo_wm",
        23,
        6
      ],
      [
        "slice_resolution_native_dest_data_fifo_wm",
        29,
        6
      ],
      [
        "slice_resolution_native_to_path_fifo_wm",
        35,
        6
      ],
      [
        "slice_resolution_native_to_port_fifo_wm",
        41,
        6
      ],
      [
        "slice_resolution_path_to_port_fifo_wm",
        47,
        6
      ],
      [
        "slice_resolution_path_enc_data_fifo_wm",
        53,
        6
      ],
      [
        "slice_resolution_path_dest_data_fifo_wm",
        59,
        6
      ],
      [
        "slice_resolution_port_enc_data_fifo_wm",
        65,
        6
      ],
      [
        "slice_resolution_port_dest_data_fifo_wm",
        71,
        6
      ],
      [
        "slice_resolution_native_sub_stage0_fifo_wm",
        77,
        3
      ],
      [
        "slice_resolution_native_sub_stage1_fifo_wm",
        80,
        5
      ],
      [
        "slice_resolution_native_sub_stage2_fifo_wm",
        85,
        4
      ],
      [
        "slice_resolution_path_sub_stage0_fifo_wm",
        89,
        5
      ],
      [
        "slice_resolution_path_sub_stage1_fifo_wm",
        94,
        4
      ],
      [
        "slice_resolution_port_sub_stage0_fifo_wm",
        98,
        5
      ],
      [
        "slice_resolution_port_sub_stage1_fifo_wm",
        103,
        4
      ],
      [
        "slice_resolution_port_sub_stage2_fifo_wm",
        107,
        5
      ]
    ]
  },
  "idb_res_bubble_logic_counter_cfg": {
    "type": "register",
    "block": "idb_res",
    "width": 10,
    "desc": "In order to avoid starvation of  one of the input-cbrs (Access0/Access1), a bubble-request will be sent from one of them in the case that it's ready, but for more than <x> clocks there was no pop from it.",
    "fields": [
      [
        "input_cbrs_num_of_clks_before_forced_bubble",
        0,
        10
      ]
    ]
  },
  "idb_res_npp_data": {
    "type": "register",
    "block": "idb_res",
    "width": 35,
    "desc": "NPP is a type of destination that may access different resolution tables - according to ranges. NPP Ranges are in 1K multiples (so that Ext-NPP-Range <= cfg-num-of-npp)) This register contains the data required in order to decide which resolution-proess should be done for an NPP",
    "fields": [
      [
        "num_of_npps_in_1k_resolution",
        0,
        5
      ],
      [
        "npp_mask",
        5,
        8
      ],
      [
        "dsp_range",
        13,
        5
      ],
      [
        "dspa_range",
        18,
        5
      ],
      [
        "dsp_prefix",
        23,
        6
      ],
      [
        "dspa_prefix",
        29,
        6
      ]
    ]
  },
  "idb_res_returned_lb_key": {
    "type": "register",
    "block": "idb_res",
    "width": 1,
    "desc": "The Resolution input-key contains 4 LB-Keys: LB-Key[0..3] The Resolution output-result contain 1 LB-Key: Either LB-Key[0] or LB-Key[1]. This register select ehich of those will be returned.",
    "fields": [
      [
        "lb_key_index_to_return",
        0,
        1
      ]
    ]
  },
  "idb_res_slice_native_lb_consistence_cache_clk_and_timer_attr": {
    "type": "register",
    "block": "idb_res",
    "width": 15,
    "desc": "This register Controls the cache-time-stamp resolution/scale The design contains 32b counter which counts clock-cycles: * Initialize on reset: clks-counter = 0 * Increment every clk This register defines the desired time-scale out of this reg. The picked time-scale is used for both the following: 1. The time-stamp that be taken and wrriten to the cache-table. 2. The threshold in which the cache-entry will be aged.",
    "fields": [
      [
        "slice_native_lb_consistence_cache_clock_offset",
        0,
        5
      ],
      [
        "slice_native_lb_consistence_cache_clock_threshold",
        5,
        10
      ]
    ]
  },
  "idb_res_slice_native_lb_consistence_cache_count": {
    "type": "register",
    "block": "idb_res",
    "width": 13,
    "desc": "Number of elements currently in cache. When cache is active, this register is managed by the Design. Because each cahce is read only when packet arrives with the corresponding LB-Key, it is posibble that before changing another group-size, the cache-count will not be 0. for this reason: Before changing Group-size of another gourp-id, If (cache-counter =! 0) then the User should do the following: a. Write 0 to all entries in the cache-table (that\ufffds done for reser the \ufffdvalid\ufffd bit in the table) b. Write 0 to this registen (cache-count = 0)",
    "fields": [
      [
        "slice_native_lb_consistence_cache_count_r",
        0,
        13
      ]
    ]
  },
  "idb_res_slice_native_lb_consistence_attr": {
    "type": "register",
    "block": "idb_res",
    "width": 74,
    "desc": "Consistence attributes is an external register used to inform the design that a group-size had been changed, and start a consistency sequence. 1. When Group-size changed, the user should write to the external regs the following: a. Valid = 1'b1 b. Cache-Group-id (the group which had changed) c. Prev-group-size (the value which is found in the group-size-table) d. Current-group-size (the new group-size = Prev-group-size\ufffd1) e. Timer-value (32b in clks resolution) //this starts the \ufffdlearn\ufffd timer f. Removed-member-id + valid (if group-size decreased) 2. Before changing Group-size of another gourp-id, write to the external regs the following: a. Valid = 1'b0 ",
    "fields": [
      [
        "slice_native_lb_consistence_valid_r",
        0,
        1
      ],
      [
        "slice_native_lb_consistence_group_id_r",
        1,
        13
      ],
      [
        "slice_native_lb_consistence_prev_group_size_r",
        14,
        9
      ],
      [
        "slice_native_lb_consistence_curr_group_size_r",
        23,
        9
      ],
      [
        "slice_native_lb_consistence_removed_member_id_r",
        32,
        9
      ],
      [
        "slice_native_lb_consistence_removed_member_id_valid_r",
        41,
        1
      ],
      [
        "slice_native_lb_consistence_timer_value_r",
        42,
        32
      ]
    ]
  },
  "idb_res_slice_path_lb_consistence_cache_clk_and_timer_attr": {
    "type": "register",
    "block": "idb_res",
    "width": 15,
    "desc": "This register Controls the cache-time-stamp resolution/scale The design contains 32b counter which counts clock-cycles: * Initialize on reset: clks-counter = 0 * Increment every clk This register defines the desired time-scale out of this reg. The picked time-scale is used for both the following: 1. The time-stamp that be taken and wrriten to the cache-table. 2. The threshold in which the cache-entry will be aged.",
    "fields": [
      [
        "slice_path_lb_consistence_cache_clock_offset",
        0,
        5
      ],
      [
        "slice_path_lb_consistence_cache_clock_threshold",
        5,
        10
      ]
    ]
  },
  "idb_res_slice_path_lb_consistence_attr": {
    "type": "register",
    "block": "idb_res",
    "width": 74,
    "desc": "Consistence attributes is an external register used to inform the design that a group-size had been changed, and start a consistency sequence. 1. When Group-size changed, the user should write to the external regs the following: a. Valid = 1'b1 b. Cache-Group-id (the group which had changed) c. Prev-group-size (the value which is found in the group-size-table) d. Current-group-size (the new group-size = Prev-group-size\ufffd1) e. Timer-value (32b in clks resolution) //this starts the \ufffdlearn\ufffd timer f. Removed-member-id + valid (if group-size decreased) 2. Before changing Group-size of another gourp-id, write to the external regs the following: a. Valid = 1'b0 ",
    "fields": [
      [
        "slice_path_lb_consistence_valid_r",
        0,
        1
      ],
      [
        "slice_path_lb_consistence_group_id_r",
        1,
        13
      ],
      [
        "slice_path_lb_consistence_prev_group_size_r",
        14,
        9
      ],
      [
        "slice_path_lb_consistence_curr_group_size_r",
        23,
        9
      ],
      [
        "slice_path_lb_consistence_removed_member_id_r",
        32,
        9
      ],
      [
        "slice_path_lb_consistence_removed_member_id_valid_r",
        41,
        1
      ],
      [
        "slice_path_lb_consistence_timer_value_r",
        42,
        32
      ]
    ]
  },
  "idb_res_slice_path_lb_consistence_cache_count": {
    "type": "register",
    "block": "idb_res",
    "width": 13,
    "desc": "Number of elements currently in cache. When cache is active, this register is managed by the Design. Because each cahce is read only when packet arrives with the corresponding LB-Key, it is posibble that before changing another group-size, the cache-count will not be 0. for this reason: Before changing Group-size of another gourp-id, If (cache-counter =! 0) then the User should do the following: a. Write 0 to all entries in the cache-table (that\ufffds done for reser the \ufffdvalid\ufffd bit in the table) b. Write 0 to this registen (cache-count = 0)",
    "fields": [
      [
        "slice_path_lb_consistence_cache_count_r",
        0,
        13
      ]
    ]
  },
  "idb_res_slice_port_npp_lb_consistence_cache_clk_and_timer_attr": {
    "type": "register",
    "block": "idb_res",
    "width": 15,
    "desc": "This register Controls the cache-time-stamp resolution/scale The design contains 32b counter which counts clock-cycles: * Initialize on reset: clks-counter = 0 * Increment every clk This register defines the desired time-scale out of this reg. The picked time-scale is used for both the following: 1. The time-stamp that be taken and wrriten to the cache-table. 2. The threshold in which the cache-entry will be aged.",
    "fields": [
      [
        "slice_port_npp_lb_consistence_cache_clock_offset",
        0,
        5
      ],
      [
        "slice_port_npp_lb_consistence_cache_clock_threshold",
        5,
        10
      ]
    ]
  },
  "idb_res_slice_port_npp_lb_consistence_attr": {
    "type": "register",
    "block": "idb_res",
    "width": 74,
    "desc": "Consistence attributes is an external register used to inform the design that a group-size had been changed, and start a consistency sequence. 1. When Group-size changed, the user should write to the external regs the following: a. Valid = 1'b1 b. Cache-Group-id (the group which had changed) c. Prev-group-size (the value which is found in the group-size-table) d. Current-group-size (the new group-size = Prev-group-size\ufffd1) e. Timer-value (32b in clks resolution) //this starts the \ufffdlearn\ufffd timer f. Removed-member-id + valid (if group-size decreased) 2. Before changing Group-size of another gourp-id, write to the external regs the following: a. Valid = 1'b0 ",
    "fields": [
      [
        "slice_port_npp_lb_consistence_valid_r",
        0,
        1
      ],
      [
        "slice_port_npp_lb_consistence_group_id_r",
        1,
        13
      ],
      [
        "slice_port_npp_lb_consistence_prev_group_size_r",
        14,
        9
      ],
      [
        "slice_port_npp_lb_consistence_curr_group_size_r",
        23,
        9
      ],
      [
        "slice_port_npp_lb_consistence_removed_member_id_r",
        32,
        9
      ],
      [
        "slice_port_npp_lb_consistence_removed_member_id_valid_r",
        41,
        1
      ],
      [
        "slice_port_npp_lb_consistence_timer_value_r",
        42,
        32
      ]
    ]
  },
  "idb_res_slice_port_npp_lb_consistence_cache_count": {
    "type": "register",
    "block": "idb_res",
    "width": 13,
    "desc": "Number of elements currently in cache. When cache is active, this register is managed by the Design. Because each cahce is read only when packet arrives with the corresponding LB-Key, it is posibble that before changing another group-size, the cache-count will not be 0. for this reason: Before changing Group-size of another gourp-id, If (cache-counter =! 0) then the User should do the following: a. Write 0 to all entries in the cache-table (that\ufffds done for reser the \ufffdvalid\ufffd bit in the table) b. Write 0 to this registen (cache-count = 0)",
    "fields": [
      [
        "slice_port_npp_lb_consistence_cache_count_r",
        0,
        13
      ]
    ]
  },
  "idb_res_slice_port_dsp_lb_consistence_cache_clk_and_timer_attr": {
    "type": "register",
    "block": "idb_res",
    "width": 15,
    "desc": "This register Controls the cache-time-stamp resolution/scale The design contains 32b counter which counts clock-cycles: * Initialize on reset: clks-counter = 0 * Increment every clk This register defines the desired time-scale out of this reg. The picked time-scale is used for both the following: 1. The time-stamp that be taken and wrriten to the cache-table. 2. The threshold in which the cache-entry will be aged.",
    "fields": [
      [
        "slice_port_dsp_lb_consistence_cache_clock_offset",
        0,
        5
      ],
      [
        "slice_port_dsp_lb_consistence_cache_clock_threshold",
        5,
        10
      ]
    ]
  },
  "idb_res_slice_port_dsp_lb_consistence_cache_count": {
    "type": "register",
    "block": "idb_res",
    "width": 13,
    "desc": "Number of elements currently in cache. When cache is active, this register is managed by the Design. Because each cahce is read only when packet arrives with the corresponding LB-Key, it is posibble that before changing another group-size, the cache-count will not be 0. for this reason: Before changing Group-size of another gourp-id, If (cache-counter =! 0) then the User should do the following: a. Write 0 to all entries in the cache-table (that\ufffds done for reser the \ufffdvalid\ufffd bit in the table) b. Write 0 to this registen (cache-count = 0)",
    "fields": [
      [
        "slice_port_dsp_lb_consistence_cache_count_r",
        0,
        13
      ]
    ]
  },
  "idb_res_slice_port_dsp_lb_consistence_attr": {
    "type": "register",
    "block": "idb_res",
    "width": 74,
    "desc": "Consistence attributes is an external register used to inform the design that a group-size had been changed, and start a consistency sequence. 1. When Group-size changed, the user should write to the external regs the following: a. Valid = 1'b1 b. Cache-Group-id (the group which had changed) c. Prev-group-size (the value which is found in the group-size-table) d. Current-group-size (the new group-size = Prev-group-size\ufffd1) e. Timer-value (32b in clks resolution) //this starts the \ufffdlearn\ufffd timer f. Removed-member-id + valid (if group-size decreased) 2. Before changing Group-size of another gourp-id, write to the external regs the following: a. Valid = 1'b0 ",
    "fields": [
      [
        "slice_port_dsp_lb_consistence_valid_r",
        0,
        1
      ],
      [
        "slice_port_dsp_lb_consistence_group_id_r",
        1,
        13
      ],
      [
        "slice_port_dsp_lb_consistence_prev_group_size_r",
        14,
        9
      ],
      [
        "slice_port_dsp_lb_consistence_curr_group_size_r",
        23,
        9
      ],
      [
        "slice_port_dsp_lb_consistence_removed_member_id_r",
        32,
        9
      ],
      [
        "slice_port_dsp_lb_consistence_removed_member_id_valid_r",
        41,
        1
      ],
      [
        "slice_port_dsp_lb_consistence_timer_value_r",
        42,
        32
      ]
    ]
  },
  "idb_res_idb_interrupts": {
    "type": "register",
    "block": "idb_res",
    "width": 14,
    "desc": "idb_interrupts",
    "fields": [
      [
        "slice0_native_lb_member_table_em_miss",
        0,
        1
      ],
      [
        "slice0_path_lb_member_table_em_miss",
        1,
        1
      ],
      [
        "slice0_port_npp_lb_member_table_em_miss",
        2,
        1
      ],
      [
        "slice0_port_dsp_lb_member_table_em_miss",
        3,
        1
      ],
      [
        "slice0_native_protection_table_type_not_valid",
        4,
        1
      ],
      [
        "slice0_path_protection_table_type_not_valid",
        5,
        1
      ],
      [
        "slice0_port_protection_table_type_not_valid",
        6,
        1
      ],
      [
        "slice1_native_lb_member_table_em_miss",
        7,
        1
      ],
      [
        "slice1_path_lb_member_table_em_miss",
        8,
        1
      ],
      [
        "slice1_port_npp_lb_member_table_em_miss",
        9,
        1
      ],
      [
        "slice1_port_dsp_lb_member_table_em_miss",
        10,
        1
      ],
      [
        "slice1_native_protection_table_type_not_valid",
        11,
        1
      ],
      [
        "slice1_path_protection_table_type_not_valid",
        12,
        1
      ],
      [
        "slice1_port_protection_table_type_not_valid",
        13,
        1
      ]
    ]
  },
  "idb_res_idb_interrupts_mask": {
    "type": "register",
    "block": "idb_res",
    "width": 14,
    "desc": "This register masks idb_interrupts interrupt register",
    "fields": [
      [
        "slice0_native_lb_member_table_em_miss_mask",
        0,
        1
      ],
      [
        "slice0_path_lb_member_table_em_miss_mask",
        1,
        1
      ],
      [
        "slice0_port_npp_lb_member_table_em_miss_mask",
        2,
        1
      ],
      [
        "slice0_port_dsp_lb_member_table_em_miss_mask",
        3,
        1
      ],
      [
        "slice0_native_protection_table_type_not_valid_mask",
        4,
        1
      ],
      [
        "slice0_path_protection_table_type_not_valid_mask",
        5,
        1
      ],
      [
        "slice0_port_protection_table_type_not_valid_mask",
        6,
        1
      ],
      [
        "slice1_native_lb_member_table_em_miss_mask",
        7,
        1
      ],
      [
        "slice1_path_lb_member_table_em_miss_mask",
        8,
        1
      ],
      [
        "slice1_port_npp_lb_member_table_em_miss_mask",
        9,
        1
      ],
      [
        "slice1_port_dsp_lb_member_table_em_miss_mask",
        10,
        1
      ],
      [
        "slice1_native_protection_table_type_not_valid_mask",
        11,
        1
      ],
      [
        "slice1_path_protection_table_type_not_valid_mask",
        12,
        1
      ],
      [
        "slice1_port_protection_table_type_not_valid_mask",
        13,
        1
      ]
    ]
  },
  "idb_res_idb_interrupts_test": {
    "type": "register",
    "block": "idb_res",
    "width": 14,
    "desc": "This register tests idb_interrupts interrupt register",
    "fields": [
      [
        "slice0_native_lb_member_table_em_miss_test",
        0,
        1
      ],
      [
        "slice0_path_lb_member_table_em_miss_test",
        1,
        1
      ],
      [
        "slice0_port_npp_lb_member_table_em_miss_test",
        2,
        1
      ],
      [
        "slice0_port_dsp_lb_member_table_em_miss_test",
        3,
        1
      ],
      [
        "slice0_native_protection_table_type_not_valid_test",
        4,
        1
      ],
      [
        "slice0_path_protection_table_type_not_valid_test",
        5,
        1
      ],
      [
        "slice0_port_protection_table_type_not_valid_test",
        6,
        1
      ],
      [
        "slice1_native_lb_member_table_em_miss_test",
        7,
        1
      ],
      [
        "slice1_path_lb_member_table_em_miss_test",
        8,
        1
      ],
      [
        "slice1_port_npp_lb_member_table_em_miss_test",
        9,
        1
      ],
      [
        "slice1_port_dsp_lb_member_table_em_miss_test",
        10,
        1
      ],
      [
        "slice1_native_protection_table_type_not_valid_test",
        11,
        1
      ],
      [
        "slice1_path_protection_table_type_not_valid_test",
        12,
        1
      ],
      [
        "slice1_port_protection_table_type_not_valid_test",
        13,
        1
      ]
    ]
  },
  "idb_res_slice_native_lb_member_table_per_bank_reg": {
    "type": "register",
    "block": "idb_res",
    "width": 62,
    "desc": "",
    "fields": [
      [
        "slice_native_lb_member_table_active_banks",
        0,
        1
      ],
      [
        "slice_native_lb_member_table_hash_key",
        1,
        60
      ],
      [
        "slice_native_lb_member_table_use_primitive_crc",
        61,
        1
      ]
    ]
  },
  "idb_res_slice_native_lb_member_table_per_em_reg": {
    "type": "register",
    "block": "idb_res",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "slice_native_lb_member_table_key_width",
        0,
        16
      ],
      [
        "slice_native_lb_member_table_auto_bubble_req",
        16,
        1
      ],
      [
        "slice_native_lb_member_table_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "idb_res_slice_native_lb_member_table_cam_wm_max_reg": {
    "type": "register",
    "block": "idb_res",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "slice_native_lb_member_table_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "idb_res_slice_native_lb_member_table_access_register": {
    "type": "register",
    "block": "idb_res",
    "width": 100,
    "desc": "",
    "fields": [
      [
        "slice_native_lb_member_table_access_reg",
        0,
        100
      ]
    ]
  },
  "idb_res_slice_native_lb_member_table_response_register": {
    "type": "register",
    "block": "idb_res",
    "width": 100,
    "desc": "",
    "fields": [
      [
        "slice_native_lb_member_table_response_valid",
        0,
        1
      ],
      [
        "slice_native_lb_member_table_response_reg",
        1,
        99
      ]
    ]
  },
  "idb_res_slice_path_lb_member_table_per_bank_reg": {
    "type": "register",
    "block": "idb_res",
    "width": 62,
    "desc": "",
    "fields": [
      [
        "slice_path_lb_member_table_active_banks",
        0,
        1
      ],
      [
        "slice_path_lb_member_table_hash_key",
        1,
        60
      ],
      [
        "slice_path_lb_member_table_use_primitive_crc",
        61,
        1
      ]
    ]
  },
  "idb_res_slice_path_lb_member_table_per_em_reg": {
    "type": "register",
    "block": "idb_res",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "slice_path_lb_member_table_key_width",
        0,
        16
      ],
      [
        "slice_path_lb_member_table_auto_bubble_req",
        16,
        1
      ],
      [
        "slice_path_lb_member_table_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "idb_res_slice_path_lb_member_table_cam_wm_max_reg": {
    "type": "register",
    "block": "idb_res",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "slice_path_lb_member_table_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "idb_res_slice_path_lb_member_table_access_register": {
    "type": "register",
    "block": "idb_res",
    "width": 80,
    "desc": "",
    "fields": [
      [
        "slice_path_lb_member_table_access_reg",
        0,
        80
      ]
    ]
  },
  "idb_res_slice_path_lb_member_table_response_register": {
    "type": "register",
    "block": "idb_res",
    "width": 80,
    "desc": "",
    "fields": [
      [
        "slice_path_lb_member_table_response_valid",
        0,
        1
      ],
      [
        "slice_path_lb_member_table_response_reg",
        1,
        79
      ]
    ]
  },
  "idb_res_slice_port_npp_lb_member_table_per_bank_reg": {
    "type": "register",
    "block": "idb_res",
    "width": 62,
    "desc": "",
    "fields": [
      [
        "slice_port_npp_lb_member_table_active_banks",
        0,
        1
      ],
      [
        "slice_port_npp_lb_member_table_hash_key",
        1,
        60
      ],
      [
        "slice_port_npp_lb_member_table_use_primitive_crc",
        61,
        1
      ]
    ]
  },
  "idb_res_slice_port_npp_lb_member_table_per_em_reg": {
    "type": "register",
    "block": "idb_res",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "slice_port_npp_lb_member_table_key_width",
        0,
        16
      ],
      [
        "slice_port_npp_lb_member_table_auto_bubble_req",
        16,
        1
      ],
      [
        "slice_port_npp_lb_member_table_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "idb_res_slice_port_npp_lb_member_table_cam_wm_max_reg": {
    "type": "register",
    "block": "idb_res",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "slice_port_npp_lb_member_table_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "idb_res_slice_port_npp_lb_member_table_access_register": {
    "type": "register",
    "block": "idb_res",
    "width": 90,
    "desc": "",
    "fields": [
      [
        "slice_port_npp_lb_member_table_access_reg",
        0,
        90
      ]
    ]
  },
  "idb_res_slice_port_npp_lb_member_table_response_register": {
    "type": "register",
    "block": "idb_res",
    "width": 90,
    "desc": "",
    "fields": [
      [
        "slice_port_npp_lb_member_table_response_valid",
        0,
        1
      ],
      [
        "slice_port_npp_lb_member_table_response_reg",
        1,
        89
      ]
    ]
  },
  "idb_res_slice_port_dsp_lb_member_table_per_bank_reg": {
    "type": "register",
    "block": "idb_res",
    "width": 62,
    "desc": "",
    "fields": [
      [
        "slice_port_dsp_lb_member_table_active_banks",
        0,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_hash_key",
        1,
        60
      ],
      [
        "slice_port_dsp_lb_member_table_use_primitive_crc",
        61,
        1
      ]
    ]
  },
  "idb_res_slice_port_dsp_lb_member_table_per_em_reg": {
    "type": "register",
    "block": "idb_res",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "slice_port_dsp_lb_member_table_key_width",
        0,
        16
      ],
      [
        "slice_port_dsp_lb_member_table_auto_bubble_req",
        16,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "idb_res_slice_port_dsp_lb_member_table_cam_wm_max_reg": {
    "type": "register",
    "block": "idb_res",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "slice_port_dsp_lb_member_table_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "idb_res_slice_port_dsp_lb_member_table_access_register": {
    "type": "register",
    "block": "idb_res",
    "width": 65,
    "desc": "",
    "fields": [
      [
        "slice_port_dsp_lb_member_table_access_reg",
        0,
        65
      ]
    ]
  },
  "idb_res_slice_port_dsp_lb_member_table_response_register": {
    "type": "register",
    "block": "idb_res",
    "width": 66,
    "desc": "",
    "fields": [
      [
        "slice_port_dsp_lb_member_table_response_valid",
        0,
        1
      ],
      [
        "slice_port_dsp_lb_member_table_response_reg",
        1,
        65
      ]
    ]
  },
  "idb_res_em_response_interrupt": {
    "type": "register",
    "block": "idb_res",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "slice0_native_lb_member_table_resp",
        0,
        1
      ],
      [
        "slice1_native_lb_member_table_resp",
        1,
        1
      ],
      [
        "slice0_path_lb_member_table_resp",
        2,
        1
      ],
      [
        "slice1_path_lb_member_table_resp",
        3,
        1
      ],
      [
        "slice0_port_npp_lb_member_table_resp",
        4,
        1
      ],
      [
        "slice1_port_npp_lb_member_table_resp",
        5,
        1
      ],
      [
        "slice0_port_dsp_lb_member_table_resp",
        6,
        1
      ],
      [
        "slice1_port_dsp_lb_member_table_resp",
        7,
        1
      ]
    ]
  },
  "idb_res_em_response_interrupt_mask": {
    "type": "register",
    "block": "idb_res",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "slice0_native_lb_member_table_resp_mask",
        0,
        1
      ],
      [
        "slice1_native_lb_member_table_resp_mask",
        1,
        1
      ],
      [
        "slice0_path_lb_member_table_resp_mask",
        2,
        1
      ],
      [
        "slice1_path_lb_member_table_resp_mask",
        3,
        1
      ],
      [
        "slice0_port_npp_lb_member_table_resp_mask",
        4,
        1
      ],
      [
        "slice1_port_npp_lb_member_table_resp_mask",
        5,
        1
      ],
      [
        "slice0_port_dsp_lb_member_table_resp_mask",
        6,
        1
      ],
      [
        "slice1_port_dsp_lb_member_table_resp_mask",
        7,
        1
      ]
    ]
  },
  "idb_res_em_response_interrupt_test": {
    "type": "register",
    "block": "idb_res",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "slice0_native_lb_member_table_resp_test",
        0,
        1
      ],
      [
        "slice1_native_lb_member_table_resp_test",
        1,
        1
      ],
      [
        "slice0_path_lb_member_table_resp_test",
        2,
        1
      ],
      [
        "slice1_path_lb_member_table_resp_test",
        3,
        1
      ],
      [
        "slice0_port_npp_lb_member_table_resp_test",
        4,
        1
      ],
      [
        "slice1_port_npp_lb_member_table_resp_test",
        5,
        1
      ],
      [
        "slice0_port_dsp_lb_member_table_resp_test",
        6,
        1
      ],
      [
        "slice1_port_dsp_lb_member_table_resp_test",
        7,
        1
      ]
    ]
  },
  "idb_res_native_l2_and_l3_lp_table_bubble_req_cfg": {
    "type": "register",
    "block": "idb_res",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "native_l2_and_l3_lp_table_bubble_timer_cfg",
        0,
        16
      ]
    ]
  },
  "idb_res_path_tunnel_dlp_table_bubble_req_cfg": {
    "type": "register",
    "block": "idb_res",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "path_tunnel_dlp_table_bubble_timer_cfg",
        0,
        16
      ]
    ]
  },
  "idb_res_dest_decoding": {
    "type": "memory",
    "block": "idb_res",
    "width": 8,
    "desc": "Between each stage in the resolution pipe, The five (5) most significant bits of destination are mapped to describe the required processing. This register contains the data required to resolve the next resolution logic",
    "fields": [
      [
        "next_stage",
        0,
        2
      ],
      [
        "next_logic_id",
        2,
        4
      ],
      [
        "lb_emdb_key_type",
        6,
        1
      ],
      [
        "check_range",
        7,
        1
      ]
    ]
  },
  "idb_res_dest_decoding_for_l2_and_l3_table_index": {
    "type": "memory",
    "block": "idb_res",
    "width": 14,
    "desc": "Native-L2-and-L3-LP-Table address: Index [15:0] = ((Destination[17:0] >> Shift)[15:0] AND {Mask, 10\ufffdb1}) + {Base, 10\ufffdb0}",
    "fields": [
      [
        "shift",
        0,
        2
      ],
      [
        "base",
        2,
        6
      ],
      [
        "mask",
        8,
        6
      ]
    ]
  },
  "idb_res_dest_decoding_for_tunnel_dlp_table_index": {
    "type": "memory",
    "block": "idb_res",
    "width": 8,
    "desc": "Path-Tunnel-DLP address: Index [12:0] = ((Destination[14:0] >> Shift)[12:0] AND {Mask, 10\ufffdb1}) + {Base, 10\ufffdb0}",
    "fields": [
      [
        "shift",
        0,
        2
      ],
      [
        "base",
        2,
        3
      ],
      [
        "mask",
        5,
        3
      ]
    ]
  },
  "idb_res_is_pbts_map_native_lp": {
    "type": "memory",
    "block": "idb_res",
    "width": 1,
    "desc": "is_pbts_map",
    "fields": [
      [
        "is_pbts_map",
        0,
        1
      ]
    ]
  },
  "idb_res_pbts_map_native_lp": {
    "type": "memory",
    "block": "idb_res",
    "width": 8,
    "desc": "Table-index is: {QOS(3b), Profile(2)} Table-Index = ((Destination[17:2] AND {And-Mask,13\ufffdb0}) << Destination-Shift) + PBTS-Offset",
    "fields": [
      [
        "and_mask",
        0,
        3
      ],
      [
        "destination_shift",
        3,
        2
      ],
      [
        "pbts_offset",
        5,
        3
      ]
    ]
  },
  "idb_res_is_pbts_map_path_lp": {
    "type": "memory",
    "block": "idb_res",
    "width": 1,
    "desc": "is_pbts_map",
    "fields": [
      [
        "is_pbts_map",
        0,
        1
      ]
    ]
  },
  "idb_res_pbts_map_path_lp": {
    "type": "memory",
    "block": "idb_res",
    "width": 8,
    "desc": "Table-index is: {QOS(3b), Profile(2)} Table-Index = ((Destination[17:2] AND {And-Mask,13\ufffdb0}) << Destination-Shift) + PBTS-Offset",
    "fields": [
      [
        "and_mask",
        0,
        3
      ],
      [
        "destination_shift",
        3,
        2
      ],
      [
        "pbts_offset",
        5,
        3
      ]
    ]
  },
  "idb_res_type_decoding_native_fec_logic_id_0": {
    "type": "memory",
    "block": "idb_res",
    "width": 63,
    "desc": "Native-Fec type decoding table",
    "fields": [
      [
        "dest_size",
        0,
        5
      ],
      [
        "dest_mask",
        5,
        5
      ],
      [
        "start_encapsulation",
        10,
        1
      ],
      [
        "enc_type_valid",
        11,
        1
      ],
      [
        "enc_type",
        12,
        4
      ],
      [
        "index_size_in_nibbles",
        16,
        3
      ],
      [
        "index_dest_offset_in_nibbles",
        19,
        5
      ],
      [
        "field0_src_offset_in_bits",
        24,
        6
      ],
      [
        "field0_size_in_bits",
        30,
        5
      ],
      [
        "field0_dest_offset_in_nibbles",
        35,
        5
      ],
      [
        "field1_src_offset_in_bits",
        40,
        6
      ],
      [
        "field1_size_in_bits",
        46,
        5
      ],
      [
        "field1_dest_offset_in_nibbles",
        51,
        5
      ],
      [
        "lb_key_overide",
        56,
        1
      ],
      [
        "lb_key_offset",
        57,
        6
      ]
    ]
  },
  "idb_res_type_decoding_native_lb_logic_id_1": {
    "type": "memory",
    "block": "idb_res",
    "width": 63,
    "desc": "Native-LB type decoding table",
    "fields": [
      [
        "dest_size",
        0,
        5
      ],
      [
        "dest_mask",
        5,
        5
      ],
      [
        "start_encapsulation",
        10,
        1
      ],
      [
        "enc_type_valid",
        11,
        1
      ],
      [
        "enc_type",
        12,
        4
      ],
      [
        "index_size_in_nibbles",
        16,
        3
      ],
      [
        "index_dest_offset_in_nibbles",
        19,
        5
      ],
      [
        "field0_src_offset_in_bits",
        24,
        6
      ],
      [
        "field0_size_in_bits",
        30,
        5
      ],
      [
        "field0_dest_offset_in_nibbles",
        35,
        5
      ],
      [
        "field1_src_offset_in_bits",
        40,
        6
      ],
      [
        "field1_size_in_bits",
        46,
        5
      ],
      [
        "field1_dest_offset_in_nibbles",
        51,
        5
      ],
      [
        "lb_key_overide",
        56,
        1
      ],
      [
        "lb_key_offset",
        57,
        6
      ]
    ]
  },
  "idb_res_type_decoding_native_l2_lp_logic_id_2": {
    "type": "memory",
    "block": "idb_res",
    "width": 63,
    "desc": "Native-L2-LP type decoding table",
    "fields": [
      [
        "dest_size",
        0,
        5
      ],
      [
        "dest_mask",
        5,
        5
      ],
      [
        "start_encapsulation",
        10,
        1
      ],
      [
        "enc_type_valid",
        11,
        1
      ],
      [
        "enc_type",
        12,
        4
      ],
      [
        "index_size_in_nibbles",
        16,
        3
      ],
      [
        "index_dest_offset_in_nibbles",
        19,
        5
      ],
      [
        "field0_src_offset_in_bits",
        24,
        6
      ],
      [
        "field0_size_in_bits",
        30,
        5
      ],
      [
        "field0_dest_offset_in_nibbles",
        35,
        5
      ],
      [
        "field1_src_offset_in_bits",
        40,
        6
      ],
      [
        "field1_size_in_bits",
        46,
        5
      ],
      [
        "field1_dest_offset_in_nibbles",
        51,
        5
      ],
      [
        "lb_key_overide",
        56,
        1
      ],
      [
        "lb_key_offset",
        57,
        6
      ]
    ]
  },
  "idb_res_type_decoding_native_l3_lp_logic_id_3": {
    "type": "memory",
    "block": "idb_res",
    "width": 63,
    "desc": "Native-L3-LP type decoding table",
    "fields": [
      [
        "dest_size",
        0,
        5
      ],
      [
        "dest_mask",
        5,
        5
      ],
      [
        "start_encapsulation",
        10,
        1
      ],
      [
        "enc_type_valid",
        11,
        1
      ],
      [
        "enc_type",
        12,
        4
      ],
      [
        "index_size_in_nibbles",
        16,
        3
      ],
      [
        "index_dest_offset_in_nibbles",
        19,
        5
      ],
      [
        "field0_src_offset_in_bits",
        24,
        6
      ],
      [
        "field0_size_in_bits",
        30,
        5
      ],
      [
        "field0_dest_offset_in_nibbles",
        35,
        5
      ],
      [
        "field1_src_offset_in_bits",
        40,
        6
      ],
      [
        "field1_size_in_bits",
        46,
        5
      ],
      [
        "field1_dest_offset_in_nibbles",
        51,
        5
      ],
      [
        "lb_key_overide",
        56,
        1
      ],
      [
        "lb_key_offset",
        57,
        6
      ]
    ]
  },
  "idb_res_type_decoding_native_frr_logic_id_4": {
    "type": "memory",
    "block": "idb_res",
    "width": 63,
    "desc": "Native-FRR type decoding table",
    "fields": [
      [
        "dest_size",
        0,
        5
      ],
      [
        "dest_mask",
        5,
        5
      ],
      [
        "start_encapsulation",
        10,
        1
      ],
      [
        "enc_type_valid",
        11,
        1
      ],
      [
        "enc_type",
        12,
        4
      ],
      [
        "index_size_in_nibbles",
        16,
        3
      ],
      [
        "index_dest_offset_in_nibbles",
        19,
        5
      ],
      [
        "field0_src_offset_in_bits",
        24,
        6
      ],
      [
        "field0_size_in_bits",
        30,
        5
      ],
      [
        "field0_dest_offset_in_nibbles",
        35,
        5
      ],
      [
        "field1_src_offset_in_bits",
        40,
        6
      ],
      [
        "field1_size_in_bits",
        46,
        5
      ],
      [
        "field1_dest_offset_in_nibbles",
        51,
        5
      ],
      [
        "lb_key_overide",
        56,
        1
      ],
      [
        "lb_key_offset",
        57,
        6
      ]
    ]
  },
  "idb_res_type_decoding_path_lb_logic_id_5": {
    "type": "memory",
    "block": "idb_res",
    "width": 63,
    "desc": "Path-LB type decoding table",
    "fields": [
      [
        "dest_size",
        0,
        5
      ],
      [
        "dest_mask",
        5,
        5
      ],
      [
        "start_encapsulation",
        10,
        1
      ],
      [
        "enc_type_valid",
        11,
        1
      ],
      [
        "enc_type",
        12,
        4
      ],
      [
        "index_size_in_nibbles",
        16,
        3
      ],
      [
        "index_dest_offset_in_nibbles",
        19,
        5
      ],
      [
        "field0_src_offset_in_bits",
        24,
        6
      ],
      [
        "field0_size_in_bits",
        30,
        5
      ],
      [
        "field0_dest_offset_in_nibbles",
        35,
        5
      ],
      [
        "field1_src_offset_in_bits",
        40,
        6
      ],
      [
        "field1_size_in_bits",
        46,
        5
      ],
      [
        "field1_dest_offset_in_nibbles",
        51,
        5
      ],
      [
        "lb_key_overide",
        56,
        1
      ],
      [
        "lb_key_offset",
        57,
        6
      ]
    ]
  },
  "idb_res_type_decoding_path_tunnel_dlp_logic_id_6": {
    "type": "memory",
    "block": "idb_res",
    "width": 63,
    "desc": "Path-Tunnel-DLP type decoding table",
    "fields": [
      [
        "dest_size",
        0,
        5
      ],
      [
        "dest_mask",
        5,
        5
      ],
      [
        "start_encapsulation",
        10,
        1
      ],
      [
        "enc_type_valid",
        11,
        1
      ],
      [
        "enc_type",
        12,
        4
      ],
      [
        "index_size_in_nibbles",
        16,
        3
      ],
      [
        "index_dest_offset_in_nibbles",
        19,
        5
      ],
      [
        "field0_src_offset_in_bits",
        24,
        6
      ],
      [
        "field0_size_in_bits",
        30,
        5
      ],
      [
        "field0_dest_offset_in_nibbles",
        35,
        5
      ],
      [
        "field1_src_offset_in_bits",
        40,
        6
      ],
      [
        "field1_size_in_bits",
        46,
        5
      ],
      [
        "field1_dest_offset_in_nibbles",
        51,
        5
      ],
      [
        "lb_key_overide",
        56,
        1
      ],
      [
        "lb_key_offset",
        57,
        6
      ]
    ]
  },
  "idb_res_type_decoding_port_npp_lb_logic_id_7": {
    "type": "memory",
    "block": "idb_res",
    "width": 63,
    "desc": "NPP-LB type decoding table",
    "fields": [
      [
        "dest_size",
        0,
        5
      ],
      [
        "dest_mask",
        5,
        5
      ],
      [
        "start_encapsulation",
        10,
        1
      ],
      [
        "enc_type_valid",
        11,
        1
      ],
      [
        "enc_type",
        12,
        4
      ],
      [
        "index_size_in_nibbles",
        16,
        3
      ],
      [
        "index_dest_offset_in_nibbles",
        19,
        5
      ],
      [
        "field0_src_offset_in_bits",
        24,
        6
      ],
      [
        "field0_size_in_bits",
        30,
        5
      ],
      [
        "field0_dest_offset_in_nibbles",
        35,
        5
      ],
      [
        "field1_src_offset_in_bits",
        40,
        6
      ],
      [
        "field1_size_in_bits",
        46,
        5
      ],
      [
        "field1_dest_offset_in_nibbles",
        51,
        5
      ],
      [
        "lb_key_overide",
        56,
        1
      ],
      [
        "lb_key_offset",
        57,
        6
      ]
    ]
  },
  "idb_res_type_decoding_port_npp_protection_logic_id_8": {
    "type": "memory",
    "block": "idb_res",
    "width": 63,
    "desc": "NPP-Protection type decoding table",
    "fields": [
      [
        "dest_size",
        0,
        5
      ],
      [
        "dest_mask",
        5,
        5
      ],
      [
        "start_encapsulation",
        10,
        1
      ],
      [
        "enc_type_valid",
        11,
        1
      ],
      [
        "enc_type",
        12,
        4
      ],
      [
        "index_size_in_nibbles",
        16,
        3
      ],
      [
        "index_dest_offset_in_nibbles",
        19,
        5
      ],
      [
        "field0_src_offset_in_bits",
        24,
        6
      ],
      [
        "field0_size_in_bits",
        30,
        5
      ],
      [
        "field0_dest_offset_in_nibbles",
        35,
        5
      ],
      [
        "field1_src_offset_in_bits",
        40,
        6
      ],
      [
        "field1_size_in_bits",
        46,
        5
      ],
      [
        "field1_dest_offset_in_nibbles",
        51,
        5
      ],
      [
        "lb_key_overide",
        56,
        1
      ],
      [
        "lb_key_offset",
        57,
        6
      ]
    ]
  },
  "idb_res_type_decoding_port_dsp_lb_logic_id_9": {
    "type": "memory",
    "block": "idb_res",
    "width": 63,
    "desc": "LAG-DSP type decoding table",
    "fields": [
      [
        "dest_size",
        0,
        5
      ],
      [
        "dest_mask",
        5,
        5
      ],
      [
        "start_encapsulation",
        10,
        1
      ],
      [
        "enc_type_valid",
        11,
        1
      ],
      [
        "enc_type",
        12,
        4
      ],
      [
        "index_size_in_nibbles",
        16,
        3
      ],
      [
        "index_dest_offset_in_nibbles",
        19,
        5
      ],
      [
        "field0_src_offset_in_bits",
        24,
        6
      ],
      [
        "field0_size_in_bits",
        30,
        5
      ],
      [
        "field0_dest_offset_in_nibbles",
        35,
        5
      ],
      [
        "field1_src_offset_in_bits",
        40,
        6
      ],
      [
        "field1_size_in_bits",
        46,
        5
      ],
      [
        "field1_dest_offset_in_nibbles",
        51,
        5
      ],
      [
        "lb_key_overide",
        56,
        1
      ],
      [
        "lb_key_offset",
        57,
        6
      ]
    ]
  },
  "idb_res_protection_table": {
    "type": "memory",
    "block": "idb_res",
    "width": 8,
    "desc": "protection_tables: 0: Native-slice-0 1: Path-slice-0 2: Native-slice-1 3: Path-slice-1",
    "fields": [
      [
        "protection_table_field",
        0,
        8
      ]
    ]
  },
  "idb_res_protection_table_for_npp": {
    "type": "memory",
    "block": "idb_res",
    "width": 8,
    "desc": "protection_tables for npp-stage: 0: NPP-slice-0 1: NPP-slice-1",
    "fields": [
      [
        "protection_table_field",
        0,
        8
      ]
    ]
  },
  "idb_res_slice_native_fec_table": {
    "type": "memory",
    "block": "idb_res",
    "width": 56,
    "desc": "slice[2]_native_fec_table",
    "fields": [
      [
        "fec_pld",
        0,
        56
      ]
    ]
  },
  "idb_res_native_l2_and_l3_lp_table": {
    "type": "memory",
    "block": "idb_res",
    "width": 98,
    "desc": "native_l2_and_l3_lp_table",
    "fields": [
      [
        "lp_pld",
        0,
        98
      ]
    ]
  },
  "idb_res_slice_native_frr_table": {
    "type": "memory",
    "block": "idb_res",
    "width": 119,
    "desc": "slice[2]_native_frr_table",
    "fields": [
      [
        "frr_pld",
        0,
        119
      ]
    ]
  },
  "idb_res_path_tunnel_dlp_table": {
    "type": "memory",
    "block": "idb_res",
    "width": 84,
    "desc": "path_tunnel_dlp_table",
    "fields": [
      [
        "tunnel_dlp_pld",
        0,
        84
      ]
    ]
  },
  "idb_res_slice_port_npp_protection_table": {
    "type": "memory",
    "block": "idb_res",
    "width": 92,
    "desc": "npp_protection_table",
    "fields": [
      [
        "pld",
        0,
        92
      ]
    ]
  },
  "idb_res_slice_native_lb_group_size_table": {
    "type": "memory",
    "block": "idb_res",
    "width": 10,
    "desc": "Native-LB-Group-Size-Table: If:   payload.enable-consistence == 1'b1 &&    (consistence-regs.valid == 1'b1) &&    (consistence-regs.group-id == in-group-id) than Consistence logic is done for the member-id-calculation Else: Regular member-id-calculation (according to payload.group-size and in-lb-key)",
    "fields": [
      [
        "enable_consistence",
        0,
        1
      ],
      [
        "group_size",
        1,
        9
      ]
    ]
  },
  "idb_res_slice_native_lb_consistence_cache_table": {
    "type": "memory",
    "block": "idb_res",
    "width": 20,
    "desc": "lb_native_consistence_cache_table",
    "fields": [
      [
        "valid",
        0,
        1
      ],
      [
        "cache_member_id",
        1,
        9
      ],
      [
        "time_stamp",
        10,
        10
      ]
    ]
  },
  "idb_res_slice_path_lb_group_size_table": {
    "type": "memory",
    "block": "idb_res",
    "width": 10,
    "desc": "Path-LB-Group-Size-Table: If:   payload.enable-consistence == 1'b1 &&    (consistence-regs.valid == 1'b1) &&    (consistence-regs.group-id == in-group-id) than Consistence logic is done for the member-id-calculation Else: Regular member-id-calculation (according to payload.group-size and in-lb-key)",
    "fields": [
      [
        "enable_consistence",
        0,
        1
      ],
      [
        "group_size",
        1,
        9
      ]
    ]
  },
  "idb_res_slice_path_lb_consistence_cache_table": {
    "type": "memory",
    "block": "idb_res",
    "width": 20,
    "desc": "lb_path_consistence_cache_table",
    "fields": [
      [
        "valid",
        0,
        1
      ],
      [
        "cache_member_id",
        1,
        9
      ],
      [
        "time_stamp",
        10,
        10
      ]
    ]
  },
  "idb_res_slice_port_npp_lb_group_size_table": {
    "type": "memory",
    "block": "idb_res",
    "width": 10,
    "desc": "Port-NPP-LB-Group-Size-Table: If:   payload.enable-consistence == 1'b1 &&    (consistence-regs.valid == 1'b1) &&    (consistence-regs.group-id == in-group-id) than Consistence logic is done for the member-id-calculation Else: Regular member-id-calculation (according to payload.group-size and in-lb-key)",
    "fields": [
      [
        "enable_consistence",
        0,
        1
      ],
      [
        "group_size",
        1,
        9
      ]
    ]
  },
  "idb_res_slice_port_npp_lb_consistence_cache_table": {
    "type": "memory",
    "block": "idb_res",
    "width": 20,
    "desc": "lb_port_npp_consistence_cache_table",
    "fields": [
      [
        "valid",
        0,
        1
      ],
      [
        "cache_member_id",
        1,
        9
      ],
      [
        "time_stamp",
        10,
        10
      ]
    ]
  },
  "idb_res_slice_port_dsp_lb_group_size_table": {
    "type": "memory",
    "block": "idb_res",
    "width": 10,
    "desc": "Port-DSP-LB-Group-Size-Table: If:   payload.enable-consistence == 1'b1 &&    (consistence-regs.valid == 1'b1) &&    (consistence-regs.group-id == in-group-id) than Consistence logic is done for the member-id-calculation Else: Regular member-id-calculation (according to payload.group-size and in-lb-key)",
    "fields": [
      [
        "enable_consistence",
        0,
        1
      ],
      [
        "group_size",
        1,
        9
      ]
    ]
  },
  "idb_res_slice_port_dsp_lb_consistence_cache_table": {
    "type": "memory",
    "block": "idb_res",
    "width": 20,
    "desc": "lb_port_dsp_consistence_cache_table",
    "fields": [
      [
        "valid",
        0,
        1
      ],
      [
        "cache_member_id",
        1,
        9
      ],
      [
        "time_stamp",
        10,
        10
      ]
    ]
  },
  "idb_res_slice_native_lb_member_table_verifier": {
    "type": "memory",
    "block": "idb_res",
    "width": 76,
    "desc": "",
    "fields": [
      [
        "slice_native_lb_member_table_verifier_data",
        0,
        76
      ]
    ]
  },
  "idb_res_slice_native_lb_member_table_cam": {
    "type": "memory",
    "block": "idb_res",
    "width": 30,
    "desc": "",
    "fields": [
      [
        "slice_native_lb_member_table_cam_payload",
        0,
        49
      ],
      [
        "slice_native_lb_member_table_cam_key",
        49,
        30
      ],
      [
        "slice_native_lb_member_table_cam_valid",
        79,
        1
      ]
    ]
  },
  "idb_res_slice_path_lb_member_table_verifier": {
    "type": "memory",
    "block": "idb_res",
    "width": 55,
    "desc": "",
    "fields": [
      [
        "slice_path_lb_member_table_verifier_data",
        0,
        55
      ]
    ]
  },
  "idb_res_slice_path_lb_member_table_cam": {
    "type": "memory",
    "block": "idb_res",
    "width": 30,
    "desc": "",
    "fields": [
      [
        "slice_path_lb_member_table_cam_payload",
        0,
        29
      ],
      [
        "slice_path_lb_member_table_cam_key",
        29,
        30
      ],
      [
        "slice_path_lb_member_table_cam_valid",
        59,
        1
      ]
    ]
  },
  "idb_res_slice_port_npp_lb_member_table_verifier": {
    "type": "memory",
    "block": "idb_res",
    "width": 68,
    "desc": "",
    "fields": [
      [
        "slice_port_npp_lb_member_table_verifier_data",
        0,
        68
      ]
    ]
  },
  "idb_res_slice_port_npp_lb_member_table_cam": {
    "type": "memory",
    "block": "idb_res",
    "width": 30,
    "desc": "",
    "fields": [
      [
        "slice_port_npp_lb_member_table_cam_payload",
        0,
        40
      ],
      [
        "slice_port_npp_lb_member_table_cam_key",
        40,
        30
      ],
      [
        "slice_port_npp_lb_member_table_cam_valid",
        70,
        1
      ]
    ]
  },
  "idb_res_slice_port_dsp_lb_member_table_verifier": {
    "type": "memory",
    "block": "idb_res",
    "width": 41,
    "desc": "",
    "fields": [
      [
        "slice_port_dsp_lb_member_table_verifier_data",
        0,
        41
      ]
    ]
  },
  "idb_res_slice_port_dsp_lb_member_table_cam": {
    "type": "memory",
    "block": "idb_res",
    "width": 30,
    "desc": "",
    "fields": [
      [
        "slice_port_dsp_lb_member_table_cam_payload",
        0,
        15
      ],
      [
        "slice_port_dsp_lb_member_table_cam_key",
        15,
        30
      ],
      [
        "slice_port_dsp_lb_member_table_cam_valid",
        45,
        1
      ]
    ]
  },
  "idb_top_interrupt_register": {
    "type": "register",
    "block": "idb_top",
    "width": 3,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "idb_interrupts_summary",
        1,
        1
      ],
      [
        "em_response_interrupt_summary",
        2,
        1
      ]
    ]
  },
  "idb_top_mem_protect_interrupt": {
    "type": "register",
    "block": "idb_top",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "idb_top_mem_protect_interrupt_test": {
    "type": "register",
    "block": "idb_top",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "idb_top_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "idb_top",
    "width": 31,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "vlan_membership_table0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "vlan_membership_table1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "slice0_dip_index_mapping_table_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "slice1_dip_index_mapping_table_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "slice0_l3_dlp1_table_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "slice1_l3_dlp1_table_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "slice0_direct0_nh_table_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "slice1_direct0_nh_table_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "slice0_direct1_adj_table_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "slice1_direct1_adj_table_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "large_relay_table_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "small_relay_table0_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "small_relay_table1_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "vlan_mapping_table_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "slice_small_enc_table_verifier0_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "slice_small_enc_table_verifier1_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "slice_small_enc_table_verifier2_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "slice_small_enc_table_verifier3_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "slice_small_enc_table_verifier4_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "slice_small_enc_table_verifier5_ecc_1b_err_interrupt_mask",
        19,
        1
      ],
      [
        "slice_small_enc_table_verifier6_ecc_1b_err_interrupt_mask",
        20,
        1
      ],
      [
        "slice_small_enc_table_verifier7_ecc_1b_err_interrupt_mask",
        21,
        1
      ],
      [
        "l3_dlp0_table_verifier0_ecc_1b_err_interrupt_mask",
        22,
        1
      ],
      [
        "l3_dlp0_table_verifier1_ecc_1b_err_interrupt_mask",
        23,
        1
      ],
      [
        "l3_dlp0_table_verifier2_ecc_1b_err_interrupt_mask",
        24,
        1
      ],
      [
        "mymac_table_verifier0_ecc_1b_err_interrupt_mask",
        25,
        1
      ],
      [
        "mymac_table_verifier1_ecc_1b_err_interrupt_mask",
        26,
        1
      ],
      [
        "mymac_table_verifier2_ecc_1b_err_interrupt_mask",
        27,
        1
      ],
      [
        "mymac_table_verifier3_ecc_1b_err_interrupt_mask",
        28,
        1
      ],
      [
        "mymac_table_verifier4_ecc_1b_err_interrupt_mask",
        29,
        1
      ],
      [
        "mymac_table_verifier5_ecc_1b_err_interrupt_mask",
        30,
        1
      ]
    ]
  },
  "idb_top_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "idb_top",
    "width": 31,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "vlan_membership_table0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "vlan_membership_table1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "slice0_dip_index_mapping_table_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "slice1_dip_index_mapping_table_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "slice0_l3_dlp1_table_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "slice1_l3_dlp1_table_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "slice0_direct0_nh_table_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "slice1_direct0_nh_table_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "slice0_direct1_adj_table_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "slice1_direct1_adj_table_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "large_relay_table_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "small_relay_table0_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "small_relay_table1_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "vlan_mapping_table_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "slice_small_enc_table_verifier0_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "slice_small_enc_table_verifier1_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "slice_small_enc_table_verifier2_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "slice_small_enc_table_verifier3_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "slice_small_enc_table_verifier4_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "slice_small_enc_table_verifier5_ecc_2b_err_interrupt_mask",
        19,
        1
      ],
      [
        "slice_small_enc_table_verifier6_ecc_2b_err_interrupt_mask",
        20,
        1
      ],
      [
        "slice_small_enc_table_verifier7_ecc_2b_err_interrupt_mask",
        21,
        1
      ],
      [
        "l3_dlp0_table_verifier0_ecc_2b_err_interrupt_mask",
        22,
        1
      ],
      [
        "l3_dlp0_table_verifier1_ecc_2b_err_interrupt_mask",
        23,
        1
      ],
      [
        "l3_dlp0_table_verifier2_ecc_2b_err_interrupt_mask",
        24,
        1
      ],
      [
        "mymac_table_verifier0_ecc_2b_err_interrupt_mask",
        25,
        1
      ],
      [
        "mymac_table_verifier1_ecc_2b_err_interrupt_mask",
        26,
        1
      ],
      [
        "mymac_table_verifier2_ecc_2b_err_interrupt_mask",
        27,
        1
      ],
      [
        "mymac_table_verifier3_ecc_2b_err_interrupt_mask",
        28,
        1
      ],
      [
        "mymac_table_verifier4_ecc_2b_err_interrupt_mask",
        29,
        1
      ],
      [
        "mymac_table_verifier5_ecc_2b_err_interrupt_mask",
        30,
        1
      ]
    ]
  },
  "idb_top_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "idb_top",
    "width": 31,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "vlan_membership_table0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "vlan_membership_table1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "slice0_dip_index_mapping_table_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "slice1_dip_index_mapping_table_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "slice0_l3_dlp1_table_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "slice1_l3_dlp1_table_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "slice0_direct0_nh_table_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "slice1_direct0_nh_table_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "slice0_direct1_adj_table_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "slice1_direct1_adj_table_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "large_relay_table_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "small_relay_table0_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "small_relay_table1_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "vlan_mapping_table_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "slice_small_enc_table_verifier0_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "slice_small_enc_table_verifier1_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "slice_small_enc_table_verifier2_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "slice_small_enc_table_verifier3_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "slice_small_enc_table_verifier4_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "slice_small_enc_table_verifier5_ecc_1b_err_initiate",
        19,
        1
      ],
      [
        "slice_small_enc_table_verifier6_ecc_1b_err_initiate",
        20,
        1
      ],
      [
        "slice_small_enc_table_verifier7_ecc_1b_err_initiate",
        21,
        1
      ],
      [
        "l3_dlp0_table_verifier0_ecc_1b_err_initiate",
        22,
        1
      ],
      [
        "l3_dlp0_table_verifier1_ecc_1b_err_initiate",
        23,
        1
      ],
      [
        "l3_dlp0_table_verifier2_ecc_1b_err_initiate",
        24,
        1
      ],
      [
        "mymac_table_verifier0_ecc_1b_err_initiate",
        25,
        1
      ],
      [
        "mymac_table_verifier1_ecc_1b_err_initiate",
        26,
        1
      ],
      [
        "mymac_table_verifier2_ecc_1b_err_initiate",
        27,
        1
      ],
      [
        "mymac_table_verifier3_ecc_1b_err_initiate",
        28,
        1
      ],
      [
        "mymac_table_verifier4_ecc_1b_err_initiate",
        29,
        1
      ],
      [
        "mymac_table_verifier5_ecc_1b_err_initiate",
        30,
        1
      ]
    ]
  },
  "idb_top_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "idb_top",
    "width": 31,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "vlan_membership_table0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "vlan_membership_table1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "slice0_dip_index_mapping_table_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "slice1_dip_index_mapping_table_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "slice0_l3_dlp1_table_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "slice1_l3_dlp1_table_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "slice0_direct0_nh_table_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "slice1_direct0_nh_table_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "slice0_direct1_adj_table_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "slice1_direct1_adj_table_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "large_relay_table_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "small_relay_table0_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "small_relay_table1_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "vlan_mapping_table_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "slice_small_enc_table_verifier0_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "slice_small_enc_table_verifier1_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "slice_small_enc_table_verifier2_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "slice_small_enc_table_verifier3_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "slice_small_enc_table_verifier4_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "slice_small_enc_table_verifier5_ecc_2b_err_initiate",
        19,
        1
      ],
      [
        "slice_small_enc_table_verifier6_ecc_2b_err_initiate",
        20,
        1
      ],
      [
        "slice_small_enc_table_verifier7_ecc_2b_err_initiate",
        21,
        1
      ],
      [
        "l3_dlp0_table_verifier0_ecc_2b_err_initiate",
        22,
        1
      ],
      [
        "l3_dlp0_table_verifier1_ecc_2b_err_initiate",
        23,
        1
      ],
      [
        "l3_dlp0_table_verifier2_ecc_2b_err_initiate",
        24,
        1
      ],
      [
        "mymac_table_verifier0_ecc_2b_err_initiate",
        25,
        1
      ],
      [
        "mymac_table_verifier1_ecc_2b_err_initiate",
        26,
        1
      ],
      [
        "mymac_table_verifier2_ecc_2b_err_initiate",
        27,
        1
      ],
      [
        "mymac_table_verifier3_ecc_2b_err_initiate",
        28,
        1
      ],
      [
        "mymac_table_verifier4_ecc_2b_err_initiate",
        29,
        1
      ],
      [
        "mymac_table_verifier5_ecc_2b_err_initiate",
        30,
        1
      ]
    ]
  },
  "idb_top_mem_protect_err_status": {
    "type": "register",
    "block": "idb_top",
    "width": 31,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "vlan_membership_table0_err_int",
        0,
        1
      ],
      [
        "vlan_membership_table1_err_int",
        1,
        1
      ],
      [
        "slice0_dip_index_mapping_table_err_int",
        2,
        1
      ],
      [
        "slice1_dip_index_mapping_table_err_int",
        3,
        1
      ],
      [
        "slice0_l3_dlp1_table_err_int",
        4,
        1
      ],
      [
        "slice1_l3_dlp1_table_err_int",
        5,
        1
      ],
      [
        "slice0_direct0_nh_table_err_int",
        6,
        1
      ],
      [
        "slice1_direct0_nh_table_err_int",
        7,
        1
      ],
      [
        "slice0_direct1_adj_table_err_int",
        8,
        1
      ],
      [
        "slice1_direct1_adj_table_err_int",
        9,
        1
      ],
      [
        "large_relay_table_err_int",
        10,
        1
      ],
      [
        "small_relay_table0_err_int",
        11,
        1
      ],
      [
        "small_relay_table1_err_int",
        12,
        1
      ],
      [
        "vlan_mapping_table_err_int",
        13,
        1
      ],
      [
        "slice_small_enc_table_verifier0_err_int",
        14,
        1
      ],
      [
        "slice_small_enc_table_verifier1_err_int",
        15,
        1
      ],
      [
        "slice_small_enc_table_verifier2_err_int",
        16,
        1
      ],
      [
        "slice_small_enc_table_verifier3_err_int",
        17,
        1
      ],
      [
        "slice_small_enc_table_verifier4_err_int",
        18,
        1
      ],
      [
        "slice_small_enc_table_verifier5_err_int",
        19,
        1
      ],
      [
        "slice_small_enc_table_verifier6_err_int",
        20,
        1
      ],
      [
        "slice_small_enc_table_verifier7_err_int",
        21,
        1
      ],
      [
        "l3_dlp0_table_verifier0_err_int",
        22,
        1
      ],
      [
        "l3_dlp0_table_verifier1_err_int",
        23,
        1
      ],
      [
        "l3_dlp0_table_verifier2_err_int",
        24,
        1
      ],
      [
        "mymac_table_verifier0_err_int",
        25,
        1
      ],
      [
        "mymac_table_verifier1_err_int",
        26,
        1
      ],
      [
        "mymac_table_verifier2_err_int",
        27,
        1
      ],
      [
        "mymac_table_verifier3_err_int",
        28,
        1
      ],
      [
        "mymac_table_verifier4_err_int",
        29,
        1
      ],
      [
        "mymac_table_verifier5_err_int",
        30,
        1
      ]
    ]
  },
  "idb_top_selected_ser_error_info": {
    "type": "register",
    "block": "idb_top",
    "width": 17,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        15
      ],
      [
        "mem_err_type",
        15,
        2
      ]
    ]
  },
  "idb_top_ser_error_debug_configuration": {
    "type": "register",
    "block": "idb_top",
    "width": 6,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        5
      ],
      [
        "reset_memory_errors",
        5,
        1
      ]
    ]
  },
  "idb_top_ecc_1b_err_debug": {
    "type": "register",
    "block": "idb_top",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "idb_top_ecc_2b_err_debug": {
    "type": "register",
    "block": "idb_top",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "idb_top_mbist_pass_status": {
    "type": "register",
    "block": "idb_top",
    "width": 238,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        238
      ]
    ]
  },
  "idb_top_mbist_fail_status": {
    "type": "register",
    "block": "idb_top",
    "width": 238,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        238
      ]
    ]
  },
  "idb_top_tcam_bist_status": {
    "type": "register",
    "block": "idb_top",
    "width": 40,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        20
      ],
      [
        "tcam_bist_done_fail_out",
        20,
        20
      ]
    ]
  },
  "idb_top_tcam_scan_period_cfg": {
    "type": "register",
    "block": "idb_top",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "idb_top_counter_timer": {
    "type": "register",
    "block": "idb_top",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "idb_top_counter_timer_trigger_reg": {
    "type": "register",
    "block": "idb_top",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "idb_top_memory_access_timeout": {
    "type": "register",
    "block": "idb_top",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "idb_top_broadcast_config_reg": {
    "type": "register",
    "block": "idb_top",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "idb_top_memory_prot_bypass": {
    "type": "register",
    "block": "idb_top",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "idb_top_soft_reset_configuration": {
    "type": "register",
    "block": "idb_top",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "idb_top_mbist_configuration": {
    "type": "register",
    "block": "idb_top",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "idb_top_power_down_configuration": {
    "type": "register",
    "block": "idb_top",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "idb_top_spare_reg": {
    "type": "register",
    "block": "idb_top",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "idb_top_pmro_ctrl": {
    "type": "register",
    "block": "idb_top",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "idb_top_pmro_status": {
    "type": "register",
    "block": "idb_top",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "idb_top_mirror_bus_conf_reg": {
    "type": "register",
    "block": "idb_top",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "idb_top_mirror_bus_status": {
    "type": "register",
    "block": "idb_top",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "idb_top_device_time_offset_cfg": {
    "type": "register",
    "block": "idb_top",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "idb_top_init_done_status_register": {
    "type": "register",
    "block": "idb_top",
    "width": 1,
    "desc": "This block contains some memories which are being initialized by the design after soft-reset (for example: xor-memories, EMDBs). This register contains the status of the init-sequence.",
    "fields": [
      [
        "init_done",
        0,
        1
      ]
    ]
  },
  "idb_top_debug_data_bus_register": {
    "type": "register",
    "block": "idb_top",
    "width": 32,
    "desc": "This register will contain selected-data-bus for debug. The selected data is taken from a full data-bus which can be seen in idb_top_dbg.v file. ",
    "fields": [
      [
        "debug_data_bus",
        0,
        32
      ]
    ]
  },
  "idb_top_debug_data_select_register": {
    "type": "register",
    "block": "idb_top",
    "width": 10,
    "desc": "This reg is the selector of the debug_data_bus",
    "fields": [
      [
        "debug_data_select",
        0,
        10
      ]
    ]
  },
  "idb_top_debug_fifos_water_marks_register": {
    "type": "register",
    "block": "idb_top",
    "width": 75,
    "desc": "This register contains the watermark indication of all the CBRs and Fifos in the block",
    "fields": [
      [
        "slice_small_enc_cbr_wm",
        0,
        7
      ],
      [
        "slice_dip_index_cbr_wm",
        7,
        7
      ],
      [
        "slice_dip_index_from_small_em_fifo_wm",
        14,
        4
      ],
      [
        "slice_l3_dlp1_cbr_wm",
        18,
        7
      ],
      [
        "slice_direct0_from_dlp1_fifo_wm",
        25,
        3
      ],
      [
        "slice_direct0_nh_cbr_wm",
        28,
        7
      ],
      [
        "slice_direct1_adj_cbr_wm",
        35,
        7
      ],
      [
        "slice_vlan_mapping_cbr_wm",
        42,
        7
      ],
      [
        "slice_service_relay_cbr_wm",
        49,
        7
      ],
      [
        "slice_link_relay_cbr_wm",
        56,
        7
      ],
      [
        "slice_mymac_em_cbr_wm",
        63,
        7
      ],
      [
        "slice_vm_to_mymac_em_cbr_wm",
        70,
        5
      ]
    ]
  },
  "idb_top_bubble_logic_counter_cfg": {
    "type": "register",
    "block": "idb_top",
    "width": 90,
    "desc": "This block contains Strict-Priority logic for some of the databases. In order to avoid starvation of the lower-priority-databases, a bubble-request will be sent from those in the case their input-fifos are ready, but for more than <x> clocks there was no pop from them. <x> can be different for each database, and is controlled by this register",
    "fields": [
      [
        "link_relay_input_cbr_num_of_clks_before_forced_bubble",
        0,
        10
      ],
      [
        "service_relay_input_cbr_num_of_clks_before_forced_bubble",
        10,
        10
      ],
      [
        "mymac_em_input_cbr_num_of_clks_before_forced_bubble",
        20,
        10
      ],
      [
        "mymac_em_vm_cbr_num_of_clks_before_forced_bubble",
        30,
        10
      ],
      [
        "dip_index_input_cbr_num_of_clks_before_forced_bubble",
        40,
        10
      ],
      [
        "small_em_input_cbr_num_of_clks_before_forced_bubble",
        50,
        10
      ],
      [
        "dlp1_input_cbr_num_of_clks_before_forced_bubble",
        60,
        10
      ],
      [
        "direct0_input_cbr_num_of_clks_before_forced_bubble",
        70,
        10
      ],
      [
        "direct1_input_cbr_num_of_clks_before_forced_bubble",
        80,
        10
      ]
    ]
  },
  "idb_top_disable_link_relay_cfg": {
    "type": "register",
    "block": "idb_top",
    "width": 2,
    "desc": "There are 2 phisical-relay-attributes table in this block: 1. Large relay-table (12K) 2. Small relay-table (4K) There are 2 device modes related to the relay-tables 1. Both Link-relay (for simple-bridge) and Service-relay (for Service-bridge) are used 2. Only Service-relay (for service-bridge) is used When the link relay attributes is not used its memory may be used to extend the relay attributes table.",
    "fields": [
      [
        "slice0_disable_link_relay_table",
        0,
        1
      ],
      [
        "slice1_disable_link_relay_table",
        1,
        1
      ]
    ]
  },
  "idb_top_idb_interrupts": {
    "type": "register",
    "block": "idb_top",
    "width": 2,
    "desc": "idb_interrupts",
    "fields": [
      [
        "slice0_service_relay_table_address_out_of_bounds",
        0,
        1
      ],
      [
        "slice1_service_relay_table_address_out_of_bounds",
        1,
        1
      ]
    ]
  },
  "idb_top_idb_interrupts_mask": {
    "type": "register",
    "block": "idb_top",
    "width": 2,
    "desc": "This register masks idb_interrupts interrupt register",
    "fields": [
      [
        "slice0_service_relay_table_address_out_of_bounds_mask",
        0,
        1
      ],
      [
        "slice1_service_relay_table_address_out_of_bounds_mask",
        1,
        1
      ]
    ]
  },
  "idb_top_idb_interrupts_test": {
    "type": "register",
    "block": "idb_top",
    "width": 2,
    "desc": "This register tests idb_interrupts interrupt register",
    "fields": [
      [
        "slice0_service_relay_table_address_out_of_bounds_test",
        0,
        1
      ],
      [
        "slice1_service_relay_table_address_out_of_bounds_test",
        1,
        1
      ]
    ]
  },
  "idb_top_slice_small_enc_table_per_bank_reg": {
    "type": "register",
    "block": "idb_top",
    "width": 86,
    "desc": "",
    "fields": [
      [
        "slice_small_enc_table_active_banks",
        0,
        1
      ],
      [
        "slice_small_enc_table_hash_key",
        1,
        84
      ],
      [
        "slice_small_enc_table_use_primitive_crc",
        85,
        1
      ]
    ]
  },
  "idb_top_slice_small_enc_table_per_em_reg": {
    "type": "register",
    "block": "idb_top",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "slice_small_enc_table_key_width",
        0,
        16
      ],
      [
        "slice_small_enc_table_auto_bubble_req",
        16,
        1
      ],
      [
        "slice_small_enc_table_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "idb_top_slice_small_enc_table_cam_wm_max_reg": {
    "type": "register",
    "block": "idb_top",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "slice_small_enc_table_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "idb_top_slice_small_enc_table_access_register": {
    "type": "register",
    "block": "idb_top",
    "width": 181,
    "desc": "",
    "fields": [
      [
        "slice_small_enc_table_access_reg",
        0,
        181
      ]
    ]
  },
  "idb_top_slice_small_enc_table_response_register": {
    "type": "register",
    "block": "idb_top",
    "width": 181,
    "desc": "",
    "fields": [
      [
        "slice_small_enc_table_response_valid",
        0,
        1
      ],
      [
        "slice_small_enc_table_response_reg",
        1,
        180
      ]
    ]
  },
  "idb_top_l3_dlp0_table_per_bank_reg": {
    "type": "register",
    "block": "idb_top",
    "width": 66,
    "desc": "",
    "fields": [
      [
        "l3_dlp0_table_active_banks",
        0,
        1
      ],
      [
        "l3_dlp0_table_hash_key",
        1,
        64
      ],
      [
        "l3_dlp0_table_use_primitive_crc",
        65,
        1
      ]
    ]
  },
  "idb_top_l3_dlp0_table_per_em_reg": {
    "type": "register",
    "block": "idb_top",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "l3_dlp0_table_key_width",
        0,
        16
      ],
      [
        "l3_dlp0_table_auto_bubble_req",
        16,
        1
      ],
      [
        "l3_dlp0_table_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "idb_top_l3_dlp0_table_cam_wm_max_reg": {
    "type": "register",
    "block": "idb_top",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "l3_dlp0_table_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "idb_top_l3_dlp0_table_access_register": {
    "type": "register",
    "block": "idb_top",
    "width": 194,
    "desc": "",
    "fields": [
      [
        "l3_dlp0_table_access_reg",
        0,
        194
      ]
    ]
  },
  "idb_top_l3_dlp0_table_response_register": {
    "type": "register",
    "block": "idb_top",
    "width": 195,
    "desc": "",
    "fields": [
      [
        "l3_dlp0_table_response_valid",
        0,
        1
      ],
      [
        "l3_dlp0_table_response_reg",
        1,
        194
      ]
    ]
  },
  "idb_top_mymac_table_per_bank_reg": {
    "type": "register",
    "block": "idb_top",
    "width": 82,
    "desc": "",
    "fields": [
      [
        "mymac_table_active_banks",
        0,
        1
      ],
      [
        "mymac_table_hash_key",
        1,
        80
      ],
      [
        "mymac_table_use_primitive_crc",
        81,
        1
      ]
    ]
  },
  "idb_top_mymac_table_per_em_reg": {
    "type": "register",
    "block": "idb_top",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "mymac_table_key_width",
        0,
        16
      ],
      [
        "mymac_table_auto_bubble_req",
        16,
        1
      ],
      [
        "mymac_table_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "idb_top_mymac_table_cam_wm_max_reg": {
    "type": "register",
    "block": "idb_top",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "mymac_table_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "idb_top_mymac_table_access_register": {
    "type": "register",
    "block": "idb_top",
    "width": 180,
    "desc": "",
    "fields": [
      [
        "mymac_table_access_reg",
        0,
        180
      ]
    ]
  },
  "idb_top_mymac_table_response_register": {
    "type": "register",
    "block": "idb_top",
    "width": 181,
    "desc": "",
    "fields": [
      [
        "mymac_table_response_valid",
        0,
        1
      ],
      [
        "mymac_table_response_reg",
        1,
        180
      ]
    ]
  },
  "idb_top_em_response_interrupt": {
    "type": "register",
    "block": "idb_top",
    "width": 5,
    "desc": "",
    "fields": [
      [
        "slice0_small_enc_table_resp",
        0,
        1
      ],
      [
        "slice1_small_enc_table_resp",
        1,
        1
      ],
      [
        "l3_dlp0_table_resp",
        2,
        1
      ],
      [
        "mymac_table0_resp",
        3,
        1
      ],
      [
        "mymac_table1_resp",
        4,
        1
      ]
    ]
  },
  "idb_top_em_response_interrupt_mask": {
    "type": "register",
    "block": "idb_top",
    "width": 5,
    "desc": "",
    "fields": [
      [
        "slice0_small_enc_table_resp_mask",
        0,
        1
      ],
      [
        "slice1_small_enc_table_resp_mask",
        1,
        1
      ],
      [
        "l3_dlp0_table_resp_mask",
        2,
        1
      ],
      [
        "mymac_table0_resp_mask",
        3,
        1
      ],
      [
        "mymac_table1_resp_mask",
        4,
        1
      ]
    ]
  },
  "idb_top_em_response_interrupt_test": {
    "type": "register",
    "block": "idb_top",
    "width": 5,
    "desc": "",
    "fields": [
      [
        "slice0_small_enc_table_resp_test",
        0,
        1
      ],
      [
        "slice1_small_enc_table_resp_test",
        1,
        1
      ],
      [
        "l3_dlp0_table_resp_test",
        2,
        1
      ],
      [
        "mymac_table0_resp_test",
        3,
        1
      ],
      [
        "mymac_table1_resp_test",
        4,
        1
      ]
    ]
  },
  "idb_top_large_relay_table_bubble_req_cfg": {
    "type": "register",
    "block": "idb_top",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "large_relay_table_bubble_timer_cfg",
        0,
        16
      ]
    ]
  },
  "idb_top_vlan_mapping_table_bubble_req_cfg": {
    "type": "register",
    "block": "idb_top",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "vlan_mapping_table_bubble_timer_cfg",
        0,
        16
      ]
    ]
  },
  "idb_top_l3_dlp0_table_verifier_bubble_req_cfg": {
    "type": "register",
    "block": "idb_top",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "l3_dlp0_table_verifier_bubble_timer_cfg",
        0,
        16
      ]
    ]
  },
  "idb_top_vlan_membership_table": {
    "type": "memory",
    "block": "idb_top",
    "width": 32,
    "desc": "vlan_membership_table*2 (logical-depth = 128K) 0,1: txpp-vlan-membership",
    "fields": [
      [
        "vlan_membership_table_field",
        0,
        32
      ]
    ]
  },
  "idb_top_slice_dip_index_mapping_table": {
    "type": "memory",
    "block": "idb_top",
    "width": 129,
    "desc": "DIP-Index Mapping Database",
    "fields": [
      [
        "slice_dip_data",
        0,
        128
      ],
      [
        "slice_is_wide_entry",
        128,
        1
      ]
    ]
  },
  "idb_top_slice_l3_dlp1_table": {
    "type": "memory",
    "block": "idb_top",
    "width": 121,
    "desc": "L3-DLP Database",
    "fields": [
      [
        "l3_dlp_payload",
        0,
        120
      ],
      [
        "is_wide_entry",
        120,
        1
      ]
    ]
  },
  "idb_top_slice_direct0_nh_table": {
    "type": "memory",
    "block": "idb_top",
    "width": 120,
    "desc": "Direct-0 table (Encapsulation direct table)",
    "fields": [
      [
        "slice_nh_data",
        0,
        120
      ]
    ]
  },
  "idb_top_slice_direct1_adj_table": {
    "type": "memory",
    "block": "idb_top",
    "width": 120,
    "desc": "Direct-1 table (Encapsulation direct table)",
    "fields": [
      [
        "slice_adj_data",
        0,
        120
      ]
    ]
  },
  "idb_top_large_relay_table": {
    "type": "memory",
    "block": "idb_top",
    "width": 54,
    "desc": "Service relay-table (one table for slice-pairs)",
    "fields": [
      [
        "relay_attributes",
        0,
        54
      ]
    ]
  },
  "idb_top_small_relay_table": {
    "type": "memory",
    "block": "idb_top",
    "width": 54,
    "desc": "Link relay table or extension to Service-relay-table  (one table for slice-pairs)",
    "fields": [
      [
        "relay_attributes",
        0,
        54
      ]
    ]
  },
  "idb_top_vlan_mapping_table": {
    "type": "memory",
    "block": "idb_top",
    "width": 20,
    "desc": "vlan_mapping_table (one table for two slice-pairs) The table result is calculated as follows: Result = Entry.Hit ? {1\ufffdb0, Entry.Result}  : {1\ufffdb1, Key.Default-Result} Hit = Entry.Hit",
    "fields": [
      [
        "result",
        0,
        19
      ],
      [
        "hit",
        19,
        1
      ]
    ]
  },
  "idb_top_slice_small_enc_table_verifier": {
    "type": "memory",
    "block": "idb_top",
    "width": 147,
    "desc": "",
    "fields": [
      [
        "slice_small_enc_table_verifier_data",
        0,
        147
      ]
    ]
  },
  "idb_top_slice_small_enc_table_cam": {
    "type": "memory",
    "block": "idb_top",
    "width": 42,
    "desc": "",
    "fields": [
      [
        "slice_small_enc_table_cam_payload",
        0,
        120
      ],
      [
        "slice_small_enc_table_cam_key",
        120,
        42
      ],
      [
        "slice_small_enc_table_cam_valid",
        162,
        1
      ]
    ]
  },
  "idb_top_l3_dlp0_table_verifier": {
    "type": "memory",
    "block": "idb_top",
    "width": 157,
    "desc": "",
    "fields": [
      [
        "l3_dlp0_table_verifier_data",
        0,
        157
      ]
    ]
  },
  "idb_top_l3_dlp0_table_cam": {
    "type": "memory",
    "block": "idb_top",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "l3_dlp0_table_cam_payload",
        0,
        142
      ],
      [
        "l3_dlp0_table_cam_key",
        142,
        32
      ],
      [
        "l3_dlp0_table_cam_valid",
        174,
        1
      ]
    ]
  },
  "idb_top_mymac_table_verifier": {
    "type": "memory",
    "block": "idb_top",
    "width": 160,
    "desc": "",
    "fields": [
      [
        "mymac_table_verifier_data",
        0,
        160
      ]
    ]
  },
  "idb_top_mymac_table_cam": {
    "type": "memory",
    "block": "idb_top",
    "width": 40,
    "desc": "",
    "fields": [
      [
        "mymac_table_cam_payload",
        0,
        121
      ],
      [
        "mymac_table_cam_key",
        121,
        40
      ],
      [
        "mymac_table_cam_valid",
        161,
        1
      ]
    ]
  },
  "sdb_enc_interrupt_register": {
    "type": "register",
    "block": "sdb_enc",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "em_response_interrupt_summary",
        1,
        1
      ]
    ]
  },
  "sdb_enc_mem_protect_interrupt": {
    "type": "register",
    "block": "sdb_enc",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "sdb_enc_mem_protect_interrupt_test": {
    "type": "register",
    "block": "sdb_enc",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "sdb_enc_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "sdb_enc",
    "width": 16,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "large_enc_db0_verifier0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "large_enc_db0_verifier1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "large_enc_db0_verifier2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "large_enc_db0_verifier3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "large_enc_db1_verifier0_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "large_enc_db1_verifier1_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "large_enc_db1_verifier2_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "large_enc_db1_verifier3_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "large_enc_db2_verifier0_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "large_enc_db2_verifier1_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "large_enc_db2_verifier2_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "large_enc_db2_verifier3_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "large_enc_db3_verifier0_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "large_enc_db3_verifier1_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "large_enc_db3_verifier2_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "large_enc_db3_verifier3_ecc_1b_err_interrupt_mask",
        15,
        1
      ]
    ]
  },
  "sdb_enc_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "sdb_enc",
    "width": 16,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "large_enc_db0_verifier0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "large_enc_db0_verifier1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "large_enc_db0_verifier2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "large_enc_db0_verifier3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "large_enc_db1_verifier0_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "large_enc_db1_verifier1_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "large_enc_db1_verifier2_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "large_enc_db1_verifier3_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "large_enc_db2_verifier0_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "large_enc_db2_verifier1_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "large_enc_db2_verifier2_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "large_enc_db2_verifier3_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "large_enc_db3_verifier0_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "large_enc_db3_verifier1_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "large_enc_db3_verifier2_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "large_enc_db3_verifier3_ecc_2b_err_interrupt_mask",
        15,
        1
      ]
    ]
  },
  "sdb_enc_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "sdb_enc",
    "width": 16,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "large_enc_db0_verifier0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "large_enc_db0_verifier1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "large_enc_db0_verifier2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "large_enc_db0_verifier3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "large_enc_db1_verifier0_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "large_enc_db1_verifier1_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "large_enc_db1_verifier2_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "large_enc_db1_verifier3_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "large_enc_db2_verifier0_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "large_enc_db2_verifier1_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "large_enc_db2_verifier2_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "large_enc_db2_verifier3_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "large_enc_db3_verifier0_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "large_enc_db3_verifier1_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "large_enc_db3_verifier2_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "large_enc_db3_verifier3_ecc_1b_err_initiate",
        15,
        1
      ]
    ]
  },
  "sdb_enc_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "sdb_enc",
    "width": 16,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "large_enc_db0_verifier0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "large_enc_db0_verifier1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "large_enc_db0_verifier2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "large_enc_db0_verifier3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "large_enc_db1_verifier0_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "large_enc_db1_verifier1_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "large_enc_db1_verifier2_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "large_enc_db1_verifier3_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "large_enc_db2_verifier0_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "large_enc_db2_verifier1_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "large_enc_db2_verifier2_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "large_enc_db2_verifier3_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "large_enc_db3_verifier0_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "large_enc_db3_verifier1_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "large_enc_db3_verifier2_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "large_enc_db3_verifier3_ecc_2b_err_initiate",
        15,
        1
      ]
    ]
  },
  "sdb_enc_mem_protect_err_status": {
    "type": "register",
    "block": "sdb_enc",
    "width": 16,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "large_enc_db0_verifier0_err_int",
        0,
        1
      ],
      [
        "large_enc_db0_verifier1_err_int",
        1,
        1
      ],
      [
        "large_enc_db0_verifier2_err_int",
        2,
        1
      ],
      [
        "large_enc_db0_verifier3_err_int",
        3,
        1
      ],
      [
        "large_enc_db1_verifier0_err_int",
        4,
        1
      ],
      [
        "large_enc_db1_verifier1_err_int",
        5,
        1
      ],
      [
        "large_enc_db1_verifier2_err_int",
        6,
        1
      ],
      [
        "large_enc_db1_verifier3_err_int",
        7,
        1
      ],
      [
        "large_enc_db2_verifier0_err_int",
        8,
        1
      ],
      [
        "large_enc_db2_verifier1_err_int",
        9,
        1
      ],
      [
        "large_enc_db2_verifier2_err_int",
        10,
        1
      ],
      [
        "large_enc_db2_verifier3_err_int",
        11,
        1
      ],
      [
        "large_enc_db3_verifier0_err_int",
        12,
        1
      ],
      [
        "large_enc_db3_verifier1_err_int",
        13,
        1
      ],
      [
        "large_enc_db3_verifier2_err_int",
        14,
        1
      ],
      [
        "large_enc_db3_verifier3_err_int",
        15,
        1
      ]
    ]
  },
  "sdb_enc_selected_ser_error_info": {
    "type": "register",
    "block": "sdb_enc",
    "width": 16,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        14
      ],
      [
        "mem_err_type",
        14,
        2
      ]
    ]
  },
  "sdb_enc_ser_error_debug_configuration": {
    "type": "register",
    "block": "sdb_enc",
    "width": 5,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        4
      ],
      [
        "reset_memory_errors",
        4,
        1
      ]
    ]
  },
  "sdb_enc_ecc_1b_err_debug": {
    "type": "register",
    "block": "sdb_enc",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "sdb_enc_ecc_2b_err_debug": {
    "type": "register",
    "block": "sdb_enc",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "sdb_enc_mbist_pass_status": {
    "type": "register",
    "block": "sdb_enc",
    "width": 872,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        872
      ]
    ]
  },
  "sdb_enc_mbist_fail_status": {
    "type": "register",
    "block": "sdb_enc",
    "width": 872,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        872
      ]
    ]
  },
  "sdb_enc_tcam_bist_status": {
    "type": "register",
    "block": "sdb_enc",
    "width": 32,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        16
      ],
      [
        "tcam_bist_done_fail_out",
        16,
        16
      ]
    ]
  },
  "sdb_enc_tcam_scan_period_cfg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "sdb_enc_counter_timer": {
    "type": "register",
    "block": "sdb_enc",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "sdb_enc_counter_timer_trigger_reg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "sdb_enc_memory_access_timeout": {
    "type": "register",
    "block": "sdb_enc",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "sdb_enc_broadcast_config_reg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "sdb_enc_memory_prot_bypass": {
    "type": "register",
    "block": "sdb_enc",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "sdb_enc_soft_reset_configuration": {
    "type": "register",
    "block": "sdb_enc",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "sdb_enc_mbist_configuration": {
    "type": "register",
    "block": "sdb_enc",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "sdb_enc_power_down_configuration": {
    "type": "register",
    "block": "sdb_enc",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "sdb_enc_spare_reg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "sdb_enc_pmro_ctrl": {
    "type": "register",
    "block": "sdb_enc",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "sdb_enc_pmro_status": {
    "type": "register",
    "block": "sdb_enc",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "sdb_enc_mirror_bus_conf_reg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "sdb_enc_mirror_bus_status": {
    "type": "register",
    "block": "sdb_enc",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "sdb_enc_device_time_offset_cfg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "sdb_enc_init_done_status_register": {
    "type": "register",
    "block": "sdb_enc",
    "width": 1,
    "desc": "This block contains some memories which are being initialized by the design after soft-reset (for example: xor-memories, EMDBs). This register contains the status of the init-sequence.",
    "fields": [
      [
        "init_done",
        0,
        1
      ]
    ]
  },
  "sdb_enc_debug_data_bus_register": {
    "type": "register",
    "block": "sdb_enc",
    "width": 32,
    "desc": "This register will contain selected-data-bus for debug. The selected data is taken from a full data-bus which can be seen in sdb_enc_dbg.v file. ",
    "fields": [
      [
        "debug_data_bus",
        0,
        32
      ]
    ]
  },
  "sdb_enc_debug_data_select_register": {
    "type": "register",
    "block": "sdb_enc",
    "width": 10,
    "desc": "This reg is the selector of the debug_data_bus",
    "fields": [
      [
        "debug_data_select",
        0,
        10
      ]
    ]
  },
  "sdb_enc_large_enc_per_em_core_selected_access_index_cfg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 3,
    "desc": "The encapsulation large EM table is composed of two 16K entry and two 32K entry 2-read-port exact match pipes. A 16K exact match pipe is composed of four 4K banks. A 32K exact match pipe is composed of four 8K banks.  This register controls for each slice-key, which EM-pipe will be accessed",
    "fields": [
      [
        "large_enc_per_em_core_selected_access_index",
        0,
        3
      ]
    ]
  },
  "sdb_enc_large_enc_db0_per_bank_reg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 86,
    "desc": "",
    "fields": [
      [
        "large_enc_db0_active_banks",
        0,
        1
      ],
      [
        "large_enc_db0_hash_key",
        1,
        84
      ],
      [
        "large_enc_db0_use_primitive_crc",
        85,
        1
      ]
    ]
  },
  "sdb_enc_large_enc_db0_per_em_reg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "large_enc_db0_key_width",
        0,
        16
      ],
      [
        "large_enc_db0_auto_bubble_req",
        16,
        1
      ],
      [
        "large_enc_db0_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "sdb_enc_large_enc_db0_cam_wm_max_reg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "large_enc_db0_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "sdb_enc_large_enc_db0_access_register": {
    "type": "register",
    "block": "sdb_enc",
    "width": 183,
    "desc": "",
    "fields": [
      [
        "large_enc_db0_access_reg",
        0,
        183
      ]
    ]
  },
  "sdb_enc_large_enc_db0_response_register": {
    "type": "register",
    "block": "sdb_enc",
    "width": 183,
    "desc": "",
    "fields": [
      [
        "large_enc_db0_response_valid",
        0,
        1
      ],
      [
        "large_enc_db0_response_reg",
        1,
        182
      ]
    ]
  },
  "sdb_enc_large_enc_db1_per_bank_reg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 86,
    "desc": "",
    "fields": [
      [
        "large_enc_db1_active_banks",
        0,
        1
      ],
      [
        "large_enc_db1_hash_key",
        1,
        84
      ],
      [
        "large_enc_db1_use_primitive_crc",
        85,
        1
      ]
    ]
  },
  "sdb_enc_large_enc_db1_per_em_reg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "large_enc_db1_key_width",
        0,
        16
      ],
      [
        "large_enc_db1_auto_bubble_req",
        16,
        1
      ],
      [
        "large_enc_db1_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "sdb_enc_large_enc_db1_cam_wm_max_reg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "large_enc_db1_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "sdb_enc_large_enc_db1_access_register": {
    "type": "register",
    "block": "sdb_enc",
    "width": 184,
    "desc": "",
    "fields": [
      [
        "large_enc_db1_access_reg",
        0,
        184
      ]
    ]
  },
  "sdb_enc_large_enc_db1_response_register": {
    "type": "register",
    "block": "sdb_enc",
    "width": 184,
    "desc": "",
    "fields": [
      [
        "large_enc_db1_response_valid",
        0,
        1
      ],
      [
        "large_enc_db1_response_reg",
        1,
        183
      ]
    ]
  },
  "sdb_enc_large_enc_db2_per_bank_reg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 86,
    "desc": "",
    "fields": [
      [
        "large_enc_db2_active_banks",
        0,
        1
      ],
      [
        "large_enc_db2_hash_key",
        1,
        84
      ],
      [
        "large_enc_db2_use_primitive_crc",
        85,
        1
      ]
    ]
  },
  "sdb_enc_large_enc_db2_per_em_reg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "large_enc_db2_key_width",
        0,
        16
      ],
      [
        "large_enc_db2_auto_bubble_req",
        16,
        1
      ],
      [
        "large_enc_db2_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "sdb_enc_large_enc_db2_cam_wm_max_reg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "large_enc_db2_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "sdb_enc_large_enc_db2_access_register": {
    "type": "register",
    "block": "sdb_enc",
    "width": 184,
    "desc": "",
    "fields": [
      [
        "large_enc_db2_access_reg",
        0,
        184
      ]
    ]
  },
  "sdb_enc_large_enc_db2_response_register": {
    "type": "register",
    "block": "sdb_enc",
    "width": 184,
    "desc": "",
    "fields": [
      [
        "large_enc_db2_response_valid",
        0,
        1
      ],
      [
        "large_enc_db2_response_reg",
        1,
        183
      ]
    ]
  },
  "sdb_enc_large_enc_db3_per_bank_reg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 86,
    "desc": "",
    "fields": [
      [
        "large_enc_db3_active_banks",
        0,
        1
      ],
      [
        "large_enc_db3_hash_key",
        1,
        84
      ],
      [
        "large_enc_db3_use_primitive_crc",
        85,
        1
      ]
    ]
  },
  "sdb_enc_large_enc_db3_per_em_reg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "large_enc_db3_key_width",
        0,
        16
      ],
      [
        "large_enc_db3_auto_bubble_req",
        16,
        1
      ],
      [
        "large_enc_db3_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "sdb_enc_large_enc_db3_cam_wm_max_reg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "large_enc_db3_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "sdb_enc_large_enc_db3_access_register": {
    "type": "register",
    "block": "sdb_enc",
    "width": 183,
    "desc": "",
    "fields": [
      [
        "large_enc_db3_access_reg",
        0,
        183
      ]
    ]
  },
  "sdb_enc_large_enc_db3_response_register": {
    "type": "register",
    "block": "sdb_enc",
    "width": 183,
    "desc": "",
    "fields": [
      [
        "large_enc_db3_response_valid",
        0,
        1
      ],
      [
        "large_enc_db3_response_reg",
        1,
        182
      ]
    ]
  },
  "sdb_enc_em_response_interrupt": {
    "type": "register",
    "block": "sdb_enc",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "large_enc_db0_resp",
        0,
        1
      ],
      [
        "large_enc_db1_resp",
        1,
        1
      ],
      [
        "large_enc_db2_resp",
        2,
        1
      ],
      [
        "large_enc_db3_resp",
        3,
        1
      ]
    ]
  },
  "sdb_enc_em_response_interrupt_mask": {
    "type": "register",
    "block": "sdb_enc",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "large_enc_db0_resp_mask",
        0,
        1
      ],
      [
        "large_enc_db1_resp_mask",
        1,
        1
      ],
      [
        "large_enc_db2_resp_mask",
        2,
        1
      ],
      [
        "large_enc_db3_resp_mask",
        3,
        1
      ]
    ]
  },
  "sdb_enc_em_response_interrupt_test": {
    "type": "register",
    "block": "sdb_enc",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "large_enc_db0_resp_test",
        0,
        1
      ],
      [
        "large_enc_db1_resp_test",
        1,
        1
      ],
      [
        "large_enc_db2_resp_test",
        2,
        1
      ],
      [
        "large_enc_db3_resp_test",
        3,
        1
      ]
    ]
  },
  "sdb_enc_large_enc_db0_verifier_bubble_req_cfg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "large_enc_db0_verifier_bubble_timer_cfg",
        0,
        16
      ]
    ]
  },
  "sdb_enc_large_enc_db1_verifier_bubble_req_cfg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "large_enc_db1_verifier_bubble_timer_cfg",
        0,
        16
      ]
    ]
  },
  "sdb_enc_large_enc_db2_verifier_bubble_req_cfg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "large_enc_db2_verifier_bubble_timer_cfg",
        0,
        16
      ]
    ]
  },
  "sdb_enc_large_enc_db3_verifier_bubble_req_cfg": {
    "type": "register",
    "block": "sdb_enc",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "large_enc_db3_verifier_bubble_timer_cfg",
        0,
        16
      ]
    ]
  },
  "sdb_enc_large_enc_db0_verifier": {
    "type": "memory",
    "block": "sdb_enc",
    "width": 145,
    "desc": "",
    "fields": [
      [
        "large_enc_db0_verifier_data",
        0,
        145
      ]
    ]
  },
  "sdb_enc_large_enc_db0_cam": {
    "type": "memory",
    "block": "sdb_enc",
    "width": 42,
    "desc": "",
    "fields": [
      [
        "large_enc_db0_cam_payload",
        0,
        120
      ],
      [
        "large_enc_db0_cam_key",
        120,
        42
      ],
      [
        "large_enc_db0_cam_valid",
        162,
        1
      ]
    ]
  },
  "sdb_enc_large_enc_db1_verifier": {
    "type": "memory",
    "block": "sdb_enc",
    "width": 144,
    "desc": "",
    "fields": [
      [
        "large_enc_db1_verifier_data",
        0,
        144
      ]
    ]
  },
  "sdb_enc_large_enc_db1_cam": {
    "type": "memory",
    "block": "sdb_enc",
    "width": 42,
    "desc": "",
    "fields": [
      [
        "large_enc_db1_cam_payload",
        0,
        120
      ],
      [
        "large_enc_db1_cam_key",
        120,
        42
      ],
      [
        "large_enc_db1_cam_valid",
        162,
        1
      ]
    ]
  },
  "sdb_enc_large_enc_db2_verifier": {
    "type": "memory",
    "block": "sdb_enc",
    "width": 144,
    "desc": "",
    "fields": [
      [
        "large_enc_db2_verifier_data",
        0,
        144
      ]
    ]
  },
  "sdb_enc_large_enc_db2_cam": {
    "type": "memory",
    "block": "sdb_enc",
    "width": 42,
    "desc": "",
    "fields": [
      [
        "large_enc_db2_cam_payload",
        0,
        120
      ],
      [
        "large_enc_db2_cam_key",
        120,
        42
      ],
      [
        "large_enc_db2_cam_valid",
        162,
        1
      ]
    ]
  },
  "sdb_enc_large_enc_db3_verifier": {
    "type": "memory",
    "block": "sdb_enc",
    "width": 145,
    "desc": "",
    "fields": [
      [
        "large_enc_db3_verifier_data",
        0,
        145
      ]
    ]
  },
  "sdb_enc_large_enc_db3_cam": {
    "type": "memory",
    "block": "sdb_enc",
    "width": 42,
    "desc": "",
    "fields": [
      [
        "large_enc_db3_cam_payload",
        0,
        120
      ],
      [
        "large_enc_db3_cam_key",
        120,
        42
      ],
      [
        "large_enc_db3_cam_valid",
        162,
        1
      ]
    ]
  },
  "sdb_mac_interrupt_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 3,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "sdb_enc_interrupt_summary_reg_summary",
        1,
        1
      ],
      [
        "em_response_interrupt_summary",
        2,
        1
      ]
    ]
  },
  "sdb_mac_mem_protect_interrupt": {
    "type": "register",
    "block": "sdb_mac",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "sdb_mac_mem_protect_interrupt_test": {
    "type": "register",
    "block": "sdb_mac",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "sdb_mac_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "sdb_mac",
    "width": 52,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "lp_table_db0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "lp_table_db1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "lp_table_db2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "lp_table_db3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "service_mapping_db0_access_verifier0_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "service_mapping_db0_access_verifier1_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "service_mapping_db0_access_verifier2_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "service_mapping_db0_access_verifier3_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "service_mapping_db1_access_verifier0_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "service_mapping_db1_access_verifier1_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "service_mapping_db1_access_verifier2_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "service_mapping_db1_access_verifier3_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "service_mapping_db1_access_verifier4_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "service_mapping_db1_access_verifier5_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "service_mapping_db1_access_verifier6_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "service_mapping_db1_access_verifier7_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "service_mapping_db2_access_verifier0_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "service_mapping_db2_access_verifier1_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "service_mapping_db2_access_verifier2_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "service_mapping_db2_access_verifier3_ecc_1b_err_interrupt_mask",
        19,
        1
      ],
      [
        "service_mapping_db2_access_verifier4_ecc_1b_err_interrupt_mask",
        20,
        1
      ],
      [
        "service_mapping_db2_access_verifier5_ecc_1b_err_interrupt_mask",
        21,
        1
      ],
      [
        "service_mapping_db2_access_verifier6_ecc_1b_err_interrupt_mask",
        22,
        1
      ],
      [
        "service_mapping_db2_access_verifier7_ecc_1b_err_interrupt_mask",
        23,
        1
      ],
      [
        "service_mapping_db3_access_verifier0_ecc_1b_err_interrupt_mask",
        24,
        1
      ],
      [
        "service_mapping_db3_access_verifier1_ecc_1b_err_interrupt_mask",
        25,
        1
      ],
      [
        "service_mapping_db3_access_verifier2_ecc_1b_err_interrupt_mask",
        26,
        1
      ],
      [
        "service_mapping_db3_access_verifier3_ecc_1b_err_interrupt_mask",
        27,
        1
      ],
      [
        "service_mapping_db4_access_verifier0_ecc_1b_err_interrupt_mask",
        28,
        1
      ],
      [
        "service_mapping_db4_access_verifier1_ecc_1b_err_interrupt_mask",
        29,
        1
      ],
      [
        "service_mapping_db4_access_verifier2_ecc_1b_err_interrupt_mask",
        30,
        1
      ],
      [
        "service_mapping_db4_access_verifier3_ecc_1b_err_interrupt_mask",
        31,
        1
      ],
      [
        "service_mapping_db5_access_verifier0_ecc_1b_err_interrupt_mask",
        32,
        1
      ],
      [
        "service_mapping_db5_access_verifier1_ecc_1b_err_interrupt_mask",
        33,
        1
      ],
      [
        "service_mapping_db5_access_verifier2_ecc_1b_err_interrupt_mask",
        34,
        1
      ],
      [
        "service_mapping_db5_access_verifier3_ecc_1b_err_interrupt_mask",
        35,
        1
      ],
      [
        "service_mapping_db5_access_verifier4_ecc_1b_err_interrupt_mask",
        36,
        1
      ],
      [
        "service_mapping_db5_access_verifier5_ecc_1b_err_interrupt_mask",
        37,
        1
      ],
      [
        "service_mapping_db5_access_verifier6_ecc_1b_err_interrupt_mask",
        38,
        1
      ],
      [
        "service_mapping_db5_access_verifier7_ecc_1b_err_interrupt_mask",
        39,
        1
      ],
      [
        "service_mapping_db6_access_verifier0_ecc_1b_err_interrupt_mask",
        40,
        1
      ],
      [
        "service_mapping_db6_access_verifier1_ecc_1b_err_interrupt_mask",
        41,
        1
      ],
      [
        "service_mapping_db6_access_verifier2_ecc_1b_err_interrupt_mask",
        42,
        1
      ],
      [
        "service_mapping_db6_access_verifier3_ecc_1b_err_interrupt_mask",
        43,
        1
      ],
      [
        "service_mapping_db6_access_verifier4_ecc_1b_err_interrupt_mask",
        44,
        1
      ],
      [
        "service_mapping_db6_access_verifier5_ecc_1b_err_interrupt_mask",
        45,
        1
      ],
      [
        "service_mapping_db6_access_verifier6_ecc_1b_err_interrupt_mask",
        46,
        1
      ],
      [
        "service_mapping_db6_access_verifier7_ecc_1b_err_interrupt_mask",
        47,
        1
      ],
      [
        "service_mapping_db7_access_verifier0_ecc_1b_err_interrupt_mask",
        48,
        1
      ],
      [
        "service_mapping_db7_access_verifier1_ecc_1b_err_interrupt_mask",
        49,
        1
      ],
      [
        "service_mapping_db7_access_verifier2_ecc_1b_err_interrupt_mask",
        50,
        1
      ],
      [
        "service_mapping_db7_access_verifier3_ecc_1b_err_interrupt_mask",
        51,
        1
      ]
    ]
  },
  "sdb_mac_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "sdb_mac",
    "width": 52,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "lp_table_db0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "lp_table_db1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "lp_table_db2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "lp_table_db3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "service_mapping_db0_access_verifier0_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "service_mapping_db0_access_verifier1_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "service_mapping_db0_access_verifier2_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "service_mapping_db0_access_verifier3_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "service_mapping_db1_access_verifier0_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "service_mapping_db1_access_verifier1_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "service_mapping_db1_access_verifier2_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "service_mapping_db1_access_verifier3_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "service_mapping_db1_access_verifier4_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "service_mapping_db1_access_verifier5_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "service_mapping_db1_access_verifier6_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "service_mapping_db1_access_verifier7_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "service_mapping_db2_access_verifier0_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "service_mapping_db2_access_verifier1_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "service_mapping_db2_access_verifier2_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "service_mapping_db2_access_verifier3_ecc_2b_err_interrupt_mask",
        19,
        1
      ],
      [
        "service_mapping_db2_access_verifier4_ecc_2b_err_interrupt_mask",
        20,
        1
      ],
      [
        "service_mapping_db2_access_verifier5_ecc_2b_err_interrupt_mask",
        21,
        1
      ],
      [
        "service_mapping_db2_access_verifier6_ecc_2b_err_interrupt_mask",
        22,
        1
      ],
      [
        "service_mapping_db2_access_verifier7_ecc_2b_err_interrupt_mask",
        23,
        1
      ],
      [
        "service_mapping_db3_access_verifier0_ecc_2b_err_interrupt_mask",
        24,
        1
      ],
      [
        "service_mapping_db3_access_verifier1_ecc_2b_err_interrupt_mask",
        25,
        1
      ],
      [
        "service_mapping_db3_access_verifier2_ecc_2b_err_interrupt_mask",
        26,
        1
      ],
      [
        "service_mapping_db3_access_verifier3_ecc_2b_err_interrupt_mask",
        27,
        1
      ],
      [
        "service_mapping_db4_access_verifier0_ecc_2b_err_interrupt_mask",
        28,
        1
      ],
      [
        "service_mapping_db4_access_verifier1_ecc_2b_err_interrupt_mask",
        29,
        1
      ],
      [
        "service_mapping_db4_access_verifier2_ecc_2b_err_interrupt_mask",
        30,
        1
      ],
      [
        "service_mapping_db4_access_verifier3_ecc_2b_err_interrupt_mask",
        31,
        1
      ],
      [
        "service_mapping_db5_access_verifier0_ecc_2b_err_interrupt_mask",
        32,
        1
      ],
      [
        "service_mapping_db5_access_verifier1_ecc_2b_err_interrupt_mask",
        33,
        1
      ],
      [
        "service_mapping_db5_access_verifier2_ecc_2b_err_interrupt_mask",
        34,
        1
      ],
      [
        "service_mapping_db5_access_verifier3_ecc_2b_err_interrupt_mask",
        35,
        1
      ],
      [
        "service_mapping_db5_access_verifier4_ecc_2b_err_interrupt_mask",
        36,
        1
      ],
      [
        "service_mapping_db5_access_verifier5_ecc_2b_err_interrupt_mask",
        37,
        1
      ],
      [
        "service_mapping_db5_access_verifier6_ecc_2b_err_interrupt_mask",
        38,
        1
      ],
      [
        "service_mapping_db5_access_verifier7_ecc_2b_err_interrupt_mask",
        39,
        1
      ],
      [
        "service_mapping_db6_access_verifier0_ecc_2b_err_interrupt_mask",
        40,
        1
      ],
      [
        "service_mapping_db6_access_verifier1_ecc_2b_err_interrupt_mask",
        41,
        1
      ],
      [
        "service_mapping_db6_access_verifier2_ecc_2b_err_interrupt_mask",
        42,
        1
      ],
      [
        "service_mapping_db6_access_verifier3_ecc_2b_err_interrupt_mask",
        43,
        1
      ],
      [
        "service_mapping_db6_access_verifier4_ecc_2b_err_interrupt_mask",
        44,
        1
      ],
      [
        "service_mapping_db6_access_verifier5_ecc_2b_err_interrupt_mask",
        45,
        1
      ],
      [
        "service_mapping_db6_access_verifier6_ecc_2b_err_interrupt_mask",
        46,
        1
      ],
      [
        "service_mapping_db6_access_verifier7_ecc_2b_err_interrupt_mask",
        47,
        1
      ],
      [
        "service_mapping_db7_access_verifier0_ecc_2b_err_interrupt_mask",
        48,
        1
      ],
      [
        "service_mapping_db7_access_verifier1_ecc_2b_err_interrupt_mask",
        49,
        1
      ],
      [
        "service_mapping_db7_access_verifier2_ecc_2b_err_interrupt_mask",
        50,
        1
      ],
      [
        "service_mapping_db7_access_verifier3_ecc_2b_err_interrupt_mask",
        51,
        1
      ]
    ]
  },
  "sdb_mac_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 52,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "lp_table_db0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "lp_table_db1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "lp_table_db2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "lp_table_db3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "service_mapping_db0_access_verifier0_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "service_mapping_db0_access_verifier1_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "service_mapping_db0_access_verifier2_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "service_mapping_db0_access_verifier3_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "service_mapping_db1_access_verifier0_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "service_mapping_db1_access_verifier1_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "service_mapping_db1_access_verifier2_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "service_mapping_db1_access_verifier3_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "service_mapping_db1_access_verifier4_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "service_mapping_db1_access_verifier5_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "service_mapping_db1_access_verifier6_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "service_mapping_db1_access_verifier7_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "service_mapping_db2_access_verifier0_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "service_mapping_db2_access_verifier1_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "service_mapping_db2_access_verifier2_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "service_mapping_db2_access_verifier3_ecc_1b_err_initiate",
        19,
        1
      ],
      [
        "service_mapping_db2_access_verifier4_ecc_1b_err_initiate",
        20,
        1
      ],
      [
        "service_mapping_db2_access_verifier5_ecc_1b_err_initiate",
        21,
        1
      ],
      [
        "service_mapping_db2_access_verifier6_ecc_1b_err_initiate",
        22,
        1
      ],
      [
        "service_mapping_db2_access_verifier7_ecc_1b_err_initiate",
        23,
        1
      ],
      [
        "service_mapping_db3_access_verifier0_ecc_1b_err_initiate",
        24,
        1
      ],
      [
        "service_mapping_db3_access_verifier1_ecc_1b_err_initiate",
        25,
        1
      ],
      [
        "service_mapping_db3_access_verifier2_ecc_1b_err_initiate",
        26,
        1
      ],
      [
        "service_mapping_db3_access_verifier3_ecc_1b_err_initiate",
        27,
        1
      ],
      [
        "service_mapping_db4_access_verifier0_ecc_1b_err_initiate",
        28,
        1
      ],
      [
        "service_mapping_db4_access_verifier1_ecc_1b_err_initiate",
        29,
        1
      ],
      [
        "service_mapping_db4_access_verifier2_ecc_1b_err_initiate",
        30,
        1
      ],
      [
        "service_mapping_db4_access_verifier3_ecc_1b_err_initiate",
        31,
        1
      ],
      [
        "service_mapping_db5_access_verifier0_ecc_1b_err_initiate",
        32,
        1
      ],
      [
        "service_mapping_db5_access_verifier1_ecc_1b_err_initiate",
        33,
        1
      ],
      [
        "service_mapping_db5_access_verifier2_ecc_1b_err_initiate",
        34,
        1
      ],
      [
        "service_mapping_db5_access_verifier3_ecc_1b_err_initiate",
        35,
        1
      ],
      [
        "service_mapping_db5_access_verifier4_ecc_1b_err_initiate",
        36,
        1
      ],
      [
        "service_mapping_db5_access_verifier5_ecc_1b_err_initiate",
        37,
        1
      ],
      [
        "service_mapping_db5_access_verifier6_ecc_1b_err_initiate",
        38,
        1
      ],
      [
        "service_mapping_db5_access_verifier7_ecc_1b_err_initiate",
        39,
        1
      ],
      [
        "service_mapping_db6_access_verifier0_ecc_1b_err_initiate",
        40,
        1
      ],
      [
        "service_mapping_db6_access_verifier1_ecc_1b_err_initiate",
        41,
        1
      ],
      [
        "service_mapping_db6_access_verifier2_ecc_1b_err_initiate",
        42,
        1
      ],
      [
        "service_mapping_db6_access_verifier3_ecc_1b_err_initiate",
        43,
        1
      ],
      [
        "service_mapping_db6_access_verifier4_ecc_1b_err_initiate",
        44,
        1
      ],
      [
        "service_mapping_db6_access_verifier5_ecc_1b_err_initiate",
        45,
        1
      ],
      [
        "service_mapping_db6_access_verifier6_ecc_1b_err_initiate",
        46,
        1
      ],
      [
        "service_mapping_db6_access_verifier7_ecc_1b_err_initiate",
        47,
        1
      ],
      [
        "service_mapping_db7_access_verifier0_ecc_1b_err_initiate",
        48,
        1
      ],
      [
        "service_mapping_db7_access_verifier1_ecc_1b_err_initiate",
        49,
        1
      ],
      [
        "service_mapping_db7_access_verifier2_ecc_1b_err_initiate",
        50,
        1
      ],
      [
        "service_mapping_db7_access_verifier3_ecc_1b_err_initiate",
        51,
        1
      ]
    ]
  },
  "sdb_mac_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 52,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "lp_table_db0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "lp_table_db1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "lp_table_db2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "lp_table_db3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "service_mapping_db0_access_verifier0_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "service_mapping_db0_access_verifier1_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "service_mapping_db0_access_verifier2_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "service_mapping_db0_access_verifier3_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "service_mapping_db1_access_verifier0_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "service_mapping_db1_access_verifier1_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "service_mapping_db1_access_verifier2_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "service_mapping_db1_access_verifier3_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "service_mapping_db1_access_verifier4_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "service_mapping_db1_access_verifier5_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "service_mapping_db1_access_verifier6_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "service_mapping_db1_access_verifier7_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "service_mapping_db2_access_verifier0_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "service_mapping_db2_access_verifier1_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "service_mapping_db2_access_verifier2_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "service_mapping_db2_access_verifier3_ecc_2b_err_initiate",
        19,
        1
      ],
      [
        "service_mapping_db2_access_verifier4_ecc_2b_err_initiate",
        20,
        1
      ],
      [
        "service_mapping_db2_access_verifier5_ecc_2b_err_initiate",
        21,
        1
      ],
      [
        "service_mapping_db2_access_verifier6_ecc_2b_err_initiate",
        22,
        1
      ],
      [
        "service_mapping_db2_access_verifier7_ecc_2b_err_initiate",
        23,
        1
      ],
      [
        "service_mapping_db3_access_verifier0_ecc_2b_err_initiate",
        24,
        1
      ],
      [
        "service_mapping_db3_access_verifier1_ecc_2b_err_initiate",
        25,
        1
      ],
      [
        "service_mapping_db3_access_verifier2_ecc_2b_err_initiate",
        26,
        1
      ],
      [
        "service_mapping_db3_access_verifier3_ecc_2b_err_initiate",
        27,
        1
      ],
      [
        "service_mapping_db4_access_verifier0_ecc_2b_err_initiate",
        28,
        1
      ],
      [
        "service_mapping_db4_access_verifier1_ecc_2b_err_initiate",
        29,
        1
      ],
      [
        "service_mapping_db4_access_verifier2_ecc_2b_err_initiate",
        30,
        1
      ],
      [
        "service_mapping_db4_access_verifier3_ecc_2b_err_initiate",
        31,
        1
      ],
      [
        "service_mapping_db5_access_verifier0_ecc_2b_err_initiate",
        32,
        1
      ],
      [
        "service_mapping_db5_access_verifier1_ecc_2b_err_initiate",
        33,
        1
      ],
      [
        "service_mapping_db5_access_verifier2_ecc_2b_err_initiate",
        34,
        1
      ],
      [
        "service_mapping_db5_access_verifier3_ecc_2b_err_initiate",
        35,
        1
      ],
      [
        "service_mapping_db5_access_verifier4_ecc_2b_err_initiate",
        36,
        1
      ],
      [
        "service_mapping_db5_access_verifier5_ecc_2b_err_initiate",
        37,
        1
      ],
      [
        "service_mapping_db5_access_verifier6_ecc_2b_err_initiate",
        38,
        1
      ],
      [
        "service_mapping_db5_access_verifier7_ecc_2b_err_initiate",
        39,
        1
      ],
      [
        "service_mapping_db6_access_verifier0_ecc_2b_err_initiate",
        40,
        1
      ],
      [
        "service_mapping_db6_access_verifier1_ecc_2b_err_initiate",
        41,
        1
      ],
      [
        "service_mapping_db6_access_verifier2_ecc_2b_err_initiate",
        42,
        1
      ],
      [
        "service_mapping_db6_access_verifier3_ecc_2b_err_initiate",
        43,
        1
      ],
      [
        "service_mapping_db6_access_verifier4_ecc_2b_err_initiate",
        44,
        1
      ],
      [
        "service_mapping_db6_access_verifier5_ecc_2b_err_initiate",
        45,
        1
      ],
      [
        "service_mapping_db6_access_verifier6_ecc_2b_err_initiate",
        46,
        1
      ],
      [
        "service_mapping_db6_access_verifier7_ecc_2b_err_initiate",
        47,
        1
      ],
      [
        "service_mapping_db7_access_verifier0_ecc_2b_err_initiate",
        48,
        1
      ],
      [
        "service_mapping_db7_access_verifier1_ecc_2b_err_initiate",
        49,
        1
      ],
      [
        "service_mapping_db7_access_verifier2_ecc_2b_err_initiate",
        50,
        1
      ],
      [
        "service_mapping_db7_access_verifier3_ecc_2b_err_initiate",
        51,
        1
      ]
    ]
  },
  "sdb_mac_mem_protect_err_status": {
    "type": "register",
    "block": "sdb_mac",
    "width": 52,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "lp_table_db0_err_int",
        0,
        1
      ],
      [
        "lp_table_db1_err_int",
        1,
        1
      ],
      [
        "lp_table_db2_err_int",
        2,
        1
      ],
      [
        "lp_table_db3_err_int",
        3,
        1
      ],
      [
        "service_mapping_db0_access_verifier0_err_int",
        4,
        1
      ],
      [
        "service_mapping_db0_access_verifier1_err_int",
        5,
        1
      ],
      [
        "service_mapping_db0_access_verifier2_err_int",
        6,
        1
      ],
      [
        "service_mapping_db0_access_verifier3_err_int",
        7,
        1
      ],
      [
        "service_mapping_db1_access_verifier0_err_int",
        8,
        1
      ],
      [
        "service_mapping_db1_access_verifier1_err_int",
        9,
        1
      ],
      [
        "service_mapping_db1_access_verifier2_err_int",
        10,
        1
      ],
      [
        "service_mapping_db1_access_verifier3_err_int",
        11,
        1
      ],
      [
        "service_mapping_db1_access_verifier4_err_int",
        12,
        1
      ],
      [
        "service_mapping_db1_access_verifier5_err_int",
        13,
        1
      ],
      [
        "service_mapping_db1_access_verifier6_err_int",
        14,
        1
      ],
      [
        "service_mapping_db1_access_verifier7_err_int",
        15,
        1
      ],
      [
        "service_mapping_db2_access_verifier0_err_int",
        16,
        1
      ],
      [
        "service_mapping_db2_access_verifier1_err_int",
        17,
        1
      ],
      [
        "service_mapping_db2_access_verifier2_err_int",
        18,
        1
      ],
      [
        "service_mapping_db2_access_verifier3_err_int",
        19,
        1
      ],
      [
        "service_mapping_db2_access_verifier4_err_int",
        20,
        1
      ],
      [
        "service_mapping_db2_access_verifier5_err_int",
        21,
        1
      ],
      [
        "service_mapping_db2_access_verifier6_err_int",
        22,
        1
      ],
      [
        "service_mapping_db2_access_verifier7_err_int",
        23,
        1
      ],
      [
        "service_mapping_db3_access_verifier0_err_int",
        24,
        1
      ],
      [
        "service_mapping_db3_access_verifier1_err_int",
        25,
        1
      ],
      [
        "service_mapping_db3_access_verifier2_err_int",
        26,
        1
      ],
      [
        "service_mapping_db3_access_verifier3_err_int",
        27,
        1
      ],
      [
        "service_mapping_db4_access_verifier0_err_int",
        28,
        1
      ],
      [
        "service_mapping_db4_access_verifier1_err_int",
        29,
        1
      ],
      [
        "service_mapping_db4_access_verifier2_err_int",
        30,
        1
      ],
      [
        "service_mapping_db4_access_verifier3_err_int",
        31,
        1
      ],
      [
        "service_mapping_db5_access_verifier0_err_int",
        32,
        1
      ],
      [
        "service_mapping_db5_access_verifier1_err_int",
        33,
        1
      ],
      [
        "service_mapping_db5_access_verifier2_err_int",
        34,
        1
      ],
      [
        "service_mapping_db5_access_verifier3_err_int",
        35,
        1
      ],
      [
        "service_mapping_db5_access_verifier4_err_int",
        36,
        1
      ],
      [
        "service_mapping_db5_access_verifier5_err_int",
        37,
        1
      ],
      [
        "service_mapping_db5_access_verifier6_err_int",
        38,
        1
      ],
      [
        "service_mapping_db5_access_verifier7_err_int",
        39,
        1
      ],
      [
        "service_mapping_db6_access_verifier0_err_int",
        40,
        1
      ],
      [
        "service_mapping_db6_access_verifier1_err_int",
        41,
        1
      ],
      [
        "service_mapping_db6_access_verifier2_err_int",
        42,
        1
      ],
      [
        "service_mapping_db6_access_verifier3_err_int",
        43,
        1
      ],
      [
        "service_mapping_db6_access_verifier4_err_int",
        44,
        1
      ],
      [
        "service_mapping_db6_access_verifier5_err_int",
        45,
        1
      ],
      [
        "service_mapping_db6_access_verifier6_err_int",
        46,
        1
      ],
      [
        "service_mapping_db6_access_verifier7_err_int",
        47,
        1
      ],
      [
        "service_mapping_db7_access_verifier0_err_int",
        48,
        1
      ],
      [
        "service_mapping_db7_access_verifier1_err_int",
        49,
        1
      ],
      [
        "service_mapping_db7_access_verifier2_err_int",
        50,
        1
      ],
      [
        "service_mapping_db7_access_verifier3_err_int",
        51,
        1
      ]
    ]
  },
  "sdb_mac_selected_ser_error_info": {
    "type": "register",
    "block": "sdb_mac",
    "width": 18,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        16
      ],
      [
        "mem_err_type",
        16,
        2
      ]
    ]
  },
  "sdb_mac_ser_error_debug_configuration": {
    "type": "register",
    "block": "sdb_mac",
    "width": 7,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        6
      ],
      [
        "reset_memory_errors",
        6,
        1
      ]
    ]
  },
  "sdb_mac_ecc_1b_err_debug": {
    "type": "register",
    "block": "sdb_mac",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "sdb_mac_ecc_2b_err_debug": {
    "type": "register",
    "block": "sdb_mac",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "sdb_mac_mbist_pass_status": {
    "type": "register",
    "block": "sdb_mac",
    "width": 1040,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        1040
      ]
    ]
  },
  "sdb_mac_mbist_fail_status": {
    "type": "register",
    "block": "sdb_mac",
    "width": 1040,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        1040
      ]
    ]
  },
  "sdb_mac_tcam_bist_status": {
    "type": "register",
    "block": "sdb_mac",
    "width": 128,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        64
      ],
      [
        "tcam_bist_done_fail_out",
        64,
        64
      ]
    ]
  },
  "sdb_mac_tcam_scan_period_cfg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "sdb_mac_counter_timer": {
    "type": "register",
    "block": "sdb_mac",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "sdb_mac_counter_timer_trigger_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "sdb_mac_memory_access_timeout": {
    "type": "register",
    "block": "sdb_mac",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "sdb_mac_broadcast_config_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "sdb_mac_memory_prot_bypass": {
    "type": "register",
    "block": "sdb_mac",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "sdb_mac_soft_reset_configuration": {
    "type": "register",
    "block": "sdb_mac",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "sdb_mac_mbist_configuration": {
    "type": "register",
    "block": "sdb_mac",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "sdb_mac_power_down_configuration": {
    "type": "register",
    "block": "sdb_mac",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "sdb_mac_spare_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "sdb_mac_pmro_ctrl": {
    "type": "register",
    "block": "sdb_mac",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "sdb_mac_pmro_status": {
    "type": "register",
    "block": "sdb_mac",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "sdb_mac_mirror_bus_conf_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "sdb_mac_mirror_bus_status": {
    "type": "register",
    "block": "sdb_mac",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "sdb_mac_device_time_offset_cfg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "sdb_mac_init_done_status_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 1,
    "desc": "This block contains some memories which are being initialized by the design after soft-reset (for example: xor-memories, EMDBs). This register contains the status of the init-sequence.",
    "fields": [
      [
        "init_done",
        0,
        1
      ]
    ]
  },
  "sdb_mac_debug_data_bus_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 32,
    "desc": "This register will contain selected-data-bus for debug. The selected data is taken from a full data-bus which can be seen in sdb_mac_dbg.v file. ",
    "fields": [
      [
        "debug_data_bus",
        0,
        32
      ]
    ]
  },
  "sdb_mac_debug_data_select_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 10,
    "desc": "This reg is the selector of the debug_data_bus",
    "fields": [
      [
        "debug_data_select",
        0,
        10
      ]
    ]
  },
  "sdb_mac_debug_fifos_water_marks_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 31,
    "desc": "This register contains the watermark indication of all the CBRs and Fifos in the block",
    "fields": [
      [
        "slice_sm1_cbr_wm",
        0,
        8
      ],
      [
        "slice_sm1_to_service_lp_fifo_wm",
        8,
        5
      ],
      [
        "slice_sm1_to_service_relay_fifo_wm",
        13,
        5
      ],
      [
        "slice_sm1_to_mymac_db_fifo_wm",
        18,
        5
      ],
      [
        "slice_service_lp_cbr_wm",
        23,
        8
      ]
    ]
  },
  "sdb_mac_bubble_logic_counter_cfg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 10,
    "desc": "This block contains Strict-Priority logic for some of the databases. In order to avoid starvation of the lower-priority-databases, a bubble-request will be sent from those in the case their input-fifos are ready, but for more than <x> clocks there was no pop from them. <x> can be different for each database, and is controlled by this register",
    "fields": [
      [
        "service_lp_input_cbr_num_of_clks_before_forced_bubble",
        0,
        10
      ]
    ]
  },
  "sdb_mac_per_slice_sm1_mask_cfg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 50,
    "desc": "when 'two-tables-access' is set (access-sm1=='1' in sm0-key-ctrls), lookup from SM-1 will be done with: Key = (SM0-key (50) & cfg-mask (50)) NOTE: Used for inserting Port|Vlan|Vlan and Port|Vlan simultanously to both SM-table, priority to P|V|V",
    "fields": [
      [
        "sm1_mask",
        0,
        50
      ]
    ]
  },
  "sdb_mac_sm_per_em_core_selected_access_index_cfg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 4,
    "desc": "The service mapping table is shared between all slices in the device. It is composed of 16 exact match cores connected to 48 banks of 4K entries. The exact match core and bank connectivity structure allows for different allocations of entries to slices.  This register controls for each slice and key-0/1, which EM will be accessed",
    "fields": [
      [
        "sm_per_em_core_selected_access_index",
        0,
        4
      ]
    ]
  },
  "sdb_mac_sdb_enc_interrupt_summary_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 1,
    "desc": "Interrupt summay from sdb-enc",
    "fields": [
      [
        "sdb_enc_interrupt_summary",
        0,
        1
      ]
    ]
  },
  "sdb_mac_sdb_enc_interrupt_summary_reg_mask": {
    "type": "register",
    "block": "sdb_mac",
    "width": 1,
    "desc": "This register masks sdb_enc_interrupt_summary_reg interrupt register",
    "fields": [
      [
        "sdb_enc_interrupt_summary_mask",
        0,
        1
      ]
    ]
  },
  "sdb_mac_sdb_enc_interrupt_summary_reg_test": {
    "type": "register",
    "block": "sdb_mac",
    "width": 1,
    "desc": "This register tests sdb_enc_interrupt_summary_reg interrupt register",
    "fields": [
      [
        "sdb_enc_interrupt_summary_test",
        0,
        1
      ]
    ]
  },
  "sdb_mac_service_mapping_db0_access_per_bank_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 102,
    "desc": "",
    "fields": [
      [
        "service_mapping_db0_access_active_banks",
        0,
        1
      ],
      [
        "service_mapping_db0_access_hash_key",
        1,
        100
      ],
      [
        "service_mapping_db0_access_use_primitive_crc",
        101,
        1
      ]
    ]
  },
  "sdb_mac_service_mapping_db0_access_per_em_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "service_mapping_db0_access_key_width",
        0,
        16
      ],
      [
        "service_mapping_db0_access_auto_bubble_req",
        16,
        1
      ],
      [
        "service_mapping_db0_access_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "sdb_mac_service_mapping_db0_access_cam_wm_max_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "service_mapping_db0_access_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "sdb_mac_service_mapping_db0_access_access_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 131,
    "desc": "",
    "fields": [
      [
        "service_mapping_db0_access_access_reg",
        0,
        131
      ]
    ]
  },
  "sdb_mac_service_mapping_db0_access_response_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 131,
    "desc": "",
    "fields": [
      [
        "service_mapping_db0_access_response_valid",
        0,
        1
      ],
      [
        "service_mapping_db0_access_response_reg",
        1,
        130
      ]
    ]
  },
  "sdb_mac_service_mapping_db1_access_per_bank_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 102,
    "desc": "",
    "fields": [
      [
        "service_mapping_db1_access_active_banks",
        0,
        1
      ],
      [
        "service_mapping_db1_access_hash_key",
        1,
        100
      ],
      [
        "service_mapping_db1_access_use_primitive_crc",
        101,
        1
      ]
    ]
  },
  "sdb_mac_service_mapping_db1_access_per_em_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "service_mapping_db1_access_key_width",
        0,
        16
      ],
      [
        "service_mapping_db1_access_auto_bubble_req",
        16,
        1
      ],
      [
        "service_mapping_db1_access_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "sdb_mac_service_mapping_db1_access_cam_wm_max_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "service_mapping_db1_access_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "sdb_mac_service_mapping_db1_access_access_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 135,
    "desc": "",
    "fields": [
      [
        "service_mapping_db1_access_access_reg",
        0,
        135
      ]
    ]
  },
  "sdb_mac_service_mapping_db1_access_response_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 132,
    "desc": "",
    "fields": [
      [
        "service_mapping_db1_access_response_valid",
        0,
        1
      ],
      [
        "service_mapping_db1_access_response_reg",
        1,
        131
      ]
    ]
  },
  "sdb_mac_service_mapping_db2_access_per_bank_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 102,
    "desc": "",
    "fields": [
      [
        "service_mapping_db2_access_active_banks",
        0,
        1
      ],
      [
        "service_mapping_db2_access_hash_key",
        1,
        100
      ],
      [
        "service_mapping_db2_access_use_primitive_crc",
        101,
        1
      ]
    ]
  },
  "sdb_mac_service_mapping_db2_access_per_em_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "service_mapping_db2_access_key_width",
        0,
        16
      ],
      [
        "service_mapping_db2_access_auto_bubble_req",
        16,
        1
      ],
      [
        "service_mapping_db2_access_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "sdb_mac_service_mapping_db2_access_cam_wm_max_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "service_mapping_db2_access_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "sdb_mac_service_mapping_db2_access_access_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 135,
    "desc": "",
    "fields": [
      [
        "service_mapping_db2_access_access_reg",
        0,
        135
      ]
    ]
  },
  "sdb_mac_service_mapping_db2_access_response_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 132,
    "desc": "",
    "fields": [
      [
        "service_mapping_db2_access_response_valid",
        0,
        1
      ],
      [
        "service_mapping_db2_access_response_reg",
        1,
        131
      ]
    ]
  },
  "sdb_mac_service_mapping_db3_access_per_bank_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 102,
    "desc": "",
    "fields": [
      [
        "service_mapping_db3_access_active_banks",
        0,
        1
      ],
      [
        "service_mapping_db3_access_hash_key",
        1,
        100
      ],
      [
        "service_mapping_db3_access_use_primitive_crc",
        101,
        1
      ]
    ]
  },
  "sdb_mac_service_mapping_db3_access_per_em_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "service_mapping_db3_access_key_width",
        0,
        16
      ],
      [
        "service_mapping_db3_access_auto_bubble_req",
        16,
        1
      ],
      [
        "service_mapping_db3_access_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "sdb_mac_service_mapping_db3_access_cam_wm_max_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "service_mapping_db3_access_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "sdb_mac_service_mapping_db3_access_access_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 131,
    "desc": "",
    "fields": [
      [
        "service_mapping_db3_access_access_reg",
        0,
        131
      ]
    ]
  },
  "sdb_mac_service_mapping_db3_access_response_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 131,
    "desc": "",
    "fields": [
      [
        "service_mapping_db3_access_response_valid",
        0,
        1
      ],
      [
        "service_mapping_db3_access_response_reg",
        1,
        130
      ]
    ]
  },
  "sdb_mac_service_mapping_db4_access_per_bank_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 102,
    "desc": "",
    "fields": [
      [
        "service_mapping_db4_access_active_banks",
        0,
        1
      ],
      [
        "service_mapping_db4_access_hash_key",
        1,
        100
      ],
      [
        "service_mapping_db4_access_use_primitive_crc",
        101,
        1
      ]
    ]
  },
  "sdb_mac_service_mapping_db4_access_per_em_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "service_mapping_db4_access_key_width",
        0,
        16
      ],
      [
        "service_mapping_db4_access_auto_bubble_req",
        16,
        1
      ],
      [
        "service_mapping_db4_access_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "sdb_mac_service_mapping_db4_access_cam_wm_max_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "service_mapping_db4_access_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "sdb_mac_service_mapping_db4_access_access_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 131,
    "desc": "",
    "fields": [
      [
        "service_mapping_db4_access_access_reg",
        0,
        131
      ]
    ]
  },
  "sdb_mac_service_mapping_db4_access_response_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 131,
    "desc": "",
    "fields": [
      [
        "service_mapping_db4_access_response_valid",
        0,
        1
      ],
      [
        "service_mapping_db4_access_response_reg",
        1,
        130
      ]
    ]
  },
  "sdb_mac_service_mapping_db5_access_per_bank_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 102,
    "desc": "",
    "fields": [
      [
        "service_mapping_db5_access_active_banks",
        0,
        1
      ],
      [
        "service_mapping_db5_access_hash_key",
        1,
        100
      ],
      [
        "service_mapping_db5_access_use_primitive_crc",
        101,
        1
      ]
    ]
  },
  "sdb_mac_service_mapping_db5_access_per_em_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "service_mapping_db5_access_key_width",
        0,
        16
      ],
      [
        "service_mapping_db5_access_auto_bubble_req",
        16,
        1
      ],
      [
        "service_mapping_db5_access_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "sdb_mac_service_mapping_db5_access_cam_wm_max_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "service_mapping_db5_access_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "sdb_mac_service_mapping_db5_access_access_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 135,
    "desc": "",
    "fields": [
      [
        "service_mapping_db5_access_access_reg",
        0,
        135
      ]
    ]
  },
  "sdb_mac_service_mapping_db5_access_response_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 132,
    "desc": "",
    "fields": [
      [
        "service_mapping_db5_access_response_valid",
        0,
        1
      ],
      [
        "service_mapping_db5_access_response_reg",
        1,
        131
      ]
    ]
  },
  "sdb_mac_service_mapping_db6_access_per_bank_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 102,
    "desc": "",
    "fields": [
      [
        "service_mapping_db6_access_active_banks",
        0,
        1
      ],
      [
        "service_mapping_db6_access_hash_key",
        1,
        100
      ],
      [
        "service_mapping_db6_access_use_primitive_crc",
        101,
        1
      ]
    ]
  },
  "sdb_mac_service_mapping_db6_access_per_em_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "service_mapping_db6_access_key_width",
        0,
        16
      ],
      [
        "service_mapping_db6_access_auto_bubble_req",
        16,
        1
      ],
      [
        "service_mapping_db6_access_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "sdb_mac_service_mapping_db6_access_cam_wm_max_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "service_mapping_db6_access_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "sdb_mac_service_mapping_db6_access_access_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 135,
    "desc": "",
    "fields": [
      [
        "service_mapping_db6_access_access_reg",
        0,
        135
      ]
    ]
  },
  "sdb_mac_service_mapping_db6_access_response_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 132,
    "desc": "",
    "fields": [
      [
        "service_mapping_db6_access_response_valid",
        0,
        1
      ],
      [
        "service_mapping_db6_access_response_reg",
        1,
        131
      ]
    ]
  },
  "sdb_mac_service_mapping_db7_access_per_bank_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 102,
    "desc": "",
    "fields": [
      [
        "service_mapping_db7_access_active_banks",
        0,
        1
      ],
      [
        "service_mapping_db7_access_hash_key",
        1,
        100
      ],
      [
        "service_mapping_db7_access_use_primitive_crc",
        101,
        1
      ]
    ]
  },
  "sdb_mac_service_mapping_db7_access_per_em_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "service_mapping_db7_access_key_width",
        0,
        16
      ],
      [
        "service_mapping_db7_access_auto_bubble_req",
        16,
        1
      ],
      [
        "service_mapping_db7_access_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "sdb_mac_service_mapping_db7_access_cam_wm_max_reg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "service_mapping_db7_access_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "sdb_mac_service_mapping_db7_access_access_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 131,
    "desc": "",
    "fields": [
      [
        "service_mapping_db7_access_access_reg",
        0,
        131
      ]
    ]
  },
  "sdb_mac_service_mapping_db7_access_response_register": {
    "type": "register",
    "block": "sdb_mac",
    "width": 131,
    "desc": "",
    "fields": [
      [
        "service_mapping_db7_access_response_valid",
        0,
        1
      ],
      [
        "service_mapping_db7_access_response_reg",
        1,
        130
      ]
    ]
  },
  "sdb_mac_em_response_interrupt": {
    "type": "register",
    "block": "sdb_mac",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "service_mapping_db0_access0_resp",
        0,
        1
      ],
      [
        "service_mapping_db0_access1_resp",
        1,
        1
      ],
      [
        "service_mapping_db1_access0_resp",
        2,
        1
      ],
      [
        "service_mapping_db1_access1_resp",
        3,
        1
      ],
      [
        "service_mapping_db2_access0_resp",
        4,
        1
      ],
      [
        "service_mapping_db2_access1_resp",
        5,
        1
      ],
      [
        "service_mapping_db3_access0_resp",
        6,
        1
      ],
      [
        "service_mapping_db3_access1_resp",
        7,
        1
      ],
      [
        "service_mapping_db4_access0_resp",
        8,
        1
      ],
      [
        "service_mapping_db4_access1_resp",
        9,
        1
      ],
      [
        "service_mapping_db5_access0_resp",
        10,
        1
      ],
      [
        "service_mapping_db5_access1_resp",
        11,
        1
      ],
      [
        "service_mapping_db6_access0_resp",
        12,
        1
      ],
      [
        "service_mapping_db6_access1_resp",
        13,
        1
      ],
      [
        "service_mapping_db7_access0_resp",
        14,
        1
      ],
      [
        "service_mapping_db7_access1_resp",
        15,
        1
      ]
    ]
  },
  "sdb_mac_em_response_interrupt_mask": {
    "type": "register",
    "block": "sdb_mac",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "service_mapping_db0_access0_resp_mask",
        0,
        1
      ],
      [
        "service_mapping_db0_access1_resp_mask",
        1,
        1
      ],
      [
        "service_mapping_db1_access0_resp_mask",
        2,
        1
      ],
      [
        "service_mapping_db1_access1_resp_mask",
        3,
        1
      ],
      [
        "service_mapping_db2_access0_resp_mask",
        4,
        1
      ],
      [
        "service_mapping_db2_access1_resp_mask",
        5,
        1
      ],
      [
        "service_mapping_db3_access0_resp_mask",
        6,
        1
      ],
      [
        "service_mapping_db3_access1_resp_mask",
        7,
        1
      ],
      [
        "service_mapping_db4_access0_resp_mask",
        8,
        1
      ],
      [
        "service_mapping_db4_access1_resp_mask",
        9,
        1
      ],
      [
        "service_mapping_db5_access0_resp_mask",
        10,
        1
      ],
      [
        "service_mapping_db5_access1_resp_mask",
        11,
        1
      ],
      [
        "service_mapping_db6_access0_resp_mask",
        12,
        1
      ],
      [
        "service_mapping_db6_access1_resp_mask",
        13,
        1
      ],
      [
        "service_mapping_db7_access0_resp_mask",
        14,
        1
      ],
      [
        "service_mapping_db7_access1_resp_mask",
        15,
        1
      ]
    ]
  },
  "sdb_mac_em_response_interrupt_test": {
    "type": "register",
    "block": "sdb_mac",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "service_mapping_db0_access0_resp_test",
        0,
        1
      ],
      [
        "service_mapping_db0_access1_resp_test",
        1,
        1
      ],
      [
        "service_mapping_db1_access0_resp_test",
        2,
        1
      ],
      [
        "service_mapping_db1_access1_resp_test",
        3,
        1
      ],
      [
        "service_mapping_db2_access0_resp_test",
        4,
        1
      ],
      [
        "service_mapping_db2_access1_resp_test",
        5,
        1
      ],
      [
        "service_mapping_db3_access0_resp_test",
        6,
        1
      ],
      [
        "service_mapping_db3_access1_resp_test",
        7,
        1
      ],
      [
        "service_mapping_db4_access0_resp_test",
        8,
        1
      ],
      [
        "service_mapping_db4_access1_resp_test",
        9,
        1
      ],
      [
        "service_mapping_db5_access0_resp_test",
        10,
        1
      ],
      [
        "service_mapping_db5_access1_resp_test",
        11,
        1
      ],
      [
        "service_mapping_db6_access0_resp_test",
        12,
        1
      ],
      [
        "service_mapping_db6_access1_resp_test",
        13,
        1
      ],
      [
        "service_mapping_db7_access0_resp_test",
        14,
        1
      ],
      [
        "service_mapping_db7_access1_resp_test",
        15,
        1
      ]
    ]
  },
  "sdb_mac_lp_table_db0_bubble_req_cfg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "lp_table_db0_bubble_timer_cfg",
        0,
        16
      ]
    ]
  },
  "sdb_mac_lp_table_db1_bubble_req_cfg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "lp_table_db1_bubble_timer_cfg",
        0,
        16
      ]
    ]
  },
  "sdb_mac_lp_table_db2_bubble_req_cfg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "lp_table_db2_bubble_timer_cfg",
        0,
        16
      ]
    ]
  },
  "sdb_mac_lp_table_db3_bubble_req_cfg": {
    "type": "register",
    "block": "sdb_mac",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "lp_table_db3_bubble_timer_cfg",
        0,
        16
      ]
    ]
  },
  "sdb_mac_central_lp_db_per_access_select_lp_core_index": {
    "type": "memory",
    "block": "sdb_mac",
    "width": 3,
    "desc": "The LP attributes table is composed of two 16K entry and two 32K entry 2-read-port memories. The table allows for different allocations of entries to slice pairs.  This 'table' controls this allocation",
    "fields": [
      [
        "selected_lp_core_index",
        0,
        3
      ]
    ]
  },
  "sdb_mac_lp_table_db0": {
    "type": "memory",
    "block": "sdb_mac",
    "width": 144,
    "desc": "lp-table-DB0: 16K",
    "fields": [
      [
        "lp_attributes",
        0,
        144
      ]
    ]
  },
  "sdb_mac_lp_table_db1": {
    "type": "memory",
    "block": "sdb_mac",
    "width": 144,
    "desc": "lp-table-DB1:  32K",
    "fields": [
      [
        "lp_attributes",
        0,
        144
      ]
    ]
  },
  "sdb_mac_lp_table_db2": {
    "type": "memory",
    "block": "sdb_mac",
    "width": 144,
    "desc": "lp-table-DB2:  32K",
    "fields": [
      [
        "lp_attributes",
        0,
        144
      ]
    ]
  },
  "sdb_mac_lp_table_db3": {
    "type": "memory",
    "block": "sdb_mac",
    "width": 144,
    "desc": "lp-table-DB3:  16K",
    "fields": [
      [
        "lp_attributes",
        0,
        144
      ]
    ]
  },
  "sdb_mac_service_mapping_db0_access_verifier": {
    "type": "memory",
    "block": "sdb_mac",
    "width": 80,
    "desc": "",
    "fields": [
      [
        "service_mapping_db0_access_verifier_data",
        0,
        80
      ]
    ]
  },
  "sdb_mac_service_mapping_db0_access_cam": {
    "type": "memory",
    "block": "sdb_mac",
    "width": 50,
    "desc": "",
    "fields": [
      [
        "service_mapping_db0_access_cam_payload",
        0,
        60
      ],
      [
        "service_mapping_db0_access_cam_key",
        60,
        50
      ],
      [
        "service_mapping_db0_access_cam_valid",
        110,
        1
      ]
    ]
  },
  "sdb_mac_service_mapping_db1_access_verifier": {
    "type": "memory",
    "block": "sdb_mac",
    "width": 80,
    "desc": "",
    "fields": [
      [
        "service_mapping_db1_access_verifier_data",
        0,
        80
      ]
    ]
  },
  "sdb_mac_service_mapping_db1_access_cam": {
    "type": "memory",
    "block": "sdb_mac",
    "width": 50,
    "desc": "",
    "fields": [
      [
        "service_mapping_db1_access_cam_payload",
        0,
        60
      ],
      [
        "service_mapping_db1_access_cam_key",
        60,
        50
      ],
      [
        "service_mapping_db1_access_cam_valid",
        110,
        1
      ]
    ]
  },
  "sdb_mac_service_mapping_db2_access_verifier": {
    "type": "memory",
    "block": "sdb_mac",
    "width": 80,
    "desc": "",
    "fields": [
      [
        "service_mapping_db2_access_verifier_data",
        0,
        80
      ]
    ]
  },
  "sdb_mac_service_mapping_db2_access_cam": {
    "type": "memory",
    "block": "sdb_mac",
    "width": 50,
    "desc": "",
    "fields": [
      [
        "service_mapping_db2_access_cam_payload",
        0,
        60
      ],
      [
        "service_mapping_db2_access_cam_key",
        60,
        50
      ],
      [
        "service_mapping_db2_access_cam_valid",
        110,
        1
      ]
    ]
  },
  "sdb_mac_service_mapping_db3_access_verifier": {
    "type": "memory",
    "block": "sdb_mac",
    "width": 80,
    "desc": "",
    "fields": [
      [
        "service_mapping_db3_access_verifier_data",
        0,
        80
      ]
    ]
  },
  "sdb_mac_service_mapping_db3_access_cam": {
    "type": "memory",
    "block": "sdb_mac",
    "width": 50,
    "desc": "",
    "fields": [
      [
        "service_mapping_db3_access_cam_payload",
        0,
        60
      ],
      [
        "service_mapping_db3_access_cam_key",
        60,
        50
      ],
      [
        "service_mapping_db3_access_cam_valid",
        110,
        1
      ]
    ]
  },
  "sdb_mac_service_mapping_db4_access_verifier": {
    "type": "memory",
    "block": "sdb_mac",
    "width": 80,
    "desc": "",
    "fields": [
      [
        "service_mapping_db4_access_verifier_data",
        0,
        80
      ]
    ]
  },
  "sdb_mac_service_mapping_db4_access_cam": {
    "type": "memory",
    "block": "sdb_mac",
    "width": 50,
    "desc": "",
    "fields": [
      [
        "service_mapping_db4_access_cam_payload",
        0,
        60
      ],
      [
        "service_mapping_db4_access_cam_key",
        60,
        50
      ],
      [
        "service_mapping_db4_access_cam_valid",
        110,
        1
      ]
    ]
  },
  "sdb_mac_service_mapping_db5_access_verifier": {
    "type": "memory",
    "block": "sdb_mac",
    "width": 80,
    "desc": "",
    "fields": [
      [
        "service_mapping_db5_access_verifier_data",
        0,
        80
      ]
    ]
  },
  "sdb_mac_service_mapping_db5_access_cam": {
    "type": "memory",
    "block": "sdb_mac",
    "width": 50,
    "desc": "",
    "fields": [
      [
        "service_mapping_db5_access_cam_payload",
        0,
        60
      ],
      [
        "service_mapping_db5_access_cam_key",
        60,
        50
      ],
      [
        "service_mapping_db5_access_cam_valid",
        110,
        1
      ]
    ]
  },
  "sdb_mac_service_mapping_db6_access_verifier": {
    "type": "memory",
    "block": "sdb_mac",
    "width": 80,
    "desc": "",
    "fields": [
      [
        "service_mapping_db6_access_verifier_data",
        0,
        80
      ]
    ]
  },
  "sdb_mac_service_mapping_db6_access_cam": {
    "type": "memory",
    "block": "sdb_mac",
    "width": 50,
    "desc": "",
    "fields": [
      [
        "service_mapping_db6_access_cam_payload",
        0,
        60
      ],
      [
        "service_mapping_db6_access_cam_key",
        60,
        50
      ],
      [
        "service_mapping_db6_access_cam_valid",
        110,
        1
      ]
    ]
  },
  "sdb_mac_service_mapping_db7_access_verifier": {
    "type": "memory",
    "block": "sdb_mac",
    "width": 80,
    "desc": "",
    "fields": [
      [
        "service_mapping_db7_access_verifier_data",
        0,
        80
      ]
    ]
  },
  "sdb_mac_service_mapping_db7_access_cam": {
    "type": "memory",
    "block": "sdb_mac",
    "width": 50,
    "desc": "",
    "fields": [
      [
        "service_mapping_db7_access_cam_payload",
        0,
        60
      ],
      [
        "service_mapping_db7_access_cam_key",
        60,
        50
      ],
      [
        "service_mapping_db7_access_cam_valid",
        110,
        1
      ]
    ]
  },
  "pdvoq_slice5_interrupt_register": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "general_interrupt_register_summary",
        1,
        1
      ]
    ]
  },
  "pdvoq_slice5_mem_protect_interrupt": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "pdvoq_slice5_mem_protect_interrupt_test": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "pdvoq_slice5_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 55,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "rdrqsn_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "rdsn_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "rdbc_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "rdbufcnt_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "wrrqsn_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "wrsn_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "wrbc_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "wrbufcnt_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "voq2context_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "cand_rel_fifo_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "in_cand_rel_fifo_set_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "in_cand_rel_fifo_clr_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "context_release_eligible_set_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "context_release_eligible_clr_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "context_in_dram_set_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "context_in_dram_clr_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "context_map_valid_set_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "context_map_valid_clr_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "contextfbm_bmp_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "new_voq_set_ecc_1b_err_interrupt_mask",
        19,
        1
      ],
      [
        "new_voq_clr_ecc_1b_err_interrupt_mask",
        20,
        1
      ],
      [
        "voq_properties_ecc_1b_err_interrupt_mask",
        21,
        1
      ],
      [
        "static_mapping_ecc_1b_err_interrupt_mask",
        22,
        1
      ],
      [
        "context_allocate_set_master_ecc_1b_err_interrupt_mask",
        23,
        1
      ],
      [
        "context_allocate_set_slave_ecc_1b_err_interrupt_mask",
        24,
        1
      ],
      [
        "context_allocate_clr_master_ecc_1b_err_interrupt_mask",
        25,
        1
      ],
      [
        "context_allocate_clr_slave_ecc_1b_err_interrupt_mask",
        26,
        1
      ],
      [
        "context_allocate_grant_set_ecc_1b_err_interrupt_mask",
        27,
        1
      ],
      [
        "context_allocate_grant_clr_ecc_1b_err_interrupt_mask",
        28,
        1
      ],
      [
        "context2voq_ecc_1b_err_interrupt_mask",
        29,
        1
      ],
      [
        "rqm_free_fifo_ecc_1b_err_interrupt_mask",
        30,
        1
      ],
      [
        "voqcgm_profile_ecc_1b_err_interrupt_mask",
        31,
        1
      ],
      [
        "dram_cgm_profile_ecc_1b_err_interrupt_mask",
        32,
        1
      ],
      [
        "buffers_consumption_lut_for_enq_ecc_1b_err_interrupt_mask",
        33,
        1
      ],
      [
        "pd_consumption_lut_for_enq_ecc_1b_err_interrupt_mask",
        34,
        1
      ],
      [
        "voq_enq_rpt_size_for_enq_ecc_1b_err_interrupt_mask",
        35,
        1
      ],
      [
        "voq_deq_rpt_size_for_enq_ecc_1b_err_interrupt_mask",
        36,
        1
      ],
      [
        "voq_enq_rpt_size_for_deq_ecc_1b_err_interrupt_mask",
        37,
        1
      ],
      [
        "voq_deq_rpt_size_for_deq_ecc_1b_err_interrupt_mask",
        38,
        1
      ],
      [
        "last_rpt_enq_set_mem_ecc_1b_err_interrupt_mask",
        39,
        1
      ],
      [
        "last_rpt_enq_set_mem_extra_ecc_1b_err_interrupt_mask",
        40,
        1
      ],
      [
        "last_rpt_enq_clr_mem_ecc_1b_err_interrupt_mask",
        41,
        1
      ],
      [
        "last_rpt_enq_clr_mem_extra_ecc_1b_err_interrupt_mask",
        42,
        1
      ],
      [
        "voq_tenq_head_enq_ecc_1b_err_interrupt_mask",
        43,
        1
      ],
      [
        "voq_tenq_head_rd_ecc_1b_err_interrupt_mask",
        44,
        1
      ],
      [
        "voq_tenq_head_msb_enq_ecc_1b_err_interrupt_mask",
        45,
        1
      ],
      [
        "voq_tenq_head_msb_rd_ecc_1b_err_interrupt_mask",
        46,
        1
      ],
      [
        "head_time_enq_set_mem_ecc_1b_err_interrupt_mask",
        47,
        1
      ],
      [
        "head_time_enq_set_mem_extra_ecc_1b_err_interrupt_mask",
        48,
        1
      ],
      [
        "head_time_enq_clr_mem_ecc_1b_err_interrupt_mask",
        49,
        1
      ],
      [
        "head_time_enq_clr_mem_extra_ecc_1b_err_interrupt_mask",
        50,
        1
      ],
      [
        "is_aging_set_mem_ecc_1b_err_interrupt_mask",
        51,
        1
      ],
      [
        "is_aging_clr_mem_ecc_1b_err_interrupt_mask",
        52,
        1
      ],
      [
        "admission_result_dram_ecc_1b_err_interrupt_mask",
        53,
        1
      ],
      [
        "wred_region_ecc_1b_err_interrupt_mask",
        54,
        1
      ]
    ]
  },
  "pdvoq_slice5_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 55,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "rdrqsn_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "rdsn_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "rdbc_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "rdbufcnt_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "wrrqsn_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "wrsn_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "wrbc_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "wrbufcnt_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "voq2context_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "cand_rel_fifo_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "in_cand_rel_fifo_set_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "in_cand_rel_fifo_clr_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "context_release_eligible_set_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "context_release_eligible_clr_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "context_in_dram_set_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "context_in_dram_clr_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "context_map_valid_set_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "context_map_valid_clr_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "contextfbm_bmp_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "new_voq_set_ecc_2b_err_interrupt_mask",
        19,
        1
      ],
      [
        "new_voq_clr_ecc_2b_err_interrupt_mask",
        20,
        1
      ],
      [
        "voq_properties_ecc_2b_err_interrupt_mask",
        21,
        1
      ],
      [
        "static_mapping_ecc_2b_err_interrupt_mask",
        22,
        1
      ],
      [
        "context_allocate_set_master_ecc_2b_err_interrupt_mask",
        23,
        1
      ],
      [
        "context_allocate_set_slave_ecc_2b_err_interrupt_mask",
        24,
        1
      ],
      [
        "context_allocate_clr_master_ecc_2b_err_interrupt_mask",
        25,
        1
      ],
      [
        "context_allocate_clr_slave_ecc_2b_err_interrupt_mask",
        26,
        1
      ],
      [
        "context_allocate_grant_set_ecc_2b_err_interrupt_mask",
        27,
        1
      ],
      [
        "context_allocate_grant_clr_ecc_2b_err_interrupt_mask",
        28,
        1
      ],
      [
        "context2voq_ecc_2b_err_interrupt_mask",
        29,
        1
      ],
      [
        "rqm_free_fifo_ecc_2b_err_interrupt_mask",
        30,
        1
      ],
      [
        "voqcgm_profile_ecc_2b_err_interrupt_mask",
        31,
        1
      ],
      [
        "dram_cgm_profile_ecc_2b_err_interrupt_mask",
        32,
        1
      ],
      [
        "buffers_consumption_lut_for_enq_ecc_2b_err_interrupt_mask",
        33,
        1
      ],
      [
        "pd_consumption_lut_for_enq_ecc_2b_err_interrupt_mask",
        34,
        1
      ],
      [
        "voq_enq_rpt_size_for_enq_ecc_2b_err_interrupt_mask",
        35,
        1
      ],
      [
        "voq_deq_rpt_size_for_enq_ecc_2b_err_interrupt_mask",
        36,
        1
      ],
      [
        "voq_enq_rpt_size_for_deq_ecc_2b_err_interrupt_mask",
        37,
        1
      ],
      [
        "voq_deq_rpt_size_for_deq_ecc_2b_err_interrupt_mask",
        38,
        1
      ],
      [
        "last_rpt_enq_set_mem_ecc_2b_err_interrupt_mask",
        39,
        1
      ],
      [
        "last_rpt_enq_set_mem_extra_ecc_2b_err_interrupt_mask",
        40,
        1
      ],
      [
        "last_rpt_enq_clr_mem_ecc_2b_err_interrupt_mask",
        41,
        1
      ],
      [
        "last_rpt_enq_clr_mem_extra_ecc_2b_err_interrupt_mask",
        42,
        1
      ],
      [
        "voq_tenq_head_enq_ecc_2b_err_interrupt_mask",
        43,
        1
      ],
      [
        "voq_tenq_head_rd_ecc_2b_err_interrupt_mask",
        44,
        1
      ],
      [
        "voq_tenq_head_msb_enq_ecc_2b_err_interrupt_mask",
        45,
        1
      ],
      [
        "voq_tenq_head_msb_rd_ecc_2b_err_interrupt_mask",
        46,
        1
      ],
      [
        "head_time_enq_set_mem_ecc_2b_err_interrupt_mask",
        47,
        1
      ],
      [
        "head_time_enq_set_mem_extra_ecc_2b_err_interrupt_mask",
        48,
        1
      ],
      [
        "head_time_enq_clr_mem_ecc_2b_err_interrupt_mask",
        49,
        1
      ],
      [
        "head_time_enq_clr_mem_extra_ecc_2b_err_interrupt_mask",
        50,
        1
      ],
      [
        "is_aging_set_mem_ecc_2b_err_interrupt_mask",
        51,
        1
      ],
      [
        "is_aging_clr_mem_ecc_2b_err_interrupt_mask",
        52,
        1
      ],
      [
        "admission_result_dram_ecc_2b_err_interrupt_mask",
        53,
        1
      ],
      [
        "wred_region_ecc_2b_err_interrupt_mask",
        54,
        1
      ]
    ]
  },
  "pdvoq_slice5_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 55,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "rdrqsn_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "rdsn_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "rdbc_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "rdbufcnt_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "wrrqsn_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "wrsn_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "wrbc_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "wrbufcnt_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "voq2context_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "cand_rel_fifo_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "in_cand_rel_fifo_set_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "in_cand_rel_fifo_clr_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "context_release_eligible_set_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "context_release_eligible_clr_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "context_in_dram_set_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "context_in_dram_clr_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "context_map_valid_set_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "context_map_valid_clr_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "contextfbm_bmp_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "new_voq_set_ecc_1b_err_initiate",
        19,
        1
      ],
      [
        "new_voq_clr_ecc_1b_err_initiate",
        20,
        1
      ],
      [
        "voq_properties_ecc_1b_err_initiate",
        21,
        1
      ],
      [
        "static_mapping_ecc_1b_err_initiate",
        22,
        1
      ],
      [
        "context_allocate_set_master_ecc_1b_err_initiate",
        23,
        1
      ],
      [
        "context_allocate_set_slave_ecc_1b_err_initiate",
        24,
        1
      ],
      [
        "context_allocate_clr_master_ecc_1b_err_initiate",
        25,
        1
      ],
      [
        "context_allocate_clr_slave_ecc_1b_err_initiate",
        26,
        1
      ],
      [
        "context_allocate_grant_set_ecc_1b_err_initiate",
        27,
        1
      ],
      [
        "context_allocate_grant_clr_ecc_1b_err_initiate",
        28,
        1
      ],
      [
        "context2voq_ecc_1b_err_initiate",
        29,
        1
      ],
      [
        "rqm_free_fifo_ecc_1b_err_initiate",
        30,
        1
      ],
      [
        "voqcgm_profile_ecc_1b_err_initiate",
        31,
        1
      ],
      [
        "dram_cgm_profile_ecc_1b_err_initiate",
        32,
        1
      ],
      [
        "buffers_consumption_lut_for_enq_ecc_1b_err_initiate",
        33,
        1
      ],
      [
        "pd_consumption_lut_for_enq_ecc_1b_err_initiate",
        34,
        1
      ],
      [
        "voq_enq_rpt_size_for_enq_ecc_1b_err_initiate",
        35,
        1
      ],
      [
        "voq_deq_rpt_size_for_enq_ecc_1b_err_initiate",
        36,
        1
      ],
      [
        "voq_enq_rpt_size_for_deq_ecc_1b_err_initiate",
        37,
        1
      ],
      [
        "voq_deq_rpt_size_for_deq_ecc_1b_err_initiate",
        38,
        1
      ],
      [
        "last_rpt_enq_set_mem_ecc_1b_err_initiate",
        39,
        1
      ],
      [
        "last_rpt_enq_set_mem_extra_ecc_1b_err_initiate",
        40,
        1
      ],
      [
        "last_rpt_enq_clr_mem_ecc_1b_err_initiate",
        41,
        1
      ],
      [
        "last_rpt_enq_clr_mem_extra_ecc_1b_err_initiate",
        42,
        1
      ],
      [
        "voq_tenq_head_enq_ecc_1b_err_initiate",
        43,
        1
      ],
      [
        "voq_tenq_head_rd_ecc_1b_err_initiate",
        44,
        1
      ],
      [
        "voq_tenq_head_msb_enq_ecc_1b_err_initiate",
        45,
        1
      ],
      [
        "voq_tenq_head_msb_rd_ecc_1b_err_initiate",
        46,
        1
      ],
      [
        "head_time_enq_set_mem_ecc_1b_err_initiate",
        47,
        1
      ],
      [
        "head_time_enq_set_mem_extra_ecc_1b_err_initiate",
        48,
        1
      ],
      [
        "head_time_enq_clr_mem_ecc_1b_err_initiate",
        49,
        1
      ],
      [
        "head_time_enq_clr_mem_extra_ecc_1b_err_initiate",
        50,
        1
      ],
      [
        "is_aging_set_mem_ecc_1b_err_initiate",
        51,
        1
      ],
      [
        "is_aging_clr_mem_ecc_1b_err_initiate",
        52,
        1
      ],
      [
        "admission_result_dram_ecc_1b_err_initiate",
        53,
        1
      ],
      [
        "wred_region_ecc_1b_err_initiate",
        54,
        1
      ]
    ]
  },
  "pdvoq_slice5_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 55,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "rdrqsn_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "rdsn_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "rdbc_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "rdbufcnt_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "wrrqsn_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "wrsn_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "wrbc_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "wrbufcnt_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "voq2context_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "cand_rel_fifo_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "in_cand_rel_fifo_set_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "in_cand_rel_fifo_clr_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "context_release_eligible_set_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "context_release_eligible_clr_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "context_in_dram_set_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "context_in_dram_clr_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "context_map_valid_set_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "context_map_valid_clr_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "contextfbm_bmp_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "new_voq_set_ecc_2b_err_initiate",
        19,
        1
      ],
      [
        "new_voq_clr_ecc_2b_err_initiate",
        20,
        1
      ],
      [
        "voq_properties_ecc_2b_err_initiate",
        21,
        1
      ],
      [
        "static_mapping_ecc_2b_err_initiate",
        22,
        1
      ],
      [
        "context_allocate_set_master_ecc_2b_err_initiate",
        23,
        1
      ],
      [
        "context_allocate_set_slave_ecc_2b_err_initiate",
        24,
        1
      ],
      [
        "context_allocate_clr_master_ecc_2b_err_initiate",
        25,
        1
      ],
      [
        "context_allocate_clr_slave_ecc_2b_err_initiate",
        26,
        1
      ],
      [
        "context_allocate_grant_set_ecc_2b_err_initiate",
        27,
        1
      ],
      [
        "context_allocate_grant_clr_ecc_2b_err_initiate",
        28,
        1
      ],
      [
        "context2voq_ecc_2b_err_initiate",
        29,
        1
      ],
      [
        "rqm_free_fifo_ecc_2b_err_initiate",
        30,
        1
      ],
      [
        "voqcgm_profile_ecc_2b_err_initiate",
        31,
        1
      ],
      [
        "dram_cgm_profile_ecc_2b_err_initiate",
        32,
        1
      ],
      [
        "buffers_consumption_lut_for_enq_ecc_2b_err_initiate",
        33,
        1
      ],
      [
        "pd_consumption_lut_for_enq_ecc_2b_err_initiate",
        34,
        1
      ],
      [
        "voq_enq_rpt_size_for_enq_ecc_2b_err_initiate",
        35,
        1
      ],
      [
        "voq_deq_rpt_size_for_enq_ecc_2b_err_initiate",
        36,
        1
      ],
      [
        "voq_enq_rpt_size_for_deq_ecc_2b_err_initiate",
        37,
        1
      ],
      [
        "voq_deq_rpt_size_for_deq_ecc_2b_err_initiate",
        38,
        1
      ],
      [
        "last_rpt_enq_set_mem_ecc_2b_err_initiate",
        39,
        1
      ],
      [
        "last_rpt_enq_set_mem_extra_ecc_2b_err_initiate",
        40,
        1
      ],
      [
        "last_rpt_enq_clr_mem_ecc_2b_err_initiate",
        41,
        1
      ],
      [
        "last_rpt_enq_clr_mem_extra_ecc_2b_err_initiate",
        42,
        1
      ],
      [
        "voq_tenq_head_enq_ecc_2b_err_initiate",
        43,
        1
      ],
      [
        "voq_tenq_head_rd_ecc_2b_err_initiate",
        44,
        1
      ],
      [
        "voq_tenq_head_msb_enq_ecc_2b_err_initiate",
        45,
        1
      ],
      [
        "voq_tenq_head_msb_rd_ecc_2b_err_initiate",
        46,
        1
      ],
      [
        "head_time_enq_set_mem_ecc_2b_err_initiate",
        47,
        1
      ],
      [
        "head_time_enq_set_mem_extra_ecc_2b_err_initiate",
        48,
        1
      ],
      [
        "head_time_enq_clr_mem_ecc_2b_err_initiate",
        49,
        1
      ],
      [
        "head_time_enq_clr_mem_extra_ecc_2b_err_initiate",
        50,
        1
      ],
      [
        "is_aging_set_mem_ecc_2b_err_initiate",
        51,
        1
      ],
      [
        "is_aging_clr_mem_ecc_2b_err_initiate",
        52,
        1
      ],
      [
        "admission_result_dram_ecc_2b_err_initiate",
        53,
        1
      ],
      [
        "wred_region_ecc_2b_err_initiate",
        54,
        1
      ]
    ]
  },
  "pdvoq_slice5_mem_protect_err_status": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 55,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "rdrqsn_err_int",
        0,
        1
      ],
      [
        "rdsn_err_int",
        1,
        1
      ],
      [
        "rdbc_err_int",
        2,
        1
      ],
      [
        "rdbufcnt_err_int",
        3,
        1
      ],
      [
        "wrrqsn_err_int",
        4,
        1
      ],
      [
        "wrsn_err_int",
        5,
        1
      ],
      [
        "wrbc_err_int",
        6,
        1
      ],
      [
        "wrbufcnt_err_int",
        7,
        1
      ],
      [
        "voq2context_err_int",
        8,
        1
      ],
      [
        "cand_rel_fifo_err_int",
        9,
        1
      ],
      [
        "in_cand_rel_fifo_set_err_int",
        10,
        1
      ],
      [
        "in_cand_rel_fifo_clr_err_int",
        11,
        1
      ],
      [
        "context_release_eligible_set_err_int",
        12,
        1
      ],
      [
        "context_release_eligible_clr_err_int",
        13,
        1
      ],
      [
        "context_in_dram_set_err_int",
        14,
        1
      ],
      [
        "context_in_dram_clr_err_int",
        15,
        1
      ],
      [
        "context_map_valid_set_err_int",
        16,
        1
      ],
      [
        "context_map_valid_clr_err_int",
        17,
        1
      ],
      [
        "contextfbm_bmp_err_int",
        18,
        1
      ],
      [
        "new_voq_set_err_int",
        19,
        1
      ],
      [
        "new_voq_clr_err_int",
        20,
        1
      ],
      [
        "voq_properties_err_int",
        21,
        1
      ],
      [
        "static_mapping_err_int",
        22,
        1
      ],
      [
        "context_allocate_set_master_err_int",
        23,
        1
      ],
      [
        "context_allocate_set_slave_err_int",
        24,
        1
      ],
      [
        "context_allocate_clr_master_err_int",
        25,
        1
      ],
      [
        "context_allocate_clr_slave_err_int",
        26,
        1
      ],
      [
        "context_allocate_grant_set_err_int",
        27,
        1
      ],
      [
        "context_allocate_grant_clr_err_int",
        28,
        1
      ],
      [
        "context2voq_err_int",
        29,
        1
      ],
      [
        "rqm_free_fifo_err_int",
        30,
        1
      ],
      [
        "voqcgm_profile_err_int",
        31,
        1
      ],
      [
        "dram_cgm_profile_err_int",
        32,
        1
      ],
      [
        "buffers_consumption_lut_for_enq_err_int",
        33,
        1
      ],
      [
        "pd_consumption_lut_for_enq_err_int",
        34,
        1
      ],
      [
        "voq_enq_rpt_size_for_enq_err_int",
        35,
        1
      ],
      [
        "voq_deq_rpt_size_for_enq_err_int",
        36,
        1
      ],
      [
        "voq_enq_rpt_size_for_deq_err_int",
        37,
        1
      ],
      [
        "voq_deq_rpt_size_for_deq_err_int",
        38,
        1
      ],
      [
        "last_rpt_enq_set_mem_err_int",
        39,
        1
      ],
      [
        "last_rpt_enq_set_mem_extra_err_int",
        40,
        1
      ],
      [
        "last_rpt_enq_clr_mem_err_int",
        41,
        1
      ],
      [
        "last_rpt_enq_clr_mem_extra_err_int",
        42,
        1
      ],
      [
        "voq_tenq_head_enq_err_int",
        43,
        1
      ],
      [
        "voq_tenq_head_rd_err_int",
        44,
        1
      ],
      [
        "voq_tenq_head_msb_enq_err_int",
        45,
        1
      ],
      [
        "voq_tenq_head_msb_rd_err_int",
        46,
        1
      ],
      [
        "head_time_enq_set_mem_err_int",
        47,
        1
      ],
      [
        "head_time_enq_set_mem_extra_err_int",
        48,
        1
      ],
      [
        "head_time_enq_clr_mem_err_int",
        49,
        1
      ],
      [
        "head_time_enq_clr_mem_extra_err_int",
        50,
        1
      ],
      [
        "is_aging_set_mem_err_int",
        51,
        1
      ],
      [
        "is_aging_clr_mem_err_int",
        52,
        1
      ],
      [
        "admission_result_dram_err_int",
        53,
        1
      ],
      [
        "wred_region_err_int",
        54,
        1
      ]
    ]
  },
  "pdvoq_slice5_selected_ser_error_info": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 17,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        15
      ],
      [
        "mem_err_type",
        15,
        2
      ]
    ]
  },
  "pdvoq_slice5_ser_error_debug_configuration": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 7,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        6
      ],
      [
        "reset_memory_errors",
        6,
        1
      ]
    ]
  },
  "pdvoq_slice5_ecc_1b_err_debug": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "pdvoq_slice5_ecc_2b_err_debug": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "pdvoq_slice5_mbist_pass_status": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 164,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        164
      ]
    ]
  },
  "pdvoq_slice5_mbist_fail_status": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 164,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        164
      ]
    ]
  },
  "pdvoq_slice5_counter_timer": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "pdvoq_slice5_counter_timer_trigger_reg": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "pdvoq_slice5_memory_access_timeout": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "pdvoq_slice5_broadcast_config_reg": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "pdvoq_slice5_memory_prot_bypass": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "pdvoq_slice5_soft_reset_configuration": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "pdvoq_slice5_mbist_configuration": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "pdvoq_slice5_power_down_configuration": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "pdvoq_slice5_spare_reg": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "pdvoq_slice5_pmro_ctrl": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "pdvoq_slice5_pmro_status": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "pdvoq_slice5_mirror_bus_conf_reg": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "pdvoq_slice5_mirror_bus_status": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice5_device_time_offset_cfg": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "pdvoq_slice5_general_interrupt_register": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 7,
    "desc": "Interrupt",
    "fields": [
      [
        "rd_req_fifo_oveflow",
        0,
        1
      ],
      [
        "deq_req_fifo_overflow",
        1,
        1
      ],
      [
        "in_fifo_overflow",
        2,
        1
      ],
      [
        "dram_release_fifo_overflow",
        3,
        1
      ],
      [
        "ics_return_fifo_overflow",
        4,
        1
      ],
      [
        "cpu_return_fifo_overflow",
        5,
        1
      ],
      [
        "back_to_tail_fifo_overflow",
        6,
        1
      ]
    ]
  },
  "pdvoq_slice5_general_interrupt_register_mask": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 7,
    "desc": "This register masks GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "rd_req_fifo_oveflow_mask",
        0,
        1
      ],
      [
        "deq_req_fifo_overflow_mask",
        1,
        1
      ],
      [
        "in_fifo_overflow_mask",
        2,
        1
      ],
      [
        "dram_release_fifo_overflow_mask",
        3,
        1
      ],
      [
        "ics_return_fifo_overflow_mask",
        4,
        1
      ],
      [
        "cpu_return_fifo_overflow_mask",
        5,
        1
      ],
      [
        "back_to_tail_fifo_overflow_mask",
        6,
        1
      ]
    ]
  },
  "pdvoq_slice5_general_interrupt_register_test": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 7,
    "desc": "This register tests GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "rd_req_fifo_oveflow_test",
        0,
        1
      ],
      [
        "deq_req_fifo_overflow_test",
        1,
        1
      ],
      [
        "in_fifo_overflow_test",
        2,
        1
      ],
      [
        "dram_release_fifo_overflow_test",
        3,
        1
      ],
      [
        "ics_return_fifo_overflow_test",
        4,
        1
      ],
      [
        "cpu_return_fifo_overflow_test",
        5,
        1
      ],
      [
        "back_to_tail_fifo_overflow_test",
        6,
        1
      ]
    ]
  },
  "pdvoq_slice5_status_reg": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 6,
    "desc": "Status",
    "fields": [
      [
        "init_active",
        0,
        6
      ]
    ]
  },
  "pdvoq_slice5_debug_counters": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 140,
    "desc": "debug counters",
    "fields": [
      [
        "tsmon2pdvoq_count",
        0,
        20
      ],
      [
        "delete_no_context_count",
        20,
        20
      ],
      [
        "enqueue_rpt_count",
        40,
        20
      ],
      [
        "read_req_count",
        60,
        20
      ],
      [
        "dequeue_req_count",
        80,
        20
      ],
      [
        "dequeue_req_retransmit_count",
        100,
        20
      ],
      [
        "dequeue_rpt_count",
        120,
        20
      ]
    ]
  },
  "pdvoq_slice5_fifos_debug_reg": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 74,
    "desc": "",
    "fields": [
      [
        "rd_req_fifo_stat",
        0,
        5
      ],
      [
        "deq_req_fifo_stat",
        5,
        6
      ],
      [
        "in_fifo_stat",
        11,
        6
      ],
      [
        "dram_release_fifo_stat",
        17,
        6
      ],
      [
        "ics_return_fifo_stat",
        23,
        6
      ],
      [
        "cpu_return_fifo_stat",
        29,
        3
      ],
      [
        "back_to_tail_fifo_stat",
        32,
        5
      ],
      [
        "delete_context_qsize",
        37,
        14
      ],
      [
        "tsmon2pdvoq_cbr_status",
        51,
        6
      ],
      [
        "total_pds_in_slice",
        57,
        17
      ]
    ]
  },
  "pdvoq_slice5_cmap_th_reg": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 96,
    "desc": "Status",
    "fields": [
      [
        "context_pool_low_th",
        0,
        12
      ],
      [
        "context_pool_ret_th",
        12,
        12
      ],
      [
        "release_fifo_high_th",
        24,
        11
      ],
      [
        "total_free_buf",
        35,
        13
      ],
      [
        "not_empty_entry",
        48,
        48
      ]
    ]
  },
  "pdvoq_slice5_slice_mode_reg": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "slice_mode",
        0,
        4
      ]
    ]
  },
  "pdvoq_slice5_almost_full_conf": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 52,
    "desc": "almost full configurations. ",
    "fields": [
      [
        "rqm2em_alm_full_cfg",
        0,
        6
      ],
      [
        "release_alm_full_cfg",
        6,
        5
      ],
      [
        "dram_release_alm_full_cfg",
        11,
        5
      ],
      [
        "ics_release_alm_full_cfg",
        16,
        5
      ],
      [
        "back_to_tail_alm_full_cfg",
        21,
        4
      ],
      [
        "rqm_del_deq_alm_full_cfg",
        25,
        5
      ],
      [
        "rqm_deq_req_alm_full_cfg",
        30,
        6
      ],
      [
        "rqm_rd_req_alm_full_cfg",
        36,
        5
      ],
      [
        "wqm_input_alm_full_cfg",
        41,
        6
      ],
      [
        "wqm_cbt_alm_full_cfg",
        47,
        5
      ]
    ]
  },
  "pdvoq_slice5_general_conf": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "ignore_cgm",
        0,
        1
      ],
      [
        "ucdv_discard_en",
        1,
        1
      ]
    ]
  },
  "pdvoq_slice5_compensation_per_ifg": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 79,
    "desc": "",
    "fields": [
      [
        "ifg_per_source_if",
        0,
        64
      ],
      [
        "ifg0_compensation",
        64,
        7
      ],
      [
        "ifg1_compensation",
        71,
        7
      ],
      [
        "fabric_slice",
        78,
        1
      ]
    ]
  },
  "pdvoq_slice5_dynamic_mapping_conf": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 89,
    "desc": "",
    "fields": [
      [
        "dynamic_mapping_th0",
        0,
        12
      ],
      [
        "dynamic_mapping_th1",
        12,
        12
      ],
      [
        "dynamic_mapping_profile",
        24,
        64
      ],
      [
        "chicken_context_release_en",
        88,
        1
      ]
    ]
  },
  "pdvoq_slice5_cpu_return_context": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 12,
    "desc": "CPU return context to the dynamic context allocation machine. One use is in case of aged out queue.",
    "fields": [
      [
        "return_context",
        0,
        12
      ]
    ]
  },
  "pdvoq_slice5_cpu_return_context_status": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 1,
    "desc": "CPU may/may-not return context to the dynamic context allocation machine. One use is in case of aged out queue.",
    "fields": [
      [
        "return_ready",
        0,
        1
      ]
    ]
  },
  "pdvoq_slice5_profile2_slice_profile": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 3,
    "desc": "Reserve - Unused",
    "fields": [
      [
        "cgm_profile",
        0,
        3
      ]
    ]
  },
  "pdvoq_slice5_delete_queue_counter_id": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 3,
    "desc": "See field's description",
    "fields": [
      [
        "delete_counter_id",
        0,
        3
      ]
    ]
  },
  "pdvoq_slice5_slice_cgm_profile": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 3,
    "desc": "CGM Global Configs",
    "fields": [
      [
        "counter_id",
        0,
        3
      ]
    ]
  },
  "pdvoq_slice5_buffers_consumption_lut_for_deq": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 8,
    "desc": "LUT for dequeue marking in VOQ-CGM based on Buffer Consumption. Index in Array is {Profile,BufferAvailableLevel} Profile is 5 bits BufferAvailableLevel is quantized to 2 bits.",
    "fields": [
      [
        "deq_buffer_congestion_mark",
        0,
        8
      ]
    ]
  },
  "pdvoq_slice5_pd_consumption_lut_for_deq": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 128,
    "desc": "LUT for dequeue marking in VOQ-CGM based on Pd Consumption. Decision is taken from offset {Profile,PktAvailableLevel} Profile is 5 bits PktAvailableLevel is quantized to 2 bits.",
    "fields": [
      [
        "deq_pkt_congestion_mark",
        0,
        128
      ]
    ]
  },
  "pdvoq_slice5_voq_cgm_aging_machine_cnf": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 7,
    "desc": "ConfigRegisters for aging machine",
    "fields": [
      [
        "voq_cgm_aging_start_offset",
        0,
        6
      ],
      [
        "voq_cgm_aging_disable",
        6,
        1
      ]
    ]
  },
  "pdvoq_slice5_voq_cgm_enq_time_fifo_cfg": {
    "type": "register",
    "block": "pdvoq_slice5",
    "width": 1,
    "desc": "Config Register for fifo that stores the enq time of a PD between read report and Deq Cmd ",
    "fields": [
      [
        "bypass_enq_time_fifo",
        0,
        1
      ]
    ]
  },
  "pdvoq_slice5_rdrqsn": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 14,
    "desc": "Read request sequence number, entry per queue, each entry is initialized to the entry number. The sequence number is incremented (RMW) every read-request command and written to an old sequence number value in case the ICS asks for retransmit (on dequeue-command).",
    "fields": [
      [
        "rdrqsndata",
        0,
        14
      ]
    ]
  },
  "pdvoq_slice5_rdsn": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 14,
    "desc": "Read sequence number, entry per queue, each entry is initialized to the entry number.  The sequence number is incremented every dequeue-command from the ICS and read every enqueue-command by the write-queue-manager. ",
    "fields": [
      [
        "rdsndata",
        0,
        14
      ]
    ]
  },
  "pdvoq_slice5_rdbc": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 23,
    "desc": "Read bytes count, entry per queue, initialized to 0. The read bytes count is incremented (RMW) with the packet size every dequeue-command from the ICS, and read every enqueue-command, 2R+W memory.",
    "fields": [
      [
        "rdbcdata",
        0,
        23
      ]
    ]
  },
  "pdvoq_slice5_rdbufcnt": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 14,
    "desc": "Similar to rdbc but in SMS buffers. CGM need to know the queue size in SMS buffer units. SMS buffer is 384B.",
    "fields": [
      [
        "rdbufcntdata",
        0,
        14
      ]
    ]
  },
  "pdvoq_slice5_wrrqsn": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 14,
    "desc": "Write request sequence number, entry per queue. Each entry is initialized to the entry number (in order to prevent pressure on the first exact-match core). The sequence number is incremented by the write-queue-manager (RMW) every enqueue-command, R+W (Two ports) memory.",
    "fields": [
      [
        "wrrqsndata",
        0,
        14
      ]
    ]
  },
  "pdvoq_slice5_wrsn": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 14,
    "desc": "Write sequence number, entry per queue, each entry is initialized to the entry number.  The sequence number increments every write report (read-increment-write) and read every De-queue command, 2R+W memory. ",
    "fields": [
      [
        "wrsndata",
        0,
        14
      ]
    ]
  },
  "pdvoq_slice5_wrbc": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 23,
    "desc": "Write bytes count, entry per queue, initialized to 0.  The write bytes count is incremented (RMW) in packet size every write-report and read every dequeue-command, 2R+W memory.",
    "fields": [
      [
        "wrbcdata",
        0,
        23
      ]
    ]
  },
  "pdvoq_slice5_wrbufcnt": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 14,
    "desc": "Similar to wrbc but in SMS buffers. CGM need to know the queue size in SMS buffer units. SMS buffer is 384B.",
    "fields": [
      [
        "wrbufcntdata",
        0,
        14
      ]
    ]
  },
  "pdvoq_slice5_voq2context": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 12,
    "desc": "context per voq. Managed by the context mapper.  Read by ICS when it receives credit-grant and need to translate the VOQ\\# to context.",
    "fields": [
      [
        "voq2context_data",
        0,
        12
      ]
    ]
  },
  "pdvoq_slice5_cand_rel_fifo": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 12,
    "desc": "Fifo to hold context\\# released by the ICS",
    "fields": [
      [
        "context_to_release",
        0,
        12
      ]
    ]
  },
  "pdvoq_slice5_in_cand_rel_fifo_set": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 64,
    "desc": "The context resides in the CandRelFifo - set-clear-read to prevent double entries in the fifo",
    "fields": [
      [
        "ctx_rel_set",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice5_in_cand_rel_fifo_clr": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 64,
    "desc": "The context resides in the CandRelFifo - set-clear-read to prevent double entries in the fifo",
    "fields": [
      [
        "ctx_rel_clr",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice5_context_release_eligible_set": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 64,
    "desc": "The context is empty and thus ready for release SCRP",
    "fields": [
      [
        "ctx_rel_elgbl_set",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice5_context_release_eligible_clr": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 64,
    "desc": "The context is empty and thus ready for release SCRP",
    "fields": [
      [
        "ctx_rel_elgbl_clr",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice5_context_in_dram_set": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 64,
    "desc": "The context is in the DRAM and thus it is not ready for release SCR",
    "fields": [
      [
        "ctx_in_dram_set",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice5_context_in_dram_clr": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 64,
    "desc": "The context is in the DRAM and thus it is not ready for release SCR",
    "fields": [
      [
        "ctx_in_dram_clr",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice5_context_map_valid_set": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 64,
    "desc": "The context is mapped to VOQ (SCR)",
    "fields": [
      [
        "ctx_map_valid_set",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice5_context_map_valid_clr": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 64,
    "desc": "The context is mapped to VOQ (SCR)",
    "fields": [
      [
        "ctx_map_valid_clr",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice5_contextfbm_bmp": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 64,
    "desc": "bitmap memory for the free buffer manager",
    "fields": [
      [
        "contextfbm_bmpdata",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice5_new_voq_set": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 64,
    "desc": "This context is a new-voq (first credit grant did not arrive / first PD was not transmitted)",
    "fields": [
      [
        "new_voq_set_bits",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice5_new_voq_clr": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 64,
    "desc": "This context is a new-voq (first credit grant did not arrive / first PD was not transmitted)",
    "fields": [
      [
        "new_voq_clr_bits",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice5_voq_properties": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 128,
    "desc": "context per voq. Managed by the context mapper.  Read by ICS when it receives credit-grant and need to translate the VOQ\\# to context.",
    "fields": [
      [
        "profile",
        0,
        128
      ]
    ]
  },
  "pdvoq_slice5_static_mapping": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 64,
    "desc": "Mark the static context so they want be reused - returned to the pool",
    "fields": [
      [
        "static_mapping_bitmap",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice5_context_allocate_set_master": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 32,
    "desc": "VOQ is allocated to context (SCR)",
    "fields": [
      [
        "bitmap_a",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice5_context_allocate_set_slave": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 32,
    "desc": "VOQ is allocated to context (SCR)",
    "fields": [
      [
        "bitmap_b",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice5_context_allocate_clr_master": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 32,
    "desc": "VOQ is allocated to context (SCR)",
    "fields": [
      [
        "bitmap_c",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice5_context_allocate_clr_slave": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 32,
    "desc": "VOQ is allocated to context (SCR)",
    "fields": [
      [
        "bitmap_d",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice5_context_allocate_grant_set": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 32,
    "desc": "VOQ is allocated to context (SCR)",
    "fields": [
      [
        "bitmap_e",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice5_context_allocate_grant_clr": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 32,
    "desc": "VOQ is allocated to context (SCR)",
    "fields": [
      [
        "bitmap_f",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice5_context2voq": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 16,
    "desc": "credit allocate read port for credit grant",
    "fields": [
      [
        "context2voq_bits",
        0,
        16
      ]
    ]
  },
  "pdvoq_slice5_rqm_free_fifo": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 31,
    "desc": "fifo for dequeue between RQM and the EMCs",
    "fields": [
      [
        "rqm_fifo_dat_bank",
        0,
        4
      ],
      [
        "rqm_fifo_dat_idx",
        4,
        14
      ],
      [
        "rqm_fifo_dat_buf",
        18,
        13
      ]
    ]
  },
  "pdvoq_slice5_voqcgm_profile": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 5,
    "desc": "Dynamic CGM profile per context used by voq_cgm",
    "fields": [
      [
        "cgm_profile",
        0,
        5
      ]
    ]
  },
  "pdvoq_slice5_dram_cgm_profile": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 106,
    "desc": "Global Portion of Profiles for admission test. For every CGM profile define the action of the WRED mechanism (i.e. drop or mark) and the probabilty of the action when the queue size is in each of the WRED regions.",
    "fields": [
      [
        "wred_action",
        0,
        2
      ],
      [
        "wred_probability_region0",
        2,
        13
      ],
      [
        "wred_probability_region1",
        15,
        13
      ],
      [
        "wred_probability_region2",
        28,
        13
      ],
      [
        "wred_probability_region3",
        41,
        13
      ],
      [
        "wred_probability_region4",
        54,
        13
      ],
      [
        "wred_probability_region5",
        67,
        13
      ],
      [
        "wred_probability_region6",
        80,
        13
      ],
      [
        "wred_probability_region7",
        93,
        13
      ]
    ]
  },
  "pdvoq_slice5_profile_buff_region_thresholds": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 98,
    "desc": "Per Profile Thresholds for max queue size in buffers to be included in Region X. i.e. if QsizeBuffRegion0 < QsizeBuff <= QsizeBuffRegion1 then the region is 1. If QsizeBuffRegion6 < QsizeBuff the region is 7",
    "fields": [
      [
        "qsize_buff_region",
        0,
        98
      ]
    ]
  },
  "pdvoq_slice5_profile_pkt_region_thresholds": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 98,
    "desc": "Per Profile Thresholds for max queue size in PDs to be included in Region X. i.e. if QsizePktRegion0 < QsizePkts <= QsizePktRegion1 then the region is 1. If QsizePktRegion6 < QsizePkts the region is 7",
    "fields": [
      [
        "qsize_pkt_region",
        0,
        98
      ]
    ]
  },
  "pdvoq_slice5_profile_pkt_enq_time_region_thresholds": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 120,
    "desc": "Per Profile Thresholds for Voq-Delay to be in Region X. i.e. if PdEnqTimeRegion0 < Qdelay <= PdEnqTimeRegion1 then region is 1. If PdEnqTimeRegion14 < Qdelay region is 15",
    "fields": [
      [
        "pkt_enq_time_region",
        0,
        120
      ]
    ]
  },
  "pdvoq_slice5_buffers_consumption_lut_for_enq": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 64,
    "desc": "CGM Enqueue test LUT for queue size in buffers. The result of the test is a decision for DropGreen, DropYellow, EvictToDram and CongestionMark. Every entry in memory holds 16 bits for each decision type and the final decision is selected based on the 4 bit quantized queue delay level. Address in memory is: {Profile,DramContextAvailable,RxpdrIngressCounterRegion,VoqSizeBuffersLevel} Profile is 5 bits. DramContextAvailable is 1 bit and is received from the ICS. RxpdrIngressCounterRegion is 2 bits of Rxpdr's CounterA Utilization level. VoqSizeBuffersLevel is 3 bits and is the quantized queue size in buffers based on ProfileBuffRegionThresholds Memory.",
    "fields": [
      [
        "drop_green",
        0,
        16
      ],
      [
        "drop_yellow",
        16,
        16
      ],
      [
        "evict_to_dram",
        32,
        16
      ],
      [
        "congestion_mark",
        48,
        16
      ]
    ]
  },
  "pdvoq_slice5_pd_consumption_lut_for_enq": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 64,
    "desc": "CGM Enqueue test LUT for queue size in PDs. The result of the test is a decision for DropGreen, DropYellow, EvictToDram and CongestionMark. Every entry in memory holds 16 bits for each decision type and the final decision is selected based on the 4 bit quantized queue delay level. Address in memory is: {Profile,PdvoqPdCounter0Level,VoqSizePdsLevel} CGM logic implemented in memory. Profile is 5 bits. PdvoqPdCounter0Level is 2 bits of PDVOQ's PD Counter 0  Utilization level. VoqSizePdsLevel is 3 bits and is the quantized queue size in PDs based on ProfilePktRegionThresholds Memory.",
    "fields": [
      [
        "drop_green",
        0,
        16
      ],
      [
        "drop_yellow",
        16,
        16
      ],
      [
        "evict_to_dram",
        32,
        16
      ],
      [
        "congestion_mark",
        48,
        16
      ]
    ]
  },
  "pdvoq_slice5_voq_enq_rpt_size_for_enq": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 6,
    "desc": "Enq Report Qsize region per context for Enq pipe",
    "fields": [
      [
        "buff_region",
        0,
        3
      ],
      [
        "pkt_region",
        3,
        3
      ]
    ]
  },
  "pdvoq_slice5_voq_deq_rpt_size_for_enq": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 6,
    "desc": "Deq Report Qsize region per context for Enq pipe",
    "fields": [
      [
        "buff_region",
        0,
        3
      ],
      [
        "pkt_region",
        3,
        3
      ]
    ]
  },
  "pdvoq_slice5_voq_enq_rpt_size_for_deq": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 3,
    "desc": "Enq Report Qsize region per context for Enq pipe",
    "fields": [
      [
        "buff_region",
        0,
        3
      ]
    ]
  },
  "pdvoq_slice5_voq_deq_rpt_size_for_deq": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 3,
    "desc": "Deq Report Qsize region per context for Enq pipe",
    "fields": [
      [
        "buff_region",
        0,
        3
      ]
    ]
  },
  "pdvoq_slice5_last_rpt_enq_set_mem": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 32,
    "desc": "Set part of Set Clear Red Memory Needs to be initiated to 0",
    "fields": [
      [
        "enq_valid",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice5_last_rpt_enq_set_mem_extra": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 32,
    "desc": "Set part of Set Clear Red Memory Needs to be initiated to 0",
    "fields": [
      [
        "enq_valid",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice5_last_rpt_enq_clr_mem": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 32,
    "desc": "Clr part of Set Clear Red Memory Needs to be initiated to 0",
    "fields": [
      [
        "deq_valid",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice5_last_rpt_enq_clr_mem_extra": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 32,
    "desc": "Clr part of Set Clear Red Memory Needs to be initiated to 0",
    "fields": [
      [
        "deq_valid",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice5_voq_tenq_head_enq": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 8,
    "desc": "Enq time for CGM",
    "fields": [
      [
        "t_enq",
        0,
        8
      ]
    ]
  },
  "pdvoq_slice5_voq_tenq_head_rd": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 8,
    "desc": "Voq Head time for CGM",
    "fields": [
      [
        "t_enq",
        0,
        8
      ]
    ]
  },
  "pdvoq_slice5_voq_tenq_head_msb_enq": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 2,
    "desc": "Enq time for CGM",
    "fields": [
      [
        "t_enq",
        0,
        2
      ]
    ]
  },
  "pdvoq_slice5_voq_tenq_head_msb_rd": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 2,
    "desc": "Voq Head time for CGM",
    "fields": [
      [
        "t_enq",
        0,
        2
      ]
    ]
  },
  "pdvoq_slice5_head_time_enq_set_mem": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 32,
    "desc": "Set part of Set Clear Red Memory Needs to be initiated to 0",
    "fields": [
      [
        "enq_valid",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice5_head_time_enq_set_mem_extra": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 32,
    "desc": "Set part of Set Clear Red Memory Needs to be initiated to 0",
    "fields": [
      [
        "enq_valid",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice5_head_time_enq_clr_mem": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 32,
    "desc": "Clr part of Set Clear Red Memory Needs to be initiated to 0",
    "fields": [
      [
        "deq_valid",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice5_head_time_enq_clr_mem_extra": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 32,
    "desc": "Clr part of Set Clear Red Memory Needs to be initiated to 0",
    "fields": [
      [
        "deq_valid",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice5_is_aging_set_mem": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 32,
    "desc": "Set part of Set Clear Red Memory Needs to be initiated to 0",
    "fields": [
      [
        "aging",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice5_is_aging_clr_mem": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 32,
    "desc": "Set part of Set Clear Red Memory Needs to be initiated to 0",
    "fields": [
      [
        "aging",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice5_admission_result_dram": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 64,
    "desc": "Dram Admission Result Memory",
    "fields": [
      [
        "admission_result",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice5_wred_region": {
    "type": "memory",
    "block": "pdvoq_slice5",
    "width": 96,
    "desc": "Region for Wred mark/drop Needs to be initiated to 0",
    "fields": [
      [
        "region",
        0,
        96
      ]
    ]
  },
  "sch_fab_interrupt_register": {
    "type": "register",
    "block": "sch_fab",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "general_interrupt_register_summary",
        1,
        1
      ]
    ]
  },
  "sch_fab_mem_protect_interrupt": {
    "type": "register",
    "block": "sch_fab",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "sch_fab_mem_protect_interrupt_test": {
    "type": "register",
    "block": "sch_fab",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "sch_fab_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "sch_fab",
    "width": 33,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "vsc_credit_deficit_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "vsc_token_bucket_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "vsc_token_bucket_empty_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "vsc_token_bucket_cfg_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "vsc_token_bucket_link_list_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "vsc_backoff_state_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "vsc_backoff_fifo_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "vsc_pending_update_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "vsc_map_cfg_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "vscc_cir_link_list_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "vscc_eir_link_list_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "vscc_cir_linked_flag_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "vscc_eir_linked_flag_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "oqse_cfg_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "oqse_ll_desc_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "oqse_wfq_desc_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "oqse_wfq_wakeup_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "oqse_cir_token_bucket_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "oqse_eir_token_bucket_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "oqse_cir_token_bucket_cfg_ecc_1b_err_interrupt_mask",
        19,
        1
      ],
      [
        "oqse_eir_token_bucket_cfg_ecc_1b_err_interrupt_mask",
        20,
        1
      ],
      [
        "oqse_cir_token_bucket_link_list_ecc_1b_err_interrupt_mask",
        21,
        1
      ],
      [
        "oqse_eir_token_bucket_link_list_ecc_1b_err_interrupt_mask",
        22,
        1
      ],
      [
        "oqse_map_cfg_ecc_1b_err_interrupt_mask",
        23,
        1
      ],
      [
        "lpse_wfq_weight_map_ecc_1b_err_interrupt_mask",
        24,
        1
      ],
      [
        "oqse_cir_link_list_ecc_1b_err_interrupt_mask",
        25,
        1
      ],
      [
        "oqse_eir_link_list_ecc_1b_err_interrupt_mask",
        26,
        1
      ],
      [
        "lpse_wfq_desc_ecc_1b_err_interrupt_mask",
        27,
        1
      ],
      [
        "oq_pir_token_bucket_ecc_1b_err_interrupt_mask",
        28,
        1
      ],
      [
        "oq_pir_token_bucket_cfg_ecc_1b_err_interrupt_mask",
        29,
        1
      ],
      [
        "oqpg_cir_token_bucket_ecc_1b_err_interrupt_mask",
        30,
        1
      ],
      [
        "oqpg_cir_token_bucket_cfg_ecc_1b_err_interrupt_mask",
        31,
        1
      ],
      [
        "tpse_wfq_rr_desc_ecc_1b_err_interrupt_mask",
        32,
        1
      ]
    ]
  },
  "sch_fab_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "sch_fab",
    "width": 33,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "vsc_credit_deficit_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "vsc_token_bucket_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "vsc_token_bucket_empty_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "vsc_token_bucket_cfg_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "vsc_token_bucket_link_list_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "vsc_backoff_state_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "vsc_backoff_fifo_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "vsc_pending_update_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "vsc_map_cfg_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "vscc_cir_link_list_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "vscc_eir_link_list_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "vscc_cir_linked_flag_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "vscc_eir_linked_flag_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "oqse_cfg_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "oqse_ll_desc_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "oqse_wfq_desc_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "oqse_wfq_wakeup_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "oqse_cir_token_bucket_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "oqse_eir_token_bucket_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "oqse_cir_token_bucket_cfg_ecc_2b_err_interrupt_mask",
        19,
        1
      ],
      [
        "oqse_eir_token_bucket_cfg_ecc_2b_err_interrupt_mask",
        20,
        1
      ],
      [
        "oqse_cir_token_bucket_link_list_ecc_2b_err_interrupt_mask",
        21,
        1
      ],
      [
        "oqse_eir_token_bucket_link_list_ecc_2b_err_interrupt_mask",
        22,
        1
      ],
      [
        "oqse_map_cfg_ecc_2b_err_interrupt_mask",
        23,
        1
      ],
      [
        "lpse_wfq_weight_map_ecc_2b_err_interrupt_mask",
        24,
        1
      ],
      [
        "oqse_cir_link_list_ecc_2b_err_interrupt_mask",
        25,
        1
      ],
      [
        "oqse_eir_link_list_ecc_2b_err_interrupt_mask",
        26,
        1
      ],
      [
        "lpse_wfq_desc_ecc_2b_err_interrupt_mask",
        27,
        1
      ],
      [
        "oq_pir_token_bucket_ecc_2b_err_interrupt_mask",
        28,
        1
      ],
      [
        "oq_pir_token_bucket_cfg_ecc_2b_err_interrupt_mask",
        29,
        1
      ],
      [
        "oqpg_cir_token_bucket_ecc_2b_err_interrupt_mask",
        30,
        1
      ],
      [
        "oqpg_cir_token_bucket_cfg_ecc_2b_err_interrupt_mask",
        31,
        1
      ],
      [
        "tpse_wfq_rr_desc_ecc_2b_err_interrupt_mask",
        32,
        1
      ]
    ]
  },
  "sch_fab_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "sch_fab",
    "width": 33,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "vsc_credit_deficit_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "vsc_token_bucket_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "vsc_token_bucket_empty_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "vsc_token_bucket_cfg_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "vsc_token_bucket_link_list_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "vsc_backoff_state_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "vsc_backoff_fifo_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "vsc_pending_update_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "vsc_map_cfg_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "vscc_cir_link_list_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "vscc_eir_link_list_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "vscc_cir_linked_flag_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "vscc_eir_linked_flag_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "oqse_cfg_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "oqse_ll_desc_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "oqse_wfq_desc_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "oqse_wfq_wakeup_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "oqse_cir_token_bucket_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "oqse_eir_token_bucket_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "oqse_cir_token_bucket_cfg_ecc_1b_err_initiate",
        19,
        1
      ],
      [
        "oqse_eir_token_bucket_cfg_ecc_1b_err_initiate",
        20,
        1
      ],
      [
        "oqse_cir_token_bucket_link_list_ecc_1b_err_initiate",
        21,
        1
      ],
      [
        "oqse_eir_token_bucket_link_list_ecc_1b_err_initiate",
        22,
        1
      ],
      [
        "oqse_map_cfg_ecc_1b_err_initiate",
        23,
        1
      ],
      [
        "lpse_wfq_weight_map_ecc_1b_err_initiate",
        24,
        1
      ],
      [
        "oqse_cir_link_list_ecc_1b_err_initiate",
        25,
        1
      ],
      [
        "oqse_eir_link_list_ecc_1b_err_initiate",
        26,
        1
      ],
      [
        "lpse_wfq_desc_ecc_1b_err_initiate",
        27,
        1
      ],
      [
        "oq_pir_token_bucket_ecc_1b_err_initiate",
        28,
        1
      ],
      [
        "oq_pir_token_bucket_cfg_ecc_1b_err_initiate",
        29,
        1
      ],
      [
        "oqpg_cir_token_bucket_ecc_1b_err_initiate",
        30,
        1
      ],
      [
        "oqpg_cir_token_bucket_cfg_ecc_1b_err_initiate",
        31,
        1
      ],
      [
        "tpse_wfq_rr_desc_ecc_1b_err_initiate",
        32,
        1
      ]
    ]
  },
  "sch_fab_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "sch_fab",
    "width": 33,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "vsc_credit_deficit_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "vsc_token_bucket_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "vsc_token_bucket_empty_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "vsc_token_bucket_cfg_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "vsc_token_bucket_link_list_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "vsc_backoff_state_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "vsc_backoff_fifo_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "vsc_pending_update_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "vsc_map_cfg_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "vscc_cir_link_list_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "vscc_eir_link_list_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "vscc_cir_linked_flag_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "vscc_eir_linked_flag_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "oqse_cfg_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "oqse_ll_desc_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "oqse_wfq_desc_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "oqse_wfq_wakeup_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "oqse_cir_token_bucket_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "oqse_eir_token_bucket_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "oqse_cir_token_bucket_cfg_ecc_2b_err_initiate",
        19,
        1
      ],
      [
        "oqse_eir_token_bucket_cfg_ecc_2b_err_initiate",
        20,
        1
      ],
      [
        "oqse_cir_token_bucket_link_list_ecc_2b_err_initiate",
        21,
        1
      ],
      [
        "oqse_eir_token_bucket_link_list_ecc_2b_err_initiate",
        22,
        1
      ],
      [
        "oqse_map_cfg_ecc_2b_err_initiate",
        23,
        1
      ],
      [
        "lpse_wfq_weight_map_ecc_2b_err_initiate",
        24,
        1
      ],
      [
        "oqse_cir_link_list_ecc_2b_err_initiate",
        25,
        1
      ],
      [
        "oqse_eir_link_list_ecc_2b_err_initiate",
        26,
        1
      ],
      [
        "lpse_wfq_desc_ecc_2b_err_initiate",
        27,
        1
      ],
      [
        "oq_pir_token_bucket_ecc_2b_err_initiate",
        28,
        1
      ],
      [
        "oq_pir_token_bucket_cfg_ecc_2b_err_initiate",
        29,
        1
      ],
      [
        "oqpg_cir_token_bucket_ecc_2b_err_initiate",
        30,
        1
      ],
      [
        "oqpg_cir_token_bucket_cfg_ecc_2b_err_initiate",
        31,
        1
      ],
      [
        "tpse_wfq_rr_desc_ecc_2b_err_initiate",
        32,
        1
      ]
    ]
  },
  "sch_fab_mem_protect_err_status": {
    "type": "register",
    "block": "sch_fab",
    "width": 33,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "vsc_credit_deficit_err_int",
        0,
        1
      ],
      [
        "vsc_token_bucket_err_int",
        1,
        1
      ],
      [
        "vsc_token_bucket_empty_err_int",
        2,
        1
      ],
      [
        "vsc_token_bucket_cfg_err_int",
        3,
        1
      ],
      [
        "vsc_token_bucket_link_list_err_int",
        4,
        1
      ],
      [
        "vsc_backoff_state_err_int",
        5,
        1
      ],
      [
        "vsc_backoff_fifo_err_int",
        6,
        1
      ],
      [
        "vsc_pending_update_err_int",
        7,
        1
      ],
      [
        "vsc_map_cfg_err_int",
        8,
        1
      ],
      [
        "vscc_cir_link_list_err_int",
        9,
        1
      ],
      [
        "vscc_eir_link_list_err_int",
        10,
        1
      ],
      [
        "vscc_cir_linked_flag_err_int",
        11,
        1
      ],
      [
        "vscc_eir_linked_flag_err_int",
        12,
        1
      ],
      [
        "oqse_cfg_err_int",
        13,
        1
      ],
      [
        "oqse_ll_desc_err_int",
        14,
        1
      ],
      [
        "oqse_wfq_desc_err_int",
        15,
        1
      ],
      [
        "oqse_wfq_wakeup_err_int",
        16,
        1
      ],
      [
        "oqse_cir_token_bucket_err_int",
        17,
        1
      ],
      [
        "oqse_eir_token_bucket_err_int",
        18,
        1
      ],
      [
        "oqse_cir_token_bucket_cfg_err_int",
        19,
        1
      ],
      [
        "oqse_eir_token_bucket_cfg_err_int",
        20,
        1
      ],
      [
        "oqse_cir_token_bucket_link_list_err_int",
        21,
        1
      ],
      [
        "oqse_eir_token_bucket_link_list_err_int",
        22,
        1
      ],
      [
        "oqse_map_cfg_err_int",
        23,
        1
      ],
      [
        "lpse_wfq_weight_map_err_int",
        24,
        1
      ],
      [
        "oqse_cir_link_list_err_int",
        25,
        1
      ],
      [
        "oqse_eir_link_list_err_int",
        26,
        1
      ],
      [
        "lpse_wfq_desc_err_int",
        27,
        1
      ],
      [
        "oq_pir_token_bucket_err_int",
        28,
        1
      ],
      [
        "oq_pir_token_bucket_cfg_err_int",
        29,
        1
      ],
      [
        "oqpg_cir_token_bucket_err_int",
        30,
        1
      ],
      [
        "oqpg_cir_token_bucket_cfg_err_int",
        31,
        1
      ],
      [
        "tpse_wfq_rr_desc_err_int",
        32,
        1
      ]
    ]
  },
  "sch_fab_selected_ser_error_info": {
    "type": "register",
    "block": "sch_fab",
    "width": 16,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        14
      ],
      [
        "mem_err_type",
        14,
        2
      ]
    ]
  },
  "sch_fab_ser_error_debug_configuration": {
    "type": "register",
    "block": "sch_fab",
    "width": 7,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        6
      ],
      [
        "reset_memory_errors",
        6,
        1
      ]
    ]
  },
  "sch_fab_ecc_1b_err_debug": {
    "type": "register",
    "block": "sch_fab",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "sch_fab_ecc_2b_err_debug": {
    "type": "register",
    "block": "sch_fab",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "sch_fab_mbist_pass_status": {
    "type": "register",
    "block": "sch_fab",
    "width": 74,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        74
      ]
    ]
  },
  "sch_fab_mbist_fail_status": {
    "type": "register",
    "block": "sch_fab",
    "width": 74,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        74
      ]
    ]
  },
  "sch_fab_counter_timer": {
    "type": "register",
    "block": "sch_fab",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "sch_fab_counter_timer_trigger_reg": {
    "type": "register",
    "block": "sch_fab",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "sch_fab_memory_access_timeout": {
    "type": "register",
    "block": "sch_fab",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "sch_fab_broadcast_config_reg": {
    "type": "register",
    "block": "sch_fab",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "sch_fab_memory_prot_bypass": {
    "type": "register",
    "block": "sch_fab",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "sch_fab_soft_reset_configuration": {
    "type": "register",
    "block": "sch_fab",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "sch_fab_mbist_configuration": {
    "type": "register",
    "block": "sch_fab",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "sch_fab_power_down_configuration": {
    "type": "register",
    "block": "sch_fab",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "sch_fab_spare_reg": {
    "type": "register",
    "block": "sch_fab",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "sch_fab_pmro_ctrl": {
    "type": "register",
    "block": "sch_fab",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "sch_fab_pmro_status": {
    "type": "register",
    "block": "sch_fab",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "sch_fab_mirror_bus_conf_reg": {
    "type": "register",
    "block": "sch_fab",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "sch_fab_mirror_bus_status": {
    "type": "register",
    "block": "sch_fab",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "sch_fab_device_time_offset_cfg": {
    "type": "register",
    "block": "sch_fab",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "sch_fab_general_interrupt_register": {
    "type": "register",
    "block": "sch_fab",
    "width": 2,
    "desc": "SCH interrupt register",
    "fields": [
      [
        "speculative_grant",
        0,
        1
      ],
      [
        "illegal_req_vsc",
        1,
        1
      ]
    ]
  },
  "sch_fab_general_interrupt_register_mask": {
    "type": "register",
    "block": "sch_fab",
    "width": 2,
    "desc": "This register masks GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "speculative_grant_mask",
        0,
        1
      ],
      [
        "illegal_req_vsc_mask",
        1,
        1
      ]
    ]
  },
  "sch_fab_general_interrupt_register_test": {
    "type": "register",
    "block": "sch_fab",
    "width": 2,
    "desc": "This register tests GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "speculative_grant_test",
        0,
        1
      ],
      [
        "illegal_req_vsc_test",
        1,
        1
      ]
    ]
  },
  "sch_fab_general_configuration": {
    "type": "register",
    "block": "sch_fab",
    "width": 2,
    "desc": "Scheduler general configuration register, see fields description",
    "fields": [
      [
        "oqse_grant_rate",
        0,
        1
      ],
      [
        "lpse_grant_rate",
        1,
        1
      ]
    ]
  },
  "sch_fab_oqse_shaper_configuration": {
    "type": "register",
    "block": "sch_fab",
    "width": 35,
    "desc": "OQSE shaper total parameters",
    "fields": [
      [
        "oqse_shaper_rate",
        0,
        24
      ],
      [
        "oqse_shaper_max_bucket",
        24,
        8
      ],
      [
        "oqse_shaper_incr_value",
        32,
        3
      ]
    ]
  },
  "sch_fab_slow_rate_configuration": {
    "type": "register",
    "block": "sch_fab",
    "width": 25,
    "desc": "Slow rate definition",
    "fields": [
      [
        "slow_rate_enable",
        0,
        1
      ],
      [
        "slow_rate",
        1,
        24
      ]
    ]
  },
  "sch_fab_lpse_shaper_configuration": {
    "type": "register",
    "block": "sch_fab",
    "width": 70,
    "desc": "LPSE shaper total parameters",
    "fields": [
      [
        "lpse_cir_shaper_rate",
        0,
        24
      ],
      [
        "lpse_cir_shaper_max_bucket",
        24,
        8
      ],
      [
        "lpse_cir_shaper_incr_value",
        32,
        3
      ],
      [
        "lpse_eir_shaper_rate",
        35,
        24
      ],
      [
        "lpse_eir_shaper_max_bucket",
        59,
        8
      ],
      [
        "lpse_eir_shaper_incr_value",
        67,
        3
      ]
    ]
  },
  "sch_fab_oqse_eir_pir_token_bucket_cfg": {
    "type": "register",
    "block": "sch_fab",
    "width": 512,
    "desc": "OQSE shaper association at the LPSE EIR shaper",
    "fields": [
      [
        "oqse_eir_pir",
        0,
        512
      ]
    ]
  },
  "sch_fab_tpse_shaper_configuration": {
    "type": "register",
    "block": "sch_fab",
    "width": 70,
    "desc": "TPSE shaper total parameters",
    "fields": [
      [
        "tpse_pir_shaper_rate",
        0,
        24
      ],
      [
        "tpse_pir_shaper_max_bucket",
        24,
        8
      ],
      [
        "tpse_pir_shaper_incr_value",
        32,
        3
      ],
      [
        "tpse_cir_shaper_rate",
        35,
        24
      ],
      [
        "tpse_cir_shaper_max_bucket",
        59,
        8
      ],
      [
        "tpse_cir_shaper_incr_value",
        67,
        3
      ]
    ]
  },
  "sch_fab_tpse_oqpg_mapping_configuration": {
    "type": "register",
    "block": "sch_fab",
    "width": 340,
    "desc": "OQ to OQPG mapping",
    "fields": [
      [
        "tpse_oqpg_map",
        0,
        340
      ]
    ]
  },
  "sch_fab_tpse_general_configuration": {
    "type": "register",
    "block": "sch_fab",
    "width": 62,
    "desc": "Defines TPSE configurations and scheduling scheme",
    "fields": [
      [
        "fabric_mode",
        0,
        1
      ],
      [
        "tpse_map_logical_port",
        1,
        20
      ],
      [
        "tpse_priority_propagation",
        21,
        20
      ],
      [
        "tpse_priority_type",
        41,
        21
      ]
    ]
  },
  "sch_fab_ifse_general_configuration": {
    "type": "register",
    "block": "sch_fab",
    "width": 145,
    "desc": "Defines IFSE configurations and scheduling scheme",
    "fields": [
      [
        "ifg_credit_generator_rate",
        0,
        18
      ],
      [
        "ifg_credit_generator_max_bucket",
        18,
        6
      ],
      [
        "tpse2ifc_map",
        24,
        100
      ],
      [
        "ifse_eir_shaper_mode",
        124,
        21
      ]
    ]
  },
  "sch_fab_max_credit_deficit_configuration": {
    "type": "register",
    "block": "sch_fab",
    "width": 42,
    "desc": "Defines maximal credit deficit per port",
    "fields": [
      [
        "max_credit_deficit",
        0,
        42
      ]
    ]
  },
  "sch_fab_ifse_wfq_cir_weights": {
    "type": "register",
    "block": "sch_fab",
    "width": 6,
    "desc": "Defines IFSE CIR WFQ weights",
    "fields": [
      [
        "ifse_wfq_cir_weight",
        0,
        6
      ]
    ]
  },
  "sch_fab_ifse_wfq_eir_weights": {
    "type": "register",
    "block": "sch_fab",
    "width": 6,
    "desc": "Defines IFSE EIR WFQ weights",
    "fields": [
      [
        "ifse_wfq_eir_weight",
        0,
        6
      ]
    ]
  },
  "sch_fab_ifse_cir_shaper_rate_configuration": {
    "type": "register",
    "block": "sch_fab",
    "width": 18,
    "desc": "IFSE CIR shaper rate parameters",
    "fields": [
      [
        "ifse_cir_shaper_rate",
        0,
        18
      ]
    ]
  },
  "sch_fab_ifse_cir_shaper_max_bucket_configuration": {
    "type": "register",
    "block": "sch_fab",
    "width": 8,
    "desc": "IFSE CIR shaper max bucket parameters",
    "fields": [
      [
        "ifse_cir_shaper_max_bucket",
        0,
        8
      ]
    ]
  },
  "sch_fab_ifse_pir_shaper_configuration": {
    "type": "register",
    "block": "sch_fab",
    "width": 18,
    "desc": "IFSE PIR shaper parameters",
    "fields": [
      [
        "ifse_pir_shaper_rate",
        0,
        18
      ]
    ]
  },
  "sch_fab_ifse_pir_shaper_max_bucket_configuration": {
    "type": "register",
    "block": "sch_fab",
    "width": 8,
    "desc": "IFSE PIR shaper max bucket parameters",
    "fields": [
      [
        "ifse_pir_shaper_max_bucket",
        0,
        8
      ]
    ]
  },
  "sch_fab_internal_fifo_alm_full": {
    "type": "register",
    "block": "sch_fab",
    "width": 14,
    "desc": "Internal SCH fifos size settings. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "oqse_install_fifo_alm_full",
        0,
        3
      ],
      [
        "backoff_fifo_alm_full",
        3,
        4
      ],
      [
        "credit_cbt_alm_full",
        7,
        4
      ],
      [
        "lpse_install_fifo_alm_full",
        11,
        3
      ]
    ]
  },
  "sch_fab_oqse_shaper_init": {
    "type": "register",
    "block": "sch_fab",
    "width": 1,
    "desc": "Manual shaper initiation, can be used when Scheduler is idle",
    "fields": [
      [
        "oqse_shaper_init_done",
        0,
        1
      ]
    ]
  },
  "sch_fab_lpse_cir_shaper_init": {
    "type": "register",
    "block": "sch_fab",
    "width": 1,
    "desc": "Manual shaper initiation, can be used when Scheduler is idle",
    "fields": [
      [
        "lpse_cir_shaper_init_done",
        0,
        1
      ]
    ]
  },
  "sch_fab_lpse_eir_shaper_init": {
    "type": "register",
    "block": "sch_fab",
    "width": 1,
    "desc": "Manual shaper initiation, can be used when Scheduler is idle",
    "fields": [
      [
        "lpse_eir_shaper_init_done",
        0,
        1
      ]
    ]
  },
  "sch_fab_tpse_cir_shaper_init": {
    "type": "register",
    "block": "sch_fab",
    "width": 1,
    "desc": "Manual shaper initiation, can be used when Scheduler is idle",
    "fields": [
      [
        "tpse_cir_shaper_init_done",
        0,
        1
      ]
    ]
  },
  "sch_fab_tpse_pir_shaper_init": {
    "type": "register",
    "block": "sch_fab",
    "width": 1,
    "desc": "Manual shaper initiation, can be used when Scheduler is idle",
    "fields": [
      [
        "tpse_pir_shaper_init_done",
        0,
        1
      ]
    ]
  },
  "sch_fab_credit_request_gen_debug": {
    "type": "register",
    "block": "sch_fab",
    "width": 26,
    "desc": "Writing to this register creates a dummy credit request by CPU, for debug only. The fields below are the credit request fields.",
    "fields": [
      [
        "cr_req_gen_vsc",
        0,
        15
      ],
      [
        "cr_req_gen_trigger",
        15,
        2
      ],
      [
        "cr_req_gen_acc_bytes",
        17,
        5
      ],
      [
        "cr_req_gen_ib_state",
        22,
        1
      ],
      [
        "cr_req_gen_stop",
        23,
        1
      ],
      [
        "cr_req_gen_go",
        24,
        1
      ],
      [
        "cr_req_gen_return",
        25,
        1
      ]
    ]
  },
  "sch_fab_credit_grant_gen_debug": {
    "type": "register",
    "block": "sch_fab",
    "width": 17,
    "desc": "Writing to this register creates a dummy credit grant by CPU, for debug only. The fields below are the credit grant fields.",
    "fields": [
      [
        "cr_grant_gen_vsc",
        0,
        15
      ],
      [
        "cr_grant_gen_cir",
        15,
        1
      ],
      [
        "cr_grant_gen_slow",
        16,
        1
      ]
    ]
  },
  "sch_fab_internal_debug_configurations": {
    "type": "register",
    "block": "sch_fab",
    "width": 3,
    "desc": "Internal SCH debug settings. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "disable_pend_updt_stop",
        0,
        1
      ],
      [
        "disable_slow_bypass",
        1,
        1
      ],
      [
        "disable_return_on_go",
        2,
        1
      ]
    ]
  },
  "sch_fab_csms_cbt_not_ready_counter": {
    "type": "register",
    "block": "sch_fab",
    "width": 32,
    "desc": "Counters of back pressure clocks of the outgoing interfaces",
    "fields": [
      [
        "cbt_not_ready_cnt",
        0,
        32
      ]
    ]
  },
  "sch_fab_debug_request_cfg": {
    "type": "register",
    "block": "sch_fab",
    "width": 54,
    "desc": "Credit request debugger - programmable counter based on any request field. For example, the user can count number of requests  with Return = 1",
    "fields": [
      [
        "debug_request_value",
        0,
        27
      ],
      [
        "debug_request_mask",
        27,
        27
      ]
    ]
  },
  "sch_fab_debug_request_status": {
    "type": "register",
    "block": "sch_fab",
    "width": 64,
    "desc": "Request debug counters",
    "fields": [
      [
        "debug_request_cnt",
        0,
        32
      ],
      [
        "debug_request_total_cnt",
        32,
        32
      ]
    ]
  },
  "sch_fab_debug_grant_cfg": {
    "type": "register",
    "block": "sch_fab",
    "width": 34,
    "desc": "Credit grant debugger - programmable counter based on any grant field. For example, the user can count number of requests  with slow = 1",
    "fields": [
      [
        "debug_grant_value",
        0,
        17
      ],
      [
        "debug_grant_mask",
        17,
        17
      ]
    ]
  },
  "sch_fab_debug_grant_status": {
    "type": "register",
    "block": "sch_fab",
    "width": 64,
    "desc": "Grant debug counters",
    "fields": [
      [
        "debug_grant_cnt",
        0,
        32
      ],
      [
        "debug_grant_total_cnt",
        32,
        32
      ]
    ]
  },
  "sch_fab_last_data": {
    "type": "register",
    "block": "sch_fab",
    "width": 44,
    "desc": "Debug last transaction",
    "fields": [
      [
        "last_grant",
        0,
        17
      ],
      [
        "last_request",
        17,
        27
      ]
    ]
  },
  "sch_fab_rebound_counters": {
    "type": "register",
    "block": "sch_fab",
    "width": 64,
    "desc": "Credit grant rebound counters per level",
    "fields": [
      [
        "oqse_rebound_cnt",
        0,
        16
      ],
      [
        "lpse_rebound_cnt",
        16,
        16
      ],
      [
        "tpse_rebound_cnt",
        32,
        16
      ],
      [
        "credit_return_cnt",
        48,
        16
      ]
    ]
  },
  "sch_fab_oqse_rebound_reason": {
    "type": "register",
    "block": "sch_fab",
    "width": 3,
    "desc": "Rebound reason at the OQSE level",
    "fields": [
      [
        "rebound_empty_oqse",
        0,
        1
      ],
      [
        "rebound_vsc_not_linked",
        1,
        1
      ],
      [
        "rebound_vsc_stop",
        2,
        1
      ]
    ]
  },
  "sch_fab_tpse_debug": {
    "type": "register",
    "block": "sch_fab",
    "width": 48,
    "desc": "TPSE debug indications",
    "fields": [
      [
        "flow_control_oq_set",
        0,
        1
      ],
      [
        "flow_control_oqg_set",
        1,
        1
      ],
      [
        "flow_control_csms_mc",
        2,
        1
      ],
      [
        "flow_control_txpdr_mc",
        3,
        2
      ],
      [
        "flow_control_txcgm_mc",
        5,
        1
      ],
      [
        "tpse_cir_request_state",
        6,
        21
      ],
      [
        "tpse_eir_request_state",
        27,
        21
      ]
    ]
  },
  "sch_fab_internal_fifo_wmk": {
    "type": "register",
    "block": "sch_fab",
    "width": 17,
    "desc": "Fifos watermark",
    "fields": [
      [
        "backoff_fifo_wmk",
        0,
        11
      ],
      [
        "csms_cbr_wmk",
        11,
        6
      ]
    ]
  },
  "sch_fab_lost_credit_counter": {
    "type": "register",
    "block": "sch_fab",
    "width": 24,
    "desc": "Lost credit counter - credit can be lost in extreme multiple rebound scenario",
    "fields": [
      [
        "oqse_lost_credit_cnt",
        0,
        8
      ],
      [
        "lpse_lost_credit_cnt",
        8,
        8
      ],
      [
        "tpse_lost_credit_cnt",
        16,
        8
      ]
    ]
  },
  "sch_fab_fabric_latency_debug": {
    "type": "register",
    "block": "sch_fab",
    "width": 16,
    "desc": "Fabric latency indication - can measure fabric latency in idle system",
    "fields": [
      [
        "fabric_latency_status",
        0,
        16
      ]
    ]
  },
  "sch_fab_vsc_credit_deficit": {
    "type": "memory",
    "block": "sch_fab",
    "width": 13,
    "desc": "Stores credit deficit and other states per VSC",
    "fields": [
      [
        "credit_deficit",
        0,
        10
      ],
      [
        "static_go",
        10,
        1
      ],
      [
        "ib_state",
        11,
        1
      ],
      [
        "slow_state",
        12,
        1
      ]
    ]
  },
  "sch_fab_vsc_token_bucket": {
    "type": "memory",
    "block": "sch_fab",
    "width": 10,
    "desc": "Value of the token bucket shaper, entry per VSC",
    "fields": [
      [
        "vsc_token_bucket_value",
        0,
        10
      ]
    ]
  },
  "sch_fab_vsc_token_bucket_empty": {
    "type": "memory",
    "block": "sch_fab",
    "width": 16,
    "desc": "Token Bucket empty indication, bit per VSC, accessed by VSC/16",
    "fields": [
      [
        "vsc_token_bucket_empty_flag",
        0,
        16
      ]
    ]
  },
  "sch_fab_vsc_token_bucket_cfg": {
    "type": "memory",
    "block": "sch_fab",
    "width": 19,
    "desc": "Token Bucket Configuration - defines ratio of OqseShaperRate that will be allocated to each VSC. Ratio configuration = Sum(RateMantissa[i]*(1/2^((i+1) << RateExponent)",
    "fields": [
      [
        "vsc_rate_mantissa",
        0,
        5
      ],
      [
        "vsc_rate_exponent",
        5,
        5
      ],
      [
        "vsc_max_bucket_value",
        10,
        9
      ]
    ]
  },
  "sch_fab_vsc_token_bucket_link_list": {
    "type": "memory",
    "block": "sch_fab",
    "width": 14,
    "desc": "Token Bucket Linked List used for VSC shaper, entry per VSC",
    "fields": [
      [
        "vsc_tb_link_pointer",
        0,
        14
      ]
    ]
  },
  "sch_fab_vsc_backoff_state": {
    "type": "memory",
    "block": "sch_fab",
    "width": 32,
    "desc": "VSC Backoff State, bit per VSC",
    "fields": [
      [
        "vsc_backoff_state_value",
        0,
        32
      ]
    ]
  },
  "sch_fab_vsc_backoff_fifo": {
    "type": "memory",
    "block": "sch_fab",
    "width": 32,
    "desc": "VSC Backoff Fifo, stores VSCs that has slow state",
    "fields": [
      [
        "vsc_backoff_fifo_vsc",
        0,
        14
      ],
      [
        "vsc_backoff_fifo_ts",
        14,
        18
      ]
    ]
  },
  "sch_fab_vsc_pending_update": {
    "type": "memory",
    "block": "sch_fab",
    "width": 128,
    "desc": "VSC Pending Update, 1 bits per VSC, indicates VSC is about to be installed",
    "fields": [
      [
        "vsc_pending_update_bitmap",
        0,
        128
      ]
    ]
  },
  "sch_fab_vsc_map_cfg": {
    "type": "memory",
    "block": "sch_fab",
    "width": 48,
    "desc": "VSC mapping to OQSE",
    "fields": [
      [
        "oqse_id",
        0,
        9
      ],
      [
        "oqse_ll_bitmap",
        9,
        3
      ],
      [
        "oqse_id1",
        12,
        9
      ],
      [
        "oqse_ll_bitmap1",
        21,
        3
      ],
      [
        "oqse_id2",
        24,
        9
      ],
      [
        "oqse_ll_bitmap2",
        33,
        3
      ],
      [
        "oqse_id3",
        36,
        9
      ],
      [
        "oqse_ll_bitmap3",
        45,
        3
      ]
    ]
  },
  "sch_fab_vscc_cir_link_list": {
    "type": "memory",
    "block": "sch_fab",
    "width": 14,
    "desc": "VSC CIR component credit grant Link List",
    "fields": [
      [
        "vscc_cir_link_pointer",
        0,
        14
      ]
    ]
  },
  "sch_fab_vscc_eir_link_list": {
    "type": "memory",
    "block": "sch_fab",
    "width": 14,
    "desc": "VSC EIR component credit grant Link List",
    "fields": [
      [
        "vscc_eir_link_pointer",
        0,
        14
      ]
    ]
  },
  "sch_fab_vscc_cir_linked_flag": {
    "type": "memory",
    "block": "sch_fab",
    "width": 16,
    "desc": "VSC CIR component credit grant Link List entry is valid",
    "fields": [
      [
        "vscc_cir_ll_bitmap",
        0,
        16
      ]
    ]
  },
  "sch_fab_vscc_eir_linked_flag": {
    "type": "memory",
    "block": "sch_fab",
    "width": 16,
    "desc": "VSC EIR component credit grant Link List entry is valid",
    "fields": [
      [
        "vscc_eir_ll_bitmap",
        0,
        16
      ]
    ]
  },
  "sch_fab_oqse_cfg": {
    "type": "memory",
    "block": "sch_fab",
    "width": 72,
    "desc": "Per OQSE pair configuration, each entry defines configuration for OQSE = 2*entry and 2*entry+1. If the OQSE is coupled (serves 8P) then the whole entry serves single OQSE",
    "fields": [
      [
        "oqse_wfq_weight0",
        0,
        8
      ],
      [
        "oqse_wfq_weight1",
        8,
        8
      ],
      [
        "oqse_wfq_weight2",
        16,
        8
      ],
      [
        "oqse_wfq_weight3",
        24,
        8
      ],
      [
        "oqse_wfq_weight4",
        32,
        8
      ],
      [
        "oqse_wfq_weight5",
        40,
        8
      ],
      [
        "oqse_wfq_weight6",
        48,
        8
      ],
      [
        "oqse_wfq_weight7",
        56,
        8
      ],
      [
        "oqse0_topology",
        64,
        2
      ],
      [
        "oqse1_topology",
        66,
        2
      ],
      [
        "logical_port_map0",
        68,
        2
      ],
      [
        "logical_port_map1",
        70,
        2
      ]
    ]
  },
  "sch_fab_oqse_ll_desc": {
    "type": "memory",
    "block": "sch_fab",
    "width": 576,
    "desc": "Internal OQSE Link list descriptor, entry per 2 OQSEs",
    "fields": [
      [
        "oqse_ll0_desc",
        0,
        72
      ],
      [
        "oqse_ll1_desc",
        72,
        72
      ],
      [
        "oqse_ll2_desc",
        144,
        72
      ],
      [
        "oqse_ll3_desc",
        216,
        72
      ],
      [
        "oqse_ll4_desc",
        288,
        72
      ],
      [
        "oqse_ll5_desc",
        360,
        72
      ],
      [
        "oqse_ll6_desc",
        432,
        72
      ],
      [
        "oqse_ll7_desc",
        504,
        72
      ]
    ]
  },
  "sch_fab_oqse_wfq_desc": {
    "type": "memory",
    "block": "sch_fab",
    "width": 108,
    "desc": "Internal OQSE WFQ descriptor, entry per 2 OQSEs",
    "fields": [
      [
        "oqse_ll0_priority",
        0,
        10
      ],
      [
        "oqse_ll1_priority",
        10,
        10
      ],
      [
        "oqse_ll2_priority",
        20,
        10
      ],
      [
        "oqse_ll3_priority",
        30,
        10
      ],
      [
        "oqse_ll4_priority",
        40,
        10
      ],
      [
        "oqse_ll5_priority",
        50,
        10
      ],
      [
        "oqse_ll6_priority",
        60,
        10
      ],
      [
        "oqse_ll7_priority",
        70,
        10
      ],
      [
        "oqse0_ll_service_length",
        80,
        14
      ],
      [
        "oqse1_ll_service_length",
        94,
        14
      ]
    ]
  },
  "sch_fab_oqse_wfq_wakeup": {
    "type": "memory",
    "block": "sch_fab",
    "width": 64,
    "desc": "OQSE WFQ wakeup descriptor, wakeup is a transition state from empty LL to non-empty LL, bit per LL",
    "fields": [
      [
        "oqse_wfq_wakeup_state",
        0,
        64
      ]
    ]
  },
  "sch_fab_oqse_cir_token_bucket": {
    "type": "memory",
    "block": "sch_fab",
    "width": 10,
    "desc": "Value of the token bucket shaper, entry per OQSE",
    "fields": [
      [
        "oqse_cir_token_bucket_value",
        0,
        10
      ]
    ]
  },
  "sch_fab_oqse_eir_token_bucket": {
    "type": "memory",
    "block": "sch_fab",
    "width": 10,
    "desc": "Value of the token bucket shaper, entry per OQSE",
    "fields": [
      [
        "oqse_eir_token_bucket_value",
        0,
        10
      ]
    ]
  },
  "sch_fab_oqse_cir_token_bucket_cfg": {
    "type": "memory",
    "block": "sch_fab",
    "width": 19,
    "desc": "Token Bucket Configuration - defines ratio of LpseCirShaperRate that will be allocated to each OQSE CIR. Ratio configuration = Sum(RateMantissa[i]*(1/2^((i+1) << RateExponent)",
    "fields": [
      [
        "oqse_cir_rate_mantissa",
        0,
        5
      ],
      [
        "oqse_cir_rate_exponent",
        5,
        5
      ],
      [
        "oqse_cir_max_bucket_value",
        10,
        9
      ]
    ]
  },
  "sch_fab_oqse_eir_token_bucket_cfg": {
    "type": "memory",
    "block": "sch_fab",
    "width": 19,
    "desc": "Token Bucket Configuration - defines ratio of LpseEirShaperRate that will be allocated to each OQSE EIR. Ratio configuration = Sum(RateMantissa[i]*(1/2^((i+1) << RateExponent)",
    "fields": [
      [
        "oqse_eir_rate_mantissa",
        0,
        5
      ],
      [
        "oqse_eir_rate_exponent",
        5,
        5
      ],
      [
        "oqse_eir_max_bucket_value",
        10,
        9
      ]
    ]
  },
  "sch_fab_oqse_cir_token_bucket_link_list": {
    "type": "memory",
    "block": "sch_fab",
    "width": 9,
    "desc": "Token Bucket Linked List used for OQSE shaper",
    "fields": [
      [
        "oqse_cir_tb_link_pointer",
        0,
        9
      ]
    ]
  },
  "sch_fab_oqse_eir_token_bucket_link_list": {
    "type": "memory",
    "block": "sch_fab",
    "width": 9,
    "desc": "Token Bucket Linked List used for OQSE shaper",
    "fields": [
      [
        "oqse_eir_tb_link_pointer",
        0,
        9
      ]
    ]
  },
  "sch_fab_oqse_cir_token_bucket_empty": {
    "type": "memory",
    "block": "sch_fab",
    "width": 16,
    "desc": "Token Bucket empty indication, bit per OQSE",
    "fields": [
      [
        "oqse_cir_token_bucket_empty_flag",
        0,
        16
      ]
    ]
  },
  "sch_fab_oqse_eir_token_bucket_empty": {
    "type": "memory",
    "block": "sch_fab",
    "width": 16,
    "desc": "Token Bucket empty indication, bit per OQSE",
    "fields": [
      [
        "oqse_eir_token_bucket_empty_flag",
        0,
        16
      ]
    ]
  },
  "sch_fab_oqse_map_cfg": {
    "type": "memory",
    "block": "sch_fab",
    "width": 11,
    "desc": "OQSE mapping to LPSE",
    "fields": [
      [
        "lpse_id",
        0,
        5
      ],
      [
        "oqse_cir_wfq_weight_index",
        5,
        3
      ],
      [
        "oqse_eir_wfq_weight_index",
        8,
        3
      ]
    ]
  },
  "sch_fab_lpse_wfq_weight_map": {
    "type": "memory",
    "block": "sch_fab",
    "width": 128,
    "desc": "Definition of WFQ weights of LPSEs. Valid values are 1 to 255",
    "fields": [
      [
        "lpse_cir_weight0",
        0,
        8
      ],
      [
        "lpse_cir_weight1",
        8,
        8
      ],
      [
        "lpse_cir_weight2",
        16,
        8
      ],
      [
        "lpse_cir_weight3",
        24,
        8
      ],
      [
        "lpse_cir_weight4",
        32,
        8
      ],
      [
        "lpse_cir_weight5",
        40,
        8
      ],
      [
        "lpse_cir_weight6",
        48,
        8
      ],
      [
        "lpse_cir_weight7",
        56,
        8
      ],
      [
        "lpse_eir_weight0",
        64,
        8
      ],
      [
        "lpse_eir_weight1",
        72,
        8
      ],
      [
        "lpse_eir_weight2",
        80,
        8
      ],
      [
        "lpse_eir_weight3",
        88,
        8
      ],
      [
        "lpse_eir_weight4",
        96,
        8
      ],
      [
        "lpse_eir_weight5",
        104,
        8
      ],
      [
        "lpse_eir_weight6",
        112,
        8
      ],
      [
        "lpse_eir_weight7",
        120,
        8
      ]
    ]
  },
  "sch_fab_oqse_cir_link_list": {
    "type": "memory",
    "block": "sch_fab",
    "width": 9,
    "desc": "OQSE CIR component credit grant Link List",
    "fields": [
      [
        "oqse_cir_link_pointer",
        0,
        9
      ]
    ]
  },
  "sch_fab_oqse_eir_link_list": {
    "type": "memory",
    "block": "sch_fab",
    "width": 9,
    "desc": "OQSE EIR component credit grant Link List",
    "fields": [
      [
        "oqse_eir_link_pointer",
        0,
        9
      ]
    ]
  },
  "sch_fab_lpse_cir_ll_desc": {
    "type": "memory",
    "block": "sch_fab",
    "width": 384,
    "desc": "LPSE CIR Link list descriptor, entry per LPSE",
    "fields": [
      [
        "lpse_cir_ll0_head0",
        0,
        9
      ],
      [
        "lpse_cir_ll0_head1",
        9,
        9
      ],
      [
        "lpse_cir_ll0_head_position",
        18,
        1
      ],
      [
        "lpse_cir_ll0_tail0",
        19,
        9
      ],
      [
        "lpse_cir_ll0_tail1",
        28,
        9
      ],
      [
        "lpse_cir_ll0_tail_position",
        37,
        1
      ],
      [
        "lpse_cir_ll0_size",
        38,
        10
      ],
      [
        "lpse_cir_ll1_head0",
        48,
        9
      ],
      [
        "lpse_cir_ll1_head1",
        57,
        9
      ],
      [
        "lpse_cir_ll1_head_position",
        66,
        1
      ],
      [
        "lpse_cir_ll1_tail0",
        67,
        9
      ],
      [
        "lpse_cir_ll1_tail1",
        76,
        9
      ],
      [
        "lpse_cir_ll1_tail_position",
        85,
        1
      ],
      [
        "lpse_cir_ll1_size",
        86,
        10
      ],
      [
        "lpse_cir_ll2_head0",
        96,
        9
      ],
      [
        "lpse_cir_ll2_head1",
        105,
        9
      ],
      [
        "lpse_cir_ll2_head_position",
        114,
        1
      ],
      [
        "lpse_cir_ll2_tail0",
        115,
        9
      ],
      [
        "lpse_cir_ll2_tail1",
        124,
        9
      ],
      [
        "lpse_cir_ll2_tail_position",
        133,
        1
      ],
      [
        "lpse_cir_ll2_size",
        134,
        10
      ],
      [
        "lpse_cir_ll3_head0",
        144,
        9
      ],
      [
        "lpse_cir_ll3_head1",
        153,
        9
      ],
      [
        "lpse_cir_ll3_head_position",
        162,
        1
      ],
      [
        "lpse_cir_ll3_tail0",
        163,
        9
      ],
      [
        "lpse_cir_ll3_tail1",
        172,
        9
      ],
      [
        "lpse_cir_ll3_tail_position",
        181,
        1
      ],
      [
        "lpse_cir_ll3_size",
        182,
        10
      ],
      [
        "lpse_cir_ll4_head0",
        192,
        9
      ],
      [
        "lpse_cir_ll4_head1",
        201,
        9
      ],
      [
        "lpse_cir_ll4_head_position",
        210,
        1
      ],
      [
        "lpse_cir_ll4_tail0",
        211,
        9
      ],
      [
        "lpse_cir_ll4_tail1",
        220,
        9
      ],
      [
        "lpse_cir_ll4_tail_position",
        229,
        1
      ],
      [
        "lpse_cir_ll4_size",
        230,
        10
      ],
      [
        "lpse_cir_ll5_head0",
        240,
        9
      ],
      [
        "lpse_cir_ll5_head1",
        249,
        9
      ],
      [
        "lpse_cir_ll5_head_position",
        258,
        1
      ],
      [
        "lpse_cir_ll5_tail0",
        259,
        9
      ],
      [
        "lpse_cir_ll5_tail1",
        268,
        9
      ],
      [
        "lpse_cir_ll5_tail_position",
        277,
        1
      ],
      [
        "lpse_cir_ll5_size",
        278,
        10
      ],
      [
        "lpse_cir_ll6_head0",
        288,
        9
      ],
      [
        "lpse_cir_ll6_head1",
        297,
        9
      ],
      [
        "lpse_cir_ll6_head_position",
        306,
        1
      ],
      [
        "lpse_cir_ll6_tail0",
        307,
        9
      ],
      [
        "lpse_cir_ll6_tail1",
        316,
        9
      ],
      [
        "lpse_cir_ll6_tail_position",
        325,
        1
      ],
      [
        "lpse_cir_ll6_size",
        326,
        10
      ],
      [
        "lpse_cir_ll7_head0",
        336,
        9
      ],
      [
        "lpse_cir_ll7_head1",
        345,
        9
      ],
      [
        "lpse_cir_ll7_head_position",
        354,
        1
      ],
      [
        "lpse_cir_ll7_tail0",
        355,
        9
      ],
      [
        "lpse_cir_ll7_tail1",
        364,
        9
      ],
      [
        "lpse_cir_ll7_tail_position",
        373,
        1
      ],
      [
        "lpse_cir_ll7_size",
        374,
        10
      ]
    ]
  },
  "sch_fab_lpse_eir_ll_desc": {
    "type": "memory",
    "block": "sch_fab",
    "width": 384,
    "desc": "Internal LPSE EIR Link list descriptor",
    "fields": [
      [
        "lpse_eir_ll0_head0",
        0,
        9
      ],
      [
        "lpse_eir_ll0_head1",
        9,
        9
      ],
      [
        "lpse_eir_ll0_head_position",
        18,
        1
      ],
      [
        "lpse_eir_ll0_tail0",
        19,
        9
      ],
      [
        "lpse_eir_ll0_tail1",
        28,
        9
      ],
      [
        "lpse_eir_ll0_tail_position",
        37,
        1
      ],
      [
        "lpse_eir_ll0_size",
        38,
        10
      ],
      [
        "lpse_eir_ll1_head0",
        48,
        9
      ],
      [
        "lpse_eir_ll1_head1",
        57,
        9
      ],
      [
        "lpse_eir_ll1_head_position",
        66,
        1
      ],
      [
        "lpse_eir_ll1_tail0",
        67,
        9
      ],
      [
        "lpse_eir_ll1_tail1",
        76,
        9
      ],
      [
        "lpse_eir_ll1_tail_position",
        85,
        1
      ],
      [
        "lpse_eir_ll1_size",
        86,
        10
      ],
      [
        "lpse_eir_ll2_head0",
        96,
        9
      ],
      [
        "lpse_eir_ll2_head1",
        105,
        9
      ],
      [
        "lpse_eir_ll2_head_position",
        114,
        1
      ],
      [
        "lpse_eir_ll2_tail0",
        115,
        9
      ],
      [
        "lpse_eir_ll2_tail1",
        124,
        9
      ],
      [
        "lpse_eir_ll2_tail_position",
        133,
        1
      ],
      [
        "lpse_eir_ll2_size",
        134,
        10
      ],
      [
        "lpse_eir_ll3_head0",
        144,
        9
      ],
      [
        "lpse_eir_ll3_head1",
        153,
        9
      ],
      [
        "lpse_eir_ll3_head_position",
        162,
        1
      ],
      [
        "lpse_eir_ll3_tail0",
        163,
        9
      ],
      [
        "lpse_eir_ll3_tail1",
        172,
        9
      ],
      [
        "lpse_eir_ll3_tail_position",
        181,
        1
      ],
      [
        "lpse_eir_ll3_size",
        182,
        10
      ],
      [
        "lpse_eir_ll4_head0",
        192,
        9
      ],
      [
        "lpse_eir_ll4_head1",
        201,
        9
      ],
      [
        "lpse_eir_ll4_head_position",
        210,
        1
      ],
      [
        "lpse_eir_ll4_tail0",
        211,
        9
      ],
      [
        "lpse_eir_ll4_tail1",
        220,
        9
      ],
      [
        "lpse_eir_ll4_tail_position",
        229,
        1
      ],
      [
        "lpse_eir_ll4_size",
        230,
        10
      ],
      [
        "lpse_eir_ll5_head0",
        240,
        9
      ],
      [
        "lpse_eir_ll5_head1",
        249,
        9
      ],
      [
        "lpse_eir_ll5_head_position",
        258,
        1
      ],
      [
        "lpse_eir_ll5_tail0",
        259,
        9
      ],
      [
        "lpse_eir_ll5_tail1",
        268,
        9
      ],
      [
        "lpse_eir_ll5_tail_position",
        277,
        1
      ],
      [
        "lpse_eir_ll5_size",
        278,
        10
      ],
      [
        "lpse_eir_ll6_head0",
        288,
        9
      ],
      [
        "lpse_eir_ll6_head1",
        297,
        9
      ],
      [
        "lpse_eir_ll6_head_position",
        306,
        1
      ],
      [
        "lpse_eir_ll6_tail0",
        307,
        9
      ],
      [
        "lpse_eir_ll6_tail1",
        316,
        9
      ],
      [
        "lpse_eir_ll6_tail_position",
        325,
        1
      ],
      [
        "lpse_eir_ll6_size",
        326,
        10
      ],
      [
        "lpse_eir_ll7_head0",
        336,
        9
      ],
      [
        "lpse_eir_ll7_head1",
        345,
        9
      ],
      [
        "lpse_eir_ll7_head_position",
        354,
        1
      ],
      [
        "lpse_eir_ll7_tail0",
        355,
        9
      ],
      [
        "lpse_eir_ll7_tail1",
        364,
        9
      ],
      [
        "lpse_eir_ll7_tail_position",
        373,
        1
      ],
      [
        "lpse_eir_ll7_size",
        374,
        10
      ]
    ]
  },
  "sch_fab_lpse_wfq_desc": {
    "type": "memory",
    "block": "sch_fab",
    "width": 178,
    "desc": "LPSE WFQ descriptor, entry per LPSE",
    "fields": [
      [
        "lpse_cir_ll0_priority",
        0,
        10
      ],
      [
        "lpse_cir_ll1_priority",
        10,
        10
      ],
      [
        "lpse_cir_ll2_priority",
        20,
        10
      ],
      [
        "lpse_cir_ll3_priority",
        30,
        10
      ],
      [
        "lpse_cir_ll4_priority",
        40,
        10
      ],
      [
        "lpse_cir_ll5_priority",
        50,
        10
      ],
      [
        "lpse_cir_ll6_priority",
        60,
        10
      ],
      [
        "lpse_cir_ll7_priority",
        70,
        10
      ],
      [
        "lpse_cir_ll_service_length",
        80,
        9
      ],
      [
        "lpse_eir_ll0_priority",
        89,
        10
      ],
      [
        "lpse_eir_ll1_priority",
        99,
        10
      ],
      [
        "lpse_eir_ll2_priority",
        109,
        10
      ],
      [
        "lpse_eir_ll3_priority",
        119,
        10
      ],
      [
        "lpse_eir_ll4_priority",
        129,
        10
      ],
      [
        "lpse_eir_ll5_priority",
        139,
        10
      ],
      [
        "lpse_eir_ll6_priority",
        149,
        10
      ],
      [
        "lpse_eir_ll7_priority",
        159,
        10
      ],
      [
        "lpse_eir_ll_service_length",
        169,
        9
      ]
    ]
  },
  "sch_fab_oq_pir_token_bucket": {
    "type": "memory",
    "block": "sch_fab",
    "width": 10,
    "desc": "Value of the token bucket shaper, entry per OQ",
    "fields": [
      [
        "oq_pir_token_bucket_value",
        0,
        10
      ]
    ]
  },
  "sch_fab_oq_pir_token_bucket_cfg": {
    "type": "memory",
    "block": "sch_fab",
    "width": 19,
    "desc": "Token Bucket Configuration - defines ratio of TpsePirShaperRate that will be allocated to each OQ PIR. Ratio configuration = Sum(RateMantissa[i]*(1/2^((i+1) << RateExponent)",
    "fields": [
      [
        "oq_pir_rate_mantissa",
        0,
        5
      ],
      [
        "oq_pir_rate_exponent",
        5,
        5
      ],
      [
        "oq_pir_max_bucket_value",
        10,
        9
      ]
    ]
  },
  "sch_fab_oq_pir_token_bucket_link_list": {
    "type": "memory",
    "block": "sch_fab",
    "width": 8,
    "desc": "Token Bucket Linked List used for OQ PIR shaper, entry per OQ",
    "fields": [
      [
        "oq_pir_tb_link_pointer",
        0,
        8
      ]
    ]
  },
  "sch_fab_oqpg_cir_token_bucket": {
    "type": "memory",
    "block": "sch_fab",
    "width": 10,
    "desc": "Value of the token bucket shaper, entry per OQPG",
    "fields": [
      [
        "oqpg_cir_token_bucket_value",
        0,
        10
      ]
    ]
  },
  "sch_fab_oqpg_cir_token_bucket_cfg": {
    "type": "memory",
    "block": "sch_fab",
    "width": 19,
    "desc": "Token Bucket Configuration - defines ratio of TpseCirShaperRate that will be allocated to each OQPG CIR. Ratio configuration = Sum(RateMantissa[i]*(1/2^((i+1) << RateExponent)",
    "fields": [
      [
        "oqpg_cir_rate_mantissa",
        0,
        5
      ],
      [
        "oqpg_cir_rate_exponent",
        5,
        5
      ],
      [
        "oqpg_cir_max_bucket_value",
        10,
        9
      ]
    ]
  },
  "sch_fab_oqpg_cir_token_bucket_link_list": {
    "type": "memory",
    "block": "sch_fab",
    "width": 8,
    "desc": "Token Bucket Linked List used for OQPG CIR shaper, entry per OQPG",
    "fields": [
      [
        "oqpg_cir_tb_link_pointer",
        0,
        8
      ]
    ]
  },
  "sch_fab_tpse_wfq_cfg": {
    "type": "memory",
    "block": "sch_fab",
    "width": 48,
    "desc": "Definition of WFQ weights of TPSEs, valid values are 1 to 63",
    "fields": [
      [
        "tpse_wfq_weight0",
        0,
        6
      ],
      [
        "tpse_wfq_weight1",
        6,
        6
      ],
      [
        "tpse_wfq_weight2",
        12,
        6
      ],
      [
        "tpse_wfq_weight3",
        18,
        6
      ],
      [
        "tpse_wfq_weight4",
        24,
        6
      ],
      [
        "tpse_wfq_weight5",
        30,
        6
      ],
      [
        "tpse_wfq_weight6",
        36,
        6
      ],
      [
        "tpse_wfq_weight7",
        42,
        6
      ]
    ]
  },
  "sch_fab_tpse_wfq_rr_desc": {
    "type": "memory",
    "block": "sch_fab",
    "width": 72,
    "desc": "TPSE WFQ descriptor, bit per TPSE",
    "fields": [
      [
        "tpse_wfq_priority0",
        0,
        8
      ],
      [
        "tpse_wfq_priority1",
        8,
        8
      ],
      [
        "tpse_wfq_priority2",
        16,
        8
      ],
      [
        "tpse_wfq_priority3",
        24,
        8
      ],
      [
        "tpse_wfq_priority4",
        32,
        8
      ],
      [
        "tpse_wfq_priority5",
        40,
        8
      ],
      [
        "tpse_wfq_priority6",
        48,
        8
      ],
      [
        "tpse_wfq_priority7",
        56,
        8
      ],
      [
        "tpse_rr_last_state",
        64,
        8
      ]
    ]
  },
  "hmc_cgm_interrupt_register": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "cgm_int_summary",
        1,
        1
      ]
    ]
  },
  "hmc_cgm_mem_protect_interrupt": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "hmc_cgm_mem_protect_interrupt_test": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "hmc_cgm_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 4,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "profile_global_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "context_status_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "context_info_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "cgm_lut_ecc_1b_err_interrupt_mask",
        3,
        1
      ]
    ]
  },
  "hmc_cgm_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 4,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "profile_global_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "context_status_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "context_info_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "cgm_lut_ecc_2b_err_interrupt_mask",
        3,
        1
      ]
    ]
  },
  "hmc_cgm_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 4,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "profile_global_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "context_status_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "context_info_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "cgm_lut_ecc_1b_err_initiate",
        3,
        1
      ]
    ]
  },
  "hmc_cgm_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 4,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "profile_global_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "context_status_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "context_info_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "cgm_lut_ecc_2b_err_initiate",
        3,
        1
      ]
    ]
  },
  "hmc_cgm_mem_protect_err_status": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 4,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "profile_global_err_int",
        0,
        1
      ],
      [
        "context_status_err_int",
        1,
        1
      ],
      [
        "context_info_err_int",
        2,
        1
      ],
      [
        "cgm_lut_err_int",
        3,
        1
      ]
    ]
  },
  "hmc_cgm_selected_ser_error_info": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 14,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        12
      ],
      [
        "mem_err_type",
        12,
        2
      ]
    ]
  },
  "hmc_cgm_ser_error_debug_configuration": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 3,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        2
      ],
      [
        "reset_memory_errors",
        2,
        1
      ]
    ]
  },
  "hmc_cgm_ecc_1b_err_debug": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "hmc_cgm_ecc_2b_err_debug": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "hmc_cgm_mbist_pass_status": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 10,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        10
      ]
    ]
  },
  "hmc_cgm_mbist_fail_status": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 10,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        10
      ]
    ]
  },
  "hmc_cgm_counter_timer": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "hmc_cgm_counter_timer_trigger_reg": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "hmc_cgm_memory_access_timeout": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "hmc_cgm_broadcast_config_reg": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "hmc_cgm_memory_prot_bypass": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "hmc_cgm_soft_reset_configuration": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "hmc_cgm_mbist_configuration": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "hmc_cgm_power_down_configuration": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "hmc_cgm_spare_reg": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "hmc_cgm_pmro_ctrl": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "hmc_cgm_pmro_status": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "hmc_cgm_mirror_bus_conf_reg": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "hmc_cgm_mirror_bus_status": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "hmc_cgm_device_time_offset_cfg": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "hmc_cgm_init_active": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 1,
    "desc": "InitActiveRegister Design is not ready until this register becomes 0.",
    "fields": [
      [
        "active",
        0,
        1
      ]
    ]
  },
  "hmc_cgm_initial_config_values": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 20,
    "desc": "Config value for Dram utilization",
    "fields": [
      [
        "total_buffers_max_size",
        0,
        20
      ]
    ]
  },
  "hmc_cgm_initial_config": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 20,
    "desc": "Access register to total used dram buffers. Read current number of used dram buffers. Write overwrites current number of used dram buffers - testing only",
    "fields": [
      [
        "total_buffers",
        0,
        20
      ]
    ]
  },
  "hmc_cgm_initial_config_pool_values": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 20,
    "desc": "Drop Thresholds Per Dram Buffer Pool",
    "fields": [
      [
        "shared_pool_max_size",
        0,
        20
      ]
    ]
  },
  "hmc_cgm_initial_config_pool_en": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 20,
    "desc": "Access register to used dram buffers in each pool. Read current number of used dram buffers in each pool. Write overwrites the current number of used dram buffers in each pool - testing only.",
    "fields": [
      [
        "shared_pool_size",
        0,
        20
      ]
    ]
  },
  "hmc_cgm_shared_pool_profile_map": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 32,
    "desc": "Reserved - not used",
    "fields": [
      [
        "shared_pool_map",
        0,
        32
      ]
    ]
  },
  "hmc_cgm_quant_thresholds": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 449,
    "desc": "Quantization thresholds for queues and pools",
    "fields": [
      [
        "queue_size_th",
        0,
        225
      ],
      [
        "shared_pool0_th",
        225,
        112
      ],
      [
        "shared_pool1_th",
        337,
        112
      ]
    ]
  },
  "hmc_cgm_pool_max_wmk": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 60,
    "desc": "Max Wmk for shared pools in dram buffers",
    "fields": [
      [
        "total_buffers_max_wmk",
        0,
        20
      ],
      [
        "shared_pool0_max_wmk",
        20,
        20
      ],
      [
        "shared_pool1_max_wmk",
        40,
        20
      ]
    ]
  },
  "hmc_cgm_cgm_int": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 2,
    "desc": "Interrupt register for CGM design",
    "fields": [
      [
        "total_buffers_underflow",
        0,
        1
      ],
      [
        "pool_underflow",
        1,
        1
      ]
    ]
  },
  "hmc_cgm_cgm_int_mask": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 2,
    "desc": "This register masks CgmInt interrupt register",
    "fields": [
      [
        "total_buffers_underflow_mask",
        0,
        1
      ],
      [
        "pool_underflow_mask",
        1,
        1
      ]
    ]
  },
  "hmc_cgm_cgm_int_test": {
    "type": "register",
    "block": "hmc_cgm",
    "width": 2,
    "desc": "This register tests CgmInt interrupt register",
    "fields": [
      [
        "total_buffers_underflow_test",
        0,
        1
      ],
      [
        "pool_underflow_test",
        1,
        1
      ]
    ]
  },
  "hmc_cgm_profile_global": {
    "type": "memory",
    "block": "hmc_cgm",
    "width": 284,
    "desc": "Global Portion of Profiles for admission test",
    "fields": [
      [
        "shared_pool_id",
        0,
        1
      ],
      [
        "shared_resource_threshold_mode",
        1,
        1
      ],
      [
        "shared_resource_threshold_dp0",
        2,
        15
      ],
      [
        "alpha_dp0",
        17,
        5
      ],
      [
        "shared_resource_threshold_dp1",
        22,
        15
      ],
      [
        "alpha_dp1",
        37,
        5
      ],
      [
        "wred_fcn_enable",
        42,
        1
      ],
      [
        "wred_region_borders",
        43,
        133
      ],
      [
        "wred_probability_region",
        176,
        104
      ],
      [
        "wred_ema_weight",
        280,
        4
      ]
    ]
  },
  "hmc_cgm_context_status": {
    "type": "memory",
    "block": "hmc_cgm",
    "width": 352,
    "desc": "Last Wred Region and Average queue size. Needs to be initiated to 0",
    "fields": [
      [
        "status",
        0,
        352
      ]
    ]
  },
  "hmc_cgm_context_info": {
    "type": "memory",
    "block": "hmc_cgm",
    "width": 20,
    "desc": "Dynamic Dram Context Info from ICS",
    "fields": [
      [
        "profile_num",
        0,
        5
      ],
      [
        "voq_context",
        5,
        15
      ]
    ]
  },
  "hmc_cgm_cgm_lut": {
    "type": "memory",
    "block": "hmc_cgm",
    "width": 24,
    "desc": "CGM Lut. Implements congestion management for queues in dram. Address for look up is {Profile, Queue Size} AvailablePoolLevel selects the relevant entry. Profile is 5 bits. QueueSize is 4 bits and is the quantized instantaneous queue size in dram buffers, quantized using QueueSizeTh. AvailablePoolLevel is 3 bits (8 values) and is the quantized pool level for the relevant pool based on the thresholds SharedPool0Th and SharedPool1Th and the mapping of profile to pool in SharedPoolId",
    "fields": [
      [
        "cgm_lut_result",
        0,
        24
      ]
    ]
  },
  "counters_bank_group_interrupt_register": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 4,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "interrupt_reg0_summary",
        1,
        1
      ],
      [
        "interrupt_reg1_summary",
        2,
        1
      ],
      [
        "interrupt_reg2_summary",
        3,
        1
      ]
    ]
  },
  "counters_bank_group_mem_protect_interrupt": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "counters_bank_group_mem_protect_interrupt_test": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "counters_bank_group_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 6,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "counters_table0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "counters_table1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "counters_table2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "counters_aux_table0_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "counters_aux_table1_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "counters_aux_table2_ecc_1b_err_interrupt_mask",
        5,
        1
      ]
    ]
  },
  "counters_bank_group_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 6,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "counters_table0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "counters_table1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "counters_table2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "counters_aux_table0_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "counters_aux_table1_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "counters_aux_table2_ecc_2b_err_interrupt_mask",
        5,
        1
      ]
    ]
  },
  "counters_bank_group_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 6,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "counters_table0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "counters_table1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "counters_table2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "counters_aux_table0_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "counters_aux_table1_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "counters_aux_table2_ecc_1b_err_initiate",
        5,
        1
      ]
    ]
  },
  "counters_bank_group_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 6,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "counters_table0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "counters_table1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "counters_table2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "counters_aux_table0_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "counters_aux_table1_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "counters_aux_table2_ecc_2b_err_initiate",
        5,
        1
      ]
    ]
  },
  "counters_bank_group_mem_protect_err_status": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 6,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "counters_table0_err_int",
        0,
        1
      ],
      [
        "counters_table1_err_int",
        1,
        1
      ],
      [
        "counters_table2_err_int",
        2,
        1
      ],
      [
        "counters_aux_table0_err_int",
        3,
        1
      ],
      [
        "counters_aux_table1_err_int",
        4,
        1
      ],
      [
        "counters_aux_table2_err_int",
        5,
        1
      ]
    ]
  },
  "counters_bank_group_selected_ser_error_info": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 14,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        12
      ],
      [
        "mem_err_type",
        12,
        2
      ]
    ]
  },
  "counters_bank_group_ser_error_debug_configuration": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 4,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        3
      ],
      [
        "reset_memory_errors",
        3,
        1
      ]
    ]
  },
  "counters_bank_group_ecc_1b_err_debug": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "counters_bank_group_ecc_2b_err_debug": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "counters_bank_group_mbist_pass_status": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 18,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        18
      ]
    ]
  },
  "counters_bank_group_mbist_fail_status": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 18,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        18
      ]
    ]
  },
  "counters_bank_group_counter_timer": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "counters_bank_group_counter_timer_trigger_reg": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "counters_bank_group_memory_access_timeout": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "counters_bank_group_broadcast_config_reg": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "counters_bank_group_memory_prot_bypass": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "counters_bank_group_soft_reset_configuration": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "counters_bank_group_mbist_configuration": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "counters_bank_group_power_down_configuration": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "counters_bank_group_spare_reg": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "counters_bank_group_pmro_ctrl": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "counters_bank_group_pmro_status": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "counters_bank_group_mirror_bus_conf_reg": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "counters_bank_group_mirror_bus_status": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "counters_bank_group_device_time_offset_cfg": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "counters_bank_group_bank_config": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 24,
    "desc": "Configurations per bank",
    "fields": [
      [
        "bank_slice_allocation",
        0,
        3
      ],
      [
        "bank_pipe_client_allocation",
        3,
        2
      ],
      [
        "cpu_read_cc_wait_before_create_bubble",
        5,
        6
      ],
      [
        "wraparound",
        11,
        1
      ],
      [
        "ignore_pd_compensation",
        12,
        1
      ],
      [
        "compensation",
        13,
        7
      ],
      [
        "bank_counter_type",
        20,
        2
      ],
      [
        "reset_on_max_counter_read",
        22,
        1
      ],
      [
        "lm_count_and_read",
        23,
        1
      ]
    ]
  },
  "counters_bank_group_bank_interrupt_config": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 64,
    "desc": "Bank interrupt configuration",
    "fields": [
      [
        "max_counter_interrupt_threshold",
        0,
        64
      ]
    ]
  },
  "counters_bank_group_interrupt_reg": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 3,
    "desc": "Bank interrupt register",
    "fields": [
      [
        "max_counter_crossed_threshold",
        0,
        1
      ],
      [
        "pd_config_mismatch",
        1,
        1
      ],
      [
        "lm_result_fifo_overflow",
        2,
        1
      ]
    ]
  },
  "counters_bank_group_interrupt_reg_mask": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 3,
    "desc": "This register masks InterruptReg[3] interrupt register",
    "fields": [
      [
        "max_counter_crossed_threshold_mask",
        0,
        1
      ],
      [
        "pd_config_mismatch_mask",
        1,
        1
      ],
      [
        "lm_result_fifo_overflow_mask",
        2,
        1
      ]
    ]
  },
  "counters_bank_group_interrupt_reg_test": {
    "type": "register",
    "block": "counters_bank_group",
    "width": 3,
    "desc": "This register tests InterruptReg[3] interrupt register",
    "fields": [
      [
        "max_counter_crossed_threshold_test",
        0,
        1
      ],
      [
        "pd_config_mismatch_test",
        1,
        1
      ],
      [
        "lm_result_fifo_overflow_test",
        2,
        1
      ]
    ]
  },
  "counters_bank_group_counters_table": {
    "type": "memory",
    "block": "counters_bank_group",
    "width": 128,
    "desc": "The counters' data - fields' description is for 29b PC + 35b BC counter type Each entry holds data for 1, 2 or 4 counters depending on BankCounterType configuration: 128b counter type (64b PC + 64b BC) - 1 counter per entry 64b counter types - 2 counters per entry 32b PC counter type - 4 counters per entry",
    "fields": [
      [
        "packet_count0",
        0,
        29
      ],
      [
        "byte_count0",
        29,
        35
      ],
      [
        "packet_count1",
        64,
        29
      ],
      [
        "byte_count1",
        93,
        35
      ]
    ]
  },
  "counters_bank_group_counters_aux_table": {
    "type": "memory",
    "block": "counters_bank_group",
    "width": 32,
    "desc": "Auxiliary counters data - reset bit This is a bitmap where according to configuration: 64b counter types - each bit represents one counter 32b PC counter type - each bit represents two counters 128b counter type (64b PC + 64b BC) - each second bit represents one counter, only lower one used (i.e. bit 0 represents counter \\#0, bit 1 is unused, bit 2 represents counter \\#1, bit 3 is unused etc.)",
    "fields": [
      [
        "reset_bit",
        0,
        32
      ]
    ]
  },
  "counters_interrupt_register": {
    "type": "register",
    "block": "counters",
    "width": 4,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "interrupt_reg_summary",
        1,
        1
      ],
      [
        "bank_group_interrupt_reg0_summary",
        2,
        1
      ],
      [
        "bank_group_interrupt_reg1_summary",
        3,
        1
      ]
    ]
  },
  "counters_mem_protect_interrupt": {
    "type": "register",
    "block": "counters",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "counters_mem_protect_interrupt_test": {
    "type": "register",
    "block": "counters",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "counters_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "counters",
    "width": 7,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "voq_block_map0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "voq_block_map1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "voq_block_map2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "voq_block_map3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "voq_block_map4_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "voq_block_map5_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "max_counters_table_ecc_1b_err_interrupt_mask",
        6,
        1
      ]
    ]
  },
  "counters_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "counters",
    "width": 7,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "voq_block_map0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "voq_block_map1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "voq_block_map2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "voq_block_map3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "voq_block_map4_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "voq_block_map5_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "max_counters_table_ecc_2b_err_interrupt_mask",
        6,
        1
      ]
    ]
  },
  "counters_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "counters",
    "width": 7,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "voq_block_map0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "voq_block_map1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "voq_block_map2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "voq_block_map3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "voq_block_map4_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "voq_block_map5_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "max_counters_table_ecc_1b_err_initiate",
        6,
        1
      ]
    ]
  },
  "counters_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "counters",
    "width": 7,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "voq_block_map0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "voq_block_map1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "voq_block_map2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "voq_block_map3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "voq_block_map4_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "voq_block_map5_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "max_counters_table_ecc_2b_err_initiate",
        6,
        1
      ]
    ]
  },
  "counters_mem_protect_err_status": {
    "type": "register",
    "block": "counters",
    "width": 7,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "voq_block_map0_err_int",
        0,
        1
      ],
      [
        "voq_block_map1_err_int",
        1,
        1
      ],
      [
        "voq_block_map2_err_int",
        2,
        1
      ],
      [
        "voq_block_map3_err_int",
        3,
        1
      ],
      [
        "voq_block_map4_err_int",
        4,
        1
      ],
      [
        "voq_block_map5_err_int",
        5,
        1
      ],
      [
        "max_counters_table_err_int",
        6,
        1
      ]
    ]
  },
  "counters_selected_ser_error_info": {
    "type": "register",
    "block": "counters",
    "width": 12,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        10
      ],
      [
        "mem_err_type",
        10,
        2
      ]
    ]
  },
  "counters_ser_error_debug_configuration": {
    "type": "register",
    "block": "counters",
    "width": 4,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        3
      ],
      [
        "reset_memory_errors",
        3,
        1
      ]
    ]
  },
  "counters_ecc_1b_err_debug": {
    "type": "register",
    "block": "counters",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "counters_ecc_2b_err_debug": {
    "type": "register",
    "block": "counters",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "counters_mbist_pass_status": {
    "type": "register",
    "block": "counters",
    "width": 14,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        14
      ]
    ]
  },
  "counters_mbist_fail_status": {
    "type": "register",
    "block": "counters",
    "width": 14,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        14
      ]
    ]
  },
  "counters_counter_timer": {
    "type": "register",
    "block": "counters",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "counters_counter_timer_trigger_reg": {
    "type": "register",
    "block": "counters",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "counters_memory_access_timeout": {
    "type": "register",
    "block": "counters",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "counters_broadcast_config_reg": {
    "type": "register",
    "block": "counters",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "counters_memory_prot_bypass": {
    "type": "register",
    "block": "counters",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "counters_soft_reset_configuration": {
    "type": "register",
    "block": "counters",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "counters_mbist_configuration": {
    "type": "register",
    "block": "counters",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "counters_power_down_configuration": {
    "type": "register",
    "block": "counters",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "counters_spare_reg": {
    "type": "register",
    "block": "counters",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "counters_pmro_ctrl": {
    "type": "register",
    "block": "counters",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "counters_pmro_status": {
    "type": "register",
    "block": "counters",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "counters_mirror_bus_conf_reg": {
    "type": "register",
    "block": "counters",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "counters_mirror_bus_status": {
    "type": "register",
    "block": "counters",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "counters_device_time_offset_cfg": {
    "type": "register",
    "block": "counters",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "counters_bank_allocation_config": {
    "type": "register",
    "block": "counters",
    "width": 5,
    "desc": "Allocation of each bank to a specific counting origin Note: should not be changed under traffic Typically bank N+1 will be allocated the same as bank N",
    "fields": [
      [
        "bank_slice_allocation",
        0,
        3
      ],
      [
        "bank_pipe_client_allocation",
        3,
        2
      ]
    ]
  },
  "counters_voq_set_type_config": {
    "type": "register",
    "block": "counters",
    "width": 1,
    "desc": "Configuration for VOQ Set-Type (per slice)",
    "fields": [
      [
        "count_dropped_only",
        0,
        1
      ]
    ]
  },
  "counters_enable_voq_count_tc_config": {
    "type": "register",
    "block": "counters",
    "width": 16,
    "desc": "VOQ Counting per TC enable register (per slice)",
    "fields": [
      [
        "enable_voq_count_tc",
        0,
        16
      ]
    ]
  },
  "counters_rx_lm_constant_config": {
    "type": "register",
    "block": "counters",
    "width": 6,
    "desc": "Debug configuration for RX LM",
    "fields": [
      [
        "max_rx_lm_grant_round_trip_time",
        0,
        6
      ]
    ]
  },
  "counters_cpu_read": {
    "type": "register",
    "block": "counters",
    "width": 23,
    "desc": "Counters CPU read control register Writing to this register triggers the counter/s read process",
    "fields": [
      [
        "read_target",
        0,
        1
      ],
      [
        "read_reset",
        1,
        1
      ],
      [
        "counter_read_address",
        2,
        20
      ],
      [
        "ready",
        22,
        1
      ]
    ]
  },
  "counters_cpu_counter_read_result": {
    "type": "register",
    "block": "counters",
    "width": 128,
    "desc": "Read result of a specific counter",
    "fields": [
      [
        "counter_read_result",
        0,
        128
      ]
    ]
  },
  "counters_interrupt_reg": {
    "type": "register",
    "block": "counters",
    "width": 1,
    "desc": "Interrupt register",
    "fields": [
      [
        "same_pd_bank_collision",
        0,
        1
      ]
    ]
  },
  "counters_interrupt_reg_mask": {
    "type": "register",
    "block": "counters",
    "width": 1,
    "desc": "This register masks InterruptReg interrupt register",
    "fields": [
      [
        "same_pd_bank_collision_mask",
        0,
        1
      ]
    ]
  },
  "counters_interrupt_reg_test": {
    "type": "register",
    "block": "counters",
    "width": 1,
    "desc": "This register tests InterruptReg interrupt register",
    "fields": [
      [
        "same_pd_bank_collision_test",
        0,
        1
      ]
    ]
  },
  "counters_bank_group_interrupt_reg0": {
    "type": "register",
    "block": "counters",
    "width": 18,
    "desc": "Interrupt register from all bank groups 0-17",
    "fields": [
      [
        "bank_group_interrupt0",
        0,
        1
      ],
      [
        "bank_group_interrupt1",
        1,
        1
      ],
      [
        "bank_group_interrupt2",
        2,
        1
      ],
      [
        "bank_group_interrupt3",
        3,
        1
      ],
      [
        "bank_group_interrupt4",
        4,
        1
      ],
      [
        "bank_group_interrupt5",
        5,
        1
      ],
      [
        "bank_group_interrupt6",
        6,
        1
      ],
      [
        "bank_group_interrupt7",
        7,
        1
      ],
      [
        "bank_group_interrupt8",
        8,
        1
      ],
      [
        "bank_group_interrupt9",
        9,
        1
      ],
      [
        "bank_group_interrupt10",
        10,
        1
      ],
      [
        "bank_group_interrupt11",
        11,
        1
      ],
      [
        "bank_group_interrupt12",
        12,
        1
      ],
      [
        "bank_group_interrupt13",
        13,
        1
      ],
      [
        "bank_group_interrupt14",
        14,
        1
      ],
      [
        "bank_group_interrupt15",
        15,
        1
      ],
      [
        "bank_group_interrupt16",
        16,
        1
      ],
      [
        "bank_group_interrupt17",
        17,
        1
      ]
    ]
  },
  "counters_bank_group_interrupt_reg0_mask": {
    "type": "register",
    "block": "counters",
    "width": 18,
    "desc": "This register masks BankGroupInterruptReg0 interrupt register",
    "fields": [
      [
        "bank_group_interrupt0_mask",
        0,
        1
      ],
      [
        "bank_group_interrupt1_mask",
        1,
        1
      ],
      [
        "bank_group_interrupt2_mask",
        2,
        1
      ],
      [
        "bank_group_interrupt3_mask",
        3,
        1
      ],
      [
        "bank_group_interrupt4_mask",
        4,
        1
      ],
      [
        "bank_group_interrupt5_mask",
        5,
        1
      ],
      [
        "bank_group_interrupt6_mask",
        6,
        1
      ],
      [
        "bank_group_interrupt7_mask",
        7,
        1
      ],
      [
        "bank_group_interrupt8_mask",
        8,
        1
      ],
      [
        "bank_group_interrupt9_mask",
        9,
        1
      ],
      [
        "bank_group_interrupt10_mask",
        10,
        1
      ],
      [
        "bank_group_interrupt11_mask",
        11,
        1
      ],
      [
        "bank_group_interrupt12_mask",
        12,
        1
      ],
      [
        "bank_group_interrupt13_mask",
        13,
        1
      ],
      [
        "bank_group_interrupt14_mask",
        14,
        1
      ],
      [
        "bank_group_interrupt15_mask",
        15,
        1
      ],
      [
        "bank_group_interrupt16_mask",
        16,
        1
      ],
      [
        "bank_group_interrupt17_mask",
        17,
        1
      ]
    ]
  },
  "counters_bank_group_interrupt_reg0_test": {
    "type": "register",
    "block": "counters",
    "width": 18,
    "desc": "This register tests BankGroupInterruptReg0 interrupt register",
    "fields": [
      [
        "bank_group_interrupt0_test",
        0,
        1
      ],
      [
        "bank_group_interrupt1_test",
        1,
        1
      ],
      [
        "bank_group_interrupt2_test",
        2,
        1
      ],
      [
        "bank_group_interrupt3_test",
        3,
        1
      ],
      [
        "bank_group_interrupt4_test",
        4,
        1
      ],
      [
        "bank_group_interrupt5_test",
        5,
        1
      ],
      [
        "bank_group_interrupt6_test",
        6,
        1
      ],
      [
        "bank_group_interrupt7_test",
        7,
        1
      ],
      [
        "bank_group_interrupt8_test",
        8,
        1
      ],
      [
        "bank_group_interrupt9_test",
        9,
        1
      ],
      [
        "bank_group_interrupt10_test",
        10,
        1
      ],
      [
        "bank_group_interrupt11_test",
        11,
        1
      ],
      [
        "bank_group_interrupt12_test",
        12,
        1
      ],
      [
        "bank_group_interrupt13_test",
        13,
        1
      ],
      [
        "bank_group_interrupt14_test",
        14,
        1
      ],
      [
        "bank_group_interrupt15_test",
        15,
        1
      ],
      [
        "bank_group_interrupt16_test",
        16,
        1
      ],
      [
        "bank_group_interrupt17_test",
        17,
        1
      ]
    ]
  },
  "counters_bank_group_interrupt_reg1": {
    "type": "register",
    "block": "counters",
    "width": 18,
    "desc": "Interrupt register from all bank groups 18-35",
    "fields": [
      [
        "bank_group_interrupt18",
        0,
        1
      ],
      [
        "bank_group_interrupt19",
        1,
        1
      ],
      [
        "bank_group_interrupt20",
        2,
        1
      ],
      [
        "bank_group_interrupt21",
        3,
        1
      ],
      [
        "bank_group_interrupt22",
        4,
        1
      ],
      [
        "bank_group_interrupt23",
        5,
        1
      ],
      [
        "bank_group_interrupt24",
        6,
        1
      ],
      [
        "bank_group_interrupt25",
        7,
        1
      ],
      [
        "bank_group_interrupt26",
        8,
        1
      ],
      [
        "bank_group_interrupt27",
        9,
        1
      ],
      [
        "bank_group_interrupt28",
        10,
        1
      ],
      [
        "bank_group_interrupt29",
        11,
        1
      ],
      [
        "bank_group_interrupt30",
        12,
        1
      ],
      [
        "bank_group_interrupt31",
        13,
        1
      ],
      [
        "bank_group_interrupt32",
        14,
        1
      ],
      [
        "bank_group_interrupt33",
        15,
        1
      ],
      [
        "bank_group_interrupt34",
        16,
        1
      ],
      [
        "bank_group_interrupt35",
        17,
        1
      ]
    ]
  },
  "counters_bank_group_interrupt_reg1_mask": {
    "type": "register",
    "block": "counters",
    "width": 18,
    "desc": "This register masks BankGroupInterruptReg1 interrupt register",
    "fields": [
      [
        "bank_group_interrupt18_mask",
        0,
        1
      ],
      [
        "bank_group_interrupt19_mask",
        1,
        1
      ],
      [
        "bank_group_interrupt20_mask",
        2,
        1
      ],
      [
        "bank_group_interrupt21_mask",
        3,
        1
      ],
      [
        "bank_group_interrupt22_mask",
        4,
        1
      ],
      [
        "bank_group_interrupt23_mask",
        5,
        1
      ],
      [
        "bank_group_interrupt24_mask",
        6,
        1
      ],
      [
        "bank_group_interrupt25_mask",
        7,
        1
      ],
      [
        "bank_group_interrupt26_mask",
        8,
        1
      ],
      [
        "bank_group_interrupt27_mask",
        9,
        1
      ],
      [
        "bank_group_interrupt28_mask",
        10,
        1
      ],
      [
        "bank_group_interrupt29_mask",
        11,
        1
      ],
      [
        "bank_group_interrupt30_mask",
        12,
        1
      ],
      [
        "bank_group_interrupt31_mask",
        13,
        1
      ],
      [
        "bank_group_interrupt32_mask",
        14,
        1
      ],
      [
        "bank_group_interrupt33_mask",
        15,
        1
      ],
      [
        "bank_group_interrupt34_mask",
        16,
        1
      ],
      [
        "bank_group_interrupt35_mask",
        17,
        1
      ]
    ]
  },
  "counters_bank_group_interrupt_reg1_test": {
    "type": "register",
    "block": "counters",
    "width": 18,
    "desc": "This register tests BankGroupInterruptReg1 interrupt register",
    "fields": [
      [
        "bank_group_interrupt18_test",
        0,
        1
      ],
      [
        "bank_group_interrupt19_test",
        1,
        1
      ],
      [
        "bank_group_interrupt20_test",
        2,
        1
      ],
      [
        "bank_group_interrupt21_test",
        3,
        1
      ],
      [
        "bank_group_interrupt22_test",
        4,
        1
      ],
      [
        "bank_group_interrupt23_test",
        5,
        1
      ],
      [
        "bank_group_interrupt24_test",
        6,
        1
      ],
      [
        "bank_group_interrupt25_test",
        7,
        1
      ],
      [
        "bank_group_interrupt26_test",
        8,
        1
      ],
      [
        "bank_group_interrupt27_test",
        9,
        1
      ],
      [
        "bank_group_interrupt28_test",
        10,
        1
      ],
      [
        "bank_group_interrupt29_test",
        11,
        1
      ],
      [
        "bank_group_interrupt30_test",
        12,
        1
      ],
      [
        "bank_group_interrupt31_test",
        13,
        1
      ],
      [
        "bank_group_interrupt32_test",
        14,
        1
      ],
      [
        "bank_group_interrupt33_test",
        15,
        1
      ],
      [
        "bank_group_interrupt34_test",
        16,
        1
      ],
      [
        "bank_group_interrupt35_test",
        17,
        1
      ]
    ]
  },
  "counters_status_register": {
    "type": "register",
    "block": "counters",
    "width": 1,
    "desc": "Initialization status register",
    "fields": [
      [
        "init_done",
        0,
        1
      ]
    ]
  },
  "counters_counters_bank_config": {
    "type": "memory",
    "block": "counters",
    "width": 4,
    "desc": "Configuration for the TX Counters (only relevant to banks allocated to TXPP) All 6 memories should be configured identically",
    "fields": [
      [
        "bank_set_type",
        0,
        2
      ],
      [
        "inc_addr_for_set",
        2,
        1
      ],
      [
        "inc_bank_for_ifg_b",
        3,
        1
      ]
    ]
  },
  "counters_voq_block_map": {
    "type": "memory",
    "block": "counters",
    "width": 23,
    "desc": "Mapping of VOQ number to its attributes (per slice) Each entry corresponds to 64 consequtive VOQ numbers",
    "fields": [
      [
        "bank_id",
        0,
        7
      ],
      [
        "counter_offset",
        7,
        13
      ],
      [
        "tc_profile",
        20,
        1
      ],
      [
        "map_group_size",
        21,
        2
      ]
    ]
  },
  "counters_max_counters_table": {
    "type": "memory",
    "block": "counters",
    "width": 77,
    "desc": "Read result of max counters read, entry per bank",
    "fields": [
      [
        "packet_count",
        0,
        29
      ],
      [
        "byte_count",
        29,
        35
      ],
      [
        "counter_address",
        64,
        13
      ]
    ]
  },
  "dics_interrupt_register": {
    "type": "register",
    "block": "dics",
    "width": 3,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "general_interrupt_register_summary",
        1,
        1
      ],
      [
        "fabric_blocking_intr_reg_summary",
        2,
        1
      ]
    ]
  },
  "dics_mem_protect_interrupt": {
    "type": "register",
    "block": "dics",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "dics_mem_protect_interrupt_test": {
    "type": "register",
    "block": "dics",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "dics_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "dics",
    "width": 15,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "dramcontext2smscontext_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "credit_consume_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "credit_allocate_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "last_qsize_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "queue_is_empty_set_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "queue_is_empty_clr_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "queue_list_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "voqcgm_profile_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "first_credit_grant_set_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "first_credit_grant_clr_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "ib_set_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "ib_clr_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "aged_out_queue_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "dequeue_marking_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "dics2mmu_fifo_ecc_1b_err_interrupt_mask",
        14,
        1
      ]
    ]
  },
  "dics_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "dics",
    "width": 15,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "dramcontext2smscontext_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "credit_consume_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "credit_allocate_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "last_qsize_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "queue_is_empty_set_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "queue_is_empty_clr_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "queue_list_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "voqcgm_profile_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "first_credit_grant_set_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "first_credit_grant_clr_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "ib_set_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "ib_clr_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "aged_out_queue_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "dequeue_marking_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "dics2mmu_fifo_ecc_2b_err_interrupt_mask",
        14,
        1
      ]
    ]
  },
  "dics_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "dics",
    "width": 15,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "dramcontext2smscontext_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "credit_consume_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "credit_allocate_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "last_qsize_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "queue_is_empty_set_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "queue_is_empty_clr_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "queue_list_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "voqcgm_profile_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "first_credit_grant_set_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "first_credit_grant_clr_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "ib_set_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "ib_clr_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "aged_out_queue_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "dequeue_marking_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "dics2mmu_fifo_ecc_1b_err_initiate",
        14,
        1
      ]
    ]
  },
  "dics_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "dics",
    "width": 15,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "dramcontext2smscontext_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "credit_consume_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "credit_allocate_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "last_qsize_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "queue_is_empty_set_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "queue_is_empty_clr_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "queue_list_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "voqcgm_profile_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "first_credit_grant_set_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "first_credit_grant_clr_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "ib_set_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "ib_clr_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "aged_out_queue_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "dequeue_marking_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "dics2mmu_fifo_ecc_2b_err_initiate",
        14,
        1
      ]
    ]
  },
  "dics_mem_protect_err_status": {
    "type": "register",
    "block": "dics",
    "width": 15,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "dramcontext2smscontext_err_int",
        0,
        1
      ],
      [
        "credit_consume_err_int",
        1,
        1
      ],
      [
        "credit_allocate_err_int",
        2,
        1
      ],
      [
        "last_qsize_err_int",
        3,
        1
      ],
      [
        "queue_is_empty_set_err_int",
        4,
        1
      ],
      [
        "queue_is_empty_clr_err_int",
        5,
        1
      ],
      [
        "queue_list_err_int",
        6,
        1
      ],
      [
        "voqcgm_profile_err_int",
        7,
        1
      ],
      [
        "first_credit_grant_set_err_int",
        8,
        1
      ],
      [
        "first_credit_grant_clr_err_int",
        9,
        1
      ],
      [
        "ib_set_err_int",
        10,
        1
      ],
      [
        "ib_clr_err_int",
        11,
        1
      ],
      [
        "aged_out_queue_err_int",
        12,
        1
      ],
      [
        "dequeue_marking_err_int",
        13,
        1
      ],
      [
        "dics2mmu_fifo_err_int",
        14,
        1
      ]
    ]
  },
  "dics_selected_ser_error_info": {
    "type": "register",
    "block": "dics",
    "width": 14,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        12
      ],
      [
        "mem_err_type",
        12,
        2
      ]
    ]
  },
  "dics_ser_error_debug_configuration": {
    "type": "register",
    "block": "dics",
    "width": 5,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        4
      ],
      [
        "reset_memory_errors",
        4,
        1
      ]
    ]
  },
  "dics_ecc_1b_err_debug": {
    "type": "register",
    "block": "dics",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "dics_ecc_2b_err_debug": {
    "type": "register",
    "block": "dics",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "dics_mbist_pass_status": {
    "type": "register",
    "block": "dics",
    "width": 60,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        60
      ]
    ]
  },
  "dics_mbist_fail_status": {
    "type": "register",
    "block": "dics",
    "width": 60,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        60
      ]
    ]
  },
  "dics_counter_timer": {
    "type": "register",
    "block": "dics",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "dics_counter_timer_trigger_reg": {
    "type": "register",
    "block": "dics",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "dics_memory_access_timeout": {
    "type": "register",
    "block": "dics",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "dics_broadcast_config_reg": {
    "type": "register",
    "block": "dics",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "dics_memory_prot_bypass": {
    "type": "register",
    "block": "dics",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "dics_soft_reset_configuration": {
    "type": "register",
    "block": "dics",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "dics_mbist_configuration": {
    "type": "register",
    "block": "dics",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "dics_power_down_configuration": {
    "type": "register",
    "block": "dics",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "dics_spare_reg": {
    "type": "register",
    "block": "dics",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "dics_pmro_ctrl": {
    "type": "register",
    "block": "dics",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "dics_pmro_status": {
    "type": "register",
    "block": "dics",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "dics_mirror_bus_conf_reg": {
    "type": "register",
    "block": "dics",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "dics_mirror_bus_status": {
    "type": "register",
    "block": "dics",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "dics_device_time_offset_cfg": {
    "type": "register",
    "block": "dics",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "dics_general_interrupt_register": {
    "type": "register",
    "block": "dics",
    "width": 4,
    "desc": "Interrupt",
    "fields": [
      [
        "fabric_blocking_intr",
        0,
        1
      ],
      [
        "aged_out_fifo_full",
        1,
        1
      ],
      [
        "dics2mmu_fifo_overflow",
        2,
        1
      ],
      [
        "crdt_req_cbt_overflow",
        3,
        1
      ]
    ]
  },
  "dics_general_interrupt_register_mask": {
    "type": "register",
    "block": "dics",
    "width": 4,
    "desc": "This register masks GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "fabric_blocking_intr_mask",
        0,
        1
      ],
      [
        "aged_out_fifo_full_mask",
        1,
        1
      ],
      [
        "dics2mmu_fifo_overflow_mask",
        2,
        1
      ],
      [
        "crdt_req_cbt_overflow_mask",
        3,
        1
      ]
    ]
  },
  "dics_general_interrupt_register_test": {
    "type": "register",
    "block": "dics",
    "width": 4,
    "desc": "This register tests GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "fabric_blocking_intr_test",
        0,
        1
      ],
      [
        "aged_out_fifo_full_test",
        1,
        1
      ],
      [
        "dics2mmu_fifo_overflow_test",
        2,
        1
      ],
      [
        "crdt_req_cbt_overflow_test",
        3,
        1
      ]
    ]
  },
  "dics_fabric_blocking_intr_reg": {
    "type": "register",
    "block": "dics",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "total_list_full",
        0,
        1
      ]
    ]
  },
  "dics_fabric_blocking_intr_reg_mask": {
    "type": "register",
    "block": "dics",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "total_list_full_mask",
        0,
        1
      ]
    ]
  },
  "dics_fabric_blocking_intr_reg_test": {
    "type": "register",
    "block": "dics",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "total_list_full_test",
        0,
        1
      ]
    ]
  },
  "dics_reset_done_reg": {
    "type": "register",
    "block": "dics",
    "width": 3,
    "desc": "init status register- when value is not 0 - hardware initialization process is in progress",
    "fields": [
      [
        "queue_is_empty_rst_done",
        0,
        1
      ],
      [
        "first_credit_grant_rst_done",
        1,
        1
      ],
      [
        "enq_pipe_rst_done",
        2,
        1
      ]
    ]
  },
  "dics_fifos_debug_reg": {
    "type": "register",
    "block": "dics",
    "width": 21,
    "desc": "",
    "fields": [
      [
        "scrubber_fifo_count",
        0,
        4
      ],
      [
        "crdt_req_by_gnt_stat",
        4,
        5
      ],
      [
        "crdt_req_by_enq_stat",
        9,
        4
      ],
      [
        "dics2mmu_fifo_stat",
        13,
        8
      ]
    ]
  },
  "dics_context_msb_reg": {
    "type": "register",
    "block": "dics",
    "width": 6,
    "desc": "",
    "fields": [
      [
        "context_msb",
        0,
        6
      ]
    ]
  },
  "dics_queue_in_elig_reg": {
    "type": "register",
    "block": "dics",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "queue_in_elig",
        0,
        64
      ]
    ]
  },
  "dics_has_credits_reg": {
    "type": "register",
    "block": "dics",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "has_credits",
        0,
        64
      ]
    ]
  },
  "dics_alm_full_cfg_reg": {
    "type": "register",
    "block": "dics",
    "width": 67,
    "desc": "",
    "fields": [
      [
        "crgnt_fifo_alm_full_cfg",
        0,
        4
      ],
      [
        "ppc_alm_full_cfg",
        4,
        8
      ],
      [
        "crgnt_alm_full_cfg",
        12,
        3
      ],
      [
        "map_cmd_fifo_alm_full_cfg",
        15,
        4
      ],
      [
        "req_by_gnt_alm_full_cfg",
        19,
        3
      ],
      [
        "req_by_enq_fifo_alm_full_cfg",
        22,
        3
      ],
      [
        "crdt_req_by_deq_alm_full_cfg",
        25,
        8
      ],
      [
        "read_req_fifo_alm_full_cfg",
        33,
        5
      ],
      [
        "dics_to_mmu_cbt_alm_full",
        38,
        5
      ],
      [
        "crdt_req_cbt_alm_full",
        43,
        4
      ],
      [
        "crdt_req_by_gnt_alm_full_cfg",
        47,
        3
      ],
      [
        "crdt_req_by_enq_alm_full_cfg",
        50,
        9
      ],
      [
        "dics2mmu_fifo_alm_full_cfg",
        59,
        8
      ]
    ]
  },
  "dics_slice_mode_reg": {
    "type": "register",
    "block": "dics",
    "width": 4,
    "desc": "slice mode register",
    "fields": [
      [
        "ics_mode",
        0,
        4
      ]
    ]
  },
  "dics_mode_reg": {
    "type": "register",
    "block": "dics",
    "width": 1,
    "desc": "dram buffer size mode register",
    "fields": [
      [
        "buff8k",
        0,
        1
      ]
    ]
  },
  "dics_fabric_blocking_capture_reg": {
    "type": "register",
    "block": "dics",
    "width": 36,
    "desc": "",
    "fields": [
      [
        "list_full_context",
        0,
        12
      ],
      [
        "queue_blocking_context",
        12,
        12
      ],
      [
        "slice_blocking_context",
        24,
        12
      ]
    ]
  },
  "dics_general_conf_reg": {
    "type": "register",
    "block": "dics",
    "width": 7,
    "desc": "",
    "fields": [
      [
        "ignore_credits",
        0,
        1
      ],
      [
        "network_slice1_fabric_slice0",
        1,
        6
      ]
    ]
  },
  "dics_enq_conf_reg": {
    "type": "register",
    "block": "dics",
    "width": 6,
    "desc": "",
    "fields": [
      [
        "max_rand_val",
        0,
        4
      ],
      [
        "credit_for_every_enq",
        4,
        1
      ],
      [
        "credit_req_for_qsize1",
        5,
        1
      ]
    ]
  },
  "dics_credits_conf_reg": {
    "type": "register",
    "block": "dics",
    "width": 131,
    "desc": "Credits configuration register. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "static_go_profile",
        0,
        32
      ],
      [
        "crgnt_random_noise_en",
        32,
        1
      ],
      [
        "crdt_in_bytes",
        33,
        13
      ],
      [
        "crdt_size_log2",
        46,
        4
      ],
      [
        "init_extra_credits",
        50,
        13
      ],
      [
        "stop_credits_th",
        63,
        16
      ],
      [
        "return_credits_th",
        79,
        16
      ],
      [
        "enq_priority_th",
        95,
        5
      ],
      [
        "stop_crdt_on_off",
        100,
        1
      ],
      [
        "return_crdt_on_off",
        101,
        1
      ],
      [
        "max_qb_threshold",
        102,
        24
      ],
      [
        "return_crdt_queue_blocking",
        126,
        1
      ],
      [
        "return_eir_crdt_slice_blocking",
        127,
        1
      ],
      [
        "return_cir_crdt_slice_blocking",
        128,
        1
      ],
      [
        "return_crdt_list_full_blocking",
        129,
        1
      ],
      [
        "pause_checkin_machine",
        130,
        1
      ]
    ]
  },
  "dics_read_reprt_reg": {
    "type": "register",
    "block": "dics",
    "width": 6,
    "desc": "",
    "fields": [
      [
        "header_size",
        0,
        6
      ]
    ]
  },
  "dics_set_queue_blocking_th_reg": {
    "type": "register",
    "block": "dics",
    "width": 24,
    "desc": "Set queue input blocking per profile",
    "fields": [
      [
        "set_queue_blocking_th",
        0,
        24
      ]
    ]
  },
  "dics_clear_queue_blocking_th_reg": {
    "type": "register",
    "block": "dics",
    "width": 24,
    "desc": "Clear queue input blocking per profile",
    "fields": [
      [
        "clear_queue_blocking_th",
        0,
        24
      ]
    ]
  },
  "dics_accept_queue_blocking_th_reg": {
    "type": "register",
    "block": "dics",
    "width": 24,
    "desc": "Accept queue input blocking per profile",
    "fields": [
      [
        "accept_queue_blocking_th",
        0,
        24
      ]
    ]
  },
  "dics_acc_crdt_req_th_reg": {
    "type": "register",
    "block": "dics",
    "width": 48,
    "desc": "Unused",
    "fields": [
      [
        "acc_crdt_req_th",
        0,
        14
      ],
      [
        "acc_crdt_req_fc_th",
        14,
        14
      ],
      [
        "csms_fc",
        28,
        6
      ],
      [
        "acc_crdt_first_th",
        34,
        14
      ]
    ]
  },
  "dics_eligible_th_reg": {
    "type": "register",
    "block": "dics",
    "width": 111,
    "desc": "Control register for the DICS eligible list. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "speculative_en",
        0,
        1
      ],
      [
        "speculative_qsize_th",
        1,
        10
      ],
      [
        "speculative_cb_th",
        11,
        20
      ],
      [
        "eir_slice_blocking_th",
        31,
        32
      ],
      [
        "cir_slice_blocking_th",
        63,
        32
      ],
      [
        "eir_slice_pds_blocking_th",
        95,
        8
      ],
      [
        "cir_slice_pds_blocking_th",
        103,
        8
      ]
    ]
  },
  "dics_cpu_elgbl_context": {
    "type": "register",
    "block": "dics",
    "width": 14,
    "desc": "Debug  inteface for the DICS eligible list. It enables the CPU to read if specific context is in the eligible list. It also enables the CPU to set the eligible_q bit by write",
    "fields": [
      [
        "cpu_elgbl_context_addr",
        0,
        12
      ],
      [
        "cpu_elgbl_context_data",
        12,
        1
      ],
      [
        "cpu_elgbl_context_rd0wr1",
        13,
        1
      ]
    ]
  },
  "dics_cpu_age_fsm_reg": {
    "type": "register",
    "block": "dics",
    "width": 28,
    "desc": "Register used by the CPU to enter a context to the DICS aging list. Read value of this register is 0",
    "fields": [
      [
        "cpu_age_qnum",
        0,
        12
      ],
      [
        "cpu_age_sms_context",
        12,
        12
      ],
      [
        "cpu_age_slice_num",
        24,
        3
      ],
      [
        "cpu_age_queue_valid_rd0wr1",
        27,
        1
      ]
    ]
  },
  "dics_dramcontext2smscontext": {
    "type": "memory",
    "block": "dics",
    "width": 15,
    "desc": "Map dram context to sms context & slice numbers",
    "fields": [
      [
        "smscontext",
        0,
        12
      ],
      [
        "slicenum",
        12,
        3
      ]
    ]
  },
  "dics_credit_consume": {
    "type": "memory",
    "block": "dics",
    "width": 23,
    "desc": "Credit consumed per dram context",
    "fields": [
      [
        "credit_consumed",
        0,
        23
      ]
    ]
  },
  "dics_credit_allocate": {
    "type": "memory",
    "block": "dics",
    "width": 23,
    "desc": "Credit allocated per dram context",
    "fields": [
      [
        "credit_allocated",
        0,
        23
      ]
    ]
  },
  "dics_last_qsize": {
    "type": "memory",
    "block": "dics",
    "width": 42,
    "desc": "Queue size in bytes and dram packets from enqueue-report",
    "fields": [
      [
        "qsize_byte",
        0,
        26
      ],
      [
        "qsize_eob",
        26,
        16
      ]
    ]
  },
  "dics_queue_is_empty_set": {
    "type": "memory",
    "block": "dics",
    "width": 64,
    "desc": "Queue is empty of EOBs",
    "fields": [
      [
        "queue_is_empty_set_bmp",
        0,
        64
      ]
    ]
  },
  "dics_queue_is_empty_clr": {
    "type": "memory",
    "block": "dics",
    "width": 64,
    "desc": "Queue is empty of EOBs",
    "fields": [
      [
        "queue_is_empty_clr_bmp",
        0,
        64
      ]
    ]
  },
  "dics_queue_list": {
    "type": "memory",
    "block": "dics",
    "width": 64,
    "desc": "List code per context",
    "fields": [
      [
        "list_code",
        0,
        64
      ]
    ]
  },
  "dics_voqcgm_profile": {
    "type": "memory",
    "block": "dics",
    "width": 5,
    "desc": "CGM profile per context used by voq_cgm",
    "fields": [
      [
        "cgm_profile",
        0,
        5
      ]
    ]
  },
  "dics_first_credit_grant_set": {
    "type": "memory",
    "block": "dics",
    "width": 32,
    "desc": "On new context allocation this bit is set. On credit-grant for this context this bit is clear.This bit is read on credit-grant.",
    "fields": [
      [
        "firstgrentset1",
        0,
        32
      ]
    ]
  },
  "dics_first_credit_grant_clr": {
    "type": "memory",
    "block": "dics",
    "width": 32,
    "desc": "On new context allocation this bit is set. On credit-grant for this context this bit is clear.This bit is read on credit-grant.",
    "fields": [
      [
        "firstgrantclr1",
        0,
        32
      ]
    ]
  },
  "dics_ib_set": {
    "type": "memory",
    "block": "dics",
    "width": 64,
    "desc": "set-Clear+Read Mem; set by credit grant  Read by enqueue pipe",
    "fields": [
      [
        "ib_set_bmp",
        0,
        64
      ]
    ]
  },
  "dics_ib_clr": {
    "type": "memory",
    "block": "dics",
    "width": 64,
    "desc": "set-Clear+Read Mem; clear by read-report pipe Read by enqueue pipe",
    "fields": [
      [
        "ib_clr_bmp",
        0,
        64
      ]
    ]
  },
  "dics_aged_out_queue": {
    "type": "memory",
    "block": "dics",
    "width": 64,
    "desc": "table that mark the aged out dram contexts.",
    "fields": [
      [
        "aged_out_queue_bits",
        0,
        64
      ]
    ]
  },
  "dics_dequeue_marking": {
    "type": "memory",
    "block": "dics",
    "width": 64,
    "desc": "dequeue marking memory",
    "fields": [
      [
        "dequeue_marking_bits",
        0,
        64
      ]
    ]
  },
  "dics_muxed_context_fifo": {
    "type": "memory",
    "block": "dics",
    "width": 33,
    "desc": "FF based mem for mapping context fifo",
    "fields": [
      [
        "muxed_context_fifo_dat",
        0,
        33
      ]
    ]
  },
  "dics_dics2mmu_fifo": {
    "type": "memory",
    "block": "dics",
    "width": 68,
    "desc": "dics to mmu fifo memory",
    "fields": [
      [
        "dics2mmu_fifi_dat",
        0,
        68
      ]
    ]
  },
  "csms_interrupt_register": {
    "type": "register",
    "block": "csms",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "csms_interrupt_reg_summary",
        1,
        1
      ]
    ]
  },
  "csms_mem_protect_interrupt": {
    "type": "register",
    "block": "csms",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "csms_mem_protect_interrupt_test": {
    "type": "register",
    "block": "csms",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "csms_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "csms",
    "width": 16,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "dst_dev_map_mem0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "dst_dev_map_mem1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "dst_dev_map_mem2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "dst_dev_map_mem3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "voq_vsc_dst_map_mem0_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "voq_vsc_dst_map_mem1_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "voq_vsc_dst_map_mem2_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "voq_vsc_dst_map_mem3_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "vsc_dst_map_mem0_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "vsc_dst_map_mem1_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "voq_dst_map_mem0_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "voq_dst_map_mem1_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "ddmq_mem0_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "ddmq_mem1_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "ddmq_mem2_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "ddmq_mem3_ecc_1b_err_interrupt_mask",
        15,
        1
      ]
    ]
  },
  "csms_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "csms",
    "width": 16,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "dst_dev_map_mem0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "dst_dev_map_mem1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "dst_dev_map_mem2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "dst_dev_map_mem3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "voq_vsc_dst_map_mem0_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "voq_vsc_dst_map_mem1_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "voq_vsc_dst_map_mem2_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "voq_vsc_dst_map_mem3_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "vsc_dst_map_mem0_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "vsc_dst_map_mem1_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "voq_dst_map_mem0_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "voq_dst_map_mem1_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "ddmq_mem0_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "ddmq_mem1_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "ddmq_mem2_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "ddmq_mem3_ecc_2b_err_interrupt_mask",
        15,
        1
      ]
    ]
  },
  "csms_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "csms",
    "width": 16,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "dst_dev_map_mem0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "dst_dev_map_mem1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "dst_dev_map_mem2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "dst_dev_map_mem3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "voq_vsc_dst_map_mem0_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "voq_vsc_dst_map_mem1_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "voq_vsc_dst_map_mem2_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "voq_vsc_dst_map_mem3_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "vsc_dst_map_mem0_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "vsc_dst_map_mem1_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "voq_dst_map_mem0_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "voq_dst_map_mem1_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "ddmq_mem0_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "ddmq_mem1_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "ddmq_mem2_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "ddmq_mem3_ecc_1b_err_initiate",
        15,
        1
      ]
    ]
  },
  "csms_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "csms",
    "width": 16,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "dst_dev_map_mem0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "dst_dev_map_mem1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "dst_dev_map_mem2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "dst_dev_map_mem3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "voq_vsc_dst_map_mem0_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "voq_vsc_dst_map_mem1_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "voq_vsc_dst_map_mem2_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "voq_vsc_dst_map_mem3_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "vsc_dst_map_mem0_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "vsc_dst_map_mem1_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "voq_dst_map_mem0_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "voq_dst_map_mem1_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "ddmq_mem0_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "ddmq_mem1_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "ddmq_mem2_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "ddmq_mem3_ecc_2b_err_initiate",
        15,
        1
      ]
    ]
  },
  "csms_mem_protect_err_status": {
    "type": "register",
    "block": "csms",
    "width": 16,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "dst_dev_map_mem0_err_int",
        0,
        1
      ],
      [
        "dst_dev_map_mem1_err_int",
        1,
        1
      ],
      [
        "dst_dev_map_mem2_err_int",
        2,
        1
      ],
      [
        "dst_dev_map_mem3_err_int",
        3,
        1
      ],
      [
        "voq_vsc_dst_map_mem0_err_int",
        4,
        1
      ],
      [
        "voq_vsc_dst_map_mem1_err_int",
        5,
        1
      ],
      [
        "voq_vsc_dst_map_mem2_err_int",
        6,
        1
      ],
      [
        "voq_vsc_dst_map_mem3_err_int",
        7,
        1
      ],
      [
        "vsc_dst_map_mem0_err_int",
        8,
        1
      ],
      [
        "vsc_dst_map_mem1_err_int",
        9,
        1
      ],
      [
        "voq_dst_map_mem0_err_int",
        10,
        1
      ],
      [
        "voq_dst_map_mem1_err_int",
        11,
        1
      ],
      [
        "ddmq_mem0_err_int",
        12,
        1
      ],
      [
        "ddmq_mem1_err_int",
        13,
        1
      ],
      [
        "ddmq_mem2_err_int",
        14,
        1
      ],
      [
        "ddmq_mem3_err_int",
        15,
        1
      ]
    ]
  },
  "csms_selected_ser_error_info": {
    "type": "register",
    "block": "csms",
    "width": 16,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        14
      ],
      [
        "mem_err_type",
        14,
        2
      ]
    ]
  },
  "csms_ser_error_debug_configuration": {
    "type": "register",
    "block": "csms",
    "width": 5,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        4
      ],
      [
        "reset_memory_errors",
        4,
        1
      ]
    ]
  },
  "csms_ecc_1b_err_debug": {
    "type": "register",
    "block": "csms",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "csms_ecc_2b_err_debug": {
    "type": "register",
    "block": "csms",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "csms_mbist_pass_status": {
    "type": "register",
    "block": "csms",
    "width": 56,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        56
      ]
    ]
  },
  "csms_mbist_fail_status": {
    "type": "register",
    "block": "csms",
    "width": 56,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        56
      ]
    ]
  },
  "csms_counter_timer": {
    "type": "register",
    "block": "csms",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "csms_counter_timer_trigger_reg": {
    "type": "register",
    "block": "csms",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "csms_memory_access_timeout": {
    "type": "register",
    "block": "csms",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "csms_broadcast_config_reg": {
    "type": "register",
    "block": "csms",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "csms_memory_prot_bypass": {
    "type": "register",
    "block": "csms",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "csms_soft_reset_configuration": {
    "type": "register",
    "block": "csms",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "csms_mbist_configuration": {
    "type": "register",
    "block": "csms",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "csms_power_down_configuration": {
    "type": "register",
    "block": "csms",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "csms_spare_reg": {
    "type": "register",
    "block": "csms",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "csms_pmro_ctrl": {
    "type": "register",
    "block": "csms",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "csms_pmro_status": {
    "type": "register",
    "block": "csms",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "csms_mirror_bus_conf_reg": {
    "type": "register",
    "block": "csms",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "csms_mirror_bus_status": {
    "type": "register",
    "block": "csms",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "csms_device_time_offset_cfg": {
    "type": "register",
    "block": "csms",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "csms_device_config_reg": {
    "type": "register",
    "block": "csms",
    "width": 9,
    "desc": "Device Configuration Register",
    "fields": [
      [
        "device_id",
        0,
        9
      ]
    ]
  },
  "csms_packing_control_reg": {
    "type": "register",
    "block": "csms",
    "width": 20,
    "desc": "Packing Control Register. controls the packing of Credit Scheduling Control (CSC) messages into packets that are sent over the fabric.",
    "fields": [
      [
        "min_num_of_packed_msg",
        0,
        4
      ],
      [
        "packing_watchdog_timer_thr",
        4,
        16
      ]
    ]
  },
  "csms_rlb_mc_cg_msg_reg": {
    "type": "register",
    "block": "csms",
    "width": 20,
    "desc": "RLB-MC Congestion Message Register",
    "fields": [
      [
        "rlb_mc_cg_timer_val",
        0,
        20
      ]
    ]
  },
  "csms_txrq_req_dup_reg": {
    "type": "register",
    "block": "csms",
    "width": 30,
    "desc": "TXRQ Request Message Duplication Configuration Register per slice. Every VSC that is in the configured range is considered a TXRQ VSC which can duplicated messages of requests.",
    "fields": [
      [
        "txrq_min_vsc_range",
        0,
        15
      ],
      [
        "txrq_max_vsc_range",
        15,
        15
      ]
    ]
  },
  "csms_fmc_req_dup_reg": {
    "type": "register",
    "block": "csms",
    "width": 36,
    "desc": "FMC Request Message Duplication Configuration Register",
    "fields": [
      [
        "fmc_min_vsc_range",
        0,
        15
      ],
      [
        "fmc_max_vsc_range",
        15,
        15
      ],
      [
        "fmc_dup_bitmap",
        30,
        6
      ]
    ]
  },
  "csms_csms_interrupt_reg": {
    "type": "register",
    "block": "csms",
    "width": 22,
    "desc": "CSMS Interrupt Register",
    "fields": [
      [
        "credit_gnt_dest_dev_unreachable",
        0,
        1
      ],
      [
        "msg_buffer_enq_pre_fifo_overflow0",
        1,
        1
      ],
      [
        "msg_buffer_enq_pre_fifo_overflow1",
        2,
        1
      ],
      [
        "msg_buffer_enq_pre_fifo_overflow2",
        3,
        1
      ],
      [
        "msg_buffer_enq_pre_fifo_overflow3",
        4,
        1
      ],
      [
        "msg_buffer_ddmq_overflow0",
        5,
        1
      ],
      [
        "msg_buffer_ddmq_overflow1",
        6,
        1
      ],
      [
        "msg_buffer_ddmq_overflow2",
        7,
        1
      ],
      [
        "msg_buffer_ddmq_overflow3",
        8,
        1
      ],
      [
        "msg_buffer_deq_cmd_fifo_overflow0",
        9,
        1
      ],
      [
        "msg_buffer_deq_cmd_fifo_overflow1",
        10,
        1
      ],
      [
        "msg_buffer_deq_cmd_fifo_overflow2",
        11,
        1
      ],
      [
        "msg_buffer_deq_cmd_fifo_overflow3",
        12,
        1
      ],
      [
        "msg_buffer_local_fifo_overflow0",
        13,
        1
      ],
      [
        "msg_buffer_local_fifo_overflow1",
        14,
        1
      ],
      [
        "msg_buffer_local_fifo_overflow2",
        15,
        1
      ],
      [
        "msg_buffer_local_fifo_overflow3",
        16,
        1
      ],
      [
        "msg_map_fifo_overflow4",
        17,
        1
      ],
      [
        "msg_map_fifo_overflow5",
        18,
        1
      ],
      [
        "unpack_fifo_overflow",
        19,
        1
      ],
      [
        "gnt_sw_target_fifo_overflow",
        20,
        1
      ],
      [
        "req_sw_target_fifo_overflow",
        21,
        1
      ]
    ]
  },
  "csms_csms_interrupt_reg_mask": {
    "type": "register",
    "block": "csms",
    "width": 22,
    "desc": "This register masks CsmsInterruptReg interrupt register",
    "fields": [
      [
        "credit_gnt_dest_dev_unreachable_mask",
        0,
        1
      ],
      [
        "msg_buffer_enq_pre_fifo_overflow0_mask",
        1,
        1
      ],
      [
        "msg_buffer_enq_pre_fifo_overflow1_mask",
        2,
        1
      ],
      [
        "msg_buffer_enq_pre_fifo_overflow2_mask",
        3,
        1
      ],
      [
        "msg_buffer_enq_pre_fifo_overflow3_mask",
        4,
        1
      ],
      [
        "msg_buffer_ddmq_overflow0_mask",
        5,
        1
      ],
      [
        "msg_buffer_ddmq_overflow1_mask",
        6,
        1
      ],
      [
        "msg_buffer_ddmq_overflow2_mask",
        7,
        1
      ],
      [
        "msg_buffer_ddmq_overflow3_mask",
        8,
        1
      ],
      [
        "msg_buffer_deq_cmd_fifo_overflow0_mask",
        9,
        1
      ],
      [
        "msg_buffer_deq_cmd_fifo_overflow1_mask",
        10,
        1
      ],
      [
        "msg_buffer_deq_cmd_fifo_overflow2_mask",
        11,
        1
      ],
      [
        "msg_buffer_deq_cmd_fifo_overflow3_mask",
        12,
        1
      ],
      [
        "msg_buffer_local_fifo_overflow0_mask",
        13,
        1
      ],
      [
        "msg_buffer_local_fifo_overflow1_mask",
        14,
        1
      ],
      [
        "msg_buffer_local_fifo_overflow2_mask",
        15,
        1
      ],
      [
        "msg_buffer_local_fifo_overflow3_mask",
        16,
        1
      ],
      [
        "msg_map_fifo_overflow4_mask",
        17,
        1
      ],
      [
        "msg_map_fifo_overflow5_mask",
        18,
        1
      ],
      [
        "unpack_fifo_overflow_mask",
        19,
        1
      ],
      [
        "gnt_sw_target_fifo_overflow_mask",
        20,
        1
      ],
      [
        "req_sw_target_fifo_overflow_mask",
        21,
        1
      ]
    ]
  },
  "csms_csms_interrupt_reg_test": {
    "type": "register",
    "block": "csms",
    "width": 22,
    "desc": "This register tests CsmsInterruptReg interrupt register",
    "fields": [
      [
        "credit_gnt_dest_dev_unreachable_test",
        0,
        1
      ],
      [
        "msg_buffer_enq_pre_fifo_overflow0_test",
        1,
        1
      ],
      [
        "msg_buffer_enq_pre_fifo_overflow1_test",
        2,
        1
      ],
      [
        "msg_buffer_enq_pre_fifo_overflow2_test",
        3,
        1
      ],
      [
        "msg_buffer_enq_pre_fifo_overflow3_test",
        4,
        1
      ],
      [
        "msg_buffer_ddmq_overflow0_test",
        5,
        1
      ],
      [
        "msg_buffer_ddmq_overflow1_test",
        6,
        1
      ],
      [
        "msg_buffer_ddmq_overflow2_test",
        7,
        1
      ],
      [
        "msg_buffer_ddmq_overflow3_test",
        8,
        1
      ],
      [
        "msg_buffer_deq_cmd_fifo_overflow0_test",
        9,
        1
      ],
      [
        "msg_buffer_deq_cmd_fifo_overflow1_test",
        10,
        1
      ],
      [
        "msg_buffer_deq_cmd_fifo_overflow2_test",
        11,
        1
      ],
      [
        "msg_buffer_deq_cmd_fifo_overflow3_test",
        12,
        1
      ],
      [
        "msg_buffer_local_fifo_overflow0_test",
        13,
        1
      ],
      [
        "msg_buffer_local_fifo_overflow1_test",
        14,
        1
      ],
      [
        "msg_buffer_local_fifo_overflow2_test",
        15,
        1
      ],
      [
        "msg_buffer_local_fifo_overflow3_test",
        16,
        1
      ],
      [
        "msg_map_fifo_overflow4_test",
        17,
        1
      ],
      [
        "msg_map_fifo_overflow5_test",
        18,
        1
      ],
      [
        "unpack_fifo_overflow_test",
        19,
        1
      ],
      [
        "gnt_sw_target_fifo_overflow_test",
        20,
        1
      ],
      [
        "req_sw_target_fifo_overflow_test",
        21,
        1
      ]
    ]
  },
  "csms_debug_unreach_gnt_capture_reg": {
    "type": "register",
    "block": "csms",
    "width": 64,
    "desc": "Debug Unreachable Credit Grant Message Capture Register",
    "fields": [
      [
        "debug_unreach_gnt_capture0",
        0,
        16
      ],
      [
        "debug_unreach_gnt_capture1",
        16,
        16
      ],
      [
        "debug_unreach_gnt_capture2",
        32,
        16
      ],
      [
        "debug_unreach_gnt_capture3",
        48,
        16
      ]
    ]
  },
  "csms_debug_fifo_thr_cfg_reg": {
    "type": "register",
    "block": "csms",
    "width": 43,
    "desc": "Debug CSMS Configuration register",
    "fields": [
      [
        "msg_buffer_enq_pre_fifo_alm_full_thr",
        0,
        4
      ],
      [
        "msg_buffer_ddmq_alm_full_thr",
        4,
        5
      ],
      [
        "msg_buffer_deq_cmd_fifo_alm_full_thr",
        9,
        3
      ],
      [
        "msg_buffer_local_fifo_alm_full_thr",
        12,
        6
      ],
      [
        "msg_map_fifo_alm_full_thr",
        18,
        4
      ],
      [
        "unpack_fifo_alm_full_thr",
        22,
        6
      ],
      [
        "unpack_look_ahead_cfg",
        28,
        4
      ],
      [
        "unpack_almost_done_cfg",
        32,
        4
      ],
      [
        "switch_target_fifo_alm_full_cfg",
        36,
        7
      ]
    ]
  },
  "csms_dst_dev_map_mem": {
    "type": "memory",
    "block": "csms",
    "width": 9,
    "desc": "Destination Device Mapping Memory A memory per Slice (except slices 4 & 5, which must be local) that maps all VOQs and VSCs to a remote destination device. The mapping is done in groups of 16, first 2560 entries are used to map the VSCs, second 2560 are used to map the VOQs",
    "fields": [
      [
        "dst_dev",
        0,
        9
      ]
    ]
  },
  "csms_voq_vsc_dst_map_mem": {
    "type": "memory",
    "block": "csms",
    "width": 15,
    "desc": "VOQ and VSC Destination Mapping Memory A memory per Slice that maps all VSCs to destination {Slice, VOQ}, and all VOQs to destinatino {IFG, VSC}. The mapping is done in groups of 16, first 2560 entries are used to map the VSCs, second 2560 are used to map the VOQs",
    "fields": [
      [
        "dst_slice_voq_or_ifg_vsc",
        0,
        15
      ]
    ]
  },
  "csms_vsc_dst_map_mem": {
    "type": "memory",
    "block": "csms",
    "width": 14,
    "desc": "VSC Mapping Memory for Slice 4 & 5 Maps all VSCs to destination {Slice, VOQ}. The mapping is done in groups of 16.",
    "fields": [
      [
        "dst_slice_voq",
        0,
        14
      ]
    ]
  },
  "csms_voq_dst_map_mem": {
    "type": "memory",
    "block": "csms",
    "width": 14,
    "desc": "VOQ Mapping Memory for Slice 4 & 5 Maps all VOQs to destination {IFG, VSC}. The mapping is done in groups of 16.",
    "fields": [
      [
        "dst_ifg_vsc",
        0,
        14
      ]
    ]
  },
  "csms_ddmq_mem": {
    "type": "memory",
    "block": "csms",
    "width": 26,
    "desc": "Destination Device Message Queues Memory Shared memory for all DDMQ of the slice",
    "fields": [
      [
        "msg_data",
        0,
        26
      ]
    ]
  },
  "frm_interrupt_register": {
    "type": "register",
    "block": "frm",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "frm_interrupt_reg_summary",
        1,
        1
      ]
    ]
  },
  "frm_mem_protect_interrupt": {
    "type": "register",
    "block": "frm",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "frm_mem_protect_interrupt_test": {
    "type": "register",
    "block": "frm",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "frm_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "frm",
    "width": 3,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "fabric_routing_table_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "rev_fabric_routing_table_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "far_end_topology_mapping_table_ecc_1b_err_interrupt_mask",
        2,
        1
      ]
    ]
  },
  "frm_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "frm",
    "width": 3,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "fabric_routing_table_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "rev_fabric_routing_table_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "far_end_topology_mapping_table_ecc_2b_err_interrupt_mask",
        2,
        1
      ]
    ]
  },
  "frm_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "frm",
    "width": 3,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "fabric_routing_table_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "rev_fabric_routing_table_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "far_end_topology_mapping_table_ecc_1b_err_initiate",
        2,
        1
      ]
    ]
  },
  "frm_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "frm",
    "width": 3,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "fabric_routing_table_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "rev_fabric_routing_table_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "far_end_topology_mapping_table_ecc_2b_err_initiate",
        2,
        1
      ]
    ]
  },
  "frm_mem_protect_err_status": {
    "type": "register",
    "block": "frm",
    "width": 3,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "fabric_routing_table_err_int",
        0,
        1
      ],
      [
        "rev_fabric_routing_table_err_int",
        1,
        1
      ],
      [
        "far_end_topology_mapping_table_err_int",
        2,
        1
      ]
    ]
  },
  "frm_selected_ser_error_info": {
    "type": "register",
    "block": "frm",
    "width": 17,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        15
      ],
      [
        "mem_err_type",
        15,
        2
      ]
    ]
  },
  "frm_ser_error_debug_configuration": {
    "type": "register",
    "block": "frm",
    "width": 3,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        2
      ],
      [
        "reset_memory_errors",
        2,
        1
      ]
    ]
  },
  "frm_ecc_1b_err_debug": {
    "type": "register",
    "block": "frm",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "frm_ecc_2b_err_debug": {
    "type": "register",
    "block": "frm",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "frm_mbist_pass_status": {
    "type": "register",
    "block": "frm",
    "width": 10,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        10
      ]
    ]
  },
  "frm_mbist_fail_status": {
    "type": "register",
    "block": "frm",
    "width": 10,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        10
      ]
    ]
  },
  "frm_counter_timer": {
    "type": "register",
    "block": "frm",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "frm_counter_timer_trigger_reg": {
    "type": "register",
    "block": "frm",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "frm_memory_access_timeout": {
    "type": "register",
    "block": "frm",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "frm_broadcast_config_reg": {
    "type": "register",
    "block": "frm",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "frm_memory_prot_bypass": {
    "type": "register",
    "block": "frm",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "frm_soft_reset_configuration": {
    "type": "register",
    "block": "frm",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "frm_mbist_configuration": {
    "type": "register",
    "block": "frm",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "frm_power_down_configuration": {
    "type": "register",
    "block": "frm",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "frm_spare_reg": {
    "type": "register",
    "block": "frm",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "frm_pmro_ctrl": {
    "type": "register",
    "block": "frm",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "frm_pmro_status": {
    "type": "register",
    "block": "frm",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "frm_mirror_bus_conf_reg": {
    "type": "register",
    "block": "frm",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "frm_mirror_bus_status": {
    "type": "register",
    "block": "frm",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "frm_device_time_offset_cfg": {
    "type": "register",
    "block": "frm",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "frm_init_done_reg": {
    "type": "register",
    "block": "frm",
    "width": 1,
    "desc": "FRM Init Done Register",
    "fields": [
      [
        "frt_init_done",
        0,
        1
      ]
    ]
  },
  "frm_frp_enable_reg": {
    "type": "register",
    "block": "frm",
    "width": 1,
    "desc": "FRP Generation Enable Register",
    "fields": [
      [
        "frp_packet_gen_en",
        0,
        1
      ]
    ]
  },
  "frm_min_links_threshold_reg": {
    "type": "register",
    "block": "frm",
    "width": 7,
    "desc": "Minimum Links Thresholds Register",
    "fields": [
      [
        "min_links_thr",
        0,
        7
      ]
    ]
  },
  "frm_frm_timer_reg": {
    "type": "register",
    "block": "frm",
    "width": 32,
    "desc": "Frm Timer Register",
    "fields": [
      [
        "frp_gen_timer_thr",
        0,
        16
      ],
      [
        "frp_gen_min_thr",
        16,
        16
      ]
    ]
  },
  "frm_fmc_elig_reg": {
    "type": "register",
    "block": "frm",
    "width": 108,
    "desc": "FMC Eligible Vector Register",
    "fields": [
      [
        "fmc_elig",
        0,
        108
      ]
    ]
  },
  "frm_frp_reachable_bitmap12_reg": {
    "type": "register",
    "block": "frm",
    "width": 288,
    "desc": "FRP Reachable Device Bitmap 12 Register",
    "fields": [
      [
        "frp_reachable_bitmap12",
        0,
        288
      ]
    ]
  },
  "frm_frp_reachable_bitmap3_reg": {
    "type": "register",
    "block": "frm",
    "width": 288,
    "desc": "FRP Reachable Device Bitmap 3 Register",
    "fields": [
      [
        "frp_reachable_bitmap3",
        0,
        288
      ]
    ]
  },
  "frm_update_fmc_stable_thr_reg": {
    "type": "register",
    "block": "frm",
    "width": 26,
    "desc": "Update FMC Stable Threshold Register",
    "fields": [
      [
        "update_fmc_stable_thr",
        0,
        10
      ],
      [
        "update_fmc_timer_thr",
        10,
        16
      ]
    ]
  },
  "frm_device_config_reg": {
    "type": "register",
    "block": "frm",
    "width": 22,
    "desc": "Configure device and slices types ",
    "fields": [
      [
        "device_type",
        0,
        3
      ],
      [
        "slice3_config",
        3,
        1
      ],
      [
        "slice4_config",
        4,
        1
      ],
      [
        "fe13_config",
        5,
        6
      ],
      [
        "device_id",
        11,
        9
      ],
      [
        "ifg6_extra_link_enable",
        20,
        1
      ],
      [
        "ifg11_extra_link_enable",
        21,
        1
      ]
    ]
  },
  "frm_link_status_reg": {
    "type": "register",
    "block": "frm",
    "width": 216,
    "desc": "All Links Status Register",
    "fields": [
      [
        "link_status",
        0,
        216
      ]
    ]
  },
  "frm_fabric_link_down_transition_reg": {
    "type": "register",
    "block": "frm",
    "width": 108,
    "desc": "All Fabric Links Down Transition Register",
    "fields": [
      [
        "fabric_link_down_transition",
        0,
        108
      ]
    ]
  },
  "frm_fabric_link_mask_reg": {
    "type": "register",
    "block": "frm",
    "width": 108,
    "desc": "Fabric Link Mask Register",
    "fields": [
      [
        "fabric_link_mask",
        0,
        108
      ]
    ]
  },
  "frm_plb_uc_context_fc_en_reg": {
    "type": "register",
    "block": "frm",
    "width": 1,
    "desc": "PLB UC Context Flow Control Enable Register",
    "fields": [
      [
        "plb_uc_context_fc_en",
        0,
        1
      ]
    ]
  },
  "frm_congestion_score_fc_reg": {
    "type": "register",
    "block": "frm",
    "width": 24,
    "desc": "Congestion Score PLB UC Flow Control Register",
    "fields": [
      [
        "congestion_score_fc_en",
        0,
        1
      ],
      [
        "congestion_score_fc_thr",
        1,
        23
      ]
    ]
  },
  "frm_dcfm_config_reg": {
    "type": "register",
    "block": "frm",
    "width": 50,
    "desc": "DCFM Configuration Register",
    "fields": [
      [
        "dcfm_operation_en",
        0,
        1
      ],
      [
        "generate_far_end_mask_en",
        1,
        1
      ],
      [
        "far_end_mask_aging_thr",
        2,
        16
      ],
      [
        "link_failure_mode_aging_thr",
        18,
        16
      ],
      [
        "reorder_error_mode_aging_thr",
        34,
        16
      ]
    ]
  },
  "frm_dcfm_feedback_parsing_reg": {
    "type": "register",
    "block": "frm",
    "width": 50,
    "desc": "DCFM Feedback Parsing Register",
    "fields": [
      [
        "header_truncate_size",
        0,
        8
      ],
      [
        "flow_sig_offset",
        8,
        6
      ],
      [
        "ssn_offset",
        14,
        6
      ],
      [
        "cong_exp_offset",
        20,
        6
      ],
      [
        "lbgid_offset",
        26,
        6
      ],
      [
        "reorder_err_offset",
        32,
        6
      ],
      [
        "device_oversub_offset",
        38,
        6
      ],
      [
        "link_failure_offset",
        44,
        6
      ]
    ]
  },
  "frm_dcfm_link_failure_mode_reg": {
    "type": "register",
    "block": "frm",
    "width": 1,
    "desc": "Link Failure Mode Register",
    "fields": [
      [
        "dcfm_link_failure_mode",
        0,
        1
      ]
    ]
  },
  "frm_dcfm_reorder_error_mode_reg": {
    "type": "register",
    "block": "frm",
    "width": 1,
    "desc": "Reorder Error Mode Register",
    "fields": [
      [
        "dcfm_reorder_error_mode",
        0,
        1
      ]
    ]
  },
  "frm_dcf_code_reg": {
    "type": "register",
    "block": "frm",
    "width": 2,
    "desc": "DCF Code Register",
    "fields": [
      [
        "dcf_code",
        0,
        2
      ]
    ]
  },
  "frm_dcf_code_config_reg": {
    "type": "register",
    "block": "frm",
    "width": 21,
    "desc": "DCF Code Configuration Register",
    "fields": [
      [
        "dcf_code_enable",
        0,
        1
      ],
      [
        "dcf_code_timer_thr",
        1,
        20
      ]
    ]
  },
  "frm_dcf_data_config_reg": {
    "type": "register",
    "block": "frm",
    "width": 7,
    "desc": "DCF Data Configuration Register",
    "fields": [
      [
        "dcf_data_en",
        0,
        1
      ],
      [
        "dcf_data_device_oversub_thr",
        1,
        6
      ]
    ]
  },
  "frm_frm_interrupt_reg": {
    "type": "register",
    "block": "frm",
    "width": 3,
    "desc": "FRM Design Interrupt Register",
    "fields": [
      [
        "link_status_down_int",
        0,
        1
      ],
      [
        "frt_wr_fifo_overflow_int",
        1,
        1
      ],
      [
        "dcfm_feedback_fifo_full_int",
        2,
        1
      ]
    ]
  },
  "frm_frm_interrupt_reg_mask": {
    "type": "register",
    "block": "frm",
    "width": 3,
    "desc": "This register masks FrmInterruptReg interrupt register",
    "fields": [
      [
        "link_status_down_int_mask",
        0,
        1
      ],
      [
        "frt_wr_fifo_overflow_int_mask",
        1,
        1
      ],
      [
        "dcfm_feedback_fifo_full_int_mask",
        2,
        1
      ]
    ]
  },
  "frm_frm_interrupt_reg_test": {
    "type": "register",
    "block": "frm",
    "width": 3,
    "desc": "This register tests FrmInterruptReg interrupt register",
    "fields": [
      [
        "link_status_down_int_test",
        0,
        1
      ],
      [
        "frt_wr_fifo_overflow_int_test",
        1,
        1
      ],
      [
        "dcfm_feedback_fifo_full_int_test",
        2,
        1
      ]
    ]
  },
  "frm_debug_frtm_debug_reg": {
    "type": "register",
    "block": "frm",
    "width": 6,
    "desc": "FRT Manager Debug Register",
    "fields": [
      [
        "debug_frtm_disable_fmc_elig_updates",
        0,
        1
      ],
      [
        "debug_frtm_disable_reachable_bitmap_updates",
        1,
        1
      ],
      [
        "debug_frtm_generate_frt_scan",
        2,
        1
      ],
      [
        "debug_frtm_frt_wr_fifo_alm_full_thr",
        3,
        3
      ]
    ]
  },
  "frm_debug_frp_packet_cnt_reg": {
    "type": "register",
    "block": "frm",
    "width": 40,
    "desc": "FRP Packets Counter Register",
    "fields": [
      [
        "debug_frp_packet_rx_cnt",
        0,
        20
      ],
      [
        "debug_frp_packet_tx_cnt",
        20,
        20
      ]
    ]
  },
  "frm_debug_link_status_reg": {
    "type": "register",
    "block": "frm",
    "width": 44,
    "desc": "Link Status Debug Register",
    "fields": [
      [
        "debug_max_num_cong_link",
        0,
        6
      ],
      [
        "debug_max_congestion_score",
        6,
        23
      ],
      [
        "debug_max_num_cong_tor_link",
        29,
        6
      ],
      [
        "debug_fmc_cg_device_captured",
        35,
        9
      ]
    ]
  },
  "frm_debug_dcfm_packet_cnt_reg": {
    "type": "register",
    "block": "frm",
    "width": 80,
    "desc": "DCFM Feedback Packet Counter Register",
    "fields": [
      [
        "debug_dcfm_rx_packet_cnt",
        0,
        20
      ],
      [
        "debug_dcfm_rx_reorder_err_cnt",
        20,
        20
      ],
      [
        "debug_dcfm_rx_link_err_cnt",
        40,
        20
      ],
      [
        "debug_dcfm_rx_device_oversub_cnt",
        60,
        20
      ]
    ]
  },
  "frm_fabric_routing_table": {
    "type": "memory",
    "block": "frm",
    "width": 108,
    "desc": "Fabric Routing Table for mapping destination devices to fabric links",
    "fields": [
      [
        "links_bmp",
        0,
        108
      ]
    ]
  },
  "frm_rev_fabric_routing_table": {
    "type": "memory",
    "block": "frm",
    "width": 288,
    "desc": "Reversed Fabric Routing Table",
    "fields": [
      [
        "device_bmp",
        0,
        288
      ]
    ]
  },
  "frm_far_end_topology_mapping_table": {
    "type": "memory",
    "block": "frm",
    "width": 36,
    "desc": "DCF Far End Topology Mapping Table Entry per device (512) per far end link (36)",
    "fields": [
      [
        "fabric_links",
        0,
        36
      ]
    ]
  },
  "fte_interrupt_register": {
    "type": "register",
    "block": "fte",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "fte_interrupt_reg_summary",
        1,
        1
      ]
    ]
  },
  "fte_mem_protect_interrupt": {
    "type": "register",
    "block": "fte",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "fte_mem_protect_interrupt_test": {
    "type": "register",
    "block": "fte",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "fte_counter_timer": {
    "type": "register",
    "block": "fte",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "fte_counter_timer_trigger_reg": {
    "type": "register",
    "block": "fte",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "fte_memory_access_timeout": {
    "type": "register",
    "block": "fte",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "fte_broadcast_config_reg": {
    "type": "register",
    "block": "fte",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "fte_memory_prot_bypass": {
    "type": "register",
    "block": "fte",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "fte_soft_reset_configuration": {
    "type": "register",
    "block": "fte",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "fte_mbist_configuration": {
    "type": "register",
    "block": "fte",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "fte_power_down_configuration": {
    "type": "register",
    "block": "fte",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "fte_spare_reg": {
    "type": "register",
    "block": "fte",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "fte_pmro_ctrl": {
    "type": "register",
    "block": "fte",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "fte_pmro_status": {
    "type": "register",
    "block": "fte",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "fte_mirror_bus_conf_reg": {
    "type": "register",
    "block": "fte",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "fte_mirror_bus_status": {
    "type": "register",
    "block": "fte",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "fte_device_time_offset_cfg": {
    "type": "register",
    "block": "fte",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "fte_fte_interrupt_reg": {
    "type": "register",
    "block": "fte",
    "width": 2,
    "desc": "Interrupt",
    "fields": [
      [
        "lost_sync_interrupt",
        0,
        1
      ],
      [
        "expected_device_time_diff_interrupt",
        1,
        1
      ]
    ]
  },
  "fte_fte_interrupt_reg_mask": {
    "type": "register",
    "block": "fte",
    "width": 2,
    "desc": "This register masks FteInterruptReg interrupt register",
    "fields": [
      [
        "lost_sync_interrupt_mask",
        0,
        1
      ],
      [
        "expected_device_time_diff_interrupt_mask",
        1,
        1
      ]
    ]
  },
  "fte_fte_interrupt_reg_test": {
    "type": "register",
    "block": "fte",
    "width": 2,
    "desc": "This register tests FteInterruptReg interrupt register",
    "fields": [
      [
        "lost_sync_interrupt_test",
        0,
        1
      ],
      [
        "expected_device_time_diff_interrupt_test",
        1,
        1
      ]
    ]
  },
  "fte_clock_inc_reg": {
    "type": "register",
    "block": "fte",
    "width": 29,
    "desc": "Clock Increment Value",
    "fields": [
      [
        "clock_inc_ns_value",
        0,
        4
      ],
      [
        "clock_inc_frac_value",
        4,
        20
      ],
      [
        "clock_frac_comp_period",
        24,
        5
      ]
    ]
  },
  "fte_enable_reg": {
    "type": "register",
    "block": "fte",
    "width": 9,
    "desc": "Enable Register",
    "fields": [
      [
        "peer_delay_req_gen_en",
        0,
        1
      ],
      [
        "peer_delay_req_gen_link_idx",
        1,
        7
      ],
      [
        "sync_packet_gen_en",
        8,
        1
      ]
    ]
  },
  "fte_leaky_bucket_reg": {
    "type": "register",
    "block": "fte",
    "width": 60,
    "desc": "Leaky Bucket Register for setting the Fabric Time Sync FSM various Thresholds.",
    "fields": [
      [
        "leaky_out_of_sync_inc_val",
        0,
        7
      ],
      [
        "leaky_out_of_sync_dec_val",
        7,
        7
      ],
      [
        "leaky_in_sync_inc_val",
        14,
        7
      ],
      [
        "leaky_in_sync_dec_val",
        21,
        7
      ],
      [
        "leaky_move_to_in_sync_thr",
        28,
        16
      ],
      [
        "leaky_move_to_out_of_sync_thr",
        44,
        16
      ]
    ]
  },
  "fte_time_diff_threshold_reg": {
    "type": "register",
    "block": "fte",
    "width": 20,
    "desc": "Time Difference Thresholds Register",
    "fields": [
      [
        "time_diff_far_thr",
        0,
        12
      ],
      [
        "time_diff_adj_thr",
        12,
        8
      ]
    ]
  },
  "fte_out_of_sync_watchdog_reg": {
    "type": "register",
    "block": "fte",
    "width": 16,
    "desc": "Out Of Sync Watchdog Timer Register",
    "fields": [
      [
        "out_of_sync_watchdog_timer",
        0,
        16
      ]
    ]
  },
  "fte_sync_gen_timer_reg": {
    "type": "register",
    "block": "fte",
    "width": 16,
    "desc": "Sync Packet Generation Timer Register",
    "fields": [
      [
        "sync_gen_timer",
        0,
        16
      ]
    ]
  },
  "fte_device_config_reg": {
    "type": "register",
    "block": "fte",
    "width": 22,
    "desc": "Configure device and slices types ",
    "fields": [
      [
        "device_id",
        0,
        10
      ],
      [
        "device_type",
        10,
        2
      ],
      [
        "slice3_config",
        12,
        1
      ],
      [
        "slice4_config",
        13,
        1
      ],
      [
        "extra_fabric_link8",
        14,
        1
      ],
      [
        "extra_fabric_link53",
        15,
        1
      ],
      [
        "fe13_config",
        16,
        6
      ]
    ]
  },
  "fte_device_time_sync_reg": {
    "type": "register",
    "block": "fte",
    "width": 60,
    "desc": "Device Time Sync Pad configuration Register",
    "fields": [
      [
        "device_time_load_pad_en",
        0,
        1
      ],
      [
        "device_time_load_pad_delay",
        1,
        16
      ],
      [
        "device_time_sync_ck_pad_en",
        17,
        1
      ],
      [
        "device_time_sync_ck_pad_delay",
        18,
        16
      ],
      [
        "device_time_sync_ck_interval",
        34,
        16
      ],
      [
        "device_time_sync_ck_max_diff_th",
        50,
        10
      ]
    ]
  },
  "fte_device_time_load_command_reg": {
    "type": "register",
    "block": "fte",
    "width": 3,
    "desc": "Device Time Load Command Register",
    "fields": [
      [
        "device_time_load_command",
        0,
        3
      ]
    ]
  },
  "fte_device_time_unit_reg": {
    "type": "register",
    "block": "fte",
    "width": 29,
    "desc": "Device Time Clock Increment Value. The total increment value is of 24 bits in units of 2^(-20) nanoseconds.",
    "fields": [
      [
        "device_time_clock_inc_ns_value",
        0,
        4
      ],
      [
        "device_time_clock_inc_frac_value",
        4,
        20
      ],
      [
        "device_time_clock_frac_comp_period",
        24,
        5
      ]
    ]
  },
  "fte_device_time_new_unit_reg": {
    "type": "register",
    "block": "fte",
    "width": 29,
    "desc": "Device Time Clock New Loaded Increment Value",
    "fields": [
      [
        "device_time_clock_new_inc_ns_value",
        0,
        4
      ],
      [
        "device_time_clock_new_inc_frac_value",
        4,
        20
      ],
      [
        "device_time_clock_new_frac_comp_period",
        24,
        5
      ]
    ]
  },
  "fte_device_time_sw_tuning_reg": {
    "type": "register",
    "block": "fte",
    "width": 37,
    "desc": "Device Time SW Tuning Register",
    "fields": [
      [
        "sw_tuning_inc_stall",
        0,
        1
      ],
      [
        "sw_tuning_repeat",
        1,
        16
      ],
      [
        "sw_tuning_period",
        17,
        20
      ]
    ]
  },
  "fte_new_time_load_reg": {
    "type": "register",
    "block": "fte",
    "width": 164,
    "desc": "New Time Load Register",
    "fields": [
      [
        "new_time_load_delay",
        0,
        16
      ],
      [
        "device_time_new_load",
        16,
        32
      ],
      [
        "device_time_new_load_offset",
        48,
        52
      ],
      [
        "time_of_day_new_load",
        100,
        64
      ]
    ]
  },
  "fte_time_status_reg": {
    "type": "register",
    "block": "fte",
    "width": 129,
    "desc": "Status Register to all times",
    "fields": [
      [
        "fabric_time_status",
        0,
        32
      ],
      [
        "fabric_time_sync_status",
        32,
        1
      ],
      [
        "device_time_status",
        33,
        32
      ],
      [
        "time_of_day_status",
        65,
        64
      ]
    ]
  },
  "fte_expected_device_time_status_reg": {
    "type": "register",
    "block": "fte",
    "width": 65,
    "desc": "Expected Device Time Difference is captured at this register",
    "fields": [
      [
        "expected_device_time_above_diff_thr",
        0,
        1
      ],
      [
        "compared_expected_device_time",
        1,
        32
      ],
      [
        "compared_device_time",
        33,
        32
      ]
    ]
  },
  "fte_fabric_time_force_reg": {
    "type": "register",
    "block": "fte",
    "width": 33,
    "desc": "Allows the CPU to force a value of the fabric time and the sync status",
    "fields": [
      [
        "fabric_time_force_value",
        0,
        32
      ],
      [
        "fabric_time_sync_force_value",
        32,
        1
      ]
    ]
  },
  "fte_freeze_register": {
    "type": "register",
    "block": "fte",
    "width": 97,
    "desc": "Freeze configuration register",
    "fields": [
      [
        "freeze_enable",
        0,
        1
      ],
      [
        "freeze_at_tod",
        1,
        96
      ]
    ]
  },
  "fte_time_capture_reg": {
    "type": "register",
    "block": "fte",
    "width": 96,
    "desc": "Time Capture Register",
    "fields": [
      [
        "device_time_capture",
        0,
        32
      ],
      [
        "time_of_day_capture",
        32,
        64
      ]
    ]
  },
  "fte_debug_fabric_time_diff_cnt_reg": {
    "type": "register",
    "block": "fte",
    "width": 100,
    "desc": "Debug Fabric Time Diff Counter Register",
    "fields": [
      [
        "debug_fabric_time_diff_cnt0",
        0,
        20
      ],
      [
        "debug_fabric_time_diff_cnt1",
        20,
        20
      ],
      [
        "debug_fabric_time_diff_cnt2",
        40,
        20
      ],
      [
        "debug_fabric_time_diff_cnt3",
        60,
        20
      ],
      [
        "debug_fabric_time_diff_cnt4",
        80,
        20
      ]
    ]
  },
  "fte_debug_fabric_time_diff_max_reg": {
    "type": "register",
    "block": "fte",
    "width": 27,
    "desc": "Debug Fabric Time Diff Counter Register",
    "fields": [
      [
        "debug_fabric_time_max_diff",
        0,
        16
      ],
      [
        "debug_fabric_time_max_diff_pkt_ahead",
        16,
        1
      ],
      [
        "debug_fabric_time_max_source_device",
        17,
        10
      ]
    ]
  },
  "fte_debug_fabric_time_sync_packet_cnt_reg": {
    "type": "register",
    "block": "fte",
    "width": 64,
    "desc": "Debug Fabric Time Sync Packets Counter Register",
    "fields": [
      [
        "debug_fabric_time_rx_cnt",
        0,
        32
      ],
      [
        "debug_fabric_time_tx_cnt",
        32,
        32
      ]
    ]
  },
  "fte_debug_fabric_time_capture_on_tod_reg": {
    "type": "register",
    "block": "fte",
    "width": 96,
    "desc": "Debug Fabric Time Capture on Time of Day Register",
    "fields": [
      [
        "debug_fabric_time_capture_on_tod",
        0,
        96
      ]
    ]
  },
  "fte_debug_fabric_time_captured_reg": {
    "type": "register",
    "block": "fte",
    "width": 32,
    "desc": "Debug Fabric Time Captured",
    "fields": [
      [
        "debug_fabric_time_captured",
        0,
        32
      ]
    ]
  },
  "fte_peer_delay_mem": {
    "type": "memory",
    "block": "fte",
    "width": 32,
    "desc": "Peer Delay Memory. This table is maintained by the HW, SW should only access it for debugging",
    "fields": [
      [
        "link_peer_delay_valid",
        0,
        1
      ],
      [
        "link_peer_delay",
        1,
        13
      ],
      [
        "link_peer_device_id",
        14,
        10
      ],
      [
        "link_peer_link_num",
        24,
        8
      ]
    ]
  },
  "mrb_interrupt_register": {
    "type": "register",
    "block": "mrb",
    "width": 1,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ]
    ]
  },
  "mrb_mem_protect_interrupt": {
    "type": "register",
    "block": "mrb",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "mrb_mem_protect_interrupt_test": {
    "type": "register",
    "block": "mrb",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "mrb_mbist_pass_status": {
    "type": "register",
    "block": "mrb",
    "width": 2,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        2
      ]
    ]
  },
  "mrb_mbist_fail_status": {
    "type": "register",
    "block": "mrb",
    "width": 2,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        2
      ]
    ]
  },
  "mrb_counter_timer": {
    "type": "register",
    "block": "mrb",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "mrb_counter_timer_trigger_reg": {
    "type": "register",
    "block": "mrb",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "mrb_memory_access_timeout": {
    "type": "register",
    "block": "mrb",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "mrb_broadcast_config_reg": {
    "type": "register",
    "block": "mrb",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "mrb_memory_prot_bypass": {
    "type": "register",
    "block": "mrb",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "mrb_soft_reset_configuration": {
    "type": "register",
    "block": "mrb",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "mrb_mbist_configuration": {
    "type": "register",
    "block": "mrb",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "mrb_power_down_configuration": {
    "type": "register",
    "block": "mrb",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "mrb_spare_reg": {
    "type": "register",
    "block": "mrb",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "mrb_pmro_ctrl": {
    "type": "register",
    "block": "mrb",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "mrb_pmro_status": {
    "type": "register",
    "block": "mrb",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "mrb_mirror_bus_conf_reg": {
    "type": "register",
    "block": "mrb",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "mrb_mirror_bus_status": {
    "type": "register",
    "block": "mrb",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "mrb_device_time_offset_cfg": {
    "type": "register",
    "block": "mrb",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "mrb_trigger_pattern_cfg_reg": {
    "type": "register",
    "block": "mrb",
    "width": 65,
    "desc": "Trigger Pattern Configuration Register",
    "fields": [
      [
        "pattern_enable",
        0,
        1
      ],
      [
        "pattern_value",
        1,
        32
      ],
      [
        "pattern_mask",
        33,
        32
      ]
    ]
  },
  "mrb_record_cfg_reg": {
    "type": "register",
    "block": "mrb",
    "width": 6,
    "desc": "Recording Configuration Register",
    "fields": [
      [
        "record_mode",
        0,
        2
      ],
      [
        "record_chain_mux",
        2,
        4
      ]
    ]
  },
  "mrb_record_exec_reg": {
    "type": "register",
    "block": "mrb",
    "width": 1,
    "desc": "Recording Execute Register",
    "fields": [
      [
        "record_exec",
        0,
        1
      ]
    ]
  },
  "mrb_cont_rec_trig_addr_reg": {
    "type": "register",
    "block": "mrb",
    "width": 11,
    "desc": "Continuous Recording Triggering Address Status Reg",
    "fields": [
      [
        "con_rec_trig_addr",
        0,
        11
      ]
    ]
  },
  "mrb_mirror_record_mem": {
    "type": "memory",
    "block": "mrb",
    "width": 32,
    "desc": "Mirror Record Memory",
    "fields": [
      [
        "mirror_record",
        0,
        32
      ]
    ]
  },
  "pier_interrupt_register": {
    "type": "register",
    "block": "pier",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "pier_core_interrupt_reg_summary",
        1,
        1
      ]
    ]
  },
  "pier_mem_protect_interrupt": {
    "type": "register",
    "block": "pier",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "pier_mem_protect_interrupt_test": {
    "type": "register",
    "block": "pier",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "pier_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "pier",
    "width": 5,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "inbe_multi_fifo_mem_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "cscp_ext_cbr_mem_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "cscp_inj_cbr_mem_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "oobi_multi_fifo_mem_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "fabric_routing_table_ecc_1b_err_interrupt_mask",
        4,
        1
      ]
    ]
  },
  "pier_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "pier",
    "width": 5,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "inbe_multi_fifo_mem_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "cscp_ext_cbr_mem_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "cscp_inj_cbr_mem_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "oobi_multi_fifo_mem_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "fabric_routing_table_ecc_2b_err_interrupt_mask",
        4,
        1
      ]
    ]
  },
  "pier_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "pier",
    "width": 5,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "inbe_multi_fifo_mem_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "cscp_ext_cbr_mem_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "cscp_inj_cbr_mem_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "oobi_multi_fifo_mem_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "fabric_routing_table_ecc_1b_err_initiate",
        4,
        1
      ]
    ]
  },
  "pier_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "pier",
    "width": 5,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "inbe_multi_fifo_mem_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "cscp_ext_cbr_mem_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "cscp_inj_cbr_mem_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "oobi_multi_fifo_mem_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "fabric_routing_table_ecc_2b_err_initiate",
        4,
        1
      ]
    ]
  },
  "pier_mem_protect_err_status": {
    "type": "register",
    "block": "pier",
    "width": 5,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "inbe_multi_fifo_mem_err_int",
        0,
        1
      ],
      [
        "cscp_ext_cbr_mem_err_int",
        1,
        1
      ],
      [
        "cscp_inj_cbr_mem_err_int",
        2,
        1
      ],
      [
        "oobi_multi_fifo_mem_err_int",
        3,
        1
      ],
      [
        "fabric_routing_table_err_int",
        4,
        1
      ]
    ]
  },
  "pier_selected_ser_error_info": {
    "type": "register",
    "block": "pier",
    "width": 13,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        11
      ],
      [
        "mem_err_type",
        11,
        2
      ]
    ]
  },
  "pier_ser_error_debug_configuration": {
    "type": "register",
    "block": "pier",
    "width": 4,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        3
      ],
      [
        "reset_memory_errors",
        3,
        1
      ]
    ]
  },
  "pier_ecc_1b_err_debug": {
    "type": "register",
    "block": "pier",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "pier_ecc_2b_err_debug": {
    "type": "register",
    "block": "pier",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "pier_mbist_pass_status": {
    "type": "register",
    "block": "pier",
    "width": 40,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        40
      ]
    ]
  },
  "pier_mbist_fail_status": {
    "type": "register",
    "block": "pier",
    "width": 40,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        40
      ]
    ]
  },
  "pier_counter_timer": {
    "type": "register",
    "block": "pier",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "pier_counter_timer_trigger_reg": {
    "type": "register",
    "block": "pier",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "pier_memory_access_timeout": {
    "type": "register",
    "block": "pier",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "pier_broadcast_config_reg": {
    "type": "register",
    "block": "pier",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "pier_memory_prot_bypass": {
    "type": "register",
    "block": "pier",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "pier_soft_reset_configuration": {
    "type": "register",
    "block": "pier",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "pier_mbist_configuration": {
    "type": "register",
    "block": "pier",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "pier_power_down_configuration": {
    "type": "register",
    "block": "pier",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "pier_spare_reg": {
    "type": "register",
    "block": "pier",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "pier_pmro_ctrl": {
    "type": "register",
    "block": "pier",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "pier_pmro_status": {
    "type": "register",
    "block": "pier",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "pier_mirror_bus_conf_reg": {
    "type": "register",
    "block": "pier",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "pier_mirror_bus_status": {
    "type": "register",
    "block": "pier",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "pier_device_time_offset_cfg": {
    "type": "register",
    "block": "pier",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "pier_fe_device_mode_reg": {
    "type": "register",
    "block": "pier",
    "width": 1,
    "desc": "Device mode register",
    "fields": [
      [
        "fe_device_mode",
        0,
        1
      ]
    ]
  },
  "pier_inb_ifg_extract_map_reg": {
    "type": "register",
    "block": "pier",
    "width": 24,
    "desc": "Inband IFG extract mapping to host register",
    "fields": [
      [
        "inb_ifg_extract_map",
        0,
        24
      ]
    ]
  },
  "pier_oob_inb_ratio_reg": {
    "type": "register",
    "block": "pier",
    "width": 4,
    "desc": "Inject/Extract ration between the OOB and IB on the ring register",
    "fields": [
      [
        "oob_inb_inj_ratio",
        0,
        2
      ],
      [
        "oob_inb_ext_ratio",
        2,
        2
      ]
    ]
  },
  "pier_packet_dma_burst_length_reg": {
    "type": "register",
    "block": "pier",
    "width": 4,
    "desc": "Burst length of INB extract towards the PDE register",
    "fields": [
      [
        "packet_dma_burst_length",
        0,
        4
      ]
    ]
  },
  "pier_oob_extra_links_reg": {
    "type": "register",
    "block": "pier",
    "width": 2,
    "desc": "Extra links for IFGs in LC mode register",
    "fields": [
      [
        "oob_extra_link_ifg6",
        0,
        1
      ],
      [
        "oob_extra_link_ifg11",
        1,
        1
      ]
    ]
  },
  "pier_pier_core_interrupt_reg": {
    "type": "register",
    "block": "pier",
    "width": 2,
    "desc": "PIER Core Interrupt Register",
    "fields": [
      [
        "cscp_unreach_device",
        0,
        1
      ],
      [
        "inbe_multi_fifo_ovf",
        1,
        1
      ]
    ]
  },
  "pier_pier_core_interrupt_reg_mask": {
    "type": "register",
    "block": "pier",
    "width": 2,
    "desc": "This register masks PierCoreInterruptReg interrupt register",
    "fields": [
      [
        "cscp_unreach_device_mask",
        0,
        1
      ],
      [
        "inbe_multi_fifo_ovf_mask",
        1,
        1
      ]
    ]
  },
  "pier_pier_core_interrupt_reg_test": {
    "type": "register",
    "block": "pier",
    "width": 2,
    "desc": "This register tests PierCoreInterruptReg interrupt register",
    "fields": [
      [
        "cscp_unreach_device_test",
        0,
        1
      ],
      [
        "inbe_multi_fifo_ovf_test",
        1,
        1
      ]
    ]
  },
  "pier_pier_oob_counter_reg": {
    "type": "register",
    "block": "pier",
    "width": 40,
    "desc": "PIER OOB Counter Register",
    "fields": [
      [
        "oobi_cnt",
        0,
        20
      ],
      [
        "oobe_cnt",
        20,
        20
      ]
    ]
  },
  "pier_pier_inb_inj_counter_reg": {
    "type": "register",
    "block": "pier",
    "width": 60,
    "desc": "PIER Inband Inject Counter Register",
    "fields": [
      [
        "pde_inj_cnt",
        0,
        20
      ],
      [
        "npuh_inj_cnt",
        20,
        20
      ],
      [
        "rxm_inj_cnt",
        40,
        20
      ]
    ]
  },
  "pier_pier_inb_ext_counter_reg": {
    "type": "register",
    "block": "pier",
    "width": 40,
    "desc": "PIER Inband Extract Counter Register",
    "fields": [
      [
        "pde_ext_cnt",
        0,
        20
      ],
      [
        "npuh_ext_cnt",
        20,
        20
      ]
    ]
  },
  "pier_oob_inj_credit_init_reg": {
    "type": "register",
    "block": "pier",
    "width": 11,
    "desc": "OOB Inject Credit Init Register",
    "fields": [
      [
        "oob_inj_credit_init_en",
        0,
        1
      ],
      [
        "oob_inj_credit_init_val",
        1,
        3
      ],
      [
        "oob_inj_credit_init_link",
        4,
        7
      ]
    ]
  },
  "pier_debug_fifo_thr_cfg_reg": {
    "type": "register",
    "block": "pier",
    "width": 28,
    "desc": "Debug register for setting FIFOs Thresholds",
    "fields": [
      [
        "debug_oobi_cscp_prefetch_thr",
        0,
        3
      ],
      [
        "debug_oobi_multi_fifo_thr",
        3,
        4
      ],
      [
        "debug_oobe_ring_sch_cscp_thr",
        7,
        8
      ],
      [
        "debug_inbe_npuh_cbt_thr",
        15,
        5
      ],
      [
        "debug_inbe_ring_init_cr",
        20,
        8
      ]
    ]
  },
  "pier_inbe_multi_fifo_mem": {
    "type": "memory",
    "block": "pier",
    "width": 141,
    "desc": "Inband Extract Multi Fifo Memory",
    "fields": [
      [
        "inbe_multi_fifo_mem_data",
        0,
        141
      ]
    ]
  },
  "pier_cscp_ext_cbr_mem": {
    "type": "memory",
    "block": "pier",
    "width": 472,
    "desc": "CSCP Extract Buffer CBR Memory",
    "fields": [
      [
        "cscp_ext_cbr_mem_data",
        0,
        472
      ]
    ]
  },
  "pier_cscp_inj_cbr_mem": {
    "type": "memory",
    "block": "pier",
    "width": 472,
    "desc": "CSCP Inject Buffer CBR Memory",
    "fields": [
      [
        "cscp_inj_cbr_mem_data",
        0,
        472
      ]
    ]
  },
  "pier_oobi_multi_fifo_mem": {
    "type": "memory",
    "block": "pier",
    "width": 472,
    "desc": "OOB Inject Multi Fifo Memory",
    "fields": [
      [
        "oobi_multi_fifo_mem_data",
        0,
        472
      ]
    ]
  },
  "pier_fabric_routing_table": {
    "type": "memory",
    "block": "pier",
    "width": 108,
    "desc": "Fabric Routing Table",
    "fields": [
      [
        "fabric_routing_table_data",
        0,
        108
      ]
    ]
  },
  "sbif_msi_master_interrupt_reg": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "MSI Master Interrupt Register",
    "fields": [
      [
        "msi_blocks0_int",
        0,
        1
      ],
      [
        "msi_blocks1_int",
        1,
        1
      ],
      [
        "msi_pcie_ecc1b_err_int",
        2,
        1
      ],
      [
        "msi_pcie_ecc2b_err_int",
        3,
        1
      ],
      [
        "msi_sbif_ae_ecc1b_err_int",
        4,
        1
      ],
      [
        "msi_sbif_ae_ecc2b_err_int",
        5,
        1
      ],
      [
        "msi_sbif_sync_ecc1b_err_int",
        6,
        1
      ],
      [
        "msi_sbif_sync_ecc2b_err_int",
        7,
        1
      ],
      [
        "msi_css_mem_even_ecc1b_err_int",
        8,
        1
      ],
      [
        "msi_css_mem_even_ecc2b_err_int",
        9,
        1
      ],
      [
        "msi_css_mem_odd_ecc1b_err_int",
        10,
        1
      ],
      [
        "msi_css_mem_odd_ecc2b_err_int",
        11,
        1
      ],
      [
        "msi_access_engine_err_int",
        12,
        8
      ],
      [
        "msi_access_engine_done_int",
        20,
        8
      ],
      [
        "msi_dma_engine_err_int",
        28,
        1
      ],
      [
        "msi_dma_engine_done_int",
        29,
        1
      ],
      [
        "msi_dma_engine_drop_fc_int",
        30,
        1
      ]
    ]
  },
  "sbif_msi_master_interrupt_reg_mask": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register masks MsiMasterInterruptReg interrupt register",
    "fields": [
      [
        "msi_blocks0_int_mask",
        0,
        1
      ],
      [
        "msi_blocks1_int_mask",
        1,
        1
      ],
      [
        "msi_pcie_ecc1b_err_int_mask",
        2,
        1
      ],
      [
        "msi_pcie_ecc2b_err_int_mask",
        3,
        1
      ],
      [
        "msi_sbif_ae_ecc1b_err_int_mask",
        4,
        1
      ],
      [
        "msi_sbif_ae_ecc2b_err_int_mask",
        5,
        1
      ],
      [
        "msi_sbif_sync_ecc1b_err_int_mask",
        6,
        1
      ],
      [
        "msi_sbif_sync_ecc2b_err_int_mask",
        7,
        1
      ],
      [
        "msi_css_mem_even_ecc1b_err_int_mask",
        8,
        1
      ],
      [
        "msi_css_mem_even_ecc2b_err_int_mask",
        9,
        1
      ],
      [
        "msi_css_mem_odd_ecc1b_err_int_mask",
        10,
        1
      ],
      [
        "msi_css_mem_odd_ecc2b_err_int_mask",
        11,
        1
      ],
      [
        "msi_access_engine_err_int_mask",
        12,
        8
      ],
      [
        "msi_access_engine_done_int_mask",
        20,
        8
      ],
      [
        "msi_dma_engine_err_int_mask",
        28,
        1
      ],
      [
        "msi_dma_engine_done_int_mask",
        29,
        1
      ],
      [
        "msi_dma_engine_drop_fc_int_mask",
        30,
        1
      ]
    ]
  },
  "sbif_msi_master_interrupt_reg_test": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register tests MsiMasterInterruptReg interrupt register",
    "fields": [
      [
        "msi_blocks0_int_test",
        0,
        1
      ],
      [
        "msi_blocks1_int_test",
        1,
        1
      ],
      [
        "msi_pcie_ecc1b_err_int_test",
        2,
        1
      ],
      [
        "msi_pcie_ecc2b_err_int_test",
        3,
        1
      ],
      [
        "msi_sbif_ae_ecc1b_err_int_test",
        4,
        1
      ],
      [
        "msi_sbif_ae_ecc2b_err_int_test",
        5,
        1
      ],
      [
        "msi_sbif_sync_ecc1b_err_int_test",
        6,
        1
      ],
      [
        "msi_sbif_sync_ecc2b_err_int_test",
        7,
        1
      ],
      [
        "msi_css_mem_even_ecc1b_err_int_test",
        8,
        1
      ],
      [
        "msi_css_mem_even_ecc2b_err_int_test",
        9,
        1
      ],
      [
        "msi_css_mem_odd_ecc1b_err_int_test",
        10,
        1
      ],
      [
        "msi_css_mem_odd_ecc2b_err_int_test",
        11,
        1
      ],
      [
        "msi_access_engine_err_int_test",
        12,
        8
      ],
      [
        "msi_access_engine_done_int_test",
        20,
        8
      ],
      [
        "msi_dma_engine_err_int_test",
        28,
        1
      ],
      [
        "msi_dma_engine_done_int_test",
        29,
        1
      ],
      [
        "msi_dma_engine_drop_fc_int_test",
        30,
        1
      ]
    ]
  },
  "sbif_pin_master_interrupt_reg": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "Pin Master Interrupt Register",
    "fields": [
      [
        "pin_blocks0_int",
        0,
        1
      ],
      [
        "pin_blocks1_int",
        1,
        1
      ],
      [
        "pin_pcie_ecc1b_err_int",
        2,
        1
      ],
      [
        "pin_pcie_ecc2b_err_int",
        3,
        1
      ],
      [
        "pin_sbif_ae_ecc1b_err_int",
        4,
        1
      ],
      [
        "pin_sbif_ae_ecc2b_err_int",
        5,
        1
      ],
      [
        "pin_sbif_sync_ecc1b_err_int",
        6,
        1
      ],
      [
        "pin_sbif_sync_ecc2b_err_int",
        7,
        1
      ],
      [
        "pin_css_mem_even_ecc1b_err_int",
        8,
        1
      ],
      [
        "pin_css_mem_even_ecc2b_err_int",
        9,
        1
      ],
      [
        "pin_css_mem_odd_ecc1b_err_int",
        10,
        1
      ],
      [
        "pin_css_mem_odd_ecc2b_err_int",
        11,
        1
      ],
      [
        "pin_access_engine_err_int",
        12,
        8
      ],
      [
        "pin_access_engine_done_int",
        20,
        8
      ],
      [
        "pin_dma_engine_err_int",
        28,
        1
      ],
      [
        "pin_dma_engine_done_int",
        29,
        1
      ],
      [
        "pin_dma_engine_drop_fc_int",
        30,
        1
      ]
    ]
  },
  "sbif_pin_master_interrupt_reg_mask": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register masks PinMasterInterruptReg interrupt register",
    "fields": [
      [
        "pin_blocks0_int_mask",
        0,
        1
      ],
      [
        "pin_blocks1_int_mask",
        1,
        1
      ],
      [
        "pin_pcie_ecc1b_err_int_mask",
        2,
        1
      ],
      [
        "pin_pcie_ecc2b_err_int_mask",
        3,
        1
      ],
      [
        "pin_sbif_ae_ecc1b_err_int_mask",
        4,
        1
      ],
      [
        "pin_sbif_ae_ecc2b_err_int_mask",
        5,
        1
      ],
      [
        "pin_sbif_sync_ecc1b_err_int_mask",
        6,
        1
      ],
      [
        "pin_sbif_sync_ecc2b_err_int_mask",
        7,
        1
      ],
      [
        "pin_css_mem_even_ecc1b_err_int_mask",
        8,
        1
      ],
      [
        "pin_css_mem_even_ecc2b_err_int_mask",
        9,
        1
      ],
      [
        "pin_css_mem_odd_ecc1b_err_int_mask",
        10,
        1
      ],
      [
        "pin_css_mem_odd_ecc2b_err_int_mask",
        11,
        1
      ],
      [
        "pin_access_engine_err_int_mask",
        12,
        8
      ],
      [
        "pin_access_engine_done_int_mask",
        20,
        8
      ],
      [
        "pin_dma_engine_err_int_mask",
        28,
        1
      ],
      [
        "pin_dma_engine_done_int_mask",
        29,
        1
      ],
      [
        "pin_dma_engine_drop_fc_int_mask",
        30,
        1
      ]
    ]
  },
  "sbif_pin_master_interrupt_reg_test": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register tests PinMasterInterruptReg interrupt register",
    "fields": [
      [
        "pin_blocks0_int_test",
        0,
        1
      ],
      [
        "pin_blocks1_int_test",
        1,
        1
      ],
      [
        "pin_pcie_ecc1b_err_int_test",
        2,
        1
      ],
      [
        "pin_pcie_ecc2b_err_int_test",
        3,
        1
      ],
      [
        "pin_sbif_ae_ecc1b_err_int_test",
        4,
        1
      ],
      [
        "pin_sbif_ae_ecc2b_err_int_test",
        5,
        1
      ],
      [
        "pin_sbif_sync_ecc1b_err_int_test",
        6,
        1
      ],
      [
        "pin_sbif_sync_ecc2b_err_int_test",
        7,
        1
      ],
      [
        "pin_css_mem_even_ecc1b_err_int_test",
        8,
        1
      ],
      [
        "pin_css_mem_even_ecc2b_err_int_test",
        9,
        1
      ],
      [
        "pin_css_mem_odd_ecc1b_err_int_test",
        10,
        1
      ],
      [
        "pin_css_mem_odd_ecc2b_err_int_test",
        11,
        1
      ],
      [
        "pin_access_engine_err_int_test",
        12,
        8
      ],
      [
        "pin_access_engine_done_int_test",
        20,
        8
      ],
      [
        "pin_dma_engine_err_int_test",
        28,
        1
      ],
      [
        "pin_dma_engine_done_int_test",
        29,
        1
      ],
      [
        "pin_dma_engine_drop_fc_int_test",
        30,
        1
      ]
    ]
  },
  "sbif_arc0_master_interrupt_reg": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "ARC 0 Master Interrupt Register",
    "fields": [
      [
        "arc0_blocks0_int",
        0,
        1
      ],
      [
        "arc0_blocks1_int",
        1,
        1
      ],
      [
        "arc0_pcie_ecc1b_err_int",
        2,
        1
      ],
      [
        "arc0_pcie_ecc2b_err_int",
        3,
        1
      ],
      [
        "arc0_sbif_ae_ecc1b_err_int",
        4,
        1
      ],
      [
        "arc0_sbif_ae_ecc2b_err_int",
        5,
        1
      ],
      [
        "arc0_sbif_sync_ecc1b_err_int",
        6,
        1
      ],
      [
        "arc0_sbif_sync_ecc2b_err_int",
        7,
        1
      ],
      [
        "arc0_css_mem_even_ecc1b_err_int",
        8,
        1
      ],
      [
        "arc0_css_mem_even_ecc2b_err_int",
        9,
        1
      ],
      [
        "arc0_css_mem_odd_ecc1b_err_int",
        10,
        1
      ],
      [
        "arc0_css_mem_odd_ecc2b_err_int",
        11,
        1
      ],
      [
        "arc0_access_engine_err_int",
        12,
        8
      ],
      [
        "arc0_access_engine_done_int",
        20,
        8
      ],
      [
        "arc0_dma_engine_err_int",
        28,
        1
      ],
      [
        "arc0_dma_engine_done_int",
        29,
        1
      ],
      [
        "arc0_dma_engine_drop_fc_int",
        30,
        1
      ]
    ]
  },
  "sbif_arc0_master_interrupt_reg_mask": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register masks Arc0MasterInterruptReg interrupt register",
    "fields": [
      [
        "arc0_blocks0_int_mask",
        0,
        1
      ],
      [
        "arc0_blocks1_int_mask",
        1,
        1
      ],
      [
        "arc0_pcie_ecc1b_err_int_mask",
        2,
        1
      ],
      [
        "arc0_pcie_ecc2b_err_int_mask",
        3,
        1
      ],
      [
        "arc0_sbif_ae_ecc1b_err_int_mask",
        4,
        1
      ],
      [
        "arc0_sbif_ae_ecc2b_err_int_mask",
        5,
        1
      ],
      [
        "arc0_sbif_sync_ecc1b_err_int_mask",
        6,
        1
      ],
      [
        "arc0_sbif_sync_ecc2b_err_int_mask",
        7,
        1
      ],
      [
        "arc0_css_mem_even_ecc1b_err_int_mask",
        8,
        1
      ],
      [
        "arc0_css_mem_even_ecc2b_err_int_mask",
        9,
        1
      ],
      [
        "arc0_css_mem_odd_ecc1b_err_int_mask",
        10,
        1
      ],
      [
        "arc0_css_mem_odd_ecc2b_err_int_mask",
        11,
        1
      ],
      [
        "arc0_access_engine_err_int_mask",
        12,
        8
      ],
      [
        "arc0_access_engine_done_int_mask",
        20,
        8
      ],
      [
        "arc0_dma_engine_err_int_mask",
        28,
        1
      ],
      [
        "arc0_dma_engine_done_int_mask",
        29,
        1
      ],
      [
        "arc0_dma_engine_drop_fc_int_mask",
        30,
        1
      ]
    ]
  },
  "sbif_arc0_master_interrupt_reg_test": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register tests Arc0MasterInterruptReg interrupt register",
    "fields": [
      [
        "arc0_blocks0_int_test",
        0,
        1
      ],
      [
        "arc0_blocks1_int_test",
        1,
        1
      ],
      [
        "arc0_pcie_ecc1b_err_int_test",
        2,
        1
      ],
      [
        "arc0_pcie_ecc2b_err_int_test",
        3,
        1
      ],
      [
        "arc0_sbif_ae_ecc1b_err_int_test",
        4,
        1
      ],
      [
        "arc0_sbif_ae_ecc2b_err_int_test",
        5,
        1
      ],
      [
        "arc0_sbif_sync_ecc1b_err_int_test",
        6,
        1
      ],
      [
        "arc0_sbif_sync_ecc2b_err_int_test",
        7,
        1
      ],
      [
        "arc0_css_mem_even_ecc1b_err_int_test",
        8,
        1
      ],
      [
        "arc0_css_mem_even_ecc2b_err_int_test",
        9,
        1
      ],
      [
        "arc0_css_mem_odd_ecc1b_err_int_test",
        10,
        1
      ],
      [
        "arc0_css_mem_odd_ecc2b_err_int_test",
        11,
        1
      ],
      [
        "arc0_access_engine_err_int_test",
        12,
        8
      ],
      [
        "arc0_access_engine_done_int_test",
        20,
        8
      ],
      [
        "arc0_dma_engine_err_int_test",
        28,
        1
      ],
      [
        "arc0_dma_engine_done_int_test",
        29,
        1
      ],
      [
        "arc0_dma_engine_drop_fc_int_test",
        30,
        1
      ]
    ]
  },
  "sbif_arc1_master_interrupt_reg": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "ARC 1 Master Interrupt Register",
    "fields": [
      [
        "arc1_blocks0_int",
        0,
        1
      ],
      [
        "arc1_blocks1_int",
        1,
        1
      ],
      [
        "arc1_pcie_ecc1b_err_int",
        2,
        1
      ],
      [
        "arc1_pcie_ecc2b_err_int",
        3,
        1
      ],
      [
        "arc1_sbif_ae_ecc1b_err_int",
        4,
        1
      ],
      [
        "arc1_sbif_ae_ecc2b_err_int",
        5,
        1
      ],
      [
        "arc1_sbif_sync_ecc1b_err_int",
        6,
        1
      ],
      [
        "arc1_sbif_sync_ecc2b_err_int",
        7,
        1
      ],
      [
        "arc1_css_mem_even_ecc1b_err_int",
        8,
        1
      ],
      [
        "arc1_css_mem_even_ecc2b_err_int",
        9,
        1
      ],
      [
        "arc1_css_mem_odd_ecc1b_err_int",
        10,
        1
      ],
      [
        "arc1_css_mem_odd_ecc2b_err_int",
        11,
        1
      ],
      [
        "arc1_access_engine_err_int",
        12,
        8
      ],
      [
        "arc1_access_engine_done_int",
        20,
        8
      ],
      [
        "arc1_dma_engine_err_int",
        28,
        1
      ],
      [
        "arc1_dma_engine_done_int",
        29,
        1
      ],
      [
        "arc1_dma_engine_drop_fc_int",
        30,
        1
      ]
    ]
  },
  "sbif_arc1_master_interrupt_reg_mask": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register masks Arc1MasterInterruptReg interrupt register",
    "fields": [
      [
        "arc1_blocks0_int_mask",
        0,
        1
      ],
      [
        "arc1_blocks1_int_mask",
        1,
        1
      ],
      [
        "arc1_pcie_ecc1b_err_int_mask",
        2,
        1
      ],
      [
        "arc1_pcie_ecc2b_err_int_mask",
        3,
        1
      ],
      [
        "arc1_sbif_ae_ecc1b_err_int_mask",
        4,
        1
      ],
      [
        "arc1_sbif_ae_ecc2b_err_int_mask",
        5,
        1
      ],
      [
        "arc1_sbif_sync_ecc1b_err_int_mask",
        6,
        1
      ],
      [
        "arc1_sbif_sync_ecc2b_err_int_mask",
        7,
        1
      ],
      [
        "arc1_css_mem_even_ecc1b_err_int_mask",
        8,
        1
      ],
      [
        "arc1_css_mem_even_ecc2b_err_int_mask",
        9,
        1
      ],
      [
        "arc1_css_mem_odd_ecc1b_err_int_mask",
        10,
        1
      ],
      [
        "arc1_css_mem_odd_ecc2b_err_int_mask",
        11,
        1
      ],
      [
        "arc1_access_engine_err_int_mask",
        12,
        8
      ],
      [
        "arc1_access_engine_done_int_mask",
        20,
        8
      ],
      [
        "arc1_dma_engine_err_int_mask",
        28,
        1
      ],
      [
        "arc1_dma_engine_done_int_mask",
        29,
        1
      ],
      [
        "arc1_dma_engine_drop_fc_int_mask",
        30,
        1
      ]
    ]
  },
  "sbif_arc1_master_interrupt_reg_test": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register tests Arc1MasterInterruptReg interrupt register",
    "fields": [
      [
        "arc1_blocks0_int_test",
        0,
        1
      ],
      [
        "arc1_blocks1_int_test",
        1,
        1
      ],
      [
        "arc1_pcie_ecc1b_err_int_test",
        2,
        1
      ],
      [
        "arc1_pcie_ecc2b_err_int_test",
        3,
        1
      ],
      [
        "arc1_sbif_ae_ecc1b_err_int_test",
        4,
        1
      ],
      [
        "arc1_sbif_ae_ecc2b_err_int_test",
        5,
        1
      ],
      [
        "arc1_sbif_sync_ecc1b_err_int_test",
        6,
        1
      ],
      [
        "arc1_sbif_sync_ecc2b_err_int_test",
        7,
        1
      ],
      [
        "arc1_css_mem_even_ecc1b_err_int_test",
        8,
        1
      ],
      [
        "arc1_css_mem_even_ecc2b_err_int_test",
        9,
        1
      ],
      [
        "arc1_css_mem_odd_ecc1b_err_int_test",
        10,
        1
      ],
      [
        "arc1_css_mem_odd_ecc2b_err_int_test",
        11,
        1
      ],
      [
        "arc1_access_engine_err_int_test",
        12,
        8
      ],
      [
        "arc1_access_engine_done_int_test",
        20,
        8
      ],
      [
        "arc1_dma_engine_err_int_test",
        28,
        1
      ],
      [
        "arc1_dma_engine_done_int_test",
        29,
        1
      ],
      [
        "arc1_dma_engine_drop_fc_int_test",
        30,
        1
      ]
    ]
  },
  "sbif_arc2_master_interrupt_reg": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "ARC 2 Master Interrupt Register",
    "fields": [
      [
        "arc2_blocks0_int",
        0,
        1
      ],
      [
        "arc2_blocks1_int",
        1,
        1
      ],
      [
        "arc2_pcie_ecc1b_err_int",
        2,
        1
      ],
      [
        "arc2_pcie_ecc2b_err_int",
        3,
        1
      ],
      [
        "arc2_sbif_ae_ecc1b_err_int",
        4,
        1
      ],
      [
        "arc2_sbif_ae_ecc2b_err_int",
        5,
        1
      ],
      [
        "arc2_sbif_sync_ecc1b_err_int",
        6,
        1
      ],
      [
        "arc2_sbif_sync_ecc2b_err_int",
        7,
        1
      ],
      [
        "arc2_css_mem_even_ecc1b_err_int",
        8,
        1
      ],
      [
        "arc2_css_mem_even_ecc2b_err_int",
        9,
        1
      ],
      [
        "arc2_css_mem_odd_ecc1b_err_int",
        10,
        1
      ],
      [
        "arc2_css_mem_odd_ecc2b_err_int",
        11,
        1
      ],
      [
        "arc2_access_engine_err_int",
        12,
        8
      ],
      [
        "arc2_access_engine_done_int",
        20,
        8
      ],
      [
        "arc2_dma_engine_err_int",
        28,
        1
      ],
      [
        "arc2_dma_engine_done_int",
        29,
        1
      ],
      [
        "arc2_dma_engine_drop_fc_int",
        30,
        1
      ]
    ]
  },
  "sbif_arc2_master_interrupt_reg_mask": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register masks Arc2MasterInterruptReg interrupt register",
    "fields": [
      [
        "arc2_blocks0_int_mask",
        0,
        1
      ],
      [
        "arc2_blocks1_int_mask",
        1,
        1
      ],
      [
        "arc2_pcie_ecc1b_err_int_mask",
        2,
        1
      ],
      [
        "arc2_pcie_ecc2b_err_int_mask",
        3,
        1
      ],
      [
        "arc2_sbif_ae_ecc1b_err_int_mask",
        4,
        1
      ],
      [
        "arc2_sbif_ae_ecc2b_err_int_mask",
        5,
        1
      ],
      [
        "arc2_sbif_sync_ecc1b_err_int_mask",
        6,
        1
      ],
      [
        "arc2_sbif_sync_ecc2b_err_int_mask",
        7,
        1
      ],
      [
        "arc2_css_mem_even_ecc1b_err_int_mask",
        8,
        1
      ],
      [
        "arc2_css_mem_even_ecc2b_err_int_mask",
        9,
        1
      ],
      [
        "arc2_css_mem_odd_ecc1b_err_int_mask",
        10,
        1
      ],
      [
        "arc2_css_mem_odd_ecc2b_err_int_mask",
        11,
        1
      ],
      [
        "arc2_access_engine_err_int_mask",
        12,
        8
      ],
      [
        "arc2_access_engine_done_int_mask",
        20,
        8
      ],
      [
        "arc2_dma_engine_err_int_mask",
        28,
        1
      ],
      [
        "arc2_dma_engine_done_int_mask",
        29,
        1
      ],
      [
        "arc2_dma_engine_drop_fc_int_mask",
        30,
        1
      ]
    ]
  },
  "sbif_arc2_master_interrupt_reg_test": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register tests Arc2MasterInterruptReg interrupt register",
    "fields": [
      [
        "arc2_blocks0_int_test",
        0,
        1
      ],
      [
        "arc2_blocks1_int_test",
        1,
        1
      ],
      [
        "arc2_pcie_ecc1b_err_int_test",
        2,
        1
      ],
      [
        "arc2_pcie_ecc2b_err_int_test",
        3,
        1
      ],
      [
        "arc2_sbif_ae_ecc1b_err_int_test",
        4,
        1
      ],
      [
        "arc2_sbif_ae_ecc2b_err_int_test",
        5,
        1
      ],
      [
        "arc2_sbif_sync_ecc1b_err_int_test",
        6,
        1
      ],
      [
        "arc2_sbif_sync_ecc2b_err_int_test",
        7,
        1
      ],
      [
        "arc2_css_mem_even_ecc1b_err_int_test",
        8,
        1
      ],
      [
        "arc2_css_mem_even_ecc2b_err_int_test",
        9,
        1
      ],
      [
        "arc2_css_mem_odd_ecc1b_err_int_test",
        10,
        1
      ],
      [
        "arc2_css_mem_odd_ecc2b_err_int_test",
        11,
        1
      ],
      [
        "arc2_access_engine_err_int_test",
        12,
        8
      ],
      [
        "arc2_access_engine_done_int_test",
        20,
        8
      ],
      [
        "arc2_dma_engine_err_int_test",
        28,
        1
      ],
      [
        "arc2_dma_engine_done_int_test",
        29,
        1
      ],
      [
        "arc2_dma_engine_drop_fc_int_test",
        30,
        1
      ]
    ]
  },
  "sbif_arc3_master_interrupt_reg": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "ARC 3 Master Interrupt Register",
    "fields": [
      [
        "arc3_blocks0_int",
        0,
        1
      ],
      [
        "arc3_blocks1_int",
        1,
        1
      ],
      [
        "arc3_pcie_ecc1b_err_int",
        2,
        1
      ],
      [
        "arc3_pcie_ecc2b_err_int",
        3,
        1
      ],
      [
        "arc3_sbif_ae_ecc1b_err_int",
        4,
        1
      ],
      [
        "arc3_sbif_ae_ecc2b_err_int",
        5,
        1
      ],
      [
        "arc3_sbif_sync_ecc1b_err_int",
        6,
        1
      ],
      [
        "arc3_sbif_sync_ecc2b_err_int",
        7,
        1
      ],
      [
        "arc3_css_mem_even_ecc1b_err_int",
        8,
        1
      ],
      [
        "arc3_css_mem_even_ecc2b_err_int",
        9,
        1
      ],
      [
        "arc3_css_mem_odd_ecc1b_err_int",
        10,
        1
      ],
      [
        "arc3_css_mem_odd_ecc2b_err_int",
        11,
        1
      ],
      [
        "arc3_access_engine_err_int",
        12,
        8
      ],
      [
        "arc3_access_engine_done_int",
        20,
        8
      ],
      [
        "arc3_dma_engine_err_int",
        28,
        1
      ],
      [
        "arc3_dma_engine_done_int",
        29,
        1
      ],
      [
        "arc3_dma_engine_drop_fc_int",
        30,
        1
      ]
    ]
  },
  "sbif_arc3_master_interrupt_reg_mask": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register masks Arc3MasterInterruptReg interrupt register",
    "fields": [
      [
        "arc3_blocks0_int_mask",
        0,
        1
      ],
      [
        "arc3_blocks1_int_mask",
        1,
        1
      ],
      [
        "arc3_pcie_ecc1b_err_int_mask",
        2,
        1
      ],
      [
        "arc3_pcie_ecc2b_err_int_mask",
        3,
        1
      ],
      [
        "arc3_sbif_ae_ecc1b_err_int_mask",
        4,
        1
      ],
      [
        "arc3_sbif_ae_ecc2b_err_int_mask",
        5,
        1
      ],
      [
        "arc3_sbif_sync_ecc1b_err_int_mask",
        6,
        1
      ],
      [
        "arc3_sbif_sync_ecc2b_err_int_mask",
        7,
        1
      ],
      [
        "arc3_css_mem_even_ecc1b_err_int_mask",
        8,
        1
      ],
      [
        "arc3_css_mem_even_ecc2b_err_int_mask",
        9,
        1
      ],
      [
        "arc3_css_mem_odd_ecc1b_err_int_mask",
        10,
        1
      ],
      [
        "arc3_css_mem_odd_ecc2b_err_int_mask",
        11,
        1
      ],
      [
        "arc3_access_engine_err_int_mask",
        12,
        8
      ],
      [
        "arc3_access_engine_done_int_mask",
        20,
        8
      ],
      [
        "arc3_dma_engine_err_int_mask",
        28,
        1
      ],
      [
        "arc3_dma_engine_done_int_mask",
        29,
        1
      ],
      [
        "arc3_dma_engine_drop_fc_int_mask",
        30,
        1
      ]
    ]
  },
  "sbif_arc3_master_interrupt_reg_test": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register tests Arc3MasterInterruptReg interrupt register",
    "fields": [
      [
        "arc3_blocks0_int_test",
        0,
        1
      ],
      [
        "arc3_blocks1_int_test",
        1,
        1
      ],
      [
        "arc3_pcie_ecc1b_err_int_test",
        2,
        1
      ],
      [
        "arc3_pcie_ecc2b_err_int_test",
        3,
        1
      ],
      [
        "arc3_sbif_ae_ecc1b_err_int_test",
        4,
        1
      ],
      [
        "arc3_sbif_ae_ecc2b_err_int_test",
        5,
        1
      ],
      [
        "arc3_sbif_sync_ecc1b_err_int_test",
        6,
        1
      ],
      [
        "arc3_sbif_sync_ecc2b_err_int_test",
        7,
        1
      ],
      [
        "arc3_css_mem_even_ecc1b_err_int_test",
        8,
        1
      ],
      [
        "arc3_css_mem_even_ecc2b_err_int_test",
        9,
        1
      ],
      [
        "arc3_css_mem_odd_ecc1b_err_int_test",
        10,
        1
      ],
      [
        "arc3_css_mem_odd_ecc2b_err_int_test",
        11,
        1
      ],
      [
        "arc3_access_engine_err_int_test",
        12,
        8
      ],
      [
        "arc3_access_engine_done_int_test",
        20,
        8
      ],
      [
        "arc3_dma_engine_err_int_test",
        28,
        1
      ],
      [
        "arc3_dma_engine_done_int_test",
        29,
        1
      ],
      [
        "arc3_dma_engine_drop_fc_int_test",
        30,
        1
      ]
    ]
  },
  "sbif_pcie_ecc1b_error_interrupt_reg": {
    "type": "register",
    "block": "sbif",
    "width": 10,
    "desc": "PCIE ECC 1b Error Interrupt Register",
    "fields": [
      [
        "pcie_rbuf_ecc1b_err",
        0,
        1
      ],
      [
        "pcie_sotbuf_ecc1b_err",
        1,
        1
      ],
      [
        "pcie_mcb_sb_ecc1b_err",
        2,
        1
      ],
      [
        "pcie_mcb_a2c_ecc1b_err",
        3,
        1
      ],
      [
        "pcie_radmx_comp_ecc1b_err",
        4,
        1
      ],
      [
        "pcie_radm_qbuffer_hdr_ecc1b_err",
        5,
        1
      ],
      [
        "pcie_radm_qbuffer_data_ecc1b_err",
        6,
        1
      ],
      [
        "sbm_spico_ecc1b_err",
        7,
        1
      ],
      [
        "pcie_pcs_ecc1b_err",
        8,
        2
      ]
    ]
  },
  "sbif_pcie_ecc1b_error_interrupt_reg_mask": {
    "type": "register",
    "block": "sbif",
    "width": 10,
    "desc": "This register masks PcieEcc1bErrorInterruptReg interrupt register",
    "fields": [
      [
        "pcie_rbuf_ecc1b_err_mask",
        0,
        1
      ],
      [
        "pcie_sotbuf_ecc1b_err_mask",
        1,
        1
      ],
      [
        "pcie_mcb_sb_ecc1b_err_mask",
        2,
        1
      ],
      [
        "pcie_mcb_a2c_ecc1b_err_mask",
        3,
        1
      ],
      [
        "pcie_radmx_comp_ecc1b_err_mask",
        4,
        1
      ],
      [
        "pcie_radm_qbuffer_hdr_ecc1b_err_mask",
        5,
        1
      ],
      [
        "pcie_radm_qbuffer_data_ecc1b_err_mask",
        6,
        1
      ],
      [
        "sbm_spico_ecc1b_err_mask",
        7,
        1
      ],
      [
        "pcie_pcs_ecc1b_err_mask",
        8,
        2
      ]
    ]
  },
  "sbif_pcie_ecc1b_error_interrupt_reg_test": {
    "type": "register",
    "block": "sbif",
    "width": 10,
    "desc": "This register tests PcieEcc1bErrorInterruptReg interrupt register",
    "fields": [
      [
        "pcie_rbuf_ecc1b_err_test",
        0,
        1
      ],
      [
        "pcie_sotbuf_ecc1b_err_test",
        1,
        1
      ],
      [
        "pcie_mcb_sb_ecc1b_err_test",
        2,
        1
      ],
      [
        "pcie_mcb_a2c_ecc1b_err_test",
        3,
        1
      ],
      [
        "pcie_radmx_comp_ecc1b_err_test",
        4,
        1
      ],
      [
        "pcie_radm_qbuffer_hdr_ecc1b_err_test",
        5,
        1
      ],
      [
        "pcie_radm_qbuffer_data_ecc1b_err_test",
        6,
        1
      ],
      [
        "sbm_spico_ecc1b_err_test",
        7,
        1
      ],
      [
        "pcie_pcs_ecc1b_err_test",
        8,
        2
      ]
    ]
  },
  "sbif_sbif_ae_ecc1b_error_interrupt_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "SBIF Access Engines ECC 1b Error Interrupt Register",
    "fields": [
      [
        "sbif_access_engine_even_data_mem_ecc1b_err",
        0,
        8
      ],
      [
        "sbif_access_engine_odd_data_mem_ecc1b_err",
        8,
        8
      ],
      [
        "sbif_access_engine_even_command_mem_ecc1b_err",
        16,
        8
      ],
      [
        "sbif_access_engine_odd_command_mem_ecc1b_err",
        24,
        8
      ]
    ]
  },
  "sbif_sbif_ae_ecc1b_error_interrupt_reg_mask": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "This register masks SbifAeEcc1bErrorInterruptReg interrupt register",
    "fields": [
      [
        "sbif_access_engine_even_data_mem_ecc1b_err_mask",
        0,
        8
      ],
      [
        "sbif_access_engine_odd_data_mem_ecc1b_err_mask",
        8,
        8
      ],
      [
        "sbif_access_engine_even_command_mem_ecc1b_err_mask",
        16,
        8
      ],
      [
        "sbif_access_engine_odd_command_mem_ecc1b_err_mask",
        24,
        8
      ]
    ]
  },
  "sbif_sbif_ae_ecc1b_error_interrupt_reg_test": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "This register tests SbifAeEcc1bErrorInterruptReg interrupt register",
    "fields": [
      [
        "sbif_access_engine_even_data_mem_ecc1b_err_test",
        0,
        8
      ],
      [
        "sbif_access_engine_odd_data_mem_ecc1b_err_test",
        8,
        8
      ],
      [
        "sbif_access_engine_even_command_mem_ecc1b_err_test",
        16,
        8
      ],
      [
        "sbif_access_engine_odd_command_mem_ecc1b_err_test",
        24,
        8
      ]
    ]
  },
  "sbif_sbif_sync_ecc1b_error_interrupt_reg": {
    "type": "register",
    "block": "sbif",
    "width": 16,
    "desc": "SBIF Sync Memories ECC 1b Error Interrupt Register",
    "fields": [
      [
        "chain_input_sync_ecc1b_err",
        0,
        8
      ],
      [
        "chain_output_sync_ecc1b_err",
        8,
        8
      ]
    ]
  },
  "sbif_sbif_sync_ecc1b_error_interrupt_reg_mask": {
    "type": "register",
    "block": "sbif",
    "width": 16,
    "desc": "This register masks SbifSyncEcc1bErrorInterruptReg interrupt register",
    "fields": [
      [
        "chain_input_sync_ecc1b_err_mask",
        0,
        8
      ],
      [
        "chain_output_sync_ecc1b_err_mask",
        8,
        8
      ]
    ]
  },
  "sbif_sbif_sync_ecc1b_error_interrupt_reg_test": {
    "type": "register",
    "block": "sbif",
    "width": 16,
    "desc": "This register tests SbifSyncEcc1bErrorInterruptReg interrupt register",
    "fields": [
      [
        "chain_input_sync_ecc1b_err_test",
        0,
        8
      ],
      [
        "chain_output_sync_ecc1b_err_test",
        8,
        8
      ]
    ]
  },
  "sbif_pcie_ecc2b_error_interrupt_reg": {
    "type": "register",
    "block": "sbif",
    "width": 10,
    "desc": "PCIE ECC 2b Error Interrupt Register",
    "fields": [
      [
        "pcie_rbuf_ecc2b_err",
        0,
        1
      ],
      [
        "pcie_sotbuf_ecc2b_err",
        1,
        1
      ],
      [
        "pcie_mcb_sb_ecc2b_err",
        2,
        1
      ],
      [
        "pcie_mcb_a2c_ecc2b_err",
        3,
        1
      ],
      [
        "pcie_radmx_comp_ecc2b_err",
        4,
        1
      ],
      [
        "pcie_radm_qbuffer_hdr_ecc2b_err",
        5,
        1
      ],
      [
        "pcie_radm_qbuffer_data_ecc2b_err",
        6,
        1
      ],
      [
        "sbm_spico_ecc2b_err",
        7,
        1
      ],
      [
        "pcie_pcs_ecc2b_err",
        8,
        2
      ]
    ]
  },
  "sbif_pcie_ecc2b_error_interrupt_reg_mask": {
    "type": "register",
    "block": "sbif",
    "width": 10,
    "desc": "This register masks PcieEcc2bErrorInterruptReg interrupt register",
    "fields": [
      [
        "pcie_rbuf_ecc2b_err_mask",
        0,
        1
      ],
      [
        "pcie_sotbuf_ecc2b_err_mask",
        1,
        1
      ],
      [
        "pcie_mcb_sb_ecc2b_err_mask",
        2,
        1
      ],
      [
        "pcie_mcb_a2c_ecc2b_err_mask",
        3,
        1
      ],
      [
        "pcie_radmx_comp_ecc2b_err_mask",
        4,
        1
      ],
      [
        "pcie_radm_qbuffer_hdr_ecc2b_err_mask",
        5,
        1
      ],
      [
        "pcie_radm_qbuffer_data_ecc2b_err_mask",
        6,
        1
      ],
      [
        "sbm_spico_ecc2b_err_mask",
        7,
        1
      ],
      [
        "pcie_pcs_ecc2b_err_mask",
        8,
        2
      ]
    ]
  },
  "sbif_pcie_ecc2b_error_interrupt_reg_test": {
    "type": "register",
    "block": "sbif",
    "width": 10,
    "desc": "This register tests PcieEcc2bErrorInterruptReg interrupt register",
    "fields": [
      [
        "pcie_rbuf_ecc2b_err_test",
        0,
        1
      ],
      [
        "pcie_sotbuf_ecc2b_err_test",
        1,
        1
      ],
      [
        "pcie_mcb_sb_ecc2b_err_test",
        2,
        1
      ],
      [
        "pcie_mcb_a2c_ecc2b_err_test",
        3,
        1
      ],
      [
        "pcie_radmx_comp_ecc2b_err_test",
        4,
        1
      ],
      [
        "pcie_radm_qbuffer_hdr_ecc2b_err_test",
        5,
        1
      ],
      [
        "pcie_radm_qbuffer_data_ecc2b_err_test",
        6,
        1
      ],
      [
        "sbm_spico_ecc2b_err_test",
        7,
        1
      ],
      [
        "pcie_pcs_ecc2b_err_test",
        8,
        2
      ]
    ]
  },
  "sbif_sbif_ae_ecc2b_error_interrupt_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "SBIF Access Engines ECC 2b Error Interrupt Register",
    "fields": [
      [
        "sbif_access_engine_even_data_mem_ecc2b_err",
        0,
        8
      ],
      [
        "sbif_access_engine_odd_data_mem_ecc2b_err",
        8,
        8
      ],
      [
        "sbif_access_engine_even_command_mem_ecc2b_err",
        16,
        8
      ],
      [
        "sbif_access_engine_odd_command_mem_ecc2b_err",
        24,
        8
      ]
    ]
  },
  "sbif_sbif_ae_ecc2b_error_interrupt_reg_mask": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "This register masks SbifAeEcc2bErrorInterruptReg interrupt register",
    "fields": [
      [
        "sbif_access_engine_even_data_mem_ecc2b_err_mask",
        0,
        8
      ],
      [
        "sbif_access_engine_odd_data_mem_ecc2b_err_mask",
        8,
        8
      ],
      [
        "sbif_access_engine_even_command_mem_ecc2b_err_mask",
        16,
        8
      ],
      [
        "sbif_access_engine_odd_command_mem_ecc2b_err_mask",
        24,
        8
      ]
    ]
  },
  "sbif_sbif_ae_ecc2b_error_interrupt_reg_test": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "This register tests SbifAeEcc2bErrorInterruptReg interrupt register",
    "fields": [
      [
        "sbif_access_engine_even_data_mem_ecc2b_err_test",
        0,
        8
      ],
      [
        "sbif_access_engine_odd_data_mem_ecc2b_err_test",
        8,
        8
      ],
      [
        "sbif_access_engine_even_command_mem_ecc2b_err_test",
        16,
        8
      ],
      [
        "sbif_access_engine_odd_command_mem_ecc2b_err_test",
        24,
        8
      ]
    ]
  },
  "sbif_sbif_sync_ecc2b_error_interrupt_reg": {
    "type": "register",
    "block": "sbif",
    "width": 16,
    "desc": "SBIF Sync Memories ECC 2b Error Interrupt Register",
    "fields": [
      [
        "chain_input_sync_ecc2b_err",
        0,
        8
      ],
      [
        "chain_output_sync_ecc2b_err",
        8,
        8
      ]
    ]
  },
  "sbif_sbif_sync_ecc2b_error_interrupt_reg_mask": {
    "type": "register",
    "block": "sbif",
    "width": 16,
    "desc": "This register masks SbifSyncEcc2bErrorInterruptReg interrupt register",
    "fields": [
      [
        "chain_input_sync_ecc2b_err_mask",
        0,
        8
      ],
      [
        "chain_output_sync_ecc2b_err_mask",
        8,
        8
      ]
    ]
  },
  "sbif_sbif_sync_ecc2b_error_interrupt_reg_test": {
    "type": "register",
    "block": "sbif",
    "width": 16,
    "desc": "This register tests SbifSyncEcc2bErrorInterruptReg interrupt register",
    "fields": [
      [
        "chain_input_sync_ecc2b_err_test",
        0,
        8
      ],
      [
        "chain_output_sync_ecc2b_err_test",
        8,
        8
      ]
    ]
  },
  "sbif_msi_blocks_interrupt_summary_reg0": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "Interrupt Summary Register for all blocks for MSI Master Interrupt",
    "fields": [
      [
        "msi_cdb_top_interrupt_summary",
        0,
        1
      ],
      [
        "msi_counters_interrupt_summary",
        1,
        1
      ],
      [
        "msi_dram_control_interrupt_summary",
        2,
        1
      ],
      [
        "msi_egr_interrupt_summary",
        3,
        1
      ],
      [
        "msi_fdll_interrupt_summary",
        4,
        1
      ],
      [
        "msi_fllb_interrupt_summary",
        5,
        1
      ],
      [
        "msi_ics_interrupt_summary",
        6,
        1
      ],
      [
        "msi_idb_interrupt_summary",
        7,
        3
      ],
      [
        "msi_ifg_interrupt_summary",
        10,
        12
      ],
      [
        "msi_nw_reorder_interrupt_summary",
        22,
        1
      ],
      [
        "msi_pp_reorder_interrupt_summary",
        23,
        1
      ],
      [
        "msi_pdoq_interrupt_summary",
        24,
        1
      ],
      [
        "msi_pdvoq_interrupt_summary",
        25,
        1
      ],
      [
        "msi_reassembly_interrupt_summary",
        26,
        1
      ],
      [
        "msi_rx_cgm_interrupt_summary",
        27,
        1
      ],
      [
        "msi_rx_meter_interrupt_summary",
        28,
        1
      ],
      [
        "msi_rx_pdr_interrupt_summary",
        29,
        1
      ],
      [
        "msi_sch_interrupt_summary",
        30,
        1
      ]
    ]
  },
  "sbif_msi_blocks_interrupt_summary_reg0_mask": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register masks MsiBlocksInterruptSummaryReg0 interrupt register",
    "fields": [
      [
        "msi_cdb_top_interrupt_summary_mask",
        0,
        1
      ],
      [
        "msi_counters_interrupt_summary_mask",
        1,
        1
      ],
      [
        "msi_dram_control_interrupt_summary_mask",
        2,
        1
      ],
      [
        "msi_egr_interrupt_summary_mask",
        3,
        1
      ],
      [
        "msi_fdll_interrupt_summary_mask",
        4,
        1
      ],
      [
        "msi_fllb_interrupt_summary_mask",
        5,
        1
      ],
      [
        "msi_ics_interrupt_summary_mask",
        6,
        1
      ],
      [
        "msi_idb_interrupt_summary_mask",
        7,
        3
      ],
      [
        "msi_ifg_interrupt_summary_mask",
        10,
        12
      ],
      [
        "msi_nw_reorder_interrupt_summary_mask",
        22,
        1
      ],
      [
        "msi_pp_reorder_interrupt_summary_mask",
        23,
        1
      ],
      [
        "msi_pdoq_interrupt_summary_mask",
        24,
        1
      ],
      [
        "msi_pdvoq_interrupt_summary_mask",
        25,
        1
      ],
      [
        "msi_reassembly_interrupt_summary_mask",
        26,
        1
      ],
      [
        "msi_rx_cgm_interrupt_summary_mask",
        27,
        1
      ],
      [
        "msi_rx_meter_interrupt_summary_mask",
        28,
        1
      ],
      [
        "msi_rx_pdr_interrupt_summary_mask",
        29,
        1
      ],
      [
        "msi_sch_interrupt_summary_mask",
        30,
        1
      ]
    ]
  },
  "sbif_msi_blocks_interrupt_summary_reg0_test": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register tests MsiBlocksInterruptSummaryReg0 interrupt register",
    "fields": [
      [
        "msi_cdb_top_interrupt_summary_test",
        0,
        1
      ],
      [
        "msi_counters_interrupt_summary_test",
        1,
        1
      ],
      [
        "msi_dram_control_interrupt_summary_test",
        2,
        1
      ],
      [
        "msi_egr_interrupt_summary_test",
        3,
        1
      ],
      [
        "msi_fdll_interrupt_summary_test",
        4,
        1
      ],
      [
        "msi_fllb_interrupt_summary_test",
        5,
        1
      ],
      [
        "msi_ics_interrupt_summary_test",
        6,
        1
      ],
      [
        "msi_idb_interrupt_summary_test",
        7,
        3
      ],
      [
        "msi_ifg_interrupt_summary_test",
        10,
        12
      ],
      [
        "msi_nw_reorder_interrupt_summary_test",
        22,
        1
      ],
      [
        "msi_pp_reorder_interrupt_summary_test",
        23,
        1
      ],
      [
        "msi_pdoq_interrupt_summary_test",
        24,
        1
      ],
      [
        "msi_pdvoq_interrupt_summary_test",
        25,
        1
      ],
      [
        "msi_reassembly_interrupt_summary_test",
        26,
        1
      ],
      [
        "msi_rx_cgm_interrupt_summary_test",
        27,
        1
      ],
      [
        "msi_rx_meter_interrupt_summary_test",
        28,
        1
      ],
      [
        "msi_rx_pdr_interrupt_summary_test",
        29,
        1
      ],
      [
        "msi_sch_interrupt_summary_test",
        30,
        1
      ]
    ]
  },
  "sbif_msi_blocks_interrupt_summary_reg1": {
    "type": "register",
    "block": "sbif",
    "width": 30,
    "desc": "Interrupt Summary Register for all blocks for MSI Master Interrupt",
    "fields": [
      [
        "msi_rxpp_term_interrupt_summary",
        0,
        6
      ],
      [
        "msi_rxpp_fwd_interrupt_summary",
        6,
        6
      ],
      [
        "msi_sdb_interrupt_summary",
        12,
        1
      ],
      [
        "msi_sms_interrupt_summary",
        13,
        1
      ],
      [
        "msi_ts_mon_interrupt_summary",
        14,
        1
      ],
      [
        "msi_txpp_interrupt_summary",
        15,
        6
      ],
      [
        "msi_hbmlo_interrupt_summary",
        21,
        1
      ],
      [
        "msi_hbmhi_interrupt_summary",
        22,
        1
      ],
      [
        "msi_mmu_interrupt_summary",
        23,
        1
      ],
      [
        "msi_csms_interrupt_summary",
        24,
        1
      ],
      [
        "msi_fte_interrupt_summary",
        25,
        1
      ],
      [
        "msi_frm_interrupt_summary",
        26,
        1
      ],
      [
        "msi_pier_interrupt_summary",
        27,
        1
      ],
      [
        "msi_npu_host_interrupt_summary",
        28,
        1
      ],
      [
        "msi_mrb_interrupt_summary",
        29,
        1
      ]
    ]
  },
  "sbif_msi_blocks_interrupt_summary_reg1_mask": {
    "type": "register",
    "block": "sbif",
    "width": 30,
    "desc": "This register masks MsiBlocksInterruptSummaryReg1 interrupt register",
    "fields": [
      [
        "msi_rxpp_term_interrupt_summary_mask",
        0,
        6
      ],
      [
        "msi_rxpp_fwd_interrupt_summary_mask",
        6,
        6
      ],
      [
        "msi_sdb_interrupt_summary_mask",
        12,
        1
      ],
      [
        "msi_sms_interrupt_summary_mask",
        13,
        1
      ],
      [
        "msi_ts_mon_interrupt_summary_mask",
        14,
        1
      ],
      [
        "msi_txpp_interrupt_summary_mask",
        15,
        6
      ],
      [
        "msi_hbmlo_interrupt_summary_mask",
        21,
        1
      ],
      [
        "msi_hbmhi_interrupt_summary_mask",
        22,
        1
      ],
      [
        "msi_mmu_interrupt_summary_mask",
        23,
        1
      ],
      [
        "msi_csms_interrupt_summary_mask",
        24,
        1
      ],
      [
        "msi_fte_interrupt_summary_mask",
        25,
        1
      ],
      [
        "msi_frm_interrupt_summary_mask",
        26,
        1
      ],
      [
        "msi_pier_interrupt_summary_mask",
        27,
        1
      ],
      [
        "msi_npu_host_interrupt_summary_mask",
        28,
        1
      ],
      [
        "msi_mrb_interrupt_summary_mask",
        29,
        1
      ]
    ]
  },
  "sbif_msi_blocks_interrupt_summary_reg1_test": {
    "type": "register",
    "block": "sbif",
    "width": 30,
    "desc": "This register tests MsiBlocksInterruptSummaryReg1 interrupt register",
    "fields": [
      [
        "msi_rxpp_term_interrupt_summary_test",
        0,
        6
      ],
      [
        "msi_rxpp_fwd_interrupt_summary_test",
        6,
        6
      ],
      [
        "msi_sdb_interrupt_summary_test",
        12,
        1
      ],
      [
        "msi_sms_interrupt_summary_test",
        13,
        1
      ],
      [
        "msi_ts_mon_interrupt_summary_test",
        14,
        1
      ],
      [
        "msi_txpp_interrupt_summary_test",
        15,
        6
      ],
      [
        "msi_hbmlo_interrupt_summary_test",
        21,
        1
      ],
      [
        "msi_hbmhi_interrupt_summary_test",
        22,
        1
      ],
      [
        "msi_mmu_interrupt_summary_test",
        23,
        1
      ],
      [
        "msi_csms_interrupt_summary_test",
        24,
        1
      ],
      [
        "msi_fte_interrupt_summary_test",
        25,
        1
      ],
      [
        "msi_frm_interrupt_summary_test",
        26,
        1
      ],
      [
        "msi_pier_interrupt_summary_test",
        27,
        1
      ],
      [
        "msi_npu_host_interrupt_summary_test",
        28,
        1
      ],
      [
        "msi_mrb_interrupt_summary_test",
        29,
        1
      ]
    ]
  },
  "sbif_pin_blocks_interrupt_summary_reg0": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "Interrupt Summary Register for all blocks for Pin Master Interrupt",
    "fields": [
      [
        "pin_cdb_top_interrupt_summary",
        0,
        1
      ],
      [
        "pin_counters_interrupt_summary",
        1,
        1
      ],
      [
        "pin_dram_control_interrupt_summary",
        2,
        1
      ],
      [
        "pin_egr_interrupt_summary",
        3,
        1
      ],
      [
        "pin_fdll_interrupt_summary",
        4,
        1
      ],
      [
        "pin_fllb_interrupt_summary",
        5,
        1
      ],
      [
        "pin_ics_interrupt_summary",
        6,
        1
      ],
      [
        "pin_idb_interrupt_summary",
        7,
        3
      ],
      [
        "pin_ifg_interrupt_summary",
        10,
        12
      ],
      [
        "pin_nw_reorder_interrupt_summary",
        22,
        1
      ],
      [
        "pin_pp_reorder_interrupt_summary",
        23,
        1
      ],
      [
        "pin_pdoq_interrupt_summary",
        24,
        1
      ],
      [
        "pin_pdvoq_interrupt_summary",
        25,
        1
      ],
      [
        "pin_reassembly_interrupt_summary",
        26,
        1
      ],
      [
        "pin_rx_cgm_interrupt_summary",
        27,
        1
      ],
      [
        "pin_rx_meter_interrupt_summary",
        28,
        1
      ],
      [
        "pin_rx_pdr_interrupt_summary",
        29,
        1
      ],
      [
        "pin_sch_interrupt_summary",
        30,
        1
      ]
    ]
  },
  "sbif_pin_blocks_interrupt_summary_reg0_mask": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register masks PinBlocksInterruptSummaryReg0 interrupt register",
    "fields": [
      [
        "pin_cdb_top_interrupt_summary_mask",
        0,
        1
      ],
      [
        "pin_counters_interrupt_summary_mask",
        1,
        1
      ],
      [
        "pin_dram_control_interrupt_summary_mask",
        2,
        1
      ],
      [
        "pin_egr_interrupt_summary_mask",
        3,
        1
      ],
      [
        "pin_fdll_interrupt_summary_mask",
        4,
        1
      ],
      [
        "pin_fllb_interrupt_summary_mask",
        5,
        1
      ],
      [
        "pin_ics_interrupt_summary_mask",
        6,
        1
      ],
      [
        "pin_idb_interrupt_summary_mask",
        7,
        3
      ],
      [
        "pin_ifg_interrupt_summary_mask",
        10,
        12
      ],
      [
        "pin_nw_reorder_interrupt_summary_mask",
        22,
        1
      ],
      [
        "pin_pp_reorder_interrupt_summary_mask",
        23,
        1
      ],
      [
        "pin_pdoq_interrupt_summary_mask",
        24,
        1
      ],
      [
        "pin_pdvoq_interrupt_summary_mask",
        25,
        1
      ],
      [
        "pin_reassembly_interrupt_summary_mask",
        26,
        1
      ],
      [
        "pin_rx_cgm_interrupt_summary_mask",
        27,
        1
      ],
      [
        "pin_rx_meter_interrupt_summary_mask",
        28,
        1
      ],
      [
        "pin_rx_pdr_interrupt_summary_mask",
        29,
        1
      ],
      [
        "pin_sch_interrupt_summary_mask",
        30,
        1
      ]
    ]
  },
  "sbif_pin_blocks_interrupt_summary_reg0_test": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register tests PinBlocksInterruptSummaryReg0 interrupt register",
    "fields": [
      [
        "pin_cdb_top_interrupt_summary_test",
        0,
        1
      ],
      [
        "pin_counters_interrupt_summary_test",
        1,
        1
      ],
      [
        "pin_dram_control_interrupt_summary_test",
        2,
        1
      ],
      [
        "pin_egr_interrupt_summary_test",
        3,
        1
      ],
      [
        "pin_fdll_interrupt_summary_test",
        4,
        1
      ],
      [
        "pin_fllb_interrupt_summary_test",
        5,
        1
      ],
      [
        "pin_ics_interrupt_summary_test",
        6,
        1
      ],
      [
        "pin_idb_interrupt_summary_test",
        7,
        3
      ],
      [
        "pin_ifg_interrupt_summary_test",
        10,
        12
      ],
      [
        "pin_nw_reorder_interrupt_summary_test",
        22,
        1
      ],
      [
        "pin_pp_reorder_interrupt_summary_test",
        23,
        1
      ],
      [
        "pin_pdoq_interrupt_summary_test",
        24,
        1
      ],
      [
        "pin_pdvoq_interrupt_summary_test",
        25,
        1
      ],
      [
        "pin_reassembly_interrupt_summary_test",
        26,
        1
      ],
      [
        "pin_rx_cgm_interrupt_summary_test",
        27,
        1
      ],
      [
        "pin_rx_meter_interrupt_summary_test",
        28,
        1
      ],
      [
        "pin_rx_pdr_interrupt_summary_test",
        29,
        1
      ],
      [
        "pin_sch_interrupt_summary_test",
        30,
        1
      ]
    ]
  },
  "sbif_pin_blocks_interrupt_summary_reg1": {
    "type": "register",
    "block": "sbif",
    "width": 30,
    "desc": "Interrupt Summary Register for all blocks for Pin Master Interrupt",
    "fields": [
      [
        "pin_rxpp_term_interrupt_summary",
        0,
        6
      ],
      [
        "pin_rxpp_fwd_interrupt_summary",
        6,
        6
      ],
      [
        "pin_sdb_interrupt_summary",
        12,
        1
      ],
      [
        "pin_sms_interrupt_summary",
        13,
        1
      ],
      [
        "pin_ts_mon_interrupt_summary",
        14,
        1
      ],
      [
        "pin_txpp_interrupt_summary",
        15,
        6
      ],
      [
        "pin_hbmlo_interrupt_summary",
        21,
        1
      ],
      [
        "pin_hbmhi_interrupt_summary",
        22,
        1
      ],
      [
        "pin_mmu_interrupt_summary",
        23,
        1
      ],
      [
        "pin_csms_interrupt_summary",
        24,
        1
      ],
      [
        "pin_fte_interrupt_summary",
        25,
        1
      ],
      [
        "pin_frm_interrupt_summary",
        26,
        1
      ],
      [
        "pin_pier_interrupt_summary",
        27,
        1
      ],
      [
        "pin_npu_host_interrupt_summary",
        28,
        1
      ],
      [
        "pin_mrb_interrupt_summary",
        29,
        1
      ]
    ]
  },
  "sbif_pin_blocks_interrupt_summary_reg1_mask": {
    "type": "register",
    "block": "sbif",
    "width": 30,
    "desc": "This register masks PinBlocksInterruptSummaryReg1 interrupt register",
    "fields": [
      [
        "pin_rxpp_term_interrupt_summary_mask",
        0,
        6
      ],
      [
        "pin_rxpp_fwd_interrupt_summary_mask",
        6,
        6
      ],
      [
        "pin_sdb_interrupt_summary_mask",
        12,
        1
      ],
      [
        "pin_sms_interrupt_summary_mask",
        13,
        1
      ],
      [
        "pin_ts_mon_interrupt_summary_mask",
        14,
        1
      ],
      [
        "pin_txpp_interrupt_summary_mask",
        15,
        6
      ],
      [
        "pin_hbmlo_interrupt_summary_mask",
        21,
        1
      ],
      [
        "pin_hbmhi_interrupt_summary_mask",
        22,
        1
      ],
      [
        "pin_mmu_interrupt_summary_mask",
        23,
        1
      ],
      [
        "pin_csms_interrupt_summary_mask",
        24,
        1
      ],
      [
        "pin_fte_interrupt_summary_mask",
        25,
        1
      ],
      [
        "pin_frm_interrupt_summary_mask",
        26,
        1
      ],
      [
        "pin_pier_interrupt_summary_mask",
        27,
        1
      ],
      [
        "pin_npu_host_interrupt_summary_mask",
        28,
        1
      ],
      [
        "pin_mrb_interrupt_summary_mask",
        29,
        1
      ]
    ]
  },
  "sbif_pin_blocks_interrupt_summary_reg1_test": {
    "type": "register",
    "block": "sbif",
    "width": 30,
    "desc": "This register tests PinBlocksInterruptSummaryReg1 interrupt register",
    "fields": [
      [
        "pin_rxpp_term_interrupt_summary_test",
        0,
        6
      ],
      [
        "pin_rxpp_fwd_interrupt_summary_test",
        6,
        6
      ],
      [
        "pin_sdb_interrupt_summary_test",
        12,
        1
      ],
      [
        "pin_sms_interrupt_summary_test",
        13,
        1
      ],
      [
        "pin_ts_mon_interrupt_summary_test",
        14,
        1
      ],
      [
        "pin_txpp_interrupt_summary_test",
        15,
        6
      ],
      [
        "pin_hbmlo_interrupt_summary_test",
        21,
        1
      ],
      [
        "pin_hbmhi_interrupt_summary_test",
        22,
        1
      ],
      [
        "pin_mmu_interrupt_summary_test",
        23,
        1
      ],
      [
        "pin_csms_interrupt_summary_test",
        24,
        1
      ],
      [
        "pin_fte_interrupt_summary_test",
        25,
        1
      ],
      [
        "pin_frm_interrupt_summary_test",
        26,
        1
      ],
      [
        "pin_pier_interrupt_summary_test",
        27,
        1
      ],
      [
        "pin_npu_host_interrupt_summary_test",
        28,
        1
      ],
      [
        "pin_mrb_interrupt_summary_test",
        29,
        1
      ]
    ]
  },
  "sbif_arc0_blocks_interrupt_summary_reg0": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "Interrupt Summary Register for all blocks for ARC0 Master Interrupt",
    "fields": [
      [
        "arc0_cdb_top_interrupt_summary",
        0,
        1
      ],
      [
        "arc0_counters_interrupt_summary",
        1,
        1
      ],
      [
        "arc0_dram_control_interrupt_summary",
        2,
        1
      ],
      [
        "arc0_egr_interrupt_summary",
        3,
        1
      ],
      [
        "arc0_fdll_interrupt_summary",
        4,
        1
      ],
      [
        "arc0_fllb_interrupt_summary",
        5,
        1
      ],
      [
        "arc0_ics_interrupt_summary",
        6,
        1
      ],
      [
        "arc0_idb_interrupt_summary",
        7,
        3
      ],
      [
        "arc0_ifg_interrupt_summary",
        10,
        12
      ],
      [
        "arc0_nw_reorder_interrupt_summary",
        22,
        1
      ],
      [
        "arc0_pp_reorder_interrupt_summary",
        23,
        1
      ],
      [
        "arc0_pdoq_interrupt_summary",
        24,
        1
      ],
      [
        "arc0_pdvoq_interrupt_summary",
        25,
        1
      ],
      [
        "arc0_reassembly_interrupt_summary",
        26,
        1
      ],
      [
        "arc0_rx_cgm_interrupt_summary",
        27,
        1
      ],
      [
        "arc0_rx_meter_interrupt_summary",
        28,
        1
      ],
      [
        "arc0_rx_pdr_interrupt_summary",
        29,
        1
      ],
      [
        "arc0_sch_interrupt_summary",
        30,
        1
      ]
    ]
  },
  "sbif_arc0_blocks_interrupt_summary_reg0_mask": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register masks Arc0BlocksInterruptSummaryReg0 interrupt register",
    "fields": [
      [
        "arc0_cdb_top_interrupt_summary_mask",
        0,
        1
      ],
      [
        "arc0_counters_interrupt_summary_mask",
        1,
        1
      ],
      [
        "arc0_dram_control_interrupt_summary_mask",
        2,
        1
      ],
      [
        "arc0_egr_interrupt_summary_mask",
        3,
        1
      ],
      [
        "arc0_fdll_interrupt_summary_mask",
        4,
        1
      ],
      [
        "arc0_fllb_interrupt_summary_mask",
        5,
        1
      ],
      [
        "arc0_ics_interrupt_summary_mask",
        6,
        1
      ],
      [
        "arc0_idb_interrupt_summary_mask",
        7,
        3
      ],
      [
        "arc0_ifg_interrupt_summary_mask",
        10,
        12
      ],
      [
        "arc0_nw_reorder_interrupt_summary_mask",
        22,
        1
      ],
      [
        "arc0_pp_reorder_interrupt_summary_mask",
        23,
        1
      ],
      [
        "arc0_pdoq_interrupt_summary_mask",
        24,
        1
      ],
      [
        "arc0_pdvoq_interrupt_summary_mask",
        25,
        1
      ],
      [
        "arc0_reassembly_interrupt_summary_mask",
        26,
        1
      ],
      [
        "arc0_rx_cgm_interrupt_summary_mask",
        27,
        1
      ],
      [
        "arc0_rx_meter_interrupt_summary_mask",
        28,
        1
      ],
      [
        "arc0_rx_pdr_interrupt_summary_mask",
        29,
        1
      ],
      [
        "arc0_sch_interrupt_summary_mask",
        30,
        1
      ]
    ]
  },
  "sbif_arc0_blocks_interrupt_summary_reg0_test": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register tests Arc0BlocksInterruptSummaryReg0 interrupt register",
    "fields": [
      [
        "arc0_cdb_top_interrupt_summary_test",
        0,
        1
      ],
      [
        "arc0_counters_interrupt_summary_test",
        1,
        1
      ],
      [
        "arc0_dram_control_interrupt_summary_test",
        2,
        1
      ],
      [
        "arc0_egr_interrupt_summary_test",
        3,
        1
      ],
      [
        "arc0_fdll_interrupt_summary_test",
        4,
        1
      ],
      [
        "arc0_fllb_interrupt_summary_test",
        5,
        1
      ],
      [
        "arc0_ics_interrupt_summary_test",
        6,
        1
      ],
      [
        "arc0_idb_interrupt_summary_test",
        7,
        3
      ],
      [
        "arc0_ifg_interrupt_summary_test",
        10,
        12
      ],
      [
        "arc0_nw_reorder_interrupt_summary_test",
        22,
        1
      ],
      [
        "arc0_pp_reorder_interrupt_summary_test",
        23,
        1
      ],
      [
        "arc0_pdoq_interrupt_summary_test",
        24,
        1
      ],
      [
        "arc0_pdvoq_interrupt_summary_test",
        25,
        1
      ],
      [
        "arc0_reassembly_interrupt_summary_test",
        26,
        1
      ],
      [
        "arc0_rx_cgm_interrupt_summary_test",
        27,
        1
      ],
      [
        "arc0_rx_meter_interrupt_summary_test",
        28,
        1
      ],
      [
        "arc0_rx_pdr_interrupt_summary_test",
        29,
        1
      ],
      [
        "arc0_sch_interrupt_summary_test",
        30,
        1
      ]
    ]
  },
  "sbif_arc0_blocks_interrupt_summary_reg1": {
    "type": "register",
    "block": "sbif",
    "width": 30,
    "desc": "Interrupt Summary Register for all blocks for ARC0 Master Interrupt",
    "fields": [
      [
        "arc0_rxpp_term_interrupt_summary",
        0,
        6
      ],
      [
        "arc0_rxpp_fwd_interrupt_summary",
        6,
        6
      ],
      [
        "arc0_sdb_interrupt_summary",
        12,
        1
      ],
      [
        "arc0_sms_interrupt_summary",
        13,
        1
      ],
      [
        "arc0_ts_mon_interrupt_summary",
        14,
        1
      ],
      [
        "arc0_txpp_interrupt_summary",
        15,
        6
      ],
      [
        "arc0_hbmlo_interrupt_summary",
        21,
        1
      ],
      [
        "arc0_hbmhi_interrupt_summary",
        22,
        1
      ],
      [
        "arc0_mmu_interrupt_summary",
        23,
        1
      ],
      [
        "arc0_csms_interrupt_summary",
        24,
        1
      ],
      [
        "arc0_fte_interrupt_summary",
        25,
        1
      ],
      [
        "arc0_frm_interrupt_summary",
        26,
        1
      ],
      [
        "arc0_pier_interrupt_summary",
        27,
        1
      ],
      [
        "arc0_npu_host_interrupt_summary",
        28,
        1
      ],
      [
        "arc0_mrb_interrupt_summary",
        29,
        1
      ]
    ]
  },
  "sbif_arc0_blocks_interrupt_summary_reg1_mask": {
    "type": "register",
    "block": "sbif",
    "width": 30,
    "desc": "This register masks Arc0BlocksInterruptSummaryReg1 interrupt register",
    "fields": [
      [
        "arc0_rxpp_term_interrupt_summary_mask",
        0,
        6
      ],
      [
        "arc0_rxpp_fwd_interrupt_summary_mask",
        6,
        6
      ],
      [
        "arc0_sdb_interrupt_summary_mask",
        12,
        1
      ],
      [
        "arc0_sms_interrupt_summary_mask",
        13,
        1
      ],
      [
        "arc0_ts_mon_interrupt_summary_mask",
        14,
        1
      ],
      [
        "arc0_txpp_interrupt_summary_mask",
        15,
        6
      ],
      [
        "arc0_hbmlo_interrupt_summary_mask",
        21,
        1
      ],
      [
        "arc0_hbmhi_interrupt_summary_mask",
        22,
        1
      ],
      [
        "arc0_mmu_interrupt_summary_mask",
        23,
        1
      ],
      [
        "arc0_csms_interrupt_summary_mask",
        24,
        1
      ],
      [
        "arc0_fte_interrupt_summary_mask",
        25,
        1
      ],
      [
        "arc0_frm_interrupt_summary_mask",
        26,
        1
      ],
      [
        "arc0_pier_interrupt_summary_mask",
        27,
        1
      ],
      [
        "arc0_npu_host_interrupt_summary_mask",
        28,
        1
      ],
      [
        "arc0_mrb_interrupt_summary_mask",
        29,
        1
      ]
    ]
  },
  "sbif_arc0_blocks_interrupt_summary_reg1_test": {
    "type": "register",
    "block": "sbif",
    "width": 30,
    "desc": "This register tests Arc0BlocksInterruptSummaryReg1 interrupt register",
    "fields": [
      [
        "arc0_rxpp_term_interrupt_summary_test",
        0,
        6
      ],
      [
        "arc0_rxpp_fwd_interrupt_summary_test",
        6,
        6
      ],
      [
        "arc0_sdb_interrupt_summary_test",
        12,
        1
      ],
      [
        "arc0_sms_interrupt_summary_test",
        13,
        1
      ],
      [
        "arc0_ts_mon_interrupt_summary_test",
        14,
        1
      ],
      [
        "arc0_txpp_interrupt_summary_test",
        15,
        6
      ],
      [
        "arc0_hbmlo_interrupt_summary_test",
        21,
        1
      ],
      [
        "arc0_hbmhi_interrupt_summary_test",
        22,
        1
      ],
      [
        "arc0_mmu_interrupt_summary_test",
        23,
        1
      ],
      [
        "arc0_csms_interrupt_summary_test",
        24,
        1
      ],
      [
        "arc0_fte_interrupt_summary_test",
        25,
        1
      ],
      [
        "arc0_frm_interrupt_summary_test",
        26,
        1
      ],
      [
        "arc0_pier_interrupt_summary_test",
        27,
        1
      ],
      [
        "arc0_npu_host_interrupt_summary_test",
        28,
        1
      ],
      [
        "arc0_mrb_interrupt_summary_test",
        29,
        1
      ]
    ]
  },
  "sbif_arc1_blocks_interrupt_summary_reg0": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "Interrupt Summary Register for all blocks for ARC1 Master Interrupt",
    "fields": [
      [
        "arc1_cdb_top_interrupt_summary",
        0,
        1
      ],
      [
        "arc1_counters_interrupt_summary",
        1,
        1
      ],
      [
        "arc1_dram_control_interrupt_summary",
        2,
        1
      ],
      [
        "arc1_egr_interrupt_summary",
        3,
        1
      ],
      [
        "arc1_fdll_interrupt_summary",
        4,
        1
      ],
      [
        "arc1_fllb_interrupt_summary",
        5,
        1
      ],
      [
        "arc1_ics_interrupt_summary",
        6,
        1
      ],
      [
        "arc1_idb_interrupt_summary",
        7,
        3
      ],
      [
        "arc1_ifg_interrupt_summary",
        10,
        12
      ],
      [
        "arc1_nw_reorder_interrupt_summary",
        22,
        1
      ],
      [
        "arc1_pp_reorder_interrupt_summary",
        23,
        1
      ],
      [
        "arc1_pdoq_interrupt_summary",
        24,
        1
      ],
      [
        "arc1_pdvoq_interrupt_summary",
        25,
        1
      ],
      [
        "arc1_reassembly_interrupt_summary",
        26,
        1
      ],
      [
        "arc1_rx_cgm_interrupt_summary",
        27,
        1
      ],
      [
        "arc1_rx_meter_interrupt_summary",
        28,
        1
      ],
      [
        "arc1_rx_pdr_interrupt_summary",
        29,
        1
      ],
      [
        "arc1_sch_interrupt_summary",
        30,
        1
      ]
    ]
  },
  "sbif_arc1_blocks_interrupt_summary_reg0_mask": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register masks Arc1BlocksInterruptSummaryReg0 interrupt register",
    "fields": [
      [
        "arc1_cdb_top_interrupt_summary_mask",
        0,
        1
      ],
      [
        "arc1_counters_interrupt_summary_mask",
        1,
        1
      ],
      [
        "arc1_dram_control_interrupt_summary_mask",
        2,
        1
      ],
      [
        "arc1_egr_interrupt_summary_mask",
        3,
        1
      ],
      [
        "arc1_fdll_interrupt_summary_mask",
        4,
        1
      ],
      [
        "arc1_fllb_interrupt_summary_mask",
        5,
        1
      ],
      [
        "arc1_ics_interrupt_summary_mask",
        6,
        1
      ],
      [
        "arc1_idb_interrupt_summary_mask",
        7,
        3
      ],
      [
        "arc1_ifg_interrupt_summary_mask",
        10,
        12
      ],
      [
        "arc1_nw_reorder_interrupt_summary_mask",
        22,
        1
      ],
      [
        "arc1_pp_reorder_interrupt_summary_mask",
        23,
        1
      ],
      [
        "arc1_pdoq_interrupt_summary_mask",
        24,
        1
      ],
      [
        "arc1_pdvoq_interrupt_summary_mask",
        25,
        1
      ],
      [
        "arc1_reassembly_interrupt_summary_mask",
        26,
        1
      ],
      [
        "arc1_rx_cgm_interrupt_summary_mask",
        27,
        1
      ],
      [
        "arc1_rx_meter_interrupt_summary_mask",
        28,
        1
      ],
      [
        "arc1_rx_pdr_interrupt_summary_mask",
        29,
        1
      ],
      [
        "arc1_sch_interrupt_summary_mask",
        30,
        1
      ]
    ]
  },
  "sbif_arc1_blocks_interrupt_summary_reg0_test": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register tests Arc1BlocksInterruptSummaryReg0 interrupt register",
    "fields": [
      [
        "arc1_cdb_top_interrupt_summary_test",
        0,
        1
      ],
      [
        "arc1_counters_interrupt_summary_test",
        1,
        1
      ],
      [
        "arc1_dram_control_interrupt_summary_test",
        2,
        1
      ],
      [
        "arc1_egr_interrupt_summary_test",
        3,
        1
      ],
      [
        "arc1_fdll_interrupt_summary_test",
        4,
        1
      ],
      [
        "arc1_fllb_interrupt_summary_test",
        5,
        1
      ],
      [
        "arc1_ics_interrupt_summary_test",
        6,
        1
      ],
      [
        "arc1_idb_interrupt_summary_test",
        7,
        3
      ],
      [
        "arc1_ifg_interrupt_summary_test",
        10,
        12
      ],
      [
        "arc1_nw_reorder_interrupt_summary_test",
        22,
        1
      ],
      [
        "arc1_pp_reorder_interrupt_summary_test",
        23,
        1
      ],
      [
        "arc1_pdoq_interrupt_summary_test",
        24,
        1
      ],
      [
        "arc1_pdvoq_interrupt_summary_test",
        25,
        1
      ],
      [
        "arc1_reassembly_interrupt_summary_test",
        26,
        1
      ],
      [
        "arc1_rx_cgm_interrupt_summary_test",
        27,
        1
      ],
      [
        "arc1_rx_meter_interrupt_summary_test",
        28,
        1
      ],
      [
        "arc1_rx_pdr_interrupt_summary_test",
        29,
        1
      ],
      [
        "arc1_sch_interrupt_summary_test",
        30,
        1
      ]
    ]
  },
  "sbif_arc1_blocks_interrupt_summary_reg1": {
    "type": "register",
    "block": "sbif",
    "width": 30,
    "desc": "Interrupt Summary Register for all blocks for ARC1 Master Interrupt",
    "fields": [
      [
        "arc1_rxpp_term_interrupt_summary",
        0,
        6
      ],
      [
        "arc1_rxpp_fwd_interrupt_summary",
        6,
        6
      ],
      [
        "arc1_sdb_interrupt_summary",
        12,
        1
      ],
      [
        "arc1_sms_interrupt_summary",
        13,
        1
      ],
      [
        "arc1_ts_mon_interrupt_summary",
        14,
        1
      ],
      [
        "arc1_txpp_interrupt_summary",
        15,
        6
      ],
      [
        "arc1_hbmlo_interrupt_summary",
        21,
        1
      ],
      [
        "arc1_hbmhi_interrupt_summary",
        22,
        1
      ],
      [
        "arc1_mmu_interrupt_summary",
        23,
        1
      ],
      [
        "arc1_csms_interrupt_summary",
        24,
        1
      ],
      [
        "arc1_fte_interrupt_summary",
        25,
        1
      ],
      [
        "arc1_frm_interrupt_summary",
        26,
        1
      ],
      [
        "arc1_pier_interrupt_summary",
        27,
        1
      ],
      [
        "arc1_npu_host_interrupt_summary",
        28,
        1
      ],
      [
        "arc1_mrb_interrupt_summary",
        29,
        1
      ]
    ]
  },
  "sbif_arc1_blocks_interrupt_summary_reg1_mask": {
    "type": "register",
    "block": "sbif",
    "width": 30,
    "desc": "This register masks Arc1BlocksInterruptSummaryReg1 interrupt register",
    "fields": [
      [
        "arc1_rxpp_term_interrupt_summary_mask",
        0,
        6
      ],
      [
        "arc1_rxpp_fwd_interrupt_summary_mask",
        6,
        6
      ],
      [
        "arc1_sdb_interrupt_summary_mask",
        12,
        1
      ],
      [
        "arc1_sms_interrupt_summary_mask",
        13,
        1
      ],
      [
        "arc1_ts_mon_interrupt_summary_mask",
        14,
        1
      ],
      [
        "arc1_txpp_interrupt_summary_mask",
        15,
        6
      ],
      [
        "arc1_hbmlo_interrupt_summary_mask",
        21,
        1
      ],
      [
        "arc1_hbmhi_interrupt_summary_mask",
        22,
        1
      ],
      [
        "arc1_mmu_interrupt_summary_mask",
        23,
        1
      ],
      [
        "arc1_csms_interrupt_summary_mask",
        24,
        1
      ],
      [
        "arc1_fte_interrupt_summary_mask",
        25,
        1
      ],
      [
        "arc1_frm_interrupt_summary_mask",
        26,
        1
      ],
      [
        "arc1_pier_interrupt_summary_mask",
        27,
        1
      ],
      [
        "arc1_npu_host_interrupt_summary_mask",
        28,
        1
      ],
      [
        "arc1_mrb_interrupt_summary_mask",
        29,
        1
      ]
    ]
  },
  "sbif_arc1_blocks_interrupt_summary_reg1_test": {
    "type": "register",
    "block": "sbif",
    "width": 30,
    "desc": "This register tests Arc1BlocksInterruptSummaryReg1 interrupt register",
    "fields": [
      [
        "arc1_rxpp_term_interrupt_summary_test",
        0,
        6
      ],
      [
        "arc1_rxpp_fwd_interrupt_summary_test",
        6,
        6
      ],
      [
        "arc1_sdb_interrupt_summary_test",
        12,
        1
      ],
      [
        "arc1_sms_interrupt_summary_test",
        13,
        1
      ],
      [
        "arc1_ts_mon_interrupt_summary_test",
        14,
        1
      ],
      [
        "arc1_txpp_interrupt_summary_test",
        15,
        6
      ],
      [
        "arc1_hbmlo_interrupt_summary_test",
        21,
        1
      ],
      [
        "arc1_hbmhi_interrupt_summary_test",
        22,
        1
      ],
      [
        "arc1_mmu_interrupt_summary_test",
        23,
        1
      ],
      [
        "arc1_csms_interrupt_summary_test",
        24,
        1
      ],
      [
        "arc1_fte_interrupt_summary_test",
        25,
        1
      ],
      [
        "arc1_frm_interrupt_summary_test",
        26,
        1
      ],
      [
        "arc1_pier_interrupt_summary_test",
        27,
        1
      ],
      [
        "arc1_npu_host_interrupt_summary_test",
        28,
        1
      ],
      [
        "arc1_mrb_interrupt_summary_test",
        29,
        1
      ]
    ]
  },
  "sbif_arc2_blocks_interrupt_summary_reg0": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "Interrupt Summary Register for all blocks for ARC2 Master Interrupt",
    "fields": [
      [
        "arc2_cdb_top_interrupt_summary",
        0,
        1
      ],
      [
        "arc2_counters_interrupt_summary",
        1,
        1
      ],
      [
        "arc2_dram_control_interrupt_summary",
        2,
        1
      ],
      [
        "arc2_egr_interrupt_summary",
        3,
        1
      ],
      [
        "arc2_fdll_interrupt_summary",
        4,
        1
      ],
      [
        "arc2_fllb_interrupt_summary",
        5,
        1
      ],
      [
        "arc2_ics_interrupt_summary",
        6,
        1
      ],
      [
        "arc2_idb_interrupt_summary",
        7,
        3
      ],
      [
        "arc2_ifg_interrupt_summary",
        10,
        12
      ],
      [
        "arc2_nw_reorder_interrupt_summary",
        22,
        1
      ],
      [
        "arc2_pp_reorder_interrupt_summary",
        23,
        1
      ],
      [
        "arc2_pdoq_interrupt_summary",
        24,
        1
      ],
      [
        "arc2_pdvoq_interrupt_summary",
        25,
        1
      ],
      [
        "arc2_reassembly_interrupt_summary",
        26,
        1
      ],
      [
        "arc2_rx_cgm_interrupt_summary",
        27,
        1
      ],
      [
        "arc2_rx_meter_interrupt_summary",
        28,
        1
      ],
      [
        "arc2_rx_pdr_interrupt_summary",
        29,
        1
      ],
      [
        "arc2_sch_interrupt_summary",
        30,
        1
      ]
    ]
  },
  "sbif_arc2_blocks_interrupt_summary_reg0_mask": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register masks Arc2BlocksInterruptSummaryReg0 interrupt register",
    "fields": [
      [
        "arc2_cdb_top_interrupt_summary_mask",
        0,
        1
      ],
      [
        "arc2_counters_interrupt_summary_mask",
        1,
        1
      ],
      [
        "arc2_dram_control_interrupt_summary_mask",
        2,
        1
      ],
      [
        "arc2_egr_interrupt_summary_mask",
        3,
        1
      ],
      [
        "arc2_fdll_interrupt_summary_mask",
        4,
        1
      ],
      [
        "arc2_fllb_interrupt_summary_mask",
        5,
        1
      ],
      [
        "arc2_ics_interrupt_summary_mask",
        6,
        1
      ],
      [
        "arc2_idb_interrupt_summary_mask",
        7,
        3
      ],
      [
        "arc2_ifg_interrupt_summary_mask",
        10,
        12
      ],
      [
        "arc2_nw_reorder_interrupt_summary_mask",
        22,
        1
      ],
      [
        "arc2_pp_reorder_interrupt_summary_mask",
        23,
        1
      ],
      [
        "arc2_pdoq_interrupt_summary_mask",
        24,
        1
      ],
      [
        "arc2_pdvoq_interrupt_summary_mask",
        25,
        1
      ],
      [
        "arc2_reassembly_interrupt_summary_mask",
        26,
        1
      ],
      [
        "arc2_rx_cgm_interrupt_summary_mask",
        27,
        1
      ],
      [
        "arc2_rx_meter_interrupt_summary_mask",
        28,
        1
      ],
      [
        "arc2_rx_pdr_interrupt_summary_mask",
        29,
        1
      ],
      [
        "arc2_sch_interrupt_summary_mask",
        30,
        1
      ]
    ]
  },
  "sbif_arc2_blocks_interrupt_summary_reg0_test": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register tests Arc2BlocksInterruptSummaryReg0 interrupt register",
    "fields": [
      [
        "arc2_cdb_top_interrupt_summary_test",
        0,
        1
      ],
      [
        "arc2_counters_interrupt_summary_test",
        1,
        1
      ],
      [
        "arc2_dram_control_interrupt_summary_test",
        2,
        1
      ],
      [
        "arc2_egr_interrupt_summary_test",
        3,
        1
      ],
      [
        "arc2_fdll_interrupt_summary_test",
        4,
        1
      ],
      [
        "arc2_fllb_interrupt_summary_test",
        5,
        1
      ],
      [
        "arc2_ics_interrupt_summary_test",
        6,
        1
      ],
      [
        "arc2_idb_interrupt_summary_test",
        7,
        3
      ],
      [
        "arc2_ifg_interrupt_summary_test",
        10,
        12
      ],
      [
        "arc2_nw_reorder_interrupt_summary_test",
        22,
        1
      ],
      [
        "arc2_pp_reorder_interrupt_summary_test",
        23,
        1
      ],
      [
        "arc2_pdoq_interrupt_summary_test",
        24,
        1
      ],
      [
        "arc2_pdvoq_interrupt_summary_test",
        25,
        1
      ],
      [
        "arc2_reassembly_interrupt_summary_test",
        26,
        1
      ],
      [
        "arc2_rx_cgm_interrupt_summary_test",
        27,
        1
      ],
      [
        "arc2_rx_meter_interrupt_summary_test",
        28,
        1
      ],
      [
        "arc2_rx_pdr_interrupt_summary_test",
        29,
        1
      ],
      [
        "arc2_sch_interrupt_summary_test",
        30,
        1
      ]
    ]
  },
  "sbif_arc2_blocks_interrupt_summary_reg1": {
    "type": "register",
    "block": "sbif",
    "width": 30,
    "desc": "Interrupt Summary Register for all blocks for ARC2 Master Interrupt",
    "fields": [
      [
        "arc2_rxpp_term_interrupt_summary",
        0,
        6
      ],
      [
        "arc2_rxpp_fwd_interrupt_summary",
        6,
        6
      ],
      [
        "arc2_sdb_interrupt_summary",
        12,
        1
      ],
      [
        "arc2_sms_interrupt_summary",
        13,
        1
      ],
      [
        "arc2_ts_mon_interrupt_summary",
        14,
        1
      ],
      [
        "arc2_txpp_interrupt_summary",
        15,
        6
      ],
      [
        "arc2_hbmlo_interrupt_summary",
        21,
        1
      ],
      [
        "arc2_hbmhi_interrupt_summary",
        22,
        1
      ],
      [
        "arc2_mmu_interrupt_summary",
        23,
        1
      ],
      [
        "arc2_csms_interrupt_summary",
        24,
        1
      ],
      [
        "arc2_fte_interrupt_summary",
        25,
        1
      ],
      [
        "arc2_frm_interrupt_summary",
        26,
        1
      ],
      [
        "arc2_pier_interrupt_summary",
        27,
        1
      ],
      [
        "arc2_npu_host_interrupt_summary",
        28,
        1
      ],
      [
        "arc2_mrb_interrupt_summary",
        29,
        1
      ]
    ]
  },
  "sbif_arc2_blocks_interrupt_summary_reg1_mask": {
    "type": "register",
    "block": "sbif",
    "width": 30,
    "desc": "This register masks Arc2BlocksInterruptSummaryReg1 interrupt register",
    "fields": [
      [
        "arc2_rxpp_term_interrupt_summary_mask",
        0,
        6
      ],
      [
        "arc2_rxpp_fwd_interrupt_summary_mask",
        6,
        6
      ],
      [
        "arc2_sdb_interrupt_summary_mask",
        12,
        1
      ],
      [
        "arc2_sms_interrupt_summary_mask",
        13,
        1
      ],
      [
        "arc2_ts_mon_interrupt_summary_mask",
        14,
        1
      ],
      [
        "arc2_txpp_interrupt_summary_mask",
        15,
        6
      ],
      [
        "arc2_hbmlo_interrupt_summary_mask",
        21,
        1
      ],
      [
        "arc2_hbmhi_interrupt_summary_mask",
        22,
        1
      ],
      [
        "arc2_mmu_interrupt_summary_mask",
        23,
        1
      ],
      [
        "arc2_csms_interrupt_summary_mask",
        24,
        1
      ],
      [
        "arc2_fte_interrupt_summary_mask",
        25,
        1
      ],
      [
        "arc2_frm_interrupt_summary_mask",
        26,
        1
      ],
      [
        "arc2_pier_interrupt_summary_mask",
        27,
        1
      ],
      [
        "arc2_npu_host_interrupt_summary_mask",
        28,
        1
      ],
      [
        "arc2_mrb_interrupt_summary_mask",
        29,
        1
      ]
    ]
  },
  "sbif_arc2_blocks_interrupt_summary_reg1_test": {
    "type": "register",
    "block": "sbif",
    "width": 30,
    "desc": "This register tests Arc2BlocksInterruptSummaryReg1 interrupt register",
    "fields": [
      [
        "arc2_rxpp_term_interrupt_summary_test",
        0,
        6
      ],
      [
        "arc2_rxpp_fwd_interrupt_summary_test",
        6,
        6
      ],
      [
        "arc2_sdb_interrupt_summary_test",
        12,
        1
      ],
      [
        "arc2_sms_interrupt_summary_test",
        13,
        1
      ],
      [
        "arc2_ts_mon_interrupt_summary_test",
        14,
        1
      ],
      [
        "arc2_txpp_interrupt_summary_test",
        15,
        6
      ],
      [
        "arc2_hbmlo_interrupt_summary_test",
        21,
        1
      ],
      [
        "arc2_hbmhi_interrupt_summary_test",
        22,
        1
      ],
      [
        "arc2_mmu_interrupt_summary_test",
        23,
        1
      ],
      [
        "arc2_csms_interrupt_summary_test",
        24,
        1
      ],
      [
        "arc2_fte_interrupt_summary_test",
        25,
        1
      ],
      [
        "arc2_frm_interrupt_summary_test",
        26,
        1
      ],
      [
        "arc2_pier_interrupt_summary_test",
        27,
        1
      ],
      [
        "arc2_npu_host_interrupt_summary_test",
        28,
        1
      ],
      [
        "arc2_mrb_interrupt_summary_test",
        29,
        1
      ]
    ]
  },
  "sbif_arc3_blocks_interrupt_summary_reg0": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "Interrupt Summary Register for all blocks for ARC3 Master Interrupt",
    "fields": [
      [
        "arc3_cdb_top_interrupt_summary",
        0,
        1
      ],
      [
        "arc3_counters_interrupt_summary",
        1,
        1
      ],
      [
        "arc3_dram_control_interrupt_summary",
        2,
        1
      ],
      [
        "arc3_egr_interrupt_summary",
        3,
        1
      ],
      [
        "arc3_fdll_interrupt_summary",
        4,
        1
      ],
      [
        "arc3_fllb_interrupt_summary",
        5,
        1
      ],
      [
        "arc3_ics_interrupt_summary",
        6,
        1
      ],
      [
        "arc3_idb_interrupt_summary",
        7,
        3
      ],
      [
        "arc3_ifg_interrupt_summary",
        10,
        12
      ],
      [
        "arc3_nw_reorder_interrupt_summary",
        22,
        1
      ],
      [
        "arc3_pp_reorder_interrupt_summary",
        23,
        1
      ],
      [
        "arc3_pdoq_interrupt_summary",
        24,
        1
      ],
      [
        "arc3_pdvoq_interrupt_summary",
        25,
        1
      ],
      [
        "arc3_reassembly_interrupt_summary",
        26,
        1
      ],
      [
        "arc3_rx_cgm_interrupt_summary",
        27,
        1
      ],
      [
        "arc3_rx_meter_interrupt_summary",
        28,
        1
      ],
      [
        "arc3_rx_pdr_interrupt_summary",
        29,
        1
      ],
      [
        "arc3_sch_interrupt_summary",
        30,
        1
      ]
    ]
  },
  "sbif_arc3_blocks_interrupt_summary_reg0_mask": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register masks Arc3BlocksInterruptSummaryReg0 interrupt register",
    "fields": [
      [
        "arc3_cdb_top_interrupt_summary_mask",
        0,
        1
      ],
      [
        "arc3_counters_interrupt_summary_mask",
        1,
        1
      ],
      [
        "arc3_dram_control_interrupt_summary_mask",
        2,
        1
      ],
      [
        "arc3_egr_interrupt_summary_mask",
        3,
        1
      ],
      [
        "arc3_fdll_interrupt_summary_mask",
        4,
        1
      ],
      [
        "arc3_fllb_interrupt_summary_mask",
        5,
        1
      ],
      [
        "arc3_ics_interrupt_summary_mask",
        6,
        1
      ],
      [
        "arc3_idb_interrupt_summary_mask",
        7,
        3
      ],
      [
        "arc3_ifg_interrupt_summary_mask",
        10,
        12
      ],
      [
        "arc3_nw_reorder_interrupt_summary_mask",
        22,
        1
      ],
      [
        "arc3_pp_reorder_interrupt_summary_mask",
        23,
        1
      ],
      [
        "arc3_pdoq_interrupt_summary_mask",
        24,
        1
      ],
      [
        "arc3_pdvoq_interrupt_summary_mask",
        25,
        1
      ],
      [
        "arc3_reassembly_interrupt_summary_mask",
        26,
        1
      ],
      [
        "arc3_rx_cgm_interrupt_summary_mask",
        27,
        1
      ],
      [
        "arc3_rx_meter_interrupt_summary_mask",
        28,
        1
      ],
      [
        "arc3_rx_pdr_interrupt_summary_mask",
        29,
        1
      ],
      [
        "arc3_sch_interrupt_summary_mask",
        30,
        1
      ]
    ]
  },
  "sbif_arc3_blocks_interrupt_summary_reg0_test": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "This register tests Arc3BlocksInterruptSummaryReg0 interrupt register",
    "fields": [
      [
        "arc3_cdb_top_interrupt_summary_test",
        0,
        1
      ],
      [
        "arc3_counters_interrupt_summary_test",
        1,
        1
      ],
      [
        "arc3_dram_control_interrupt_summary_test",
        2,
        1
      ],
      [
        "arc3_egr_interrupt_summary_test",
        3,
        1
      ],
      [
        "arc3_fdll_interrupt_summary_test",
        4,
        1
      ],
      [
        "arc3_fllb_interrupt_summary_test",
        5,
        1
      ],
      [
        "arc3_ics_interrupt_summary_test",
        6,
        1
      ],
      [
        "arc3_idb_interrupt_summary_test",
        7,
        3
      ],
      [
        "arc3_ifg_interrupt_summary_test",
        10,
        12
      ],
      [
        "arc3_nw_reorder_interrupt_summary_test",
        22,
        1
      ],
      [
        "arc3_pp_reorder_interrupt_summary_test",
        23,
        1
      ],
      [
        "arc3_pdoq_interrupt_summary_test",
        24,
        1
      ],
      [
        "arc3_pdvoq_interrupt_summary_test",
        25,
        1
      ],
      [
        "arc3_reassembly_interrupt_summary_test",
        26,
        1
      ],
      [
        "arc3_rx_cgm_interrupt_summary_test",
        27,
        1
      ],
      [
        "arc3_rx_meter_interrupt_summary_test",
        28,
        1
      ],
      [
        "arc3_rx_pdr_interrupt_summary_test",
        29,
        1
      ],
      [
        "arc3_sch_interrupt_summary_test",
        30,
        1
      ]
    ]
  },
  "sbif_arc3_blocks_interrupt_summary_reg1": {
    "type": "register",
    "block": "sbif",
    "width": 30,
    "desc": "Interrupt Summary Register for all blocks for ARC3 Master Interrupt",
    "fields": [
      [
        "arc3_rxpp_term_interrupt_summary",
        0,
        6
      ],
      [
        "arc3_rxpp_fwd_interrupt_summary",
        6,
        6
      ],
      [
        "arc3_sdb_interrupt_summary",
        12,
        1
      ],
      [
        "arc3_sms_interrupt_summary",
        13,
        1
      ],
      [
        "arc3_ts_mon_interrupt_summary",
        14,
        1
      ],
      [
        "arc3_txpp_interrupt_summary",
        15,
        6
      ],
      [
        "arc3_hbmlo_interrupt_summary",
        21,
        1
      ],
      [
        "arc3_hbmhi_interrupt_summary",
        22,
        1
      ],
      [
        "arc3_mmu_interrupt_summary",
        23,
        1
      ],
      [
        "arc3_csms_interrupt_summary",
        24,
        1
      ],
      [
        "arc3_fte_interrupt_summary",
        25,
        1
      ],
      [
        "arc3_frm_interrupt_summary",
        26,
        1
      ],
      [
        "arc3_pier_interrupt_summary",
        27,
        1
      ],
      [
        "arc3_npu_host_interrupt_summary",
        28,
        1
      ],
      [
        "arc3_mrb_interrupt_summary",
        29,
        1
      ]
    ]
  },
  "sbif_arc3_blocks_interrupt_summary_reg1_mask": {
    "type": "register",
    "block": "sbif",
    "width": 30,
    "desc": "This register masks Arc3BlocksInterruptSummaryReg1 interrupt register",
    "fields": [
      [
        "arc3_rxpp_term_interrupt_summary_mask",
        0,
        6
      ],
      [
        "arc3_rxpp_fwd_interrupt_summary_mask",
        6,
        6
      ],
      [
        "arc3_sdb_interrupt_summary_mask",
        12,
        1
      ],
      [
        "arc3_sms_interrupt_summary_mask",
        13,
        1
      ],
      [
        "arc3_ts_mon_interrupt_summary_mask",
        14,
        1
      ],
      [
        "arc3_txpp_interrupt_summary_mask",
        15,
        6
      ],
      [
        "arc3_hbmlo_interrupt_summary_mask",
        21,
        1
      ],
      [
        "arc3_hbmhi_interrupt_summary_mask",
        22,
        1
      ],
      [
        "arc3_mmu_interrupt_summary_mask",
        23,
        1
      ],
      [
        "arc3_csms_interrupt_summary_mask",
        24,
        1
      ],
      [
        "arc3_fte_interrupt_summary_mask",
        25,
        1
      ],
      [
        "arc3_frm_interrupt_summary_mask",
        26,
        1
      ],
      [
        "arc3_pier_interrupt_summary_mask",
        27,
        1
      ],
      [
        "arc3_npu_host_interrupt_summary_mask",
        28,
        1
      ],
      [
        "arc3_mrb_interrupt_summary_mask",
        29,
        1
      ]
    ]
  },
  "sbif_arc3_blocks_interrupt_summary_reg1_test": {
    "type": "register",
    "block": "sbif",
    "width": 30,
    "desc": "This register tests Arc3BlocksInterruptSummaryReg1 interrupt register",
    "fields": [
      [
        "arc3_rxpp_term_interrupt_summary_test",
        0,
        6
      ],
      [
        "arc3_rxpp_fwd_interrupt_summary_test",
        6,
        6
      ],
      [
        "arc3_sdb_interrupt_summary_test",
        12,
        1
      ],
      [
        "arc3_sms_interrupt_summary_test",
        13,
        1
      ],
      [
        "arc3_ts_mon_interrupt_summary_test",
        14,
        1
      ],
      [
        "arc3_txpp_interrupt_summary_test",
        15,
        6
      ],
      [
        "arc3_hbmlo_interrupt_summary_test",
        21,
        1
      ],
      [
        "arc3_hbmhi_interrupt_summary_test",
        22,
        1
      ],
      [
        "arc3_mmu_interrupt_summary_test",
        23,
        1
      ],
      [
        "arc3_csms_interrupt_summary_test",
        24,
        1
      ],
      [
        "arc3_fte_interrupt_summary_test",
        25,
        1
      ],
      [
        "arc3_frm_interrupt_summary_test",
        26,
        1
      ],
      [
        "arc3_pier_interrupt_summary_test",
        27,
        1
      ],
      [
        "arc3_npu_host_interrupt_summary_test",
        28,
        1
      ],
      [
        "arc3_mrb_interrupt_summary_test",
        29,
        1
      ]
    ]
  },
  "sbif_reset_reg": {
    "type": "register",
    "block": "sbif",
    "width": 6,
    "desc": "Reset Register",
    "fields": [
      [
        "core_hard_rstn",
        0,
        1
      ],
      [
        "arc_rstn",
        1,
        4
      ],
      [
        "packet_dma_rstn",
        5,
        1
      ]
    ]
  },
  "sbif_scratchpad_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "Scratchpad Register",
    "fields": [
      [
        "scratchpad",
        0,
        32
      ]
    ]
  },
  "sbif_ecc_error_counter_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "ECC Error Counter Register",
    "fields": [
      [
        "ecc_error_counter",
        0,
        32
      ]
    ]
  },
  "sbif_pwrup_cfg_cpu_override_core_pll_reg": {
    "type": "register",
    "block": "sbif",
    "width": 23,
    "desc": "Power Up Configuration CPU Override Core PLL Register",
    "fields": [
      [
        "pwrup_cfg_cpu_core_pll_override",
        0,
        1
      ],
      [
        "pwrup_cfg_cpu_core_pll_ref_cnt",
        1,
        6
      ],
      [
        "pwrup_cfg_cpu_core_pll_prog_fb_div23",
        7,
        1
      ],
      [
        "pwrup_cfg_cpu_core_pll_prog_fbdiv255",
        8,
        8
      ],
      [
        "pwrup_cfg_cpu_core_pll_pll_out_divcnt",
        16,
        6
      ],
      [
        "pwrup_cfg_cpu_core_pll_bypass_en",
        22,
        1
      ]
    ]
  },
  "sbif_pwrup_cfg_cpu_override_css_pll_reg": {
    "type": "register",
    "block": "sbif",
    "width": 23,
    "desc": "Power Up Configuration CPU Override CSS PLL Register",
    "fields": [
      [
        "pwrup_cfg_cpu_css_pll_override",
        0,
        1
      ],
      [
        "pwrup_cfg_cpu_css_pll_ref_cnt",
        1,
        6
      ],
      [
        "pwrup_cfg_cpu_css_pll_prog_fb_div23",
        7,
        1
      ],
      [
        "pwrup_cfg_cpu_css_pll_prog_fbdiv255",
        8,
        8
      ],
      [
        "pwrup_cfg_cpu_css_pll_pll_out_divcnt",
        16,
        6
      ],
      [
        "pwrup_cfg_cpu_css_pll_bypass_en",
        22,
        1
      ]
    ]
  },
  "sbif_pwrup_cfg_cpu_override_hbmlo_pll_reg": {
    "type": "register",
    "block": "sbif",
    "width": 23,
    "desc": "Power Up Configuration CPU Override HBM Low PLL Register",
    "fields": [
      [
        "pwrup_cfg_cpu_hbmlo_pll_override",
        0,
        1
      ],
      [
        "pwrup_cfg_cpu_hbmlo_pll_ref_cnt",
        1,
        6
      ],
      [
        "pwrup_cfg_cpu_hbmlo_pll_prog_fb_div23",
        7,
        1
      ],
      [
        "pwrup_cfg_cpu_hbmlo_pll_prog_fbdiv255",
        8,
        8
      ],
      [
        "pwrup_cfg_cpu_hbmlo_pll_pll_out_divcnt",
        16,
        6
      ],
      [
        "pwrup_cfg_cpu_hbmlo_pll_bypass_en",
        22,
        1
      ]
    ]
  },
  "sbif_pwrup_cfg_cpu_override_hbmhi_pll_reg": {
    "type": "register",
    "block": "sbif",
    "width": 23,
    "desc": "Power Up Configuration CPU Override HBM High PLL Register",
    "fields": [
      [
        "pwrup_cfg_cpu_hbmhi_pll_override",
        0,
        1
      ],
      [
        "pwrup_cfg_cpu_hbmhi_pll_ref_cnt",
        1,
        6
      ],
      [
        "pwrup_cfg_cpu_hbmhi_pll_prog_fb_div23",
        7,
        1
      ],
      [
        "pwrup_cfg_cpu_hbmhi_pll_prog_fbdiv255",
        8,
        8
      ],
      [
        "pwrup_cfg_cpu_hbmhi_pll_pll_out_divcnt",
        16,
        6
      ],
      [
        "pwrup_cfg_cpu_hbmhi_pll_bypass_en",
        22,
        1
      ]
    ]
  },
  "sbif_pwrup_cfg_cpu_override_other_reg": {
    "type": "register",
    "block": "sbif",
    "width": 29,
    "desc": "Power Up Configuration CPU Override Others Register",
    "fields": [
      [
        "pwrup_cfg_cpu_rst_fsm_override",
        0,
        1
      ],
      [
        "pwrup_cfg_cpu_rst_fsm_skip_fuse_read",
        1,
        1
      ],
      [
        "pwrup_cfg_cpu_rst_fsm_skip_pll_lock",
        2,
        1
      ],
      [
        "pwrup_cfg_cpu_rst_fsm_no_hbmlo",
        3,
        1
      ],
      [
        "pwrup_cfg_cpu_rst_fsm_no_hbmhi",
        4,
        1
      ],
      [
        "pwrup_cfg_cpu_rst_fsm_skip_warm_up",
        5,
        1
      ],
      [
        "pwrup_cfg_cpu_rst_fsm_skip_mem_repair",
        6,
        1
      ],
      [
        "pwrup_cfg_cpu_rst_fsm_skip_fw_dl",
        7,
        1
      ],
      [
        "pwrup_cfg_cpu_rst_fsm_skip_spi_read",
        8,
        1
      ],
      [
        "pwrup_cfg_cpu_rst_fsm_keep_pcie_rst",
        9,
        1
      ],
      [
        "pwrup_cfg_cpu_svs_override",
        10,
        1
      ],
      [
        "pwrup_cfg_cpu_svs",
        11,
        2
      ],
      [
        "pwrup_cfg_cpu_i2c_device_id_override",
        13,
        1
      ],
      [
        "pwrup_cfg_cpu_i2c_device_id_msb",
        14,
        4
      ],
      [
        "pwrup_cfg_cpu_i2c_device_id_lsb",
        18,
        3
      ],
      [
        "pwrup_cfg_cpu_dev_id_ext_override",
        21,
        1
      ],
      [
        "pwrup_cfg_cpu_dev_id_ext",
        22,
        5
      ],
      [
        "pwrup_cfg_cpu_pcie_mode_override",
        27,
        1
      ],
      [
        "pwrup_cfg_cpu_pcie_mode",
        28,
        1
      ]
    ]
  },
  "sbif_pwrup_cfg_cpu_override_warmup_reg": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "Power Up Configuration CPU Override Warmup Register",
    "fields": [
      [
        "pwrup_cfg_cpu_warm_up_cnt_override",
        0,
        1
      ],
      [
        "pwrup_cfg_cpu_warm_up_cnt_val",
        1,
        30
      ]
    ]
  },
  "sbif_sbif_global_config_reg": {
    "type": "register",
    "block": "sbif",
    "width": 28,
    "desc": "System Bus Interface Global Configuration Register",
    "fields": [
      [
        "burst_write_mode",
        0,
        1
      ],
      [
        "cif_chain_resp_timeout",
        1,
        16
      ],
      [
        "cif_trans_retry_count",
        17,
        3
      ],
      [
        "cif_trans_gap_counter",
        20,
        8
      ]
    ]
  },
  "sbif_acc_eng_priority_reg": {
    "type": "register",
    "block": "sbif",
    "width": 16,
    "desc": "System Bus Interface Global Configuration Register",
    "fields": [
      [
        "acc_eng0_priority",
        0,
        2
      ],
      [
        "acc_eng1_priority",
        2,
        2
      ],
      [
        "acc_eng2_priority",
        4,
        2
      ],
      [
        "acc_eng3_priority",
        6,
        2
      ],
      [
        "acc_eng4_priority",
        8,
        2
      ],
      [
        "acc_eng5_priority",
        10,
        2
      ],
      [
        "acc_eng6_priority",
        12,
        2
      ],
      [
        "acc_eng7_priority",
        14,
        2
      ]
    ]
  },
  "sbif_command_mem_fifo_override_reg": {
    "type": "register",
    "block": "sbif",
    "width": 8,
    "desc": "Command Memory FIFO Override Configuration Register",
    "fields": [
      [
        "command_mem0_fifo_override",
        0,
        1
      ],
      [
        "command_mem1_fifo_override",
        1,
        1
      ],
      [
        "command_mem2_fifo_override",
        2,
        1
      ],
      [
        "command_mem3_fifo_override",
        3,
        1
      ],
      [
        "command_mem4_fifo_override",
        4,
        1
      ],
      [
        "command_mem5_fifo_override",
        5,
        1
      ],
      [
        "command_mem6_fifo_override",
        6,
        1
      ],
      [
        "command_mem7_fifo_override",
        7,
        1
      ]
    ]
  },
  "sbif_acc_eng_reset_reg": {
    "type": "register",
    "block": "sbif",
    "width": 8,
    "desc": "Access Engines Reset Register",
    "fields": [
      [
        "acc_eng0_reset",
        0,
        1
      ],
      [
        "acc_eng1_reset",
        1,
        1
      ],
      [
        "acc_eng2_reset",
        2,
        1
      ],
      [
        "acc_eng3_reset",
        3,
        1
      ],
      [
        "acc_eng4_reset",
        4,
        1
      ],
      [
        "acc_eng5_reset",
        5,
        1
      ],
      [
        "acc_eng6_reset",
        6,
        1
      ],
      [
        "acc_eng7_reset",
        7,
        1
      ]
    ]
  },
  "sbif_acc_eng_go_reg": {
    "type": "register",
    "block": "sbif",
    "width": 2,
    "desc": "Access Engine Go Register",
    "fields": [
      [
        "acc_eng_go",
        0,
        2
      ]
    ]
  },
  "sbif_acc_eng_cmd_ptr_reg": {
    "type": "register",
    "block": "sbif",
    "width": 20,
    "desc": "Access Engine [n] Command Fifo Pointers",
    "fields": [
      [
        "acc_eng_cmd_wr_ptr",
        0,
        10
      ],
      [
        "acc_eng_cmd_rd_ptr",
        10,
        10
      ]
    ]
  },
  "sbif_acc_eng_status_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "Access Engine [n] Status",
    "fields": [
      [
        "acc_eng_active",
        0,
        1
      ],
      [
        "acc_eng_state",
        1,
        6
      ],
      [
        "acc_eng_curr_count",
        7,
        10
      ],
      [
        "acc_eng_error",
        17,
        1
      ],
      [
        "acc_eng_error_blk_id",
        18,
        12
      ],
      [
        "acc_eng_error_inv_cmd",
        30,
        1
      ],
      [
        "acc_eng_error_ahb_rsp",
        31,
        1
      ]
    ]
  },
  "sbif_acc_eng_error_addr_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "Access Engine [n] Error Address Register",
    "fields": [
      [
        "acc_eng_error_addr",
        0,
        32
      ]
    ]
  },
  "sbif_acc_eng_semaphore_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "Access Engine [n] Semaphore Register",
    "fields": [
      [
        "acc_eng_semaphore",
        0,
        32
      ]
    ]
  },
  "sbif_arc_run_halt_reg": {
    "type": "register",
    "block": "sbif",
    "width": 2,
    "desc": "ARC Run and Halt Register",
    "fields": [
      [
        "arc_run",
        0,
        1
      ],
      [
        "arc_halt",
        1,
        1
      ]
    ]
  },
  "sbif_arc_status_reg": {
    "type": "register",
    "block": "sbif",
    "width": 5,
    "desc": "ARC Status Register",
    "fields": [
      [
        "arc_halt_status",
        0,
        1
      ],
      [
        "arc_sleep_status",
        1,
        1
      ],
      [
        "arc_sleep_mode_status",
        2,
        3
      ]
    ]
  },
  "sbif_sbm_req_reg": {
    "type": "register",
    "block": "sbif",
    "width": 24,
    "desc": "SBUS Master Request Register",
    "fields": [
      [
        "sbm_req_rx_addr",
        0,
        8
      ],
      [
        "sbm_req_data_addr",
        8,
        8
      ],
      [
        "sbm_req_cmd",
        16,
        8
      ]
    ]
  },
  "sbif_sbm_req_data_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "SBUS Master Request Data Register",
    "fields": [
      [
        "sbm_req_data",
        0,
        32
      ]
    ]
  },
  "sbif_sbm_req_execute_reg": {
    "type": "register",
    "block": "sbif",
    "width": 1,
    "desc": "SBUS Master Request Execute Register",
    "fields": [
      [
        "sbm_req_execute",
        0,
        1
      ]
    ]
  },
  "sbif_sbm_rsp_result_reg": {
    "type": "register",
    "block": "sbif",
    "width": 4,
    "desc": "SBUS Master Response Result Code Register",
    "fields": [
      [
        "sbm_rsp_result_valid",
        0,
        1
      ],
      [
        "sbm_rsp_result_code",
        1,
        3
      ]
    ]
  },
  "sbif_sbm_rsp_data_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "SBUS Master Response Data Register",
    "fields": [
      [
        "sbm_rsp_data",
        0,
        32
      ]
    ]
  },
  "sbif_misc_output_reg": {
    "type": "register",
    "block": "sbif",
    "width": 8,
    "desc": "Misc Output Register",
    "fields": [
      [
        "misc_output_register",
        0,
        8
      ]
    ]
  },
  "sbif_misc_input_reg": {
    "type": "register",
    "block": "sbif",
    "width": 8,
    "desc": "Misc Input Register",
    "fields": [
      [
        "misc_input_register",
        0,
        8
      ]
    ]
  },
  "sbif_device_time_status_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "Device Time Register",
    "fields": [
      [
        "device_time_status",
        0,
        32
      ]
    ]
  },
  "sbif_device_time_cfg_reg": {
    "type": "register",
    "block": "sbif",
    "width": 12,
    "desc": "Device Time Configuration Register",
    "fields": [
      [
        "device_time_sample_offset",
        0,
        8
      ],
      [
        "device_time_increment",
        8,
        4
      ]
    ]
  },
  "sbif_pcie_cfg_reset_reg": {
    "type": "register",
    "block": "sbif",
    "width": 3,
    "desc": "Pcie Configuraion Reset Register",
    "fields": [
      [
        "pcie_cfg_rstn_override_en",
        0,
        1
      ],
      [
        "pcie_cfg_rstn",
        1,
        1
      ],
      [
        "pcie_cfg_wait_link_training",
        2,
        1
      ]
    ]
  },
  "sbif_i2c_cfg_reg": {
    "type": "register",
    "block": "sbif",
    "width": 16,
    "desc": "I2C Configuraion Register",
    "fields": [
      [
        "i2c_sample_data_ph_thr",
        0,
        10
      ],
      [
        "i2c_lpf_cnt_th_cfg",
        10,
        6
      ]
    ]
  },
  "sbif_mbist_configuration": {
    "type": "register",
    "block": "sbif",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "sbif_sbif_mbist_status_fail": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "SBIF MBIST Status Fail Register",
    "fields": [
      [
        "sbif_bist_done_fail_out",
        0,
        32
      ]
    ]
  },
  "sbif_sbif_mbist_status_pass": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "SBIF MBIST Status Pass Register",
    "fields": [
      [
        "sbif_bist_done_pass_out",
        0,
        32
      ]
    ]
  },
  "sbif_sync_mbist_status_fail": {
    "type": "register",
    "block": "sbif",
    "width": 16,
    "desc": "Sync MBIST Status Fail Register",
    "fields": [
      [
        "sync_bist_done_fail_out",
        0,
        16
      ]
    ]
  },
  "sbif_sync_mbist_status_pass": {
    "type": "register",
    "block": "sbif",
    "width": 16,
    "desc": "Sync MBIST Status Pass Register",
    "fields": [
      [
        "sync_bist_done_pass_out",
        0,
        16
      ]
    ]
  },
  "sbif_pcie_mbist_status_fail": {
    "type": "register",
    "block": "sbif",
    "width": 7,
    "desc": "PCIe MBIST Status Fail Register",
    "fields": [
      [
        "pcie_bist_done_fail_out",
        0,
        7
      ]
    ]
  },
  "sbif_pcie_mbist_status_pass": {
    "type": "register",
    "block": "sbif",
    "width": 7,
    "desc": "PCIe MBIST Status Pass Register",
    "fields": [
      [
        "pcie_bist_done_pass_out",
        0,
        7
      ]
    ]
  },
  "sbif_arc_mbist_status_fail": {
    "type": "register",
    "block": "sbif",
    "width": 10,
    "desc": "ARC [n] MBIST Status Fail Register",
    "fields": [
      [
        "arc_bist_done_fail_out",
        0,
        10
      ]
    ]
  },
  "sbif_arc_mbist_status_pass": {
    "type": "register",
    "block": "sbif",
    "width": 10,
    "desc": "ARC [n] MBIST Status Pass Register",
    "fields": [
      [
        "arc_bist_done_pass_out",
        0,
        10
      ]
    ]
  },
  "sbif_sbm_mbist_status_fail": {
    "type": "register",
    "block": "sbif",
    "width": 1,
    "desc": "Sbus Master MBIST Status Fail Register",
    "fields": [
      [
        "sbm_bist_done_fail_out",
        0,
        1
      ]
    ]
  },
  "sbif_sbm_mbist_status_pass": {
    "type": "register",
    "block": "sbif",
    "width": 1,
    "desc": "Sbus Master MBIST Status Pass Register",
    "fields": [
      [
        "sbm_bist_done_pass_out",
        0,
        1
      ]
    ]
  },
  "sbif_css_mem_mbist_status_fail": {
    "type": "register",
    "block": "sbif",
    "width": 18,
    "desc": "CSS Memory MBIST Status Fail Register",
    "fields": [
      [
        "css_mem_even_bist_done_fail_out",
        0,
        9
      ],
      [
        "css_mem_odd_bist_done_fail_out",
        9,
        9
      ]
    ]
  },
  "sbif_css_mem_mbist_status_pass": {
    "type": "register",
    "block": "sbif",
    "width": 18,
    "desc": "CSS Memory MBIST Status Pass Register",
    "fields": [
      [
        "css_mem_even_bist_done_pass_out",
        0,
        9
      ],
      [
        "css_mem_odd_bist_done_pass_out",
        9,
        9
      ]
    ]
  },
  "sbif_tap_fsm_status_reg": {
    "type": "register",
    "block": "sbif",
    "width": 9,
    "desc": "Avago TAP FSM Status Register",
    "fields": [
      [
        "tap_fsm_status",
        0,
        9
      ]
    ]
  },
  "sbif_pll_lock_status_reg": {
    "type": "register",
    "block": "sbif",
    "width": 4,
    "desc": "PLL Lock Status Register",
    "fields": [
      [
        "core_pll_lock_status",
        0,
        1
      ],
      [
        "css_pll_lock_status",
        1,
        1
      ],
      [
        "hbmlo_pll_lock_status",
        2,
        1
      ],
      [
        "hbmhi_pll_lock_status",
        3,
        1
      ]
    ]
  },
  "sbif_tap_control_reg": {
    "type": "register",
    "block": "sbif",
    "width": 2,
    "desc": "Tap Control Register",
    "fields": [
      [
        "tap_jtag_arc_avago_n",
        0,
        1
      ],
      [
        "tap_override_en",
        1,
        1
      ]
    ]
  },
  "sbif_tap_override_cfg_reg": {
    "type": "register",
    "block": "sbif",
    "width": 5,
    "desc": "TAP Override Config Register",
    "fields": [
      [
        "tap_override_mode",
        0,
        1
      ],
      [
        "tap_override_tck",
        1,
        1
      ],
      [
        "tap_override_tdi",
        2,
        1
      ],
      [
        "tap_override_tms",
        3,
        1
      ],
      [
        "tap_override_trst_l",
        4,
        1
      ]
    ]
  },
  "sbif_tap_override_status_reg": {
    "type": "register",
    "block": "sbif",
    "width": 1,
    "desc": "TAP Override Status Register",
    "fields": [
      [
        "tap_override_tdo",
        0,
        1
      ]
    ]
  },
  "sbif_cpu_jtag_cfg_reg": {
    "type": "register",
    "block": "sbif",
    "width": 23,
    "desc": "CPU 2 JTAG Config Register",
    "fields": [
      [
        "cpu_jtag_reset",
        0,
        1
      ],
      [
        "cpu_jtag_tck_clock_divider",
        1,
        16
      ],
      [
        "cpu_jtag_disable_tdo_enable_type",
        17,
        1
      ],
      [
        "cpu_jtag_tdo_enable_type",
        18,
        1
      ],
      [
        "cpu_jtag_debug_enable",
        19,
        1
      ],
      [
        "cpu_jtag_config_done",
        20,
        1
      ],
      [
        "cpu_jtag_free_run_tck_mode",
        21,
        1
      ],
      [
        "cpu_jtag_switch_mode",
        22,
        1
      ]
    ]
  },
  "sbif_cpu_jtag_ir_dr_length_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "CPU 2 JTAG IR DR Length Register",
    "fields": [
      [
        "cpu_jtag_ir_dr_length",
        0,
        32
      ]
    ]
  },
  "sbif_cpu_jtag_ir_dr_value_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "CPU 2 JTAG IR DR Value Register",
    "fields": [
      [
        "cpu_jtag_ir_dr_value",
        0,
        32
      ]
    ]
  },
  "sbif_cpu_jtag_control_reg": {
    "type": "register",
    "block": "sbif",
    "width": 12,
    "desc": "CPU 2 JTAG Control Register",
    "fields": [
      [
        "cpu_jtag_execute",
        0,
        1
      ],
      [
        "cpu_jtag_go_to_tap_state",
        1,
        4
      ],
      [
        "cpu_jtag_serial_prog_bits_valid",
        5,
        5
      ],
      [
        "cpu_jtag_abort",
        10,
        1
      ],
      [
        "cpu_jtag_auto_prog_disable",
        11,
        1
      ]
    ]
  },
  "sbif_cpu_jtag_tap_reset_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "CPU 2 JTAG TAP Reset Register",
    "fields": [
      [
        "cpu_jtag_tap_reset_from_reg",
        0,
        32
      ]
    ]
  },
  "sbif_cpu_jtag_tap_mode_select_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "CPU 2 JTAG TAP Mode Select Register",
    "fields": [
      [
        "cpu_jtag_tap_mode_select_from_reg",
        0,
        32
      ]
    ]
  },
  "sbif_cpu_jtag_status_reg": {
    "type": "register",
    "block": "sbif",
    "width": 8,
    "desc": "CPU 2 JTAG Status Register",
    "fields": [
      [
        "cpu_jtag_busy",
        0,
        1
      ],
      [
        "cpu_jtag_done_normal",
        1,
        1
      ],
      [
        "cpu_jtag_done_abort",
        2,
        1
      ],
      [
        "cpu_jtag_debug_data_valid",
        3,
        1
      ],
      [
        "cpu_jtag_debug_others",
        4,
        4
      ]
    ]
  },
  "sbif_cpu_jtag_test_data_out_reg0": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "CPU 2 JTAG Test Data Out Register 0",
    "fields": [
      [
        "cpu_jtag_tdo_data_value_low",
        0,
        32
      ]
    ]
  },
  "sbif_cpu_jtag_test_data_out_reg1": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "CPU 2 JTAG Test Data Out Register 1",
    "fields": [
      [
        "cpu_jtag_tdo_data_value_high",
        0,
        26
      ],
      [
        "cpu_jtag_tdo_data_bit_valid",
        26,
        6
      ]
    ]
  },
  "sbif_device_id_status_reg": {
    "type": "register",
    "block": "sbif",
    "width": 25,
    "desc": "Device ID Status Register",
    "fields": [
      [
        "device_id_ext",
        0,
        5
      ],
      [
        "device_id_rev_num",
        5,
        4
      ],
      [
        "device_id_part_num",
        9,
        16
      ]
    ]
  },
  "sbif_efuse_userbits_reg0": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "Efuse Userbits Register 0",
    "fields": [
      [
        "ecid0",
        0,
        32
      ]
    ]
  },
  "sbif_efuse_userbits_reg1": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "Efuse Userbits Register 1",
    "fields": [
      [
        "ecid1",
        0,
        32
      ]
    ]
  },
  "sbif_efuse_userbits_reg2": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "Efuse Userbits Register 2",
    "fields": [
      [
        "ecid2",
        0,
        13
      ],
      [
        "efuse_data95_77",
        13,
        19
      ]
    ]
  },
  "sbif_efuse_userbits_reg3": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "Efuse Userbits Register 3",
    "fields": [
      [
        "efuse_data127_96",
        0,
        32
      ]
    ]
  },
  "sbif_obs_clock_reg": {
    "type": "register",
    "block": "sbif",
    "width": 6,
    "desc": "Observability Clock Register",
    "fields": [
      [
        "obs_ck_div",
        0,
        2
      ],
      [
        "obs_ck_sel",
        2,
        4
      ]
    ]
  },
  "sbif_rei_control_config_reg": {
    "type": "register",
    "block": "sbif",
    "width": 2,
    "desc": "REI Control Configuration Register",
    "fields": [
      [
        "rei_mode_cfg",
        0,
        1
      ],
      [
        "rei_run_cfg",
        1,
        1
      ]
    ]
  },
  "sbif_rei_control_status_reg": {
    "type": "register",
    "block": "sbif",
    "width": 2,
    "desc": "REI Control Status Register",
    "fields": [
      [
        "rei_done_pass_status",
        0,
        1
      ],
      [
        "rei_done_fail_status",
        1,
        1
      ]
    ]
  },
  "sbif_ext_dma_pd_base_lsb_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "Extract DMA engine PD base pointer[n]",
    "fields": [
      [
        "ext_dma_pd_base_lsb",
        0,
        32
      ]
    ]
  },
  "sbif_ext_dma_pd_base_msb_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "Extract DMA engine PD base pointer[n]",
    "fields": [
      [
        "ext_dma_pd_base_msb",
        0,
        32
      ]
    ]
  },
  "sbif_ext_dma_wr_pd_ptr_reg": {
    "type": "register",
    "block": "sbif",
    "width": 17,
    "desc": "Extract DMA engine write PD pointer[n]",
    "fields": [
      [
        "ext_dma_wr_pd_ptr",
        0,
        17
      ]
    ]
  },
  "sbif_ext_dma_pd_ptr_reg": {
    "type": "register",
    "block": "sbif",
    "width": 17,
    "desc": "Extract DMA engine read PD pointer[n]",
    "fields": [
      [
        "ext_dma_rd_pd_ptr",
        0,
        17
      ]
    ]
  },
  "sbif_ext_dma_pd_length_reg": {
    "type": "register",
    "block": "sbif",
    "width": 16,
    "desc": "Extract DMA engine PD length[n]",
    "fields": [
      [
        "ext_dma_pd_length",
        0,
        16
      ]
    ]
  },
  "sbif_ext_dma_data_base_lsb_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "Extract DMA engine Data base LSB pointer[n]",
    "fields": [
      [
        "ext_dma_data_base_lsb",
        0,
        32
      ]
    ]
  },
  "sbif_ext_dma_data_base_msb_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "Extract DMA engine Data base MSB pointer[n]",
    "fields": [
      [
        "ext_dma_data_base_msb",
        0,
        32
      ]
    ]
  },
  "sbif_ext_dma_wr_data_ptr_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "Extract DMA engine write Data pointer[n]",
    "fields": [
      [
        "ext_dma_wr_data_ptr",
        0,
        32
      ]
    ]
  },
  "sbif_ext_dma_rd_data_ptr_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "Extract DMA engine read Data pointer[n]",
    "fields": [
      [
        "ext_dma_rd_data_ptr",
        0,
        32
      ]
    ]
  },
  "sbif_ext_dma_data_length_reg": {
    "type": "register",
    "block": "sbif",
    "width": 31,
    "desc": "Extract DMA engine data length[n]",
    "fields": [
      [
        "ext_dma_data_length",
        0,
        31
      ]
    ]
  },
  "sbif_ext_dma_cfg_reg": {
    "type": "register",
    "block": "sbif",
    "width": 19,
    "desc": "Extract DMA engine Go register [n]",
    "fields": [
      [
        "ext_dma_go",
        0,
        1
      ],
      [
        "ext_dma_flow_ctrl",
        1,
        1
      ],
      [
        "ext_dma_flow_ctrl_pd_thr",
        2,
        5
      ],
      [
        "ext_dma_flow_ctrl_data_thr",
        7,
        10
      ],
      [
        "ext_dma_remote",
        17,
        1
      ],
      [
        "ext_dma_wb",
        18,
        1
      ]
    ]
  },
  "sbif_ext_dma_state_reg": {
    "type": "register",
    "block": "sbif",
    "width": 4,
    "desc": "Extract DMA engine State",
    "fields": [
      [
        "ext_dma_state",
        0,
        4
      ]
    ]
  },
  "sbif_ext_dma_drop_cnt_reg": {
    "type": "register",
    "block": "sbif",
    "width": 16,
    "desc": "Extract DMA drop counter register [n]",
    "fields": [
      [
        "ext_dma_drop_cnt",
        0,
        16
      ]
    ]
  },
  "sbif_dma_status_cnt_reg": {
    "type": "register",
    "block": "sbif",
    "width": 10,
    "desc": "Extract DMA engine Status count register ",
    "fields": [
      [
        "ext_dma_status_cnt",
        0,
        5
      ],
      [
        "inj_dma_status_cnt",
        5,
        5
      ]
    ]
  },
  "sbif_dma_err_interrupt_reg": {
    "type": "register",
    "block": "sbif",
    "width": 24,
    "desc": "DMA engine error interrupt register",
    "fields": [
      [
        "ext_dma_interrupt_err",
        0,
        12
      ],
      [
        "inj_dma_interrupt_err",
        12,
        12
      ]
    ]
  },
  "sbif_dma_err_interrupt_reg_mask": {
    "type": "register",
    "block": "sbif",
    "width": 24,
    "desc": "This register masks DmaErrInterruptReg interrupt register",
    "fields": [
      [
        "ext_dma_interrupt_err_mask",
        0,
        12
      ],
      [
        "inj_dma_interrupt_err_mask",
        12,
        12
      ]
    ]
  },
  "sbif_dma_err_interrupt_reg_test": {
    "type": "register",
    "block": "sbif",
    "width": 24,
    "desc": "This register tests DmaErrInterruptReg interrupt register",
    "fields": [
      [
        "ext_dma_interrupt_err_test",
        0,
        12
      ],
      [
        "inj_dma_interrupt_err_test",
        12,
        12
      ]
    ]
  },
  "sbif_dma_done_interrupt_reg": {
    "type": "register",
    "block": "sbif",
    "width": 24,
    "desc": "DMA engine done interrupt register",
    "fields": [
      [
        "ext_dma_interrupt_done",
        0,
        12
      ],
      [
        "inj_dma_interrupt_done",
        12,
        12
      ]
    ]
  },
  "sbif_dma_done_interrupt_reg_mask": {
    "type": "register",
    "block": "sbif",
    "width": 24,
    "desc": "This register masks DmaDoneInterruptReg interrupt register",
    "fields": [
      [
        "ext_dma_interrupt_done_mask",
        0,
        12
      ],
      [
        "inj_dma_interrupt_done_mask",
        12,
        12
      ]
    ]
  },
  "sbif_dma_done_interrupt_reg_test": {
    "type": "register",
    "block": "sbif",
    "width": 24,
    "desc": "This register tests DmaDoneInterruptReg interrupt register",
    "fields": [
      [
        "ext_dma_interrupt_done_test",
        0,
        12
      ],
      [
        "inj_dma_interrupt_done_test",
        12,
        12
      ]
    ]
  },
  "sbif_dma_drop_fc_interrupt_reg": {
    "type": "register",
    "block": "sbif",
    "width": 24,
    "desc": "DMA engine drop and flow control interrupt register",
    "fields": [
      [
        "ext_dma_interrupt_drop",
        0,
        12
      ],
      [
        "ext_dma_interrupt_fc",
        12,
        12
      ]
    ]
  },
  "sbif_dma_drop_fc_interrupt_reg_mask": {
    "type": "register",
    "block": "sbif",
    "width": 24,
    "desc": "This register masks DmaDropFcInterruptReg interrupt register",
    "fields": [
      [
        "ext_dma_interrupt_drop_mask",
        0,
        12
      ],
      [
        "ext_dma_interrupt_fc_mask",
        12,
        12
      ]
    ]
  },
  "sbif_dma_drop_fc_interrupt_reg_test": {
    "type": "register",
    "block": "sbif",
    "width": 24,
    "desc": "This register tests DmaDropFcInterruptReg interrupt register",
    "fields": [
      [
        "ext_dma_interrupt_drop_test",
        0,
        12
      ],
      [
        "ext_dma_interrupt_fc_test",
        12,
        12
      ]
    ]
  },
  "sbif_inj_dma_pd_base_lsb_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "Inject DMA engine PD base LSB pointer[n]",
    "fields": [
      [
        "inj_dma_pd_base_lsb",
        0,
        32
      ]
    ]
  },
  "sbif_inj_dma_pd_base_msb_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "Inject DMA engine PD base MSB pointer[n]",
    "fields": [
      [
        "inj_dma_pd_base_msb",
        0,
        32
      ]
    ]
  },
  "sbif_inj_dma_wr_pd_ptr_reg": {
    "type": "register",
    "block": "sbif",
    "width": 17,
    "desc": "Inject DMA engine write PD pointer[n]",
    "fields": [
      [
        "inj_dma_wr_pd_ptr",
        0,
        17
      ]
    ]
  },
  "sbif_inj_dma_rd_pd_ptr_reg": {
    "type": "register",
    "block": "sbif",
    "width": 17,
    "desc": "Inject DMA engine read PD pointer[n]",
    "fields": [
      [
        "inj_dma_rd_pd_ptr",
        0,
        17
      ]
    ]
  },
  "sbif_inj_dma_pd_length_reg": {
    "type": "register",
    "block": "sbif",
    "width": 16,
    "desc": "Inject DMA engine length[n]",
    "fields": [
      [
        "inj_dma_pd_length",
        0,
        16
      ]
    ]
  },
  "sbif_inj_dma_cfg_reg": {
    "type": "register",
    "block": "sbif",
    "width": 3,
    "desc": "Inject DMA engine Go register[n]",
    "fields": [
      [
        "inj_dma_go",
        0,
        1
      ],
      [
        "inj_dma_remote",
        1,
        1
      ],
      [
        "inj_dma_wb",
        2,
        1
      ]
    ]
  },
  "sbif_inj_dma_state_reg": {
    "type": "register",
    "block": "sbif",
    "width": 4,
    "desc": "Inject DMA engine State",
    "fields": [
      [
        "inj_dma_state",
        0,
        4
      ]
    ]
  },
  "sbif_spi_ctrl_cfg_reg": {
    "type": "register",
    "block": "sbif",
    "width": 28,
    "desc": "SPI Controller Configuration Register",
    "fields": [
      [
        "spi_instruction",
        0,
        8
      ],
      [
        "spi_addr_len",
        8,
        2
      ],
      [
        "spi_data_len",
        10,
        7
      ],
      [
        "spi_data_dir",
        17,
        1
      ],
      [
        "spi_dummy_cnt",
        18,
        4
      ],
      [
        "spi_sck_half_period",
        22,
        6
      ]
    ]
  },
  "sbif_spi_ctrl_addr_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "SPI Controller Address Register",
    "fields": [
      [
        "spi_addr",
        0,
        32
      ]
    ]
  },
  "sbif_spi_ctrl_data_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "SPI Controller Data Register[n]",
    "fields": [
      [
        "spi_data",
        0,
        32
      ]
    ]
  },
  "sbif_spi_ctrl_exec_reg": {
    "type": "register",
    "block": "sbif",
    "width": 1,
    "desc": "SPI Controller Execute Register",
    "fields": [
      [
        "spi_execute",
        0,
        1
      ]
    ]
  },
  "sbif_led_interface_cfg_reg": {
    "type": "register",
    "block": "sbif",
    "width": 18,
    "desc": "LED Serial Interface Configuration Register",
    "fields": [
      [
        "led_interface_en",
        0,
        1
      ],
      [
        "led_interface_frame_width",
        1,
        10
      ],
      [
        "led_interface_sck_period",
        11,
        7
      ]
    ]
  },
  "sbif_led_interface_data_reg": {
    "type": "register",
    "block": "sbif",
    "width": 32,
    "desc": "LED Serial Interface Data Register",
    "fields": [
      [
        "led_interface_data",
        0,
        32
      ]
    ]
  },
  "sbif_css_mem_even": {
    "type": "memory",
    "block": "sbif",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "css_mem_field",
        0,
        32
      ]
    ]
  },
  "sbif_css_mem_odd": {
    "type": "memory",
    "block": "sbif",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "css_mem_field",
        0,
        32
      ]
    ]
  },
  "sbif_access_engine_data_mem": {
    "type": "memory",
    "block": "sbif",
    "width": 32,
    "desc": "Access Engine Data Memory [n]",
    "fields": [
      [
        "access_engine_data_mem_field",
        0,
        32
      ]
    ]
  },
  "sbif_access_engine_command_mem": {
    "type": "memory",
    "block": "sbif",
    "width": 32,
    "desc": "Access Engine Command Memory [n]",
    "fields": [
      [
        "access_engine_command_mem_field",
        0,
        32
      ]
    ]
  },
  "dvoq_interrupt_register": {
    "type": "register",
    "block": "dvoq",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "slave_interrupts_summary",
        1,
        1
      ]
    ]
  },
  "dvoq_mem_protect_interrupt": {
    "type": "register",
    "block": "dvoq",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "dvoq_mem_protect_interrupt_test": {
    "type": "register",
    "block": "dvoq",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "dvoq_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "dvoq",
    "width": 19,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "pdm0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "pdm1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "pdm2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "pdm3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "pdm4_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "pdm5_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "pdm6_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "pdm7_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "plm0_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "plm1_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "plm2_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "plm3_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "plm4_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "plm5_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "plm6_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "plm7_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "wpm_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "rrpm_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "qsm_ecc_1b_err_interrupt_mask",
        18,
        1
      ]
    ]
  },
  "dvoq_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "dvoq",
    "width": 19,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "pdm0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "pdm1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "pdm2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "pdm3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "pdm4_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "pdm5_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "pdm6_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "pdm7_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "plm0_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "plm1_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "plm2_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "plm3_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "plm4_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "plm5_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "plm6_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "plm7_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "wpm_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "rrpm_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "qsm_ecc_2b_err_interrupt_mask",
        18,
        1
      ]
    ]
  },
  "dvoq_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "dvoq",
    "width": 19,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "pdm0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "pdm1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "pdm2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "pdm3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "pdm4_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "pdm5_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "pdm6_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "pdm7_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "plm0_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "plm1_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "plm2_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "plm3_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "plm4_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "plm5_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "plm6_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "plm7_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "wpm_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "rrpm_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "qsm_ecc_1b_err_initiate",
        18,
        1
      ]
    ]
  },
  "dvoq_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "dvoq",
    "width": 19,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "pdm0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "pdm1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "pdm2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "pdm3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "pdm4_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "pdm5_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "pdm6_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "pdm7_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "plm0_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "plm1_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "plm2_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "plm3_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "plm4_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "plm5_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "plm6_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "plm7_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "wpm_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "rrpm_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "qsm_ecc_2b_err_initiate",
        18,
        1
      ]
    ]
  },
  "dvoq_mem_protect_err_status": {
    "type": "register",
    "block": "dvoq",
    "width": 19,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "pdm0_err_int",
        0,
        1
      ],
      [
        "pdm1_err_int",
        1,
        1
      ],
      [
        "pdm2_err_int",
        2,
        1
      ],
      [
        "pdm3_err_int",
        3,
        1
      ],
      [
        "pdm4_err_int",
        4,
        1
      ],
      [
        "pdm5_err_int",
        5,
        1
      ],
      [
        "pdm6_err_int",
        6,
        1
      ],
      [
        "pdm7_err_int",
        7,
        1
      ],
      [
        "plm0_err_int",
        8,
        1
      ],
      [
        "plm1_err_int",
        9,
        1
      ],
      [
        "plm2_err_int",
        10,
        1
      ],
      [
        "plm3_err_int",
        11,
        1
      ],
      [
        "plm4_err_int",
        12,
        1
      ],
      [
        "plm5_err_int",
        13,
        1
      ],
      [
        "plm6_err_int",
        14,
        1
      ],
      [
        "plm7_err_int",
        15,
        1
      ],
      [
        "wpm_err_int",
        16,
        1
      ],
      [
        "rrpm_err_int",
        17,
        1
      ],
      [
        "qsm_err_int",
        18,
        1
      ]
    ]
  },
  "dvoq_selected_ser_error_info": {
    "type": "register",
    "block": "dvoq",
    "width": 17,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        15
      ],
      [
        "mem_err_type",
        15,
        2
      ]
    ]
  },
  "dvoq_ser_error_debug_configuration": {
    "type": "register",
    "block": "dvoq",
    "width": 6,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        5
      ],
      [
        "reset_memory_errors",
        5,
        1
      ]
    ]
  },
  "dvoq_ecc_1b_err_debug": {
    "type": "register",
    "block": "dvoq",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "dvoq_ecc_2b_err_debug": {
    "type": "register",
    "block": "dvoq",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "dvoq_mbist_pass_status": {
    "type": "register",
    "block": "dvoq",
    "width": 386,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        386
      ]
    ]
  },
  "dvoq_mbist_fail_status": {
    "type": "register",
    "block": "dvoq",
    "width": 386,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        386
      ]
    ]
  },
  "dvoq_counter_timer": {
    "type": "register",
    "block": "dvoq",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "dvoq_counter_timer_trigger_reg": {
    "type": "register",
    "block": "dvoq",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "dvoq_memory_access_timeout": {
    "type": "register",
    "block": "dvoq",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "dvoq_broadcast_config_reg": {
    "type": "register",
    "block": "dvoq",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "dvoq_memory_prot_bypass": {
    "type": "register",
    "block": "dvoq",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "dvoq_soft_reset_configuration": {
    "type": "register",
    "block": "dvoq",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "dvoq_mbist_configuration": {
    "type": "register",
    "block": "dvoq",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "dvoq_power_down_configuration": {
    "type": "register",
    "block": "dvoq",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "dvoq_spare_reg": {
    "type": "register",
    "block": "dvoq",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "dvoq_pmro_ctrl": {
    "type": "register",
    "block": "dvoq",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "dvoq_pmro_status": {
    "type": "register",
    "block": "dvoq",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "dvoq_mirror_bus_conf_reg": {
    "type": "register",
    "block": "dvoq",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "dvoq_mirror_bus_status": {
    "type": "register",
    "block": "dvoq",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "dvoq_device_time_offset_cfg": {
    "type": "register",
    "block": "dvoq",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "dvoq_slave_interrupts": {
    "type": "register",
    "block": "dvoq",
    "width": 2,
    "desc": "Slave summary summation register",
    "fields": [
      [
        "hmc_cgm",
        0,
        1
      ],
      [
        "dics",
        1,
        1
      ]
    ]
  },
  "dvoq_slave_interrupts_mask": {
    "type": "register",
    "block": "dvoq",
    "width": 2,
    "desc": "This register masks SlaveInterrupts interrupt register",
    "fields": [
      [
        "hmc_cgm_mask",
        0,
        1
      ],
      [
        "dics_mask",
        1,
        1
      ]
    ]
  },
  "dvoq_slave_interrupts_test": {
    "type": "register",
    "block": "dvoq",
    "width": 2,
    "desc": "This register tests SlaveInterrupts interrupt register",
    "fields": [
      [
        "hmc_cgm_test",
        0,
        1
      ],
      [
        "dics_test",
        1,
        1
      ]
    ]
  },
  "dvoq_init_active": {
    "type": "register",
    "block": "dvoq",
    "width": 4,
    "desc": "Mem Init Register Design isn't ready until this register reads 0 ",
    "fields": [
      [
        "mem_init_active",
        0,
        4
      ]
    ]
  },
  "dvoq_used_bytes_config_register": {
    "type": "register",
    "block": "dvoq",
    "width": 28,
    "desc": "Decoding UsedBytes field in Buffer Descriptor",
    "fields": [
      [
        "size_when_half",
        0,
        14
      ],
      [
        "size_when_full",
        14,
        14
      ]
    ]
  },
  "dvoq_encap_compensation_config_register": {
    "type": "register",
    "block": "dvoq",
    "width": 99,
    "desc": "Encapsulation Compensation configurations. Values are signed numbers, Must be set from most negative to most positive. When a dram buffer descriptor arrives with packets that require encapsulation compensation the compensation is accumulated per dram context. Compensation can be negative or positive. Once the accumulated value is negative enough or positive enough we compensate for it with the closest quantization value. The fields of this register define the quantization levels of the accumulated compensation value.",
    "fields": [
      [
        "quantization_config_value1",
        0,
        14
      ],
      [
        "quantization_config_value2",
        14,
        14
      ],
      [
        "quantization_config_value3",
        28,
        14
      ],
      [
        "quantization_config_value4",
        42,
        14
      ],
      [
        "quantization_config_value5",
        56,
        14
      ],
      [
        "quantization_config_value6",
        70,
        14
      ],
      [
        "quantization_config_value7",
        84,
        14
      ],
      [
        "quantization_config_enable",
        98,
        1
      ]
    ]
  },
  "dvoq_debug_pd_field_value_cfg": {
    "type": "register",
    "block": "dvoq",
    "width": 76,
    "desc": "PD debugger",
    "fields": [
      [
        "debug_pd_field_value",
        0,
        76
      ]
    ]
  },
  "dvoq_debug_pd_field_mask_cfg": {
    "type": "register",
    "block": "dvoq",
    "width": 76,
    "desc": "PD debugger",
    "fields": [
      [
        "debug_pd_field_mask",
        0,
        76
      ]
    ]
  },
  "dvoq_debug_pd_field_status": {
    "type": "register",
    "block": "dvoq",
    "width": 96,
    "desc": "PD debug counters",
    "fields": [
      [
        "debug_pd_field_cnt",
        0,
        32
      ],
      [
        "debug_pd_total_pd_cnt",
        32,
        32
      ],
      [
        "debug_pd_total_byte_cnt",
        64,
        32
      ]
    ]
  },
  "dvoq_pdm": {
    "type": "memory",
    "block": "dvoq",
    "width": 84,
    "desc": "Descriptor memory, entry per packet descriptor, initialization to 0 required. Write every en-queue command, read every read command, Single port memory",
    "fields": [
      [
        "num_valid_bytes0",
        0,
        13
      ],
      [
        "num_of_sops0",
        13,
        5
      ],
      [
        "num_comp_bytes0",
        18,
        3
      ],
      [
        "num_valid_bytes1",
        21,
        13
      ],
      [
        "num_of_sops1",
        34,
        5
      ],
      [
        "num_comp_bytes1",
        39,
        3
      ],
      [
        "num_valid_bytes2",
        42,
        13
      ],
      [
        "num_of_sops2",
        55,
        5
      ],
      [
        "num_comp_bytes2",
        60,
        3
      ],
      [
        "num_valid_bytes3",
        63,
        13
      ],
      [
        "num_of_sops3",
        76,
        5
      ],
      [
        "num_comp_bytes3",
        81,
        3
      ]
    ]
  },
  "dvoq_plm": {
    "type": "memory",
    "block": "dvoq",
    "width": 80,
    "desc": "Packet Link Memory, entry per packet descriptor. initialization required. Write every en-queue command, read every read command, Single port memory.",
    "fields": [
      [
        "buffer_address0",
        0,
        20
      ],
      [
        "buffer_address1",
        20,
        20
      ],
      [
        "buffer_address2",
        40,
        20
      ],
      [
        "buffer_address3",
        60,
        20
      ]
    ]
  },
  "dvoq_wpm": {
    "type": "memory",
    "block": "dvoq",
    "width": 32,
    "desc": "Write Pointer memory, entry per queue, no initilization required.  Read Modify Write every en-Queue command, Two Port memory.",
    "fields": [
      [
        "wpm_data",
        0,
        20
      ],
      [
        "residue_value",
        20,
        12
      ]
    ]
  },
  "dvoq_rrpm": {
    "type": "memory",
    "block": "dvoq",
    "width": 20,
    "desc": "Read request pointer memory, entry per queue, each entry is initialized to the reserved invalid value 20'hfffff. Read Modify Write every read request command, also writen from enq pipe if queue is empty.  Two port memory. ",
    "fields": [
      [
        "rrpm_data",
        0,
        20
      ]
    ]
  },
  "dvoq_qsm": {
    "type": "memory",
    "block": "dvoq",
    "width": 68,
    "desc": "Queue Size memory, entry per queue, size of the queue in buffers, bytes and buffers ending in eop. Initialized to zeros. Read Modify Write every en-queue and read command, Two port memory.",
    "fields": [
      [
        "dcm",
        0,
        19
      ],
      [
        "qsize_bytes",
        19,
        30
      ],
      [
        "qsize_eob",
        49,
        19
      ]
    ]
  },
  "fdll_interrupt_register": {
    "type": "register",
    "block": "fdll",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "general_interrupt_summary",
        1,
        1
      ]
    ]
  },
  "fdll_mem_protect_interrupt": {
    "type": "register",
    "block": "fdll",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "fdll_mem_protect_interrupt_test": {
    "type": "register",
    "block": "fdll",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "fdll_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "fdll",
    "width": 11,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "fdll_fbm_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "sms_buffer_ptr_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "user_count_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "emdb_verifier0_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "emdb_verifier1_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "emdb_verifier2_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "emdb_verifier3_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "emdb_verifier4_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "emdb_verifier5_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "emdb_verifier6_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "emdb_verifier7_ecc_1b_err_interrupt_mask",
        10,
        1
      ]
    ]
  },
  "fdll_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "fdll",
    "width": 11,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "fdll_fbm_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "sms_buffer_ptr_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "user_count_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "emdb_verifier0_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "emdb_verifier1_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "emdb_verifier2_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "emdb_verifier3_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "emdb_verifier4_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "emdb_verifier5_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "emdb_verifier6_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "emdb_verifier7_ecc_2b_err_interrupt_mask",
        10,
        1
      ]
    ]
  },
  "fdll_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "fdll",
    "width": 11,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "fdll_fbm_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "sms_buffer_ptr_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "user_count_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "emdb_verifier0_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "emdb_verifier1_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "emdb_verifier2_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "emdb_verifier3_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "emdb_verifier4_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "emdb_verifier5_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "emdb_verifier6_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "emdb_verifier7_ecc_1b_err_initiate",
        10,
        1
      ]
    ]
  },
  "fdll_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "fdll",
    "width": 11,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "fdll_fbm_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "sms_buffer_ptr_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "user_count_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "emdb_verifier0_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "emdb_verifier1_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "emdb_verifier2_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "emdb_verifier3_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "emdb_verifier4_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "emdb_verifier5_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "emdb_verifier6_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "emdb_verifier7_ecc_2b_err_initiate",
        10,
        1
      ]
    ]
  },
  "fdll_mem_protect_err_status": {
    "type": "register",
    "block": "fdll",
    "width": 11,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "fdll_fbm_err_int",
        0,
        1
      ],
      [
        "sms_buffer_ptr_err_int",
        1,
        1
      ],
      [
        "user_count_err_int",
        2,
        1
      ],
      [
        "emdb_verifier0_err_int",
        3,
        1
      ],
      [
        "emdb_verifier1_err_int",
        4,
        1
      ],
      [
        "emdb_verifier2_err_int",
        5,
        1
      ],
      [
        "emdb_verifier3_err_int",
        6,
        1
      ],
      [
        "emdb_verifier4_err_int",
        7,
        1
      ],
      [
        "emdb_verifier5_err_int",
        8,
        1
      ],
      [
        "emdb_verifier6_err_int",
        9,
        1
      ],
      [
        "emdb_verifier7_err_int",
        10,
        1
      ]
    ]
  },
  "fdll_selected_ser_error_info": {
    "type": "register",
    "block": "fdll",
    "width": 16,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        14
      ],
      [
        "mem_err_type",
        14,
        2
      ]
    ]
  },
  "fdll_ser_error_debug_configuration": {
    "type": "register",
    "block": "fdll",
    "width": 5,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        4
      ],
      [
        "reset_memory_errors",
        4,
        1
      ]
    ]
  },
  "fdll_ecc_1b_err_debug": {
    "type": "register",
    "block": "fdll",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "fdll_ecc_2b_err_debug": {
    "type": "register",
    "block": "fdll",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "fdll_mbist_pass_status": {
    "type": "register",
    "block": "fdll",
    "width": 30,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        30
      ]
    ]
  },
  "fdll_mbist_fail_status": {
    "type": "register",
    "block": "fdll",
    "width": 30,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        30
      ]
    ]
  },
  "fdll_tcam_bist_status": {
    "type": "register",
    "block": "fdll",
    "width": 8,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        4
      ],
      [
        "tcam_bist_done_fail_out",
        4,
        4
      ]
    ]
  },
  "fdll_tcam_scan_period_cfg": {
    "type": "register",
    "block": "fdll",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "fdll_counter_timer": {
    "type": "register",
    "block": "fdll",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "fdll_counter_timer_trigger_reg": {
    "type": "register",
    "block": "fdll",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "fdll_memory_access_timeout": {
    "type": "register",
    "block": "fdll",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "fdll_broadcast_config_reg": {
    "type": "register",
    "block": "fdll",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "fdll_memory_prot_bypass": {
    "type": "register",
    "block": "fdll",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "fdll_soft_reset_configuration": {
    "type": "register",
    "block": "fdll",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "fdll_mbist_configuration": {
    "type": "register",
    "block": "fdll",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "fdll_power_down_configuration": {
    "type": "register",
    "block": "fdll",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "fdll_spare_reg": {
    "type": "register",
    "block": "fdll",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "fdll_pmro_ctrl": {
    "type": "register",
    "block": "fdll",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "fdll_pmro_status": {
    "type": "register",
    "block": "fdll",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "fdll_mirror_bus_conf_reg": {
    "type": "register",
    "block": "fdll",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "fdll_mirror_bus_status": {
    "type": "register",
    "block": "fdll",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "fdll_device_time_offset_cfg": {
    "type": "register",
    "block": "fdll",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "fdll_general_interrupt": {
    "type": "register",
    "block": "fdll",
    "width": 1,
    "desc": "Interrupt register for EMPD",
    "fields": [
      [
        "emdb_duplicate_entry",
        0,
        1
      ]
    ]
  },
  "fdll_general_interrupt_mask": {
    "type": "register",
    "block": "fdll",
    "width": 1,
    "desc": "This register masks GeneralInterrupt interrupt register",
    "fields": [
      [
        "emdb_duplicate_entry_mask",
        0,
        1
      ]
    ]
  },
  "fdll_general_interrupt_test": {
    "type": "register",
    "block": "fdll",
    "width": 1,
    "desc": "This register tests GeneralInterrupt interrupt register",
    "fields": [
      [
        "emdb_duplicate_entry_test",
        0,
        1
      ]
    ]
  },
  "fdll_internal_fifo_alm_full": {
    "type": "register",
    "block": "fdll",
    "width": 25,
    "desc": "Internal EMPD fifos size settings. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "del_req_fifo_alm_full_cfg",
        0,
        4
      ],
      [
        "fbm_alm_empty_th",
        4,
        14
      ],
      [
        "cam_alm_full_th",
        18,
        7
      ]
    ]
  },
  "fdll_fbm_configurations": {
    "type": "register",
    "block": "fdll",
    "width": 112,
    "desc": "EMPD free buffer manager debug configurations, allows to work with less buffers for debug scenarios, should not be changed by the user for normal operation",
    "fields": [
      [
        "fbm_init",
        0,
        1
      ],
      [
        "fbm_working_mode",
        1,
        1
      ],
      [
        "fbm_total_buffers",
        2,
        14
      ],
      [
        "fbm_not_empty_entry",
        16,
        96
      ]
    ]
  },
  "fdll_empd_debug": {
    "type": "register",
    "block": "fdll",
    "width": 34,
    "desc": "EMPD debug indications register",
    "fields": [
      [
        "read_access_cnt",
        0,
        16
      ],
      [
        "write_access_cnt",
        16,
        16
      ],
      [
        "cam_full",
        32,
        1
      ],
      [
        "fbm_full",
        33,
        1
      ]
    ]
  },
  "fdll_fbm_debug": {
    "type": "register",
    "block": "fdll",
    "width": 28,
    "desc": "FBM debug indications register",
    "fields": [
      [
        "fbm_min_value",
        0,
        14
      ],
      [
        "fbm_inst_value",
        14,
        14
      ]
    ]
  },
  "fdll_write_fail_debug": {
    "type": "register",
    "block": "fdll",
    "width": 43,
    "desc": "Exact match write fail debug indications register",
    "fields": [
      [
        "last_write_fail_valid",
        0,
        1
      ],
      [
        "last_key",
        1,
        24
      ],
      [
        "last_data",
        25,
        18
      ]
    ]
  },
  "fdll_write_fail_debug_counter": {
    "type": "register",
    "block": "fdll",
    "width": 16,
    "desc": "Exact match write fail events counter",
    "fields": [
      [
        "write_fail_cnt",
        0,
        16
      ]
    ]
  },
  "fdll_emdb_per_bank_reg": {
    "type": "register",
    "block": "fdll",
    "width": 50,
    "desc": "",
    "fields": [
      [
        "emdb_active_banks",
        0,
        1
      ],
      [
        "emdb_hash_key",
        1,
        48
      ],
      [
        "emdb_use_primitive_crc",
        49,
        1
      ]
    ]
  },
  "fdll_emdb_per_em_reg": {
    "type": "register",
    "block": "fdll",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "emdb_key_width",
        0,
        16
      ],
      [
        "emdb_auto_bubble_req",
        16,
        1
      ],
      [
        "emdb_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "fdll_emdb_cam_wm_max_reg": {
    "type": "register",
    "block": "fdll",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "emdb_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "fdll_emdb_bank_write_cntr_reg": {
    "type": "register",
    "block": "fdll",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "emdb_bank_write_cntr",
        0,
        64
      ]
    ]
  },
  "fdll_fdll_fbm": {
    "type": "memory",
    "block": "fdll",
    "width": 128,
    "desc": "Free buffer manager. 1 bit per buffer, indicating its availability.",
    "fields": [
      [
        "fdll_fbm_data",
        0,
        128
      ]
    ]
  },
  "fdll_sms_buffer_ptr": {
    "type": "memory",
    "block": "fdll",
    "width": 18,
    "desc": "EMPD payload - SMS buffer pointers. The address is a buffer from the FBM.",
    "fields": [
      [
        "sms_buffer_ptr_data",
        0,
        18
      ]
    ]
  },
  "fdll_user_count": {
    "type": "memory",
    "block": "fdll",
    "width": 14,
    "desc": "User count memory per SMS buffer. Used for FBM buffer release.",
    "fields": [
      [
        "user_count_data",
        0,
        14
      ]
    ]
  },
  "fdll_emdb_verifier": {
    "type": "memory",
    "block": "fdll",
    "width": 144,
    "desc": "",
    "fields": [
      [
        "emdb_verifier_data",
        0,
        144
      ]
    ]
  },
  "fdll_emdb_valid": {
    "type": "memory",
    "block": "fdll",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "emdb_valid_data",
        0,
        4
      ]
    ]
  },
  "fdll_emdb_cam": {
    "type": "memory",
    "block": "fdll",
    "width": 24,
    "desc": "",
    "fields": [
      [
        "emdb_cam_payload",
        0,
        14
      ],
      [
        "emdb_cam_key",
        14,
        24
      ],
      [
        "emdb_cam_valid",
        38,
        1
      ]
    ]
  },
  "fdll_shared_mem_interrupt_register": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "general_interrupt_register_summary",
        1,
        1
      ]
    ]
  },
  "fdll_shared_mem_mem_protect_interrupt": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "fdll_shared_mem_mem_protect_interrupt_test": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "fdll_shared_mem_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 21,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "wr_req_fifo0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "wr_req_fifo1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "wr_req_fifo2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "wr_req_fifo3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "wr_req_fifo4_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "wr_req_fifo5_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "wr_req_fifo6_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "rd_req_fifo0_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "rd_req_fifo1_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "rd_req_fifo2_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "rd_req_fifo3_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "rd_req_fifo4_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "rd_req_fifo5_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "rd_req_fifo6_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "rd_result_fifo0_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "rd_result_fifo1_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "rd_result_fifo2_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "rd_result_fifo3_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "rd_result_fifo4_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "rd_result_fifo5_ecc_1b_err_interrupt_mask",
        19,
        1
      ],
      [
        "rd_result_fifo6_ecc_1b_err_interrupt_mask",
        20,
        1
      ]
    ]
  },
  "fdll_shared_mem_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 21,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "wr_req_fifo0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "wr_req_fifo1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "wr_req_fifo2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "wr_req_fifo3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "wr_req_fifo4_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "wr_req_fifo5_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "wr_req_fifo6_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "rd_req_fifo0_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "rd_req_fifo1_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "rd_req_fifo2_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "rd_req_fifo3_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "rd_req_fifo4_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "rd_req_fifo5_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "rd_req_fifo6_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "rd_result_fifo0_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "rd_result_fifo1_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "rd_result_fifo2_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "rd_result_fifo3_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "rd_result_fifo4_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "rd_result_fifo5_ecc_2b_err_interrupt_mask",
        19,
        1
      ],
      [
        "rd_result_fifo6_ecc_2b_err_interrupt_mask",
        20,
        1
      ]
    ]
  },
  "fdll_shared_mem_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 21,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "wr_req_fifo0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "wr_req_fifo1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "wr_req_fifo2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "wr_req_fifo3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "wr_req_fifo4_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "wr_req_fifo5_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "wr_req_fifo6_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "rd_req_fifo0_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "rd_req_fifo1_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "rd_req_fifo2_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "rd_req_fifo3_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "rd_req_fifo4_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "rd_req_fifo5_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "rd_req_fifo6_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "rd_result_fifo0_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "rd_result_fifo1_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "rd_result_fifo2_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "rd_result_fifo3_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "rd_result_fifo4_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "rd_result_fifo5_ecc_1b_err_initiate",
        19,
        1
      ],
      [
        "rd_result_fifo6_ecc_1b_err_initiate",
        20,
        1
      ]
    ]
  },
  "fdll_shared_mem_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 21,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "wr_req_fifo0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "wr_req_fifo1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "wr_req_fifo2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "wr_req_fifo3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "wr_req_fifo4_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "wr_req_fifo5_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "wr_req_fifo6_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "rd_req_fifo0_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "rd_req_fifo1_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "rd_req_fifo2_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "rd_req_fifo3_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "rd_req_fifo4_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "rd_req_fifo5_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "rd_req_fifo6_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "rd_result_fifo0_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "rd_result_fifo1_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "rd_result_fifo2_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "rd_result_fifo3_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "rd_result_fifo4_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "rd_result_fifo5_ecc_2b_err_initiate",
        19,
        1
      ],
      [
        "rd_result_fifo6_ecc_2b_err_initiate",
        20,
        1
      ]
    ]
  },
  "fdll_shared_mem_mem_protect_err_status": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 21,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "wr_req_fifo0_err_int",
        0,
        1
      ],
      [
        "wr_req_fifo1_err_int",
        1,
        1
      ],
      [
        "wr_req_fifo2_err_int",
        2,
        1
      ],
      [
        "wr_req_fifo3_err_int",
        3,
        1
      ],
      [
        "wr_req_fifo4_err_int",
        4,
        1
      ],
      [
        "wr_req_fifo5_err_int",
        5,
        1
      ],
      [
        "wr_req_fifo6_err_int",
        6,
        1
      ],
      [
        "rd_req_fifo0_err_int",
        7,
        1
      ],
      [
        "rd_req_fifo1_err_int",
        8,
        1
      ],
      [
        "rd_req_fifo2_err_int",
        9,
        1
      ],
      [
        "rd_req_fifo3_err_int",
        10,
        1
      ],
      [
        "rd_req_fifo4_err_int",
        11,
        1
      ],
      [
        "rd_req_fifo5_err_int",
        12,
        1
      ],
      [
        "rd_req_fifo6_err_int",
        13,
        1
      ],
      [
        "rd_result_fifo0_err_int",
        14,
        1
      ],
      [
        "rd_result_fifo1_err_int",
        15,
        1
      ],
      [
        "rd_result_fifo2_err_int",
        16,
        1
      ],
      [
        "rd_result_fifo3_err_int",
        17,
        1
      ],
      [
        "rd_result_fifo4_err_int",
        18,
        1
      ],
      [
        "rd_result_fifo5_err_int",
        19,
        1
      ],
      [
        "rd_result_fifo6_err_int",
        20,
        1
      ]
    ]
  },
  "fdll_shared_mem_selected_ser_error_info": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 9,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        7
      ],
      [
        "mem_err_type",
        7,
        2
      ]
    ]
  },
  "fdll_shared_mem_ser_error_debug_configuration": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 6,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        5
      ],
      [
        "reset_memory_errors",
        5,
        1
      ]
    ]
  },
  "fdll_shared_mem_ecc_1b_err_debug": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "fdll_shared_mem_ecc_2b_err_debug": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "fdll_shared_mem_mbist_pass_status": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 42,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        42
      ]
    ]
  },
  "fdll_shared_mem_mbist_fail_status": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 42,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        42
      ]
    ]
  },
  "fdll_shared_mem_counter_timer": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "fdll_shared_mem_counter_timer_trigger_reg": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "fdll_shared_mem_memory_access_timeout": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "fdll_shared_mem_broadcast_config_reg": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "fdll_shared_mem_memory_prot_bypass": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "fdll_shared_mem_soft_reset_configuration": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "fdll_shared_mem_mbist_configuration": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "fdll_shared_mem_power_down_configuration": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "fdll_shared_mem_spare_reg": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "fdll_shared_mem_pmro_ctrl": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "fdll_shared_mem_pmro_status": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "fdll_shared_mem_mirror_bus_conf_reg": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "fdll_shared_mem_mirror_bus_status": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "fdll_shared_mem_device_time_offset_cfg": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "fdll_shared_mem_general_interrupt_register": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 9,
    "desc": "FDLL interrupt register",
    "fields": [
      [
        "write_fail_cbt_overflow",
        0,
        1
      ],
      [
        "empd_interrupt0",
        1,
        1
      ],
      [
        "empd_interrupt1",
        2,
        1
      ],
      [
        "empd_interrupt2",
        3,
        1
      ],
      [
        "empd_interrupt3",
        4,
        1
      ],
      [
        "empd_interrupt4",
        5,
        1
      ],
      [
        "empd_interrupt5",
        6,
        1
      ],
      [
        "empd_interrupt6",
        7,
        1
      ],
      [
        "empd_interrupt7",
        8,
        1
      ]
    ]
  },
  "fdll_shared_mem_general_interrupt_register_mask": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 9,
    "desc": "This register masks GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "write_fail_cbt_overflow_mask",
        0,
        1
      ],
      [
        "empd_interrupt0_mask",
        1,
        1
      ],
      [
        "empd_interrupt1_mask",
        2,
        1
      ],
      [
        "empd_interrupt2_mask",
        3,
        1
      ],
      [
        "empd_interrupt3_mask",
        4,
        1
      ],
      [
        "empd_interrupt4_mask",
        5,
        1
      ],
      [
        "empd_interrupt5_mask",
        6,
        1
      ],
      [
        "empd_interrupt6_mask",
        7,
        1
      ],
      [
        "empd_interrupt7_mask",
        8,
        1
      ]
    ]
  },
  "fdll_shared_mem_general_interrupt_register_test": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 9,
    "desc": "This register tests GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "write_fail_cbt_overflow_test",
        0,
        1
      ],
      [
        "empd_interrupt0_test",
        1,
        1
      ],
      [
        "empd_interrupt1_test",
        2,
        1
      ],
      [
        "empd_interrupt2_test",
        3,
        1
      ],
      [
        "empd_interrupt3_test",
        4,
        1
      ],
      [
        "empd_interrupt4_test",
        5,
        1
      ],
      [
        "empd_interrupt5_test",
        6,
        1
      ],
      [
        "empd_interrupt6_test",
        7,
        1
      ],
      [
        "empd_interrupt7_test",
        8,
        1
      ]
    ]
  },
  "fdll_shared_mem_internal_fifo_alm_full": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 25,
    "desc": "Internal FDLL fifos size settings. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "rd_req_alm_full_cfg",
        0,
        4
      ],
      [
        "wr_req_alm_full_cfg",
        4,
        4
      ],
      [
        "reorder_alm_full_cfg",
        8,
        7
      ],
      [
        "wf_cbt_alm_full_cfg",
        15,
        6
      ],
      [
        "wr_req_sp_cfg",
        21,
        4
      ]
    ]
  },
  "fdll_shared_mem_write_fail_cbt_debug": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 41,
    "desc": "Write fail fifo debug indications register",
    "fields": [
      [
        "write_fail_cbt_unf",
        0,
        7
      ],
      [
        "write_fail_cbt_buffer",
        7,
        18
      ],
      [
        "write_fail_cbt_counter",
        25,
        16
      ]
    ]
  },
  "fdll_shared_mem_last_write_sel_cfg": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 6,
    "desc": "Last write transaction debug control",
    "fields": [
      [
        "last_write_key_sel",
        0,
        3
      ],
      [
        "last_write_buffer_sel",
        3,
        3
      ]
    ]
  },
  "fdll_shared_mem_last_write_data": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 41,
    "desc": "Last write transaction debug data",
    "fields": [
      [
        "last_write_key",
        0,
        23
      ],
      [
        "last_write_buffer",
        23,
        18
      ]
    ]
  },
  "fdll_shared_mem_last_read_sel_cfg": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 3,
    "desc": "Last read transaction debug control",
    "fields": [
      [
        "last_read_key_sel",
        0,
        3
      ]
    ]
  },
  "fdll_shared_mem_last_read_data": {
    "type": "register",
    "block": "fdll_shared_mem",
    "width": 24,
    "desc": "Last read transaction debug data",
    "fields": [
      [
        "last_read_key",
        0,
        24
      ]
    ]
  },
  "fdll_shared_mem_wr_req_fifo": {
    "type": "memory",
    "block": "fdll_shared_mem",
    "width": 45,
    "desc": "MMA write request fifo per slice x per EMPD",
    "fields": [
      [
        "wr_key",
        0,
        24
      ],
      [
        "wr_buffer_ptr",
        24,
        18
      ],
      [
        "source_slice",
        42,
        3
      ]
    ]
  },
  "fdll_shared_mem_rd_req_fifo": {
    "type": "memory",
    "block": "fdll_shared_mem",
    "width": 39,
    "desc": "MMA read request fifo per slice x per EMPD",
    "fields": [
      [
        "rd_key",
        0,
        24
      ],
      [
        "req_source_id",
        24,
        15
      ]
    ]
  },
  "fdll_shared_mem_rd_result_fifo": {
    "type": "memory",
    "block": "fdll_shared_mem",
    "width": 20,
    "desc": "MMA read result fifo per slice",
    "fields": [
      [
        "result_buffer_ptr",
        0,
        18
      ],
      [
        "lookup_found",
        18,
        1
      ],
      [
        "result_source_id",
        19,
        1
      ]
    ]
  },
  "filb_slice_interrupt_register": {
    "type": "register",
    "block": "filb_slice",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "general_interrupt_register_summary",
        1,
        1
      ]
    ]
  },
  "filb_slice_mem_protect_interrupt": {
    "type": "register",
    "block": "filb_slice",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "filb_slice_mem_protect_interrupt_test": {
    "type": "register",
    "block": "filb_slice",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "filb_slice_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "filb_slice",
    "width": 9,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "voq_mapping_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "static_fabric_reachability_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "fabric_reachability_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "sn_ts_per_flow_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "slb_context_lbg_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "slb_context_db_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "slb_voq_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "slb_voq_pool_mem_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "slb_fc_timer_ecc_1b_err_interrupt_mask",
        8,
        1
      ]
    ]
  },
  "filb_slice_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "filb_slice",
    "width": 9,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "voq_mapping_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "static_fabric_reachability_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "fabric_reachability_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "sn_ts_per_flow_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "slb_context_lbg_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "slb_context_db_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "slb_voq_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "slb_voq_pool_mem_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "slb_fc_timer_ecc_2b_err_interrupt_mask",
        8,
        1
      ]
    ]
  },
  "filb_slice_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "filb_slice",
    "width": 9,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "voq_mapping_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "static_fabric_reachability_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "fabric_reachability_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "sn_ts_per_flow_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "slb_context_lbg_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "slb_context_db_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "slb_voq_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "slb_voq_pool_mem_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "slb_fc_timer_ecc_1b_err_initiate",
        8,
        1
      ]
    ]
  },
  "filb_slice_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "filb_slice",
    "width": 9,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "voq_mapping_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "static_fabric_reachability_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "fabric_reachability_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "sn_ts_per_flow_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "slb_context_lbg_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "slb_context_db_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "slb_voq_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "slb_voq_pool_mem_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "slb_fc_timer_ecc_2b_err_initiate",
        8,
        1
      ]
    ]
  },
  "filb_slice_mem_protect_err_status": {
    "type": "register",
    "block": "filb_slice",
    "width": 9,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "voq_mapping_err_int",
        0,
        1
      ],
      [
        "static_fabric_reachability_err_int",
        1,
        1
      ],
      [
        "fabric_reachability_err_int",
        2,
        1
      ],
      [
        "sn_ts_per_flow_err_int",
        3,
        1
      ],
      [
        "slb_context_lbg_err_int",
        4,
        1
      ],
      [
        "slb_context_db_err_int",
        5,
        1
      ],
      [
        "slb_voq_err_int",
        6,
        1
      ],
      [
        "slb_voq_pool_mem_err_int",
        7,
        1
      ],
      [
        "slb_fc_timer_err_int",
        8,
        1
      ]
    ]
  },
  "filb_slice_selected_ser_error_info": {
    "type": "register",
    "block": "filb_slice",
    "width": 18,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        16
      ],
      [
        "mem_err_type",
        16,
        2
      ]
    ]
  },
  "filb_slice_ser_error_debug_configuration": {
    "type": "register",
    "block": "filb_slice",
    "width": 5,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        4
      ],
      [
        "reset_memory_errors",
        4,
        1
      ]
    ]
  },
  "filb_slice_ecc_1b_err_debug": {
    "type": "register",
    "block": "filb_slice",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "filb_slice_ecc_2b_err_debug": {
    "type": "register",
    "block": "filb_slice",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "filb_slice_mbist_pass_status": {
    "type": "register",
    "block": "filb_slice",
    "width": 26,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        26
      ]
    ]
  },
  "filb_slice_mbist_fail_status": {
    "type": "register",
    "block": "filb_slice",
    "width": 26,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        26
      ]
    ]
  },
  "filb_slice_counter_timer": {
    "type": "register",
    "block": "filb_slice",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "filb_slice_counter_timer_trigger_reg": {
    "type": "register",
    "block": "filb_slice",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "filb_slice_memory_access_timeout": {
    "type": "register",
    "block": "filb_slice",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "filb_slice_broadcast_config_reg": {
    "type": "register",
    "block": "filb_slice",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "filb_slice_memory_prot_bypass": {
    "type": "register",
    "block": "filb_slice",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "filb_slice_soft_reset_configuration": {
    "type": "register",
    "block": "filb_slice",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "filb_slice_mbist_configuration": {
    "type": "register",
    "block": "filb_slice",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "filb_slice_power_down_configuration": {
    "type": "register",
    "block": "filb_slice",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "filb_slice_spare_reg": {
    "type": "register",
    "block": "filb_slice",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "filb_slice_pmro_ctrl": {
    "type": "register",
    "block": "filb_slice",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "filb_slice_pmro_status": {
    "type": "register",
    "block": "filb_slice",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "filb_slice_mirror_bus_conf_reg": {
    "type": "register",
    "block": "filb_slice",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "filb_slice_mirror_bus_status": {
    "type": "register",
    "block": "filb_slice",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "filb_slice_device_time_offset_cfg": {
    "type": "register",
    "block": "filb_slice",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "filb_slice_general_interrupt_register": {
    "type": "register",
    "block": "filb_slice",
    "width": 2,
    "desc": "Interrupt",
    "fields": [
      [
        "slb_open_but_no_link",
        0,
        1
      ],
      [
        "slb_pd_fifo_overflow",
        1,
        1
      ]
    ]
  },
  "filb_slice_general_interrupt_register_mask": {
    "type": "register",
    "block": "filb_slice",
    "width": 2,
    "desc": "This register masks GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "slb_open_but_no_link_mask",
        0,
        1
      ],
      [
        "slb_pd_fifo_overflow_mask",
        1,
        1
      ]
    ]
  },
  "filb_slice_general_interrupt_register_test": {
    "type": "register",
    "block": "filb_slice",
    "width": 2,
    "desc": "This register tests GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "slb_open_but_no_link_test",
        0,
        1
      ],
      [
        "slb_pd_fifo_overflow_test",
        1,
        1
      ]
    ]
  },
  "filb_slice_status_reg": {
    "type": "register",
    "block": "filb_slice",
    "width": 1,
    "desc": "init status register- when value is not 0 - hardware initialization process is in progress",
    "fields": [
      [
        "init_done",
        0,
        1
      ]
    ]
  },
  "filb_slice_open_but_no_link_reg": {
    "type": "register",
    "block": "filb_slice",
    "width": 9,
    "desc": "Slb open command discarded because there was no avaliable link",
    "fields": [
      [
        "open_but_no_link_context",
        0,
        9
      ]
    ]
  },
  "filb_slice_fifos_debug_reg": {
    "type": "register",
    "block": "filb_slice",
    "width": 9,
    "desc": "",
    "fields": [
      [
        "slb_cmd_fifo_count",
        0,
        4
      ],
      [
        "slb_pd_fifo_stat",
        4,
        5
      ]
    ]
  },
  "filb_slice_last_in_pd": {
    "type": "register",
    "block": "filb_slice",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "last_incoming_pd",
        0,
        32
      ]
    ]
  },
  "filb_slice_debug_conf": {
    "type": "register",
    "block": "filb_slice",
    "width": 3,
    "desc": "",
    "fields": [
      [
        "pd_mux_sel",
        0,
        3
      ]
    ]
  },
  "filb_slice_slice_mode_reg": {
    "type": "register",
    "block": "filb_slice",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "slice_mode",
        0,
        4
      ]
    ]
  },
  "filb_slice_almost_full_conf": {
    "type": "register",
    "block": "filb_slice",
    "width": 5,
    "desc": "almost full configuration register This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "slb_pd_fifo_alm_full",
        0,
        5
      ]
    ]
  },
  "filb_slice_general_conf_reg": {
    "type": "register",
    "block": "filb_slice",
    "width": 138,
    "desc": "General configuration register ",
    "fields": [
      [
        "source_interface_demux",
        0,
        1
      ],
      [
        "fabric56links_mode",
        1,
        1
      ],
      [
        "slice3_serdes_group100_g",
        2,
        7
      ],
      [
        "slice4_serdes_group100_g",
        9,
        7
      ],
      [
        "slice5_serdes_group100_g",
        16,
        7
      ],
      [
        "cfg_mask_serdes",
        23,
        114
      ],
      [
        "invert_frt_chicken",
        137,
        1
      ]
    ]
  },
  "filb_slice_serdes2link": {
    "type": "register",
    "block": "filb_slice",
    "width": 5,
    "desc": "Map serdes to link number in slice (valid values are: 0-18)",
    "fields": [
      [
        "serdes2linkmap",
        0,
        5
      ]
    ]
  },
  "filb_slice_slices_reg": {
    "type": "register",
    "block": "filb_slice",
    "width": 6,
    "desc": "",
    "fields": [
      [
        "num_of_nwk_slices",
        0,
        3
      ],
      [
        "num_of_fabric_slices",
        3,
        3
      ]
    ]
  },
  "filb_slice_packing_reg": {
    "type": "register",
    "block": "filb_slice",
    "width": 28,
    "desc": "fabric packing control register. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "packing_timeout",
        0,
        8
      ],
      [
        "packing_max_pd_size",
        8,
        10
      ],
      [
        "packing_max_sum_pd_size",
        18,
        10
      ]
    ]
  },
  "filb_slice_lfsr_cfg_reg": {
    "type": "register",
    "block": "filb_slice",
    "width": 17,
    "desc": "LFSR config register. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "base_lfsr_idx",
        0,
        4
      ],
      [
        "num_select_replace_lfsr",
        4,
        12
      ],
      [
        "randomize_link_on_local",
        16,
        1
      ]
    ]
  },
  "filb_slice_filb_delete_xbar": {
    "type": "register",
    "block": "filb_slice",
    "width": 4,
    "desc": "Value of XBAR_VOQ in case that FILB delete a packet. Examples - linecard network slice with RLB or DCF network slice but all links are down ",
    "fields": [
      [
        "filb_del_xbar",
        0,
        4
      ]
    ]
  },
  "filb_slice_slb_voq_pool": {
    "type": "register",
    "block": "filb_slice",
    "width": 36,
    "desc": "VOQ pool per fabric link for DCF-SLB (180 = 5*36)",
    "fields": [
      [
        "fifosize",
        0,
        12
      ],
      [
        "fifostart",
        12,
        12
      ],
      [
        "fifoalm_full",
        24,
        12
      ]
    ]
  },
  "filb_slice_slb_voq_pool_head": {
    "type": "register",
    "block": "filb_slice",
    "width": 25,
    "desc": "VOQ pool per fabric link for DCF-SLB(180=5*36)",
    "fields": [
      [
        "headvoq",
        0,
        12
      ],
      [
        "headvoq_rdy",
        12,
        1
      ],
      [
        "statcnt",
        13,
        12
      ]
    ]
  },
  "filb_slice_init_slb_voq_pool": {
    "type": "register",
    "block": "filb_slice",
    "width": 19,
    "desc": "",
    "fields": [
      [
        "voq_to_init",
        0,
        12
      ],
      [
        "link_to_init",
        12,
        6
      ],
      [
        "trigger_to_init",
        18,
        1
      ]
    ]
  },
  "filb_slice_pool_init": {
    "type": "register",
    "block": "filb_slice",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "pool_init_en",
        0,
        1
      ]
    ]
  },
  "filb_slice_slb_reg": {
    "type": "register",
    "block": "filb_slice",
    "width": 70,
    "desc": "",
    "fields": [
      [
        "slb_timer_resolution",
        0,
        20
      ],
      [
        "close_prev_seg_gap",
        20,
        9
      ],
      [
        "switch_on_fc_th",
        29,
        9
      ],
      [
        "switch_with_eos_th",
        38,
        9
      ],
      [
        "switch_no_eos_th",
        47,
        9
      ],
      [
        "flow_control_time",
        56,
        9
      ],
      [
        "congestion_exp_fc_en",
        65,
        1
      ],
      [
        "slb_link_voqs_offset",
        66,
        4
      ]
    ]
  },
  "filb_slice_slb_timer_status_reg": {
    "type": "register",
    "block": "filb_slice",
    "width": 9,
    "desc": "",
    "fields": [
      [
        "slb_time",
        0,
        9
      ]
    ]
  },
  "filb_slice_voq_mapping": {
    "type": "memory",
    "block": "filb_slice",
    "width": 26,
    "desc": "Voq Mapping Data",
    "fields": [
      [
        "dest_dev",
        0,
        9
      ],
      [
        "dest_slice",
        9,
        3
      ],
      [
        "dest_oq",
        12,
        9
      ],
      [
        "snr_plb_ss2dd",
        21,
        4
      ],
      [
        "packing_eligible",
        25,
        1
      ]
    ]
  },
  "filb_slice_static_fabric_reachability": {
    "type": "memory",
    "block": "filb_slice",
    "width": 57,
    "desc": "Static Fabric Reachability Table - written by the CPU In CRF mode addressed by destination device In SCF mode addessed by LBGID",
    "fields": [
      [
        "staticlinks_bit_map",
        0,
        57
      ]
    ]
  },
  "filb_slice_fabric_reachability": {
    "type": "memory",
    "block": "filb_slice",
    "width": 57,
    "desc": "Fabric Reachability Table - dtnamic table updated ny the frm In CRF mode addressed by destination device In DCF mode addessed by LBGID",
    "fields": [
      [
        "links_bit_map",
        0,
        57
      ]
    ]
  },
  "filb_slice_sn_ts_per_flow": {
    "type": "memory",
    "block": "filb_slice",
    "width": 24,
    "desc": "Last SN or TS for RLB traffic",
    "fields": [
      [
        "ts_sn_val",
        0,
        24
      ]
    ]
  },
  "filb_slice_slb_context_lbg": {
    "type": "memory",
    "block": "filb_slice",
    "width": 10,
    "desc": "",
    "fields": [
      [
        "lbgid",
        0,
        9
      ],
      [
        "flow_tc",
        9,
        1
      ]
    ]
  },
  "filb_slice_slb_context_db": {
    "type": "memory",
    "block": "filb_slice",
    "width": 31,
    "desc": "SLB database",
    "fields": [
      [
        "start_segment_time",
        0,
        9
      ],
      [
        "last_prev_seg_time",
        9,
        9
      ],
      [
        "last_pd_time",
        18,
        9
      ],
      [
        "ssn",
        27,
        2
      ],
      [
        "switch_next_pd",
        29,
        1
      ],
      [
        "first_segment",
        30,
        1
      ]
    ]
  },
  "filb_slice_slb_voq": {
    "type": "memory",
    "block": "filb_slice",
    "width": 19,
    "desc": "VOQ number per SLB context",
    "fields": [
      [
        "voq",
        0,
        12
      ],
      [
        "link_num",
        12,
        6
      ],
      [
        "slb_voq_map_valid",
        18,
        1
      ]
    ]
  },
  "filb_slice_slb_voq_pool_mem": {
    "type": "memory",
    "block": "filb_slice",
    "width": 12,
    "desc": "VOQ number per SLB context",
    "fields": [
      [
        "voqentry",
        0,
        12
      ]
    ]
  },
  "filb_slice_slb_fc_timer": {
    "type": "memory",
    "block": "filb_slice",
    "width": 10,
    "desc": "Slb flow control timer",
    "fields": [
      [
        "fc_timer",
        0,
        10
      ]
    ]
  },
  "fllb_interrupt_register": {
    "type": "register",
    "block": "fllb",
    "width": 1,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ]
    ]
  },
  "fllb_mem_protect_interrupt": {
    "type": "register",
    "block": "fllb",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "fllb_mem_protect_interrupt_test": {
    "type": "register",
    "block": "fllb",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "fllb_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "fllb",
    "width": 26,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "iflb_fbm0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "iflb_fbm1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "iflb_data0_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "iflb_data1_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "iflb_data_em_index0_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "iflb_data_em_index1_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "elephant_table_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "pd_fifo_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "lbg_table_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "lbg_far_end_links_up_table_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "iflb_em_verifier0_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "iflb_em_verifier1_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "iflb_em_verifier2_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "iflb_em_verifier3_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "iflb_em_verifier4_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "iflb_em_verifier5_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "iflb_em_verifier6_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "iflb_em_verifier7_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "iflb_em_verifier8_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "iflb_em_verifier9_ecc_1b_err_interrupt_mask",
        19,
        1
      ],
      [
        "iflb_em_verifier10_ecc_1b_err_interrupt_mask",
        20,
        1
      ],
      [
        "iflb_em_verifier11_ecc_1b_err_interrupt_mask",
        21,
        1
      ],
      [
        "iflb_em_verifier12_ecc_1b_err_interrupt_mask",
        22,
        1
      ],
      [
        "iflb_em_verifier13_ecc_1b_err_interrupt_mask",
        23,
        1
      ],
      [
        "iflb_em_verifier14_ecc_1b_err_interrupt_mask",
        24,
        1
      ],
      [
        "iflb_em_verifier15_ecc_1b_err_interrupt_mask",
        25,
        1
      ]
    ]
  },
  "fllb_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "fllb",
    "width": 26,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "iflb_fbm0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "iflb_fbm1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "iflb_data0_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "iflb_data1_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "iflb_data_em_index0_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "iflb_data_em_index1_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "elephant_table_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "pd_fifo_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "lbg_table_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "lbg_far_end_links_up_table_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "iflb_em_verifier0_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "iflb_em_verifier1_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "iflb_em_verifier2_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "iflb_em_verifier3_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "iflb_em_verifier4_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "iflb_em_verifier5_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "iflb_em_verifier6_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "iflb_em_verifier7_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "iflb_em_verifier8_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "iflb_em_verifier9_ecc_2b_err_interrupt_mask",
        19,
        1
      ],
      [
        "iflb_em_verifier10_ecc_2b_err_interrupt_mask",
        20,
        1
      ],
      [
        "iflb_em_verifier11_ecc_2b_err_interrupt_mask",
        21,
        1
      ],
      [
        "iflb_em_verifier12_ecc_2b_err_interrupt_mask",
        22,
        1
      ],
      [
        "iflb_em_verifier13_ecc_2b_err_interrupt_mask",
        23,
        1
      ],
      [
        "iflb_em_verifier14_ecc_2b_err_interrupt_mask",
        24,
        1
      ],
      [
        "iflb_em_verifier15_ecc_2b_err_interrupt_mask",
        25,
        1
      ]
    ]
  },
  "fllb_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "fllb",
    "width": 26,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "iflb_fbm0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "iflb_fbm1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "iflb_data0_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "iflb_data1_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "iflb_data_em_index0_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "iflb_data_em_index1_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "elephant_table_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "pd_fifo_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "lbg_table_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "lbg_far_end_links_up_table_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "iflb_em_verifier0_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "iflb_em_verifier1_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "iflb_em_verifier2_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "iflb_em_verifier3_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "iflb_em_verifier4_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "iflb_em_verifier5_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "iflb_em_verifier6_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "iflb_em_verifier7_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "iflb_em_verifier8_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "iflb_em_verifier9_ecc_1b_err_initiate",
        19,
        1
      ],
      [
        "iflb_em_verifier10_ecc_1b_err_initiate",
        20,
        1
      ],
      [
        "iflb_em_verifier11_ecc_1b_err_initiate",
        21,
        1
      ],
      [
        "iflb_em_verifier12_ecc_1b_err_initiate",
        22,
        1
      ],
      [
        "iflb_em_verifier13_ecc_1b_err_initiate",
        23,
        1
      ],
      [
        "iflb_em_verifier14_ecc_1b_err_initiate",
        24,
        1
      ],
      [
        "iflb_em_verifier15_ecc_1b_err_initiate",
        25,
        1
      ]
    ]
  },
  "fllb_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "fllb",
    "width": 26,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "iflb_fbm0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "iflb_fbm1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "iflb_data0_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "iflb_data1_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "iflb_data_em_index0_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "iflb_data_em_index1_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "elephant_table_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "pd_fifo_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "lbg_table_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "lbg_far_end_links_up_table_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "iflb_em_verifier0_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "iflb_em_verifier1_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "iflb_em_verifier2_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "iflb_em_verifier3_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "iflb_em_verifier4_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "iflb_em_verifier5_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "iflb_em_verifier6_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "iflb_em_verifier7_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "iflb_em_verifier8_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "iflb_em_verifier9_ecc_2b_err_initiate",
        19,
        1
      ],
      [
        "iflb_em_verifier10_ecc_2b_err_initiate",
        20,
        1
      ],
      [
        "iflb_em_verifier11_ecc_2b_err_initiate",
        21,
        1
      ],
      [
        "iflb_em_verifier12_ecc_2b_err_initiate",
        22,
        1
      ],
      [
        "iflb_em_verifier13_ecc_2b_err_initiate",
        23,
        1
      ],
      [
        "iflb_em_verifier14_ecc_2b_err_initiate",
        24,
        1
      ],
      [
        "iflb_em_verifier15_ecc_2b_err_initiate",
        25,
        1
      ]
    ]
  },
  "fllb_mem_protect_err_status": {
    "type": "register",
    "block": "fllb",
    "width": 26,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "iflb_fbm0_err_int",
        0,
        1
      ],
      [
        "iflb_fbm1_err_int",
        1,
        1
      ],
      [
        "iflb_data0_err_int",
        2,
        1
      ],
      [
        "iflb_data1_err_int",
        3,
        1
      ],
      [
        "iflb_data_em_index0_err_int",
        4,
        1
      ],
      [
        "iflb_data_em_index1_err_int",
        5,
        1
      ],
      [
        "elephant_table_err_int",
        6,
        1
      ],
      [
        "pd_fifo_err_int",
        7,
        1
      ],
      [
        "lbg_table_err_int",
        8,
        1
      ],
      [
        "lbg_far_end_links_up_table_err_int",
        9,
        1
      ],
      [
        "iflb_em_verifier0_err_int",
        10,
        1
      ],
      [
        "iflb_em_verifier1_err_int",
        11,
        1
      ],
      [
        "iflb_em_verifier2_err_int",
        12,
        1
      ],
      [
        "iflb_em_verifier3_err_int",
        13,
        1
      ],
      [
        "iflb_em_verifier4_err_int",
        14,
        1
      ],
      [
        "iflb_em_verifier5_err_int",
        15,
        1
      ],
      [
        "iflb_em_verifier6_err_int",
        16,
        1
      ],
      [
        "iflb_em_verifier7_err_int",
        17,
        1
      ],
      [
        "iflb_em_verifier8_err_int",
        18,
        1
      ],
      [
        "iflb_em_verifier9_err_int",
        19,
        1
      ],
      [
        "iflb_em_verifier10_err_int",
        20,
        1
      ],
      [
        "iflb_em_verifier11_err_int",
        21,
        1
      ],
      [
        "iflb_em_verifier12_err_int",
        22,
        1
      ],
      [
        "iflb_em_verifier13_err_int",
        23,
        1
      ],
      [
        "iflb_em_verifier14_err_int",
        24,
        1
      ],
      [
        "iflb_em_verifier15_err_int",
        25,
        1
      ]
    ]
  },
  "fllb_selected_ser_error_info": {
    "type": "register",
    "block": "fllb",
    "width": 14,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        12
      ],
      [
        "mem_err_type",
        12,
        2
      ]
    ]
  },
  "fllb_ser_error_debug_configuration": {
    "type": "register",
    "block": "fllb",
    "width": 6,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        5
      ],
      [
        "reset_memory_errors",
        5,
        1
      ]
    ]
  },
  "fllb_ecc_1b_err_debug": {
    "type": "register",
    "block": "fllb",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "fllb_ecc_2b_err_debug": {
    "type": "register",
    "block": "fllb",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "fllb_mbist_pass_status": {
    "type": "register",
    "block": "fllb",
    "width": 88,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        88
      ]
    ]
  },
  "fllb_mbist_fail_status": {
    "type": "register",
    "block": "fllb",
    "width": 88,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        88
      ]
    ]
  },
  "fllb_tcam_bist_status": {
    "type": "register",
    "block": "fllb",
    "width": 16,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        8
      ],
      [
        "tcam_bist_done_fail_out",
        8,
        8
      ]
    ]
  },
  "fllb_tcam_scan_period_cfg": {
    "type": "register",
    "block": "fllb",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "fllb_counter_timer": {
    "type": "register",
    "block": "fllb",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "fllb_counter_timer_trigger_reg": {
    "type": "register",
    "block": "fllb",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "fllb_memory_access_timeout": {
    "type": "register",
    "block": "fllb",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "fllb_broadcast_config_reg": {
    "type": "register",
    "block": "fllb",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "fllb_memory_prot_bypass": {
    "type": "register",
    "block": "fllb",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "fllb_soft_reset_configuration": {
    "type": "register",
    "block": "fllb",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "fllb_mbist_configuration": {
    "type": "register",
    "block": "fllb",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "fllb_power_down_configuration": {
    "type": "register",
    "block": "fllb",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "fllb_spare_reg": {
    "type": "register",
    "block": "fllb",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "fllb_pmro_ctrl": {
    "type": "register",
    "block": "fllb",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "fllb_pmro_status": {
    "type": "register",
    "block": "fllb",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "fllb_mirror_bus_conf_reg": {
    "type": "register",
    "block": "fllb",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "fllb_mirror_bus_status": {
    "type": "register",
    "block": "fllb",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "fllb_device_time_offset_cfg": {
    "type": "register",
    "block": "fllb",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "fllb_slice_mode_config": {
    "type": "register",
    "block": "fllb",
    "width": 4,
    "desc": "Slice mode configuration",
    "fields": [
      [
        "slice_mode",
        0,
        4
      ]
    ]
  },
  "fllb_fifo_cbt_config": {
    "type": "register",
    "block": "fllb",
    "width": 12,
    "desc": "Thresholds that control when input to the block is stopped in order to avoid overflow",
    "fields": [
      [
        "pd_fifo_almost_full_th",
        0,
        6
      ],
      [
        "cbt_almost_full_th",
        6,
        6
      ]
    ]
  },
  "fllb_general_config": {
    "type": "register",
    "block": "fllb",
    "width": 24,
    "desc": "General confurations",
    "fields": [
      [
        "is_overlay",
        0,
        1
      ],
      [
        "default_count_type",
        1,
        1
      ],
      [
        "first_flowlet_always_ecmp",
        2,
        1
      ],
      [
        "first_flowlet_ecmp_from_iflb_util_percent",
        3,
        4
      ],
      [
        "ecmp_mask_local_failed_links",
        7,
        1
      ],
      [
        "ecmp_mask_far_failed_links",
        8,
        1
      ],
      [
        "flowlet_mask_local_failed_links",
        9,
        1
      ],
      [
        "flowlet_mask_far_failed_links",
        10,
        1
      ],
      [
        "last_packet_time_resolution",
        11,
        4
      ],
      [
        "init_timestamp_resolution",
        15,
        3
      ],
      [
        "flowlet_byte_count_resolution",
        18,
        4
      ],
      [
        "disable_aging_by_tp",
        22,
        1
      ],
      [
        "promote_to_elephant_without_gap",
        23,
        1
      ]
    ]
  },
  "fllb_tc_mapping_config": {
    "type": "register",
    "block": "fllb",
    "width": 33,
    "desc": "TC Mapping configuration",
    "fields": [
      [
        "map_tc_only_for_lbg_id",
        0,
        1
      ],
      [
        "elephant_tc_mapping",
        1,
        24
      ],
      [
        "slb_tc_mapping",
        25,
        8
      ]
    ]
  },
  "fllb_enabled_svc_config": {
    "type": "register",
    "block": "fllb",
    "width": 42,
    "desc": "SVC Enabling configuration",
    "fields": [
      [
        "num_of_enabled_svc",
        0,
        10
      ],
      [
        "enabled_svc_lines",
        10,
        32
      ]
    ]
  },
  "fllb_enable_config": {
    "type": "register",
    "block": "fllb",
    "width": 5,
    "desc": "Features enable configuration",
    "fields": [
      [
        "process_all_flows",
        0,
        1
      ],
      [
        "bypass_mode",
        1,
        2
      ],
      [
        "slb_enabled",
        3,
        1
      ],
      [
        "all_ecmp",
        4,
        1
      ]
    ]
  },
  "fllb_reset_timer_config": {
    "type": "register",
    "block": "fllb",
    "width": 5,
    "desc": "Configuration to control whether to reset the New-Flows-Use-ECMP timer that causes new flows to be allocated using ECMP while it is active Used to prevent Out-Of-Order in cases where the last packet of the flow possibly was sent at a period shorter than flowlet gap, but it was not recorded in the IFDB",
    "fields": [
      [
        "reset_timer_on_insert_fail",
        0,
        1
      ],
      [
        "reset_timer_on_full_iflb",
        1,
        1
      ],
      [
        "reset_timer_on_pd_while_deleting_entry",
        2,
        1
      ],
      [
        "reset_timer_on_ecmp_only_pd",
        3,
        1
      ],
      [
        "reset_timer_on_pd_size_lower_than_th",
        4,
        1
      ]
    ]
  },
  "fllb_min_packet_config": {
    "type": "register",
    "block": "fllb",
    "width": 28,
    "desc": "Threshold configurations for minimal packet size to be ignored",
    "fields": [
      [
        "min_packet_size_to_alloc_iflb_entry",
        0,
        14
      ],
      [
        "min_packet_size_to_update_rate",
        14,
        14
      ]
    ]
  },
  "fllb_rate_config": {
    "type": "register",
    "block": "fllb",
    "width": 35,
    "desc": "Rate configuration for determining flow as elephant",
    "fields": [
      [
        "flow_rate_resolution",
        0,
        4
      ],
      [
        "leaky_bucket_rate",
        4,
        5
      ],
      [
        "elephant_flow_th",
        9,
        16
      ],
      [
        "elephant_flow_packets_th",
        25,
        10
      ]
    ]
  },
  "fllb_time_th_config": {
    "type": "register",
    "block": "fllb",
    "width": 22,
    "desc": "Time threshold configurations",
    "fields": [
      [
        "flowlet_gap_th",
        0,
        12
      ],
      [
        "iflb_full_time_th",
        12,
        10
      ]
    ]
  },
  "fllb_aging_config": {
    "type": "register",
    "block": "fllb",
    "width": 44,
    "desc": "Aging configurations",
    "fields": [
      [
        "disable_aging",
        0,
        1
      ],
      [
        "expire_toggled_flows",
        1,
        1
      ],
      [
        "same_entry_minimal_aging_interval",
        2,
        15
      ],
      [
        "same_entry_maximal_aging_interval",
        17,
        15
      ],
      [
        "num_of_entries_to_update_to_enter_bubble",
        32,
        12
      ]
    ]
  },
  "fllb_aging_th_config": {
    "type": "register",
    "block": "fllb",
    "width": 52,
    "desc": "Aging threshold configuration",
    "fields": [
      [
        "flow_aging_not_elephant_th",
        0,
        13
      ],
      [
        "flow_aging_expired_elephant_th",
        13,
        13
      ],
      [
        "flow_aging_slb_elephant_th",
        26,
        13
      ],
      [
        "flow_toggle_aging_th",
        39,
        13
      ]
    ]
  },
  "fllb_iflb_fbm_config": {
    "type": "register",
    "block": "fllb",
    "width": 83,
    "desc": "IFDB FBM initialization configurations Each buffer represents one of the 4K flows",
    "fields": [
      [
        "fbm_init",
        0,
        1
      ],
      [
        "fbm_working_mode",
        1,
        1
      ],
      [
        "fbm_total_buffers",
        2,
        13
      ],
      [
        "fbm_not_empty_entry",
        15,
        64
      ],
      [
        "fbm_almost_empty_th",
        79,
        4
      ]
    ]
  },
  "fllb_ibm_config": {
    "type": "register",
    "block": "fllb",
    "width": 15,
    "desc": "In-Bound Mirror commands for Tetration",
    "fields": [
      [
        "new_flow_ibm_cmd",
        0,
        5
      ],
      [
        "new_elephant_ibm_cmd",
        5,
        5
      ],
      [
        "fin_ibm_cmd",
        10,
        5
      ]
    ]
  },
  "fllb_cpu_read": {
    "type": "register",
    "block": "fllb",
    "width": 36,
    "desc": "CPU Read register Writing to this register will trigger CPU read process",
    "fields": [
      [
        "cpu_read_flow_sign",
        0,
        36
      ]
    ]
  },
  "fllb_cpu_read_result_iflb": {
    "type": "register",
    "block": "fllb",
    "width": 99,
    "desc": "CPU Read result from IFDB",
    "fields": [
      [
        "cpu_read_result_iflb_entry",
        0,
        87
      ],
      [
        "cpu_read_result_iflb_pointer",
        87,
        12
      ]
    ]
  },
  "fllb_cpu_read_result_elephant": {
    "type": "register",
    "block": "fllb",
    "width": 81,
    "desc": "CPU Read result from elephant table",
    "fields": [
      [
        "cpu_read_result_elephant_entry",
        0,
        81
      ]
    ]
  },
  "fllb_cpu_read_result_misc": {
    "type": "register",
    "block": "fllb",
    "width": 36,
    "desc": "CPU Read result details",
    "fields": [
      [
        "cpu_read_result_ready",
        0,
        2
      ],
      [
        "cpu_read_result_hit",
        2,
        2
      ],
      [
        "cpu_read_result_time",
        4,
        32
      ]
    ]
  },
  "fllb_cpu_read_mask_counter_th_config": {
    "type": "register",
    "block": "fllb",
    "width": 5,
    "desc": "CPU Read auxiliary configuration",
    "fields": [
      [
        "cpu_read_mask_counter_th",
        0,
        5
      ]
    ]
  },
  "fllb_bubble_timer_config": {
    "type": "register",
    "block": "fllb",
    "width": 32,
    "desc": "Bubble threshold times configurations",
    "fields": [
      [
        "bubble_tp_th",
        0,
        16
      ],
      [
        "bubble_cpu_read_th",
        16,
        16
      ]
    ]
  },
  "fllb_links_up_table": {
    "type": "register",
    "block": "fllb",
    "width": 36,
    "desc": "Links up status",
    "fields": [
      [
        "links_up",
        0,
        36
      ]
    ]
  },
  "fllb_svc_empty_status_reg": {
    "type": "register",
    "block": "fllb",
    "width": 512,
    "desc": "Empty SVC Status",
    "fields": [
      [
        "svc_empty_status",
        0,
        512
      ]
    ]
  },
  "fllb_debug_register": {
    "type": "register",
    "block": "fllb",
    "width": 64,
    "desc": "Counters for debugging",
    "fields": [
      [
        "flowlet_path_changes_counter",
        0,
        16
      ],
      [
        "aged_elephant_flows_counter",
        16,
        16
      ],
      [
        "aged_not_slb_flows_counter",
        32,
        16
      ],
      [
        "feedback_packet_output_counter",
        48,
        16
      ]
    ]
  },
  "fllb_reset_timer_event_register": {
    "type": "register",
    "block": "fllb",
    "width": 5,
    "desc": "Indication of events that may reset the New-Flows-Use-ECMP Timer (reset based on ResetTimerConfig)",
    "fields": [
      [
        "insert_fail_event",
        0,
        1
      ],
      [
        "full_iflb_event",
        1,
        1
      ],
      [
        "pd_while_deleting_entry_event",
        2,
        1
      ],
      [
        "ecmp_only_pd_event",
        3,
        1
      ],
      [
        "pd_size_lower_than_th_event",
        4,
        1
      ]
    ]
  },
  "fllb_drop_counter_register": {
    "type": "register",
    "block": "fllb",
    "width": 24,
    "desc": "Dropped PD counter register",
    "fields": [
      [
        "drop_counter",
        0,
        24
      ]
    ]
  },
  "fllb_wrong_lbgid_event": {
    "type": "register",
    "block": "fllb",
    "width": 37,
    "desc": "Wrong LBG-ID event details",
    "fields": [
      [
        "event_valid",
        0,
        1
      ],
      [
        "event_flow_sign",
        1,
        36
      ]
    ]
  },
  "fllb_flows_instrumentation_register": {
    "type": "register",
    "block": "fllb",
    "width": 44,
    "desc": "Active flows instrumentation register",
    "fields": [
      [
        "active_flows_count",
        0,
        13
      ],
      [
        "active_flows_max",
        13,
        13
      ],
      [
        "elephant_flows_count",
        26,
        9
      ],
      [
        "elephant_flows_max",
        35,
        9
      ]
    ]
  },
  "fllb_status_register": {
    "type": "register",
    "block": "fllb",
    "width": 1,
    "desc": "Initialization status reigster",
    "fields": [
      [
        "init_done",
        0,
        1
      ]
    ]
  },
  "fllb_iflb_em_per_bank_reg": {
    "type": "register",
    "block": "fllb",
    "width": 74,
    "desc": "",
    "fields": [
      [
        "iflb_em_active_banks",
        0,
        1
      ],
      [
        "iflb_em_hash_key",
        1,
        72
      ],
      [
        "iflb_em_use_primitive_crc",
        73,
        1
      ]
    ]
  },
  "fllb_iflb_em_per_em_reg": {
    "type": "register",
    "block": "fllb",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "iflb_em_key_width",
        0,
        16
      ],
      [
        "iflb_em_auto_bubble_req",
        16,
        1
      ],
      [
        "iflb_em_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "fllb_iflb_em_cam_wm_max_reg": {
    "type": "register",
    "block": "fllb",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "iflb_em_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "fllb_iflb_em_bank_write_cntr_reg": {
    "type": "register",
    "block": "fllb",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "iflb_em_bank_write_cntr",
        0,
        64
      ]
    ]
  },
  "fllb_active_flows_histogram_cfg": {
    "type": "register",
    "block": "fllb",
    "width": 103,
    "desc": "",
    "fields": [
      [
        "active_flows_histogram_th0",
        0,
        13
      ],
      [
        "active_flows_histogram_th1",
        13,
        13
      ],
      [
        "active_flows_histogram_th2",
        26,
        13
      ],
      [
        "active_flows_histogram_th3",
        39,
        13
      ],
      [
        "active_flows_histogram_th4",
        52,
        13
      ],
      [
        "active_flows_histogram_th5",
        65,
        13
      ],
      [
        "active_flows_histogram_th6",
        78,
        13
      ],
      [
        "active_flows_histogram_time_interval",
        91,
        12
      ]
    ]
  },
  "fllb_active_flows_histogram_status": {
    "type": "register",
    "block": "fllb",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "active_flows_histogram_value0",
        0,
        32
      ],
      [
        "active_flows_histogram_overflow0",
        32,
        1
      ],
      [
        "active_flows_histogram_value1",
        33,
        32
      ],
      [
        "active_flows_histogram_overflow1",
        65,
        1
      ],
      [
        "active_flows_histogram_value2",
        66,
        32
      ],
      [
        "active_flows_histogram_overflow2",
        98,
        1
      ],
      [
        "active_flows_histogram_value3",
        99,
        32
      ],
      [
        "active_flows_histogram_overflow3",
        131,
        1
      ],
      [
        "active_flows_histogram_value4",
        132,
        32
      ],
      [
        "active_flows_histogram_overflow4",
        164,
        1
      ],
      [
        "active_flows_histogram_value5",
        165,
        32
      ],
      [
        "active_flows_histogram_overflow5",
        197,
        1
      ],
      [
        "active_flows_histogram_value6",
        198,
        32
      ],
      [
        "active_flows_histogram_overflow6",
        230,
        1
      ],
      [
        "active_flows_histogram_value7",
        231,
        32
      ],
      [
        "active_flows_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "fllb_active_elephant_flows_histogram_cfg": {
    "type": "register",
    "block": "fllb",
    "width": 75,
    "desc": "",
    "fields": [
      [
        "active_elephant_flows_histogram_th0",
        0,
        9
      ],
      [
        "active_elephant_flows_histogram_th1",
        9,
        9
      ],
      [
        "active_elephant_flows_histogram_th2",
        18,
        9
      ],
      [
        "active_elephant_flows_histogram_th3",
        27,
        9
      ],
      [
        "active_elephant_flows_histogram_th4",
        36,
        9
      ],
      [
        "active_elephant_flows_histogram_th5",
        45,
        9
      ],
      [
        "active_elephant_flows_histogram_th6",
        54,
        9
      ],
      [
        "active_elephant_flows_histogram_time_interval",
        63,
        12
      ]
    ]
  },
  "fllb_active_elephant_flows_histogram_status": {
    "type": "register",
    "block": "fllb",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "active_elephant_flows_histogram_value0",
        0,
        32
      ],
      [
        "active_elephant_flows_histogram_overflow0",
        32,
        1
      ],
      [
        "active_elephant_flows_histogram_value1",
        33,
        32
      ],
      [
        "active_elephant_flows_histogram_overflow1",
        65,
        1
      ],
      [
        "active_elephant_flows_histogram_value2",
        66,
        32
      ],
      [
        "active_elephant_flows_histogram_overflow2",
        98,
        1
      ],
      [
        "active_elephant_flows_histogram_value3",
        99,
        32
      ],
      [
        "active_elephant_flows_histogram_overflow3",
        131,
        1
      ],
      [
        "active_elephant_flows_histogram_value4",
        132,
        32
      ],
      [
        "active_elephant_flows_histogram_overflow4",
        164,
        1
      ],
      [
        "active_elephant_flows_histogram_value5",
        165,
        32
      ],
      [
        "active_elephant_flows_histogram_overflow5",
        197,
        1
      ],
      [
        "active_elephant_flows_histogram_value6",
        198,
        32
      ],
      [
        "active_elephant_flows_histogram_overflow6",
        230,
        1
      ],
      [
        "active_elephant_flows_histogram_value7",
        231,
        32
      ],
      [
        "active_elephant_flows_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "fllb_elephant_flow_size_histogram_cfg": {
    "type": "register",
    "block": "fllb",
    "width": 224,
    "desc": "",
    "fields": [
      [
        "elephant_flow_size_histogram_th0",
        0,
        32
      ],
      [
        "elephant_flow_size_histogram_th1",
        32,
        32
      ],
      [
        "elephant_flow_size_histogram_th2",
        64,
        32
      ],
      [
        "elephant_flow_size_histogram_th3",
        96,
        32
      ],
      [
        "elephant_flow_size_histogram_th4",
        128,
        32
      ],
      [
        "elephant_flow_size_histogram_th5",
        160,
        32
      ],
      [
        "elephant_flow_size_histogram_th6",
        192,
        32
      ]
    ]
  },
  "fllb_elephant_flow_size_histogram_status": {
    "type": "register",
    "block": "fllb",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "elephant_flow_size_histogram_value0",
        0,
        32
      ],
      [
        "elephant_flow_size_histogram_overflow0",
        32,
        1
      ],
      [
        "elephant_flow_size_histogram_value1",
        33,
        32
      ],
      [
        "elephant_flow_size_histogram_overflow1",
        65,
        1
      ],
      [
        "elephant_flow_size_histogram_value2",
        66,
        32
      ],
      [
        "elephant_flow_size_histogram_overflow2",
        98,
        1
      ],
      [
        "elephant_flow_size_histogram_value3",
        99,
        32
      ],
      [
        "elephant_flow_size_histogram_overflow3",
        131,
        1
      ],
      [
        "elephant_flow_size_histogram_value4",
        132,
        32
      ],
      [
        "elephant_flow_size_histogram_overflow4",
        164,
        1
      ],
      [
        "elephant_flow_size_histogram_value5",
        165,
        32
      ],
      [
        "elephant_flow_size_histogram_overflow5",
        197,
        1
      ],
      [
        "elephant_flow_size_histogram_value6",
        198,
        32
      ],
      [
        "elephant_flow_size_histogram_overflow6",
        230,
        1
      ],
      [
        "elephant_flow_size_histogram_value7",
        231,
        32
      ],
      [
        "elephant_flow_size_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "fllb_elephant_flow_packet_count_histogram_cfg": {
    "type": "register",
    "block": "fllb",
    "width": 168,
    "desc": "",
    "fields": [
      [
        "elephant_flow_packet_count_histogram_th0",
        0,
        24
      ],
      [
        "elephant_flow_packet_count_histogram_th1",
        24,
        24
      ],
      [
        "elephant_flow_packet_count_histogram_th2",
        48,
        24
      ],
      [
        "elephant_flow_packet_count_histogram_th3",
        72,
        24
      ],
      [
        "elephant_flow_packet_count_histogram_th4",
        96,
        24
      ],
      [
        "elephant_flow_packet_count_histogram_th5",
        120,
        24
      ],
      [
        "elephant_flow_packet_count_histogram_th6",
        144,
        24
      ]
    ]
  },
  "fllb_elephant_flow_packet_count_histogram_status": {
    "type": "register",
    "block": "fllb",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "elephant_flow_packet_count_histogram_value0",
        0,
        32
      ],
      [
        "elephant_flow_packet_count_histogram_overflow0",
        32,
        1
      ],
      [
        "elephant_flow_packet_count_histogram_value1",
        33,
        32
      ],
      [
        "elephant_flow_packet_count_histogram_overflow1",
        65,
        1
      ],
      [
        "elephant_flow_packet_count_histogram_value2",
        66,
        32
      ],
      [
        "elephant_flow_packet_count_histogram_overflow2",
        98,
        1
      ],
      [
        "elephant_flow_packet_count_histogram_value3",
        99,
        32
      ],
      [
        "elephant_flow_packet_count_histogram_overflow3",
        131,
        1
      ],
      [
        "elephant_flow_packet_count_histogram_value4",
        132,
        32
      ],
      [
        "elephant_flow_packet_count_histogram_overflow4",
        164,
        1
      ],
      [
        "elephant_flow_packet_count_histogram_value5",
        165,
        32
      ],
      [
        "elephant_flow_packet_count_histogram_overflow5",
        197,
        1
      ],
      [
        "elephant_flow_packet_count_histogram_value6",
        198,
        32
      ],
      [
        "elephant_flow_packet_count_histogram_overflow6",
        230,
        1
      ],
      [
        "elephant_flow_packet_count_histogram_value7",
        231,
        32
      ],
      [
        "elephant_flow_packet_count_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "fllb_elephant_flow_duration_histogram_cfg": {
    "type": "register",
    "block": "fllb",
    "width": 168,
    "desc": "",
    "fields": [
      [
        "elephant_flow_duration_histogram_th0",
        0,
        24
      ],
      [
        "elephant_flow_duration_histogram_th1",
        24,
        24
      ],
      [
        "elephant_flow_duration_histogram_th2",
        48,
        24
      ],
      [
        "elephant_flow_duration_histogram_th3",
        72,
        24
      ],
      [
        "elephant_flow_duration_histogram_th4",
        96,
        24
      ],
      [
        "elephant_flow_duration_histogram_th5",
        120,
        24
      ],
      [
        "elephant_flow_duration_histogram_th6",
        144,
        24
      ]
    ]
  },
  "fllb_elephant_flow_duration_histogram_status": {
    "type": "register",
    "block": "fllb",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "elephant_flow_duration_histogram_value0",
        0,
        32
      ],
      [
        "elephant_flow_duration_histogram_overflow0",
        32,
        1
      ],
      [
        "elephant_flow_duration_histogram_value1",
        33,
        32
      ],
      [
        "elephant_flow_duration_histogram_overflow1",
        65,
        1
      ],
      [
        "elephant_flow_duration_histogram_value2",
        66,
        32
      ],
      [
        "elephant_flow_duration_histogram_overflow2",
        98,
        1
      ],
      [
        "elephant_flow_duration_histogram_value3",
        99,
        32
      ],
      [
        "elephant_flow_duration_histogram_overflow3",
        131,
        1
      ],
      [
        "elephant_flow_duration_histogram_value4",
        132,
        32
      ],
      [
        "elephant_flow_duration_histogram_overflow4",
        164,
        1
      ],
      [
        "elephant_flow_duration_histogram_value5",
        165,
        32
      ],
      [
        "elephant_flow_duration_histogram_overflow5",
        197,
        1
      ],
      [
        "elephant_flow_duration_histogram_value6",
        198,
        32
      ],
      [
        "elephant_flow_duration_histogram_overflow6",
        230,
        1
      ],
      [
        "elephant_flow_duration_histogram_value7",
        231,
        32
      ],
      [
        "elephant_flow_duration_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "fllb_flow_arrival_rate_histogram_cfg": {
    "type": "register",
    "block": "fllb",
    "width": 122,
    "desc": "",
    "fields": [
      [
        "flow_arrival_rate_histogram_th0",
        0,
        15
      ],
      [
        "flow_arrival_rate_histogram_th1",
        15,
        15
      ],
      [
        "flow_arrival_rate_histogram_th2",
        30,
        15
      ],
      [
        "flow_arrival_rate_histogram_th3",
        45,
        15
      ],
      [
        "flow_arrival_rate_histogram_th4",
        60,
        15
      ],
      [
        "flow_arrival_rate_histogram_th5",
        75,
        15
      ],
      [
        "flow_arrival_rate_histogram_th6",
        90,
        15
      ],
      [
        "flow_arrival_rate_histogram_time_interval",
        105,
        17
      ]
    ]
  },
  "fllb_flow_arrival_rate_histogram_status": {
    "type": "register",
    "block": "fllb",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "flow_arrival_rate_histogram_value0",
        0,
        32
      ],
      [
        "flow_arrival_rate_histogram_overflow0",
        32,
        1
      ],
      [
        "flow_arrival_rate_histogram_value1",
        33,
        32
      ],
      [
        "flow_arrival_rate_histogram_overflow1",
        65,
        1
      ],
      [
        "flow_arrival_rate_histogram_value2",
        66,
        32
      ],
      [
        "flow_arrival_rate_histogram_overflow2",
        98,
        1
      ],
      [
        "flow_arrival_rate_histogram_value3",
        99,
        32
      ],
      [
        "flow_arrival_rate_histogram_overflow3",
        131,
        1
      ],
      [
        "flow_arrival_rate_histogram_value4",
        132,
        32
      ],
      [
        "flow_arrival_rate_histogram_overflow4",
        164,
        1
      ],
      [
        "flow_arrival_rate_histogram_value5",
        165,
        32
      ],
      [
        "flow_arrival_rate_histogram_overflow5",
        197,
        1
      ],
      [
        "flow_arrival_rate_histogram_value6",
        198,
        32
      ],
      [
        "flow_arrival_rate_histogram_overflow6",
        230,
        1
      ],
      [
        "flow_arrival_rate_histogram_value7",
        231,
        32
      ],
      [
        "flow_arrival_rate_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "fllb_flowlet_inter_arrival_time_histogram_cfg": {
    "type": "register",
    "block": "fllb",
    "width": 91,
    "desc": "",
    "fields": [
      [
        "flowlet_inter_arrival_time_histogram_th0",
        0,
        13
      ],
      [
        "flowlet_inter_arrival_time_histogram_th1",
        13,
        13
      ],
      [
        "flowlet_inter_arrival_time_histogram_th2",
        26,
        13
      ],
      [
        "flowlet_inter_arrival_time_histogram_th3",
        39,
        13
      ],
      [
        "flowlet_inter_arrival_time_histogram_th4",
        52,
        13
      ],
      [
        "flowlet_inter_arrival_time_histogram_th5",
        65,
        13
      ],
      [
        "flowlet_inter_arrival_time_histogram_th6",
        78,
        13
      ]
    ]
  },
  "fllb_flowlet_inter_arrival_time_histogram_status": {
    "type": "register",
    "block": "fllb",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "flowlet_inter_arrival_time_histogram_value0",
        0,
        32
      ],
      [
        "flowlet_inter_arrival_time_histogram_overflow0",
        32,
        1
      ],
      [
        "flowlet_inter_arrival_time_histogram_value1",
        33,
        32
      ],
      [
        "flowlet_inter_arrival_time_histogram_overflow1",
        65,
        1
      ],
      [
        "flowlet_inter_arrival_time_histogram_value2",
        66,
        32
      ],
      [
        "flowlet_inter_arrival_time_histogram_overflow2",
        98,
        1
      ],
      [
        "flowlet_inter_arrival_time_histogram_value3",
        99,
        32
      ],
      [
        "flowlet_inter_arrival_time_histogram_overflow3",
        131,
        1
      ],
      [
        "flowlet_inter_arrival_time_histogram_value4",
        132,
        32
      ],
      [
        "flowlet_inter_arrival_time_histogram_overflow4",
        164,
        1
      ],
      [
        "flowlet_inter_arrival_time_histogram_value5",
        165,
        32
      ],
      [
        "flowlet_inter_arrival_time_histogram_overflow5",
        197,
        1
      ],
      [
        "flowlet_inter_arrival_time_histogram_value6",
        198,
        32
      ],
      [
        "flowlet_inter_arrival_time_histogram_overflow6",
        230,
        1
      ],
      [
        "flowlet_inter_arrival_time_histogram_value7",
        231,
        32
      ],
      [
        "flowlet_inter_arrival_time_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "fllb_flowlet_size_histogram_cfg": {
    "type": "register",
    "block": "fllb",
    "width": 112,
    "desc": "",
    "fields": [
      [
        "flowlet_size_histogram_th0",
        0,
        16
      ],
      [
        "flowlet_size_histogram_th1",
        16,
        16
      ],
      [
        "flowlet_size_histogram_th2",
        32,
        16
      ],
      [
        "flowlet_size_histogram_th3",
        48,
        16
      ],
      [
        "flowlet_size_histogram_th4",
        64,
        16
      ],
      [
        "flowlet_size_histogram_th5",
        80,
        16
      ],
      [
        "flowlet_size_histogram_th6",
        96,
        16
      ]
    ]
  },
  "fllb_flowlet_size_histogram_status": {
    "type": "register",
    "block": "fllb",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "flowlet_size_histogram_value0",
        0,
        32
      ],
      [
        "flowlet_size_histogram_overflow0",
        32,
        1
      ],
      [
        "flowlet_size_histogram_value1",
        33,
        32
      ],
      [
        "flowlet_size_histogram_overflow1",
        65,
        1
      ],
      [
        "flowlet_size_histogram_value2",
        66,
        32
      ],
      [
        "flowlet_size_histogram_overflow2",
        98,
        1
      ],
      [
        "flowlet_size_histogram_value3",
        99,
        32
      ],
      [
        "flowlet_size_histogram_overflow3",
        131,
        1
      ],
      [
        "flowlet_size_histogram_value4",
        132,
        32
      ],
      [
        "flowlet_size_histogram_overflow4",
        164,
        1
      ],
      [
        "flowlet_size_histogram_value5",
        165,
        32
      ],
      [
        "flowlet_size_histogram_overflow5",
        197,
        1
      ],
      [
        "flowlet_size_histogram_value6",
        198,
        32
      ],
      [
        "flowlet_size_histogram_overflow6",
        230,
        1
      ],
      [
        "flowlet_size_histogram_value7",
        231,
        32
      ],
      [
        "flowlet_size_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "fllb_elephant_packet_size_histogram_cfg": {
    "type": "register",
    "block": "fllb",
    "width": 98,
    "desc": "",
    "fields": [
      [
        "elephant_packet_size_histogram_th0",
        0,
        14
      ],
      [
        "elephant_packet_size_histogram_th1",
        14,
        14
      ],
      [
        "elephant_packet_size_histogram_th2",
        28,
        14
      ],
      [
        "elephant_packet_size_histogram_th3",
        42,
        14
      ],
      [
        "elephant_packet_size_histogram_th4",
        56,
        14
      ],
      [
        "elephant_packet_size_histogram_th5",
        70,
        14
      ],
      [
        "elephant_packet_size_histogram_th6",
        84,
        14
      ]
    ]
  },
  "fllb_elephant_packet_size_histogram_status": {
    "type": "register",
    "block": "fllb",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "elephant_packet_size_histogram_value0",
        0,
        32
      ],
      [
        "elephant_packet_size_histogram_overflow0",
        32,
        1
      ],
      [
        "elephant_packet_size_histogram_value1",
        33,
        32
      ],
      [
        "elephant_packet_size_histogram_overflow1",
        65,
        1
      ],
      [
        "elephant_packet_size_histogram_value2",
        66,
        32
      ],
      [
        "elephant_packet_size_histogram_overflow2",
        98,
        1
      ],
      [
        "elephant_packet_size_histogram_value3",
        99,
        32
      ],
      [
        "elephant_packet_size_histogram_overflow3",
        131,
        1
      ],
      [
        "elephant_packet_size_histogram_value4",
        132,
        32
      ],
      [
        "elephant_packet_size_histogram_overflow4",
        164,
        1
      ],
      [
        "elephant_packet_size_histogram_value5",
        165,
        32
      ],
      [
        "elephant_packet_size_histogram_overflow5",
        197,
        1
      ],
      [
        "elephant_packet_size_histogram_value6",
        198,
        32
      ],
      [
        "elephant_packet_size_histogram_overflow6",
        230,
        1
      ],
      [
        "elephant_packet_size_histogram_value7",
        231,
        32
      ],
      [
        "elephant_packet_size_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "fllb_fllb_control_code_map": {
    "type": "memory",
    "block": "fllb",
    "width": 6,
    "desc": "Mapping of the 3b FLLB Control code from PD to properties",
    "fields": [
      [
        "force_elephant",
        0,
        1
      ],
      [
        "disable_elephant",
        1,
        1
      ],
      [
        "disable_slb",
        2,
        1
      ],
      [
        "ecmp_only",
        3,
        1
      ],
      [
        "invert_count_type",
        4,
        1
      ],
      [
        "toggle_aging_th",
        5,
        1
      ]
    ]
  },
  "fllb_link2_dsp_table": {
    "type": "memory",
    "block": "fllb",
    "width": 13,
    "desc": "Link-to-DSP mapping table, entry per spine link",
    "fields": [
      [
        "link_map",
        0,
        13
      ]
    ]
  },
  "fllb_if_source_port_config": {
    "type": "memory",
    "block": "fllb",
    "width": 4,
    "desc": "Configuration per source port",
    "fields": [
      [
        "np_header_size",
        0,
        4
      ]
    ]
  },
  "fllb_svc_fbm": {
    "type": "memory",
    "block": "fllb",
    "width": 16,
    "desc": "SVC Free buffer manager memory, each entry represents 16 consecutive SVCs (total 32*16 = 512 SVCs)",
    "fields": [
      [
        "fbm_row",
        0,
        16
      ]
    ]
  },
  "fllb_iflb_fbm": {
    "type": "memory",
    "block": "fllb",
    "width": 64,
    "desc": "IFDB entries free buffer manager memory, each entry represets 64 consecutive IFDB flow entries (total 64*64 = 4096 entries)",
    "fields": [
      [
        "iflb_fbm_row",
        0,
        64
      ]
    ]
  },
  "fllb_iflb_data": {
    "type": "memory",
    "block": "fllb",
    "width": 73,
    "desc": "IFDB data memory per flow",
    "fields": [
      [
        "entry_valid",
        0,
        1
      ],
      [
        "lbg_id",
        1,
        9
      ],
      [
        "toggle_aging_th",
        10,
        1
      ],
      [
        "last_packet_time",
        11,
        13
      ],
      [
        "elephant_status",
        24,
        2
      ],
      [
        "fabric_link",
        26,
        6
      ],
      [
        "slb_voq_context",
        32,
        9
      ],
      [
        "rate",
        41,
        16
      ],
      [
        "flowlet_byte_count",
        57,
        16
      ]
    ]
  },
  "fllb_iflb_data_em_index": {
    "type": "memory",
    "block": "fllb",
    "width": 14,
    "desc": "IFDB EM Index memory per flow",
    "fields": [
      [
        "em_index",
        0,
        14
      ]
    ]
  },
  "fllb_elephant_table": {
    "type": "memory",
    "block": "fllb",
    "width": 81,
    "desc": "Data on elephant flows for instrumentation",
    "fields": [
      [
        "active",
        0,
        1
      ],
      [
        "init_timestamp",
        1,
        24
      ],
      [
        "byte_count",
        25,
        32
      ],
      [
        "packet_count",
        57,
        24
      ]
    ]
  },
  "fllb_pd_fifo": {
    "type": "memory",
    "block": "fllb",
    "width": 141,
    "desc": "PD FIFO memory",
    "fields": [
      [
        "pd",
        0,
        141
      ]
    ]
  },
  "fllb_lbg_table": {
    "type": "memory",
    "block": "fllb",
    "width": 38,
    "desc": "Properties per LBG-ID, entry selected based on each flow's LBG-ID",
    "fields": [
      [
        "eligible_links_bitmap",
        0,
        36
      ],
      [
        "flb_enable",
        36,
        1
      ],
      [
        "slb_enable",
        37,
        1
      ]
    ]
  },
  "fllb_lbg_far_end_links_up_table": {
    "type": "memory",
    "block": "fllb",
    "width": 36,
    "desc": "Far-End Links up table, entry per LBG-ID selected based on each flow's LBG-ID",
    "fields": [
      [
        "far_end_links_up_bitmap",
        0,
        36
      ]
    ]
  },
  "fllb_iflb_em_verifier": {
    "type": "memory",
    "block": "fllb",
    "width": 92,
    "desc": "",
    "fields": [
      [
        "iflb_em_verifier_data",
        0,
        92
      ]
    ]
  },
  "fllb_iflb_em_valid": {
    "type": "memory",
    "block": "fllb",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "iflb_em_valid_data",
        0,
        2
      ]
    ]
  },
  "fllb_iflb_em_cam": {
    "type": "memory",
    "block": "fllb",
    "width": 36,
    "desc": "",
    "fields": [
      [
        "iflb_em_cam_payload",
        0,
        12
      ],
      [
        "iflb_em_cam_key",
        12,
        36
      ],
      [
        "iflb_em_cam_valid",
        48,
        1
      ]
    ]
  },
  "fllb_fabric_slice_interrupt_register": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 1,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ]
    ]
  },
  "fllb_fabric_slice_mem_protect_interrupt": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "fllb_fabric_slice_mem_protect_interrupt_test": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "fllb_fabric_slice_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 24,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "iflb_fbm0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "iflb_fbm1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "iflb_data0_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "iflb_data1_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "iflb_data_em_index0_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "iflb_data_em_index1_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "elephant_table_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "pd_fifo_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "iflb_em_verifier0_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "iflb_em_verifier1_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "iflb_em_verifier2_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "iflb_em_verifier3_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "iflb_em_verifier4_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "iflb_em_verifier5_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "iflb_em_verifier6_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "iflb_em_verifier7_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "iflb_em_verifier8_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "iflb_em_verifier9_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "iflb_em_verifier10_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "iflb_em_verifier11_ecc_1b_err_interrupt_mask",
        19,
        1
      ],
      [
        "iflb_em_verifier12_ecc_1b_err_interrupt_mask",
        20,
        1
      ],
      [
        "iflb_em_verifier13_ecc_1b_err_interrupt_mask",
        21,
        1
      ],
      [
        "iflb_em_verifier14_ecc_1b_err_interrupt_mask",
        22,
        1
      ],
      [
        "iflb_em_verifier15_ecc_1b_err_interrupt_mask",
        23,
        1
      ]
    ]
  },
  "fllb_fabric_slice_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 24,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "iflb_fbm0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "iflb_fbm1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "iflb_data0_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "iflb_data1_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "iflb_data_em_index0_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "iflb_data_em_index1_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "elephant_table_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "pd_fifo_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "iflb_em_verifier0_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "iflb_em_verifier1_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "iflb_em_verifier2_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "iflb_em_verifier3_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "iflb_em_verifier4_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "iflb_em_verifier5_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "iflb_em_verifier6_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "iflb_em_verifier7_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "iflb_em_verifier8_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "iflb_em_verifier9_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "iflb_em_verifier10_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "iflb_em_verifier11_ecc_2b_err_interrupt_mask",
        19,
        1
      ],
      [
        "iflb_em_verifier12_ecc_2b_err_interrupt_mask",
        20,
        1
      ],
      [
        "iflb_em_verifier13_ecc_2b_err_interrupt_mask",
        21,
        1
      ],
      [
        "iflb_em_verifier14_ecc_2b_err_interrupt_mask",
        22,
        1
      ],
      [
        "iflb_em_verifier15_ecc_2b_err_interrupt_mask",
        23,
        1
      ]
    ]
  },
  "fllb_fabric_slice_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 24,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "iflb_fbm0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "iflb_fbm1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "iflb_data0_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "iflb_data1_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "iflb_data_em_index0_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "iflb_data_em_index1_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "elephant_table_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "pd_fifo_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "iflb_em_verifier0_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "iflb_em_verifier1_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "iflb_em_verifier2_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "iflb_em_verifier3_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "iflb_em_verifier4_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "iflb_em_verifier5_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "iflb_em_verifier6_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "iflb_em_verifier7_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "iflb_em_verifier8_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "iflb_em_verifier9_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "iflb_em_verifier10_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "iflb_em_verifier11_ecc_1b_err_initiate",
        19,
        1
      ],
      [
        "iflb_em_verifier12_ecc_1b_err_initiate",
        20,
        1
      ],
      [
        "iflb_em_verifier13_ecc_1b_err_initiate",
        21,
        1
      ],
      [
        "iflb_em_verifier14_ecc_1b_err_initiate",
        22,
        1
      ],
      [
        "iflb_em_verifier15_ecc_1b_err_initiate",
        23,
        1
      ]
    ]
  },
  "fllb_fabric_slice_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 24,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "iflb_fbm0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "iflb_fbm1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "iflb_data0_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "iflb_data1_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "iflb_data_em_index0_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "iflb_data_em_index1_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "elephant_table_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "pd_fifo_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "iflb_em_verifier0_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "iflb_em_verifier1_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "iflb_em_verifier2_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "iflb_em_verifier3_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "iflb_em_verifier4_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "iflb_em_verifier5_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "iflb_em_verifier6_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "iflb_em_verifier7_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "iflb_em_verifier8_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "iflb_em_verifier9_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "iflb_em_verifier10_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "iflb_em_verifier11_ecc_2b_err_initiate",
        19,
        1
      ],
      [
        "iflb_em_verifier12_ecc_2b_err_initiate",
        20,
        1
      ],
      [
        "iflb_em_verifier13_ecc_2b_err_initiate",
        21,
        1
      ],
      [
        "iflb_em_verifier14_ecc_2b_err_initiate",
        22,
        1
      ],
      [
        "iflb_em_verifier15_ecc_2b_err_initiate",
        23,
        1
      ]
    ]
  },
  "fllb_fabric_slice_mem_protect_err_status": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 24,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "iflb_fbm0_err_int",
        0,
        1
      ],
      [
        "iflb_fbm1_err_int",
        1,
        1
      ],
      [
        "iflb_data0_err_int",
        2,
        1
      ],
      [
        "iflb_data1_err_int",
        3,
        1
      ],
      [
        "iflb_data_em_index0_err_int",
        4,
        1
      ],
      [
        "iflb_data_em_index1_err_int",
        5,
        1
      ],
      [
        "elephant_table_err_int",
        6,
        1
      ],
      [
        "pd_fifo_err_int",
        7,
        1
      ],
      [
        "iflb_em_verifier0_err_int",
        8,
        1
      ],
      [
        "iflb_em_verifier1_err_int",
        9,
        1
      ],
      [
        "iflb_em_verifier2_err_int",
        10,
        1
      ],
      [
        "iflb_em_verifier3_err_int",
        11,
        1
      ],
      [
        "iflb_em_verifier4_err_int",
        12,
        1
      ],
      [
        "iflb_em_verifier5_err_int",
        13,
        1
      ],
      [
        "iflb_em_verifier6_err_int",
        14,
        1
      ],
      [
        "iflb_em_verifier7_err_int",
        15,
        1
      ],
      [
        "iflb_em_verifier8_err_int",
        16,
        1
      ],
      [
        "iflb_em_verifier9_err_int",
        17,
        1
      ],
      [
        "iflb_em_verifier10_err_int",
        18,
        1
      ],
      [
        "iflb_em_verifier11_err_int",
        19,
        1
      ],
      [
        "iflb_em_verifier12_err_int",
        20,
        1
      ],
      [
        "iflb_em_verifier13_err_int",
        21,
        1
      ],
      [
        "iflb_em_verifier14_err_int",
        22,
        1
      ],
      [
        "iflb_em_verifier15_err_int",
        23,
        1
      ]
    ]
  },
  "fllb_fabric_slice_selected_ser_error_info": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 14,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        12
      ],
      [
        "mem_err_type",
        12,
        2
      ]
    ]
  },
  "fllb_fabric_slice_ser_error_debug_configuration": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 6,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        5
      ],
      [
        "reset_memory_errors",
        5,
        1
      ]
    ]
  },
  "fllb_fabric_slice_ecc_1b_err_debug": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "fllb_fabric_slice_ecc_2b_err_debug": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "fllb_fabric_slice_mbist_pass_status": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 84,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        84
      ]
    ]
  },
  "fllb_fabric_slice_mbist_fail_status": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 84,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        84
      ]
    ]
  },
  "fllb_fabric_slice_tcam_bist_status": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 16,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        8
      ],
      [
        "tcam_bist_done_fail_out",
        8,
        8
      ]
    ]
  },
  "fllb_fabric_slice_tcam_scan_period_cfg": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "fllb_fabric_slice_counter_timer": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "fllb_fabric_slice_counter_timer_trigger_reg": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "fllb_fabric_slice_memory_access_timeout": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "fllb_fabric_slice_broadcast_config_reg": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "fllb_fabric_slice_memory_prot_bypass": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "fllb_fabric_slice_soft_reset_configuration": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "fllb_fabric_slice_mbist_configuration": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "fllb_fabric_slice_power_down_configuration": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "fllb_fabric_slice_spare_reg": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "fllb_fabric_slice_pmro_ctrl": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "fllb_fabric_slice_pmro_status": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "fllb_fabric_slice_mirror_bus_conf_reg": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "fllb_fabric_slice_mirror_bus_status": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "fllb_fabric_slice_device_time_offset_cfg": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "fllb_fabric_slice_slice_mode_config": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 4,
    "desc": "Slice mode configuration",
    "fields": [
      [
        "slice_mode",
        0,
        4
      ]
    ]
  },
  "fllb_fabric_slice_fifo_cbt_config": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 12,
    "desc": "Thresholds that control when input to the block is stopped in order to avoid overflow",
    "fields": [
      [
        "pd_fifo_almost_full_th",
        0,
        6
      ],
      [
        "cbt_almost_full_th",
        6,
        6
      ]
    ]
  },
  "fllb_fabric_slice_general_config": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 24,
    "desc": "General confurations",
    "fields": [
      [
        "is_overlay",
        0,
        1
      ],
      [
        "default_count_type",
        1,
        1
      ],
      [
        "first_flowlet_always_ecmp",
        2,
        1
      ],
      [
        "first_flowlet_ecmp_from_iflb_util_percent",
        3,
        4
      ],
      [
        "ecmp_mask_local_failed_links",
        7,
        1
      ],
      [
        "ecmp_mask_far_failed_links",
        8,
        1
      ],
      [
        "flowlet_mask_local_failed_links",
        9,
        1
      ],
      [
        "flowlet_mask_far_failed_links",
        10,
        1
      ],
      [
        "last_packet_time_resolution",
        11,
        4
      ],
      [
        "init_timestamp_resolution",
        15,
        3
      ],
      [
        "flowlet_byte_count_resolution",
        18,
        4
      ],
      [
        "disable_aging_by_tp",
        22,
        1
      ],
      [
        "promote_to_elephant_without_gap",
        23,
        1
      ]
    ]
  },
  "fllb_fabric_slice_tc_mapping_config": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 25,
    "desc": "TC Mapping configuration",
    "fields": [
      [
        "map_tc_only_for_lbg_id",
        0,
        1
      ],
      [
        "elephant_tc_mapping",
        1,
        24
      ]
    ]
  },
  "fllb_fabric_slice_enabled_svc_config": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 42,
    "desc": "SVC Enabling configuration",
    "fields": [
      [
        "num_of_enabled_svc",
        0,
        10
      ],
      [
        "enabled_svc_lines",
        10,
        32
      ]
    ]
  },
  "fllb_fabric_slice_enable_config": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 4,
    "desc": "Features enable configuration",
    "fields": [
      [
        "process_all_flows",
        0,
        1
      ],
      [
        "bypass_mode",
        1,
        2
      ],
      [
        "slb_enabled",
        3,
        1
      ]
    ]
  },
  "fllb_fabric_slice_min_packet_config": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 28,
    "desc": "Threshold configurations for minimal packet size to be ignored",
    "fields": [
      [
        "min_packet_size_to_alloc_iflb_entry",
        0,
        14
      ],
      [
        "min_packet_size_to_update_rate",
        14,
        14
      ]
    ]
  },
  "fllb_fabric_slice_rate_config": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 35,
    "desc": "Rate configuration for determining flow as elephant",
    "fields": [
      [
        "flow_rate_resolution",
        0,
        4
      ],
      [
        "leaky_bucket_rate",
        4,
        5
      ],
      [
        "elephant_flow_th",
        9,
        16
      ],
      [
        "elephant_flow_packets_th",
        25,
        10
      ]
    ]
  },
  "fllb_fabric_slice_time_th_config": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 22,
    "desc": "Time threshold configurations",
    "fields": [
      [
        "flowlet_gap_th",
        0,
        12
      ],
      [
        "iflb_full_time_th",
        12,
        10
      ]
    ]
  },
  "fllb_fabric_slice_aging_config": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 44,
    "desc": "Aging configurations",
    "fields": [
      [
        "disable_aging",
        0,
        1
      ],
      [
        "expire_toggled_flows",
        1,
        1
      ],
      [
        "same_entry_minimal_aging_interval",
        2,
        15
      ],
      [
        "same_entry_maximal_aging_interval",
        17,
        15
      ],
      [
        "num_of_entries_to_update_to_enter_bubble",
        32,
        12
      ]
    ]
  },
  "fllb_fabric_slice_aging_th_config": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 52,
    "desc": "Aging threshold configuration",
    "fields": [
      [
        "flow_aging_not_elephant_th",
        0,
        13
      ],
      [
        "flow_aging_expired_elephant_th",
        13,
        13
      ],
      [
        "flow_aging_slb_elephant_th",
        26,
        13
      ],
      [
        "flow_toggle_aging_th",
        39,
        13
      ]
    ]
  },
  "fllb_fabric_slice_iflb_fbm_config": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 83,
    "desc": "IFDB FBM initialization configurations Each buffer represents one of the 4K flows",
    "fields": [
      [
        "fbm_init",
        0,
        1
      ],
      [
        "fbm_working_mode",
        1,
        1
      ],
      [
        "fbm_total_buffers",
        2,
        13
      ],
      [
        "fbm_not_empty_entry",
        15,
        64
      ],
      [
        "fbm_almost_empty_th",
        79,
        4
      ]
    ]
  },
  "fllb_fabric_slice_ibm_config": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 15,
    "desc": "In-Bound Mirror commands for Tetration",
    "fields": [
      [
        "new_flow_ibm_cmd",
        0,
        5
      ],
      [
        "new_elephant_ibm_cmd",
        5,
        5
      ],
      [
        "fin_ibm_cmd",
        10,
        5
      ]
    ]
  },
  "fllb_fabric_slice_cpu_read": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 36,
    "desc": "CPU Read register Writing to this register will trigger CPU read process",
    "fields": [
      [
        "cpu_read_flow_sign",
        0,
        36
      ]
    ]
  },
  "fllb_fabric_slice_cpu_read_result_iflb": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 99,
    "desc": "CPU Read result from IFDB",
    "fields": [
      [
        "cpu_read_result_iflb_entry",
        0,
        87
      ],
      [
        "cpu_read_result_iflb_pointer",
        87,
        12
      ]
    ]
  },
  "fllb_fabric_slice_cpu_read_result_elephant": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 81,
    "desc": "CPU Read result from elephant table",
    "fields": [
      [
        "cpu_read_result_elephant_entry",
        0,
        81
      ]
    ]
  },
  "fllb_fabric_slice_cpu_read_result_misc": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 36,
    "desc": "CPU Read result details",
    "fields": [
      [
        "cpu_read_result_ready",
        0,
        2
      ],
      [
        "cpu_read_result_hit",
        2,
        2
      ],
      [
        "cpu_read_result_time",
        4,
        32
      ]
    ]
  },
  "fllb_fabric_slice_cpu_read_mask_counter_th_config": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 5,
    "desc": "CPU Read auxiliary configuration",
    "fields": [
      [
        "cpu_read_mask_counter_th",
        0,
        5
      ]
    ]
  },
  "fllb_fabric_slice_bubble_timer_config": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 16,
    "desc": "Bubble threshold times configurations",
    "fields": [
      [
        "bubble_cpu_read_th",
        0,
        16
      ]
    ]
  },
  "fllb_fabric_slice_links_up_table": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 36,
    "desc": "Links up status",
    "fields": [
      [
        "links_up",
        0,
        36
      ]
    ]
  },
  "fllb_fabric_slice_flows_instrumentation_register": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 44,
    "desc": "Active flows instrumentation register",
    "fields": [
      [
        "active_flows_count",
        0,
        13
      ],
      [
        "active_flows_max",
        13,
        13
      ],
      [
        "elephant_flows_count",
        26,
        9
      ],
      [
        "elephant_flows_max",
        35,
        9
      ]
    ]
  },
  "fllb_fabric_slice_status_register": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 1,
    "desc": "Initialization status reigster",
    "fields": [
      [
        "init_done",
        0,
        1
      ]
    ]
  },
  "fllb_fabric_slice_iflb_em_per_bank_reg": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 74,
    "desc": "",
    "fields": [
      [
        "iflb_em_active_banks",
        0,
        1
      ],
      [
        "iflb_em_hash_key",
        1,
        72
      ],
      [
        "iflb_em_use_primitive_crc",
        73,
        1
      ]
    ]
  },
  "fllb_fabric_slice_iflb_em_per_em_reg": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "iflb_em_key_width",
        0,
        16
      ],
      [
        "iflb_em_auto_bubble_req",
        16,
        1
      ],
      [
        "iflb_em_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "fllb_fabric_slice_iflb_em_cam_wm_max_reg": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "iflb_em_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "fllb_fabric_slice_iflb_em_bank_write_cntr_reg": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "iflb_em_bank_write_cntr",
        0,
        64
      ]
    ]
  },
  "fllb_fabric_slice_active_flows_histogram_cfg": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 103,
    "desc": "",
    "fields": [
      [
        "active_flows_histogram_th0",
        0,
        13
      ],
      [
        "active_flows_histogram_th1",
        13,
        13
      ],
      [
        "active_flows_histogram_th2",
        26,
        13
      ],
      [
        "active_flows_histogram_th3",
        39,
        13
      ],
      [
        "active_flows_histogram_th4",
        52,
        13
      ],
      [
        "active_flows_histogram_th5",
        65,
        13
      ],
      [
        "active_flows_histogram_th6",
        78,
        13
      ],
      [
        "active_flows_histogram_time_interval",
        91,
        12
      ]
    ]
  },
  "fllb_fabric_slice_active_flows_histogram_status": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "active_flows_histogram_value0",
        0,
        32
      ],
      [
        "active_flows_histogram_overflow0",
        32,
        1
      ],
      [
        "active_flows_histogram_value1",
        33,
        32
      ],
      [
        "active_flows_histogram_overflow1",
        65,
        1
      ],
      [
        "active_flows_histogram_value2",
        66,
        32
      ],
      [
        "active_flows_histogram_overflow2",
        98,
        1
      ],
      [
        "active_flows_histogram_value3",
        99,
        32
      ],
      [
        "active_flows_histogram_overflow3",
        131,
        1
      ],
      [
        "active_flows_histogram_value4",
        132,
        32
      ],
      [
        "active_flows_histogram_overflow4",
        164,
        1
      ],
      [
        "active_flows_histogram_value5",
        165,
        32
      ],
      [
        "active_flows_histogram_overflow5",
        197,
        1
      ],
      [
        "active_flows_histogram_value6",
        198,
        32
      ],
      [
        "active_flows_histogram_overflow6",
        230,
        1
      ],
      [
        "active_flows_histogram_value7",
        231,
        32
      ],
      [
        "active_flows_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "fllb_fabric_slice_active_elephant_flows_histogram_cfg": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 75,
    "desc": "",
    "fields": [
      [
        "active_elephant_flows_histogram_th0",
        0,
        9
      ],
      [
        "active_elephant_flows_histogram_th1",
        9,
        9
      ],
      [
        "active_elephant_flows_histogram_th2",
        18,
        9
      ],
      [
        "active_elephant_flows_histogram_th3",
        27,
        9
      ],
      [
        "active_elephant_flows_histogram_th4",
        36,
        9
      ],
      [
        "active_elephant_flows_histogram_th5",
        45,
        9
      ],
      [
        "active_elephant_flows_histogram_th6",
        54,
        9
      ],
      [
        "active_elephant_flows_histogram_time_interval",
        63,
        12
      ]
    ]
  },
  "fllb_fabric_slice_active_elephant_flows_histogram_status": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "active_elephant_flows_histogram_value0",
        0,
        32
      ],
      [
        "active_elephant_flows_histogram_overflow0",
        32,
        1
      ],
      [
        "active_elephant_flows_histogram_value1",
        33,
        32
      ],
      [
        "active_elephant_flows_histogram_overflow1",
        65,
        1
      ],
      [
        "active_elephant_flows_histogram_value2",
        66,
        32
      ],
      [
        "active_elephant_flows_histogram_overflow2",
        98,
        1
      ],
      [
        "active_elephant_flows_histogram_value3",
        99,
        32
      ],
      [
        "active_elephant_flows_histogram_overflow3",
        131,
        1
      ],
      [
        "active_elephant_flows_histogram_value4",
        132,
        32
      ],
      [
        "active_elephant_flows_histogram_overflow4",
        164,
        1
      ],
      [
        "active_elephant_flows_histogram_value5",
        165,
        32
      ],
      [
        "active_elephant_flows_histogram_overflow5",
        197,
        1
      ],
      [
        "active_elephant_flows_histogram_value6",
        198,
        32
      ],
      [
        "active_elephant_flows_histogram_overflow6",
        230,
        1
      ],
      [
        "active_elephant_flows_histogram_value7",
        231,
        32
      ],
      [
        "active_elephant_flows_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "fllb_fabric_slice_elephant_flow_size_histogram_cfg": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 224,
    "desc": "",
    "fields": [
      [
        "elephant_flow_size_histogram_th0",
        0,
        32
      ],
      [
        "elephant_flow_size_histogram_th1",
        32,
        32
      ],
      [
        "elephant_flow_size_histogram_th2",
        64,
        32
      ],
      [
        "elephant_flow_size_histogram_th3",
        96,
        32
      ],
      [
        "elephant_flow_size_histogram_th4",
        128,
        32
      ],
      [
        "elephant_flow_size_histogram_th5",
        160,
        32
      ],
      [
        "elephant_flow_size_histogram_th6",
        192,
        32
      ]
    ]
  },
  "fllb_fabric_slice_elephant_flow_size_histogram_status": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "elephant_flow_size_histogram_value0",
        0,
        32
      ],
      [
        "elephant_flow_size_histogram_overflow0",
        32,
        1
      ],
      [
        "elephant_flow_size_histogram_value1",
        33,
        32
      ],
      [
        "elephant_flow_size_histogram_overflow1",
        65,
        1
      ],
      [
        "elephant_flow_size_histogram_value2",
        66,
        32
      ],
      [
        "elephant_flow_size_histogram_overflow2",
        98,
        1
      ],
      [
        "elephant_flow_size_histogram_value3",
        99,
        32
      ],
      [
        "elephant_flow_size_histogram_overflow3",
        131,
        1
      ],
      [
        "elephant_flow_size_histogram_value4",
        132,
        32
      ],
      [
        "elephant_flow_size_histogram_overflow4",
        164,
        1
      ],
      [
        "elephant_flow_size_histogram_value5",
        165,
        32
      ],
      [
        "elephant_flow_size_histogram_overflow5",
        197,
        1
      ],
      [
        "elephant_flow_size_histogram_value6",
        198,
        32
      ],
      [
        "elephant_flow_size_histogram_overflow6",
        230,
        1
      ],
      [
        "elephant_flow_size_histogram_value7",
        231,
        32
      ],
      [
        "elephant_flow_size_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "fllb_fabric_slice_elephant_flow_packet_count_histogram_cfg": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 168,
    "desc": "",
    "fields": [
      [
        "elephant_flow_packet_count_histogram_th0",
        0,
        24
      ],
      [
        "elephant_flow_packet_count_histogram_th1",
        24,
        24
      ],
      [
        "elephant_flow_packet_count_histogram_th2",
        48,
        24
      ],
      [
        "elephant_flow_packet_count_histogram_th3",
        72,
        24
      ],
      [
        "elephant_flow_packet_count_histogram_th4",
        96,
        24
      ],
      [
        "elephant_flow_packet_count_histogram_th5",
        120,
        24
      ],
      [
        "elephant_flow_packet_count_histogram_th6",
        144,
        24
      ]
    ]
  },
  "fllb_fabric_slice_elephant_flow_packet_count_histogram_status": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "elephant_flow_packet_count_histogram_value0",
        0,
        32
      ],
      [
        "elephant_flow_packet_count_histogram_overflow0",
        32,
        1
      ],
      [
        "elephant_flow_packet_count_histogram_value1",
        33,
        32
      ],
      [
        "elephant_flow_packet_count_histogram_overflow1",
        65,
        1
      ],
      [
        "elephant_flow_packet_count_histogram_value2",
        66,
        32
      ],
      [
        "elephant_flow_packet_count_histogram_overflow2",
        98,
        1
      ],
      [
        "elephant_flow_packet_count_histogram_value3",
        99,
        32
      ],
      [
        "elephant_flow_packet_count_histogram_overflow3",
        131,
        1
      ],
      [
        "elephant_flow_packet_count_histogram_value4",
        132,
        32
      ],
      [
        "elephant_flow_packet_count_histogram_overflow4",
        164,
        1
      ],
      [
        "elephant_flow_packet_count_histogram_value5",
        165,
        32
      ],
      [
        "elephant_flow_packet_count_histogram_overflow5",
        197,
        1
      ],
      [
        "elephant_flow_packet_count_histogram_value6",
        198,
        32
      ],
      [
        "elephant_flow_packet_count_histogram_overflow6",
        230,
        1
      ],
      [
        "elephant_flow_packet_count_histogram_value7",
        231,
        32
      ],
      [
        "elephant_flow_packet_count_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "fllb_fabric_slice_elephant_flow_duration_histogram_cfg": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 168,
    "desc": "",
    "fields": [
      [
        "elephant_flow_duration_histogram_th0",
        0,
        24
      ],
      [
        "elephant_flow_duration_histogram_th1",
        24,
        24
      ],
      [
        "elephant_flow_duration_histogram_th2",
        48,
        24
      ],
      [
        "elephant_flow_duration_histogram_th3",
        72,
        24
      ],
      [
        "elephant_flow_duration_histogram_th4",
        96,
        24
      ],
      [
        "elephant_flow_duration_histogram_th5",
        120,
        24
      ],
      [
        "elephant_flow_duration_histogram_th6",
        144,
        24
      ]
    ]
  },
  "fllb_fabric_slice_elephant_flow_duration_histogram_status": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "elephant_flow_duration_histogram_value0",
        0,
        32
      ],
      [
        "elephant_flow_duration_histogram_overflow0",
        32,
        1
      ],
      [
        "elephant_flow_duration_histogram_value1",
        33,
        32
      ],
      [
        "elephant_flow_duration_histogram_overflow1",
        65,
        1
      ],
      [
        "elephant_flow_duration_histogram_value2",
        66,
        32
      ],
      [
        "elephant_flow_duration_histogram_overflow2",
        98,
        1
      ],
      [
        "elephant_flow_duration_histogram_value3",
        99,
        32
      ],
      [
        "elephant_flow_duration_histogram_overflow3",
        131,
        1
      ],
      [
        "elephant_flow_duration_histogram_value4",
        132,
        32
      ],
      [
        "elephant_flow_duration_histogram_overflow4",
        164,
        1
      ],
      [
        "elephant_flow_duration_histogram_value5",
        165,
        32
      ],
      [
        "elephant_flow_duration_histogram_overflow5",
        197,
        1
      ],
      [
        "elephant_flow_duration_histogram_value6",
        198,
        32
      ],
      [
        "elephant_flow_duration_histogram_overflow6",
        230,
        1
      ],
      [
        "elephant_flow_duration_histogram_value7",
        231,
        32
      ],
      [
        "elephant_flow_duration_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "fllb_fabric_slice_flow_arrival_rate_histogram_cfg": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 122,
    "desc": "",
    "fields": [
      [
        "flow_arrival_rate_histogram_th0",
        0,
        15
      ],
      [
        "flow_arrival_rate_histogram_th1",
        15,
        15
      ],
      [
        "flow_arrival_rate_histogram_th2",
        30,
        15
      ],
      [
        "flow_arrival_rate_histogram_th3",
        45,
        15
      ],
      [
        "flow_arrival_rate_histogram_th4",
        60,
        15
      ],
      [
        "flow_arrival_rate_histogram_th5",
        75,
        15
      ],
      [
        "flow_arrival_rate_histogram_th6",
        90,
        15
      ],
      [
        "flow_arrival_rate_histogram_time_interval",
        105,
        17
      ]
    ]
  },
  "fllb_fabric_slice_flow_arrival_rate_histogram_status": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "flow_arrival_rate_histogram_value0",
        0,
        32
      ],
      [
        "flow_arrival_rate_histogram_overflow0",
        32,
        1
      ],
      [
        "flow_arrival_rate_histogram_value1",
        33,
        32
      ],
      [
        "flow_arrival_rate_histogram_overflow1",
        65,
        1
      ],
      [
        "flow_arrival_rate_histogram_value2",
        66,
        32
      ],
      [
        "flow_arrival_rate_histogram_overflow2",
        98,
        1
      ],
      [
        "flow_arrival_rate_histogram_value3",
        99,
        32
      ],
      [
        "flow_arrival_rate_histogram_overflow3",
        131,
        1
      ],
      [
        "flow_arrival_rate_histogram_value4",
        132,
        32
      ],
      [
        "flow_arrival_rate_histogram_overflow4",
        164,
        1
      ],
      [
        "flow_arrival_rate_histogram_value5",
        165,
        32
      ],
      [
        "flow_arrival_rate_histogram_overflow5",
        197,
        1
      ],
      [
        "flow_arrival_rate_histogram_value6",
        198,
        32
      ],
      [
        "flow_arrival_rate_histogram_overflow6",
        230,
        1
      ],
      [
        "flow_arrival_rate_histogram_value7",
        231,
        32
      ],
      [
        "flow_arrival_rate_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "fllb_fabric_slice_flowlet_inter_arrival_time_histogram_cfg": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 91,
    "desc": "",
    "fields": [
      [
        "flowlet_inter_arrival_time_histogram_th0",
        0,
        13
      ],
      [
        "flowlet_inter_arrival_time_histogram_th1",
        13,
        13
      ],
      [
        "flowlet_inter_arrival_time_histogram_th2",
        26,
        13
      ],
      [
        "flowlet_inter_arrival_time_histogram_th3",
        39,
        13
      ],
      [
        "flowlet_inter_arrival_time_histogram_th4",
        52,
        13
      ],
      [
        "flowlet_inter_arrival_time_histogram_th5",
        65,
        13
      ],
      [
        "flowlet_inter_arrival_time_histogram_th6",
        78,
        13
      ]
    ]
  },
  "fllb_fabric_slice_flowlet_inter_arrival_time_histogram_status": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "flowlet_inter_arrival_time_histogram_value0",
        0,
        32
      ],
      [
        "flowlet_inter_arrival_time_histogram_overflow0",
        32,
        1
      ],
      [
        "flowlet_inter_arrival_time_histogram_value1",
        33,
        32
      ],
      [
        "flowlet_inter_arrival_time_histogram_overflow1",
        65,
        1
      ],
      [
        "flowlet_inter_arrival_time_histogram_value2",
        66,
        32
      ],
      [
        "flowlet_inter_arrival_time_histogram_overflow2",
        98,
        1
      ],
      [
        "flowlet_inter_arrival_time_histogram_value3",
        99,
        32
      ],
      [
        "flowlet_inter_arrival_time_histogram_overflow3",
        131,
        1
      ],
      [
        "flowlet_inter_arrival_time_histogram_value4",
        132,
        32
      ],
      [
        "flowlet_inter_arrival_time_histogram_overflow4",
        164,
        1
      ],
      [
        "flowlet_inter_arrival_time_histogram_value5",
        165,
        32
      ],
      [
        "flowlet_inter_arrival_time_histogram_overflow5",
        197,
        1
      ],
      [
        "flowlet_inter_arrival_time_histogram_value6",
        198,
        32
      ],
      [
        "flowlet_inter_arrival_time_histogram_overflow6",
        230,
        1
      ],
      [
        "flowlet_inter_arrival_time_histogram_value7",
        231,
        32
      ],
      [
        "flowlet_inter_arrival_time_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "fllb_fabric_slice_flowlet_size_histogram_cfg": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 112,
    "desc": "",
    "fields": [
      [
        "flowlet_size_histogram_th0",
        0,
        16
      ],
      [
        "flowlet_size_histogram_th1",
        16,
        16
      ],
      [
        "flowlet_size_histogram_th2",
        32,
        16
      ],
      [
        "flowlet_size_histogram_th3",
        48,
        16
      ],
      [
        "flowlet_size_histogram_th4",
        64,
        16
      ],
      [
        "flowlet_size_histogram_th5",
        80,
        16
      ],
      [
        "flowlet_size_histogram_th6",
        96,
        16
      ]
    ]
  },
  "fllb_fabric_slice_flowlet_size_histogram_status": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "flowlet_size_histogram_value0",
        0,
        32
      ],
      [
        "flowlet_size_histogram_overflow0",
        32,
        1
      ],
      [
        "flowlet_size_histogram_value1",
        33,
        32
      ],
      [
        "flowlet_size_histogram_overflow1",
        65,
        1
      ],
      [
        "flowlet_size_histogram_value2",
        66,
        32
      ],
      [
        "flowlet_size_histogram_overflow2",
        98,
        1
      ],
      [
        "flowlet_size_histogram_value3",
        99,
        32
      ],
      [
        "flowlet_size_histogram_overflow3",
        131,
        1
      ],
      [
        "flowlet_size_histogram_value4",
        132,
        32
      ],
      [
        "flowlet_size_histogram_overflow4",
        164,
        1
      ],
      [
        "flowlet_size_histogram_value5",
        165,
        32
      ],
      [
        "flowlet_size_histogram_overflow5",
        197,
        1
      ],
      [
        "flowlet_size_histogram_value6",
        198,
        32
      ],
      [
        "flowlet_size_histogram_overflow6",
        230,
        1
      ],
      [
        "flowlet_size_histogram_value7",
        231,
        32
      ],
      [
        "flowlet_size_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "fllb_fabric_slice_elephant_packet_size_histogram_cfg": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 98,
    "desc": "",
    "fields": [
      [
        "elephant_packet_size_histogram_th0",
        0,
        14
      ],
      [
        "elephant_packet_size_histogram_th1",
        14,
        14
      ],
      [
        "elephant_packet_size_histogram_th2",
        28,
        14
      ],
      [
        "elephant_packet_size_histogram_th3",
        42,
        14
      ],
      [
        "elephant_packet_size_histogram_th4",
        56,
        14
      ],
      [
        "elephant_packet_size_histogram_th5",
        70,
        14
      ],
      [
        "elephant_packet_size_histogram_th6",
        84,
        14
      ]
    ]
  },
  "fllb_fabric_slice_elephant_packet_size_histogram_status": {
    "type": "register",
    "block": "fllb_fabric_slice",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "elephant_packet_size_histogram_value0",
        0,
        32
      ],
      [
        "elephant_packet_size_histogram_overflow0",
        32,
        1
      ],
      [
        "elephant_packet_size_histogram_value1",
        33,
        32
      ],
      [
        "elephant_packet_size_histogram_overflow1",
        65,
        1
      ],
      [
        "elephant_packet_size_histogram_value2",
        66,
        32
      ],
      [
        "elephant_packet_size_histogram_overflow2",
        98,
        1
      ],
      [
        "elephant_packet_size_histogram_value3",
        99,
        32
      ],
      [
        "elephant_packet_size_histogram_overflow3",
        131,
        1
      ],
      [
        "elephant_packet_size_histogram_value4",
        132,
        32
      ],
      [
        "elephant_packet_size_histogram_overflow4",
        164,
        1
      ],
      [
        "elephant_packet_size_histogram_value5",
        165,
        32
      ],
      [
        "elephant_packet_size_histogram_overflow5",
        197,
        1
      ],
      [
        "elephant_packet_size_histogram_value6",
        198,
        32
      ],
      [
        "elephant_packet_size_histogram_overflow6",
        230,
        1
      ],
      [
        "elephant_packet_size_histogram_value7",
        231,
        32
      ],
      [
        "elephant_packet_size_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "fllb_fabric_slice_fllb_control_code_map": {
    "type": "memory",
    "block": "fllb_fabric_slice",
    "width": 6,
    "desc": "Mapping of the 3b FLLB Control code from PD to properties",
    "fields": [
      [
        "force_elephant",
        0,
        1
      ],
      [
        "disable_elephant",
        1,
        1
      ],
      [
        "disable_slb",
        2,
        1
      ],
      [
        "ecmp_only",
        3,
        1
      ],
      [
        "invert_count_type",
        4,
        1
      ],
      [
        "toggle_aging_th",
        5,
        1
      ]
    ]
  },
  "fllb_fabric_slice_if_source_port_config": {
    "type": "memory",
    "block": "fllb_fabric_slice",
    "width": 4,
    "desc": "Configuration per source port",
    "fields": [
      [
        "np_header_size",
        0,
        4
      ]
    ]
  },
  "fllb_fabric_slice_svc_fbm": {
    "type": "memory",
    "block": "fllb_fabric_slice",
    "width": 16,
    "desc": "SVC Free buffer manager memory, each entry represents 16 consecutive SVCs (total 32*16 = 512 SVCs)",
    "fields": [
      [
        "fbm_row",
        0,
        16
      ]
    ]
  },
  "fllb_fabric_slice_iflb_fbm": {
    "type": "memory",
    "block": "fllb_fabric_slice",
    "width": 64,
    "desc": "IFDB entries free buffer manager memory, each entry represets 64 consecutive IFDB flow entries (total 64*64 = 4096 entries)",
    "fields": [
      [
        "iflb_fbm_row",
        0,
        64
      ]
    ]
  },
  "fllb_fabric_slice_iflb_data": {
    "type": "memory",
    "block": "fllb_fabric_slice",
    "width": 73,
    "desc": "IFDB data memory per flow",
    "fields": [
      [
        "entry_valid",
        0,
        1
      ],
      [
        "lbg_id",
        1,
        9
      ],
      [
        "toggle_aging_th",
        10,
        1
      ],
      [
        "last_packet_time",
        11,
        13
      ],
      [
        "elephant_status",
        24,
        2
      ],
      [
        "fabric_link",
        26,
        6
      ],
      [
        "slb_voq_context",
        32,
        9
      ],
      [
        "rate",
        41,
        16
      ],
      [
        "flowlet_byte_count",
        57,
        16
      ]
    ]
  },
  "fllb_fabric_slice_iflb_data_em_index": {
    "type": "memory",
    "block": "fllb_fabric_slice",
    "width": 14,
    "desc": "IFDB EM Index memory per flow",
    "fields": [
      [
        "em_index",
        0,
        14
      ]
    ]
  },
  "fllb_fabric_slice_elephant_table": {
    "type": "memory",
    "block": "fllb_fabric_slice",
    "width": 81,
    "desc": "Data on elephant flows for instrumentation",
    "fields": [
      [
        "active",
        0,
        1
      ],
      [
        "init_timestamp",
        1,
        24
      ],
      [
        "byte_count",
        25,
        32
      ],
      [
        "packet_count",
        57,
        24
      ]
    ]
  },
  "fllb_fabric_slice_pd_fifo": {
    "type": "memory",
    "block": "fllb_fabric_slice",
    "width": 141,
    "desc": "PD FIFO memory",
    "fields": [
      [
        "pd",
        0,
        141
      ]
    ]
  },
  "fllb_fabric_slice_iflb_em_verifier": {
    "type": "memory",
    "block": "fllb_fabric_slice",
    "width": 92,
    "desc": "",
    "fields": [
      [
        "iflb_em_verifier_data",
        0,
        92
      ]
    ]
  },
  "fllb_fabric_slice_iflb_em_valid": {
    "type": "memory",
    "block": "fllb_fabric_slice",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "iflb_em_valid_data",
        0,
        2
      ]
    ]
  },
  "fllb_fabric_slice_iflb_em_cam": {
    "type": "memory",
    "block": "fllb_fabric_slice",
    "width": 36,
    "desc": "",
    "fields": [
      [
        "iflb_em_cam_payload",
        0,
        12
      ],
      [
        "iflb_em_cam_key",
        12,
        36
      ],
      [
        "iflb_em_cam_valid",
        48,
        1
      ]
    ]
  },
  "rx_counters_interrupt_register": {
    "type": "register",
    "block": "rx_counters",
    "width": 7,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "slice_interrupt_reg0_summary",
        1,
        1
      ],
      [
        "slice_interrupt_reg1_summary",
        2,
        1
      ],
      [
        "slice_interrupt_reg2_summary",
        3,
        1
      ],
      [
        "slice_interrupt_reg3_summary",
        4,
        1
      ],
      [
        "slice_interrupt_reg4_summary",
        5,
        1
      ],
      [
        "slice_interrupt_reg5_summary",
        6,
        1
      ]
    ]
  },
  "rx_counters_mem_protect_interrupt": {
    "type": "register",
    "block": "rx_counters",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "rx_counters_mem_protect_interrupt_test": {
    "type": "register",
    "block": "rx_counters",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "rx_counters_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "rx_counters",
    "width": 6,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "cbr_mem0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "cbr_mem1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "cbr_mem2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "cbr_mem3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "cbr_mem4_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "cbr_mem5_ecc_1b_err_interrupt_mask",
        5,
        1
      ]
    ]
  },
  "rx_counters_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "rx_counters",
    "width": 6,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "cbr_mem0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "cbr_mem1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "cbr_mem2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "cbr_mem3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "cbr_mem4_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "cbr_mem5_ecc_2b_err_interrupt_mask",
        5,
        1
      ]
    ]
  },
  "rx_counters_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "rx_counters",
    "width": 6,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "cbr_mem0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "cbr_mem1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "cbr_mem2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "cbr_mem3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "cbr_mem4_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "cbr_mem5_ecc_1b_err_initiate",
        5,
        1
      ]
    ]
  },
  "rx_counters_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "rx_counters",
    "width": 6,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "cbr_mem0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "cbr_mem1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "cbr_mem2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "cbr_mem3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "cbr_mem4_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "cbr_mem5_ecc_2b_err_initiate",
        5,
        1
      ]
    ]
  },
  "rx_counters_mem_protect_err_status": {
    "type": "register",
    "block": "rx_counters",
    "width": 6,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "cbr_mem0_err_int",
        0,
        1
      ],
      [
        "cbr_mem1_err_int",
        1,
        1
      ],
      [
        "cbr_mem2_err_int",
        2,
        1
      ],
      [
        "cbr_mem3_err_int",
        3,
        1
      ],
      [
        "cbr_mem4_err_int",
        4,
        1
      ],
      [
        "cbr_mem5_err_int",
        5,
        1
      ]
    ]
  },
  "rx_counters_selected_ser_error_info": {
    "type": "register",
    "block": "rx_counters",
    "width": 6,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        4
      ],
      [
        "mem_err_type",
        4,
        2
      ]
    ]
  },
  "rx_counters_ser_error_debug_configuration": {
    "type": "register",
    "block": "rx_counters",
    "width": 4,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        3
      ],
      [
        "reset_memory_errors",
        3,
        1
      ]
    ]
  },
  "rx_counters_ecc_1b_err_debug": {
    "type": "register",
    "block": "rx_counters",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "rx_counters_ecc_2b_err_debug": {
    "type": "register",
    "block": "rx_counters",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "rx_counters_mbist_pass_status": {
    "type": "register",
    "block": "rx_counters",
    "width": 12,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        12
      ]
    ]
  },
  "rx_counters_mbist_fail_status": {
    "type": "register",
    "block": "rx_counters",
    "width": 12,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        12
      ]
    ]
  },
  "rx_counters_counter_timer": {
    "type": "register",
    "block": "rx_counters",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "rx_counters_counter_timer_trigger_reg": {
    "type": "register",
    "block": "rx_counters",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "rx_counters_memory_access_timeout": {
    "type": "register",
    "block": "rx_counters",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "rx_counters_broadcast_config_reg": {
    "type": "register",
    "block": "rx_counters",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "rx_counters_memory_prot_bypass": {
    "type": "register",
    "block": "rx_counters",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "rx_counters_soft_reset_configuration": {
    "type": "register",
    "block": "rx_counters",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "rx_counters_mbist_configuration": {
    "type": "register",
    "block": "rx_counters",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "rx_counters_power_down_configuration": {
    "type": "register",
    "block": "rx_counters",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "rx_counters_spare_reg": {
    "type": "register",
    "block": "rx_counters",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "rx_counters_pmro_ctrl": {
    "type": "register",
    "block": "rx_counters",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "rx_counters_pmro_status": {
    "type": "register",
    "block": "rx_counters",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "rx_counters_mirror_bus_conf_reg": {
    "type": "register",
    "block": "rx_counters",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "rx_counters_mirror_bus_status": {
    "type": "register",
    "block": "rx_counters",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "rx_counters_device_time_offset_cfg": {
    "type": "register",
    "block": "rx_counters",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "rx_counters_gen_config": {
    "type": "register",
    "block": "rx_counters",
    "width": 20,
    "desc": "Configuration register",
    "fields": [
      [
        "slice_mode",
        0,
        4
      ],
      [
        "lm_index_aging_th",
        4,
        16
      ]
    ]
  },
  "rx_counters_source_if_config": {
    "type": "register",
    "block": "rx_counters",
    "width": 64,
    "desc": "IF Source Port to IFG configuration register",
    "fields": [
      [
        "source_if_to_ifg_map",
        0,
        64
      ]
    ]
  },
  "rx_counters_last_incoming_pd_config": {
    "type": "register",
    "block": "rx_counters",
    "width": 32,
    "desc": "Status register for debug feature of reading PDs",
    "fields": [
      [
        "last_incoming_pd",
        0,
        32
      ]
    ]
  },
  "rx_counters_debug_pd_mux_sel_config": {
    "type": "register",
    "block": "rx_counters",
    "width": 9,
    "desc": "Control register for debug feature of reading PDs",
    "fields": [
      [
        "last_incoming_pd_mux_sel",
        0,
        6
      ],
      [
        "debug_pd_mux_sel",
        6,
        3
      ]
    ]
  },
  "rx_counters_debug_pd_field_status": {
    "type": "register",
    "block": "rx_counters",
    "width": 96,
    "desc": "PD debug counters",
    "fields": [
      [
        "debug_pd_field_cnt",
        0,
        32
      ],
      [
        "debug_pd_total_pd_cnt",
        32,
        32
      ],
      [
        "debug_pd_total_byte_cnt",
        64,
        32
      ]
    ]
  },
  "rx_counters_slice_interrupt_reg": {
    "type": "register",
    "block": "rx_counters",
    "width": 2,
    "desc": "Interrupt register per slice",
    "fields": [
      [
        "fllb_slice_interrupt",
        0,
        1
      ],
      [
        "lm_read_to_non_enabled_bank",
        1,
        1
      ]
    ]
  },
  "rx_counters_slice_interrupt_reg_mask": {
    "type": "register",
    "block": "rx_counters",
    "width": 2,
    "desc": "This register masks SliceInterruptReg[6] interrupt register",
    "fields": [
      [
        "fllb_slice_interrupt_mask",
        0,
        1
      ],
      [
        "lm_read_to_non_enabled_bank_mask",
        1,
        1
      ]
    ]
  },
  "rx_counters_slice_interrupt_reg_test": {
    "type": "register",
    "block": "rx_counters",
    "width": 2,
    "desc": "This register tests SliceInterruptReg[6] interrupt register",
    "fields": [
      [
        "fllb_slice_interrupt_test",
        0,
        1
      ],
      [
        "lm_read_to_non_enabled_bank_test",
        1,
        1
      ]
    ]
  },
  "rx_counters_bank_config": {
    "type": "memory",
    "block": "rx_counters",
    "width": 4,
    "desc": "Configuration for the RX Counters (only relevant to banks allocated to RX) All 6 memories should be configured identically (using 6 copies for physical design)",
    "fields": [
      [
        "bank_set_type",
        0,
        2
      ],
      [
        "inc_addr_for_set",
        2,
        1
      ],
      [
        "inc_bank_for_ifg_b",
        3,
        1
      ]
    ]
  },
  "rx_counters_cbr_mem": {
    "type": "memory",
    "block": "rx_counters",
    "width": 286,
    "desc": "Memory for storing received PDs",
    "fields": [
      [
        "pd",
        0,
        286
      ]
    ]
  },
  "rx_counters_debug_pd_field_value_cfg": {
    "type": "memory",
    "block": "rx_counters",
    "width": 286,
    "desc": "Configuration for PD filter debug count in DebugPdFieldCnt - Value",
    "fields": [
      [
        "debug_pd_field_value",
        0,
        286
      ]
    ]
  },
  "rx_counters_debug_pd_field_mask_cfg": {
    "type": "memory",
    "block": "rx_counters",
    "width": 286,
    "desc": "Configuration for PD filter debug count in DebugPdFieldCnt - Mask",
    "fields": [
      [
        "debug_pd_field_mask",
        0,
        286
      ]
    ]
  },
  "hbm_interrupt_register": {
    "type": "register",
    "block": "hbm",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "general_interrupt_register_summary",
        1,
        1
      ]
    ]
  },
  "hbm_mem_protect_interrupt": {
    "type": "register",
    "block": "hbm",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "hbm_mem_protect_interrupt_test": {
    "type": "register",
    "block": "hbm",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "hbm_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "hbm",
    "width": 24,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "pc0_async_fifo0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "pc0_async_fifo1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "pc0_async_fifo2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "pc0_async_fifo3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "pc0_async_fifo4_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "pc0_async_fifo5_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "pc0_async_fifo6_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "pc0_async_fifo7_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "pc1_async_fifo0_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "pc1_async_fifo1_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "pc1_async_fifo2_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "pc1_async_fifo3_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "pc1_async_fifo4_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "pc1_async_fifo5_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "pc1_async_fifo6_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "pc1_async_fifo7_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "cntrl_async_fifo0_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "cntrl_async_fifo1_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "cntrl_async_fifo2_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "cntrl_async_fifo3_ecc_1b_err_interrupt_mask",
        19,
        1
      ],
      [
        "cntrl_async_fifo4_ecc_1b_err_interrupt_mask",
        20,
        1
      ],
      [
        "cntrl_async_fifo5_ecc_1b_err_interrupt_mask",
        21,
        1
      ],
      [
        "cntrl_async_fifo6_ecc_1b_err_interrupt_mask",
        22,
        1
      ],
      [
        "cntrl_async_fifo7_ecc_1b_err_interrupt_mask",
        23,
        1
      ]
    ]
  },
  "hbm_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "hbm",
    "width": 24,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "pc0_async_fifo0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "pc0_async_fifo1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "pc0_async_fifo2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "pc0_async_fifo3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "pc0_async_fifo4_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "pc0_async_fifo5_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "pc0_async_fifo6_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "pc0_async_fifo7_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "pc1_async_fifo0_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "pc1_async_fifo1_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "pc1_async_fifo2_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "pc1_async_fifo3_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "pc1_async_fifo4_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "pc1_async_fifo5_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "pc1_async_fifo6_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "pc1_async_fifo7_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "cntrl_async_fifo0_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "cntrl_async_fifo1_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "cntrl_async_fifo2_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "cntrl_async_fifo3_ecc_2b_err_interrupt_mask",
        19,
        1
      ],
      [
        "cntrl_async_fifo4_ecc_2b_err_interrupt_mask",
        20,
        1
      ],
      [
        "cntrl_async_fifo5_ecc_2b_err_interrupt_mask",
        21,
        1
      ],
      [
        "cntrl_async_fifo6_ecc_2b_err_interrupt_mask",
        22,
        1
      ],
      [
        "cntrl_async_fifo7_ecc_2b_err_interrupt_mask",
        23,
        1
      ]
    ]
  },
  "hbm_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "hbm",
    "width": 24,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "pc0_async_fifo0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "pc0_async_fifo1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "pc0_async_fifo2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "pc0_async_fifo3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "pc0_async_fifo4_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "pc0_async_fifo5_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "pc0_async_fifo6_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "pc0_async_fifo7_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "pc1_async_fifo0_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "pc1_async_fifo1_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "pc1_async_fifo2_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "pc1_async_fifo3_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "pc1_async_fifo4_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "pc1_async_fifo5_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "pc1_async_fifo6_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "pc1_async_fifo7_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "cntrl_async_fifo0_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "cntrl_async_fifo1_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "cntrl_async_fifo2_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "cntrl_async_fifo3_ecc_1b_err_initiate",
        19,
        1
      ],
      [
        "cntrl_async_fifo4_ecc_1b_err_initiate",
        20,
        1
      ],
      [
        "cntrl_async_fifo5_ecc_1b_err_initiate",
        21,
        1
      ],
      [
        "cntrl_async_fifo6_ecc_1b_err_initiate",
        22,
        1
      ],
      [
        "cntrl_async_fifo7_ecc_1b_err_initiate",
        23,
        1
      ]
    ]
  },
  "hbm_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "hbm",
    "width": 24,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "pc0_async_fifo0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "pc0_async_fifo1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "pc0_async_fifo2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "pc0_async_fifo3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "pc0_async_fifo4_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "pc0_async_fifo5_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "pc0_async_fifo6_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "pc0_async_fifo7_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "pc1_async_fifo0_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "pc1_async_fifo1_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "pc1_async_fifo2_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "pc1_async_fifo3_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "pc1_async_fifo4_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "pc1_async_fifo5_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "pc1_async_fifo6_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "pc1_async_fifo7_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "cntrl_async_fifo0_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "cntrl_async_fifo1_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "cntrl_async_fifo2_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "cntrl_async_fifo3_ecc_2b_err_initiate",
        19,
        1
      ],
      [
        "cntrl_async_fifo4_ecc_2b_err_initiate",
        20,
        1
      ],
      [
        "cntrl_async_fifo5_ecc_2b_err_initiate",
        21,
        1
      ],
      [
        "cntrl_async_fifo6_ecc_2b_err_initiate",
        22,
        1
      ],
      [
        "cntrl_async_fifo7_ecc_2b_err_initiate",
        23,
        1
      ]
    ]
  },
  "hbm_mem_protect_err_status": {
    "type": "register",
    "block": "hbm",
    "width": 24,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "pc0_async_fifo0_err_int",
        0,
        1
      ],
      [
        "pc0_async_fifo1_err_int",
        1,
        1
      ],
      [
        "pc0_async_fifo2_err_int",
        2,
        1
      ],
      [
        "pc0_async_fifo3_err_int",
        3,
        1
      ],
      [
        "pc0_async_fifo4_err_int",
        4,
        1
      ],
      [
        "pc0_async_fifo5_err_int",
        5,
        1
      ],
      [
        "pc0_async_fifo6_err_int",
        6,
        1
      ],
      [
        "pc0_async_fifo7_err_int",
        7,
        1
      ],
      [
        "pc1_async_fifo0_err_int",
        8,
        1
      ],
      [
        "pc1_async_fifo1_err_int",
        9,
        1
      ],
      [
        "pc1_async_fifo2_err_int",
        10,
        1
      ],
      [
        "pc1_async_fifo3_err_int",
        11,
        1
      ],
      [
        "pc1_async_fifo4_err_int",
        12,
        1
      ],
      [
        "pc1_async_fifo5_err_int",
        13,
        1
      ],
      [
        "pc1_async_fifo6_err_int",
        14,
        1
      ],
      [
        "pc1_async_fifo7_err_int",
        15,
        1
      ],
      [
        "cntrl_async_fifo0_err_int",
        16,
        1
      ],
      [
        "cntrl_async_fifo1_err_int",
        17,
        1
      ],
      [
        "cntrl_async_fifo2_err_int",
        18,
        1
      ],
      [
        "cntrl_async_fifo3_err_int",
        19,
        1
      ],
      [
        "cntrl_async_fifo4_err_int",
        20,
        1
      ],
      [
        "cntrl_async_fifo5_err_int",
        21,
        1
      ],
      [
        "cntrl_async_fifo6_err_int",
        22,
        1
      ],
      [
        "cntrl_async_fifo7_err_int",
        23,
        1
      ]
    ]
  },
  "hbm_selected_ser_error_info": {
    "type": "register",
    "block": "hbm",
    "width": 8,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        6
      ],
      [
        "mem_err_type",
        6,
        2
      ]
    ]
  },
  "hbm_ser_error_debug_configuration": {
    "type": "register",
    "block": "hbm",
    "width": 6,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        5
      ],
      [
        "reset_memory_errors",
        5,
        1
      ]
    ]
  },
  "hbm_ecc_1b_err_debug": {
    "type": "register",
    "block": "hbm",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "hbm_ecc_2b_err_debug": {
    "type": "register",
    "block": "hbm",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "hbm_mbist_pass_status": {
    "type": "register",
    "block": "hbm",
    "width": 48,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        48
      ]
    ]
  },
  "hbm_mbist_fail_status": {
    "type": "register",
    "block": "hbm",
    "width": 48,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        48
      ]
    ]
  },
  "hbm_counter_timer": {
    "type": "register",
    "block": "hbm",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "hbm_counter_timer_trigger_reg": {
    "type": "register",
    "block": "hbm",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "hbm_memory_access_timeout": {
    "type": "register",
    "block": "hbm",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "hbm_broadcast_config_reg": {
    "type": "register",
    "block": "hbm",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "hbm_memory_prot_bypass": {
    "type": "register",
    "block": "hbm",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "hbm_soft_reset_configuration": {
    "type": "register",
    "block": "hbm",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "hbm_mbist_configuration": {
    "type": "register",
    "block": "hbm",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "hbm_power_down_configuration": {
    "type": "register",
    "block": "hbm",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "hbm_spare_reg": {
    "type": "register",
    "block": "hbm",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "hbm_pmro_ctrl": {
    "type": "register",
    "block": "hbm",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "hbm_pmro_status": {
    "type": "register",
    "block": "hbm",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "hbm_mirror_bus_conf_reg": {
    "type": "register",
    "block": "hbm",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "hbm_mirror_bus_status": {
    "type": "register",
    "block": "hbm",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "hbm_device_time_offset_cfg": {
    "type": "register",
    "block": "hbm",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "hbm_general_interrupt_register": {
    "type": "register",
    "block": "hbm",
    "width": 11,
    "desc": "Interrupt",
    "fields": [
      [
        "async_fifo_empty_interrupt0",
        0,
        1
      ],
      [
        "async_fifo_empty_interrupt1",
        1,
        1
      ],
      [
        "async_fifo_empty_interrupt2",
        2,
        1
      ],
      [
        "async_fifo_empty_interrupt3",
        3,
        1
      ],
      [
        "async_fifo_empty_interrupt4",
        4,
        1
      ],
      [
        "async_fifo_empty_interrupt5",
        5,
        1
      ],
      [
        "async_fifo_empty_interrupt6",
        6,
        1
      ],
      [
        "async_fifo_empty_interrupt7",
        7,
        1
      ],
      [
        "cattrip_interrupt",
        8,
        1
      ],
      [
        "spcio_sbe",
        9,
        1
      ],
      [
        "spcio_dbe",
        10,
        1
      ]
    ]
  },
  "hbm_general_interrupt_register_mask": {
    "type": "register",
    "block": "hbm",
    "width": 11,
    "desc": "This register masks GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "async_fifo_empty_interrupt0_mask",
        0,
        1
      ],
      [
        "async_fifo_empty_interrupt1_mask",
        1,
        1
      ],
      [
        "async_fifo_empty_interrupt2_mask",
        2,
        1
      ],
      [
        "async_fifo_empty_interrupt3_mask",
        3,
        1
      ],
      [
        "async_fifo_empty_interrupt4_mask",
        4,
        1
      ],
      [
        "async_fifo_empty_interrupt5_mask",
        5,
        1
      ],
      [
        "async_fifo_empty_interrupt6_mask",
        6,
        1
      ],
      [
        "async_fifo_empty_interrupt7_mask",
        7,
        1
      ],
      [
        "cattrip_interrupt_mask",
        8,
        1
      ],
      [
        "spcio_sbe_mask",
        9,
        1
      ],
      [
        "spcio_dbe_mask",
        10,
        1
      ]
    ]
  },
  "hbm_general_interrupt_register_test": {
    "type": "register",
    "block": "hbm",
    "width": 11,
    "desc": "This register tests GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "async_fifo_empty_interrupt0_test",
        0,
        1
      ],
      [
        "async_fifo_empty_interrupt1_test",
        1,
        1
      ],
      [
        "async_fifo_empty_interrupt2_test",
        2,
        1
      ],
      [
        "async_fifo_empty_interrupt3_test",
        3,
        1
      ],
      [
        "async_fifo_empty_interrupt4_test",
        4,
        1
      ],
      [
        "async_fifo_empty_interrupt5_test",
        5,
        1
      ],
      [
        "async_fifo_empty_interrupt6_test",
        6,
        1
      ],
      [
        "async_fifo_empty_interrupt7_test",
        7,
        1
      ],
      [
        "cattrip_interrupt_test",
        8,
        1
      ],
      [
        "spcio_sbe_test",
        9,
        1
      ],
      [
        "spcio_dbe_test",
        10,
        1
      ]
    ]
  },
  "hbm_async_fifo_config": {
    "type": "register",
    "block": "hbm",
    "width": 6,
    "desc": "Config of MMU to HBM async FIFO",
    "fields": [
      [
        "almost_full",
        0,
        6
      ]
    ]
  },
  "hbm_hbm_config": {
    "type": "register",
    "block": "hbm",
    "width": 6,
    "desc": "Config of HBM macro",
    "fields": [
      [
        "hbm_pl",
        0,
        2
      ],
      [
        "dbi_enable",
        2,
        1
      ],
      [
        "ecc_check_enable",
        3,
        1
      ],
      [
        "count_one_bit_ecc_as_error",
        4,
        1
      ],
      [
        "check_rx_data_parity",
        5,
        1
      ]
    ]
  },
  "hbm_hbm_error_counters": {
    "type": "register",
    "block": "hbm",
    "width": 80,
    "desc": "Error counters for HBM interface Errors",
    "fields": [
      [
        "wr_data_parity_errors",
        0,
        16
      ],
      [
        "addr_parity_errors",
        16,
        16
      ],
      [
        "one_bit_ecc_errors",
        32,
        16
      ],
      [
        "two_bit_ecc_errors",
        48,
        16
      ],
      [
        "rd_data_parity_errors",
        64,
        16
      ]
    ]
  },
  "hbm_hbm_status": {
    "type": "register",
    "block": "hbm",
    "width": 2,
    "desc": "Status register for HBM",
    "fields": [
      [
        "dfi_init_complete",
        0,
        1
      ],
      [
        "dfi_phylvl_req_n",
        1,
        1
      ]
    ]
  },
  "hbm_sbm_interrupt_req_data": {
    "type": "register",
    "block": "hbm",
    "width": 16,
    "desc": "Sbus master Spico interrupt request register",
    "fields": [
      [
        "spico_interrupt_data_high",
        0,
        4
      ],
      [
        "spico_interrupt_data_low",
        4,
        8
      ],
      [
        "spico_interrupt_code",
        12,
        4
      ]
    ]
  },
  "hbm_sbm_interrupt_req": {
    "type": "register",
    "block": "hbm",
    "width": 1,
    "desc": "Sbus master Spico interrupt request register",
    "fields": [
      [
        "spico_interrupt_req",
        0,
        1
      ]
    ]
  },
  "hbm_sbm_interrupt_status": {
    "type": "register",
    "block": "hbm",
    "width": 16,
    "desc": "Sbus master Spico interrupt status register",
    "fields": [
      [
        "spico_interrupt_data_out",
        0,
        14
      ],
      [
        "spico_interrupt_data_out_valid",
        14,
        1
      ],
      [
        "spico_interrupt_in_progress",
        15,
        1
      ]
    ]
  },
  "hbm_sbm_req_reg": {
    "type": "register",
    "block": "hbm",
    "width": 24,
    "desc": "SBUS Master Request Register",
    "fields": [
      [
        "sbm_req_rx_addr",
        0,
        8
      ],
      [
        "sbm_req_data_addr",
        8,
        8
      ],
      [
        "sbm_req_cmd",
        16,
        8
      ]
    ]
  },
  "hbm_sbm_req_data_reg": {
    "type": "register",
    "block": "hbm",
    "width": 32,
    "desc": "SBUS Master Request Data Register",
    "fields": [
      [
        "sbm_req_data",
        0,
        32
      ]
    ]
  },
  "hbm_sbm_req_execute_reg": {
    "type": "register",
    "block": "hbm",
    "width": 1,
    "desc": "SBUS Master Request Execute Register",
    "fields": [
      [
        "sbm_req_execute",
        0,
        1
      ]
    ]
  },
  "hbm_sbm_rsp_result_reg": {
    "type": "register",
    "block": "hbm",
    "width": 4,
    "desc": "SBUS Master Response Result Code Register",
    "fields": [
      [
        "sbm_rsp_result_valid",
        0,
        1
      ],
      [
        "sbm_rsp_result_code",
        1,
        3
      ]
    ]
  },
  "hbm_sbm_rsp_data_reg": {
    "type": "register",
    "block": "hbm",
    "width": 32,
    "desc": "SBUS Master Response Data Register",
    "fields": [
      [
        "sbm_rsp_data",
        0,
        32
      ]
    ]
  },
  "hbm_sbm_bist_control_reg": {
    "type": "register",
    "block": "hbm",
    "width": 3,
    "desc": "",
    "fields": [
      [
        "sbm_core_bist_rpr_mode",
        0,
        1
      ],
      [
        "sbm_core_bist_ptrn_fill",
        1,
        1
      ],
      [
        "sbm_core_bist_run",
        2,
        1
      ]
    ]
  },
  "hbm_sbm_bist_status_reg": {
    "type": "register",
    "block": "hbm",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "sbm_bist_done_pass_out",
        0,
        1
      ],
      [
        "sbm_bist_done_fail_out",
        1,
        1
      ]
    ]
  },
  "hbm_pc0_async_fifo": {
    "type": "memory",
    "block": "hbm",
    "width": 138,
    "desc": "MMU 2 HBM Async FIFO mem for PC0 data/control",
    "fields": [
      [
        "pc0_async_fifo_data",
        0,
        138
      ]
    ]
  },
  "hbm_pc1_async_fifo": {
    "type": "memory",
    "block": "hbm",
    "width": 138,
    "desc": "MMU 2 HBM Async FIFO mem for PC1 data/control",
    "fields": [
      [
        "pc1_async_fifo_data",
        0,
        138
      ]
    ]
  },
  "hbm_cntrl_async_fifo": {
    "type": "memory",
    "block": "hbm",
    "width": 28,
    "desc": "MMU 2 HBM Async FIFO mem",
    "fields": [
      [
        "cntrl_async_fifo_data",
        0,
        28
      ]
    ]
  },
  "ics_slice_interrupt_register": {
    "type": "register",
    "block": "ics_slice",
    "width": 3,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "general_interrupt_register_summary",
        1,
        1
      ],
      [
        "fabric_blocking_intr_reg_summary",
        2,
        1
      ]
    ]
  },
  "ics_slice_mem_protect_interrupt": {
    "type": "register",
    "block": "ics_slice",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "ics_slice_mem_protect_interrupt_test": {
    "type": "register",
    "block": "ics_slice",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "ics_slice_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "ics_slice",
    "width": 34,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "context2voq_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "slb_context2voq_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "slb_voq2context_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "credit_consume_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "credit_allocate_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "last_enqueue_qsize_bytes_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "last_dequeue_qsize_bytes_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "last_queue_report_set_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "last_queue_report_clr_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "enq_acc_bytes_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "ib_set_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "ib_clr_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "re_transmit_filter_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "queue_is_empty_set_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "queue_is_empty_clr_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "scrubber_mem_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "aged_out_queue_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "queue2_dram_mem_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "queue_list_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "queue_profile_ecc_1b_err_interrupt_mask",
        19,
        1
      ],
      [
        "read_requst_fifo_ecc_1b_err_interrupt_mask",
        20,
        1
      ],
      [
        "dram_list_fifo_ecc_1b_err_interrupt_mask",
        21,
        1
      ],
      [
        "from_dram_rlb_fifo_ecc_1b_err_interrupt_mask",
        22,
        1
      ],
      [
        "from_dram_flb_fifo_ecc_1b_err_interrupt_mask",
        23,
        1
      ],
      [
        "rlb_uch_fifo_ecc_1b_err_interrupt_mask",
        24,
        1
      ],
      [
        "rlb_ucl_fifo_ecc_1b_err_interrupt_mask",
        25,
        1
      ],
      [
        "rlb_mc_fifo_ecc_1b_err_interrupt_mask",
        26,
        1
      ],
      [
        "flb_hp_fifo_ecc_1b_err_interrupt_mask",
        27,
        1
      ],
      [
        "flb_lp_fifo_ecc_1b_err_interrupt_mask",
        28,
        1
      ],
      [
        "delete_fifo_ecc_1b_err_interrupt_mask",
        29,
        1
      ],
      [
        "fast_delete_fifo_ecc_1b_err_interrupt_mask",
        30,
        1
      ],
      [
        "to_dram_fifo_ecc_1b_err_interrupt_mask",
        31,
        1
      ],
      [
        "dram_pack_fifo_ecc_1b_err_interrupt_mask",
        32,
        1
      ],
      [
        "enq_crdt_req_hp_fifo_ecc_1b_err_interrupt_mask",
        33,
        1
      ]
    ]
  },
  "ics_slice_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "ics_slice",
    "width": 34,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "context2voq_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "slb_context2voq_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "slb_voq2context_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "credit_consume_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "credit_allocate_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "last_enqueue_qsize_bytes_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "last_dequeue_qsize_bytes_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "last_queue_report_set_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "last_queue_report_clr_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "enq_acc_bytes_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "ib_set_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "ib_clr_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "re_transmit_filter_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "queue_is_empty_set_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "queue_is_empty_clr_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "scrubber_mem_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "aged_out_queue_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "queue2_dram_mem_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "queue_list_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "queue_profile_ecc_2b_err_interrupt_mask",
        19,
        1
      ],
      [
        "read_requst_fifo_ecc_2b_err_interrupt_mask",
        20,
        1
      ],
      [
        "dram_list_fifo_ecc_2b_err_interrupt_mask",
        21,
        1
      ],
      [
        "from_dram_rlb_fifo_ecc_2b_err_interrupt_mask",
        22,
        1
      ],
      [
        "from_dram_flb_fifo_ecc_2b_err_interrupt_mask",
        23,
        1
      ],
      [
        "rlb_uch_fifo_ecc_2b_err_interrupt_mask",
        24,
        1
      ],
      [
        "rlb_ucl_fifo_ecc_2b_err_interrupt_mask",
        25,
        1
      ],
      [
        "rlb_mc_fifo_ecc_2b_err_interrupt_mask",
        26,
        1
      ],
      [
        "flb_hp_fifo_ecc_2b_err_interrupt_mask",
        27,
        1
      ],
      [
        "flb_lp_fifo_ecc_2b_err_interrupt_mask",
        28,
        1
      ],
      [
        "delete_fifo_ecc_2b_err_interrupt_mask",
        29,
        1
      ],
      [
        "fast_delete_fifo_ecc_2b_err_interrupt_mask",
        30,
        1
      ],
      [
        "to_dram_fifo_ecc_2b_err_interrupt_mask",
        31,
        1
      ],
      [
        "dram_pack_fifo_ecc_2b_err_interrupt_mask",
        32,
        1
      ],
      [
        "enq_crdt_req_hp_fifo_ecc_2b_err_interrupt_mask",
        33,
        1
      ]
    ]
  },
  "ics_slice_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "ics_slice",
    "width": 34,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "context2voq_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "slb_context2voq_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "slb_voq2context_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "credit_consume_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "credit_allocate_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "last_enqueue_qsize_bytes_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "last_dequeue_qsize_bytes_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "last_queue_report_set_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "last_queue_report_clr_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "enq_acc_bytes_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "ib_set_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "ib_clr_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "re_transmit_filter_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "queue_is_empty_set_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "queue_is_empty_clr_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "scrubber_mem_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "aged_out_queue_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "queue2_dram_mem_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "queue_list_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "queue_profile_ecc_1b_err_initiate",
        19,
        1
      ],
      [
        "read_requst_fifo_ecc_1b_err_initiate",
        20,
        1
      ],
      [
        "dram_list_fifo_ecc_1b_err_initiate",
        21,
        1
      ],
      [
        "from_dram_rlb_fifo_ecc_1b_err_initiate",
        22,
        1
      ],
      [
        "from_dram_flb_fifo_ecc_1b_err_initiate",
        23,
        1
      ],
      [
        "rlb_uch_fifo_ecc_1b_err_initiate",
        24,
        1
      ],
      [
        "rlb_ucl_fifo_ecc_1b_err_initiate",
        25,
        1
      ],
      [
        "rlb_mc_fifo_ecc_1b_err_initiate",
        26,
        1
      ],
      [
        "flb_hp_fifo_ecc_1b_err_initiate",
        27,
        1
      ],
      [
        "flb_lp_fifo_ecc_1b_err_initiate",
        28,
        1
      ],
      [
        "delete_fifo_ecc_1b_err_initiate",
        29,
        1
      ],
      [
        "fast_delete_fifo_ecc_1b_err_initiate",
        30,
        1
      ],
      [
        "to_dram_fifo_ecc_1b_err_initiate",
        31,
        1
      ],
      [
        "dram_pack_fifo_ecc_1b_err_initiate",
        32,
        1
      ],
      [
        "enq_crdt_req_hp_fifo_ecc_1b_err_initiate",
        33,
        1
      ]
    ]
  },
  "ics_slice_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "ics_slice",
    "width": 34,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "context2voq_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "slb_context2voq_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "slb_voq2context_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "credit_consume_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "credit_allocate_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "last_enqueue_qsize_bytes_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "last_dequeue_qsize_bytes_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "last_queue_report_set_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "last_queue_report_clr_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "enq_acc_bytes_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "ib_set_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "ib_clr_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "re_transmit_filter_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "queue_is_empty_set_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "queue_is_empty_clr_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "scrubber_mem_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "aged_out_queue_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "queue2_dram_mem_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "queue_list_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "queue_profile_ecc_2b_err_initiate",
        19,
        1
      ],
      [
        "read_requst_fifo_ecc_2b_err_initiate",
        20,
        1
      ],
      [
        "dram_list_fifo_ecc_2b_err_initiate",
        21,
        1
      ],
      [
        "from_dram_rlb_fifo_ecc_2b_err_initiate",
        22,
        1
      ],
      [
        "from_dram_flb_fifo_ecc_2b_err_initiate",
        23,
        1
      ],
      [
        "rlb_uch_fifo_ecc_2b_err_initiate",
        24,
        1
      ],
      [
        "rlb_ucl_fifo_ecc_2b_err_initiate",
        25,
        1
      ],
      [
        "rlb_mc_fifo_ecc_2b_err_initiate",
        26,
        1
      ],
      [
        "flb_hp_fifo_ecc_2b_err_initiate",
        27,
        1
      ],
      [
        "flb_lp_fifo_ecc_2b_err_initiate",
        28,
        1
      ],
      [
        "delete_fifo_ecc_2b_err_initiate",
        29,
        1
      ],
      [
        "fast_delete_fifo_ecc_2b_err_initiate",
        30,
        1
      ],
      [
        "to_dram_fifo_ecc_2b_err_initiate",
        31,
        1
      ],
      [
        "dram_pack_fifo_ecc_2b_err_initiate",
        32,
        1
      ],
      [
        "enq_crdt_req_hp_fifo_ecc_2b_err_initiate",
        33,
        1
      ]
    ]
  },
  "ics_slice_mem_protect_err_status": {
    "type": "register",
    "block": "ics_slice",
    "width": 34,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "context2voq_err_int",
        0,
        1
      ],
      [
        "slb_context2voq_err_int",
        1,
        1
      ],
      [
        "slb_voq2context_err_int",
        2,
        1
      ],
      [
        "credit_consume_err_int",
        3,
        1
      ],
      [
        "credit_allocate_err_int",
        4,
        1
      ],
      [
        "last_enqueue_qsize_bytes_err_int",
        5,
        1
      ],
      [
        "last_dequeue_qsize_bytes_err_int",
        6,
        1
      ],
      [
        "last_queue_report_set_err_int",
        7,
        1
      ],
      [
        "last_queue_report_clr_err_int",
        8,
        1
      ],
      [
        "enq_acc_bytes_err_int",
        9,
        1
      ],
      [
        "ib_set_err_int",
        10,
        1
      ],
      [
        "ib_clr_err_int",
        11,
        1
      ],
      [
        "re_transmit_filter_err_int",
        12,
        1
      ],
      [
        "queue_is_empty_set_err_int",
        13,
        1
      ],
      [
        "queue_is_empty_clr_err_int",
        14,
        1
      ],
      [
        "scrubber_mem_err_int",
        15,
        1
      ],
      [
        "aged_out_queue_err_int",
        16,
        1
      ],
      [
        "queue2_dram_mem_err_int",
        17,
        1
      ],
      [
        "queue_list_err_int",
        18,
        1
      ],
      [
        "queue_profile_err_int",
        19,
        1
      ],
      [
        "read_requst_fifo_err_int",
        20,
        1
      ],
      [
        "dram_list_fifo_err_int",
        21,
        1
      ],
      [
        "from_dram_rlb_fifo_err_int",
        22,
        1
      ],
      [
        "from_dram_flb_fifo_err_int",
        23,
        1
      ],
      [
        "rlb_uch_fifo_err_int",
        24,
        1
      ],
      [
        "rlb_ucl_fifo_err_int",
        25,
        1
      ],
      [
        "rlb_mc_fifo_err_int",
        26,
        1
      ],
      [
        "flb_hp_fifo_err_int",
        27,
        1
      ],
      [
        "flb_lp_fifo_err_int",
        28,
        1
      ],
      [
        "delete_fifo_err_int",
        29,
        1
      ],
      [
        "fast_delete_fifo_err_int",
        30,
        1
      ],
      [
        "to_dram_fifo_err_int",
        31,
        1
      ],
      [
        "dram_pack_fifo_err_int",
        32,
        1
      ],
      [
        "enq_crdt_req_hp_fifo_err_int",
        33,
        1
      ]
    ]
  },
  "ics_slice_selected_ser_error_info": {
    "type": "register",
    "block": "ics_slice",
    "width": 14,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        12
      ],
      [
        "mem_err_type",
        12,
        2
      ]
    ]
  },
  "ics_slice_ser_error_debug_configuration": {
    "type": "register",
    "block": "ics_slice",
    "width": 7,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        6
      ],
      [
        "reset_memory_errors",
        6,
        1
      ]
    ]
  },
  "ics_slice_ecc_1b_err_debug": {
    "type": "register",
    "block": "ics_slice",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "ics_slice_ecc_2b_err_debug": {
    "type": "register",
    "block": "ics_slice",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "ics_slice_mbist_pass_status": {
    "type": "register",
    "block": "ics_slice",
    "width": 90,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        90
      ]
    ]
  },
  "ics_slice_mbist_fail_status": {
    "type": "register",
    "block": "ics_slice",
    "width": 90,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        90
      ]
    ]
  },
  "ics_slice_counter_timer": {
    "type": "register",
    "block": "ics_slice",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "ics_slice_counter_timer_trigger_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "ics_slice_memory_access_timeout": {
    "type": "register",
    "block": "ics_slice",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "ics_slice_broadcast_config_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "ics_slice_memory_prot_bypass": {
    "type": "register",
    "block": "ics_slice",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "ics_slice_soft_reset_configuration": {
    "type": "register",
    "block": "ics_slice",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "ics_slice_mbist_configuration": {
    "type": "register",
    "block": "ics_slice",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "ics_slice_power_down_configuration": {
    "type": "register",
    "block": "ics_slice",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "ics_slice_spare_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "ics_slice_pmro_ctrl": {
    "type": "register",
    "block": "ics_slice",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "ics_slice_pmro_status": {
    "type": "register",
    "block": "ics_slice",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "ics_slice_mirror_bus_conf_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "ics_slice_mirror_bus_status": {
    "type": "register",
    "block": "ics_slice",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "ics_slice_device_time_offset_cfg": {
    "type": "register",
    "block": "ics_slice",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "ics_slice_general_interrupt_register": {
    "type": "register",
    "block": "ics_slice",
    "width": 8,
    "desc": "Interrupt",
    "fields": [
      [
        "fabric_blocking_intr",
        0,
        1
      ],
      [
        "queue_aged_out_intr",
        1,
        1
      ],
      [
        "rxcgm_cbt_full_intr",
        2,
        1
      ],
      [
        "voq_to_context_fifo_overflow",
        3,
        1
      ],
      [
        "dram_list_qsize_fif_overflow",
        4,
        1
      ],
      [
        "dram_list_reread_fif_overflow",
        5,
        1
      ],
      [
        "dram_list_enq_fif_overflow",
        6,
        1
      ],
      [
        "exit_dram_list_reread_full",
        7,
        1
      ]
    ]
  },
  "ics_slice_general_interrupt_register_mask": {
    "type": "register",
    "block": "ics_slice",
    "width": 8,
    "desc": "This register masks GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "fabric_blocking_intr_mask",
        0,
        1
      ],
      [
        "queue_aged_out_intr_mask",
        1,
        1
      ],
      [
        "rxcgm_cbt_full_intr_mask",
        2,
        1
      ],
      [
        "voq_to_context_fifo_overflow_mask",
        3,
        1
      ],
      [
        "dram_list_qsize_fif_overflow_mask",
        4,
        1
      ],
      [
        "dram_list_reread_fif_overflow_mask",
        5,
        1
      ],
      [
        "dram_list_enq_fif_overflow_mask",
        6,
        1
      ],
      [
        "exit_dram_list_reread_full_mask",
        7,
        1
      ]
    ]
  },
  "ics_slice_general_interrupt_register_test": {
    "type": "register",
    "block": "ics_slice",
    "width": 8,
    "desc": "This register tests GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "fabric_blocking_intr_test",
        0,
        1
      ],
      [
        "queue_aged_out_intr_test",
        1,
        1
      ],
      [
        "rxcgm_cbt_full_intr_test",
        2,
        1
      ],
      [
        "voq_to_context_fifo_overflow_test",
        3,
        1
      ],
      [
        "dram_list_qsize_fif_overflow_test",
        4,
        1
      ],
      [
        "dram_list_reread_fif_overflow_test",
        5,
        1
      ],
      [
        "dram_list_enq_fif_overflow_test",
        6,
        1
      ],
      [
        "exit_dram_list_reread_full_test",
        7,
        1
      ]
    ]
  },
  "ics_slice_fabric_blocking_intr_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 6,
    "desc": "eligible list fabric blocking interupts",
    "fields": [
      [
        "flb_hp_list_full",
        0,
        1
      ],
      [
        "flb_lp_list_full",
        1,
        1
      ],
      [
        "rlb_uch_list_full",
        2,
        1
      ],
      [
        "rlb_ucl_list_full",
        3,
        1
      ],
      [
        "rlb_mc_list_full",
        4,
        1
      ],
      [
        "total_list_full",
        5,
        1
      ]
    ]
  },
  "ics_slice_fabric_blocking_intr_reg_mask": {
    "type": "register",
    "block": "ics_slice",
    "width": 6,
    "desc": "This register masks FabricBlockingIntrReg interrupt register",
    "fields": [
      [
        "flb_hp_list_full_mask",
        0,
        1
      ],
      [
        "flb_lp_list_full_mask",
        1,
        1
      ],
      [
        "rlb_uch_list_full_mask",
        2,
        1
      ],
      [
        "rlb_ucl_list_full_mask",
        3,
        1
      ],
      [
        "rlb_mc_list_full_mask",
        4,
        1
      ],
      [
        "total_list_full_mask",
        5,
        1
      ]
    ]
  },
  "ics_slice_fabric_blocking_intr_reg_test": {
    "type": "register",
    "block": "ics_slice",
    "width": 6,
    "desc": "This register tests FabricBlockingIntrReg interrupt register",
    "fields": [
      [
        "flb_hp_list_full_test",
        0,
        1
      ],
      [
        "flb_lp_list_full_test",
        1,
        1
      ],
      [
        "rlb_uch_list_full_test",
        2,
        1
      ],
      [
        "rlb_ucl_list_full_test",
        3,
        1
      ],
      [
        "rlb_mc_list_full_test",
        4,
        1
      ],
      [
        "total_list_full_test",
        5,
        1
      ]
    ]
  },
  "ics_slice_reset_done_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 3,
    "desc": "init status register- when value is not 0 - hardware initialization process is in progress",
    "fields": [
      [
        "queue_is_empty_rst_done",
        0,
        1
      ],
      [
        "last_qrpt_rst_done",
        1,
        1
      ],
      [
        "enq_pipe_rst_done",
        2,
        1
      ]
    ]
  },
  "ics_slice_fifos_debug_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 219,
    "desc": "",
    "fields": [
      [
        "scrubber_fifo_count",
        0,
        14
      ],
      [
        "rd_req_on_the_fly",
        14,
        9
      ],
      [
        "delete_rd_rq_on_the_fly",
        23,
        9
      ],
      [
        "crdt_gnt_fifo_stat",
        32,
        6
      ],
      [
        "voq_to_context_fifo_stat",
        38,
        5
      ],
      [
        "checkin_to_elgbl_fifo_stat",
        43,
        5
      ],
      [
        "dram_list_fifo_stat",
        48,
        5
      ],
      [
        "plb_uch_fifo_stat",
        53,
        4
      ],
      [
        "plb_ucl_fifo_stat",
        57,
        4
      ],
      [
        "plb_mc_fifo_stat",
        61,
        4
      ],
      [
        "flb_hp_fifo_stat",
        65,
        4
      ],
      [
        "flb_lp_fifo_stat",
        69,
        4
      ],
      [
        "to_dram_fifo_stat",
        73,
        4
      ],
      [
        "to_dram_reread_fifo_stat",
        77,
        4
      ],
      [
        "delete_fifo_stat",
        81,
        4
      ],
      [
        "aging_fifo_stat",
        85,
        4
      ],
      [
        "scrb_fifo_stat",
        89,
        4
      ],
      [
        "crdt_req_by_gnt_stat",
        93,
        5
      ],
      [
        "crdt_req_by_enq_hp_stat",
        98,
        9
      ],
      [
        "crdt_req_by_slbmap_stat",
        107,
        6
      ],
      [
        "rdrq_fifo_stat",
        113,
        9
      ],
      [
        "deq_cmd_fifo_stat",
        122,
        7
      ],
      [
        "crdt_req_cbt_count",
        129,
        6
      ],
      [
        "slbmap_fifo_stat",
        135,
        6
      ],
      [
        "slbcmd_fifo_stat",
        141,
        6
      ],
      [
        "active_contexts",
        147,
        13
      ],
      [
        "dram_pool_prefetch_stat",
        160,
        5
      ],
      [
        "dram_active_contexts",
        165,
        13
      ],
      [
        "rxcgm_cbt_stat",
        178,
        7
      ],
      [
        "rxcgm_wrfail_fifo_stat",
        185,
        3
      ],
      [
        "dram_list_qsize_sum",
        188,
        31
      ]
    ]
  },
  "ics_slice_instrumentation_wmk": {
    "type": "register",
    "block": "ics_slice",
    "width": 26,
    "desc": "",
    "fields": [
      [
        "active_contexts_wmk",
        0,
        13
      ],
      [
        "dram_active_contexts_wmk",
        13,
        13
      ]
    ]
  },
  "ics_slice_dram_sms_pending_bytes_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 27,
    "desc": "",
    "fields": [
      [
        "dram_sms_pending_bytes",
        0,
        27
      ]
    ]
  },
  "ics_slice_last_in_pd": {
    "type": "register",
    "block": "ics_slice",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "last_incoming_pd",
        0,
        32
      ]
    ]
  },
  "ics_slice_chicken_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 3,
    "desc": "This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "clear_sms_pending_to_dram",
        0,
        1
      ],
      [
        "evict_to_dram_voq_ib",
        1,
        1
      ],
      [
        "evict_to_dram_slice_ib",
        2,
        1
      ]
    ]
  },
  "ics_slice_context_msb_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 6,
    "desc": "",
    "fields": [
      [
        "context_msb",
        0,
        6
      ]
    ]
  },
  "ics_slice_queue_in_dram_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "queue_in_dram",
        0,
        64
      ]
    ]
  },
  "ics_slice_queue_in_elig_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "queue_in_elig",
        0,
        64
      ]
    ]
  },
  "ics_slice_has_credits_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "has_credits",
        0,
        64
      ]
    ]
  },
  "ics_slice_debug_conf": {
    "type": "register",
    "block": "ics_slice",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "pd_mux_sel",
        0,
        4
      ]
    ]
  },
  "ics_slice_slice_mode_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "ics_mode",
        0,
        4
      ]
    ]
  },
  "ics_slice_almost_full_cfg": {
    "type": "register",
    "block": "ics_slice",
    "width": 242,
    "desc": "almost full register This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "fast_delete_alm_full",
        0,
        7
      ],
      [
        "flb_hp_alm_full",
        7,
        8
      ],
      [
        "flb_lp_alm_full",
        15,
        8
      ],
      [
        "from_dram_flb_alm_full",
        23,
        8
      ],
      [
        "from_dram_rlb_alm_full",
        31,
        8
      ],
      [
        "from_dram_dics_flb_alm_full",
        39,
        8
      ],
      [
        "from_dram_dics_rlb_alm_full",
        47,
        8
      ],
      [
        "rlb_mc_alm_full",
        55,
        8
      ],
      [
        "rlb_uch_alm_full",
        63,
        8
      ],
      [
        "rlb_ucl_alm_full",
        71,
        8
      ],
      [
        "to_dram_alm_full",
        79,
        8
      ],
      [
        "delete_alm_full",
        87,
        8
      ],
      [
        "enq_to_elgbl_fifo_alm_full",
        95,
        4
      ],
      [
        "crdt_to_elgbl_fifo_alm_full",
        99,
        5
      ],
      [
        "dram_list_alm_full",
        104,
        4
      ],
      [
        "dram_list_qsizefif_alm_full",
        108,
        8
      ],
      [
        "plb_uch_fifo_alm_full",
        116,
        3
      ],
      [
        "plb_ucl_fifo_alm_full",
        119,
        3
      ],
      [
        "plb_mc_fifo_alm_full",
        122,
        3
      ],
      [
        "flb_hp_fifo_alm_full",
        125,
        3
      ],
      [
        "flb_lp_fifo_alm_full",
        128,
        3
      ],
      [
        "to_dram_fifo_alm_full",
        131,
        3
      ],
      [
        "to_dram_reread_fifo_alm_full",
        134,
        3
      ],
      [
        "fast_delete_fifo_alm_full",
        137,
        6
      ],
      [
        "delete_fifo_alm_full",
        143,
        8
      ],
      [
        "aging_fifo_alm_full",
        151,
        3
      ],
      [
        "scrb_fifo_alm_full_cfg",
        154,
        3
      ],
      [
        "crdt_req_by_gnt_alm_full_cfg",
        157,
        3
      ],
      [
        "crdt_req_by_enq_alm_full_cfg",
        160,
        9
      ],
      [
        "crdt_req_by_dram_alm_full_cfg",
        169,
        4
      ],
      [
        "crdt_req_by_deq_alm_full_cfg",
        173,
        8
      ],
      [
        "crdt_req_by_slb_map_alm_full_cfg",
        181,
        5
      ],
      [
        "rd_req_fifo_alm_full_cfg",
        186,
        7
      ],
      [
        "deq_cmd_fifo_alm_full_cfg",
        193,
        6
      ],
      [
        "empty_context_fifo_alm_full_cfg",
        199,
        5
      ],
      [
        "to_dram_grant_cbt_alm_full_cfg",
        204,
        4
      ],
      [
        "dram_pool_prefetch_alm_full_cfg",
        208,
        4
      ],
      [
        "shallow_dram_pool_prefetch_th",
        212,
        4
      ],
      [
        "rxcgm_alm_full_cfg",
        216,
        6
      ],
      [
        "crdt_req_cbt_alm_full_cfg",
        222,
        5
      ],
      [
        "slbmap_alm_full_cfg",
        227,
        5
      ],
      [
        "slbcmd_alm_full_cfg",
        232,
        5
      ],
      [
        "scrubber_context_fifo_alm_full_cfg",
        237,
        3
      ],
      [
        "rxcgm_wrfail_fifo_alm_full_cfg",
        240,
        2
      ]
    ]
  },
  "ics_slice_compensation_per_ifg": {
    "type": "register",
    "block": "ics_slice",
    "width": 80,
    "desc": "",
    "fields": [
      [
        "ifg_per_source_if",
        0,
        64
      ],
      [
        "ifg0_compensation",
        64,
        8
      ],
      [
        "ifg1_compensation",
        72,
        8
      ]
    ]
  },
  "ics_slice_scrb_status_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 13,
    "desc": "",
    "fields": [
      [
        "aged_out_context_num",
        0,
        12
      ],
      [
        "aged_out_context_valid",
        12,
        1
      ]
    ]
  },
  "ics_slice_scrb_aging_trig_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 1,
    "desc": "Trigger register to the scrubber aging machine",
    "fields": [
      [
        "scrb_aging_trig",
        0,
        1
      ]
    ]
  },
  "ics_slice_aging_list_trig_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 26,
    "desc": "Trigger register to the aging eligible list machine",
    "fields": [
      [
        "context_to_clean",
        0,
        12
      ],
      [
        "size_to_clean",
        12,
        14
      ]
    ]
  },
  "ics_slice_aging_list_status": {
    "type": "register",
    "block": "ics_slice",
    "width": 1,
    "desc": "Aging eligible list status register",
    "fields": [
      [
        "aging_list_busy",
        0,
        1
      ]
    ]
  },
  "ics_slice_aging_mask_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 13,
    "desc": "",
    "fields": [
      [
        "aged_context_mask",
        0,
        12
      ],
      [
        "aged_context_mask_valid",
        12,
        1
      ]
    ]
  },
  "ics_slice_delete_credits": {
    "type": "register",
    "block": "ics_slice",
    "width": 7,
    "desc": "",
    "fields": [
      [
        "delete_crdt_init",
        0,
        7
      ]
    ]
  },
  "ics_slice_delete_credits_trig": {
    "type": "register",
    "block": "ics_slice",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "delete_crdt_init_trig",
        0,
        1
      ]
    ]
  },
  "ics_slice_ms_q_conf": {
    "type": "register",
    "block": "ics_slice",
    "width": 21,
    "desc": "Initalize merge-sort queues credits",
    "fields": [
      [
        "ms_q_uch_crdts",
        0,
        7
      ],
      [
        "ms_q_ucl_crdts",
        7,
        7
      ],
      [
        "ms_q_mc_crdts",
        14,
        7
      ]
    ]
  },
  "ics_slice_msq_dbg_mux": {
    "type": "register",
    "block": "ics_slice",
    "width": 9,
    "desc": "",
    "fields": [
      [
        "msq_sel",
        0,
        7
      ],
      [
        "msq_sel_context",
        7,
        2
      ]
    ]
  },
  "ics_slice_ms_q_count": {
    "type": "register",
    "block": "ics_slice",
    "width": 7,
    "desc": "status of merge-sort queues credits ",
    "fields": [
      [
        "ms_q_crds_count",
        0,
        7
      ]
    ]
  },
  "ics_slice_msq_slow_credits": {
    "type": "register",
    "block": "ics_slice",
    "width": 3,
    "desc": "shallow merge-sort queue threshold reg",
    "fields": [
      [
        "msq_slow_crdt_th",
        0,
        3
      ]
    ]
  },
  "ics_slice_cpu_dram_queue_valid": {
    "type": "register",
    "block": "ics_slice",
    "width": 14,
    "desc": "Debug  inteface for the ICS queue-in-dram vector It enables the CPU to read if specific context is in the eligible list. It also enables the CPU to set the queue-in-dram bit by write",
    "fields": [
      [
        "cpu_dram_queue_valid_addr",
        0,
        12
      ],
      [
        "cpu_dram_queue_valid_data",
        12,
        1
      ],
      [
        "cpu_dram_queue_valid_rd0wr1",
        13,
        1
      ]
    ]
  },
  "ics_slice_cpu_elgbl_context": {
    "type": "register",
    "block": "ics_slice",
    "width": 14,
    "desc": "Debug  inteface for the ICS eligible list. It enables the CPU to read if specific context is in the eligible list. It also enables the CPU to set the eligible_q bit by write",
    "fields": [
      [
        "cpu_elgbl_context_addr",
        0,
        12
      ],
      [
        "cpu_elgbl_context_data",
        12,
        1
      ],
      [
        "cpu_elgbl_context_rd0wr1",
        13,
        1
      ]
    ]
  },
  "ics_slice_fabric_blocking_capture_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 36,
    "desc": "",
    "fields": [
      [
        "list_full_context",
        0,
        12
      ],
      [
        "queue_blocking_context",
        12,
        12
      ],
      [
        "slice_blocking_context",
        24,
        12
      ]
    ]
  },
  "ics_slice_general_conf_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 53,
    "desc": "",
    "fields": [
      [
        "network_slice1_fabric_slice0",
        0,
        6
      ],
      [
        "scrubber_step",
        6,
        20
      ],
      [
        "scrubber_req_type",
        26,
        1
      ],
      [
        "slb_req_type",
        27,
        2
      ],
      [
        "slb_link_voqs_offset",
        29,
        4
      ],
      [
        "level_to_stop_pdvoq",
        33,
        8
      ],
      [
        "rand_crdt_req_limit",
        41,
        5
      ],
      [
        "ignore_credits",
        46,
        1
      ],
      [
        "pause_checkin_machine",
        47,
        1
      ],
      [
        "evict_to_dram_with_credits",
        48,
        1
      ],
      [
        "evict_to_dram_while_eligible",
        49,
        1
      ],
      [
        "evict_to_dram_while_dequeue",
        50,
        1
      ],
      [
        "evict_to_dram_ignore_shapers",
        51,
        1
      ],
      [
        "retransmit_on_ib_fifo_full",
        52,
        1
      ]
    ]
  },
  "ics_slice_enq_conf_static_go_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 55,
    "desc": "Enqueue pipe configurations register. This field was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "max_rand_val",
        0,
        4
      ],
      [
        "credit_for_every_enq",
        4,
        1
      ],
      [
        "credit_req_for_qsize1",
        5,
        1
      ],
      [
        "en_static_go_on_enq_qsize",
        6,
        1
      ],
      [
        "enq_acc_saturation",
        7,
        15
      ],
      [
        "max_dram_evict_context",
        22,
        13
      ],
      [
        "max_dram_list_qsize_kbytes",
        35,
        20
      ]
    ]
  },
  "ics_slice_credits_gift_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 41,
    "desc": "Calculate the credits gift (in bytes units) out of the context number. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "num_bit_per_credits_gift",
        0,
        4
      ],
      [
        "inverse_credits_gift",
        4,
        1
      ],
      [
        "credits_gift_enable",
        5,
        1
      ],
      [
        "dram_return_gift",
        6,
        12
      ],
      [
        "dram_return_max_cb",
        18,
        23
      ]
    ]
  },
  "ics_slice_cgm_pool_per_profile": {
    "type": "register",
    "block": "ics_slice",
    "width": 32,
    "desc": "Map 5-bit profile to Cgm pool. There are 2 pools 0/1 and thus bit per profile",
    "fields": [
      [
        "cgm_pool",
        0,
        32
      ]
    ]
  },
  "ics_slice_scrubber_th_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 5,
    "desc": "Queue number for delete queue",
    "fields": [
      [
        "scrubber_th",
        0,
        5
      ]
    ]
  },
  "ics_slice_queue_size_static_go_th_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 23,
    "desc": "",
    "fields": [
      [
        "queue_size_static_go_th",
        0,
        23
      ]
    ]
  },
  "ics_slice_set_queue_blocking_th_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 24,
    "desc": "",
    "fields": [
      [
        "set_queue_blocking_th",
        0,
        24
      ]
    ]
  },
  "ics_slice_clear_queue_blocking_th_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 24,
    "desc": "",
    "fields": [
      [
        "clear_queue_blocking_th",
        0,
        24
      ]
    ]
  },
  "ics_slice_accept_queue_blocking_th_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 24,
    "desc": "",
    "fields": [
      [
        "accept_queue_blocking_th",
        0,
        24
      ]
    ]
  },
  "ics_slice_credits_conf_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 166,
    "desc": "Queue number for delete queue",
    "fields": [
      [
        "static_go_profile",
        0,
        32
      ],
      [
        "crdt_in_bytes",
        32,
        13
      ],
      [
        "crdt_size_log2",
        45,
        4
      ],
      [
        "init_extra_credits",
        49,
        13
      ],
      [
        "stop_credits_th",
        62,
        16
      ],
      [
        "return_credits_th",
        78,
        16
      ],
      [
        "static_go_stop_credits_th",
        94,
        16
      ],
      [
        "static_go_return_credits_th",
        110,
        16
      ],
      [
        "enq_priority_th",
        126,
        5
      ],
      [
        "return_crdt_on_off",
        131,
        1
      ],
      [
        "max_qb_threshold",
        132,
        24
      ],
      [
        "random_credits_allocated",
        156,
        6
      ],
      [
        "return_crdt_queue_blocking",
        162,
        1
      ],
      [
        "return_eir_crdt_slice_blocking",
        163,
        1
      ],
      [
        "return_cir_crdt_slice_blocking",
        164,
        1
      ],
      [
        "return_crdt_list_full_blocking",
        165,
        1
      ]
    ]
  },
  "ics_slice_auto_credit_fsm": {
    "type": "register",
    "block": "ics_slice",
    "width": 49,
    "desc": "Auto credit machine",
    "fields": [
      [
        "start_voq",
        0,
        16
      ],
      [
        "end_voq",
        16,
        16
      ],
      [
        "credit_period",
        32,
        16
      ],
      [
        "auto_credit_en",
        48,
        1
      ]
    ]
  },
  "ics_slice_acc_crdt_req_th_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 48,
    "desc": "Threshold for enqueue accumulated bytes to send credit request",
    "fields": [
      [
        "acc_crdt_req_th",
        0,
        14
      ],
      [
        "acc_crdt_req_fc_th",
        14,
        14
      ],
      [
        "csms_fc",
        28,
        6
      ],
      [
        "acc_crdt_first_th",
        34,
        14
      ]
    ]
  },
  "ics_slice_dram_list_param_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 64,
    "desc": "Parameters for Dram List machine",
    "fields": [
      [
        "dram_eligible_th_norm",
        0,
        13
      ],
      [
        "dram_eligible_th_empty",
        13,
        13
      ],
      [
        "num_of_reads_per_dram_buffer",
        26,
        11
      ],
      [
        "qsize_limit_to_read_it_all",
        37,
        23
      ],
      [
        "max_parallel_dram_contexts",
        60,
        4
      ]
    ]
  },
  "ics_slice_aging_list_param_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 8,
    "desc": "Parameters for Aging List machine",
    "fields": [
      [
        "aging_max_read_burst",
        0,
        8
      ]
    ]
  },
  "ics_slice_eligible_th_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 185,
    "desc": "Eligible list thresholds register. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "speculative_en",
        0,
        1
      ],
      [
        "speculative_qsize_th",
        1,
        10
      ],
      [
        "speculative_cb_th",
        11,
        20
      ],
      [
        "fabric_packing_en",
        31,
        1
      ],
      [
        "fabric_packing_th",
        32,
        7
      ],
      [
        "eir_slice_blocking_th",
        39,
        32
      ],
      [
        "cir_slice_blocking_th",
        71,
        32
      ],
      [
        "eir_slice_pds_blocking_th",
        103,
        8
      ],
      [
        "cir_slice_pds_blocking_th",
        111,
        8
      ],
      [
        "list_full_blocking_th",
        119,
        8
      ],
      [
        "p2_cb_th",
        127,
        16
      ],
      [
        "elgbl_flb_hp_alm_full",
        143,
        7
      ],
      [
        "elgbl_flb_lp_alm_full",
        150,
        7
      ],
      [
        "elgbl_rlb_mc_alm_full",
        157,
        7
      ],
      [
        "elgbl_rlb_uch_alm_full",
        164,
        7
      ],
      [
        "elgbl_rlb_ucl_alm_full",
        171,
        7
      ],
      [
        "elgbl_to_dram_alm_full",
        178,
        7
      ]
    ]
  },
  "ics_slice_txif_conf": {
    "type": "register",
    "block": "ics_slice",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "fabric_slice_flb_rate",
        0,
        2
      ]
    ]
  },
  "ics_slice_eligible_max_parallel_queues": {
    "type": "register",
    "block": "ics_slice",
    "width": 45,
    "desc": "Max queues served in parallel in the eligible list.  This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc. ",
    "fields": [
      [
        "max_rlb_uch",
        0,
        9
      ],
      [
        "max_rlb_ucl",
        9,
        9
      ],
      [
        "max_rlb_mc",
        18,
        9
      ],
      [
        "max_flb_lp",
        27,
        9
      ],
      [
        "max_flb_hp",
        36,
        9
      ]
    ]
  },
  "ics_slice_weighted_round_robin": {
    "type": "register",
    "block": "ics_slice",
    "width": 14,
    "desc": "Weight for Weighted round-robin arb",
    "fields": [
      [
        "rlb_mc_weight",
        0,
        7
      ],
      [
        "delete_weight",
        7,
        7
      ]
    ]
  },
  "ics_slice_read_pipe_param_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 49,
    "desc": "",
    "fields": [
      [
        "retransmit_win_size",
        0,
        16
      ],
      [
        "max_negative_cb",
        16,
        16
      ],
      [
        "pre_pkt_cb_th",
        32,
        16
      ],
      [
        "retransmit_timer_on_aging",
        48,
        1
      ]
    ]
  },
  "ics_slice_deq_rpt_pipe_param_reg": {
    "type": "register",
    "block": "ics_slice",
    "width": 24,
    "desc": "",
    "fields": [
      [
        "ib_qsize_th",
        0,
        23
      ],
      [
        "ib_qsize_crdt_en",
        23,
        1
      ]
    ]
  },
  "ics_slice_packing_configuration": {
    "type": "register",
    "block": "ics_slice",
    "width": 30,
    "desc": "Packing parameters This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc. ",
    "fields": [
      [
        "packing_timer",
        0,
        10
      ],
      [
        "dram_buffer_size",
        10,
        3
      ],
      [
        "dram_burst_size",
        13,
        5
      ],
      [
        "max_pds_in_pack",
        18,
        6
      ],
      [
        "header_size",
        24,
        6
      ]
    ]
  },
  "ics_slice_internal_fifo_alm_full": {
    "type": "register",
    "block": "ics_slice",
    "width": 7,
    "desc": "Packing parameters This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc. ",
    "fields": [
      [
        "dram_pack_fifo_alm_full",
        0,
        4
      ],
      [
        "dram_delete_fifo_alm_full",
        4,
        3
      ]
    ]
  },
  "ics_slice_active_contexts_histogram_cfg": {
    "type": "register",
    "block": "ics_slice",
    "width": 106,
    "desc": "",
    "fields": [
      [
        "active_contexts_histogram_th0",
        0,
        13
      ],
      [
        "active_contexts_histogram_th1",
        13,
        13
      ],
      [
        "active_contexts_histogram_th2",
        26,
        13
      ],
      [
        "active_contexts_histogram_th3",
        39,
        13
      ],
      [
        "active_contexts_histogram_th4",
        52,
        13
      ],
      [
        "active_contexts_histogram_th5",
        65,
        13
      ],
      [
        "active_contexts_histogram_th6",
        78,
        13
      ],
      [
        "active_contexts_histogram_time_interval",
        91,
        15
      ]
    ]
  },
  "ics_slice_active_contexts_histogram_status": {
    "type": "register",
    "block": "ics_slice",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "active_contexts_histogram_value0",
        0,
        32
      ],
      [
        "active_contexts_histogram_overflow0",
        32,
        1
      ],
      [
        "active_contexts_histogram_value1",
        33,
        32
      ],
      [
        "active_contexts_histogram_overflow1",
        65,
        1
      ],
      [
        "active_contexts_histogram_value2",
        66,
        32
      ],
      [
        "active_contexts_histogram_overflow2",
        98,
        1
      ],
      [
        "active_contexts_histogram_value3",
        99,
        32
      ],
      [
        "active_contexts_histogram_overflow3",
        131,
        1
      ],
      [
        "active_contexts_histogram_value4",
        132,
        32
      ],
      [
        "active_contexts_histogram_overflow4",
        164,
        1
      ],
      [
        "active_contexts_histogram_value5",
        165,
        32
      ],
      [
        "active_contexts_histogram_overflow5",
        197,
        1
      ],
      [
        "active_contexts_histogram_value6",
        198,
        32
      ],
      [
        "active_contexts_histogram_overflow6",
        230,
        1
      ],
      [
        "active_contexts_histogram_value7",
        231,
        32
      ],
      [
        "active_contexts_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "ics_slice_dram_active_contexts_histogram_cfg": {
    "type": "register",
    "block": "ics_slice",
    "width": 106,
    "desc": "",
    "fields": [
      [
        "dram_active_contexts_histogram_th0",
        0,
        13
      ],
      [
        "dram_active_contexts_histogram_th1",
        13,
        13
      ],
      [
        "dram_active_contexts_histogram_th2",
        26,
        13
      ],
      [
        "dram_active_contexts_histogram_th3",
        39,
        13
      ],
      [
        "dram_active_contexts_histogram_th4",
        52,
        13
      ],
      [
        "dram_active_contexts_histogram_th5",
        65,
        13
      ],
      [
        "dram_active_contexts_histogram_th6",
        78,
        13
      ],
      [
        "dram_active_contexts_histogram_time_interval",
        91,
        15
      ]
    ]
  },
  "ics_slice_dram_active_contexts_histogram_status": {
    "type": "register",
    "block": "ics_slice",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "dram_active_contexts_histogram_value0",
        0,
        32
      ],
      [
        "dram_active_contexts_histogram_overflow0",
        32,
        1
      ],
      [
        "dram_active_contexts_histogram_value1",
        33,
        32
      ],
      [
        "dram_active_contexts_histogram_overflow1",
        65,
        1
      ],
      [
        "dram_active_contexts_histogram_value2",
        66,
        32
      ],
      [
        "dram_active_contexts_histogram_overflow2",
        98,
        1
      ],
      [
        "dram_active_contexts_histogram_value3",
        99,
        32
      ],
      [
        "dram_active_contexts_histogram_overflow3",
        131,
        1
      ],
      [
        "dram_active_contexts_histogram_value4",
        132,
        32
      ],
      [
        "dram_active_contexts_histogram_overflow4",
        164,
        1
      ],
      [
        "dram_active_contexts_histogram_value5",
        165,
        32
      ],
      [
        "dram_active_contexts_histogram_overflow5",
        197,
        1
      ],
      [
        "dram_active_contexts_histogram_value6",
        198,
        32
      ],
      [
        "dram_active_contexts_histogram_overflow6",
        230,
        1
      ],
      [
        "dram_active_contexts_histogram_value7",
        231,
        32
      ],
      [
        "dram_active_contexts_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "ics_slice_context2voq": {
    "type": "memory",
    "block": "ics_slice",
    "width": 16,
    "desc": "Map context to VOQ number for regular queues",
    "fields": [
      [
        "voqnum",
        0,
        16
      ]
    ]
  },
  "ics_slice_slb_context2voq": {
    "type": "memory",
    "block": "ics_slice",
    "width": 12,
    "desc": "Map context to VOQ number for SLB queues in DCF",
    "fields": [
      [
        "slbvoqnum",
        0,
        12
      ]
    ]
  },
  "ics_slice_slb_voq2context": {
    "type": "memory",
    "block": "ics_slice",
    "width": 10,
    "desc": "Map SLB VOQ number to SLB context in DCF",
    "fields": [
      [
        "slbqnumvoq",
        0,
        9
      ],
      [
        "map_valid",
        9,
        1
      ]
    ]
  },
  "ics_slice_credit_consume": {
    "type": "memory",
    "block": "ics_slice",
    "width": 23,
    "desc": "Credit consumed per queue",
    "fields": [
      [
        "credit_consumed",
        0,
        23
      ]
    ]
  },
  "ics_slice_credit_allocate": {
    "type": "memory",
    "block": "ics_slice",
    "width": 23,
    "desc": "Credit allocated per queue",
    "fields": [
      [
        "credit_allocated",
        0,
        23
      ]
    ]
  },
  "ics_slice_last_enqueue_qsize_bytes": {
    "type": "memory",
    "block": "ics_slice",
    "width": 23,
    "desc": "Queue size in bytes from enqueue-report",
    "fields": [
      [
        "enqueue_qsize_byte",
        0,
        23
      ]
    ]
  },
  "ics_slice_last_dequeue_qsize_bytes": {
    "type": "memory",
    "block": "ics_slice",
    "width": 23,
    "desc": "Queue size in bytes from dequeue-report",
    "fields": [
      [
        "dequeue_qsize_bytes",
        0,
        23
      ]
    ]
  },
  "ics_slice_last_queue_report_set": {
    "type": "memory",
    "block": "ics_slice",
    "width": 64,
    "desc": "Points on either LastEnqueueQsizeBytes or LastDequeueQsizeBytes '1' - enqueue size is the last qsize '0' - dequeue size is the last qsize",
    "fields": [
      [
        "last_queue_report_bmp",
        0,
        64
      ]
    ]
  },
  "ics_slice_last_queue_report_clr": {
    "type": "memory",
    "block": "ics_slice",
    "width": 64,
    "desc": "Points on either LastEnqueueQsizeBytes or LastDequeueQsizeBytes '1' - enqueue size is the last qsize '0' - dequeue size is the last qsize",
    "fields": [
      [
        "last_queue_report_clr_bmp",
        0,
        64
      ]
    ]
  },
  "ics_slice_enq_acc_bytes": {
    "type": "memory",
    "block": "ics_slice",
    "width": 16,
    "desc": "Accumulate credit-size per context. Incremented by enqueue-report by the packet size in credit size units; decremented when enqueue report pipe decides to transmit credit-request A.k.a: credit-request-enqueue-balance",
    "fields": [
      [
        "enq_acc",
        0,
        16
      ]
    ]
  },
  "ics_slice_ib_set": {
    "type": "memory",
    "block": "ics_slice",
    "width": 64,
    "desc": "set-Clear+Read Mem; set by credit grant  Read by enqueue pipe",
    "fields": [
      [
        "ib_set_bmp",
        0,
        64
      ]
    ]
  },
  "ics_slice_ib_clr": {
    "type": "memory",
    "block": "ics_slice",
    "width": 64,
    "desc": "set-Clear+Read Mem; clear by read-report pipe Read by enqueue pipe",
    "fields": [
      [
        "ib_clr_bmp",
        0,
        64
      ]
    ]
  },
  "ics_slice_re_transmit_filter": {
    "type": "memory",
    "block": "ics_slice",
    "width": 15,
    "desc": "Last credit balance calculated on credit-grant",
    "fields": [
      [
        "retransmit_sn",
        0,
        14
      ],
      [
        "filter_is_active",
        14,
        1
      ]
    ]
  },
  "ics_slice_queue_is_empty_set": {
    "type": "memory",
    "block": "ics_slice",
    "width": 64,
    "desc": "Set-Clear+Read Mem",
    "fields": [
      [
        "queue_is_empty_set_bmp",
        0,
        64
      ]
    ]
  },
  "ics_slice_queue_is_empty_clr": {
    "type": "memory",
    "block": "ics_slice",
    "width": 64,
    "desc": "Set-Clear+Read Mem",
    "fields": [
      [
        "queue_is_empty_clr_bmp",
        0,
        64
      ]
    ]
  },
  "ics_slice_scrubber_mem": {
    "type": "memory",
    "block": "ics_slice",
    "width": 5,
    "desc": "Scrubber memory",
    "fields": [
      [
        "scrubber_cnt",
        0,
        3
      ],
      [
        "aging_cnt",
        3,
        2
      ]
    ]
  },
  "ics_slice_aged_out_queue": {
    "type": "memory",
    "block": "ics_slice",
    "width": 64,
    "desc": "bit per context indicates the context is aged out ('1') or not ('0')",
    "fields": [
      [
        "aged_out_queue_bits",
        0,
        64
      ]
    ]
  },
  "ics_slice_queue2_dram_mem": {
    "type": "memory",
    "block": "ics_slice",
    "width": 12,
    "desc": "Map context to Dram queue\\#",
    "fields": [
      [
        "dram_queue_num",
        0,
        12
      ]
    ]
  },
  "ics_slice_queue_list": {
    "type": "memory",
    "block": "ics_slice",
    "width": 3,
    "desc": "List code per context",
    "fields": [
      [
        "list_code",
        0,
        3
      ]
    ]
  },
  "ics_slice_queue_profile": {
    "type": "memory",
    "block": "ics_slice",
    "width": 5,
    "desc": "Profile per context",
    "fields": [
      [
        "queue_profile_bits",
        0,
        5
      ]
    ]
  },
  "ics_slice_dics_qsize0": {
    "type": "memory",
    "block": "ics_slice",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "dics_qsize0_bitmap",
        0,
        32
      ]
    ]
  },
  "ics_slice_read_requst_fifo": {
    "type": "memory",
    "block": "ics_slice",
    "width": 27,
    "desc": "Fifo that holds the read request til the read report returns from the PDVOQ",
    "fields": [
      [
        "read_requst_fifo_bits",
        0,
        27
      ]
    ]
  },
  "ics_slice_dram_list_fifo": {
    "type": "memory",
    "block": "ics_slice",
    "width": 53,
    "desc": "Dram eligible list fifo",
    "fields": [
      [
        "dram_list_fifo_bits",
        0,
        53
      ]
    ]
  },
  "ics_slice_from_dram_rlb_fifo": {
    "type": "memory",
    "block": "ics_slice",
    "width": 130,
    "desc": "fifo of PDs that return from dram in RLB context",
    "fields": [
      [
        "from_dram_rlb_fifo_pd",
        0,
        130
      ]
    ]
  },
  "ics_slice_from_dram_flb_fifo": {
    "type": "memory",
    "block": "ics_slice",
    "width": 130,
    "desc": "fifo of PDs that return from dram in FLB context",
    "fields": [
      [
        "from_dram_flb_fifo_pd",
        0,
        130
      ]
    ]
  },
  "ics_slice_rlb_uch_fifo": {
    "type": "memory",
    "block": "ics_slice",
    "width": 127,
    "desc": "fifo of PDs read from the PDVOQ and wait to be sent to the output queue in RLB-UCH context.",
    "fields": [
      [
        "rlb_uch_fifo_pd",
        0,
        127
      ]
    ]
  },
  "ics_slice_rlb_ucl_fifo": {
    "type": "memory",
    "block": "ics_slice",
    "width": 127,
    "desc": "fifo of PDs read from the PDVOQ and wait to be sent to the output queue in RLB-UCL context.",
    "fields": [
      [
        "rlb_ucl_fifo_pd",
        0,
        127
      ]
    ]
  },
  "ics_slice_rlb_mc_fifo": {
    "type": "memory",
    "block": "ics_slice",
    "width": 127,
    "desc": "fifo of PDs read from the PDVOQ and wait to be sent to the output queue in RLB-MC context.",
    "fields": [
      [
        "rlb_mc_fifo_pd",
        0,
        127
      ]
    ]
  },
  "ics_slice_flb_hp_fifo": {
    "type": "memory",
    "block": "ics_slice",
    "width": 127,
    "desc": "fifo of PDs read from the PDVOQ and wait to be sent to the output queue in FLB-HP context.",
    "fields": [
      [
        "flb_hp_fifo_pd",
        0,
        127
      ]
    ]
  },
  "ics_slice_flb_lp_fifo": {
    "type": "memory",
    "block": "ics_slice",
    "width": 127,
    "desc": "fifo of PDs read from the PDVOQ and wait to be sent to the output queue in FLB-LP context.",
    "fields": [
      [
        "flb_lp_fifo_pd",
        0,
        127
      ]
    ]
  },
  "ics_slice_delete_fifo": {
    "type": "memory",
    "block": "ics_slice",
    "width": 127,
    "desc": "fifo of PDs read from the PDVOQ and wait to be sent to the output queue for delete",
    "fields": [
      [
        "delete_fifo_pd",
        0,
        127
      ]
    ]
  },
  "ics_slice_fast_delete_fifo": {
    "type": "memory",
    "block": "ics_slice",
    "width": 127,
    "desc": "write fail delete fifo",
    "fields": [
      [
        "fast_delete_fifo_pd",
        0,
        127
      ]
    ]
  },
  "ics_slice_to_dram_fifo": {
    "type": "memory",
    "block": "ics_slice",
    "width": 118,
    "desc": "fifo of PDs read from the PDVOQ and wait to be sent to the the dram",
    "fields": [
      [
        "to_dram_fifo_pd",
        0,
        118
      ]
    ]
  },
  "ics_slice_dram_pack_fifo": {
    "type": "memory",
    "block": "ics_slice",
    "width": 117,
    "desc": "",
    "fields": [
      [
        "dram_pack_fifo_data",
        0,
        117
      ]
    ]
  },
  "ics_slice_enq_crdt_req_hp_fifo": {
    "type": "memory",
    "block": "ics_slice",
    "width": 19,
    "desc": "fifo of credit requests triggered by the enqueue",
    "fields": [
      [
        "enq_crdt_req_hp_fifo_data",
        0,
        19
      ]
    ]
  },
  "ics_top_interrupt_register": {
    "type": "register",
    "block": "ics_top",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "general_interrupt_register_summary",
        1,
        1
      ]
    ]
  },
  "ics_top_mem_protect_interrupt": {
    "type": "register",
    "block": "ics_top",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "ics_top_mem_protect_interrupt_test": {
    "type": "register",
    "block": "ics_top",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "ics_top_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "ics_top",
    "width": 13,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "dram_context_pool_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "dram_dec_cnt0_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "dram_dec_cnt1_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "dram_dec_cnt2_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "dram_dec_cnt3_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "dram_dec_cnt4_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "dram_dec_cnt5_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "dram_inc_cnt0_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "dram_inc_cnt1_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "dram_inc_cnt2_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "dram_inc_cnt3_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "dram_inc_cnt4_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "dram_inc_cnt5_ecc_1b_err_interrupt_mask",
        12,
        1
      ]
    ]
  },
  "ics_top_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "ics_top",
    "width": 13,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "dram_context_pool_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "dram_dec_cnt0_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "dram_dec_cnt1_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "dram_dec_cnt2_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "dram_dec_cnt3_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "dram_dec_cnt4_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "dram_dec_cnt5_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "dram_inc_cnt0_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "dram_inc_cnt1_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "dram_inc_cnt2_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "dram_inc_cnt3_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "dram_inc_cnt4_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "dram_inc_cnt5_ecc_2b_err_interrupt_mask",
        12,
        1
      ]
    ]
  },
  "ics_top_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "ics_top",
    "width": 13,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "dram_context_pool_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "dram_dec_cnt0_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "dram_dec_cnt1_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "dram_dec_cnt2_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "dram_dec_cnt3_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "dram_dec_cnt4_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "dram_dec_cnt5_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "dram_inc_cnt0_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "dram_inc_cnt1_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "dram_inc_cnt2_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "dram_inc_cnt3_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "dram_inc_cnt4_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "dram_inc_cnt5_ecc_1b_err_initiate",
        12,
        1
      ]
    ]
  },
  "ics_top_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "ics_top",
    "width": 13,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "dram_context_pool_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "dram_dec_cnt0_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "dram_dec_cnt1_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "dram_dec_cnt2_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "dram_dec_cnt3_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "dram_dec_cnt4_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "dram_dec_cnt5_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "dram_inc_cnt0_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "dram_inc_cnt1_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "dram_inc_cnt2_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "dram_inc_cnt3_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "dram_inc_cnt4_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "dram_inc_cnt5_ecc_2b_err_initiate",
        12,
        1
      ]
    ]
  },
  "ics_top_mem_protect_err_status": {
    "type": "register",
    "block": "ics_top",
    "width": 13,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "dram_context_pool_err_int",
        0,
        1
      ],
      [
        "dram_dec_cnt0_err_int",
        1,
        1
      ],
      [
        "dram_dec_cnt1_err_int",
        2,
        1
      ],
      [
        "dram_dec_cnt2_err_int",
        3,
        1
      ],
      [
        "dram_dec_cnt3_err_int",
        4,
        1
      ],
      [
        "dram_dec_cnt4_err_int",
        5,
        1
      ],
      [
        "dram_dec_cnt5_err_int",
        6,
        1
      ],
      [
        "dram_inc_cnt0_err_int",
        7,
        1
      ],
      [
        "dram_inc_cnt1_err_int",
        8,
        1
      ],
      [
        "dram_inc_cnt2_err_int",
        9,
        1
      ],
      [
        "dram_inc_cnt3_err_int",
        10,
        1
      ],
      [
        "dram_inc_cnt4_err_int",
        11,
        1
      ],
      [
        "dram_inc_cnt5_err_int",
        12,
        1
      ]
    ]
  },
  "ics_top_selected_ser_error_info": {
    "type": "register",
    "block": "ics_top",
    "width": 14,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        12
      ],
      [
        "mem_err_type",
        12,
        2
      ]
    ]
  },
  "ics_top_ser_error_debug_configuration": {
    "type": "register",
    "block": "ics_top",
    "width": 5,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        4
      ],
      [
        "reset_memory_errors",
        4,
        1
      ]
    ]
  },
  "ics_top_ecc_1b_err_debug": {
    "type": "register",
    "block": "ics_top",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "ics_top_ecc_2b_err_debug": {
    "type": "register",
    "block": "ics_top",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "ics_top_mbist_pass_status": {
    "type": "register",
    "block": "ics_top",
    "width": 74,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        74
      ]
    ]
  },
  "ics_top_mbist_fail_status": {
    "type": "register",
    "block": "ics_top",
    "width": 74,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        74
      ]
    ]
  },
  "ics_top_counter_timer": {
    "type": "register",
    "block": "ics_top",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "ics_top_counter_timer_trigger_reg": {
    "type": "register",
    "block": "ics_top",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "ics_top_memory_access_timeout": {
    "type": "register",
    "block": "ics_top",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "ics_top_broadcast_config_reg": {
    "type": "register",
    "block": "ics_top",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "ics_top_memory_prot_bypass": {
    "type": "register",
    "block": "ics_top",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "ics_top_soft_reset_configuration": {
    "type": "register",
    "block": "ics_top",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "ics_top_mbist_configuration": {
    "type": "register",
    "block": "ics_top",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "ics_top_power_down_configuration": {
    "type": "register",
    "block": "ics_top",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "ics_top_spare_reg": {
    "type": "register",
    "block": "ics_top",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "ics_top_pmro_ctrl": {
    "type": "register",
    "block": "ics_top",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "ics_top_pmro_status": {
    "type": "register",
    "block": "ics_top",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "ics_top_mirror_bus_conf_reg": {
    "type": "register",
    "block": "ics_top",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "ics_top_mirror_bus_status": {
    "type": "register",
    "block": "ics_top",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "ics_top_device_time_offset_cfg": {
    "type": "register",
    "block": "ics_top",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "ics_top_general_interrupt_register": {
    "type": "register",
    "block": "ics_top",
    "width": 14,
    "desc": "Interrupt",
    "fields": [
      [
        "ics_slice0_interrupt",
        0,
        1
      ],
      [
        "ics_slice1_interrupt",
        1,
        1
      ],
      [
        "ics_slice2_interrupt",
        2,
        1
      ],
      [
        "ics_slice3_interrupt",
        3,
        1
      ],
      [
        "ics_slice4_interrupt",
        4,
        1
      ],
      [
        "ics_slice5_interrupt",
        5,
        1
      ],
      [
        "filb_slice0_interrupt",
        6,
        1
      ],
      [
        "filb_slice1_interrupt",
        7,
        1
      ],
      [
        "filb_slice2_interrupt",
        8,
        1
      ],
      [
        "filb_slice3_interrupt",
        9,
        1
      ],
      [
        "filb_slice4_interrupt",
        10,
        1
      ],
      [
        "filb_slice5_interrupt",
        11,
        1
      ],
      [
        "dram_pack_pref_fifo_overf",
        12,
        1
      ],
      [
        "dram_delete_pref_fifo_overf",
        13,
        1
      ]
    ]
  },
  "ics_top_general_interrupt_register_mask": {
    "type": "register",
    "block": "ics_top",
    "width": 14,
    "desc": "This register masks GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "ics_slice0_interrupt_mask",
        0,
        1
      ],
      [
        "ics_slice1_interrupt_mask",
        1,
        1
      ],
      [
        "ics_slice2_interrupt_mask",
        2,
        1
      ],
      [
        "ics_slice3_interrupt_mask",
        3,
        1
      ],
      [
        "ics_slice4_interrupt_mask",
        4,
        1
      ],
      [
        "ics_slice5_interrupt_mask",
        5,
        1
      ],
      [
        "filb_slice0_interrupt_mask",
        6,
        1
      ],
      [
        "filb_slice1_interrupt_mask",
        7,
        1
      ],
      [
        "filb_slice2_interrupt_mask",
        8,
        1
      ],
      [
        "filb_slice3_interrupt_mask",
        9,
        1
      ],
      [
        "filb_slice4_interrupt_mask",
        10,
        1
      ],
      [
        "filb_slice5_interrupt_mask",
        11,
        1
      ],
      [
        "dram_pack_pref_fifo_overf_mask",
        12,
        1
      ],
      [
        "dram_delete_pref_fifo_overf_mask",
        13,
        1
      ]
    ]
  },
  "ics_top_general_interrupt_register_test": {
    "type": "register",
    "block": "ics_top",
    "width": 14,
    "desc": "This register tests GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "ics_slice0_interrupt_test",
        0,
        1
      ],
      [
        "ics_slice1_interrupt_test",
        1,
        1
      ],
      [
        "ics_slice2_interrupt_test",
        2,
        1
      ],
      [
        "ics_slice3_interrupt_test",
        3,
        1
      ],
      [
        "ics_slice4_interrupt_test",
        4,
        1
      ],
      [
        "ics_slice5_interrupt_test",
        5,
        1
      ],
      [
        "filb_slice0_interrupt_test",
        6,
        1
      ],
      [
        "filb_slice1_interrupt_test",
        7,
        1
      ],
      [
        "filb_slice2_interrupt_test",
        8,
        1
      ],
      [
        "filb_slice3_interrupt_test",
        9,
        1
      ],
      [
        "filb_slice4_interrupt_test",
        10,
        1
      ],
      [
        "filb_slice5_interrupt_test",
        11,
        1
      ],
      [
        "dram_pack_pref_fifo_overf_test",
        12,
        1
      ],
      [
        "dram_delete_pref_fifo_overf_test",
        13,
        1
      ]
    ]
  },
  "ics_top_counter_reg": {
    "type": "register",
    "block": "ics_top",
    "width": 33,
    "desc": "TO BE REMOVED  - no one use it",
    "fields": [
      [
        "counter_address",
        0,
        12
      ],
      [
        "counter_data",
        12,
        20
      ],
      [
        "wr1_rd0",
        32,
        1
      ]
    ]
  },
  "ics_top_almost_full_conf": {
    "type": "register",
    "block": "ics_top",
    "width": 48,
    "desc": "Almost full onfiguration register This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "dec_fifo_alm_full_th",
        0,
        4
      ],
      [
        "return_dram_context_alm_full_cfg",
        4,
        4
      ],
      [
        "pre_ics_fifo_alm_full_cfg",
        8,
        3
      ],
      [
        "cbt_alm_full_cfg",
        11,
        5
      ],
      [
        "global_sms_data_above_th",
        16,
        32
      ]
    ]
  },
  "ics_top_fifos_debug_reg": {
    "type": "register",
    "block": "ics_top",
    "width": 6,
    "desc": "",
    "fields": [
      [
        "cbt_credit_count",
        0,
        6
      ]
    ]
  },
  "ics_top_dram_pool_fbm_conf": {
    "type": "register",
    "block": "ics_top",
    "width": 77,
    "desc": "This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "dram_pool_fbm_total_free_buf",
        0,
        13
      ],
      [
        "dram_pool_fbm_not_empty_entry",
        13,
        64
      ]
    ]
  },
  "ics_top_debug_reg": {
    "type": "register",
    "block": "ics_top",
    "width": 1,
    "desc": "This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "evict_en_when_elig_meter_above",
        0,
        1
      ]
    ]
  },
  "ics_top_fifo_status_reg": {
    "type": "register",
    "block": "ics_top",
    "width": 24,
    "desc": "Status",
    "fields": [
      [
        "dec_fifo_status",
        0,
        5
      ],
      [
        "return_dram_context_status",
        5,
        5
      ],
      [
        "pre_ics_fifo_status",
        10,
        4
      ],
      [
        "dram_pack_pref_fifo_status",
        14,
        5
      ],
      [
        "dram_delete_pref_fifo_status",
        19,
        5
      ]
    ]
  },
  "ics_top_dram_write_meter": {
    "type": "register",
    "block": "ics_top",
    "width": 112,
    "desc": "control eviction of new queues to dram This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "dram_write_meter_rate",
        0,
        16
      ],
      [
        "dram_write_meter_inc_value",
        16,
        16
      ],
      [
        "dram_write_meter_max_bucket",
        32,
        40
      ],
      [
        "dram_write_meter_max_bucket_th",
        72,
        40
      ]
    ]
  },
  "ics_top_dram_write_eligible_meter": {
    "type": "register",
    "block": "ics_top",
    "width": 112,
    "desc": "control the rate of traffic to the dram- bucket size ~4MB rate is 50% - epsilon (on large time average - large bucket to allow bursts) This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "dram_write_elig_meter_rate",
        0,
        16
      ],
      [
        "dram_write_elig_meter_inc_value",
        16,
        16
      ],
      [
        "dram_write_elig_meter_max_bucket",
        32,
        40
      ],
      [
        "dram_write_elig_meter_max_bucket_th",
        72,
        40
      ]
    ]
  },
  "ics_top_dram_discard_meter": {
    "type": "register",
    "block": "ics_top",
    "width": 112,
    "desc": "may decide that packets targetted to the dram are discarded- rate is 50% - epsillon - the idea is to limit the burst allowed by DramWriteEligiblleMeter This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "dram_discard_meter_rate",
        0,
        16
      ],
      [
        "dram_discard_meter_inc_value",
        16,
        16
      ],
      [
        "dram_discard_meter_max_bucket",
        32,
        40
      ],
      [
        "dram_discard_meter_max_bucket_th",
        72,
        40
      ]
    ]
  },
  "ics_top_internal_fifo_alm_full": {
    "type": "register",
    "block": "ics_top",
    "width": 8,
    "desc": "Packing parameters This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "dram_pack_pref_alm_full",
        0,
        4
      ],
      [
        "dram_del_pref_alm_full",
        4,
        4
      ]
    ]
  },
  "ics_top_dram_context_pool_alm_empty": {
    "type": "register",
    "block": "ics_top",
    "width": 12,
    "desc": "dram context pool almost empty threshold This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "dram_context_pool_alm_empty_th",
        0,
        12
      ]
    ]
  },
  "ics_top_dram_pool_stat": {
    "type": "register",
    "block": "ics_top",
    "width": 13,
    "desc": "Status of the dram context pool",
    "fields": [
      [
        "dram_pool_status",
        0,
        13
      ]
    ]
  },
  "ics_top_sms_bytes_directed_to_dram_reg": {
    "type": "register",
    "block": "ics_top",
    "width": 32,
    "desc": "unused",
    "fields": [
      [
        "sms_bytes_directed_to_dram",
        0,
        32
      ]
    ]
  },
  "ics_top_dram_context_pool": {
    "type": "memory",
    "block": "ics_top",
    "width": 64,
    "desc": "dram context pool memory",
    "fields": [
      [
        "dram_context_pool_bmp",
        0,
        64
      ]
    ]
  },
  "ics_top_dram_dec_cnt": {
    "type": "memory",
    "block": "ics_top",
    "width": 20,
    "desc": "dram count decrement memory",
    "fields": [
      [
        "dram_dec_cnt_data",
        0,
        20
      ]
    ]
  },
  "ics_top_dram_inc_cnt": {
    "type": "memory",
    "block": "ics_top",
    "width": 20,
    "desc": "dram count increment memory",
    "fields": [
      [
        "dram_inc_cnt_data",
        0,
        20
      ]
    ]
  },
  "mac_pool8_interrupt_register": {
    "type": "register",
    "block": "mac_pool8",
    "width": 27,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "rx_link_status_down_summary",
        1,
        1
      ],
      [
        "rx_pcs_link_status_down_summary",
        2,
        1
      ],
      [
        "rx_pcs_align_status_down_summary",
        3,
        1
      ],
      [
        "rx_pcs_hi_ber_up_summary",
        4,
        1
      ],
      [
        "tx_crc_err_interrupt_register_summary",
        5,
        1
      ],
      [
        "tx_underrun_err_interrupt_register_summary",
        6,
        1
      ],
      [
        "tx_missing_eop_err_interrupt_register_summary",
        7,
        1
      ],
      [
        "rx_code_err_interrupt_register_summary",
        8,
        1
      ],
      [
        "rx_crc_err_interrupt_register_summary",
        9,
        1
      ],
      [
        "rx_invert_crc_err_interrupt_register_summary",
        10,
        1
      ],
      [
        "rx_oob_invert_crc_err_interrupt_register_summary",
        11,
        1
      ],
      [
        "rx_oversize_err_interrupt_register_summary",
        12,
        1
      ],
      [
        "rx_undersize_err_interrupt_register_summary",
        13,
        1
      ],
      [
        "rx_desk_fif_ovf_interrupt_register0_summary",
        14,
        1
      ],
      [
        "rx_desk_fif_ovf_interrupt_register1_summary",
        15,
        1
      ],
      [
        "rx_desk_fif_ovf_interrupt_register2_summary",
        16,
        1
      ],
      [
        "rx_desk_fif_ovf_interrupt_register3_summary",
        17,
        1
      ],
      [
        "rx_desk_fif_ovf_interrupt_register4_summary",
        18,
        1
      ],
      [
        "rx_desk_fif_ovf_interrupt_register5_summary",
        19,
        1
      ],
      [
        "rx_desk_fif_ovf_interrupt_register6_summary",
        20,
        1
      ],
      [
        "rx_desk_fif_ovf_interrupt_register7_summary",
        21,
        1
      ],
      [
        "rx_pma_sig_ok_loss_interrupt_register_summary",
        22,
        1
      ],
      [
        "rsf_rx_high_ser_interrupt_register_summary",
        23,
        1
      ],
      [
        "rsf_rx_degraded_ser_interrupt_register_summary",
        24,
        1
      ],
      [
        "rsf_rx_rm_degraded_ser_interrupt_register_summary",
        25,
        1
      ],
      [
        "device_time_override_interrupt_register_summary",
        26,
        1
      ]
    ]
  },
  "mac_pool8_mem_protect_interrupt": {
    "type": "register",
    "block": "mac_pool8",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "mac_pool8_mem_protect_interrupt_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "mac_pool8_mbist_pass_status": {
    "type": "register",
    "block": "mac_pool8",
    "width": 48,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        48
      ]
    ]
  },
  "mac_pool8_mbist_fail_status": {
    "type": "register",
    "block": "mac_pool8",
    "width": 48,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        48
      ]
    ]
  },
  "mac_pool8_counter_timer": {
    "type": "register",
    "block": "mac_pool8",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "mac_pool8_counter_timer_trigger_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "mac_pool8_memory_access_timeout": {
    "type": "register",
    "block": "mac_pool8",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "mac_pool8_broadcast_config_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "mac_pool8_memory_prot_bypass": {
    "type": "register",
    "block": "mac_pool8",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "mac_pool8_soft_reset_configuration": {
    "type": "register",
    "block": "mac_pool8",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "mac_pool8_mbist_configuration": {
    "type": "register",
    "block": "mac_pool8",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "mac_pool8_power_down_configuration": {
    "type": "register",
    "block": "mac_pool8",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "mac_pool8_spare_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "mac_pool8_pmro_ctrl": {
    "type": "register",
    "block": "mac_pool8",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "mac_pool8_pmro_status": {
    "type": "register",
    "block": "mac_pool8",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "mac_pool8_mirror_bus_conf_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "mac_pool8_mirror_bus_status": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "mac_pool8_device_time_offset_cfg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "mac_pool8_rx_link_status_down": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "MAC RX link status down interrupt. Asserted when link fault is detected after link status was up.",
    "fields": [
      [
        "rx_link_status_down0",
        0,
        1
      ],
      [
        "rx_link_status_down1",
        1,
        1
      ],
      [
        "rx_link_status_down2",
        2,
        1
      ],
      [
        "rx_link_status_down3",
        3,
        1
      ],
      [
        "rx_link_status_down4",
        4,
        1
      ],
      [
        "rx_link_status_down5",
        5,
        1
      ],
      [
        "rx_link_status_down6",
        6,
        1
      ],
      [
        "rx_link_status_down7",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_link_status_down_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register masks RxLinkStatusDown interrupt register",
    "fields": [
      [
        "rx_link_status_down0_mask",
        0,
        1
      ],
      [
        "rx_link_status_down1_mask",
        1,
        1
      ],
      [
        "rx_link_status_down2_mask",
        2,
        1
      ],
      [
        "rx_link_status_down3_mask",
        3,
        1
      ],
      [
        "rx_link_status_down4_mask",
        4,
        1
      ],
      [
        "rx_link_status_down5_mask",
        5,
        1
      ],
      [
        "rx_link_status_down6_mask",
        6,
        1
      ],
      [
        "rx_link_status_down7_mask",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_link_status_down_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register tests RxLinkStatusDown interrupt register",
    "fields": [
      [
        "rx_link_status_down0_test",
        0,
        1
      ],
      [
        "rx_link_status_down1_test",
        1,
        1
      ],
      [
        "rx_link_status_down2_test",
        2,
        1
      ],
      [
        "rx_link_status_down3_test",
        3,
        1
      ],
      [
        "rx_link_status_down4_test",
        4,
        1
      ],
      [
        "rx_link_status_down5_test",
        5,
        1
      ],
      [
        "rx_link_status_down6_test",
        6,
        1
      ],
      [
        "rx_link_status_down7_test",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_pcs_link_status_down": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "PCS RX link status down interrupt. Asserted when PCS link status goes down after it was up (PCS status == align status & ~hi_ber)",
    "fields": [
      [
        "rx_pcs_link_status_down0",
        0,
        1
      ],
      [
        "rx_pcs_link_status_down1",
        1,
        1
      ],
      [
        "rx_pcs_link_status_down2",
        2,
        1
      ],
      [
        "rx_pcs_link_status_down3",
        3,
        1
      ],
      [
        "rx_pcs_link_status_down4",
        4,
        1
      ],
      [
        "rx_pcs_link_status_down5",
        5,
        1
      ],
      [
        "rx_pcs_link_status_down6",
        6,
        1
      ],
      [
        "rx_pcs_link_status_down7",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_pcs_link_status_down_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register masks RxPcsLinkStatusDown interrupt register",
    "fields": [
      [
        "rx_pcs_link_status_down0_mask",
        0,
        1
      ],
      [
        "rx_pcs_link_status_down1_mask",
        1,
        1
      ],
      [
        "rx_pcs_link_status_down2_mask",
        2,
        1
      ],
      [
        "rx_pcs_link_status_down3_mask",
        3,
        1
      ],
      [
        "rx_pcs_link_status_down4_mask",
        4,
        1
      ],
      [
        "rx_pcs_link_status_down5_mask",
        5,
        1
      ],
      [
        "rx_pcs_link_status_down6_mask",
        6,
        1
      ],
      [
        "rx_pcs_link_status_down7_mask",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_pcs_link_status_down_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register tests RxPcsLinkStatusDown interrupt register",
    "fields": [
      [
        "rx_pcs_link_status_down0_test",
        0,
        1
      ],
      [
        "rx_pcs_link_status_down1_test",
        1,
        1
      ],
      [
        "rx_pcs_link_status_down2_test",
        2,
        1
      ],
      [
        "rx_pcs_link_status_down3_test",
        3,
        1
      ],
      [
        "rx_pcs_link_status_down4_test",
        4,
        1
      ],
      [
        "rx_pcs_link_status_down5_test",
        5,
        1
      ],
      [
        "rx_pcs_link_status_down6_test",
        6,
        1
      ],
      [
        "rx_pcs_link_status_down7_test",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_pcs_align_status_down": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "PCS RX link align status down interrupt (align status goes down after it was up).",
    "fields": [
      [
        "rx_pcs_align_status_down0",
        0,
        1
      ],
      [
        "rx_pcs_align_status_down1",
        1,
        1
      ],
      [
        "rx_pcs_align_status_down2",
        2,
        1
      ],
      [
        "rx_pcs_align_status_down3",
        3,
        1
      ],
      [
        "rx_pcs_align_status_down4",
        4,
        1
      ],
      [
        "rx_pcs_align_status_down5",
        5,
        1
      ],
      [
        "rx_pcs_align_status_down6",
        6,
        1
      ],
      [
        "rx_pcs_align_status_down7",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_pcs_align_status_down_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register masks RxPcsAlignStatusDown interrupt register",
    "fields": [
      [
        "rx_pcs_align_status_down0_mask",
        0,
        1
      ],
      [
        "rx_pcs_align_status_down1_mask",
        1,
        1
      ],
      [
        "rx_pcs_align_status_down2_mask",
        2,
        1
      ],
      [
        "rx_pcs_align_status_down3_mask",
        3,
        1
      ],
      [
        "rx_pcs_align_status_down4_mask",
        4,
        1
      ],
      [
        "rx_pcs_align_status_down5_mask",
        5,
        1
      ],
      [
        "rx_pcs_align_status_down6_mask",
        6,
        1
      ],
      [
        "rx_pcs_align_status_down7_mask",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_pcs_align_status_down_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register tests RxPcsAlignStatusDown interrupt register",
    "fields": [
      [
        "rx_pcs_align_status_down0_test",
        0,
        1
      ],
      [
        "rx_pcs_align_status_down1_test",
        1,
        1
      ],
      [
        "rx_pcs_align_status_down2_test",
        2,
        1
      ],
      [
        "rx_pcs_align_status_down3_test",
        3,
        1
      ],
      [
        "rx_pcs_align_status_down4_test",
        4,
        1
      ],
      [
        "rx_pcs_align_status_down5_test",
        5,
        1
      ],
      [
        "rx_pcs_align_status_down6_test",
        6,
        1
      ],
      [
        "rx_pcs_align_status_down7_test",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_pcs_hi_ber_up": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "PCS RX hi_ber went up interrupt",
    "fields": [
      [
        "rx_pcs_hi_ber_up0",
        0,
        1
      ],
      [
        "rx_pcs_hi_ber_up1",
        1,
        1
      ],
      [
        "rx_pcs_hi_ber_up2",
        2,
        1
      ],
      [
        "rx_pcs_hi_ber_up3",
        3,
        1
      ],
      [
        "rx_pcs_hi_ber_up4",
        4,
        1
      ],
      [
        "rx_pcs_hi_ber_up5",
        5,
        1
      ],
      [
        "rx_pcs_hi_ber_up6",
        6,
        1
      ],
      [
        "rx_pcs_hi_ber_up7",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_pcs_hi_ber_up_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register masks RxPcsHiBerUp interrupt register",
    "fields": [
      [
        "rx_pcs_hi_ber_up0_mask",
        0,
        1
      ],
      [
        "rx_pcs_hi_ber_up1_mask",
        1,
        1
      ],
      [
        "rx_pcs_hi_ber_up2_mask",
        2,
        1
      ],
      [
        "rx_pcs_hi_ber_up3_mask",
        3,
        1
      ],
      [
        "rx_pcs_hi_ber_up4_mask",
        4,
        1
      ],
      [
        "rx_pcs_hi_ber_up5_mask",
        5,
        1
      ],
      [
        "rx_pcs_hi_ber_up6_mask",
        6,
        1
      ],
      [
        "rx_pcs_hi_ber_up7_mask",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_pcs_hi_ber_up_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register tests RxPcsHiBerUp interrupt register",
    "fields": [
      [
        "rx_pcs_hi_ber_up0_test",
        0,
        1
      ],
      [
        "rx_pcs_hi_ber_up1_test",
        1,
        1
      ],
      [
        "rx_pcs_hi_ber_up2_test",
        2,
        1
      ],
      [
        "rx_pcs_hi_ber_up3_test",
        3,
        1
      ],
      [
        "rx_pcs_hi_ber_up4_test",
        4,
        1
      ],
      [
        "rx_pcs_hi_ber_up5_test",
        5,
        1
      ],
      [
        "rx_pcs_hi_ber_up6_test",
        6,
        1
      ],
      [
        "rx_pcs_hi_ber_up7_test",
        7,
        1
      ]
    ]
  },
  "mac_pool8_tx_crc_err_interrupt_register": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "MAC TX crc error interrupt",
    "fields": [
      [
        "tx_crc_err0",
        0,
        1
      ],
      [
        "tx_crc_err1",
        1,
        1
      ],
      [
        "tx_crc_err2",
        2,
        1
      ],
      [
        "tx_crc_err3",
        3,
        1
      ],
      [
        "tx_crc_err4",
        4,
        1
      ],
      [
        "tx_crc_err5",
        5,
        1
      ],
      [
        "tx_crc_err6",
        6,
        1
      ],
      [
        "tx_crc_err7",
        7,
        1
      ]
    ]
  },
  "mac_pool8_tx_crc_err_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register masks TxCrcErrInterruptRegister interrupt register",
    "fields": [
      [
        "tx_crc_err0_mask",
        0,
        1
      ],
      [
        "tx_crc_err1_mask",
        1,
        1
      ],
      [
        "tx_crc_err2_mask",
        2,
        1
      ],
      [
        "tx_crc_err3_mask",
        3,
        1
      ],
      [
        "tx_crc_err4_mask",
        4,
        1
      ],
      [
        "tx_crc_err5_mask",
        5,
        1
      ],
      [
        "tx_crc_err6_mask",
        6,
        1
      ],
      [
        "tx_crc_err7_mask",
        7,
        1
      ]
    ]
  },
  "mac_pool8_tx_crc_err_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register tests TxCrcErrInterruptRegister interrupt register",
    "fields": [
      [
        "tx_crc_err0_test",
        0,
        1
      ],
      [
        "tx_crc_err1_test",
        1,
        1
      ],
      [
        "tx_crc_err2_test",
        2,
        1
      ],
      [
        "tx_crc_err3_test",
        3,
        1
      ],
      [
        "tx_crc_err4_test",
        4,
        1
      ],
      [
        "tx_crc_err5_test",
        5,
        1
      ],
      [
        "tx_crc_err6_test",
        6,
        1
      ],
      [
        "tx_crc_err7_test",
        7,
        1
      ]
    ]
  },
  "mac_pool8_tx_underrun_err_interrupt_register": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "MAC TX underrun interrupt",
    "fields": [
      [
        "tx_underrun_err0",
        0,
        1
      ],
      [
        "tx_underrun_err1",
        1,
        1
      ],
      [
        "tx_underrun_err2",
        2,
        1
      ],
      [
        "tx_underrun_err3",
        3,
        1
      ],
      [
        "tx_underrun_err4",
        4,
        1
      ],
      [
        "tx_underrun_err5",
        5,
        1
      ],
      [
        "tx_underrun_err6",
        6,
        1
      ],
      [
        "tx_underrun_err7",
        7,
        1
      ]
    ]
  },
  "mac_pool8_tx_underrun_err_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register masks TxUnderrunErrInterruptRegister interrupt register",
    "fields": [
      [
        "tx_underrun_err0_mask",
        0,
        1
      ],
      [
        "tx_underrun_err1_mask",
        1,
        1
      ],
      [
        "tx_underrun_err2_mask",
        2,
        1
      ],
      [
        "tx_underrun_err3_mask",
        3,
        1
      ],
      [
        "tx_underrun_err4_mask",
        4,
        1
      ],
      [
        "tx_underrun_err5_mask",
        5,
        1
      ],
      [
        "tx_underrun_err6_mask",
        6,
        1
      ],
      [
        "tx_underrun_err7_mask",
        7,
        1
      ]
    ]
  },
  "mac_pool8_tx_underrun_err_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register tests TxUnderrunErrInterruptRegister interrupt register",
    "fields": [
      [
        "tx_underrun_err0_test",
        0,
        1
      ],
      [
        "tx_underrun_err1_test",
        1,
        1
      ],
      [
        "tx_underrun_err2_test",
        2,
        1
      ],
      [
        "tx_underrun_err3_test",
        3,
        1
      ],
      [
        "tx_underrun_err4_test",
        4,
        1
      ],
      [
        "tx_underrun_err5_test",
        5,
        1
      ],
      [
        "tx_underrun_err6_test",
        6,
        1
      ],
      [
        "tx_underrun_err7_test",
        7,
        1
      ]
    ]
  },
  "mac_pool8_tx_missing_eop_err_interrupt_register": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "MAC TX missing end of packet interrupt",
    "fields": [
      [
        "tx_missing_eop_err0",
        0,
        1
      ],
      [
        "tx_missing_eop_err1",
        1,
        1
      ],
      [
        "tx_missing_eop_err2",
        2,
        1
      ],
      [
        "tx_missing_eop_err3",
        3,
        1
      ],
      [
        "tx_missing_eop_err4",
        4,
        1
      ],
      [
        "tx_missing_eop_err5",
        5,
        1
      ],
      [
        "tx_missing_eop_err6",
        6,
        1
      ],
      [
        "tx_missing_eop_err7",
        7,
        1
      ]
    ]
  },
  "mac_pool8_tx_missing_eop_err_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register masks TxMissingEopErrInterruptRegister interrupt register",
    "fields": [
      [
        "tx_missing_eop_err0_mask",
        0,
        1
      ],
      [
        "tx_missing_eop_err1_mask",
        1,
        1
      ],
      [
        "tx_missing_eop_err2_mask",
        2,
        1
      ],
      [
        "tx_missing_eop_err3_mask",
        3,
        1
      ],
      [
        "tx_missing_eop_err4_mask",
        4,
        1
      ],
      [
        "tx_missing_eop_err5_mask",
        5,
        1
      ],
      [
        "tx_missing_eop_err6_mask",
        6,
        1
      ],
      [
        "tx_missing_eop_err7_mask",
        7,
        1
      ]
    ]
  },
  "mac_pool8_tx_missing_eop_err_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register tests TxMissingEopErrInterruptRegister interrupt register",
    "fields": [
      [
        "tx_missing_eop_err0_test",
        0,
        1
      ],
      [
        "tx_missing_eop_err1_test",
        1,
        1
      ],
      [
        "tx_missing_eop_err2_test",
        2,
        1
      ],
      [
        "tx_missing_eop_err3_test",
        3,
        1
      ],
      [
        "tx_missing_eop_err4_test",
        4,
        1
      ],
      [
        "tx_missing_eop_err5_test",
        5,
        1
      ],
      [
        "tx_missing_eop_err6_test",
        6,
        1
      ],
      [
        "tx_missing_eop_err7_test",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_code_err_interrupt_register": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "MAC RX code error interrupt",
    "fields": [
      [
        "rx_code_err0",
        0,
        1
      ],
      [
        "rx_code_err1",
        1,
        1
      ],
      [
        "rx_code_err2",
        2,
        1
      ],
      [
        "rx_code_err3",
        3,
        1
      ],
      [
        "rx_code_err4",
        4,
        1
      ],
      [
        "rx_code_err5",
        5,
        1
      ],
      [
        "rx_code_err6",
        6,
        1
      ],
      [
        "rx_code_err7",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_code_err_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register masks RxCodeErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_code_err0_mask",
        0,
        1
      ],
      [
        "rx_code_err1_mask",
        1,
        1
      ],
      [
        "rx_code_err2_mask",
        2,
        1
      ],
      [
        "rx_code_err3_mask",
        3,
        1
      ],
      [
        "rx_code_err4_mask",
        4,
        1
      ],
      [
        "rx_code_err5_mask",
        5,
        1
      ],
      [
        "rx_code_err6_mask",
        6,
        1
      ],
      [
        "rx_code_err7_mask",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_code_err_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register tests RxCodeErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_code_err0_test",
        0,
        1
      ],
      [
        "rx_code_err1_test",
        1,
        1
      ],
      [
        "rx_code_err2_test",
        2,
        1
      ],
      [
        "rx_code_err3_test",
        3,
        1
      ],
      [
        "rx_code_err4_test",
        4,
        1
      ],
      [
        "rx_code_err5_test",
        5,
        1
      ],
      [
        "rx_code_err6_test",
        6,
        1
      ],
      [
        "rx_code_err7_test",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_crc_err_interrupt_register": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "MAC RX crc error interrupt",
    "fields": [
      [
        "rx_crc_err0",
        0,
        1
      ],
      [
        "rx_crc_err1",
        1,
        1
      ],
      [
        "rx_crc_err2",
        2,
        1
      ],
      [
        "rx_crc_err3",
        3,
        1
      ],
      [
        "rx_crc_err4",
        4,
        1
      ],
      [
        "rx_crc_err5",
        5,
        1
      ],
      [
        "rx_crc_err6",
        6,
        1
      ],
      [
        "rx_crc_err7",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_crc_err_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register masks RxCrcErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_crc_err0_mask",
        0,
        1
      ],
      [
        "rx_crc_err1_mask",
        1,
        1
      ],
      [
        "rx_crc_err2_mask",
        2,
        1
      ],
      [
        "rx_crc_err3_mask",
        3,
        1
      ],
      [
        "rx_crc_err4_mask",
        4,
        1
      ],
      [
        "rx_crc_err5_mask",
        5,
        1
      ],
      [
        "rx_crc_err6_mask",
        6,
        1
      ],
      [
        "rx_crc_err7_mask",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_crc_err_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register tests RxCrcErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_crc_err0_test",
        0,
        1
      ],
      [
        "rx_crc_err1_test",
        1,
        1
      ],
      [
        "rx_crc_err2_test",
        2,
        1
      ],
      [
        "rx_crc_err3_test",
        3,
        1
      ],
      [
        "rx_crc_err4_test",
        4,
        1
      ],
      [
        "rx_crc_err5_test",
        5,
        1
      ],
      [
        "rx_crc_err6_test",
        6,
        1
      ],
      [
        "rx_crc_err7_test",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_invert_crc_err_interrupt_register": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "MAC RX invert crc error interrupt (CRC result == 0xFFFFFFFF)",
    "fields": [
      [
        "rx_invert_crc_err0",
        0,
        1
      ],
      [
        "rx_invert_crc_err1",
        1,
        1
      ],
      [
        "rx_invert_crc_err2",
        2,
        1
      ],
      [
        "rx_invert_crc_err3",
        3,
        1
      ],
      [
        "rx_invert_crc_err4",
        4,
        1
      ],
      [
        "rx_invert_crc_err5",
        5,
        1
      ],
      [
        "rx_invert_crc_err6",
        6,
        1
      ],
      [
        "rx_invert_crc_err7",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_invert_crc_err_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register masks RxInvertCrcErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_invert_crc_err0_mask",
        0,
        1
      ],
      [
        "rx_invert_crc_err1_mask",
        1,
        1
      ],
      [
        "rx_invert_crc_err2_mask",
        2,
        1
      ],
      [
        "rx_invert_crc_err3_mask",
        3,
        1
      ],
      [
        "rx_invert_crc_err4_mask",
        4,
        1
      ],
      [
        "rx_invert_crc_err5_mask",
        5,
        1
      ],
      [
        "rx_invert_crc_err6_mask",
        6,
        1
      ],
      [
        "rx_invert_crc_err7_mask",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_invert_crc_err_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register tests RxInvertCrcErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_invert_crc_err0_test",
        0,
        1
      ],
      [
        "rx_invert_crc_err1_test",
        1,
        1
      ],
      [
        "rx_invert_crc_err2_test",
        2,
        1
      ],
      [
        "rx_invert_crc_err3_test",
        3,
        1
      ],
      [
        "rx_invert_crc_err4_test",
        4,
        1
      ],
      [
        "rx_invert_crc_err5_test",
        5,
        1
      ],
      [
        "rx_invert_crc_err6_test",
        6,
        1
      ],
      [
        "rx_invert_crc_err7_test",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_oob_invert_crc_err_interrupt_register": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "MAC RX OOB interleaved invert crc error interrupt (CRC result == 0xFFFFFFFF)",
    "fields": [
      [
        "rx_oob_invert_crc_err0",
        0,
        1
      ],
      [
        "rx_oob_invert_crc_err1",
        1,
        1
      ],
      [
        "rx_oob_invert_crc_err2",
        2,
        1
      ],
      [
        "rx_oob_invert_crc_err3",
        3,
        1
      ],
      [
        "rx_oob_invert_crc_err4",
        4,
        1
      ],
      [
        "rx_oob_invert_crc_err5",
        5,
        1
      ],
      [
        "rx_oob_invert_crc_err6",
        6,
        1
      ],
      [
        "rx_oob_invert_crc_err7",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_oob_invert_crc_err_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register masks RxOobInvertCrcErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_oob_invert_crc_err0_mask",
        0,
        1
      ],
      [
        "rx_oob_invert_crc_err1_mask",
        1,
        1
      ],
      [
        "rx_oob_invert_crc_err2_mask",
        2,
        1
      ],
      [
        "rx_oob_invert_crc_err3_mask",
        3,
        1
      ],
      [
        "rx_oob_invert_crc_err4_mask",
        4,
        1
      ],
      [
        "rx_oob_invert_crc_err5_mask",
        5,
        1
      ],
      [
        "rx_oob_invert_crc_err6_mask",
        6,
        1
      ],
      [
        "rx_oob_invert_crc_err7_mask",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_oob_invert_crc_err_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register tests RxOobInvertCrcErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_oob_invert_crc_err0_test",
        0,
        1
      ],
      [
        "rx_oob_invert_crc_err1_test",
        1,
        1
      ],
      [
        "rx_oob_invert_crc_err2_test",
        2,
        1
      ],
      [
        "rx_oob_invert_crc_err3_test",
        3,
        1
      ],
      [
        "rx_oob_invert_crc_err4_test",
        4,
        1
      ],
      [
        "rx_oob_invert_crc_err5_test",
        5,
        1
      ],
      [
        "rx_oob_invert_crc_err6_test",
        6,
        1
      ],
      [
        "rx_oob_invert_crc_err7_test",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_oversize_err_interrupt_register": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "MAC RX oversize error interrupt",
    "fields": [
      [
        "rx_oversize_err0",
        0,
        1
      ],
      [
        "rx_oversize_err1",
        1,
        1
      ],
      [
        "rx_oversize_err2",
        2,
        1
      ],
      [
        "rx_oversize_err3",
        3,
        1
      ],
      [
        "rx_oversize_err4",
        4,
        1
      ],
      [
        "rx_oversize_err5",
        5,
        1
      ],
      [
        "rx_oversize_err6",
        6,
        1
      ],
      [
        "rx_oversize_err7",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_oversize_err_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register masks RxOversizeErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_oversize_err0_mask",
        0,
        1
      ],
      [
        "rx_oversize_err1_mask",
        1,
        1
      ],
      [
        "rx_oversize_err2_mask",
        2,
        1
      ],
      [
        "rx_oversize_err3_mask",
        3,
        1
      ],
      [
        "rx_oversize_err4_mask",
        4,
        1
      ],
      [
        "rx_oversize_err5_mask",
        5,
        1
      ],
      [
        "rx_oversize_err6_mask",
        6,
        1
      ],
      [
        "rx_oversize_err7_mask",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_oversize_err_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register tests RxOversizeErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_oversize_err0_test",
        0,
        1
      ],
      [
        "rx_oversize_err1_test",
        1,
        1
      ],
      [
        "rx_oversize_err2_test",
        2,
        1
      ],
      [
        "rx_oversize_err3_test",
        3,
        1
      ],
      [
        "rx_oversize_err4_test",
        4,
        1
      ],
      [
        "rx_oversize_err5_test",
        5,
        1
      ],
      [
        "rx_oversize_err6_test",
        6,
        1
      ],
      [
        "rx_oversize_err7_test",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_undersize_err_interrupt_register": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "MAC RX undersize error interrupt",
    "fields": [
      [
        "rx_undersize_err0",
        0,
        1
      ],
      [
        "rx_undersize_err1",
        1,
        1
      ],
      [
        "rx_undersize_err2",
        2,
        1
      ],
      [
        "rx_undersize_err3",
        3,
        1
      ],
      [
        "rx_undersize_err4",
        4,
        1
      ],
      [
        "rx_undersize_err5",
        5,
        1
      ],
      [
        "rx_undersize_err6",
        6,
        1
      ],
      [
        "rx_undersize_err7",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_undersize_err_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register masks RxUndersizeErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_undersize_err0_mask",
        0,
        1
      ],
      [
        "rx_undersize_err1_mask",
        1,
        1
      ],
      [
        "rx_undersize_err2_mask",
        2,
        1
      ],
      [
        "rx_undersize_err3_mask",
        3,
        1
      ],
      [
        "rx_undersize_err4_mask",
        4,
        1
      ],
      [
        "rx_undersize_err5_mask",
        5,
        1
      ],
      [
        "rx_undersize_err6_mask",
        6,
        1
      ],
      [
        "rx_undersize_err7_mask",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_undersize_err_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register tests RxUndersizeErrInterruptRegister interrupt register",
    "fields": [
      [
        "rx_undersize_err0_test",
        0,
        1
      ],
      [
        "rx_undersize_err1_test",
        1,
        1
      ],
      [
        "rx_undersize_err2_test",
        2,
        1
      ],
      [
        "rx_undersize_err3_test",
        3,
        1
      ],
      [
        "rx_undersize_err4_test",
        4,
        1
      ],
      [
        "rx_undersize_err5_test",
        5,
        1
      ],
      [
        "rx_undersize_err6_test",
        6,
        1
      ],
      [
        "rx_undersize_err7_test",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register0": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "Lanes deskew fifos overflow interrupt. This indicates lanes skew is more than the maximal supported skew.",
    "fields": [
      [
        "rx_deskew_fif_ovf0_0",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf0_1",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf0_2",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf0_3",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf0_4",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf0_5",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf0_6",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf0_7",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf0_8",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf0_9",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register0_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "This register masks RxDeskFifOvfInterruptRegister0 interrupt register",
    "fields": [
      [
        "rx_deskew_fif_ovf0_0_mask",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf0_1_mask",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf0_2_mask",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf0_3_mask",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf0_4_mask",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf0_5_mask",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf0_6_mask",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf0_7_mask",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf0_8_mask",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf0_9_mask",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register0_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "This register tests RxDeskFifOvfInterruptRegister0 interrupt register",
    "fields": [
      [
        "rx_deskew_fif_ovf0_0_test",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf0_1_test",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf0_2_test",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf0_3_test",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf0_4_test",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf0_5_test",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf0_6_test",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf0_7_test",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf0_8_test",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf0_9_test",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register1": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "Lanes deskew fifos overflow interrupt. This indicates lanes skew is more than the maximal supported skew.",
    "fields": [
      [
        "rx_deskew_fif_ovf1_0",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf1_1",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf1_2",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf1_3",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf1_4",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf1_5",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf1_6",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf1_7",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf1_8",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf1_9",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register1_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "This register masks RxDeskFifOvfInterruptRegister1 interrupt register",
    "fields": [
      [
        "rx_deskew_fif_ovf1_0_mask",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf1_1_mask",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf1_2_mask",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf1_3_mask",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf1_4_mask",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf1_5_mask",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf1_6_mask",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf1_7_mask",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf1_8_mask",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf1_9_mask",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register1_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "This register tests RxDeskFifOvfInterruptRegister1 interrupt register",
    "fields": [
      [
        "rx_deskew_fif_ovf1_0_test",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf1_1_test",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf1_2_test",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf1_3_test",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf1_4_test",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf1_5_test",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf1_6_test",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf1_7_test",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf1_8_test",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf1_9_test",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register2": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "Lanes deskew fifos overflow interrupt. This indicates lanes skew is more than the maximal supported skew.",
    "fields": [
      [
        "rx_deskew_fif_ovf2_0",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf2_1",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf2_2",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf2_3",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf2_4",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf2_5",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf2_6",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf2_7",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf2_8",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf2_9",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register2_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "This register masks RxDeskFifOvfInterruptRegister2 interrupt register",
    "fields": [
      [
        "rx_deskew_fif_ovf2_0_mask",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf2_1_mask",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf2_2_mask",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf2_3_mask",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf2_4_mask",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf2_5_mask",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf2_6_mask",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf2_7_mask",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf2_8_mask",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf2_9_mask",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register2_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "This register tests RxDeskFifOvfInterruptRegister2 interrupt register",
    "fields": [
      [
        "rx_deskew_fif_ovf2_0_test",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf2_1_test",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf2_2_test",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf2_3_test",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf2_4_test",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf2_5_test",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf2_6_test",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf2_7_test",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf2_8_test",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf2_9_test",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register3": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "Lanes deskew fifos overflow interrupt. This indicates lanes skew is more than the maximal supported skew.",
    "fields": [
      [
        "rx_deskew_fif_ovf3_0",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf3_1",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf3_2",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf3_3",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf3_4",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf3_5",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf3_6",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf3_7",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf3_8",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf3_9",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register3_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "This register masks RxDeskFifOvfInterruptRegister3 interrupt register",
    "fields": [
      [
        "rx_deskew_fif_ovf3_0_mask",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf3_1_mask",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf3_2_mask",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf3_3_mask",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf3_4_mask",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf3_5_mask",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf3_6_mask",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf3_7_mask",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf3_8_mask",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf3_9_mask",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register3_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "This register tests RxDeskFifOvfInterruptRegister3 interrupt register",
    "fields": [
      [
        "rx_deskew_fif_ovf3_0_test",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf3_1_test",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf3_2_test",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf3_3_test",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf3_4_test",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf3_5_test",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf3_6_test",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf3_7_test",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf3_8_test",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf3_9_test",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register4": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "Lanes deskew fifos overflow interrupt. This indicates lanes skew is more than the maximal supported skew.",
    "fields": [
      [
        "rx_deskew_fif_ovf4_0",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf4_1",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf4_2",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf4_3",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf4_4",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf4_5",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf4_6",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf4_7",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf4_8",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf4_9",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register4_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "This register masks RxDeskFifOvfInterruptRegister4 interrupt register",
    "fields": [
      [
        "rx_deskew_fif_ovf4_0_mask",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf4_1_mask",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf4_2_mask",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf4_3_mask",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf4_4_mask",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf4_5_mask",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf4_6_mask",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf4_7_mask",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf4_8_mask",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf4_9_mask",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register4_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "This register tests RxDeskFifOvfInterruptRegister4 interrupt register",
    "fields": [
      [
        "rx_deskew_fif_ovf4_0_test",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf4_1_test",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf4_2_test",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf4_3_test",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf4_4_test",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf4_5_test",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf4_6_test",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf4_7_test",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf4_8_test",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf4_9_test",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register5": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "Lanes deskew fifos overflow interrupt. This indicates lanes skew is more than the maximal supported skew.",
    "fields": [
      [
        "rx_deskew_fif_ovf5_0",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf5_1",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf5_2",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf5_3",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf5_4",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf5_5",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf5_6",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf5_7",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf5_8",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf5_9",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register5_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "This register masks RxDeskFifOvfInterruptRegister5 interrupt register",
    "fields": [
      [
        "rx_deskew_fif_ovf5_0_mask",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf5_1_mask",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf5_2_mask",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf5_3_mask",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf5_4_mask",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf5_5_mask",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf5_6_mask",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf5_7_mask",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf5_8_mask",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf5_9_mask",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register5_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "This register tests RxDeskFifOvfInterruptRegister5 interrupt register",
    "fields": [
      [
        "rx_deskew_fif_ovf5_0_test",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf5_1_test",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf5_2_test",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf5_3_test",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf5_4_test",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf5_5_test",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf5_6_test",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf5_7_test",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf5_8_test",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf5_9_test",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register6": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "Lanes deskew fifos overflow interrupt. This indicates lanes skew is more than the maximal supported skew.",
    "fields": [
      [
        "rx_deskew_fif_ovf6_0",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf6_1",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf6_2",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf6_3",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf6_4",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf6_5",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf6_6",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf6_7",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf6_8",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf6_9",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register6_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "This register masks RxDeskFifOvfInterruptRegister6 interrupt register",
    "fields": [
      [
        "rx_deskew_fif_ovf6_0_mask",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf6_1_mask",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf6_2_mask",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf6_3_mask",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf6_4_mask",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf6_5_mask",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf6_6_mask",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf6_7_mask",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf6_8_mask",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf6_9_mask",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register6_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "This register tests RxDeskFifOvfInterruptRegister6 interrupt register",
    "fields": [
      [
        "rx_deskew_fif_ovf6_0_test",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf6_1_test",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf6_2_test",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf6_3_test",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf6_4_test",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf6_5_test",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf6_6_test",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf6_7_test",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf6_8_test",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf6_9_test",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register7": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "Lanes deskew fifos overflow interrupt. This indicates lanes skew is more than the maximal supported skew.",
    "fields": [
      [
        "rx_deskew_fif_ovf7_0",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf7_1",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf7_2",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf7_3",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf7_4",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf7_5",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf7_6",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf7_7",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf7_8",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf7_9",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register7_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "This register masks RxDeskFifOvfInterruptRegister7 interrupt register",
    "fields": [
      [
        "rx_deskew_fif_ovf7_0_mask",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf7_1_mask",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf7_2_mask",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf7_3_mask",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf7_4_mask",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf7_5_mask",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf7_6_mask",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf7_7_mask",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf7_8_mask",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf7_9_mask",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_desk_fif_ovf_interrupt_register7_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "This register tests RxDeskFifOvfInterruptRegister7 interrupt register",
    "fields": [
      [
        "rx_deskew_fif_ovf7_0_test",
        0,
        1
      ],
      [
        "rx_deskew_fif_ovf7_1_test",
        1,
        1
      ],
      [
        "rx_deskew_fif_ovf7_2_test",
        2,
        1
      ],
      [
        "rx_deskew_fif_ovf7_3_test",
        3,
        1
      ],
      [
        "rx_deskew_fif_ovf7_4_test",
        4,
        1
      ],
      [
        "rx_deskew_fif_ovf7_5_test",
        5,
        1
      ],
      [
        "rx_deskew_fif_ovf7_6_test",
        6,
        1
      ],
      [
        "rx_deskew_fif_ovf7_7_test",
        7,
        1
      ],
      [
        "rx_deskew_fif_ovf7_8_test",
        8,
        1
      ],
      [
        "rx_deskew_fif_ovf7_9_test",
        9,
        1
      ]
    ]
  },
  "mac_pool8_rx_pma_sig_ok_loss_interrupt_register": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "Signal OK was dropped after it was up",
    "fields": [
      [
        "rx_signal_ok_loss0",
        0,
        1
      ],
      [
        "rx_signal_ok_loss1",
        1,
        1
      ],
      [
        "rx_signal_ok_loss2",
        2,
        1
      ],
      [
        "rx_signal_ok_loss3",
        3,
        1
      ],
      [
        "rx_signal_ok_loss4",
        4,
        1
      ],
      [
        "rx_signal_ok_loss5",
        5,
        1
      ],
      [
        "rx_signal_ok_loss6",
        6,
        1
      ],
      [
        "rx_signal_ok_loss7",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_pma_sig_ok_loss_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register masks RxPmaSigOkLossInterruptRegister interrupt register",
    "fields": [
      [
        "rx_signal_ok_loss0_mask",
        0,
        1
      ],
      [
        "rx_signal_ok_loss1_mask",
        1,
        1
      ],
      [
        "rx_signal_ok_loss2_mask",
        2,
        1
      ],
      [
        "rx_signal_ok_loss3_mask",
        3,
        1
      ],
      [
        "rx_signal_ok_loss4_mask",
        4,
        1
      ],
      [
        "rx_signal_ok_loss5_mask",
        5,
        1
      ],
      [
        "rx_signal_ok_loss6_mask",
        6,
        1
      ],
      [
        "rx_signal_ok_loss7_mask",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rx_pma_sig_ok_loss_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register tests RxPmaSigOkLossInterruptRegister interrupt register",
    "fields": [
      [
        "rx_signal_ok_loss0_test",
        0,
        1
      ],
      [
        "rx_signal_ok_loss1_test",
        1,
        1
      ],
      [
        "rx_signal_ok_loss2_test",
        2,
        1
      ],
      [
        "rx_signal_ok_loss3_test",
        3,
        1
      ],
      [
        "rx_signal_ok_loss4_test",
        4,
        1
      ],
      [
        "rx_signal_ok_loss5_test",
        5,
        1
      ],
      [
        "rx_signal_ok_loss6_test",
        6,
        1
      ],
      [
        "rx_signal_ok_loss7_test",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rsf_rx_high_ser_interrupt_register": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "High SER indicated from RS FEC",
    "fields": [
      [
        "rx_high_ser0",
        0,
        1
      ],
      [
        "rx_high_ser1",
        1,
        1
      ],
      [
        "rx_high_ser2",
        2,
        1
      ],
      [
        "rx_high_ser3",
        3,
        1
      ],
      [
        "rx_high_ser4",
        4,
        1
      ],
      [
        "rx_high_ser5",
        5,
        1
      ],
      [
        "rx_high_ser6",
        6,
        1
      ],
      [
        "rx_high_ser7",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rsf_rx_high_ser_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register masks RsfRxHighSerInterruptRegister interrupt register",
    "fields": [
      [
        "rx_high_ser0_mask",
        0,
        1
      ],
      [
        "rx_high_ser1_mask",
        1,
        1
      ],
      [
        "rx_high_ser2_mask",
        2,
        1
      ],
      [
        "rx_high_ser3_mask",
        3,
        1
      ],
      [
        "rx_high_ser4_mask",
        4,
        1
      ],
      [
        "rx_high_ser5_mask",
        5,
        1
      ],
      [
        "rx_high_ser6_mask",
        6,
        1
      ],
      [
        "rx_high_ser7_mask",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rsf_rx_high_ser_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register tests RsfRxHighSerInterruptRegister interrupt register",
    "fields": [
      [
        "rx_high_ser0_test",
        0,
        1
      ],
      [
        "rx_high_ser1_test",
        1,
        1
      ],
      [
        "rx_high_ser2_test",
        2,
        1
      ],
      [
        "rx_high_ser3_test",
        3,
        1
      ],
      [
        "rx_high_ser4_test",
        4,
        1
      ],
      [
        "rx_high_ser5_test",
        5,
        1
      ],
      [
        "rx_high_ser6_test",
        6,
        1
      ],
      [
        "rx_high_ser7_test",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rsf_rx_degraded_ser_interrupt_register": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "Local Degreaded SER indicated from RS FEC (802.3bs, 802.3cd)",
    "fields": [
      [
        "rx_degraded_ser0",
        0,
        1
      ],
      [
        "rx_degraded_ser1",
        1,
        1
      ],
      [
        "rx_degraded_ser2",
        2,
        1
      ],
      [
        "rx_degraded_ser3",
        3,
        1
      ],
      [
        "rx_degraded_ser4",
        4,
        1
      ],
      [
        "rx_degraded_ser5",
        5,
        1
      ],
      [
        "rx_degraded_ser6",
        6,
        1
      ],
      [
        "rx_degraded_ser7",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rsf_rx_degraded_ser_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register masks RsfRxDegradedSerInterruptRegister interrupt register",
    "fields": [
      [
        "rx_degraded_ser0_mask",
        0,
        1
      ],
      [
        "rx_degraded_ser1_mask",
        1,
        1
      ],
      [
        "rx_degraded_ser2_mask",
        2,
        1
      ],
      [
        "rx_degraded_ser3_mask",
        3,
        1
      ],
      [
        "rx_degraded_ser4_mask",
        4,
        1
      ],
      [
        "rx_degraded_ser5_mask",
        5,
        1
      ],
      [
        "rx_degraded_ser6_mask",
        6,
        1
      ],
      [
        "rx_degraded_ser7_mask",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rsf_rx_degraded_ser_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register tests RsfRxDegradedSerInterruptRegister interrupt register",
    "fields": [
      [
        "rx_degraded_ser0_test",
        0,
        1
      ],
      [
        "rx_degraded_ser1_test",
        1,
        1
      ],
      [
        "rx_degraded_ser2_test",
        2,
        1
      ],
      [
        "rx_degraded_ser3_test",
        3,
        1
      ],
      [
        "rx_degraded_ser4_test",
        4,
        1
      ],
      [
        "rx_degraded_ser5_test",
        5,
        1
      ],
      [
        "rx_degraded_ser6_test",
        6,
        1
      ],
      [
        "rx_degraded_ser7_test",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rsf_rx_rm_degraded_ser_interrupt_register": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "Remote Degreaded SER indicated from RS FEC (802.3bs, 802.3cd)",
    "fields": [
      [
        "rx_rm_degraded_ser0",
        0,
        1
      ],
      [
        "rx_rm_degraded_ser1",
        1,
        1
      ],
      [
        "rx_rm_degraded_ser2",
        2,
        1
      ],
      [
        "rx_rm_degraded_ser3",
        3,
        1
      ],
      [
        "rx_rm_degraded_ser4",
        4,
        1
      ],
      [
        "rx_rm_degraded_ser5",
        5,
        1
      ],
      [
        "rx_rm_degraded_ser6",
        6,
        1
      ],
      [
        "rx_rm_degraded_ser7",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rsf_rx_rm_degraded_ser_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register masks RsfRxRmDegradedSerInterruptRegister interrupt register",
    "fields": [
      [
        "rx_rm_degraded_ser0_mask",
        0,
        1
      ],
      [
        "rx_rm_degraded_ser1_mask",
        1,
        1
      ],
      [
        "rx_rm_degraded_ser2_mask",
        2,
        1
      ],
      [
        "rx_rm_degraded_ser3_mask",
        3,
        1
      ],
      [
        "rx_rm_degraded_ser4_mask",
        4,
        1
      ],
      [
        "rx_rm_degraded_ser5_mask",
        5,
        1
      ],
      [
        "rx_rm_degraded_ser6_mask",
        6,
        1
      ],
      [
        "rx_rm_degraded_ser7_mask",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rsf_rx_rm_degraded_ser_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register tests RsfRxRmDegradedSerInterruptRegister interrupt register",
    "fields": [
      [
        "rx_rm_degraded_ser0_test",
        0,
        1
      ],
      [
        "rx_rm_degraded_ser1_test",
        1,
        1
      ],
      [
        "rx_rm_degraded_ser2_test",
        2,
        1
      ],
      [
        "rx_rm_degraded_ser3_test",
        3,
        1
      ],
      [
        "rx_rm_degraded_ser4_test",
        4,
        1
      ],
      [
        "rx_rm_degraded_ser5_test",
        5,
        1
      ],
      [
        "rx_rm_degraded_ser6_test",
        6,
        1
      ],
      [
        "rx_rm_degraded_ser7_test",
        7,
        1
      ]
    ]
  },
  "mac_pool8_device_time_override_interrupt_register": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "Device Time Not read by cpu before next packet with record command sent",
    "fields": [
      [
        "device_time_override0",
        0,
        1
      ],
      [
        "device_time_override1",
        1,
        1
      ],
      [
        "device_time_override2",
        2,
        1
      ],
      [
        "device_time_override3",
        3,
        1
      ],
      [
        "device_time_override4",
        4,
        1
      ],
      [
        "device_time_override5",
        5,
        1
      ],
      [
        "device_time_override6",
        6,
        1
      ],
      [
        "device_time_override7",
        7,
        1
      ]
    ]
  },
  "mac_pool8_device_time_override_interrupt_register_mask": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register masks DeviceTimeOverrideInterruptRegister interrupt register",
    "fields": [
      [
        "device_time_override0_mask",
        0,
        1
      ],
      [
        "device_time_override1_mask",
        1,
        1
      ],
      [
        "device_time_override2_mask",
        2,
        1
      ],
      [
        "device_time_override3_mask",
        3,
        1
      ],
      [
        "device_time_override4_mask",
        4,
        1
      ],
      [
        "device_time_override5_mask",
        5,
        1
      ],
      [
        "device_time_override6_mask",
        6,
        1
      ],
      [
        "device_time_override7_mask",
        7,
        1
      ]
    ]
  },
  "mac_pool8_device_time_override_interrupt_register_test": {
    "type": "register",
    "block": "mac_pool8",
    "width": 8,
    "desc": "This register tests DeviceTimeOverrideInterruptRegister interrupt register",
    "fields": [
      [
        "device_time_override0_test",
        0,
        1
      ],
      [
        "device_time_override1_test",
        1,
        1
      ],
      [
        "device_time_override2_test",
        2,
        1
      ],
      [
        "device_time_override3_test",
        3,
        1
      ],
      [
        "device_time_override4_test",
        4,
        1
      ],
      [
        "device_time_override5_test",
        5,
        1
      ],
      [
        "device_time_override6_test",
        6,
        1
      ],
      [
        "device_time_override7_test",
        7,
        1
      ]
    ]
  },
  "mac_pool8_rstn_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 106,
    "desc": "Soft reset register The fields in this register are encoded as following: 0 - Reset. 1 - Active.",
    "fields": [
      [
        "tx_mac_rstn0",
        0,
        1
      ],
      [
        "tx_mac_rstn1",
        1,
        1
      ],
      [
        "tx_mac_rstn2",
        2,
        1
      ],
      [
        "tx_mac_rstn3",
        3,
        1
      ],
      [
        "tx_mac_rstn4",
        4,
        1
      ],
      [
        "tx_mac_rstn5",
        5,
        1
      ],
      [
        "tx_mac_rstn6",
        6,
        1
      ],
      [
        "tx_mac_rstn7",
        7,
        1
      ],
      [
        "rx_mac_rstn0",
        8,
        1
      ],
      [
        "rx_mac_rstn1",
        9,
        1
      ],
      [
        "rx_mac_rstn2",
        10,
        1
      ],
      [
        "rx_mac_rstn3",
        11,
        1
      ],
      [
        "rx_mac_rstn4",
        12,
        1
      ],
      [
        "rx_mac_rstn5",
        13,
        1
      ],
      [
        "rx_mac_rstn6",
        14,
        1
      ],
      [
        "rx_mac_rstn7",
        15,
        1
      ],
      [
        "tx_pcs_rstn0",
        16,
        1
      ],
      [
        "tx_pcs_rstn1",
        17,
        1
      ],
      [
        "tx_pcs_rstn2",
        18,
        1
      ],
      [
        "tx_pcs_rstn3",
        19,
        1
      ],
      [
        "tx_pcs_rstn4",
        20,
        1
      ],
      [
        "tx_pcs_rstn5",
        21,
        1
      ],
      [
        "tx_pcs_rstn6",
        22,
        1
      ],
      [
        "tx_pcs_rstn7",
        23,
        1
      ],
      [
        "rx_pcs_rstn0",
        24,
        1
      ],
      [
        "rx_pcs_rstn1",
        25,
        1
      ],
      [
        "rx_pcs_rstn2",
        26,
        1
      ],
      [
        "rx_pcs_rstn3",
        27,
        1
      ],
      [
        "rx_pcs_rstn4",
        28,
        1
      ],
      [
        "rx_pcs_rstn5",
        29,
        1
      ],
      [
        "rx_pcs_rstn6",
        30,
        1
      ],
      [
        "rx_pcs_rstn7",
        31,
        1
      ],
      [
        "rx_pcs_sync_rstn0",
        32,
        1
      ],
      [
        "rx_pcs_sync_rstn1",
        33,
        1
      ],
      [
        "rx_pcs_sync_rstn2",
        34,
        1
      ],
      [
        "rx_pcs_sync_rstn3",
        35,
        1
      ],
      [
        "rx_pcs_sync_rstn4",
        36,
        1
      ],
      [
        "rx_pcs_sync_rstn5",
        37,
        1
      ],
      [
        "rx_pcs_sync_rstn6",
        38,
        1
      ],
      [
        "rx_pcs_sync_rstn7",
        39,
        1
      ],
      [
        "tx_rsf_rstn0",
        40,
        1
      ],
      [
        "tx_rsf_rstn1",
        41,
        1
      ],
      [
        "tx_rsf_rstn2",
        42,
        1
      ],
      [
        "tx_rsf_rstn3",
        43,
        1
      ],
      [
        "tx_rsf_rstn4",
        44,
        1
      ],
      [
        "tx_rsf_rstn5",
        45,
        1
      ],
      [
        "tx_rsf_rstn6",
        46,
        1
      ],
      [
        "tx_rsf_rstn7",
        47,
        1
      ],
      [
        "rx_rsf_rstn0",
        48,
        1
      ],
      [
        "rx_rsf_rstn1",
        49,
        1
      ],
      [
        "rx_rsf_rstn2",
        50,
        1
      ],
      [
        "rx_rsf_rstn3",
        51,
        1
      ],
      [
        "rx_rsf_rstn4",
        52,
        1
      ],
      [
        "rx_rsf_rstn5",
        53,
        1
      ],
      [
        "rx_rsf_rstn6",
        54,
        1
      ],
      [
        "rx_rsf_rstn7",
        55,
        1
      ],
      [
        "tx_pma_rstn",
        56,
        1
      ],
      [
        "tx_pma_core_side_rstn0",
        57,
        1
      ],
      [
        "tx_pma_core_side_rstn1",
        58,
        1
      ],
      [
        "tx_pma_core_side_rstn2",
        59,
        1
      ],
      [
        "tx_pma_core_side_rstn3",
        60,
        1
      ],
      [
        "tx_pma_core_side_rstn4",
        61,
        1
      ],
      [
        "tx_pma_core_side_rstn5",
        62,
        1
      ],
      [
        "tx_pma_core_side_rstn6",
        63,
        1
      ],
      [
        "tx_pma_core_side_rstn7",
        64,
        1
      ],
      [
        "tx_pma_srd_side_rstn0",
        65,
        1
      ],
      [
        "tx_pma_srd_side_rstn1",
        66,
        1
      ],
      [
        "tx_pma_srd_side_rstn2",
        67,
        1
      ],
      [
        "tx_pma_srd_side_rstn3",
        68,
        1
      ],
      [
        "tx_pma_srd_side_rstn4",
        69,
        1
      ],
      [
        "tx_pma_srd_side_rstn5",
        70,
        1
      ],
      [
        "tx_pma_srd_side_rstn6",
        71,
        1
      ],
      [
        "tx_pma_srd_side_rstn7",
        72,
        1
      ],
      [
        "rx_pma_rstn",
        73,
        1
      ],
      [
        "rx_pma_core_side_rstn0",
        74,
        1
      ],
      [
        "rx_pma_core_side_rstn1",
        75,
        1
      ],
      [
        "rx_pma_core_side_rstn2",
        76,
        1
      ],
      [
        "rx_pma_core_side_rstn3",
        77,
        1
      ],
      [
        "rx_pma_core_side_rstn4",
        78,
        1
      ],
      [
        "rx_pma_core_side_rstn5",
        79,
        1
      ],
      [
        "rx_pma_core_side_rstn6",
        80,
        1
      ],
      [
        "rx_pma_core_side_rstn7",
        81,
        1
      ],
      [
        "rx_pma_srd_side_rstn0",
        82,
        1
      ],
      [
        "rx_pma_srd_side_rstn1",
        83,
        1
      ],
      [
        "rx_pma_srd_side_rstn2",
        84,
        1
      ],
      [
        "rx_pma_srd_side_rstn3",
        85,
        1
      ],
      [
        "rx_pma_srd_side_rstn4",
        86,
        1
      ],
      [
        "rx_pma_srd_side_rstn5",
        87,
        1
      ],
      [
        "rx_pma_srd_side_rstn6",
        88,
        1
      ],
      [
        "rx_pma_srd_side_rstn7",
        89,
        1
      ],
      [
        "tx_krf_rstn0",
        90,
        1
      ],
      [
        "tx_krf_rstn1",
        91,
        1
      ],
      [
        "tx_krf_rstn2",
        92,
        1
      ],
      [
        "tx_krf_rstn3",
        93,
        1
      ],
      [
        "tx_krf_rstn4",
        94,
        1
      ],
      [
        "tx_krf_rstn5",
        95,
        1
      ],
      [
        "tx_krf_rstn6",
        96,
        1
      ],
      [
        "tx_krf_rstn7",
        97,
        1
      ],
      [
        "rx_krf_rstn0",
        98,
        1
      ],
      [
        "rx_krf_rstn1",
        99,
        1
      ],
      [
        "rx_krf_rstn2",
        100,
        1
      ],
      [
        "rx_krf_rstn3",
        101,
        1
      ],
      [
        "rx_krf_rstn4",
        102,
        1
      ],
      [
        "rx_krf_rstn5",
        103,
        1
      ],
      [
        "rx_krf_rstn6",
        104,
        1
      ],
      [
        "rx_krf_rstn7",
        105,
        1
      ]
    ]
  },
  "mac_pool8_tx_mac_lanes_cfg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 5,
    "desc": "Define the topology of mac lanes working together.",
    "fields": [
      [
        "tx_2_lanes_mode",
        0,
        4
      ],
      [
        "tx_8_lanes_mode",
        4,
        1
      ]
    ]
  },
  "mac_pool8_rx_mac_lanes_cfg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 5,
    "desc": "Define the topology of mac lanes working together.",
    "fields": [
      [
        "rx_2_lanes_mode",
        0,
        4
      ],
      [
        "rx_8_lanes_mode",
        4,
        1
      ]
    ]
  },
  "mac_pool8_mlp_cfg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 2,
    "desc": "1T port configurations",
    "fields": [
      [
        "tx_mlp_en",
        0,
        1
      ],
      [
        "rx_mlp_en",
        1,
        1
      ]
    ]
  },
  "mac_pool8_tx_cfg0": {
    "type": "register",
    "block": "mac_pool8",
    "width": 15,
    "desc": "General TX configurations. This register holds the main TX configurations per MAC lane.",
    "fields": [
      [
        "tx_port_speed",
        0,
        3
      ],
      [
        "tx_100g_frame_intrlv_en",
        3,
        1
      ],
      [
        "tx_port_nof_srd",
        4,
        2
      ],
      [
        "tx_bypass_scr",
        6,
        1
      ],
      [
        "tx_rsf_scr_enable",
        7,
        1
      ],
      [
        "tx_en_32b_alignment",
        8,
        1
      ],
      [
        "tx_preamble_compression",
        9,
        1
      ],
      [
        "tx_fec_mode",
        10,
        2
      ],
      [
        "tx_oob_intrlv_en",
        12,
        1
      ],
      [
        "tx_fabric_mode",
        13,
        1
      ],
      [
        "tx_rsf_100g_am_cd_style",
        14,
        1
      ]
    ]
  },
  "mac_pool8_rx_cfg0": {
    "type": "register",
    "block": "mac_pool8",
    "width": 29,
    "desc": "General RX configurations. This register holds the main RX configurations per MAC lane.",
    "fields": [
      [
        "rx_port_speed",
        0,
        3
      ],
      [
        "rx_100g_frame_intrlv_en",
        3,
        1
      ],
      [
        "rx_port_nof_srd",
        4,
        2
      ],
      [
        "rx_bypass_scr",
        6,
        1
      ],
      [
        "rx_rsf_scr_enable",
        7,
        1
      ],
      [
        "rx_en_32b_alignment",
        8,
        1
      ],
      [
        "rx_preamble_compression",
        9,
        1
      ],
      [
        "rx_fec_mode",
        10,
        2
      ],
      [
        "rx_66b_w_lock_en",
        12,
        1
      ],
      [
        "rx_rsf_single_alm_empty_thd",
        13,
        8
      ],
      [
        "rx_oob_intrlv_en",
        21,
        1
      ],
      [
        "rx_fabric_mode",
        22,
        1
      ],
      [
        "rx_rsf_err_ind_mark_mode",
        23,
        2
      ],
      [
        "rx_am_invalid_cnt_thd",
        25,
        3
      ],
      [
        "rx_high_ber_fsm_act_en",
        28,
        1
      ]
    ]
  },
  "mac_pool8_am_cfg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 35,
    "desc": "Alignment markers configuration register",
    "fields": [
      [
        "rx_am_cfg",
        0,
        17
      ],
      [
        "tx_am_cfg",
        17,
        18
      ]
    ]
  },
  "mac_pool8_mac_lanes_loopback_register": {
    "type": "register",
    "block": "mac_pool8",
    "width": 2,
    "desc": "Per MAC lane MII loopback configuration - shared between RX and TX per MAC lane.",
    "fields": [
      [
        "mii_loopback_mode",
        0,
        2
      ]
    ]
  },
  "mac_pool8_pma_loopback_register": {
    "type": "register",
    "block": "mac_pool8",
    "width": 2,
    "desc": "Per physical lane PMA loopback configuration - shared between RX and TX per physical ane.",
    "fields": [
      [
        "pma_loopback_mode",
        0,
        2
      ]
    ]
  },
  "mac_pool8_tx_pcs_test_cfg0": {
    "type": "register",
    "block": "mac_pool8",
    "width": 4,
    "desc": "PCS TX test patterns configurations",
    "fields": [
      [
        "tx_pcs_test_en",
        0,
        1
      ],
      [
        "tx_pcs_test_mode",
        1,
        2
      ],
      [
        "tx_pcs_data_pattern_sel",
        3,
        1
      ]
    ]
  },
  "mac_pool8_tx_pcs_test_cfg1": {
    "type": "register",
    "block": "mac_pool8",
    "width": 58,
    "desc": "PCS TX test patterns configurations",
    "fields": [
      [
        "tx_pcs_pattern_seed_a",
        0,
        58
      ]
    ]
  },
  "mac_pool8_tx_pcs_test_cfg2": {
    "type": "register",
    "block": "mac_pool8",
    "width": 58,
    "desc": "PCS TX test patterns configurations",
    "fields": [
      [
        "tx_pcs_pattern_seed_b",
        0,
        58
      ]
    ]
  },
  "mac_pool8_rx_pcs_test_cfg0": {
    "type": "register",
    "block": "mac_pool8",
    "width": 4,
    "desc": "PCS RX test patterns configurations",
    "fields": [
      [
        "rx_pcs_test_en",
        0,
        1
      ],
      [
        "rx_pcs_test_mode",
        1,
        2
      ],
      [
        "rx_pcs_data_pattern_sel",
        3,
        1
      ]
    ]
  },
  "mac_pool8_rx_pcs_test_counter": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "PCS test mode errors counter",
    "fields": [
      [
        "rx_pcs_test_errors_cnt",
        0,
        32
      ]
    ]
  },
  "mac_pool8_rx_mac_cfg0": {
    "type": "register",
    "block": "mac_pool8",
    "width": 7,
    "desc": "Per Port MAC RX configurations",
    "fields": [
      [
        "rx_crc_check",
        0,
        1
      ],
      [
        "rx_crc_strip",
        1,
        1
      ],
      [
        "rx_ctrl_pkts_term",
        2,
        1
      ],
      [
        "rx_ctrl_pkts_term_by_address",
        3,
        1
      ],
      [
        "rx_fc_mode",
        4,
        2
      ],
      [
        "rx_link_interruption_en",
        6,
        1
      ]
    ]
  },
  "mac_pool8_rx_mac_cfg1": {
    "type": "register",
    "block": "mac_pool8",
    "width": 28,
    "desc": "MAC RX configurations.",
    "fields": [
      [
        "rx_max_pkt_size",
        0,
        14
      ],
      [
        "rx_min_pkt_size",
        14,
        14
      ]
    ]
  },
  "mac_pool8_tx_mac_cfg0": {
    "type": "register",
    "block": "mac_pool8",
    "width": 9,
    "desc": "MAC TX configurations.",
    "fields": [
      [
        "tx_crc_en",
        0,
        1
      ],
      [
        "tx_fc_mode",
        1,
        2
      ],
      [
        "tx_am_insert_amont",
        3,
        6
      ]
    ]
  },
  "mac_pool8_tx_mac_ctrl_sa": {
    "type": "register",
    "block": "mac_pool8",
    "width": 48,
    "desc": "MAC TX control cells source address register.",
    "fields": [
      [
        "tx_mac_sa",
        0,
        48
      ]
    ]
  },
  "mac_pool8_tx_mac_cfg_ipg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 22,
    "desc": "MAC TX IPG configurations.",
    "fields": [
      [
        "tx_ipg_period",
        0,
        11
      ],
      [
        "tx_ipg_burst",
        11,
        11
      ]
    ]
  },
  "mac_pool8_tx_mac_fc_per_xoff_timer": {
    "type": "register",
    "block": "mac_pool8",
    "width": 24,
    "desc": "MAC flow control xoff periodic timer configuration - per port",
    "fields": [
      [
        "tx_fc_per_xoff_timer",
        0,
        16
      ],
      [
        "tx_fc_per_xoff_en",
        16,
        8
      ]
    ]
  },
  "mac_pool8_tx_mac_fc_xoff_timer": {
    "type": "register",
    "block": "mac_pool8",
    "width": 24,
    "desc": "MAC flow control xoff timer configuration - per port",
    "fields": [
      [
        "tx_fc_xoff_timer",
        0,
        16
      ],
      [
        "tx_fc_xoff_en",
        16,
        8
      ]
    ]
  },
  "mac_pool8_tx_mac_fc_per_xon_timer": {
    "type": "register",
    "block": "mac_pool8",
    "width": 24,
    "desc": "MAC flow control xon periodic timer configuration - per port",
    "fields": [
      [
        "tx_fc_per_xon_timer",
        0,
        16
      ],
      [
        "tx_fc_per_xon_en",
        16,
        8
      ]
    ]
  },
  "mac_pool8_tx_mac_fc_xon_timer": {
    "type": "register",
    "block": "mac_pool8",
    "width": 24,
    "desc": "MAC flow control xon timer configuration - per port",
    "fields": [
      [
        "tx_fc_xon_timer",
        0,
        16
      ],
      [
        "tx_fc_xon_en",
        16,
        8
      ]
    ]
  },
  "mac_pool8_rsf_400g_prbs7_scr_cfg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 2,
    "desc": "RS-FEC PRBS7 scrambling configuration",
    "fields": [
      [
        "rx_en_400g_prbs7_scr",
        0,
        1
      ],
      [
        "tx_en_400g_prbs7_scr",
        1,
        1
      ]
    ]
  },
  "mac_pool8_rx_rsf_cfg0": {
    "type": "register",
    "block": "mac_pool8",
    "width": 19,
    "desc": "RS-FEC RS configurations.",
    "fields": [
      [
        "rx_rsf_kp4",
        0,
        1
      ],
      [
        "rx_bypass_cor",
        1,
        1
      ],
      [
        "rx_bypass_ind",
        2,
        1
      ],
      [
        "rx_port_bypass_cor",
        3,
        2
      ],
      [
        "rx_port_bypass_ind",
        5,
        2
      ],
      [
        "rx_rsf_port_kp4",
        7,
        2
      ],
      [
        "rx_high_ser_fsm_en_port0",
        9,
        1
      ],
      [
        "rx_high_ser_fsm_en_port1",
        10,
        1
      ],
      [
        "rx_high_ser_fsm_en_act_port0",
        11,
        1
      ],
      [
        "rx_high_ser_fsm_en_act_port1",
        12,
        1
      ],
      [
        "rx_rsf_single_lane_shaper_cfg",
        13,
        6
      ]
    ]
  },
  "mac_pool8_rx_high_ser_fsm_cfg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 72,
    "desc": "PCS High SER FSM configurations register.",
    "fields": [
      [
        "rx_high_ser_k_port0",
        0,
        14
      ],
      [
        "rx_high_ser_k_port1",
        14,
        14
      ],
      [
        "rx_high_ser_time_ms_port0",
        28,
        8
      ],
      [
        "rx_high_ser_time_ms_port1",
        36,
        8
      ],
      [
        "rx_high_ser_words_wind0",
        44,
        14
      ],
      [
        "rx_high_ser_words_wind1",
        58,
        14
      ]
    ]
  },
  "mac_pool8_rx_rsf_dbg_cfg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 3,
    "desc": "RS-FEC debug config register",
    "fields": [
      [
        "rx_rsf_dbg_port_sel",
        0,
        3
      ]
    ]
  },
  "mac_pool8_rsf_degraded_ser_cfg0": {
    "type": "register",
    "block": "mac_pool8",
    "width": 16,
    "desc": "RS-FEC degraded SER configuration register.",
    "fields": [
      [
        "rx_rsf_degraded_ser_en_port0",
        0,
        1
      ],
      [
        "rx_rsf_degraded_ser_en_port1",
        1,
        1
      ],
      [
        "tx_rsf_degraded_ser_en_port0",
        2,
        1
      ],
      [
        "tx_rsf_degraded_ser_en_port1",
        3,
        1
      ],
      [
        "rx_rsf_rm_degraded_ser_en_port0",
        4,
        1
      ],
      [
        "rx_rsf_rm_degraded_ser_en_port1",
        5,
        1
      ],
      [
        "rx_rsf_rm_degraded_ser_word_idx_port0",
        6,
        5
      ],
      [
        "rx_rsf_rm_degraded_ser_word_idx_port1",
        11,
        5
      ]
    ]
  },
  "mac_pool8_rsf_degraded_ser_cfg1": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "RS-FEC degraded SER configuration register.",
    "fields": [
      [
        "rx_rsf_degraded_ser_activate_thd_port0",
        0,
        32
      ]
    ]
  },
  "mac_pool8_rsf_degraded_ser_cfg2": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "RS-FEC degraded SER configuration register.",
    "fields": [
      [
        "rx_rsf_degraded_ser_activate_thd_port1",
        0,
        32
      ]
    ]
  },
  "mac_pool8_rsf_degraded_ser_cfg3": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "RS-FEC degraded SER configuration register.",
    "fields": [
      [
        "rx_rsf_degraded_ser_deactivate_thd_port0",
        0,
        32
      ]
    ]
  },
  "mac_pool8_rsf_degraded_ser_cfg4": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "RS-FEC degraded SER configuration register.",
    "fields": [
      [
        "rx_rsf_degraded_ser_deactivate_thd_port1",
        0,
        32
      ]
    ]
  },
  "mac_pool8_rsf_degraded_ser_cfg5": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "RS-FEC degraded SER configuration register.",
    "fields": [
      [
        "rx_rsf_degraded_ser_interval_port0",
        0,
        32
      ]
    ]
  },
  "mac_pool8_rsf_degraded_ser_cfg6": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "RS-FEC degraded SER configuration register.",
    "fields": [
      [
        "rx_rsf_degraded_ser_interval_port1",
        0,
        32
      ]
    ]
  },
  "mac_pool8_rsf_ck_cycles_per_1ms_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 24,
    "desc": "RS-FEC degraded SER configuration register.",
    "fields": [
      [
        "rsf_ck_cycles_per_1ms",
        0,
        24
      ]
    ]
  },
  "mac_pool8_rx_ber_fsm_cfg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "PCS High BER FSM configurations register.",
    "fields": [
      [
        "rx_ber_timer_period",
        0,
        24
      ],
      [
        "rx_max_ber_cnt_cfg",
        24,
        8
      ]
    ]
  },
  "mac_pool8_tx_pma_cfg0": {
    "type": "register",
    "block": "mac_pool8",
    "width": 76,
    "desc": "General TX configurations. This register holds the main TX configurations per MAC lane.",
    "fields": [
      [
        "tx_async_fif_alm_full_thd0",
        0,
        4
      ],
      [
        "tx_async_fif_alm_full_thd1",
        4,
        4
      ],
      [
        "tx_async_fif_alm_full_thd2",
        8,
        4
      ],
      [
        "tx_async_fif_alm_full_thd3",
        12,
        4
      ],
      [
        "tx_async_fif_alm_full_thd4",
        16,
        4
      ],
      [
        "tx_async_fif_alm_full_thd5",
        20,
        4
      ],
      [
        "tx_async_fif_alm_full_thd6",
        24,
        4
      ],
      [
        "tx_async_fif_alm_full_thd7",
        28,
        4
      ],
      [
        "tx_pam4_mode0",
        32,
        1
      ],
      [
        "tx_pam4_mode1",
        33,
        1
      ],
      [
        "tx_pam4_mode2",
        34,
        1
      ],
      [
        "tx_pam4_mode3",
        35,
        1
      ],
      [
        "tx_pam4_mode4",
        36,
        1
      ],
      [
        "tx_pam4_mode5",
        37,
        1
      ],
      [
        "tx_pam4_mode6",
        38,
        1
      ],
      [
        "tx_pam4_mode7",
        39,
        1
      ],
      [
        "tx_precode_en0",
        40,
        1
      ],
      [
        "tx_precode_en1",
        41,
        1
      ],
      [
        "tx_precode_en2",
        42,
        1
      ],
      [
        "tx_precode_en3",
        43,
        1
      ],
      [
        "tx_precode_en4",
        44,
        1
      ],
      [
        "tx_precode_en5",
        45,
        1
      ],
      [
        "tx_precode_en6",
        46,
        1
      ],
      [
        "tx_precode_en7",
        47,
        1
      ],
      [
        "tx_graycode_en0",
        48,
        1
      ],
      [
        "tx_graycode_en1",
        49,
        1
      ],
      [
        "tx_graycode_en2",
        50,
        1
      ],
      [
        "tx_graycode_en3",
        51,
        1
      ],
      [
        "tx_graycode_en4",
        52,
        1
      ],
      [
        "tx_graycode_en5",
        53,
        1
      ],
      [
        "tx_graycode_en6",
        54,
        1
      ],
      [
        "tx_graycode_en7",
        55,
        1
      ],
      [
        "tx_srd_dwidth0",
        56,
        2
      ],
      [
        "tx_srd_dwidth1",
        58,
        2
      ],
      [
        "tx_srd_dwidth2",
        60,
        2
      ],
      [
        "tx_srd_dwidth3",
        62,
        2
      ],
      [
        "tx_srd_dwidth4",
        64,
        2
      ],
      [
        "tx_srd_dwidth5",
        66,
        2
      ],
      [
        "tx_srd_dwidth6",
        68,
        2
      ],
      [
        "tx_srd_dwidth7",
        70,
        2
      ],
      [
        "tx_50g_fabric_port0",
        72,
        1
      ],
      [
        "tx_50g_fabric_port2",
        73,
        1
      ],
      [
        "tx_50g_fabric_port4",
        74,
        1
      ],
      [
        "tx_50g_fabric_port6",
        75,
        1
      ]
    ]
  },
  "mac_pool8_rx_pma_cfg0": {
    "type": "register",
    "block": "mac_pool8",
    "width": 76,
    "desc": "General RX configurations. This register holds the main RX configurations per MAC lane.",
    "fields": [
      [
        "rx_srd0_source",
        0,
        2
      ],
      [
        "rx_srd1_source",
        2,
        2
      ],
      [
        "rx_srd2_source",
        4,
        2
      ],
      [
        "rx_srd3_source",
        6,
        2
      ],
      [
        "rx_srd4_source",
        8,
        2
      ],
      [
        "rx_srd5_source",
        10,
        2
      ],
      [
        "rx_srd6_source",
        12,
        2
      ],
      [
        "rx_srd7_source",
        14,
        2
      ],
      [
        "rx_pam4_mode0",
        16,
        1
      ],
      [
        "rx_pam4_mode1",
        17,
        1
      ],
      [
        "rx_pam4_mode2",
        18,
        1
      ],
      [
        "rx_pam4_mode3",
        19,
        1
      ],
      [
        "rx_pam4_mode4",
        20,
        1
      ],
      [
        "rx_pam4_mode5",
        21,
        1
      ],
      [
        "rx_pam4_mode6",
        22,
        1
      ],
      [
        "rx_pam4_mode7",
        23,
        1
      ],
      [
        "rx_decode_en0",
        24,
        1
      ],
      [
        "rx_decode_en1",
        25,
        1
      ],
      [
        "rx_decode_en2",
        26,
        1
      ],
      [
        "rx_decode_en3",
        27,
        1
      ],
      [
        "rx_decode_en4",
        28,
        1
      ],
      [
        "rx_decode_en5",
        29,
        1
      ],
      [
        "rx_decode_en6",
        30,
        1
      ],
      [
        "rx_decode_en7",
        31,
        1
      ],
      [
        "rx_graycode_en0",
        32,
        1
      ],
      [
        "rx_graycode_en1",
        33,
        1
      ],
      [
        "rx_graycode_en2",
        34,
        1
      ],
      [
        "rx_graycode_en3",
        35,
        1
      ],
      [
        "rx_graycode_en4",
        36,
        1
      ],
      [
        "rx_graycode_en5",
        37,
        1
      ],
      [
        "rx_graycode_en6",
        38,
        1
      ],
      [
        "rx_graycode_en7",
        39,
        1
      ],
      [
        "rx_srd_dwidth0",
        40,
        2
      ],
      [
        "rx_srd_dwidth1",
        42,
        2
      ],
      [
        "rx_srd_dwidth2",
        44,
        2
      ],
      [
        "rx_srd_dwidth3",
        46,
        2
      ],
      [
        "rx_srd_dwidth4",
        48,
        2
      ],
      [
        "rx_srd_dwidth5",
        50,
        2
      ],
      [
        "rx_srd_dwidth6",
        52,
        2
      ],
      [
        "rx_srd_dwidth7",
        54,
        2
      ],
      [
        "rx_50g_fabric_port0",
        56,
        1
      ],
      [
        "rx_50g_fabric_port2",
        57,
        1
      ],
      [
        "rx_50g_fabric_port4",
        58,
        1
      ],
      [
        "rx_50g_fabric_port6",
        59,
        1
      ],
      [
        "rx_sig_ok_ovrd_en0",
        60,
        1
      ],
      [
        "rx_sig_ok_ovrd_en1",
        61,
        1
      ],
      [
        "rx_sig_ok_ovrd_en2",
        62,
        1
      ],
      [
        "rx_sig_ok_ovrd_en3",
        63,
        1
      ],
      [
        "rx_sig_ok_ovrd_en4",
        64,
        1
      ],
      [
        "rx_sig_ok_ovrd_en5",
        65,
        1
      ],
      [
        "rx_sig_ok_ovrd_en6",
        66,
        1
      ],
      [
        "rx_sig_ok_ovrd_en7",
        67,
        1
      ],
      [
        "rx_sig_ok_ovrd_val0",
        68,
        1
      ],
      [
        "rx_sig_ok_ovrd_val1",
        69,
        1
      ],
      [
        "rx_sig_ok_ovrd_val2",
        70,
        1
      ],
      [
        "rx_sig_ok_ovrd_val3",
        71,
        1
      ],
      [
        "rx_sig_ok_ovrd_val4",
        72,
        1
      ],
      [
        "rx_sig_ok_ovrd_val5",
        73,
        1
      ],
      [
        "rx_sig_ok_ovrd_val6",
        74,
        1
      ],
      [
        "rx_sig_ok_ovrd_val7",
        75,
        1
      ]
    ]
  },
  "mac_pool8_rx_pma_max_burst_cfg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 48,
    "desc": "Maximum RX burst size from PMA to upper sublayer.",
    "fields": [
      [
        "rx_max_burst0",
        0,
        6
      ],
      [
        "rx_max_burst1",
        6,
        6
      ],
      [
        "rx_max_burst2",
        12,
        6
      ],
      [
        "rx_max_burst3",
        18,
        6
      ],
      [
        "rx_max_burst4",
        24,
        6
      ],
      [
        "rx_max_burst5",
        30,
        6
      ],
      [
        "rx_max_burst6",
        36,
        6
      ],
      [
        "rx_max_burst7",
        42,
        6
      ]
    ]
  },
  "mac_pool8_tx_pma_test_cfg0": {
    "type": "register",
    "block": "mac_pool8",
    "width": 4,
    "desc": "PMA TX test patterns configurations - per physical lane",
    "fields": [
      [
        "tx_pma_test_en",
        0,
        1
      ],
      [
        "tx_pma_test_mode",
        1,
        3
      ]
    ]
  },
  "mac_pool8_tx_pma_test_cfg1": {
    "type": "register",
    "block": "mac_pool8",
    "width": 60,
    "desc": "PMA TX test patterns configurations - per physical lane",
    "fields": [
      [
        "tx_pma_test_pattern",
        0,
        60
      ]
    ]
  },
  "mac_pool8_rx_pma_test_cfg0": {
    "type": "register",
    "block": "mac_pool8",
    "width": 4,
    "desc": "PMA RX test patterns configurations - per physical lane",
    "fields": [
      [
        "rx_pma_test_en",
        0,
        1
      ],
      [
        "rx_pma_test_mode",
        1,
        3
      ]
    ]
  },
  "mac_pool8_rx_pma_test_counter": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "PMA test mode errors counter",
    "fields": [
      [
        "rx_pma_test_errors_cnt",
        0,
        32
      ]
    ]
  },
  "mac_pool8_tx_pma_err_gen_ctrl": {
    "type": "register",
    "block": "mac_pool8",
    "width": 57,
    "desc": "Errors generation control register.",
    "fields": [
      [
        "tx_pma_err_gen_period",
        0,
        48
      ],
      [
        "tx_pma_err_gen_burst",
        48,
        8
      ],
      [
        "tx_pma_err_gen_en",
        56,
        1
      ]
    ]
  },
  "mac_pool8_tx_pma_err_gen_rand_ctrl": {
    "type": "register",
    "block": "mac_pool8",
    "width": 57,
    "desc": "Errors generation register for randomness control.",
    "fields": [
      [
        "tx_pma_err_gen_period_mask",
        0,
        48
      ],
      [
        "tx_pma_err_gen_burst_mask",
        48,
        8
      ],
      [
        "tx_pma_err_gen_fixed_err_pattern",
        56,
        1
      ]
    ]
  },
  "mac_pool8_tx_pma_err_gen_pattern": {
    "type": "register",
    "block": "mac_pool8",
    "width": 60,
    "desc": "Errors generation pattern register.",
    "fields": [
      [
        "tx_pma_err_pattern",
        0,
        60
      ]
    ]
  },
  "mac_pool8_port_mib_counter": {
    "type": "register",
    "block": "mac_pool8",
    "width": 1280,
    "desc": "Counter per port",
    "fields": [
      [
        "tx_mac_frames_ok_cnt",
        0,
        64
      ],
      [
        "tx_mac_bytes_ok_cnt",
        64,
        64
      ],
      [
        "tx_mac_64byte_pkt_cnt",
        128,
        32
      ],
      [
        "tx_mac_65byte_127byte_pkt_cnt",
        160,
        32
      ],
      [
        "tx_mac_128byte_255byte_pkt_cnt",
        192,
        32
      ],
      [
        "tx_mac_256byte_511byte_pkt_cnt",
        224,
        32
      ],
      [
        "tx_mac_512byte_1023byte_pkt_cnt",
        256,
        32
      ],
      [
        "tx_mac_1024byte_1518byte_pkt_cnt",
        288,
        32
      ],
      [
        "tx_mac_1519byte_2500byte_pkt_cnt",
        320,
        32
      ],
      [
        "tx_mac_2501byte_9000byte_pkt_cnt",
        352,
        32
      ],
      [
        "tx_mac_crc_err_cnt",
        384,
        32
      ],
      [
        "tx_mac_missing_eop_err_cnt",
        416,
        32
      ],
      [
        "tx_mac_underrun_err_cnt",
        448,
        32
      ],
      [
        "tx_mac_fc_frames_ok_cnt",
        480,
        32
      ],
      [
        "tx_oob_mac_frames_ok_cnt",
        512,
        32
      ],
      [
        "tx_oob_mac_crc_err_cnt",
        544,
        32
      ],
      [
        "rx_mac_frames_ok_cnt",
        576,
        64
      ],
      [
        "rx_mac_bytes_ok_cnt",
        640,
        64
      ],
      [
        "rx_mac_64byte_pkt_cnt",
        704,
        32
      ],
      [
        "rx_mac_65byte_127byte_pkt_cnt",
        736,
        32
      ],
      [
        "rx_mac_128byte_255byte_pkt_cnt",
        768,
        32
      ],
      [
        "rx_mac_256byte_511byte_pkt_cnt",
        800,
        32
      ],
      [
        "rx_mac_512byte_1023byte_pkt_cnt",
        832,
        32
      ],
      [
        "rx_mac_1024byte_1518byte_pkt_cnt",
        864,
        32
      ],
      [
        "rx_mac_1519byte_2500byte_pkt_cnt",
        896,
        32
      ],
      [
        "rx_mac_2501byte_9000byte_pkt_cnt",
        928,
        32
      ],
      [
        "rx_mac_invert_crc_cnt",
        960,
        32
      ],
      [
        "rx_mac_crc_err_cnt",
        992,
        32
      ],
      [
        "rx_mac_oversize_err_cnt",
        1024,
        32
      ],
      [
        "rx_mac_undersize_err_cnt",
        1056,
        32
      ],
      [
        "rx_mac_code_err_cnt",
        1088,
        32
      ],
      [
        "rx_mac_fc_frames_ok_cnt",
        1120,
        32
      ],
      [
        "rx_oob_mac_frames_ok_cnt",
        1152,
        32
      ],
      [
        "rx_oob_mac_invert_crc_cnt",
        1184,
        32
      ],
      [
        "rx_oob_mac_crc_err_cnt",
        1216,
        32
      ],
      [
        "rx_oob_mac_code_err_cnt",
        1248,
        32
      ]
    ]
  },
  "mac_pool8_rx_errored_blocks_cnt_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "PCS RX errored blocks counter.",
    "fields": [
      [
        "rx_errored_blocks_cnt",
        0,
        32
      ]
    ]
  },
  "mac_pool8_rx_tx_activity_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 16,
    "desc": "Event register for TX & RX traffic",
    "fields": [
      [
        "rx_pkt_received_port0",
        0,
        1
      ],
      [
        "rx_pkt_received_port1",
        1,
        1
      ],
      [
        "rx_pkt_received_port2",
        2,
        1
      ],
      [
        "rx_pkt_received_port3",
        3,
        1
      ],
      [
        "rx_pkt_received_port4",
        4,
        1
      ],
      [
        "rx_pkt_received_port5",
        5,
        1
      ],
      [
        "rx_pkt_received_port6",
        6,
        1
      ],
      [
        "rx_pkt_received_port7",
        7,
        1
      ],
      [
        "tx_pkt_transmitted_port0",
        8,
        1
      ],
      [
        "tx_pkt_transmitted_port1",
        9,
        1
      ],
      [
        "tx_pkt_transmitted_port2",
        10,
        1
      ],
      [
        "tx_pkt_transmitted_port3",
        11,
        1
      ],
      [
        "tx_pkt_transmitted_port4",
        12,
        1
      ],
      [
        "tx_pkt_transmitted_port5",
        13,
        1
      ],
      [
        "tx_pkt_transmitted_port6",
        14,
        1
      ],
      [
        "tx_pkt_transmitted_port7",
        15,
        1
      ]
    ]
  },
  "mac_pool8_rx_ber_cnt_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "PCS RX BER counter.",
    "fields": [
      [
        "rx_ber_cnt",
        0,
        32
      ]
    ]
  },
  "mac_pool8_tx_pma_wr_cnt_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "Async fifo write count",
    "fields": [
      [
        "tx_async_fif_wr",
        0,
        32
      ]
    ]
  },
  "mac_pool8_tx_pma_wr_wmk_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 5,
    "desc": "Tx Async fifo watermark",
    "fields": [
      [
        "tx_async_fif_stat",
        0,
        5
      ]
    ]
  },
  "mac_pool8_tx_pma_wr_wmk_srd_side_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 5,
    "desc": "Tx Async fifo watermark on serdes side",
    "fields": [
      [
        "pma_tx_wr_wmk_srd_side",
        0,
        5
      ]
    ]
  },
  "mac_pool8_rx_pma_rd_cnt_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "Async fifo read count",
    "fields": [
      [
        "rx_async_fif_rd",
        0,
        32
      ]
    ]
  },
  "mac_pool8_rx_pma_rd_wmk_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 4,
    "desc": "Rx Async fifo watermark",
    "fields": [
      [
        "rx_async_fif_stat",
        0,
        4
      ]
    ]
  },
  "mac_pool8_rx_pma_rd_wmk_srd_side_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 4,
    "desc": "Rx Async fifo watermark on serdes side",
    "fields": [
      [
        "pma_rx_rd_wmk_srd_side",
        0,
        4
      ]
    ]
  },
  "mac_pool8_rx_status_register": {
    "type": "register",
    "block": "mac_pool8",
    "width": 25,
    "desc": "RX Status register - per mac lane",
    "fields": [
      [
        "rx_66b_w_lock_block_lock",
        0,
        10
      ],
      [
        "rx_am_lock",
        10,
        10
      ],
      [
        "rx_link_status",
        20,
        1
      ],
      [
        "rx_pcs_status",
        21,
        1
      ],
      [
        "rx_high_ber",
        22,
        1
      ],
      [
        "rx_degraded_ser_status",
        23,
        1
      ],
      [
        "rx_rm_degraded_ser_status",
        24,
        1
      ]
    ]
  },
  "mac_pool8_rx_status_lane_mapping": {
    "type": "register",
    "block": "mac_pool8",
    "width": 50,
    "desc": "PCS lanes mapping to deskew fifos - per mac lane",
    "fields": [
      [
        "rx_lane_mapping0",
        0,
        5
      ],
      [
        "rx_lane_mapping1",
        5,
        5
      ],
      [
        "rx_lane_mapping2",
        10,
        5
      ],
      [
        "rx_lane_mapping3",
        15,
        5
      ],
      [
        "rx_lane_mapping4",
        20,
        5
      ],
      [
        "rx_lane_mapping5",
        25,
        5
      ],
      [
        "rx_lane_mapping6",
        30,
        5
      ],
      [
        "rx_lane_mapping7",
        35,
        5
      ],
      [
        "rx_lane_mapping8",
        40,
        5
      ],
      [
        "rx_lane_mapping9",
        45,
        5
      ]
    ]
  },
  "mac_pool8_rx_bip_err_cnt_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "BIP errors count",
    "fields": [
      [
        "rx_bip_err_cnt",
        0,
        32
      ]
    ]
  },
  "mac_pool8_rx_cor_cw_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "RS-FEC Correctable codeword count",
    "fields": [
      [
        "rx_cor_cw",
        0,
        32
      ]
    ]
  },
  "mac_pool8_rx_uncor_cw_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "RS-FEC Uncorrectable codeword count",
    "fields": [
      [
        "rx_uncor_cw",
        0,
        32
      ]
    ]
  },
  "mac_pool8_rx_symb_err_lane0_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "FEC lane 0 errored symbol count",
    "fields": [
      [
        "rx_symb_err_lane0",
        0,
        32
      ]
    ]
  },
  "mac_pool8_rx_symb_err_lane1_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "FEC lane 1 errored symbol count",
    "fields": [
      [
        "rx_symb_err_lane1",
        0,
        32
      ]
    ]
  },
  "mac_pool8_rx_symb_err_lane2_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "FEC lane 2 errored symbol count",
    "fields": [
      [
        "rx_symb_err_lane2",
        0,
        32
      ]
    ]
  },
  "mac_pool8_rx_symb_err_lane3_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "FEC lane 3 errored symbol count",
    "fields": [
      [
        "rx_symb_err_lane3",
        0,
        32
      ]
    ]
  },
  "mac_pool8_rx_rsf_dbg_cntrs_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 444,
    "desc": "RS-FEC debug counters - Counts statistic related to port selected in: RxRsfDbgCfg",
    "fields": [
      [
        "rx_cw_00_sym_cnt",
        0,
        36
      ],
      [
        "rx_cw_01_sym_cnt",
        36,
        32
      ],
      [
        "rx_cw_02_sym_cnt",
        68,
        32
      ],
      [
        "rx_cw_03_sym_cnt",
        100,
        32
      ],
      [
        "rx_cw_04_sym_cnt",
        132,
        32
      ],
      [
        "rx_cw_05_sym_cnt",
        164,
        16
      ],
      [
        "rx_cw_06_sym_cnt",
        180,
        16
      ],
      [
        "rx_cw_07_sym_cnt",
        196,
        16
      ],
      [
        "rx_cw_08_sym_cnt",
        212,
        16
      ],
      [
        "rx_cw_09_sym_cnt",
        228,
        16
      ],
      [
        "rx_cw_10_sym_cnt",
        244,
        16
      ],
      [
        "rx_cw_11_sym_cnt",
        260,
        16
      ],
      [
        "rx_cw_12_sym_cnt",
        276,
        16
      ],
      [
        "rx_cw_13_sym_cnt",
        292,
        16
      ],
      [
        "rx_cw_14_sym_cnt",
        308,
        16
      ],
      [
        "rx_cw_15_sym_cnt",
        324,
        16
      ],
      [
        "rx_cw_uncor_cnt",
        340,
        16
      ],
      [
        "rx_2_sym_burst_cnt",
        356,
        24
      ],
      [
        "rx_3_sym_burst_cnt",
        380,
        16
      ],
      [
        "rx_4_sym_burst_cnt",
        396,
        16
      ],
      [
        "rx_5_sym_burst_cnt",
        412,
        16
      ],
      [
        "rx_6_sym_burst_cnt",
        428,
        16
      ]
    ]
  },
  "mac_pool8_rx_krf_cfg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 10,
    "desc": "KRF RX configuration - per physical lane",
    "fields": [
      [
        "fec_en_err_to_pcs",
        0,
        1
      ],
      [
        "lock_par_good_thd",
        1,
        4
      ],
      [
        "lock_par_invalid_thd",
        5,
        5
      ]
    ]
  },
  "mac_pool8_rx_krf_status": {
    "type": "register",
    "block": "mac_pool8",
    "width": 1,
    "desc": "KRF lock status",
    "fields": [
      [
        "fec_block_lock",
        0,
        1
      ]
    ]
  },
  "mac_pool8_rx_krf_cor_blocks_cnt_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "Correctable codeword count",
    "fields": [
      [
        "fec_cor_blocks",
        0,
        32
      ]
    ]
  },
  "mac_pool8_rx_krf_uncor_blocks_cnt_reg": {
    "type": "register",
    "block": "mac_pool8",
    "width": 32,
    "desc": "Uncorrectable codeword count",
    "fields": [
      [
        "fec_uncor_blocks",
        0,
        32
      ]
    ]
  },
  "mac_pool8_device_time_sampled": {
    "type": "register",
    "block": "mac_pool8",
    "width": 33,
    "desc": "Device Time Record register - per port  Keeps the device time value of packets transmitted with record command",
    "fields": [
      [
        "device_time_valid",
        0,
        1
      ],
      [
        "device_time",
        1,
        32
      ]
    ]
  },
  "mac_pool8_deskew_fif_a": {
    "type": "memory",
    "block": "mac_pool8",
    "width": 67,
    "desc": "deskew fifo mem",
    "fields": [
      [
        "deskew_fif_data_a",
        0,
        67
      ]
    ]
  },
  "mac_pool8_deskew_fif_b": {
    "type": "memory",
    "block": "mac_pool8",
    "width": 67,
    "desc": "deskew fifo mem",
    "fields": [
      [
        "deskew_fif_data_b",
        0,
        67
      ]
    ]
  },
  "mac_pool8_rsf_dec_ram0": {
    "type": "memory",
    "block": "mac_pool8",
    "width": 120,
    "desc": "RS-FEC decoder ram0",
    "fields": [
      [
        "rsf_dec_ram0_data",
        0,
        120
      ]
    ]
  },
  "mac_pool8_rsf_dec_ram1": {
    "type": "memory",
    "block": "mac_pool8",
    "width": 120,
    "desc": "RS-FEC decoder ram1",
    "fields": [
      [
        "rsf_dec_ram1_data",
        0,
        120
      ]
    ]
  },
  "mac_pool8_rsf_out_buff_mem0": {
    "type": "memory",
    "block": "mac_pool8",
    "width": 66,
    "desc": "RS-FEC output buffer memory.",
    "fields": [
      [
        "rsf_out_buff_mem_data",
        0,
        66
      ]
    ]
  },
  "mac_pool8_rsf_out_buff_mem1": {
    "type": "memory",
    "block": "mac_pool8",
    "width": 63,
    "desc": "RS-FEC output buffer memory.",
    "fields": [
      [
        "rsf_out_buff_mem_data",
        0,
        63
      ]
    ]
  },
  "hbm_chnl_4x_tall_interrupt_register": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "general_interrupt_register_summary",
        1,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_mem_protect_interrupt": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_mem_protect_interrupt_test": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 10,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "hbm_wr_channel_data_fifo0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "hbm_wr_channel_data_fifo1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "hbm_wr_channel_cmd_fifo0_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "hbm_wr_channel_cmd_fifo1_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "hbm_rd_channel_data_mem0_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "hbm_rd_channel_data_mem1_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "hbm_rd_channel_cmd_fifo0_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "hbm_rd_channel_cmd_fifo1_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "hbm_rd_reorder_bank_fifo0_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "hbm_rd_reorder_bank_fifo1_ecc_1b_err_interrupt_mask",
        9,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 10,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "hbm_wr_channel_data_fifo0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "hbm_wr_channel_data_fifo1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "hbm_wr_channel_cmd_fifo0_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "hbm_wr_channel_cmd_fifo1_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "hbm_rd_channel_data_mem0_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "hbm_rd_channel_data_mem1_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "hbm_rd_channel_cmd_fifo0_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "hbm_rd_channel_cmd_fifo1_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "hbm_rd_reorder_bank_fifo0_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "hbm_rd_reorder_bank_fifo1_ecc_2b_err_interrupt_mask",
        9,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 10,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "hbm_wr_channel_data_fifo0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "hbm_wr_channel_data_fifo1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "hbm_wr_channel_cmd_fifo0_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "hbm_wr_channel_cmd_fifo1_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "hbm_rd_channel_data_mem0_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "hbm_rd_channel_data_mem1_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "hbm_rd_channel_cmd_fifo0_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "hbm_rd_channel_cmd_fifo1_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "hbm_rd_reorder_bank_fifo0_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "hbm_rd_reorder_bank_fifo1_ecc_1b_err_initiate",
        9,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 10,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "hbm_wr_channel_data_fifo0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "hbm_wr_channel_data_fifo1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "hbm_wr_channel_cmd_fifo0_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "hbm_wr_channel_cmd_fifo1_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "hbm_rd_channel_data_mem0_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "hbm_rd_channel_data_mem1_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "hbm_rd_channel_cmd_fifo0_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "hbm_rd_channel_cmd_fifo1_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "hbm_rd_reorder_bank_fifo0_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "hbm_rd_reorder_bank_fifo1_ecc_2b_err_initiate",
        9,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_mem_protect_err_status": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 10,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "hbm_wr_channel_data_fifo0_err_int",
        0,
        1
      ],
      [
        "hbm_wr_channel_data_fifo1_err_int",
        1,
        1
      ],
      [
        "hbm_wr_channel_cmd_fifo0_err_int",
        2,
        1
      ],
      [
        "hbm_wr_channel_cmd_fifo1_err_int",
        3,
        1
      ],
      [
        "hbm_rd_channel_data_mem0_err_int",
        4,
        1
      ],
      [
        "hbm_rd_channel_data_mem1_err_int",
        5,
        1
      ],
      [
        "hbm_rd_channel_cmd_fifo0_err_int",
        6,
        1
      ],
      [
        "hbm_rd_channel_cmd_fifo1_err_int",
        7,
        1
      ],
      [
        "hbm_rd_reorder_bank_fifo0_err_int",
        8,
        1
      ],
      [
        "hbm_rd_reorder_bank_fifo1_err_int",
        9,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_selected_ser_error_info": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 13,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        11
      ],
      [
        "mem_err_type",
        11,
        2
      ]
    ]
  },
  "hbm_chnl_4x_tall_ser_error_debug_configuration": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 5,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        4
      ],
      [
        "reset_memory_errors",
        4,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_ecc_1b_err_debug": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "hbm_chnl_4x_tall_ecc_2b_err_debug": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "hbm_chnl_4x_tall_mbist_pass_status": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 64,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        64
      ]
    ]
  },
  "hbm_chnl_4x_tall_mbist_fail_status": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 64,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        64
      ]
    ]
  },
  "hbm_chnl_4x_tall_counter_timer": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "hbm_chnl_4x_tall_counter_timer_trigger_reg": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_memory_access_timeout": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "hbm_chnl_4x_tall_broadcast_config_reg": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "hbm_chnl_4x_tall_memory_prot_bypass": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_soft_reset_configuration": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_mbist_configuration": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_power_down_configuration": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_spare_reg": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "hbm_chnl_4x_tall_pmro_ctrl": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "hbm_chnl_4x_tall_pmro_status": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_mirror_bus_conf_reg": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "hbm_chnl_4x_tall_mirror_bus_status": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "hbm_chnl_4x_tall_device_time_offset_cfg": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "hbm_chnl_4x_tall_general_interrupt_register": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 2,
    "desc": "Interrupt",
    "fields": [
      [
        "address_parity_error_channell0",
        0,
        1
      ],
      [
        "address_parity_error_channell1",
        1,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_general_interrupt_register_mask": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 2,
    "desc": "This register masks GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "address_parity_error_channell0_mask",
        0,
        1
      ],
      [
        "address_parity_error_channell1_mask",
        1,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_general_interrupt_register_test": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 2,
    "desc": "This register tests GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "address_parity_error_channell0_test",
        0,
        1
      ],
      [
        "address_parity_error_channell1_test",
        1,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_hbm_die_type": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 6,
    "desc": "Type of HBM Die",
    "fields": [
      [
        "hbm_num_channels",
        0,
        1
      ],
      [
        "hbm_upper_or_lower",
        1,
        1
      ],
      [
        "hbm_banks_per_channel",
        2,
        1
      ],
      [
        "check_addr_crc",
        3,
        1
      ],
      [
        "hynix256_mode",
        4,
        1
      ],
      [
        "hynix_use_ctc",
        5,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_hbm_rd_to_wr_arbitration_config": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 40,
    "desc": "Various fields used in read-to-write transition table",
    "fields": [
      [
        "min_stay_rd_requests",
        0,
        9
      ],
      [
        "min_stay_rd_valid_banks",
        9,
        5
      ],
      [
        "min_move_to_wr_valid_banks",
        14,
        5
      ],
      [
        "min_move_to_wr_requests",
        19,
        8
      ],
      [
        "rd_total_cycles",
        27,
        12
      ],
      [
        "move_to_wr_on_empty",
        39,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_hbm_wr_to_rd_arbitration_config": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 41,
    "desc": "Various fields used in write-to-read transition table",
    "fields": [
      [
        "min_stay_wr_requests",
        0,
        8
      ],
      [
        "min_stay_wr_valid_banks",
        8,
        5
      ],
      [
        "min_move_to_rd_valid_banks",
        13,
        5
      ],
      [
        "min_move_to_rd_requests",
        18,
        9
      ],
      [
        "wr_total_cycles",
        27,
        12
      ],
      [
        "move_to_rd_on_empty",
        39,
        1
      ],
      [
        "move_to_rd_if_stuck",
        40,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_hbm_rd_to_wr_arbitration_criteria": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 128,
    "desc": "Configuration for LUT that controls switching from read to write. The 7 criteria in above register are translated to 128b vector, where a 1 means move to write on that combination LUT bit 0: Total \\# of rd requests <= MinStayRdRequests LUT bit 1: Total \\# of eligible rd banks <= MinStayRdEligibleBanks LUT bit 2: Total \\# of non-empty rd banks (even if not eligible) <= MinStayRdValidBanks LUT bit 3: Total \\# of wr requests > MinMoveToWrRequests LUT bit 4: Total \\# of eligible wr banks > MinMoveToWrEligibleBanks LUT bit 5: Total \\# of requests served > RdRequestsServed LUT bit 6: Total \\# of cycles elapsed since last switch > RdTotalCycles",
    "fields": [
      [
        "rd_to_wr_lut",
        0,
        128
      ]
    ]
  },
  "hbm_chnl_4x_tall_hbm_wr_to_rd_arbitration_criteria": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 128,
    "desc": "Configuration for LUT that controls switching from write  to read The 7 criteria in above register are translated to 128b vector, where a 1 means move to read  on that combination LUT bit 0: Total \\# of wr requests <= MinStayWrRequests LUT bit 1: Total \\# of eligible wr banks <= MinStayWrEligibleBanks LUT bit 2: Total \\# of non-empty wr banks (even if not eligible) <= MinStayWrValidBanks LUT bit 3: Total \\# of rd requests > MinMoveToRdRequests LUT bit 4: Total \\# of eligible rd banks > MinMoveToRdEligibleBanks LUT bit 5: Total \\# of requests served > WrRequestsServed LUT bit 6: Total \\# of cycles elapsed since last switch > WrTotalCycles",
    "fields": [
      [
        "wr_to_rd_lut",
        0,
        128
      ]
    ]
  },
  "hbm_chnl_4x_tall_mmu_lpm_read_arbitration": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 2,
    "desc": "Configuration for arbitration btwn LPM and MMU read requests",
    "fields": [
      [
        "lpm_strict_priority",
        0,
        1
      ],
      [
        "lpm_high_priority",
        1,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_mmu_bank_arbitration": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 9,
    "desc": "Configuration for arbitration btwn LPM and MMU read requests",
    "fields": [
      [
        "rd_fifo_priority_threshold",
        0,
        5
      ],
      [
        "wr_fifo_priority_threshold",
        5,
        4
      ]
    ]
  },
  "hbm_chnl_4x_tall_hbm_timing_params": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 74,
    "desc": "Timing parameters from HBM standard. NOTE: All times are in terms of DRAM clock (nomimal 1 GHZ)! Defaults are according toSamsung spec. Cycles must be rounded upwards if division by clock cycle is not integer",
    "fields": [
      [
        "hbm_trcdrd",
        0,
        6
      ],
      [
        "hbm_trcdwr",
        6,
        6
      ],
      [
        "hbm_trrdl",
        12,
        3
      ],
      [
        "hbm_trrds",
        15,
        3
      ],
      [
        "hbm_trp",
        18,
        5
      ],
      [
        "hbm_tccdl",
        23,
        4
      ],
      [
        "hbm_tccds",
        27,
        4
      ],
      [
        "hbm_twtrl",
        31,
        5
      ],
      [
        "hbm_twtrs",
        36,
        5
      ],
      [
        "hbm_trtw",
        41,
        6
      ],
      [
        "hbm_tras",
        47,
        6
      ],
      [
        "hbm_wl",
        53,
        4
      ],
      [
        "phy_t_rddata_en",
        57,
        5
      ],
      [
        "hbm_trrefd",
        62,
        4
      ],
      [
        "hbm_trfcsb",
        66,
        8
      ]
    ]
  },
  "hbm_chnl_4x_tall_hbm_more_timing_parameters": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 29,
    "desc": "Timing parameters from HBM standard. NOTE: All times are in terms of DRAM clock (nomimal 1 GHZ)! Defaults are according to Hynix spec. Cycles must be rounded upwards if division by clock cycle is not integer",
    "fields": [
      [
        "hbm_tfaw",
        0,
        5
      ],
      [
        "hbm_trefi",
        5,
        16
      ],
      [
        "hbm_twr",
        21,
        5
      ],
      [
        "hbm_trtp",
        26,
        3
      ]
    ]
  },
  "hbm_chnl_4x_tall_channel_fifo_sizes": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 11,
    "desc": "Sizes of command FIFOs in read/write channels",
    "fields": [
      [
        "write_fifo_size",
        0,
        5
      ],
      [
        "read_fifo_size",
        5,
        6
      ]
    ]
  },
  "hbm_chnl_4x_tall_cpu_mem_access": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 1051,
    "desc": "CPU access to generate read or write to HBM All accesses are 128B",
    "fields": [
      [
        "send_command",
        0,
        1
      ],
      [
        "cpu_channel",
        1,
        1
      ],
      [
        "cpu_bank",
        2,
        4
      ],
      [
        "cpu_rd_wr",
        6,
        1
      ],
      [
        "cpu_row_addr",
        7,
        14
      ],
      [
        "cpu_col_addr",
        21,
        4
      ],
      [
        "cpu_data",
        25,
        1024
      ],
      [
        "cpu_parity_error",
        1049,
        1
      ],
      [
        "cpu_ecc_error",
        1050,
        1
      ]
    ]
  },
  "hbm_chnl_4x_tall_debug_data_bus_register": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 16,
    "desc": "debug_data_bus_register",
    "fields": [
      [
        "debug_data_bus",
        0,
        16
      ]
    ]
  },
  "hbm_chnl_4x_tall_debug_data_select_register": {
    "type": "register",
    "block": "hbm_chnl_4x_tall",
    "width": 8,
    "desc": "debug_data_bus_register",
    "fields": [
      [
        "debug_data_select",
        0,
        8
      ]
    ]
  },
  "hbm_chnl_4x_tall_hbm_wr_channel_data_fifo": {
    "type": "memory",
    "block": "hbm_chnl_4x_tall",
    "width": 1032,
    "desc": "HBM Write Channel Data FIFO",
    "fields": [
      [
        "hbm_wr_channel_data_fifo_data",
        0,
        1032
      ]
    ]
  },
  "hbm_chnl_4x_tall_hbm_wr_channel_cmd_fifo": {
    "type": "memory",
    "block": "hbm_chnl_4x_tall",
    "width": 35,
    "desc": "HBM Write Channel Command FIFO",
    "fields": [
      [
        "hbm_wr_channel_cmd_fifo_data",
        0,
        35
      ]
    ]
  },
  "hbm_chnl_4x_tall_hbm_rd_channel_data_mem": {
    "type": "memory",
    "block": "hbm_chnl_4x_tall",
    "width": 1026,
    "desc": "HBM Read Channel Data Mem",
    "fields": [
      [
        "hbm_rd_channel_data_mem_data",
        0,
        1026
      ]
    ]
  },
  "hbm_chnl_4x_tall_hbm_rd_channel_cmd_fifo": {
    "type": "memory",
    "block": "hbm_chnl_4x_tall",
    "width": 42,
    "desc": "HBM Read Channel Command FIFO",
    "fields": [
      [
        "hbm_rd_channel_cmd_fifo_data",
        0,
        42
      ]
    ]
  },
  "hbm_chnl_4x_tall_hbm_rd_reorder_bank_fifo": {
    "type": "memory",
    "block": "hbm_chnl_4x_tall",
    "width": 4,
    "desc": "HBM Read Reorder Bank FIFO",
    "fields": [
      [
        "hbm_rd_reorder_bank_fifo_data",
        0,
        4
      ]
    ]
  },
  "mmu_buff_interrupt_register": {
    "type": "register",
    "block": "mmu_buff",
    "width": 1,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ]
    ]
  },
  "mmu_buff_mem_protect_interrupt": {
    "type": "register",
    "block": "mmu_buff",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "mmu_buff_mem_protect_interrupt_test": {
    "type": "register",
    "block": "mmu_buff",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "mmu_buff_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "mmu_buff",
    "width": 16,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "mmu_buffer_allocator0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "mmu_buffer_allocator1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "mmu_buffer_allocator2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "mmu_buffer_allocator3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "mmu_buffer_allocator4_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "mmu_buffer_allocator5_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "mmu_buffer_allocator6_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "mmu_buffer_allocator7_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "mmu_buffer_allocator8_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "mmu_buffer_allocator9_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "mmu_buffer_allocator10_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "mmu_buffer_allocator11_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "mmu_buffer_allocator12_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "mmu_buffer_allocator13_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "mmu_buffer_allocator14_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "mmu_buffer_allocator15_ecc_1b_err_interrupt_mask",
        15,
        1
      ]
    ]
  },
  "mmu_buff_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "mmu_buff",
    "width": 16,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "mmu_buffer_allocator0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "mmu_buffer_allocator1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "mmu_buffer_allocator2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "mmu_buffer_allocator3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "mmu_buffer_allocator4_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "mmu_buffer_allocator5_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "mmu_buffer_allocator6_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "mmu_buffer_allocator7_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "mmu_buffer_allocator8_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "mmu_buffer_allocator9_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "mmu_buffer_allocator10_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "mmu_buffer_allocator11_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "mmu_buffer_allocator12_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "mmu_buffer_allocator13_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "mmu_buffer_allocator14_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "mmu_buffer_allocator15_ecc_2b_err_interrupt_mask",
        15,
        1
      ]
    ]
  },
  "mmu_buff_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "mmu_buff",
    "width": 16,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "mmu_buffer_allocator0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "mmu_buffer_allocator1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "mmu_buffer_allocator2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "mmu_buffer_allocator3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "mmu_buffer_allocator4_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "mmu_buffer_allocator5_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "mmu_buffer_allocator6_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "mmu_buffer_allocator7_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "mmu_buffer_allocator8_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "mmu_buffer_allocator9_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "mmu_buffer_allocator10_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "mmu_buffer_allocator11_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "mmu_buffer_allocator12_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "mmu_buffer_allocator13_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "mmu_buffer_allocator14_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "mmu_buffer_allocator15_ecc_1b_err_initiate",
        15,
        1
      ]
    ]
  },
  "mmu_buff_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "mmu_buff",
    "width": 16,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "mmu_buffer_allocator0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "mmu_buffer_allocator1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "mmu_buffer_allocator2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "mmu_buffer_allocator3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "mmu_buffer_allocator4_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "mmu_buffer_allocator5_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "mmu_buffer_allocator6_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "mmu_buffer_allocator7_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "mmu_buffer_allocator8_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "mmu_buffer_allocator9_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "mmu_buffer_allocator10_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "mmu_buffer_allocator11_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "mmu_buffer_allocator12_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "mmu_buffer_allocator13_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "mmu_buffer_allocator14_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "mmu_buffer_allocator15_ecc_2b_err_initiate",
        15,
        1
      ]
    ]
  },
  "mmu_buff_mem_protect_err_status": {
    "type": "register",
    "block": "mmu_buff",
    "width": 16,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "mmu_buffer_allocator0_err_int",
        0,
        1
      ],
      [
        "mmu_buffer_allocator1_err_int",
        1,
        1
      ],
      [
        "mmu_buffer_allocator2_err_int",
        2,
        1
      ],
      [
        "mmu_buffer_allocator3_err_int",
        3,
        1
      ],
      [
        "mmu_buffer_allocator4_err_int",
        4,
        1
      ],
      [
        "mmu_buffer_allocator5_err_int",
        5,
        1
      ],
      [
        "mmu_buffer_allocator6_err_int",
        6,
        1
      ],
      [
        "mmu_buffer_allocator7_err_int",
        7,
        1
      ],
      [
        "mmu_buffer_allocator8_err_int",
        8,
        1
      ],
      [
        "mmu_buffer_allocator9_err_int",
        9,
        1
      ],
      [
        "mmu_buffer_allocator10_err_int",
        10,
        1
      ],
      [
        "mmu_buffer_allocator11_err_int",
        11,
        1
      ],
      [
        "mmu_buffer_allocator12_err_int",
        12,
        1
      ],
      [
        "mmu_buffer_allocator13_err_int",
        13,
        1
      ],
      [
        "mmu_buffer_allocator14_err_int",
        14,
        1
      ],
      [
        "mmu_buffer_allocator15_err_int",
        15,
        1
      ]
    ]
  },
  "mmu_buff_selected_ser_error_info": {
    "type": "register",
    "block": "mmu_buff",
    "width": 11,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        9
      ],
      [
        "mem_err_type",
        9,
        2
      ]
    ]
  },
  "mmu_buff_ser_error_debug_configuration": {
    "type": "register",
    "block": "mmu_buff",
    "width": 5,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        4
      ],
      [
        "reset_memory_errors",
        4,
        1
      ]
    ]
  },
  "mmu_buff_ecc_1b_err_debug": {
    "type": "register",
    "block": "mmu_buff",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "mmu_buff_ecc_2b_err_debug": {
    "type": "register",
    "block": "mmu_buff",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "mmu_buff_mbist_pass_status": {
    "type": "register",
    "block": "mmu_buff",
    "width": 32,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        32
      ]
    ]
  },
  "mmu_buff_mbist_fail_status": {
    "type": "register",
    "block": "mmu_buff",
    "width": 32,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        32
      ]
    ]
  },
  "mmu_buff_counter_timer": {
    "type": "register",
    "block": "mmu_buff",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "mmu_buff_counter_timer_trigger_reg": {
    "type": "register",
    "block": "mmu_buff",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "mmu_buff_memory_access_timeout": {
    "type": "register",
    "block": "mmu_buff",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "mmu_buff_broadcast_config_reg": {
    "type": "register",
    "block": "mmu_buff",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "mmu_buff_memory_prot_bypass": {
    "type": "register",
    "block": "mmu_buff",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "mmu_buff_soft_reset_configuration": {
    "type": "register",
    "block": "mmu_buff",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "mmu_buff_mbist_configuration": {
    "type": "register",
    "block": "mmu_buff",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "mmu_buff_power_down_configuration": {
    "type": "register",
    "block": "mmu_buff",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "mmu_buff_spare_reg": {
    "type": "register",
    "block": "mmu_buff",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "mmu_buff_pmro_ctrl": {
    "type": "register",
    "block": "mmu_buff",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "mmu_buff_pmro_status": {
    "type": "register",
    "block": "mmu_buff",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "mmu_buff_mirror_bus_conf_reg": {
    "type": "register",
    "block": "mmu_buff",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "mmu_buff_mirror_bus_status": {
    "type": "register",
    "block": "mmu_buff",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "mmu_buff_device_time_offset_cfg": {
    "type": "register",
    "block": "mmu_buff",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "mmu_buff_buffer_alloc_mode": {
    "type": "register",
    "block": "mmu_buff",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "flexible_buffer_alloc",
        0,
        1
      ]
    ]
  },
  "mmu_buff_cpu_occupy_buffers": {
    "type": "register",
    "block": "mmu_buff",
    "width": 529,
    "desc": "CPU designates certain buffers not be used by buffer allocator by doing CPU write to buffer allocator memories. Afterwards, CPU must write 1 or 0 per memory line if there are available buffers in that line. Also, total number of free buffers in that memory must be configured Note that register writes are completed in 0 time, so no need to poll for ready",
    "fields": [
      [
        "total_free_buffers",
        0,
        17
      ],
      [
        "valid_memory_lines",
        17,
        512
      ]
    ]
  },
  "mmu_buff_buffer_alloc_status": {
    "type": "register",
    "block": "mmu_buff",
    "width": 17,
    "desc": "Total \\# of free buffers remaining per buffer allocator memory",
    "fields": [
      [
        "free_buffers_left",
        0,
        17
      ]
    ]
  },
  "mmu_buff_cpu_override_buffers": {
    "type": "register",
    "block": "mmu_buff",
    "width": 17,
    "desc": "CPU access to free up buffers in the free buffer allocator. The 4 LSbs of the buffer number serve as selector for buffer allocator , and the other 16b are written here",
    "fields": [
      [
        "cpu_buffer",
        0,
        16
      ],
      [
        "cpu_free_buffer",
        16,
        1
      ]
    ]
  },
  "mmu_buff_mmu_buffer_allocator": {
    "type": "memory",
    "block": "mmu_buff",
    "width": 128,
    "desc": "MMU Free buffer allocator memories",
    "fields": [
      [
        "mmu_buffer_allocator_data",
        0,
        128
      ]
    ]
  },
  "mmu_interrupt_register": {
    "type": "register",
    "block": "mmu",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "general_interrupt_register_summary",
        1,
        1
      ]
    ]
  },
  "mmu_mem_protect_interrupt": {
    "type": "register",
    "block": "mmu",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "mmu_mem_protect_interrupt_test": {
    "type": "register",
    "block": "mmu",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "mmu_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "mmu",
    "width": 5,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "sms_data_fifo_mem0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "sms_data_fifo_mem1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "sms_data_fifo_mem2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "sms_data_fifo_mem3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "mmu_dbd_req_fifo_ecc_1b_err_interrupt_mask",
        4,
        1
      ]
    ]
  },
  "mmu_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "mmu",
    "width": 5,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "sms_data_fifo_mem0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "sms_data_fifo_mem1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "sms_data_fifo_mem2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "sms_data_fifo_mem3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "mmu_dbd_req_fifo_ecc_2b_err_interrupt_mask",
        4,
        1
      ]
    ]
  },
  "mmu_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "mmu",
    "width": 5,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "sms_data_fifo_mem0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "sms_data_fifo_mem1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "sms_data_fifo_mem2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "sms_data_fifo_mem3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "mmu_dbd_req_fifo_ecc_1b_err_initiate",
        4,
        1
      ]
    ]
  },
  "mmu_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "mmu",
    "width": 5,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "sms_data_fifo_mem0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "sms_data_fifo_mem1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "sms_data_fifo_mem2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "sms_data_fifo_mem3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "mmu_dbd_req_fifo_ecc_2b_err_initiate",
        4,
        1
      ]
    ]
  },
  "mmu_mem_protect_err_status": {
    "type": "register",
    "block": "mmu",
    "width": 5,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "sms_data_fifo_mem0_err_int",
        0,
        1
      ],
      [
        "sms_data_fifo_mem1_err_int",
        1,
        1
      ],
      [
        "sms_data_fifo_mem2_err_int",
        2,
        1
      ],
      [
        "sms_data_fifo_mem3_err_int",
        3,
        1
      ],
      [
        "mmu_dbd_req_fifo_err_int",
        4,
        1
      ]
    ]
  },
  "mmu_selected_ser_error_info": {
    "type": "register",
    "block": "mmu",
    "width": 10,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        8
      ],
      [
        "mem_err_type",
        8,
        2
      ]
    ]
  },
  "mmu_ser_error_debug_configuration": {
    "type": "register",
    "block": "mmu",
    "width": 4,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        3
      ],
      [
        "reset_memory_errors",
        3,
        1
      ]
    ]
  },
  "mmu_ecc_1b_err_debug": {
    "type": "register",
    "block": "mmu",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "mmu_ecc_2b_err_debug": {
    "type": "register",
    "block": "mmu",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "mmu_mbist_pass_status": {
    "type": "register",
    "block": "mmu",
    "width": 10,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        10
      ]
    ]
  },
  "mmu_mbist_fail_status": {
    "type": "register",
    "block": "mmu",
    "width": 10,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        10
      ]
    ]
  },
  "mmu_counter_timer": {
    "type": "register",
    "block": "mmu",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "mmu_counter_timer_trigger_reg": {
    "type": "register",
    "block": "mmu",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "mmu_memory_access_timeout": {
    "type": "register",
    "block": "mmu",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "mmu_broadcast_config_reg": {
    "type": "register",
    "block": "mmu",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "mmu_memory_prot_bypass": {
    "type": "register",
    "block": "mmu",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "mmu_soft_reset_configuration": {
    "type": "register",
    "block": "mmu",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "mmu_mbist_configuration": {
    "type": "register",
    "block": "mmu",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "mmu_power_down_configuration": {
    "type": "register",
    "block": "mmu",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "mmu_spare_reg": {
    "type": "register",
    "block": "mmu",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "mmu_pmro_ctrl": {
    "type": "register",
    "block": "mmu",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "mmu_pmro_status": {
    "type": "register",
    "block": "mmu",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "mmu_mirror_bus_conf_reg": {
    "type": "register",
    "block": "mmu",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "mmu_mirror_bus_status": {
    "type": "register",
    "block": "mmu",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "mmu_device_time_offset_cfg": {
    "type": "register",
    "block": "mmu",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "mmu_general_interrupt_register": {
    "type": "register",
    "block": "mmu",
    "width": 10,
    "desc": "Interrupt",
    "fields": [
      [
        "hbm_chnl_0_1_interrupt",
        0,
        1
      ],
      [
        "hbm_chnl_2_3_interrupt",
        1,
        1
      ],
      [
        "hbm_chnl_4_5_interrupt",
        2,
        1
      ],
      [
        "hbm_chnl_6_7_interrupt",
        3,
        1
      ],
      [
        "hbm_chnl_8_9_interrupt",
        4,
        1
      ],
      [
        "hbm_chnl_10_11_interrupt",
        5,
        1
      ],
      [
        "hbm_chnl_12_13_interrupt",
        6,
        1
      ],
      [
        "hbm_chnl_14_15_interrupt",
        7,
        1
      ],
      [
        "mmu_has_error_buffer_interrupt",
        8,
        1
      ],
      [
        "lpm_error_interrupt",
        9,
        1
      ]
    ]
  },
  "mmu_general_interrupt_register_mask": {
    "type": "register",
    "block": "mmu",
    "width": 10,
    "desc": "This register masks GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "hbm_chnl_0_1_interrupt_mask",
        0,
        1
      ],
      [
        "hbm_chnl_2_3_interrupt_mask",
        1,
        1
      ],
      [
        "hbm_chnl_4_5_interrupt_mask",
        2,
        1
      ],
      [
        "hbm_chnl_6_7_interrupt_mask",
        3,
        1
      ],
      [
        "hbm_chnl_8_9_interrupt_mask",
        4,
        1
      ],
      [
        "hbm_chnl_10_11_interrupt_mask",
        5,
        1
      ],
      [
        "hbm_chnl_12_13_interrupt_mask",
        6,
        1
      ],
      [
        "hbm_chnl_14_15_interrupt_mask",
        7,
        1
      ],
      [
        "mmu_has_error_buffer_interrupt_mask",
        8,
        1
      ],
      [
        "lpm_error_interrupt_mask",
        9,
        1
      ]
    ]
  },
  "mmu_general_interrupt_register_test": {
    "type": "register",
    "block": "mmu",
    "width": 10,
    "desc": "This register tests GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "hbm_chnl_0_1_interrupt_test",
        0,
        1
      ],
      [
        "hbm_chnl_2_3_interrupt_test",
        1,
        1
      ],
      [
        "hbm_chnl_4_5_interrupt_test",
        2,
        1
      ],
      [
        "hbm_chnl_6_7_interrupt_test",
        3,
        1
      ],
      [
        "hbm_chnl_8_9_interrupt_test",
        4,
        1
      ],
      [
        "hbm_chnl_10_11_interrupt_test",
        5,
        1
      ],
      [
        "hbm_chnl_12_13_interrupt_test",
        6,
        1
      ],
      [
        "hbm_chnl_14_15_interrupt_test",
        7,
        1
      ],
      [
        "mmu_has_error_buffer_interrupt_test",
        8,
        1
      ],
      [
        "lpm_error_interrupt_test",
        9,
        1
      ]
    ]
  },
  "mmu_mmu_parameters": {
    "type": "register",
    "block": "mmu",
    "width": 4,
    "desc": "Parameters of MMU",
    "fields": [
      [
        "dram_buffer_size",
        0,
        1
      ],
      [
        "hynix256_mode",
        1,
        1
      ],
      [
        "lpm_random_mode",
        2,
        1
      ],
      [
        "use_dbd_error_monitor",
        3,
        1
      ]
    ]
  },
  "mmu_hbm_die_type": {
    "type": "register",
    "block": "mmu",
    "width": 3,
    "desc": "Type of HBM Die",
    "fields": [
      [
        "hbm_num_channels",
        0,
        1
      ],
      [
        "hbm_banks_per_channel",
        1,
        1
      ],
      [
        "hbm_upper_or_lower",
        2,
        1
      ]
    ]
  },
  "mmu_lpm_config": {
    "type": "register",
    "block": "mmu",
    "width": 22,
    "desc": "Offset added to LPM bucket number in LPM addressing scheme. Used to locate LPM in particular areas of memory, and to do channel load balancing of LPM",
    "fields": [
      [
        "lpm_start_bank_channel_offset",
        0,
        8
      ],
      [
        "lpm_start_row_offset",
        8,
        14
      ]
    ]
  },
  "mmu_error_buffers": {
    "type": "register",
    "block": "mmu",
    "width": 21,
    "desc": "DRAM buffer address which got ECC error from HBM. Not returned to buffer pool. Cleared upon CPU read",
    "fields": [
      [
        "error_buffer",
        0,
        20
      ],
      [
        "error_buffer_valid",
        20,
        1
      ]
    ]
  },
  "mmu_lpm_error_req_id_reg": {
    "type": "register",
    "block": "mmu",
    "width": 8,
    "desc": "Req ID of LPM buffer that had error. MSB is LPM interface 0 or 1",
    "fields": [
      [
        "lpm_error_req_id",
        0,
        8
      ]
    ]
  },
  "mmu_lpm_error_counter_reg": {
    "type": "register",
    "block": "mmu",
    "width": 16,
    "desc": "Counter of number of LPM errors",
    "fields": [
      [
        "lpm_error_counter",
        0,
        16
      ]
    ]
  },
  "mmu_debug_data_bus_register": {
    "type": "register",
    "block": "mmu",
    "width": 32,
    "desc": "debug_data_bus_register",
    "fields": [
      [
        "debug_data_bus",
        0,
        32
      ]
    ]
  },
  "mmu_debug_data_select_register": {
    "type": "register",
    "block": "mmu",
    "width": 10,
    "desc": "debug_data_bus_register",
    "fields": [
      [
        "debug_data_select",
        0,
        10
      ]
    ]
  },
  "mmu_sms_data_fifo_mem": {
    "type": "memory",
    "block": "mmu",
    "width": 576,
    "desc": "MMU SMS DATA FIFO",
    "fields": [
      [
        "sms_data_fifo_mem_data",
        0,
        576
      ]
    ]
  },
  "mmu_mmu_dbd_req_fifo": {
    "type": "memory",
    "block": "mmu",
    "width": 77,
    "desc": "MMU FIFO of DBD read requests",
    "fields": [
      [
        "mmu_dbd_req_fifo_data",
        0,
        77
      ]
    ]
  },
  "cdb_cache_interrupt_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 1,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ]
    ]
  },
  "cdb_cache_mem_protect_interrupt": {
    "type": "register",
    "block": "cdb_cache",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "cdb_cache_mem_protect_interrupt_test": {
    "type": "register",
    "block": "cdb_cache",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "cdb_cache_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "cdb_cache",
    "width": 10,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "splitter_cache_age_mem_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "splitter_cache_activity_mem_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "splitter_cache_tcam_mem_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "lpm_cache_age_mem_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "lpm_cache_activity_mem_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "lpm_cache_tcam_mem_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "splitter_cache_msb_em_verifier_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "splitter_cache_lsb_em_verifier_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "lpm_cache_msb_em_verifier_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "lpm_cache_lsb_em_verifier_ecc_1b_err_interrupt_mask",
        9,
        1
      ]
    ]
  },
  "cdb_cache_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "cdb_cache",
    "width": 10,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "splitter_cache_age_mem_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "splitter_cache_activity_mem_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "splitter_cache_tcam_mem_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "lpm_cache_age_mem_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "lpm_cache_activity_mem_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "lpm_cache_tcam_mem_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "splitter_cache_msb_em_verifier_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "splitter_cache_lsb_em_verifier_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "lpm_cache_msb_em_verifier_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "lpm_cache_lsb_em_verifier_ecc_2b_err_interrupt_mask",
        9,
        1
      ]
    ]
  },
  "cdb_cache_parity_err_interrupt_register_mask": {
    "type": "register",
    "block": "cdb_cache",
    "width": 2,
    "desc": "Parity Error Interrupt Mask Register",
    "fields": [
      [
        "splitter_cache_tcam_parity_err_interrupt_mask",
        0,
        1
      ],
      [
        "lpm_cache_tcam_parity_err_interrupt_mask",
        1,
        1
      ]
    ]
  },
  "cdb_cache_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 10,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "splitter_cache_age_mem_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "splitter_cache_activity_mem_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "splitter_cache_tcam_mem_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "lpm_cache_age_mem_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "lpm_cache_activity_mem_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "lpm_cache_tcam_mem_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "splitter_cache_msb_em_verifier_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "splitter_cache_lsb_em_verifier_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "lpm_cache_msb_em_verifier_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "lpm_cache_lsb_em_verifier_ecc_1b_err_initiate",
        9,
        1
      ]
    ]
  },
  "cdb_cache_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 10,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "splitter_cache_age_mem_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "splitter_cache_activity_mem_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "splitter_cache_tcam_mem_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "lpm_cache_age_mem_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "lpm_cache_activity_mem_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "lpm_cache_tcam_mem_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "splitter_cache_msb_em_verifier_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "splitter_cache_lsb_em_verifier_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "lpm_cache_msb_em_verifier_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "lpm_cache_lsb_em_verifier_ecc_2b_err_initiate",
        9,
        1
      ]
    ]
  },
  "cdb_cache_parity_err_initiate_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 2,
    "desc": "Parity Error Initiator Register",
    "fields": [
      [
        "splitter_cache_tcam_parity_err_initiate",
        0,
        1
      ],
      [
        "lpm_cache_tcam_parity_err_initiate",
        1,
        1
      ]
    ]
  },
  "cdb_cache_mem_protect_err_status": {
    "type": "register",
    "block": "cdb_cache",
    "width": 12,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "splitter_cache_age_mem_err_int",
        0,
        1
      ],
      [
        "splitter_cache_activity_mem_err_int",
        1,
        1
      ],
      [
        "splitter_cache_tcam_mem_err_int",
        2,
        1
      ],
      [
        "splitter_cache_tcam_err_int",
        3,
        1
      ],
      [
        "lpm_cache_age_mem_err_int",
        4,
        1
      ],
      [
        "lpm_cache_activity_mem_err_int",
        5,
        1
      ],
      [
        "lpm_cache_tcam_mem_err_int",
        6,
        1
      ],
      [
        "lpm_cache_tcam_err_int",
        7,
        1
      ],
      [
        "splitter_cache_msb_em_verifier_err_int",
        8,
        1
      ],
      [
        "splitter_cache_lsb_em_verifier_err_int",
        9,
        1
      ],
      [
        "lpm_cache_msb_em_verifier_err_int",
        10,
        1
      ],
      [
        "lpm_cache_lsb_em_verifier_err_int",
        11,
        1
      ]
    ]
  },
  "cdb_cache_selected_ser_error_info": {
    "type": "register",
    "block": "cdb_cache",
    "width": 14,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        12
      ],
      [
        "mem_err_type",
        12,
        2
      ]
    ]
  },
  "cdb_cache_ser_error_debug_configuration": {
    "type": "register",
    "block": "cdb_cache",
    "width": 5,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        4
      ],
      [
        "reset_memory_errors",
        4,
        1
      ]
    ]
  },
  "cdb_cache_ecc_1b_err_debug": {
    "type": "register",
    "block": "cdb_cache",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "cdb_cache_ecc_2b_err_debug": {
    "type": "register",
    "block": "cdb_cache",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "cdb_cache_parity_err_debug": {
    "type": "register",
    "block": "cdb_cache",
    "width": 16,
    "desc": "Parity Error Counter",
    "fields": [
      [
        "parity_err_counter",
        0,
        16
      ]
    ]
  },
  "cdb_cache_mbist_pass_status": {
    "type": "register",
    "block": "cdb_cache",
    "width": 46,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        46
      ]
    ]
  },
  "cdb_cache_mbist_fail_status": {
    "type": "register",
    "block": "cdb_cache",
    "width": 46,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        46
      ]
    ]
  },
  "cdb_cache_tcam_bist_status": {
    "type": "register",
    "block": "cdb_cache",
    "width": 48,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        24
      ],
      [
        "tcam_bist_done_fail_out",
        24,
        24
      ]
    ]
  },
  "cdb_cache_tcam_scan_period_cfg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "cdb_cache_counter_timer": {
    "type": "register",
    "block": "cdb_cache",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "cdb_cache_counter_timer_trigger_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "cdb_cache_memory_access_timeout": {
    "type": "register",
    "block": "cdb_cache",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "cdb_cache_broadcast_config_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "cdb_cache_memory_prot_bypass": {
    "type": "register",
    "block": "cdb_cache",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "cdb_cache_soft_reset_configuration": {
    "type": "register",
    "block": "cdb_cache",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "cdb_cache_mbist_configuration": {
    "type": "register",
    "block": "cdb_cache",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "cdb_cache_power_down_configuration": {
    "type": "register",
    "block": "cdb_cache",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "cdb_cache_spare_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "cdb_cache_pmro_ctrl": {
    "type": "register",
    "block": "cdb_cache",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "cdb_cache_pmro_status": {
    "type": "register",
    "block": "cdb_cache",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "cdb_cache_mirror_bus_conf_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "cdb_cache_mirror_bus_status": {
    "type": "register",
    "block": "cdb_cache",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "cdb_cache_device_time_offset_cfg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "cdb_cache_splitter_cache_disable_cache_tcam_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 1,
    "desc": "rxpp lookups in the cache tcam will always result in a miss when this bit is set ",
    "fields": [
      [
        "splitter_cache_disable_cache_tcam",
        0,
        1
      ]
    ]
  },
  "cdb_cache_splitter_cache_disable_cache_em_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 1,
    "desc": "rxpp lookups in the cache em will always result in a miss when this bit is set ",
    "fields": [
      [
        "splitter_cache_disable_cache_em",
        0,
        1
      ]
    ]
  },
  "cdb_cache_splitter_cache_insert_period_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 10,
    "desc": "number of clocks the insert machine will stall between attempts to insert new data to cache.",
    "fields": [
      [
        "splitter_cache_insert_period",
        0,
        10
      ]
    ]
  },
  "cdb_cache_splitter_cache_scan_period_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 10,
    "desc": "number of clocks the scanner machine will stall between attempts todelete data from the cache.",
    "fields": [
      [
        "splitter_cache_scan_period",
        0,
        10
      ]
    ]
  },
  "cdb_cache_splitter_cache_age_threshold_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 2,
    "desc": "entries with age older than this value will be removed by the scanner.",
    "fields": [
      [
        "splitter_cache_age_threshold",
        0,
        2
      ]
    ]
  },
  "cdb_cache_splitter_cache_activity_threshold_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 6,
    "desc": "entries with activity time stamp older than this value will be removed by the scanner.",
    "fields": [
      [
        "splitter_cache_activity_threshold",
        0,
        6
      ]
    ]
  },
  "cdb_cache_splitter_cache_age_offset_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 3,
    "desc": "the age timestamp is driven from a 32bit register. This value determines the start point from which the age timestamp is taken.",
    "fields": [
      [
        "splitter_cache_age_offset",
        0,
        3
      ]
    ]
  },
  "cdb_cache_splitter_cache_activity_offset_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 2,
    "desc": "the activity timestamp is driven from a 32bit register. This value determines the start point from which the activity timestamp is taken.",
    "fields": [
      [
        "splitter_cache_activity_offset",
        0,
        2
      ]
    ]
  },
  "cdb_cache_splitter_cache_candidates_shift_period_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 10,
    "desc": "number of clocks the cache-candidates-to-be-written LIFO will stall between shifiting the candidates by 1.",
    "fields": [
      [
        "splitter_cache_candidates_shift_period",
        0,
        10
      ]
    ]
  },
  "cdb_cache_splitter_cache_hash_cfg_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 284,
    "desc": "configures the hash of the EM-s in the cache",
    "fields": [
      [
        "splitter_cache_hash_cfg",
        0,
        284
      ]
    ]
  },
  "cdb_cache_splitter_cache_random_delete_on_hit_entry_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 8,
    "desc": "when a cache entry is hit by rxpp lookup, and an lfsr output value equale to this value - the entry will be deleted. Setting this value to 0 will disable the feature.",
    "fields": [
      [
        "splitter_cache_random_delete_value",
        0,
        8
      ]
    ]
  },
  "cdb_cache_splitter_cache_static_tcam_entry_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 128,
    "desc": "when a cache entry is hit by rxpp lookup, and an lfsr output value equale to this value - the entry will be deleted. Setting this value to 0 will disable the feature.",
    "fields": [
      [
        "splitter_cache_static_tcam_entry",
        0,
        128
      ]
    ]
  },
  "cdb_cache_splitter_cache_em_crc_polynom_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 1,
    "desc": "This is configuration for the EM. Whether it's hash should use a primitive polynom in the CRC or not",
    "fields": [
      [
        "splitter_cache_em_use_primit_poly_cfg",
        0,
        1
      ]
    ]
  },
  "cdb_cache_splitter_cache_mask_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 17,
    "desc": "masking for key on insertion and lkp, satrts from lsb of the key",
    "fields": [
      [
        "splitter_cache_use_mask",
        0,
        1
      ],
      [
        "splitter_cache_mask_n",
        1,
        16
      ]
    ]
  },
  "cdb_cache_splitter_cache_full_len_hit": {
    "type": "register",
    "block": "cdb_cache",
    "width": 14,
    "desc": "defines what is full hit len for ipv4 and ipv6.  entries that came back from cdb with full hit len are initially inserted to the EM. If EM is full, inserted to the TCAM.",
    "fields": [
      [
        "splitter_ipv4_full_len_hit",
        0,
        6
      ],
      [
        "splitter_ipv6_full_len_hit",
        6,
        8
      ]
    ]
  },
  "cdb_cache_splitter_cache_ignore_cem_reply_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 1,
    "desc": "when set cem replies will not be insertetd to the cach",
    "fields": [
      [
        "splitter_cache_ignore_cem_reply",
        0,
        1
      ]
    ]
  },
  "cdb_cache_lpm_cache_disable_cache_tcam_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 1,
    "desc": "rxpp lookups in the cache tcam will always result in a miss when this bit is set ",
    "fields": [
      [
        "lpm_cache_disable_cache_tcam",
        0,
        1
      ]
    ]
  },
  "cdb_cache_lpm_cache_disable_cache_em_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 1,
    "desc": "rxpp lookups in the cache em will always result in a miss when this bit is set ",
    "fields": [
      [
        "lpm_cache_disable_cache_em",
        0,
        1
      ]
    ]
  },
  "cdb_cache_lpm_cache_insert_period_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 10,
    "desc": "number of clocks the insert machine will stall between attempts to insert new data to cache.",
    "fields": [
      [
        "lpm_cache_insert_period",
        0,
        10
      ]
    ]
  },
  "cdb_cache_lpm_cache_scan_period_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 10,
    "desc": "number of clocks the scanner machine will stall between attempts todelete data from the cache.",
    "fields": [
      [
        "lpm_cache_scan_period",
        0,
        10
      ]
    ]
  },
  "cdb_cache_lpm_cache_age_threshold_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 2,
    "desc": "entries with age older than this value will be removed by the scanner.",
    "fields": [
      [
        "lpm_cache_age_threshold",
        0,
        2
      ]
    ]
  },
  "cdb_cache_lpm_cache_activity_threshold_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 6,
    "desc": "entries with activity time stamp older than this value will be removed by the scanner.",
    "fields": [
      [
        "lpm_cache_activity_threshold",
        0,
        6
      ]
    ]
  },
  "cdb_cache_lpm_cache_age_offset_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 3,
    "desc": "the age timestamp is driven from a 32bit register. This value determines the start point from which the age timestamp is taken.",
    "fields": [
      [
        "lpm_cache_age_offset",
        0,
        3
      ]
    ]
  },
  "cdb_cache_lpm_cache_activity_offset_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 2,
    "desc": "the activity timestamp is driven from a 32bit register. This value determines the start point from which the activity timestamp is taken.",
    "fields": [
      [
        "lpm_cache_activity_offset",
        0,
        2
      ]
    ]
  },
  "cdb_cache_lpm_cache_candidates_shift_period_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 10,
    "desc": "number of clocks the cache-candidates-to-be-written LIFO will stall between shifiting the candidates by 1.",
    "fields": [
      [
        "lpm_cache_candidates_shift_period",
        0,
        10
      ]
    ]
  },
  "cdb_cache_lpm_cache_hash_cfg_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 284,
    "desc": "configures the hash of the EM-s in the cache",
    "fields": [
      [
        "lpm_cache_hash_cfg",
        0,
        284
      ]
    ]
  },
  "cdb_cache_lpm_cache_random_delete_on_hit_entry_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 8,
    "desc": "when a cache entry is hit by rxpp lookup, and an lfsr output value equale to this value - the entry will be deleted. Setting this value to 0 will disable the feature.",
    "fields": [
      [
        "lpm_cache_random_delete_value",
        0,
        8
      ]
    ]
  },
  "cdb_cache_lpm_cache_static_tcam_entry_register": {
    "type": "register",
    "block": "cdb_cache",
    "width": 128,
    "desc": "when a cache entry is hit by rxpp lookup, and an lfsr output value equale to this value - the entry will be deleted. Setting this value to 0 will disable the feature.",
    "fields": [
      [
        "lpm_cache_static_tcam_entry",
        0,
        128
      ]
    ]
  },
  "cdb_cache_lpm_cache_em_crc_polynom_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 1,
    "desc": "This is configuration for the EM. Whether it's hash should use a primitive polynom in the CRC or not",
    "fields": [
      [
        "lpm_cache_em_use_primit_poly_cfg",
        0,
        1
      ]
    ]
  },
  "cdb_cache_lpm_cache_mask_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 17,
    "desc": "masking for key on insertion and lkp, satrts from lsb of the key",
    "fields": [
      [
        "lpm_cache_use_mask",
        0,
        1
      ],
      [
        "lpm_cache_mask_n",
        1,
        16
      ]
    ]
  },
  "cdb_cache_lpm_cache_full_len_hit": {
    "type": "register",
    "block": "cdb_cache",
    "width": 14,
    "desc": "defines what is full hit len for ipv4 and ipv6.  entries that came back from cdb with full hit len are initially inserted to the EM. If EM is full, inserted to the TCAM.",
    "fields": [
      [
        "lpm_i_pv4_full_len_hit",
        0,
        6
      ],
      [
        "lpm_i_pv6_full_len_hit",
        6,
        8
      ]
    ]
  },
  "cdb_cache_lpm_cache_stats_cnt": {
    "type": "register",
    "block": "cdb_cache",
    "width": 192,
    "desc": "",
    "fields": [
      [
        "lpm_cache_tcam_hit_cnt",
        0,
        64
      ],
      [
        "lpm_cache_em_hit_cnt",
        64,
        64
      ],
      [
        "lpm_cache_miss_cnt",
        128,
        64
      ]
    ]
  },
  "cdb_cache_splitter_cache_stats_cnt": {
    "type": "register",
    "block": "cdb_cache",
    "width": 192,
    "desc": "",
    "fields": [
      [
        "splitter_cache_tcam_hit_cnt",
        0,
        64
      ],
      [
        "splitter_cache_em_hit_cnt",
        64,
        64
      ],
      [
        "splitter_cache_miss_cnt",
        128,
        64
      ]
    ]
  },
  "cdb_cache_splitter_cache_tcam_valid_entries_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 128,
    "desc": "",
    "fields": [
      [
        "splitter_cache_tcam_valid_entries",
        0,
        128
      ]
    ]
  },
  "cdb_cache_lpm_cache_tcam_valid_entries_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 128,
    "desc": "",
    "fields": [
      [
        "lpm_cache_tcam_valid_entries",
        0,
        128
      ]
    ]
  },
  "cdb_cache_splitter_cache_msb_em_per_bank_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 154,
    "desc": "",
    "fields": [
      [
        "splitter_cache_msb_em_active_banks",
        0,
        1
      ],
      [
        "splitter_cache_msb_em_hash_key",
        1,
        152
      ],
      [
        "splitter_cache_msb_em_use_primitive_crc",
        153,
        1
      ]
    ]
  },
  "cdb_cache_splitter_cache_msb_em_per_em_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "splitter_cache_msb_em_key_width",
        0,
        16
      ],
      [
        "splitter_cache_msb_em_auto_bubble_req",
        16,
        1
      ],
      [
        "splitter_cache_msb_em_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "cdb_cache_splitter_cache_msb_em_cam_wm_max_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "splitter_cache_msb_em_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "cdb_cache_splitter_cache_msb_em_bank_write_cntr_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "splitter_cache_msb_em_bank_write_cntr",
        0,
        64
      ]
    ]
  },
  "cdb_cache_splitter_cache_lsb_em_per_bank_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 154,
    "desc": "",
    "fields": [
      [
        "splitter_cache_lsb_em_active_banks",
        0,
        1
      ],
      [
        "splitter_cache_lsb_em_hash_key",
        1,
        152
      ],
      [
        "splitter_cache_lsb_em_use_primitive_crc",
        153,
        1
      ]
    ]
  },
  "cdb_cache_splitter_cache_lsb_em_per_em_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "splitter_cache_lsb_em_key_width",
        0,
        16
      ],
      [
        "splitter_cache_lsb_em_auto_bubble_req",
        16,
        1
      ],
      [
        "splitter_cache_lsb_em_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "cdb_cache_splitter_cache_lsb_em_cam_wm_max_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "splitter_cache_lsb_em_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "cdb_cache_splitter_cache_lsb_em_bank_write_cntr_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "splitter_cache_lsb_em_bank_write_cntr",
        0,
        64
      ]
    ]
  },
  "cdb_cache_lpm_cache_msb_em_per_bank_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 94,
    "desc": "",
    "fields": [
      [
        "lpm_cache_msb_em_active_banks",
        0,
        1
      ],
      [
        "lpm_cache_msb_em_hash_key",
        1,
        92
      ],
      [
        "lpm_cache_msb_em_use_primitive_crc",
        93,
        1
      ]
    ]
  },
  "cdb_cache_lpm_cache_msb_em_per_em_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "lpm_cache_msb_em_key_width",
        0,
        16
      ],
      [
        "lpm_cache_msb_em_auto_bubble_req",
        16,
        1
      ],
      [
        "lpm_cache_msb_em_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "cdb_cache_lpm_cache_msb_em_cam_wm_max_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "lpm_cache_msb_em_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "cdb_cache_lpm_cache_msb_em_bank_write_cntr_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "lpm_cache_msb_em_bank_write_cntr",
        0,
        64
      ]
    ]
  },
  "cdb_cache_lpm_cache_lsb_em_per_bank_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 214,
    "desc": "",
    "fields": [
      [
        "lpm_cache_lsb_em_active_banks",
        0,
        1
      ],
      [
        "lpm_cache_lsb_em_hash_key",
        1,
        212
      ],
      [
        "lpm_cache_lsb_em_use_primitive_crc",
        213,
        1
      ]
    ]
  },
  "cdb_cache_lpm_cache_lsb_em_per_em_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "lpm_cache_lsb_em_key_width",
        0,
        16
      ],
      [
        "lpm_cache_lsb_em_auto_bubble_req",
        16,
        1
      ],
      [
        "lpm_cache_lsb_em_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "cdb_cache_lpm_cache_lsb_em_cam_wm_max_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "lpm_cache_lsb_em_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "cdb_cache_lpm_cache_lsb_em_bank_write_cntr_reg": {
    "type": "register",
    "block": "cdb_cache",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "lpm_cache_lsb_em_bank_write_cntr",
        0,
        64
      ]
    ]
  },
  "cdb_cache_splitter_cache_age_mem": {
    "type": "memory",
    "block": "cdb_cache",
    "width": 20,
    "desc": "age of entries that resides in one of the EM wrappers. Each mem line holds the following stat per 4 entries : valid(1),type(1,v6 or v4),couple_v6_entry_bin(1),age(2).  Bits [19:15],[14:10] of mem line is for bin1,bin0 in the msb_em, and bits [9:5],[4:0] for bin1,bin0 in the lsb_em.",
    "fields": [
      [
        "cache_age_em_field",
        0,
        20
      ]
    ]
  },
  "cdb_cache_splitter_cache_activity_mem": {
    "type": "memory",
    "block": "cdb_cache",
    "width": 6,
    "desc": "holds the activity timesstamp(last time the entry was hit) per entry in the cache. There are  1k*2 + 1k*2+ 128 entries in the cache",
    "fields": [
      [
        "cache_active_ield",
        0,
        6
      ]
    ]
  },
  "cdb_cache_splitter_cache_tcam_mem": {
    "type": "memory",
    "block": "cdb_cache",
    "width": 84,
    "desc": "associated data of the TCAM",
    "fields": [
      [
        "cache_tcam_mem_field",
        0,
        84
      ]
    ]
  },
  "cdb_cache_splitter_cache_tcam": {
    "type": "memory",
    "block": "cdb_cache",
    "width": 142,
    "desc": "TCAM",
    "fields": [
      [
        "splitter_cache_tcam_key",
        0,
        142
      ],
      [
        "splitter_cache_tcam_delete",
        142,
        1
      ]
    ]
  },
  "cdb_cache_lpm_cache_age_mem": {
    "type": "memory",
    "block": "cdb_cache",
    "width": 20,
    "desc": "age of entries that resides in one of the EM wrappers. Each mem line holds the following stat per 4 entries : valid(1),type(1,v6 or v4),couple_v6_entry_bin(1),age(2).  Bits [19:15],[14:10] of mem line is for bin1,bin0 in the msb_em, and bits [9:5],[4:0] for bin1,bin0 in the lsb_em.",
    "fields": [
      [
        "cache_age_em_field",
        0,
        20
      ]
    ]
  },
  "cdb_cache_lpm_cache_activity_mem": {
    "type": "memory",
    "block": "cdb_cache",
    "width": 6,
    "desc": "holds the activity timesstamp(last time the entry was hit) per entry in the cache. There are  1k*2 + 1k*2+ 128 entries in the cache",
    "fields": [
      [
        "cache_active_ield",
        0,
        6
      ]
    ]
  },
  "cdb_cache_lpm_cache_tcam_mem": {
    "type": "memory",
    "block": "cdb_cache",
    "width": 20,
    "desc": "associated data of the TCAM",
    "fields": [
      [
        "cache_tcam_mem_field",
        0,
        20
      ]
    ]
  },
  "cdb_cache_lpm_cache_tcam": {
    "type": "memory",
    "block": "cdb_cache",
    "width": 142,
    "desc": "TCAM",
    "fields": [
      [
        "lpm_cache_tcam_key",
        0,
        142
      ],
      [
        "lpm_cache_tcam_delete",
        142,
        1
      ]
    ]
  },
  "cdb_cache_splitter_cache_msb_em_verifier": {
    "type": "memory",
    "block": "cdb_cache",
    "width": 262,
    "desc": "",
    "fields": [
      [
        "splitter_cache_msb_em_verifier_data",
        0,
        262
      ]
    ]
  },
  "cdb_cache_splitter_cache_msb_em_valid": {
    "type": "memory",
    "block": "cdb_cache",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "splitter_cache_msb_em_valid_data",
        0,
        2
      ]
    ]
  },
  "cdb_cache_splitter_cache_msb_em_cam": {
    "type": "memory",
    "block": "cdb_cache",
    "width": 76,
    "desc": "",
    "fields": [
      [
        "splitter_cache_msb_em_cam_payload",
        0,
        84
      ],
      [
        "splitter_cache_msb_em_cam_key",
        84,
        76
      ],
      [
        "splitter_cache_msb_em_cam_valid",
        160,
        1
      ]
    ]
  },
  "cdb_cache_splitter_cache_lsb_em_verifier": {
    "type": "memory",
    "block": "cdb_cache",
    "width": 262,
    "desc": "",
    "fields": [
      [
        "splitter_cache_lsb_em_verifier_data",
        0,
        262
      ]
    ]
  },
  "cdb_cache_splitter_cache_lsb_em_valid": {
    "type": "memory",
    "block": "cdb_cache",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "splitter_cache_lsb_em_valid_data",
        0,
        2
      ]
    ]
  },
  "cdb_cache_splitter_cache_lsb_em_cam": {
    "type": "memory",
    "block": "cdb_cache",
    "width": 76,
    "desc": "",
    "fields": [
      [
        "splitter_cache_lsb_em_cam_payload",
        0,
        84
      ],
      [
        "splitter_cache_lsb_em_cam_key",
        84,
        76
      ],
      [
        "splitter_cache_lsb_em_cam_valid",
        160,
        1
      ]
    ]
  },
  "cdb_cache_lpm_cache_msb_em_verifier": {
    "type": "memory",
    "block": "cdb_cache",
    "width": 128,
    "desc": "",
    "fields": [
      [
        "lpm_cache_msb_em_verifier_data",
        0,
        128
      ]
    ]
  },
  "cdb_cache_lpm_cache_msb_em_valid": {
    "type": "memory",
    "block": "cdb_cache",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "lpm_cache_msb_em_valid_data",
        0,
        2
      ]
    ]
  },
  "cdb_cache_lpm_cache_msb_em_cam": {
    "type": "memory",
    "block": "cdb_cache",
    "width": 46,
    "desc": "",
    "fields": [
      [
        "lpm_cache_msb_em_cam_payload",
        0,
        20
      ],
      [
        "lpm_cache_msb_em_cam_key",
        20,
        46
      ],
      [
        "lpm_cache_msb_em_cam_valid",
        66,
        1
      ]
    ]
  },
  "cdb_cache_lpm_cache_lsb_em_verifier": {
    "type": "memory",
    "block": "cdb_cache",
    "width": 214,
    "desc": "",
    "fields": [
      [
        "lpm_cache_lsb_em_verifier_data",
        0,
        214
      ]
    ]
  },
  "cdb_cache_lpm_cache_lsb_em_valid": {
    "type": "memory",
    "block": "cdb_cache",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "lpm_cache_lsb_em_valid_data",
        0,
        2
      ]
    ]
  },
  "cdb_cache_lpm_cache_lsb_em_cam": {
    "type": "memory",
    "block": "cdb_cache",
    "width": 106,
    "desc": "",
    "fields": [
      [
        "lpm_cache_lsb_em_cam_payload",
        0,
        61
      ],
      [
        "lpm_cache_lsb_em_cam_key",
        61,
        106
      ],
      [
        "lpm_cache_lsb_em_cam_valid",
        167,
        1
      ]
    ]
  },
  "cdb_core_interrupt_register": {
    "type": "register",
    "block": "cdb_core",
    "width": 7,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "lpm0_shared_sram_1b_err_int_reg_summary",
        1,
        1
      ],
      [
        "lpm1_shared_sram_1b_err_int_reg_summary",
        2,
        1
      ],
      [
        "lpm0_shared_sram_2b_err_int_reg_summary",
        3,
        1
      ],
      [
        "lpm1_shared_sram_2b_err_int_reg_summary",
        4,
        1
      ],
      [
        "em0_shared_sram_err_int_reg_summary",
        5,
        1
      ],
      [
        "em1_shared_sram_err_int_reg_summary",
        6,
        1
      ]
    ]
  },
  "cdb_core_mem_protect_interrupt": {
    "type": "register",
    "block": "cdb_core",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "cdb_core_mem_protect_interrupt_test": {
    "type": "register",
    "block": "cdb_core",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "cdb_core_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "cdb_core",
    "width": 20,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "associated_data_mem0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "associated_data_mem1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "associated_data_mem2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "associated_data_mem3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "associated_data_mem4_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "associated_data_mem5_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "associated_data_mem6_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "associated_data_mem7_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "associated_data_mem8_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "associated_data_mem9_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "associated_data_mem10_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "associated_data_mem11_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "trie_mem0_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "trie_mem1_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "extnd_trie_mem0_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "extnd_trie_mem1_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "subtrie_mem0_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "subtrie_mem1_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "extnd_subtrie_mem0_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "extnd_subtrie_mem1_ecc_1b_err_interrupt_mask",
        19,
        1
      ]
    ]
  },
  "cdb_core_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "cdb_core",
    "width": 20,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "associated_data_mem0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "associated_data_mem1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "associated_data_mem2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "associated_data_mem3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "associated_data_mem4_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "associated_data_mem5_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "associated_data_mem6_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "associated_data_mem7_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "associated_data_mem8_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "associated_data_mem9_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "associated_data_mem10_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "associated_data_mem11_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "trie_mem0_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "trie_mem1_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "extnd_trie_mem0_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "extnd_trie_mem1_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "subtrie_mem0_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "subtrie_mem1_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "extnd_subtrie_mem0_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "extnd_subtrie_mem1_ecc_2b_err_interrupt_mask",
        19,
        1
      ]
    ]
  },
  "cdb_core_parity_err_interrupt_register_mask": {
    "type": "register",
    "block": "cdb_core",
    "width": 18,
    "desc": "Parity Error Interrupt Mask Register",
    "fields": [
      [
        "acl_tcam0_parity_err_interrupt_mask",
        0,
        1
      ],
      [
        "acl_tcam1_parity_err_interrupt_mask",
        1,
        1
      ],
      [
        "acl_tcam2_parity_err_interrupt_mask",
        2,
        1
      ],
      [
        "acl_tcam3_parity_err_interrupt_mask",
        3,
        1
      ],
      [
        "acl_tcam4_parity_err_interrupt_mask",
        4,
        1
      ],
      [
        "acl_tcam5_parity_err_interrupt_mask",
        5,
        1
      ],
      [
        "lpm_tcam0_parity_err_interrupt_mask",
        6,
        1
      ],
      [
        "lpm_tcam1_parity_err_interrupt_mask",
        7,
        1
      ],
      [
        "lpm_tcam2_parity_err_interrupt_mask",
        8,
        1
      ],
      [
        "lpm_tcam3_parity_err_interrupt_mask",
        9,
        1
      ],
      [
        "lpm_tcam4_parity_err_interrupt_mask",
        10,
        1
      ],
      [
        "lpm_tcam5_parity_err_interrupt_mask",
        11,
        1
      ],
      [
        "lpm_tcam6_parity_err_interrupt_mask",
        12,
        1
      ],
      [
        "lpm_tcam7_parity_err_interrupt_mask",
        13,
        1
      ],
      [
        "lpm_tcam8_parity_err_interrupt_mask",
        14,
        1
      ],
      [
        "lpm_tcam9_parity_err_interrupt_mask",
        15,
        1
      ],
      [
        "lpm_tcam10_parity_err_interrupt_mask",
        16,
        1
      ],
      [
        "lpm_tcam11_parity_err_interrupt_mask",
        17,
        1
      ]
    ]
  },
  "cdb_core_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "cdb_core",
    "width": 20,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "associated_data_mem0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "associated_data_mem1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "associated_data_mem2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "associated_data_mem3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "associated_data_mem4_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "associated_data_mem5_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "associated_data_mem6_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "associated_data_mem7_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "associated_data_mem8_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "associated_data_mem9_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "associated_data_mem10_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "associated_data_mem11_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "trie_mem0_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "trie_mem1_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "extnd_trie_mem0_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "extnd_trie_mem1_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "subtrie_mem0_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "subtrie_mem1_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "extnd_subtrie_mem0_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "extnd_subtrie_mem1_ecc_1b_err_initiate",
        19,
        1
      ]
    ]
  },
  "cdb_core_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "cdb_core",
    "width": 20,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "associated_data_mem0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "associated_data_mem1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "associated_data_mem2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "associated_data_mem3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "associated_data_mem4_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "associated_data_mem5_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "associated_data_mem6_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "associated_data_mem7_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "associated_data_mem8_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "associated_data_mem9_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "associated_data_mem10_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "associated_data_mem11_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "trie_mem0_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "trie_mem1_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "extnd_trie_mem0_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "extnd_trie_mem1_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "subtrie_mem0_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "subtrie_mem1_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "extnd_subtrie_mem0_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "extnd_subtrie_mem1_ecc_2b_err_initiate",
        19,
        1
      ]
    ]
  },
  "cdb_core_parity_err_initiate_register": {
    "type": "register",
    "block": "cdb_core",
    "width": 18,
    "desc": "Parity Error Initiator Register",
    "fields": [
      [
        "acl_tcam0_parity_err_initiate",
        0,
        1
      ],
      [
        "acl_tcam1_parity_err_initiate",
        1,
        1
      ],
      [
        "acl_tcam2_parity_err_initiate",
        2,
        1
      ],
      [
        "acl_tcam3_parity_err_initiate",
        3,
        1
      ],
      [
        "acl_tcam4_parity_err_initiate",
        4,
        1
      ],
      [
        "acl_tcam5_parity_err_initiate",
        5,
        1
      ],
      [
        "lpm_tcam0_parity_err_initiate",
        6,
        1
      ],
      [
        "lpm_tcam1_parity_err_initiate",
        7,
        1
      ],
      [
        "lpm_tcam2_parity_err_initiate",
        8,
        1
      ],
      [
        "lpm_tcam3_parity_err_initiate",
        9,
        1
      ],
      [
        "lpm_tcam4_parity_err_initiate",
        10,
        1
      ],
      [
        "lpm_tcam5_parity_err_initiate",
        11,
        1
      ],
      [
        "lpm_tcam6_parity_err_initiate",
        12,
        1
      ],
      [
        "lpm_tcam7_parity_err_initiate",
        13,
        1
      ],
      [
        "lpm_tcam8_parity_err_initiate",
        14,
        1
      ],
      [
        "lpm_tcam9_parity_err_initiate",
        15,
        1
      ],
      [
        "lpm_tcam10_parity_err_initiate",
        16,
        1
      ],
      [
        "lpm_tcam11_parity_err_initiate",
        17,
        1
      ]
    ]
  },
  "cdb_core_mem_protect_err_status": {
    "type": "register",
    "block": "cdb_core",
    "width": 38,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "associated_data_mem0_err_int",
        0,
        1
      ],
      [
        "associated_data_mem1_err_int",
        1,
        1
      ],
      [
        "associated_data_mem2_err_int",
        2,
        1
      ],
      [
        "associated_data_mem3_err_int",
        3,
        1
      ],
      [
        "associated_data_mem4_err_int",
        4,
        1
      ],
      [
        "associated_data_mem5_err_int",
        5,
        1
      ],
      [
        "associated_data_mem6_err_int",
        6,
        1
      ],
      [
        "associated_data_mem7_err_int",
        7,
        1
      ],
      [
        "associated_data_mem8_err_int",
        8,
        1
      ],
      [
        "associated_data_mem9_err_int",
        9,
        1
      ],
      [
        "associated_data_mem10_err_int",
        10,
        1
      ],
      [
        "associated_data_mem11_err_int",
        11,
        1
      ],
      [
        "trie_mem0_err_int",
        12,
        1
      ],
      [
        "trie_mem1_err_int",
        13,
        1
      ],
      [
        "extnd_trie_mem0_err_int",
        14,
        1
      ],
      [
        "extnd_trie_mem1_err_int",
        15,
        1
      ],
      [
        "subtrie_mem0_err_int",
        16,
        1
      ],
      [
        "subtrie_mem1_err_int",
        17,
        1
      ],
      [
        "extnd_subtrie_mem0_err_int",
        18,
        1
      ],
      [
        "extnd_subtrie_mem1_err_int",
        19,
        1
      ],
      [
        "acl_tcam0_err_int",
        20,
        1
      ],
      [
        "acl_tcam1_err_int",
        21,
        1
      ],
      [
        "acl_tcam2_err_int",
        22,
        1
      ],
      [
        "acl_tcam3_err_int",
        23,
        1
      ],
      [
        "acl_tcam4_err_int",
        24,
        1
      ],
      [
        "acl_tcam5_err_int",
        25,
        1
      ],
      [
        "lpm_tcam0_err_int",
        26,
        1
      ],
      [
        "lpm_tcam1_err_int",
        27,
        1
      ],
      [
        "lpm_tcam2_err_int",
        28,
        1
      ],
      [
        "lpm_tcam3_err_int",
        29,
        1
      ],
      [
        "lpm_tcam4_err_int",
        30,
        1
      ],
      [
        "lpm_tcam5_err_int",
        31,
        1
      ],
      [
        "lpm_tcam6_err_int",
        32,
        1
      ],
      [
        "lpm_tcam7_err_int",
        33,
        1
      ],
      [
        "lpm_tcam8_err_int",
        34,
        1
      ],
      [
        "lpm_tcam9_err_int",
        35,
        1
      ],
      [
        "lpm_tcam10_err_int",
        36,
        1
      ],
      [
        "lpm_tcam11_err_int",
        37,
        1
      ]
    ]
  },
  "cdb_core_selected_ser_error_info": {
    "type": "register",
    "block": "cdb_core",
    "width": 15,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        13
      ],
      [
        "mem_err_type",
        13,
        2
      ]
    ]
  },
  "cdb_core_ser_error_debug_configuration": {
    "type": "register",
    "block": "cdb_core",
    "width": 7,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        6
      ],
      [
        "reset_memory_errors",
        6,
        1
      ]
    ]
  },
  "cdb_core_ecc_1b_err_debug": {
    "type": "register",
    "block": "cdb_core",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "cdb_core_ecc_2b_err_debug": {
    "type": "register",
    "block": "cdb_core",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "cdb_core_parity_err_debug": {
    "type": "register",
    "block": "cdb_core",
    "width": 16,
    "desc": "Parity Error Counter",
    "fields": [
      [
        "parity_err_counter",
        0,
        16
      ]
    ]
  },
  "cdb_core_mbist_pass_status": {
    "type": "register",
    "block": "cdb_core",
    "width": 204,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        204
      ]
    ]
  },
  "cdb_core_mbist_fail_status": {
    "type": "register",
    "block": "cdb_core",
    "width": 204,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        204
      ]
    ]
  },
  "cdb_core_tcam_bist_status": {
    "type": "register",
    "block": "cdb_core",
    "width": 176,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        88
      ],
      [
        "tcam_bist_done_fail_out",
        88,
        88
      ]
    ]
  },
  "cdb_core_tcam_scan_period_cfg": {
    "type": "register",
    "block": "cdb_core",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "cdb_core_counter_timer": {
    "type": "register",
    "block": "cdb_core",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "cdb_core_counter_timer_trigger_reg": {
    "type": "register",
    "block": "cdb_core",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "cdb_core_memory_access_timeout": {
    "type": "register",
    "block": "cdb_core",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "cdb_core_broadcast_config_reg": {
    "type": "register",
    "block": "cdb_core",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "cdb_core_memory_prot_bypass": {
    "type": "register",
    "block": "cdb_core",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "cdb_core_soft_reset_configuration": {
    "type": "register",
    "block": "cdb_core",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "cdb_core_mbist_configuration": {
    "type": "register",
    "block": "cdb_core",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "cdb_core_power_down_configuration": {
    "type": "register",
    "block": "cdb_core",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "cdb_core_spare_reg": {
    "type": "register",
    "block": "cdb_core",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "cdb_core_pmro_ctrl": {
    "type": "register",
    "block": "cdb_core",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "cdb_core_pmro_status": {
    "type": "register",
    "block": "cdb_core",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "cdb_core_mirror_bus_conf_reg": {
    "type": "register",
    "block": "cdb_core",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "cdb_core_mirror_bus_status": {
    "type": "register",
    "block": "cdb_core",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "cdb_core_device_time_offset_cfg": {
    "type": "register",
    "block": "cdb_core",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "cdb_core_ctm_ring_tcams_cfg": {
    "type": "register",
    "block": "cdb_core",
    "width": 24,
    "desc": "Per ring configuration. - there are 8 tcams Maps a TCAM bank to an tcam.  cfg if the TCAMS data start from  tcam address 0 or 512. Indiates if the TCAM is of 64 associated data.",
    "fields": [
      [
        "tcam_key_ch_sel",
        0,
        3
      ],
      [
        "tcam_hit_ch_sel",
        3,
        3
      ],
      [
        "tcam_ldb_access",
        6,
        16
      ],
      [
        "tcam_index_offset",
        22,
        2
      ]
    ]
  },
  "cdb_core_ctm_ring_srams_cfg": {
    "type": "register",
    "block": "cdb_core",
    "width": 16,
    "desc": "Per ring configuration. - there are 8 SRAMs Maps a TCAM bank to an SRAM.  cfg if the TCAMS data start from  sram address 0 or 512. Indiates if the TCAM is of 64 associated data.",
    "fields": [
      [
        "sram_tcam_a_sel",
        0,
        4
      ],
      [
        "sram_tcam_b_sel",
        4,
        4
      ],
      [
        "sram_ch_a_sel",
        8,
        3
      ],
      [
        "sram_ch_b_sel",
        11,
        3
      ],
      [
        "sram_payload_size",
        14,
        1
      ],
      [
        "sram_append_16b_of_adjacent_sram",
        15,
        1
      ]
    ]
  },
  "cdb_core_ctm_ring_result_channel_sram_sel": {
    "type": "register",
    "block": "cdb_core",
    "width": 24,
    "desc": "selectes which SRAMs payload goes to the result channel. In case one of srams 0,2,4,6,8,10 is using 16b of next SRAM, the payload will be the concatanated result",
    "fields": [
      [
        "ch_lsb_sram_sel",
        0,
        12
      ],
      [
        "ch_msb_sram_sel",
        12,
        12
      ]
    ]
  },
  "cdb_core_ctm_ring_cascade_general_cfg": {
    "type": "register",
    "block": "cdb_core",
    "width": 35,
    "desc": "selecets which cfg is used in the cascade ACL, and to which ring lkp channel the cascaded  key is sent",
    "fields": [
      [
        "cascade_cfg_sel",
        0,
        32
      ],
      [
        "use_ch0_as_cascade",
        32,
        1
      ],
      [
        "use_ch1_as_cascade",
        33,
        1
      ],
      [
        "use_ch2_as_cascade",
        34,
        1
      ]
    ]
  },
  "cdb_core_ctm_ring_cascade_cfg": {
    "type": "register",
    "block": "cdb_core",
    "width": 149,
    "desc": "left & right shift values of the cascade logic keys",
    "fields": [
      [
        "cascade_cfg_use_ch3",
        0,
        1
      ],
      [
        "cascade_cfg_ch4_mask0",
        1,
        40
      ],
      [
        "cascade_cfg_ch4_right_shift",
        41,
        6
      ],
      [
        "cascade_cfg_ch4_mask1",
        47,
        40
      ],
      [
        "cascade_cfg_ch4_result_mask",
        87,
        16
      ],
      [
        "cascade_cfg_selected_ch_right_shift",
        103,
        6
      ],
      [
        "cascade_cfg_selected_ch_mask",
        109,
        40
      ]
    ]
  },
  "cdb_core_acl_tcam_size": {
    "type": "register",
    "block": "cdb_core",
    "width": 2,
    "desc": "configuration per  TCAM bank that supports multiple key sizes. there are 6 TCAMs of that kind, each one is built using 2 LPM TCAMS. indicates which ACL size is supported.",
    "fields": [
      [
        "acl_tcam_size",
        0,
        2
      ]
    ]
  },
  "cdb_core_lpm_tcam_for_ctm": {
    "type": "register",
    "block": "cdb_core",
    "width": 1,
    "desc": "indicates which LPM TCAM belongs to CTM. ",
    "fields": [
      [
        "lpm_tcam_in_use_of_ctm",
        0,
        1
      ]
    ]
  },
  "cdb_core_lpm_cache_mode": {
    "type": "register",
    "block": "cdb_core",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "cache_mode",
        0,
        1
      ]
    ]
  },
  "cdb_core_lpm_destination_6_msbs_mapping": {
    "type": "register",
    "block": "cdb_core",
    "width": 7,
    "desc": "maps 6 msbits of the destination to new 6 bits + default indication",
    "fields": [
      [
        "dest_is_default",
        0,
        1
      ],
      [
        "new_6_msbs_in_dest",
        1,
        6
      ]
    ]
  },
  "cdb_core_lpm_ecc_mode": {
    "type": "register",
    "block": "cdb_core",
    "width": 3,
    "desc": "",
    "fields": [
      [
        "disable_ecc_decode",
        0,
        3
      ]
    ]
  },
  "cdb_core_lpm_ipv6_on_chip": {
    "type": "register",
    "block": "cdb_core",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "tcam1_is_for_on_chip_ipv6",
        0,
        1
      ]
    ]
  },
  "cdb_core_lpm_num_of_ipv6_over_80b_tcam_reg": {
    "type": "register",
    "block": "cdb_core",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "lpm_num_of_ipv6_over_80b_tcam",
        0,
        4
      ]
    ]
  },
  "cdb_core_lpm_ipv6_over_80b_supported_tcam_reg": {
    "type": "register",
    "block": "cdb_core",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "ipv6_over_80b_supported_in_tcam",
        0,
        1
      ]
    ]
  },
  "cdb_core_lpm_tcam_bypass": {
    "type": "register",
    "block": "cdb_core",
    "width": 317,
    "desc": "enables bypass on result from the LPM TCAM (for LPM only, not for Centrl TCAM)",
    "fields": [
      [
        "lpm_tcam_bypass_index",
        0,
        13
      ],
      [
        "lpm_tcam_bypass_key",
        13,
        142
      ],
      [
        "lpm_tcam_bypass_mask_n",
        155,
        142
      ],
      [
        "lpm_tcam_bypass_subtrie_id",
        297,
        13
      ],
      [
        "lpm_tcam_bypass_subtrie_len",
        310,
        7
      ]
    ]
  },
  "cdb_core_em_configurations": {
    "type": "register",
    "block": "cdb_core",
    "width": 17,
    "desc": "Configurations for the EM",
    "fields": [
      [
        "auto_bubble_req_en",
        0,
        1
      ],
      [
        "bubble_req_threshold",
        1,
        16
      ]
    ]
  },
  "cdb_core_lpm_rd_mod_wr": {
    "type": "register",
    "block": "cdb_core",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "lpm_rd_mod_wr_valid",
        0,
        1
      ]
    ]
  },
  "cdb_core_lpm_rd_mod_wr_address_reg": {
    "type": "register",
    "block": "cdb_core",
    "width": 12,
    "desc": "",
    "fields": [
      [
        "lpm_rd_mod_wr_op",
        0,
        1
      ],
      [
        "lpm_rd_mod_wr_ad",
        1,
        11
      ]
    ]
  },
  "cdb_core_lpm_rd_mod_wr_offset_reg": {
    "type": "register",
    "block": "cdb_core",
    "width": 6,
    "desc": "",
    "fields": [
      [
        "lpm_rd_mod_wr_offset",
        0,
        6
      ]
    ]
  },
  "cdb_core_lpm_rd_mod_wr_non_entry_data_reg": {
    "type": "register",
    "block": "cdb_core",
    "width": 44,
    "desc": "",
    "fields": [
      [
        "lpm_rd_mod_wr_non_entry_data",
        0,
        44
      ]
    ]
  },
  "cdb_core_lpm_rd_mod_wr_entry0_entry1_data_reg": {
    "type": "register",
    "block": "cdb_core",
    "width": 76,
    "desc": "",
    "fields": [
      [
        "lpm_rd_mod_wr_entry0_data",
        0,
        38
      ],
      [
        "lpm_rd_mod_wr_entry1_data",
        38,
        38
      ]
    ]
  },
  "cdb_core_lpm0_rd_mod_wr_entry_data_reg": {
    "type": "register",
    "block": "cdb_core",
    "width": 228,
    "desc": "",
    "fields": [
      [
        "lpm0_rd_mod_wr_entry_data",
        0,
        228
      ]
    ]
  },
  "cdb_core_lpm1_rd_mod_wr_entry_data_reg": {
    "type": "register",
    "block": "cdb_core",
    "width": 228,
    "desc": "",
    "fields": [
      [
        "lpm1_rd_mod_wr_entry_data",
        0,
        228
      ]
    ]
  },
  "cdb_core_lpm_shared_sram_1b_err_int_reg": {
    "type": "register",
    "block": "cdb_core",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "lpm_shared_sram_1b_err_interrupt",
        0,
        1
      ]
    ]
  },
  "cdb_core_lpm_shared_sram_1b_err_int_reg_mask": {
    "type": "register",
    "block": "cdb_core",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "lpm_shared_sram_1b_err_interrupt_mask",
        0,
        1
      ]
    ]
  },
  "cdb_core_lpm_shared_sram_1b_err_int_reg_test": {
    "type": "register",
    "block": "cdb_core",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "lpm_shared_sram_1b_err_interrupt_test",
        0,
        1
      ]
    ]
  },
  "cdb_core_lpm_shared_sram_2b_err_int_reg": {
    "type": "register",
    "block": "cdb_core",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "lpm_shared_sram_2b_err_interrupt",
        0,
        1
      ]
    ]
  },
  "cdb_core_lpm_shared_sram_2b_err_int_reg_mask": {
    "type": "register",
    "block": "cdb_core",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "lpm_shared_sram_2b_err_interrupt_mask",
        0,
        1
      ]
    ]
  },
  "cdb_core_lpm_shared_sram_2b_err_int_reg_test": {
    "type": "register",
    "block": "cdb_core",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "lpm_shared_sram_2b_err_interrupt_test",
        0,
        1
      ]
    ]
  },
  "cdb_core_lpm_shared_sram_err_add_reg": {
    "type": "register",
    "block": "cdb_core",
    "width": 11,
    "desc": "",
    "fields": [
      [
        "lpm_shared_sram_err_addr",
        0,
        11
      ]
    ]
  },
  "cdb_core_lpm_last_shared_sram_ptr_reg": {
    "type": "register",
    "block": "cdb_core",
    "width": 11,
    "desc": "",
    "fields": [
      [
        "lpm_last_shared_sram_ptr",
        0,
        11
      ]
    ]
  },
  "cdb_core_hash_key_em0": {
    "type": "register",
    "block": "cdb_core",
    "width": 284,
    "desc": "Configurations for the EM",
    "fields": [
      [
        "hash_key0",
        0,
        284
      ]
    ]
  },
  "cdb_core_hash_key_em1": {
    "type": "register",
    "block": "cdb_core",
    "width": 284,
    "desc": "Configurations for the EM",
    "fields": [
      [
        "hash_key1",
        0,
        284
      ]
    ]
  },
  "cdb_core_em_key_width": {
    "type": "register",
    "block": "cdb_core",
    "width": 32,
    "desc": "The key used by the EM.  ",
    "fields": [
      [
        "key_width",
        0,
        32
      ]
    ]
  },
  "cdb_core_per_em_configurations": {
    "type": "register",
    "block": "cdb_core",
    "width": 32,
    "desc": "Configurations for the EM",
    "fields": [
      [
        "active_banks",
        0,
        16
      ],
      [
        "use_primit_poly",
        16,
        16
      ]
    ]
  },
  "cdb_core_em_shared_sram_err_int_reg": {
    "type": "register",
    "block": "cdb_core",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "em_shared_sram_err_interrupt",
        0,
        1
      ]
    ]
  },
  "cdb_core_em_shared_sram_err_int_reg_mask": {
    "type": "register",
    "block": "cdb_core",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "em_shared_sram_err_interrupt_mask",
        0,
        1
      ]
    ]
  },
  "cdb_core_em_shared_sram_err_int_reg_test": {
    "type": "register",
    "block": "cdb_core",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "em_shared_sram_err_interrupt_test",
        0,
        1
      ]
    ]
  },
  "cdb_core_em_shared_sram_err_add_reg": {
    "type": "register",
    "block": "cdb_core",
    "width": 11,
    "desc": "",
    "fields": [
      [
        "em_shared_sram_err_addr",
        0,
        11
      ]
    ]
  },
  "cdb_core_per_em_wm": {
    "type": "register",
    "block": "cdb_core",
    "width": 8,
    "desc": "Configurations for the EM",
    "fields": [
      [
        "emdb_cam_occup_wm_max",
        0,
        8
      ]
    ]
  },
  "cdb_core_associated_data_mem": {
    "type": "memory",
    "block": "cdb_core",
    "width": 32,
    "desc": "Ring0 memories. Total of 12 srams each srams is for assiciated data of 32/64 bits",
    "fields": [
      [
        "ring_mem0_field",
        0,
        32
      ]
    ]
  },
  "cdb_core_acl_tcam_hit_indication": {
    "type": "memory",
    "block": "cdb_core",
    "width": 1,
    "desc": "Some desc for mem0",
    "fields": [
      [
        "acl_tcam_hit_indication",
        0,
        1
      ]
    ]
  },
  "cdb_core_tcam_hit_indication": {
    "type": "memory",
    "block": "cdb_core",
    "width": 1,
    "desc": "Some desc for mem0",
    "fields": [
      [
        "tcam_hit_indication",
        0,
        1
      ]
    ]
  },
  "cdb_core_trie_mem": {
    "type": "memory",
    "block": "cdb_core",
    "width": 20,
    "desc": "Some desc for mem0",
    "fields": [
      [
        "entry",
        0,
        20
      ]
    ]
  },
  "cdb_core_extnd_trie_mem": {
    "type": "memory",
    "block": "cdb_core",
    "width": 20,
    "desc": "Some desc for mem0",
    "fields": [
      [
        "entry",
        0,
        20
      ]
    ]
  },
  "cdb_core_subtrie_mem": {
    "type": "memory",
    "block": "cdb_core",
    "width": 315,
    "desc": "Some desc for mem2",
    "fields": [
      [
        "entry",
        0,
        315
      ]
    ]
  },
  "cdb_core_extnd_subtrie_mem": {
    "type": "memory",
    "block": "cdb_core",
    "width": 315,
    "desc": "Some desc for mem2",
    "fields": [
      [
        "entry",
        0,
        315
      ]
    ]
  },
  "cdb_core_srams_group0": {
    "type": "memory",
    "block": "cdb_core",
    "width": 109,
    "desc": "Some desc for mem1",
    "fields": [
      [
        "srams0",
        0,
        109
      ]
    ]
  },
  "cdb_core_srams_group1": {
    "type": "memory",
    "block": "cdb_core",
    "width": 109,
    "desc": "Some desc for mem1",
    "fields": [
      [
        "srams1",
        0,
        109
      ]
    ]
  },
  "cdb_core_acl_tcam": {
    "type": "memory",
    "block": "cdb_core",
    "width": 160,
    "desc": "Some desc for mem1",
    "fields": [
      [
        "acl_tcam_key",
        0,
        160
      ],
      [
        "acl_tcam_delete",
        160,
        1
      ]
    ]
  },
  "cdb_core_lpm_tcam": {
    "type": "memory",
    "block": "cdb_core",
    "width": 40,
    "desc": "Some desc for mem1",
    "fields": [
      [
        "lpm_tcam_key",
        0,
        40
      ],
      [
        "lpm_tcam_delete",
        40,
        1
      ]
    ]
  },
  "cdb_core_em_rule_table_tcam": {
    "type": "memory",
    "block": "cdb_core",
    "width": 174,
    "desc": "Large Encapsulation EM database",
    "fields": [
      [
        "em_rule_table_tcam_key_mask",
        0,
        174
      ],
      [
        "em_rule_table_tcam_key",
        174,
        174
      ],
      [
        "em_rule_table_tcam_delete",
        348,
        1
      ]
    ]
  },
  "cdb_core_em_rule_table_tcam_mem": {
    "type": "memory",
    "block": "cdb_core",
    "width": 66,
    "desc": "Large Encapsulation EM database",
    "fields": [
      [
        "field",
        0,
        66
      ]
    ]
  },
  "cdb_core_em_cam": {
    "type": "memory",
    "block": "cdb_core",
    "width": 142,
    "desc": "Large Encapsulation EM database",
    "fields": [
      [
        "em_cam_payload",
        0,
        64
      ],
      [
        "em_cam_key",
        64,
        142
      ],
      [
        "em_cam_valid",
        206,
        1
      ]
    ]
  },
  "cdb_top_interrupt_register": {
    "type": "register",
    "block": "cdb_top",
    "width": 15,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "interrupt_summery_array_summary",
        1,
        1
      ],
      [
        "cdb_core0_interrupt_summary_reg_summary",
        2,
        1
      ],
      [
        "cdb_core1_interrupt_summary_reg_summary",
        3,
        1
      ],
      [
        "cdb_core2_interrupt_summary_reg_summary",
        4,
        1
      ],
      [
        "cdb_core3_interrupt_summary_reg_summary",
        5,
        1
      ],
      [
        "cdb_core4_interrupt_summary_reg_summary",
        6,
        1
      ],
      [
        "cdb_core5_interrupt_summary_reg_summary",
        7,
        1
      ],
      [
        "cdb_core6_interrupt_summary_reg_summary",
        8,
        1
      ],
      [
        "cdb_core7_interrupt_summary_reg_summary",
        9,
        1
      ],
      [
        "lpm_uneven_load_blance_summary",
        10,
        1
      ],
      [
        "cem_uneven_load_blance_summary",
        11,
        1
      ],
      [
        "aging_overflow_summary",
        12,
        1
      ],
      [
        "bulk_update_overflow_summary",
        13,
        1
      ],
      [
        "arc_interrupt_to_cpu_summary",
        14,
        1
      ]
    ]
  },
  "cdb_top_mem_protect_interrupt": {
    "type": "register",
    "block": "cdb_top",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "cdb_top_mem_protect_interrupt_test": {
    "type": "register",
    "block": "cdb_top",
    "width": 3,
    "desc": "ECC/Parity Interrupt test register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "cdb_top_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "cdb_top",
    "width": 91,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "slb_pipe_psn_table0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "slb_pipe_psn_table1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "slb_pipe_psn_table2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "slb_pipe_psn_table3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "slb_pipe_psn_table4_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "slb_pipe_psn_table5_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "slb_central_context_table_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "counters_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "key_mem0_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "key_mem1_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "key_mem2_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "key_mem3_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "key_mem4_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "key_mem5_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "cdsp_small_cbr_mem0_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "cdsp_small_cbr_mem1_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "cdsp_small_cbr_mem2_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "cdsp_small_cbr_mem3_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "cdsp_big_cbr_mem0_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "cdsp_big_cbr_mem1_ecc_1b_err_interrupt_mask",
        19,
        1
      ],
      [
        "lpm_key_mem0_ecc_1b_err_interrupt_mask",
        20,
        1
      ],
      [
        "lpm_key_mem1_ecc_1b_err_interrupt_mask",
        21,
        1
      ],
      [
        "lpm_key_mem2_ecc_1b_err_interrupt_mask",
        22,
        1
      ],
      [
        "lpm_key_mem3_ecc_1b_err_interrupt_mask",
        23,
        1
      ],
      [
        "lpm_key_mem4_ecc_1b_err_interrupt_mask",
        24,
        1
      ],
      [
        "lpm_key_mem5_ecc_1b_err_interrupt_mask",
        25,
        1
      ],
      [
        "lpm_big_cbr_mem0_ecc_1b_err_interrupt_mask",
        26,
        1
      ],
      [
        "lpm_big_cbr_mem1_ecc_1b_err_interrupt_mask",
        27,
        1
      ],
      [
        "lpm_small_cbr_mem0_ecc_1b_err_interrupt_mask",
        28,
        1
      ],
      [
        "lpm_small_cbr_mem1_ecc_1b_err_interrupt_mask",
        29,
        1
      ],
      [
        "lpm_small_cbr_mem2_ecc_1b_err_interrupt_mask",
        30,
        1
      ],
      [
        "lpm_small_cbr_mem3_ecc_1b_err_interrupt_mask",
        31,
        1
      ],
      [
        "em_big_cbr_mem0_ecc_1b_err_interrupt_mask",
        32,
        1
      ],
      [
        "em_big_cbr_mem1_ecc_1b_err_interrupt_mask",
        33,
        1
      ],
      [
        "em_payload_mem0_ecc_1b_err_interrupt_mask",
        34,
        1
      ],
      [
        "em_payload_mem1_ecc_1b_err_interrupt_mask",
        35,
        1
      ],
      [
        "em_payload_mem2_ecc_1b_err_interrupt_mask",
        36,
        1
      ],
      [
        "em_payload_mem3_ecc_1b_err_interrupt_mask",
        37,
        1
      ],
      [
        "em_payload_mem4_ecc_1b_err_interrupt_mask",
        38,
        1
      ],
      [
        "em_payload_mem5_ecc_1b_err_interrupt_mask",
        39,
        1
      ],
      [
        "lpm_group_rate_mem_ecc_1b_err_interrupt_mask",
        40,
        1
      ],
      [
        "clpm_mmxbar0_ecc_1b_err_interrupt_mask",
        41,
        1
      ],
      [
        "clpm_mmxbar1_ecc_1b_err_interrupt_mask",
        42,
        1
      ],
      [
        "clpm_mmxbar2_ecc_1b_err_interrupt_mask",
        43,
        1
      ],
      [
        "clpm_mmxbar3_ecc_1b_err_interrupt_mask",
        44,
        1
      ],
      [
        "clpm_mmxbar4_ecc_1b_err_interrupt_mask",
        45,
        1
      ],
      [
        "clpm_mmxbar5_ecc_1b_err_interrupt_mask",
        46,
        1
      ],
      [
        "clpm_mmxbar6_ecc_1b_err_interrupt_mask",
        47,
        1
      ],
      [
        "clpm_mmxbar7_ecc_1b_err_interrupt_mask",
        48,
        1
      ],
      [
        "clpm_mmxbar8_ecc_1b_err_interrupt_mask",
        49,
        1
      ],
      [
        "clpm_mmxbar9_ecc_1b_err_interrupt_mask",
        50,
        1
      ],
      [
        "clpm_mmxbar10_ecc_1b_err_interrupt_mask",
        51,
        1
      ],
      [
        "clpm_mmxbar11_ecc_1b_err_interrupt_mask",
        52,
        1
      ],
      [
        "cem_age_table_ecc_1b_err_interrupt_mask",
        53,
        1
      ],
      [
        "em_group_rate_mem_ecc_1b_err_interrupt_mask",
        54,
        1
      ],
      [
        "cem_mmxbar0_ecc_1b_err_interrupt_mask",
        55,
        1
      ],
      [
        "cem_mmxbar1_ecc_1b_err_interrupt_mask",
        56,
        1
      ],
      [
        "cem_mmxbar2_ecc_1b_err_interrupt_mask",
        57,
        1
      ],
      [
        "cem_mmxbar3_ecc_1b_err_interrupt_mask",
        58,
        1
      ],
      [
        "cem_mmxbar4_ecc_1b_err_interrupt_mask",
        59,
        1
      ],
      [
        "cem_mmxbar5_ecc_1b_err_interrupt_mask",
        60,
        1
      ],
      [
        "cem_mmxbar6_ecc_1b_err_interrupt_mask",
        61,
        1
      ],
      [
        "cem_mmxbar7_ecc_1b_err_interrupt_mask",
        62,
        1
      ],
      [
        "cem_mmxbar8_ecc_1b_err_interrupt_mask",
        63,
        1
      ],
      [
        "cem_mmxbar9_ecc_1b_err_interrupt_mask",
        64,
        1
      ],
      [
        "cem_mmxbar10_ecc_1b_err_interrupt_mask",
        65,
        1
      ],
      [
        "cem_mmxbar11_ecc_1b_err_interrupt_mask",
        66,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier0_ecc_1b_err_interrupt_mask",
        67,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier1_ecc_1b_err_interrupt_mask",
        68,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier2_ecc_1b_err_interrupt_mask",
        69,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier3_ecc_1b_err_interrupt_mask",
        70,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier4_ecc_1b_err_interrupt_mask",
        71,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier5_ecc_1b_err_interrupt_mask",
        72,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier6_ecc_1b_err_interrupt_mask",
        73,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier7_ecc_1b_err_interrupt_mask",
        74,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier8_ecc_1b_err_interrupt_mask",
        75,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier9_ecc_1b_err_interrupt_mask",
        76,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier10_ecc_1b_err_interrupt_mask",
        77,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier11_ecc_1b_err_interrupt_mask",
        78,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier12_ecc_1b_err_interrupt_mask",
        79,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier13_ecc_1b_err_interrupt_mask",
        80,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier14_ecc_1b_err_interrupt_mask",
        81,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier15_ecc_1b_err_interrupt_mask",
        82,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier16_ecc_1b_err_interrupt_mask",
        83,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier17_ecc_1b_err_interrupt_mask",
        84,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier18_ecc_1b_err_interrupt_mask",
        85,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier19_ecc_1b_err_interrupt_mask",
        86,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier20_ecc_1b_err_interrupt_mask",
        87,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier21_ecc_1b_err_interrupt_mask",
        88,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier22_ecc_1b_err_interrupt_mask",
        89,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier23_ecc_1b_err_interrupt_mask",
        90,
        1
      ]
    ]
  },
  "cdb_top_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "cdb_top",
    "width": 91,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "slb_pipe_psn_table0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "slb_pipe_psn_table1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "slb_pipe_psn_table2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "slb_pipe_psn_table3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "slb_pipe_psn_table4_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "slb_pipe_psn_table5_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "slb_central_context_table_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "counters_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "key_mem0_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "key_mem1_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "key_mem2_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "key_mem3_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "key_mem4_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "key_mem5_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "cdsp_small_cbr_mem0_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "cdsp_small_cbr_mem1_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "cdsp_small_cbr_mem2_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "cdsp_small_cbr_mem3_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "cdsp_big_cbr_mem0_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "cdsp_big_cbr_mem1_ecc_2b_err_interrupt_mask",
        19,
        1
      ],
      [
        "lpm_key_mem0_ecc_2b_err_interrupt_mask",
        20,
        1
      ],
      [
        "lpm_key_mem1_ecc_2b_err_interrupt_mask",
        21,
        1
      ],
      [
        "lpm_key_mem2_ecc_2b_err_interrupt_mask",
        22,
        1
      ],
      [
        "lpm_key_mem3_ecc_2b_err_interrupt_mask",
        23,
        1
      ],
      [
        "lpm_key_mem4_ecc_2b_err_interrupt_mask",
        24,
        1
      ],
      [
        "lpm_key_mem5_ecc_2b_err_interrupt_mask",
        25,
        1
      ],
      [
        "lpm_big_cbr_mem0_ecc_2b_err_interrupt_mask",
        26,
        1
      ],
      [
        "lpm_big_cbr_mem1_ecc_2b_err_interrupt_mask",
        27,
        1
      ],
      [
        "lpm_small_cbr_mem0_ecc_2b_err_interrupt_mask",
        28,
        1
      ],
      [
        "lpm_small_cbr_mem1_ecc_2b_err_interrupt_mask",
        29,
        1
      ],
      [
        "lpm_small_cbr_mem2_ecc_2b_err_interrupt_mask",
        30,
        1
      ],
      [
        "lpm_small_cbr_mem3_ecc_2b_err_interrupt_mask",
        31,
        1
      ],
      [
        "em_big_cbr_mem0_ecc_2b_err_interrupt_mask",
        32,
        1
      ],
      [
        "em_big_cbr_mem1_ecc_2b_err_interrupt_mask",
        33,
        1
      ],
      [
        "em_payload_mem0_ecc_2b_err_interrupt_mask",
        34,
        1
      ],
      [
        "em_payload_mem1_ecc_2b_err_interrupt_mask",
        35,
        1
      ],
      [
        "em_payload_mem2_ecc_2b_err_interrupt_mask",
        36,
        1
      ],
      [
        "em_payload_mem3_ecc_2b_err_interrupt_mask",
        37,
        1
      ],
      [
        "em_payload_mem4_ecc_2b_err_interrupt_mask",
        38,
        1
      ],
      [
        "em_payload_mem5_ecc_2b_err_interrupt_mask",
        39,
        1
      ],
      [
        "lpm_group_rate_mem_ecc_2b_err_interrupt_mask",
        40,
        1
      ],
      [
        "clpm_mmxbar0_ecc_2b_err_interrupt_mask",
        41,
        1
      ],
      [
        "clpm_mmxbar1_ecc_2b_err_interrupt_mask",
        42,
        1
      ],
      [
        "clpm_mmxbar2_ecc_2b_err_interrupt_mask",
        43,
        1
      ],
      [
        "clpm_mmxbar3_ecc_2b_err_interrupt_mask",
        44,
        1
      ],
      [
        "clpm_mmxbar4_ecc_2b_err_interrupt_mask",
        45,
        1
      ],
      [
        "clpm_mmxbar5_ecc_2b_err_interrupt_mask",
        46,
        1
      ],
      [
        "clpm_mmxbar6_ecc_2b_err_interrupt_mask",
        47,
        1
      ],
      [
        "clpm_mmxbar7_ecc_2b_err_interrupt_mask",
        48,
        1
      ],
      [
        "clpm_mmxbar8_ecc_2b_err_interrupt_mask",
        49,
        1
      ],
      [
        "clpm_mmxbar9_ecc_2b_err_interrupt_mask",
        50,
        1
      ],
      [
        "clpm_mmxbar10_ecc_2b_err_interrupt_mask",
        51,
        1
      ],
      [
        "clpm_mmxbar11_ecc_2b_err_interrupt_mask",
        52,
        1
      ],
      [
        "cem_age_table_ecc_2b_err_interrupt_mask",
        53,
        1
      ],
      [
        "em_group_rate_mem_ecc_2b_err_interrupt_mask",
        54,
        1
      ],
      [
        "cem_mmxbar0_ecc_2b_err_interrupt_mask",
        55,
        1
      ],
      [
        "cem_mmxbar1_ecc_2b_err_interrupt_mask",
        56,
        1
      ],
      [
        "cem_mmxbar2_ecc_2b_err_interrupt_mask",
        57,
        1
      ],
      [
        "cem_mmxbar3_ecc_2b_err_interrupt_mask",
        58,
        1
      ],
      [
        "cem_mmxbar4_ecc_2b_err_interrupt_mask",
        59,
        1
      ],
      [
        "cem_mmxbar5_ecc_2b_err_interrupt_mask",
        60,
        1
      ],
      [
        "cem_mmxbar6_ecc_2b_err_interrupt_mask",
        61,
        1
      ],
      [
        "cem_mmxbar7_ecc_2b_err_interrupt_mask",
        62,
        1
      ],
      [
        "cem_mmxbar8_ecc_2b_err_interrupt_mask",
        63,
        1
      ],
      [
        "cem_mmxbar9_ecc_2b_err_interrupt_mask",
        64,
        1
      ],
      [
        "cem_mmxbar10_ecc_2b_err_interrupt_mask",
        65,
        1
      ],
      [
        "cem_mmxbar11_ecc_2b_err_interrupt_mask",
        66,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier0_ecc_2b_err_interrupt_mask",
        67,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier1_ecc_2b_err_interrupt_mask",
        68,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier2_ecc_2b_err_interrupt_mask",
        69,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier3_ecc_2b_err_interrupt_mask",
        70,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier4_ecc_2b_err_interrupt_mask",
        71,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier5_ecc_2b_err_interrupt_mask",
        72,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier6_ecc_2b_err_interrupt_mask",
        73,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier7_ecc_2b_err_interrupt_mask",
        74,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier8_ecc_2b_err_interrupt_mask",
        75,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier9_ecc_2b_err_interrupt_mask",
        76,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier10_ecc_2b_err_interrupt_mask",
        77,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier11_ecc_2b_err_interrupt_mask",
        78,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier12_ecc_2b_err_interrupt_mask",
        79,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier13_ecc_2b_err_interrupt_mask",
        80,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier14_ecc_2b_err_interrupt_mask",
        81,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier15_ecc_2b_err_interrupt_mask",
        82,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier16_ecc_2b_err_interrupt_mask",
        83,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier17_ecc_2b_err_interrupt_mask",
        84,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier18_ecc_2b_err_interrupt_mask",
        85,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier19_ecc_2b_err_interrupt_mask",
        86,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier20_ecc_2b_err_interrupt_mask",
        87,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier21_ecc_2b_err_interrupt_mask",
        88,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier22_ecc_2b_err_interrupt_mask",
        89,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier23_ecc_2b_err_interrupt_mask",
        90,
        1
      ]
    ]
  },
  "cdb_top_parity_err_interrupt_register_mask": {
    "type": "register",
    "block": "cdb_top",
    "width": 13,
    "desc": "Parity Error Interrupt Mask Register",
    "fields": [
      [
        "cem_iccm_parity_err_interrupt_mask",
        0,
        1
      ],
      [
        "clpm_group_map_tcam0_parity_err_interrupt_mask",
        1,
        1
      ],
      [
        "clpm_group_map_tcam1_parity_err_interrupt_mask",
        2,
        1
      ],
      [
        "clpm_group_map_tcam2_parity_err_interrupt_mask",
        3,
        1
      ],
      [
        "clpm_group_map_tcam3_parity_err_interrupt_mask",
        4,
        1
      ],
      [
        "clpm_group_map_tcam4_parity_err_interrupt_mask",
        5,
        1
      ],
      [
        "clpm_group_map_tcam5_parity_err_interrupt_mask",
        6,
        1
      ],
      [
        "clpm_group_map_tcam6_parity_err_interrupt_mask",
        7,
        1
      ],
      [
        "clpm_group_map_tcam7_parity_err_interrupt_mask",
        8,
        1
      ],
      [
        "clpm_group_map_tcam8_parity_err_interrupt_mask",
        9,
        1
      ],
      [
        "clpm_group_map_tcam9_parity_err_interrupt_mask",
        10,
        1
      ],
      [
        "clpm_group_map_tcam10_parity_err_interrupt_mask",
        11,
        1
      ],
      [
        "clpm_group_map_tcam11_parity_err_interrupt_mask",
        12,
        1
      ]
    ]
  },
  "cdb_top_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "cdb_top",
    "width": 91,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "slb_pipe_psn_table0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "slb_pipe_psn_table1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "slb_pipe_psn_table2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "slb_pipe_psn_table3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "slb_pipe_psn_table4_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "slb_pipe_psn_table5_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "slb_central_context_table_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "counters_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "key_mem0_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "key_mem1_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "key_mem2_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "key_mem3_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "key_mem4_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "key_mem5_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "cdsp_small_cbr_mem0_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "cdsp_small_cbr_mem1_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "cdsp_small_cbr_mem2_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "cdsp_small_cbr_mem3_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "cdsp_big_cbr_mem0_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "cdsp_big_cbr_mem1_ecc_1b_err_initiate",
        19,
        1
      ],
      [
        "lpm_key_mem0_ecc_1b_err_initiate",
        20,
        1
      ],
      [
        "lpm_key_mem1_ecc_1b_err_initiate",
        21,
        1
      ],
      [
        "lpm_key_mem2_ecc_1b_err_initiate",
        22,
        1
      ],
      [
        "lpm_key_mem3_ecc_1b_err_initiate",
        23,
        1
      ],
      [
        "lpm_key_mem4_ecc_1b_err_initiate",
        24,
        1
      ],
      [
        "lpm_key_mem5_ecc_1b_err_initiate",
        25,
        1
      ],
      [
        "lpm_big_cbr_mem0_ecc_1b_err_initiate",
        26,
        1
      ],
      [
        "lpm_big_cbr_mem1_ecc_1b_err_initiate",
        27,
        1
      ],
      [
        "lpm_small_cbr_mem0_ecc_1b_err_initiate",
        28,
        1
      ],
      [
        "lpm_small_cbr_mem1_ecc_1b_err_initiate",
        29,
        1
      ],
      [
        "lpm_small_cbr_mem2_ecc_1b_err_initiate",
        30,
        1
      ],
      [
        "lpm_small_cbr_mem3_ecc_1b_err_initiate",
        31,
        1
      ],
      [
        "em_big_cbr_mem0_ecc_1b_err_initiate",
        32,
        1
      ],
      [
        "em_big_cbr_mem1_ecc_1b_err_initiate",
        33,
        1
      ],
      [
        "em_payload_mem0_ecc_1b_err_initiate",
        34,
        1
      ],
      [
        "em_payload_mem1_ecc_1b_err_initiate",
        35,
        1
      ],
      [
        "em_payload_mem2_ecc_1b_err_initiate",
        36,
        1
      ],
      [
        "em_payload_mem3_ecc_1b_err_initiate",
        37,
        1
      ],
      [
        "em_payload_mem4_ecc_1b_err_initiate",
        38,
        1
      ],
      [
        "em_payload_mem5_ecc_1b_err_initiate",
        39,
        1
      ],
      [
        "lpm_group_rate_mem_ecc_1b_err_initiate",
        40,
        1
      ],
      [
        "clpm_mmxbar0_ecc_1b_err_initiate",
        41,
        1
      ],
      [
        "clpm_mmxbar1_ecc_1b_err_initiate",
        42,
        1
      ],
      [
        "clpm_mmxbar2_ecc_1b_err_initiate",
        43,
        1
      ],
      [
        "clpm_mmxbar3_ecc_1b_err_initiate",
        44,
        1
      ],
      [
        "clpm_mmxbar4_ecc_1b_err_initiate",
        45,
        1
      ],
      [
        "clpm_mmxbar5_ecc_1b_err_initiate",
        46,
        1
      ],
      [
        "clpm_mmxbar6_ecc_1b_err_initiate",
        47,
        1
      ],
      [
        "clpm_mmxbar7_ecc_1b_err_initiate",
        48,
        1
      ],
      [
        "clpm_mmxbar8_ecc_1b_err_initiate",
        49,
        1
      ],
      [
        "clpm_mmxbar9_ecc_1b_err_initiate",
        50,
        1
      ],
      [
        "clpm_mmxbar10_ecc_1b_err_initiate",
        51,
        1
      ],
      [
        "clpm_mmxbar11_ecc_1b_err_initiate",
        52,
        1
      ],
      [
        "cem_age_table_ecc_1b_err_initiate",
        53,
        1
      ],
      [
        "em_group_rate_mem_ecc_1b_err_initiate",
        54,
        1
      ],
      [
        "cem_mmxbar0_ecc_1b_err_initiate",
        55,
        1
      ],
      [
        "cem_mmxbar1_ecc_1b_err_initiate",
        56,
        1
      ],
      [
        "cem_mmxbar2_ecc_1b_err_initiate",
        57,
        1
      ],
      [
        "cem_mmxbar3_ecc_1b_err_initiate",
        58,
        1
      ],
      [
        "cem_mmxbar4_ecc_1b_err_initiate",
        59,
        1
      ],
      [
        "cem_mmxbar5_ecc_1b_err_initiate",
        60,
        1
      ],
      [
        "cem_mmxbar6_ecc_1b_err_initiate",
        61,
        1
      ],
      [
        "cem_mmxbar7_ecc_1b_err_initiate",
        62,
        1
      ],
      [
        "cem_mmxbar8_ecc_1b_err_initiate",
        63,
        1
      ],
      [
        "cem_mmxbar9_ecc_1b_err_initiate",
        64,
        1
      ],
      [
        "cem_mmxbar10_ecc_1b_err_initiate",
        65,
        1
      ],
      [
        "cem_mmxbar11_ecc_1b_err_initiate",
        66,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier0_ecc_1b_err_initiate",
        67,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier1_ecc_1b_err_initiate",
        68,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier2_ecc_1b_err_initiate",
        69,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier3_ecc_1b_err_initiate",
        70,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier4_ecc_1b_err_initiate",
        71,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier5_ecc_1b_err_initiate",
        72,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier6_ecc_1b_err_initiate",
        73,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier7_ecc_1b_err_initiate",
        74,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier8_ecc_1b_err_initiate",
        75,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier9_ecc_1b_err_initiate",
        76,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier10_ecc_1b_err_initiate",
        77,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier11_ecc_1b_err_initiate",
        78,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier12_ecc_1b_err_initiate",
        79,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier13_ecc_1b_err_initiate",
        80,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier14_ecc_1b_err_initiate",
        81,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier15_ecc_1b_err_initiate",
        82,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier16_ecc_1b_err_initiate",
        83,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier17_ecc_1b_err_initiate",
        84,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier18_ecc_1b_err_initiate",
        85,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier19_ecc_1b_err_initiate",
        86,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier20_ecc_1b_err_initiate",
        87,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier21_ecc_1b_err_initiate",
        88,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier22_ecc_1b_err_initiate",
        89,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier23_ecc_1b_err_initiate",
        90,
        1
      ]
    ]
  },
  "cdb_top_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "cdb_top",
    "width": 91,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "slb_pipe_psn_table0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "slb_pipe_psn_table1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "slb_pipe_psn_table2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "slb_pipe_psn_table3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "slb_pipe_psn_table4_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "slb_pipe_psn_table5_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "slb_central_context_table_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "counters_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "key_mem0_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "key_mem1_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "key_mem2_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "key_mem3_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "key_mem4_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "key_mem5_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "cdsp_small_cbr_mem0_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "cdsp_small_cbr_mem1_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "cdsp_small_cbr_mem2_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "cdsp_small_cbr_mem3_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "cdsp_big_cbr_mem0_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "cdsp_big_cbr_mem1_ecc_2b_err_initiate",
        19,
        1
      ],
      [
        "lpm_key_mem0_ecc_2b_err_initiate",
        20,
        1
      ],
      [
        "lpm_key_mem1_ecc_2b_err_initiate",
        21,
        1
      ],
      [
        "lpm_key_mem2_ecc_2b_err_initiate",
        22,
        1
      ],
      [
        "lpm_key_mem3_ecc_2b_err_initiate",
        23,
        1
      ],
      [
        "lpm_key_mem4_ecc_2b_err_initiate",
        24,
        1
      ],
      [
        "lpm_key_mem5_ecc_2b_err_initiate",
        25,
        1
      ],
      [
        "lpm_big_cbr_mem0_ecc_2b_err_initiate",
        26,
        1
      ],
      [
        "lpm_big_cbr_mem1_ecc_2b_err_initiate",
        27,
        1
      ],
      [
        "lpm_small_cbr_mem0_ecc_2b_err_initiate",
        28,
        1
      ],
      [
        "lpm_small_cbr_mem1_ecc_2b_err_initiate",
        29,
        1
      ],
      [
        "lpm_small_cbr_mem2_ecc_2b_err_initiate",
        30,
        1
      ],
      [
        "lpm_small_cbr_mem3_ecc_2b_err_initiate",
        31,
        1
      ],
      [
        "em_big_cbr_mem0_ecc_2b_err_initiate",
        32,
        1
      ],
      [
        "em_big_cbr_mem1_ecc_2b_err_initiate",
        33,
        1
      ],
      [
        "em_payload_mem0_ecc_2b_err_initiate",
        34,
        1
      ],
      [
        "em_payload_mem1_ecc_2b_err_initiate",
        35,
        1
      ],
      [
        "em_payload_mem2_ecc_2b_err_initiate",
        36,
        1
      ],
      [
        "em_payload_mem3_ecc_2b_err_initiate",
        37,
        1
      ],
      [
        "em_payload_mem4_ecc_2b_err_initiate",
        38,
        1
      ],
      [
        "em_payload_mem5_ecc_2b_err_initiate",
        39,
        1
      ],
      [
        "lpm_group_rate_mem_ecc_2b_err_initiate",
        40,
        1
      ],
      [
        "clpm_mmxbar0_ecc_2b_err_initiate",
        41,
        1
      ],
      [
        "clpm_mmxbar1_ecc_2b_err_initiate",
        42,
        1
      ],
      [
        "clpm_mmxbar2_ecc_2b_err_initiate",
        43,
        1
      ],
      [
        "clpm_mmxbar3_ecc_2b_err_initiate",
        44,
        1
      ],
      [
        "clpm_mmxbar4_ecc_2b_err_initiate",
        45,
        1
      ],
      [
        "clpm_mmxbar5_ecc_2b_err_initiate",
        46,
        1
      ],
      [
        "clpm_mmxbar6_ecc_2b_err_initiate",
        47,
        1
      ],
      [
        "clpm_mmxbar7_ecc_2b_err_initiate",
        48,
        1
      ],
      [
        "clpm_mmxbar8_ecc_2b_err_initiate",
        49,
        1
      ],
      [
        "clpm_mmxbar9_ecc_2b_err_initiate",
        50,
        1
      ],
      [
        "clpm_mmxbar10_ecc_2b_err_initiate",
        51,
        1
      ],
      [
        "clpm_mmxbar11_ecc_2b_err_initiate",
        52,
        1
      ],
      [
        "cem_age_table_ecc_2b_err_initiate",
        53,
        1
      ],
      [
        "em_group_rate_mem_ecc_2b_err_initiate",
        54,
        1
      ],
      [
        "cem_mmxbar0_ecc_2b_err_initiate",
        55,
        1
      ],
      [
        "cem_mmxbar1_ecc_2b_err_initiate",
        56,
        1
      ],
      [
        "cem_mmxbar2_ecc_2b_err_initiate",
        57,
        1
      ],
      [
        "cem_mmxbar3_ecc_2b_err_initiate",
        58,
        1
      ],
      [
        "cem_mmxbar4_ecc_2b_err_initiate",
        59,
        1
      ],
      [
        "cem_mmxbar5_ecc_2b_err_initiate",
        60,
        1
      ],
      [
        "cem_mmxbar6_ecc_2b_err_initiate",
        61,
        1
      ],
      [
        "cem_mmxbar7_ecc_2b_err_initiate",
        62,
        1
      ],
      [
        "cem_mmxbar8_ecc_2b_err_initiate",
        63,
        1
      ],
      [
        "cem_mmxbar9_ecc_2b_err_initiate",
        64,
        1
      ],
      [
        "cem_mmxbar10_ecc_2b_err_initiate",
        65,
        1
      ],
      [
        "cem_mmxbar11_ecc_2b_err_initiate",
        66,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier0_ecc_2b_err_initiate",
        67,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier1_ecc_2b_err_initiate",
        68,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier2_ecc_2b_err_initiate",
        69,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier3_ecc_2b_err_initiate",
        70,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier4_ecc_2b_err_initiate",
        71,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier5_ecc_2b_err_initiate",
        72,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier6_ecc_2b_err_initiate",
        73,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier7_ecc_2b_err_initiate",
        74,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier8_ecc_2b_err_initiate",
        75,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier9_ecc_2b_err_initiate",
        76,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier10_ecc_2b_err_initiate",
        77,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier11_ecc_2b_err_initiate",
        78,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier12_ecc_2b_err_initiate",
        79,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier13_ecc_2b_err_initiate",
        80,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier14_ecc_2b_err_initiate",
        81,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier15_ecc_2b_err_initiate",
        82,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier16_ecc_2b_err_initiate",
        83,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier17_ecc_2b_err_initiate",
        84,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier18_ecc_2b_err_initiate",
        85,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier19_ecc_2b_err_initiate",
        86,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier20_ecc_2b_err_initiate",
        87,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier21_ecc_2b_err_initiate",
        88,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier22_ecc_2b_err_initiate",
        89,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier23_ecc_2b_err_initiate",
        90,
        1
      ]
    ]
  },
  "cdb_top_parity_err_initiate_register": {
    "type": "register",
    "block": "cdb_top",
    "width": 13,
    "desc": "Parity Error Initiator Register",
    "fields": [
      [
        "cem_iccm_parity_err_initiate",
        0,
        1
      ],
      [
        "clpm_group_map_tcam0_parity_err_initiate",
        1,
        1
      ],
      [
        "clpm_group_map_tcam1_parity_err_initiate",
        2,
        1
      ],
      [
        "clpm_group_map_tcam2_parity_err_initiate",
        3,
        1
      ],
      [
        "clpm_group_map_tcam3_parity_err_initiate",
        4,
        1
      ],
      [
        "clpm_group_map_tcam4_parity_err_initiate",
        5,
        1
      ],
      [
        "clpm_group_map_tcam5_parity_err_initiate",
        6,
        1
      ],
      [
        "clpm_group_map_tcam6_parity_err_initiate",
        7,
        1
      ],
      [
        "clpm_group_map_tcam7_parity_err_initiate",
        8,
        1
      ],
      [
        "clpm_group_map_tcam8_parity_err_initiate",
        9,
        1
      ],
      [
        "clpm_group_map_tcam9_parity_err_initiate",
        10,
        1
      ],
      [
        "clpm_group_map_tcam10_parity_err_initiate",
        11,
        1
      ],
      [
        "clpm_group_map_tcam11_parity_err_initiate",
        12,
        1
      ]
    ]
  },
  "cdb_top_mem_protect_err_status": {
    "type": "register",
    "block": "cdb_top",
    "width": 104,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "slb_pipe_psn_table0_err_int",
        0,
        1
      ],
      [
        "slb_pipe_psn_table1_err_int",
        1,
        1
      ],
      [
        "slb_pipe_psn_table2_err_int",
        2,
        1
      ],
      [
        "slb_pipe_psn_table3_err_int",
        3,
        1
      ],
      [
        "slb_pipe_psn_table4_err_int",
        4,
        1
      ],
      [
        "slb_pipe_psn_table5_err_int",
        5,
        1
      ],
      [
        "slb_central_context_table_err_int",
        6,
        1
      ],
      [
        "cem_iccm_err_int",
        7,
        1
      ],
      [
        "counters_err_int",
        8,
        1
      ],
      [
        "key_mem0_err_int",
        9,
        1
      ],
      [
        "key_mem1_err_int",
        10,
        1
      ],
      [
        "key_mem2_err_int",
        11,
        1
      ],
      [
        "key_mem3_err_int",
        12,
        1
      ],
      [
        "key_mem4_err_int",
        13,
        1
      ],
      [
        "key_mem5_err_int",
        14,
        1
      ],
      [
        "cdsp_small_cbr_mem0_err_int",
        15,
        1
      ],
      [
        "cdsp_small_cbr_mem1_err_int",
        16,
        1
      ],
      [
        "cdsp_small_cbr_mem2_err_int",
        17,
        1
      ],
      [
        "cdsp_small_cbr_mem3_err_int",
        18,
        1
      ],
      [
        "cdsp_big_cbr_mem0_err_int",
        19,
        1
      ],
      [
        "cdsp_big_cbr_mem1_err_int",
        20,
        1
      ],
      [
        "lpm_key_mem0_err_int",
        21,
        1
      ],
      [
        "lpm_key_mem1_err_int",
        22,
        1
      ],
      [
        "lpm_key_mem2_err_int",
        23,
        1
      ],
      [
        "lpm_key_mem3_err_int",
        24,
        1
      ],
      [
        "lpm_key_mem4_err_int",
        25,
        1
      ],
      [
        "lpm_key_mem5_err_int",
        26,
        1
      ],
      [
        "lpm_big_cbr_mem0_err_int",
        27,
        1
      ],
      [
        "lpm_big_cbr_mem1_err_int",
        28,
        1
      ],
      [
        "lpm_small_cbr_mem0_err_int",
        29,
        1
      ],
      [
        "lpm_small_cbr_mem1_err_int",
        30,
        1
      ],
      [
        "lpm_small_cbr_mem2_err_int",
        31,
        1
      ],
      [
        "lpm_small_cbr_mem3_err_int",
        32,
        1
      ],
      [
        "em_big_cbr_mem0_err_int",
        33,
        1
      ],
      [
        "em_big_cbr_mem1_err_int",
        34,
        1
      ],
      [
        "em_payload_mem0_err_int",
        35,
        1
      ],
      [
        "em_payload_mem1_err_int",
        36,
        1
      ],
      [
        "em_payload_mem2_err_int",
        37,
        1
      ],
      [
        "em_payload_mem3_err_int",
        38,
        1
      ],
      [
        "em_payload_mem4_err_int",
        39,
        1
      ],
      [
        "em_payload_mem5_err_int",
        40,
        1
      ],
      [
        "lpm_group_rate_mem_err_int",
        41,
        1
      ],
      [
        "clpm_mmxbar0_err_int",
        42,
        1
      ],
      [
        "clpm_mmxbar1_err_int",
        43,
        1
      ],
      [
        "clpm_mmxbar2_err_int",
        44,
        1
      ],
      [
        "clpm_mmxbar3_err_int",
        45,
        1
      ],
      [
        "clpm_mmxbar4_err_int",
        46,
        1
      ],
      [
        "clpm_mmxbar5_err_int",
        47,
        1
      ],
      [
        "clpm_mmxbar6_err_int",
        48,
        1
      ],
      [
        "clpm_mmxbar7_err_int",
        49,
        1
      ],
      [
        "clpm_mmxbar8_err_int",
        50,
        1
      ],
      [
        "clpm_mmxbar9_err_int",
        51,
        1
      ],
      [
        "clpm_mmxbar10_err_int",
        52,
        1
      ],
      [
        "clpm_mmxbar11_err_int",
        53,
        1
      ],
      [
        "cem_age_table_err_int",
        54,
        1
      ],
      [
        "em_group_rate_mem_err_int",
        55,
        1
      ],
      [
        "cem_mmxbar0_err_int",
        56,
        1
      ],
      [
        "cem_mmxbar1_err_int",
        57,
        1
      ],
      [
        "cem_mmxbar2_err_int",
        58,
        1
      ],
      [
        "cem_mmxbar3_err_int",
        59,
        1
      ],
      [
        "cem_mmxbar4_err_int",
        60,
        1
      ],
      [
        "cem_mmxbar5_err_int",
        61,
        1
      ],
      [
        "cem_mmxbar6_err_int",
        62,
        1
      ],
      [
        "cem_mmxbar7_err_int",
        63,
        1
      ],
      [
        "cem_mmxbar8_err_int",
        64,
        1
      ],
      [
        "cem_mmxbar9_err_int",
        65,
        1
      ],
      [
        "cem_mmxbar10_err_int",
        66,
        1
      ],
      [
        "cem_mmxbar11_err_int",
        67,
        1
      ],
      [
        "clpm_group_map_tcam0_err_int",
        68,
        1
      ],
      [
        "clpm_group_map_tcam1_err_int",
        69,
        1
      ],
      [
        "clpm_group_map_tcam2_err_int",
        70,
        1
      ],
      [
        "clpm_group_map_tcam3_err_int",
        71,
        1
      ],
      [
        "clpm_group_map_tcam4_err_int",
        72,
        1
      ],
      [
        "clpm_group_map_tcam5_err_int",
        73,
        1
      ],
      [
        "clpm_group_map_tcam6_err_int",
        74,
        1
      ],
      [
        "clpm_group_map_tcam7_err_int",
        75,
        1
      ],
      [
        "clpm_group_map_tcam8_err_int",
        76,
        1
      ],
      [
        "clpm_group_map_tcam9_err_int",
        77,
        1
      ],
      [
        "clpm_group_map_tcam10_err_int",
        78,
        1
      ],
      [
        "clpm_group_map_tcam11_err_int",
        79,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier0_err_int",
        80,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier1_err_int",
        81,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier2_err_int",
        82,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier3_err_int",
        83,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier4_err_int",
        84,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier5_err_int",
        85,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier6_err_int",
        86,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier7_err_int",
        87,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier8_err_int",
        88,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier9_err_int",
        89,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier10_err_int",
        90,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier11_err_int",
        91,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier12_err_int",
        92,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier13_err_int",
        93,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier14_err_int",
        94,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier15_err_int",
        95,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier16_err_int",
        96,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier17_err_int",
        97,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier18_err_int",
        98,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier19_err_int",
        99,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier20_err_int",
        100,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier21_err_int",
        101,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier22_err_int",
        102,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_verifier23_err_int",
        103,
        1
      ]
    ]
  },
  "cdb_top_selected_ser_error_info": {
    "type": "register",
    "block": "cdb_top",
    "width": 16,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        14
      ],
      [
        "mem_err_type",
        14,
        2
      ]
    ]
  },
  "cdb_top_ser_error_debug_configuration": {
    "type": "register",
    "block": "cdb_top",
    "width": 8,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        7
      ],
      [
        "reset_memory_errors",
        7,
        1
      ]
    ]
  },
  "cdb_top_ecc_1b_err_debug": {
    "type": "register",
    "block": "cdb_top",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "cdb_top_ecc_2b_err_debug": {
    "type": "register",
    "block": "cdb_top",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "cdb_top_parity_err_debug": {
    "type": "register",
    "block": "cdb_top",
    "width": 16,
    "desc": "Parity Error Counter",
    "fields": [
      [
        "parity_err_counter",
        0,
        16
      ]
    ]
  },
  "cdb_top_mbist_pass_status": {
    "type": "register",
    "block": "cdb_top",
    "width": 384,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        384
      ]
    ]
  },
  "cdb_top_mbist_fail_status": {
    "type": "register",
    "block": "cdb_top",
    "width": 384,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        384
      ]
    ]
  },
  "cdb_top_tcam_bist_status": {
    "type": "register",
    "block": "cdb_top",
    "width": 144,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        72
      ],
      [
        "tcam_bist_done_fail_out",
        72,
        72
      ]
    ]
  },
  "cdb_top_tcam_scan_period_cfg": {
    "type": "register",
    "block": "cdb_top",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "cdb_top_counter_timer": {
    "type": "register",
    "block": "cdb_top",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "cdb_top_counter_timer_trigger_reg": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "cdb_top_memory_access_timeout": {
    "type": "register",
    "block": "cdb_top",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "cdb_top_broadcast_config_reg": {
    "type": "register",
    "block": "cdb_top",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "cdb_top_memory_prot_bypass": {
    "type": "register",
    "block": "cdb_top",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "cdb_top_soft_reset_configuration": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "cdb_top_mbist_configuration": {
    "type": "register",
    "block": "cdb_top",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "cdb_top_power_down_configuration": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "cdb_top_spare_reg": {
    "type": "register",
    "block": "cdb_top",
    "width": 128,
    "desc": "Spare register",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "cdb_top_pmro_ctrl": {
    "type": "register",
    "block": "cdb_top",
    "width": 39,
    "desc": "PMRO controller configuration",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "cdb_top_pmro_status": {
    "type": "register",
    "block": "cdb_top",
    "width": 34,
    "desc": "PMRO status configuration",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "cdb_top_mirror_bus_conf_reg": {
    "type": "register",
    "block": "cdb_top",
    "width": 11,
    "desc": "Mirror Bus configurations",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "cdb_top_mirror_bus_status": {
    "type": "register",
    "block": "cdb_top",
    "width": 32,
    "desc": "Mirror Bus status result",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "cdb_top_device_time_offset_cfg": {
    "type": "register",
    "block": "cdb_top",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "cdb_top_num_of_clks_before_force_pop_from_efdb_bypass_fifo_r": {
    "type": "register",
    "block": "cdb_top",
    "width": 10,
    "desc": "",
    "fields": [
      [
        "num_of_clks_before_force_pop_from_efdb_bypass_fifo",
        0,
        10
      ]
    ]
  },
  "cdb_top_next_delete_fifo_alm_full_cfg_r": {
    "type": "register",
    "block": "cdb_top",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "next_delete_fifo_alm_full_cfg",
        0,
        4
      ]
    ]
  },
  "cdb_top_central_sna_debug_data_bus_register": {
    "type": "register",
    "block": "cdb_top",
    "width": 48,
    "desc": "debug_data_bus_register",
    "fields": [
      [
        "debug_data_bus",
        0,
        48
      ]
    ]
  },
  "cdb_top_central_sna_debug_data_select_register": {
    "type": "register",
    "block": "cdb_top",
    "width": 4,
    "desc": "debug_data_select_register",
    "fields": [
      [
        "debug_data_select",
        0,
        4
      ]
    ]
  },
  "cdb_top_debug_fifos_water_marks_register": {
    "type": "register",
    "block": "cdb_top",
    "width": 37,
    "desc": "debug_data_bus_register",
    "fields": [
      [
        "slb_central_sos_fifo_wm",
        0,
        7
      ],
      [
        "slb_efdb_bypass_fifo_wm",
        7,
        5
      ],
      [
        "slb_next_delete_fifo_wm",
        12,
        4
      ],
      [
        "slb_reset_context_cbr_fifo_wm",
        16,
        8
      ],
      [
        "slb_num_of_flows_wm",
        24,
        13
      ]
    ]
  },
  "cdb_top_central_sna_num_of_flows_counter_reg": {
    "type": "register",
    "block": "cdb_top",
    "width": 13,
    "desc": "central_sna_num_of_flows_counter_reg",
    "fields": [
      [
        "slb_num_of_flows_counter",
        0,
        13
      ]
    ]
  },
  "cdb_top_init_done_status_register": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "init_done_status_reg",
    "fields": [
      [
        "init_done_status_r",
        0,
        1
      ]
    ]
  },
  "cdb_top_select_rxpp_number_per_each_slice_sna": {
    "type": "register",
    "block": "cdb_top",
    "width": 21,
    "desc": "select_rxpp_number_per_each_slice_sna",
    "fields": [
      [
        "selected_rxpp_to_slice_sna0",
        0,
        3
      ],
      [
        "selected_rxpp_to_slice_sna1",
        3,
        3
      ],
      [
        "selected_rxpp_to_slice_sna2",
        6,
        3
      ],
      [
        "selected_slice_sna_to_rxpp0",
        9,
        2
      ],
      [
        "selected_slice_sna_to_rxpp1",
        11,
        2
      ],
      [
        "selected_slice_sna_to_rxpp2",
        13,
        2
      ],
      [
        "selected_slice_sna_to_rxpp3",
        15,
        2
      ],
      [
        "selected_slice_sna_to_rxpp4",
        17,
        2
      ],
      [
        "selected_slice_sna_to_rxpp5",
        19,
        2
      ]
    ]
  },
  "cdb_top_slb_or_pld_logic": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "slb_or_pld_logic",
    "fields": [
      [
        "use_slb_logic",
        0,
        1
      ]
    ]
  },
  "cdb_top_plb_use_source_identifier_as_reorder_context_reg": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "plb_use_source_identifier_as_reorder_context_reg",
    "fields": [
      [
        "plb_use_source_identifier_as_reorder_context",
        0,
        1
      ]
    ]
  },
  "cdb_top_slb_clock_offset_and_thresholds_registers": {
    "type": "register",
    "block": "cdb_top",
    "width": 18,
    "desc": "slb_clock_threshold_register",
    "fields": [
      [
        "slb_local_segment_aging_clock_offset",
        0,
        5
      ],
      [
        "slb_local_segment_aging_threshold_time",
        5,
        4
      ],
      [
        "slb_central_context_aging_clock_offset",
        9,
        5
      ],
      [
        "slb_central_context_aging_threshold_time",
        14,
        4
      ]
    ]
  },
  "cdb_top_efdb_bypass_cfg_regs": {
    "type": "register",
    "block": "cdb_top",
    "width": 10,
    "desc": "plb_use_source_identifier_as_reorder_context_reg",
    "fields": [
      [
        "enable_slow_pop_when_emdb_delete_request",
        0,
        1
      ],
      [
        "num_of_cycle_between_each_pop_in_slow_pop_mode",
        1,
        4
      ],
      [
        "max_efdb_bypass_entries_for_delete_enable",
        5,
        5
      ]
    ]
  },
  "cdb_top_slb_counters": {
    "type": "register",
    "block": "cdb_top",
    "width": 60,
    "desc": "slb_counters",
    "fields": [
      [
        "efdb_bypass_push_not_succeeded",
        0,
        20
      ],
      [
        "slb_efdb_bypass_fifo_almost_full",
        20,
        20
      ],
      [
        "slb_central_sos_fifo_almost_full",
        40,
        20
      ]
    ]
  },
  "cdb_top_slb_max_number_of_packets_in_segment": {
    "type": "register",
    "block": "cdb_top",
    "width": 13,
    "desc": "slb_max_number_of_packets_in_segment",
    "fields": [
      [
        "slb_max_num_of_packets_in_segment",
        0,
        13
      ]
    ]
  },
  "cdb_top_plb_efdb_access": {
    "type": "register",
    "block": "cdb_top",
    "width": 51,
    "desc": "plb_efdb_cpu_access",
    "fields": [
      [
        "plb_efdb_access_valid_r",
        0,
        1
      ],
      [
        "plb_efdb_access_qi_cmd_r",
        1,
        1
      ],
      [
        "plb_efdb_access_insert_or_delete_succeeded_r",
        2,
        1
      ],
      [
        "plb_efdb_access_key_r",
        3,
        36
      ],
      [
        "plb_efdb_access_pld_r",
        39,
        12
      ]
    ]
  },
  "cdb_top_interrupt_summery_array": {
    "type": "register",
    "block": "cdb_top",
    "width": 3,
    "desc": "interrupt_summery_array",
    "fields": [
      [
        "efdb_table_duplicate_entry",
        0,
        1
      ],
      [
        "efdb_table_plb_miss",
        1,
        1
      ],
      [
        "slb_efdb_table_insert_not_succeeded",
        2,
        1
      ]
    ]
  },
  "cdb_top_interrupt_summery_array_mask": {
    "type": "register",
    "block": "cdb_top",
    "width": 3,
    "desc": "This register masks interrupt_summery_array interrupt register",
    "fields": [
      [
        "efdb_table_duplicate_entry_mask",
        0,
        1
      ],
      [
        "efdb_table_plb_miss_mask",
        1,
        1
      ],
      [
        "slb_efdb_table_insert_not_succeeded_mask",
        2,
        1
      ]
    ]
  },
  "cdb_top_interrupt_summery_array_test": {
    "type": "register",
    "block": "cdb_top",
    "width": 3,
    "desc": "This register tests interrupt_summery_array interrupt register",
    "fields": [
      [
        "efdb_table_duplicate_entry_test",
        0,
        1
      ],
      [
        "efdb_table_plb_miss_test",
        1,
        1
      ],
      [
        "slb_efdb_table_insert_not_succeeded_test",
        2,
        1
      ]
    ]
  },
  "cdb_top_cdb_core_interrupt_summary_reg": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "Per slice configuration. Selects which results from the TCAM return to the silce forward/egress key search. There are 44 result, 5 from each ring, plus 4 results from spanned data base merger - the data base merges does priority decoding on result0 of each ring(there are 8 rings).",
    "fields": [
      [
        "cdb_core_interrupt_summary",
        0,
        1
      ]
    ]
  },
  "cdb_top_cdb_core_interrupt_summary_reg_mask": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "This register masks cdb_core[8]_interrupt_summary_reg interrupt register",
    "fields": [
      [
        "cdb_core_interrupt_summary_mask",
        0,
        1
      ]
    ]
  },
  "cdb_top_cdb_core_interrupt_summary_reg_test": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "This register tests cdb_core[8]_interrupt_summary_reg interrupt register",
    "fields": [
      [
        "cdb_core_interrupt_summary_test",
        0,
        1
      ]
    ]
  },
  "cdb_top_slice_result_index_select": {
    "type": "register",
    "block": "cdb_top",
    "width": 30,
    "desc": "Per slice configuration. Selects which results from the TCAM return to the silce forward/egress key search. There are 44 result, 5 from each ring, plus 4 results from spanned data base merger - the data base merges does priority decoding on result0 of each ring(there are 8 rings).",
    "fields": [
      [
        "slice_term_res_select",
        0,
        6
      ],
      [
        "slice_fwd0_res_select",
        6,
        6
      ],
      [
        "slice_fwd1_res_select",
        12,
        6
      ],
      [
        "slice_egr0_res_select",
        18,
        6
      ],
      [
        "slice_egr1_res_select",
        24,
        6
      ]
    ]
  },
  "cdb_top_dbm_join_rings": {
    "type": "register",
    "block": "cdb_top",
    "width": 8,
    "desc": "there are 4 data_base mergers - each one gets an 8 bit bitmap indicating which rings (out of the 8) it will prioritize to one result. Only ring-ch0 of the 5 ring results can be merged - so if you want data base that uese more than 1 ring - make sure it's key goes to ring-ch0",
    "fields": [
      [
        "dbm_use_rings",
        0,
        8
      ]
    ]
  },
  "cdb_top_ring_channel_select": {
    "type": "register",
    "block": "cdb_top",
    "width": 25,
    "desc": "per ring configuration. Maps slices keys to a ring channel. There are 30 slice keys, and 5 ring  channels in each ring(there are 8 rings).  0=slice0_term,  1=slice0_fwd0,  2=slice0_fwd1 3=slice0_egr0, 4=slice0_egr1, 5 =slice1_term 6=slice1_fwd0 ...etc.",
    "fields": [
      [
        "cdb_core_ring_ch0_select",
        0,
        5
      ],
      [
        "cdb_core_ring_ch1_select",
        5,
        5
      ],
      [
        "cdb_core_ring_ch2_select",
        10,
        5
      ],
      [
        "cdb_core_ring_ch3_select",
        15,
        5
      ],
      [
        "cdb_core_ring_ch4_select",
        20,
        5
      ]
    ]
  },
  "cdb_top_lpm_destination_6_msbs_mapping": {
    "type": "register",
    "block": "cdb_top",
    "width": 7,
    "desc": "maps 6 msbits of the destination to new 6 bits + default indication",
    "fields": [
      [
        "dest_is_default",
        0,
        1
      ],
      [
        "new_6_msbs_in_dest",
        1,
        6
      ]
    ]
  },
  "cdb_top_max_hbm_req_per_slice_if": {
    "type": "register",
    "block": "cdb_top",
    "width": 6,
    "desc": "number of hbm requests each slice if (12 in total) can send",
    "fields": [
      [
        "max_hbm_req_per_slice_interface",
        0,
        6
      ]
    ]
  },
  "cdb_top_lpm_uneven_load_blance": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "Uneven access rate between the LPM instances",
    "fields": [
      [
        "lpm_uneven_load_balance",
        0,
        1
      ]
    ]
  },
  "cdb_top_lpm_uneven_load_blance_mask": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "This register masks lpm_uneven_load_blance interrupt register",
    "fields": [
      [
        "lpm_uneven_load_balance_mask",
        0,
        1
      ]
    ]
  },
  "cdb_top_lpm_uneven_load_blance_test": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "This register tests lpm_uneven_load_blance interrupt register",
    "fields": [
      [
        "lpm_uneven_load_balance_test",
        0,
        1
      ]
    ]
  },
  "cdb_top_lpm_group_map_table": {
    "type": "register",
    "block": "cdb_top",
    "width": 4,
    "desc": "Map an LPMgroup to an LPM instance",
    "fields": [
      [
        "group_to_lpm_map",
        0,
        4
      ]
    ]
  },
  "cdb_top_lpm_access_rate_counters": {
    "type": "register",
    "block": "cdb_top",
    "width": 96,
    "desc": "LPM instance and LPM group access rate counters",
    "fields": [
      [
        "lpm_inst_rate_counter_refresh_period",
        0,
        32
      ],
      [
        "lpm_inst_uneven_load_threshold",
        32,
        32
      ],
      [
        "lpm_group_rate_counter_refresh_period",
        64,
        32
      ]
    ]
  },
  "cdb_top_lpm_access_rate_counters_interrupt": {
    "type": "register",
    "block": "cdb_top",
    "width": 4,
    "desc": "LPM instance and LPM group access rate counters",
    "fields": [
      [
        "uneven_load_balance_lpm_instance",
        0,
        4
      ]
    ]
  },
  "cdb_top_cem_uneven_load_blance": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "Uneven access rate between the EM instances",
    "fields": [
      [
        "cem_uneven_load_balance",
        0,
        1
      ]
    ]
  },
  "cdb_top_cem_uneven_load_blance_mask": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "This register masks cem_uneven_load_blance interrupt register",
    "fields": [
      [
        "cem_uneven_load_balance_mask",
        0,
        1
      ]
    ]
  },
  "cdb_top_cem_uneven_load_blance_test": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "This register tests cem_uneven_load_blance interrupt register",
    "fields": [
      [
        "cem_uneven_load_balance_test",
        0,
        1
      ]
    ]
  },
  "cdb_top_cem_group_map_table": {
    "type": "register",
    "block": "cdb_top",
    "width": 4,
    "desc": "Map an EM group to an EM instance",
    "fields": [
      [
        "group_to_em_map",
        0,
        4
      ]
    ]
  },
  "cdb_top_cem_group_crc_init_val": {
    "type": "register",
    "block": "cdb_top",
    "width": 8,
    "desc": "the start vector for the crc to convert key to EM group",
    "fields": [
      [
        "key_to_group_crc_init_val",
        0,
        8
      ]
    ]
  },
  "cdb_top_cem_access_rate_counters": {
    "type": "register",
    "block": "cdb_top",
    "width": 96,
    "desc": "EM instance and EM group access rate counters",
    "fields": [
      [
        "em_inst_rate_counter_refresh_period",
        0,
        32
      ],
      [
        "em_inst_uneven_load_threshold",
        32,
        32
      ],
      [
        "em_group_rate_counter_refresh_period",
        64,
        32
      ]
    ]
  },
  "cdb_top_cem_access_rate_counters_interrupt": {
    "type": "register",
    "block": "cdb_top",
    "width": 4,
    "desc": "EM instance and EM group access rate counters",
    "fields": [
      [
        "uneven_load_balance_em_instance",
        0,
        4
      ]
    ]
  },
  "cdb_top_mng_lrn_wrr_access_ration": {
    "type": "register",
    "block": "cdb_top",
    "width": 14,
    "desc": "weights for the WRR between the management and learn interface",
    "fields": [
      [
        "mng_wrr_weight",
        0,
        7
      ],
      [
        "lrn_wrr_weight",
        7,
        7
      ]
    ]
  },
  "cdb_top_learn_manager_cfg_max_learn_type": {
    "type": "register",
    "block": "cdb_top",
    "width": 2,
    "desc": "Type of learning",
    "fields": [
      [
        "local_learning",
        0,
        1
      ],
      [
        "system_learning",
        1,
        1
      ]
    ]
  },
  "cdb_top_learn_manager_ldb_cfg": {
    "type": "register",
    "block": "cdb_top",
    "width": 7,
    "desc": "configures logical data base (ldb) with and id",
    "fields": [
      [
        "mact_ldb_width",
        0,
        3
      ],
      [
        "mact_ldb",
        3,
        4
      ]
    ]
  },
  "cdb_top_em_key_width": {
    "type": "register",
    "block": "cdb_top",
    "width": 32,
    "desc": "The key used by the EM. ",
    "fields": [
      [
        "key_width",
        0,
        32
      ]
    ]
  },
  "cdb_top_active_banks": {
    "type": "register",
    "block": "cdb_top",
    "width": 16,
    "desc": "The active banks of the CEM, 16 EM, each has up to 16 banks",
    "fields": [
      [
        "active_banks",
        0,
        16
      ]
    ]
  },
  "cdb_top_hbm_lkp_threshold": {
    "type": "register",
    "block": "cdb_top",
    "width": 7,
    "desc": "per cdb splitter - if there are more lokps in the air than this number - lookups will not go to HBM but will return default value as reply to the search in the LPM.",
    "fields": [
      [
        "hbm_eligibility_th",
        0,
        7
      ]
    ]
  },
  "cdb_top_access_reg": {
    "type": "register",
    "block": "cdb_top",
    "width": 32,
    "desc": "CEM ARC usage registers",
    "fields": [
      [
        "arc_access_reg",
        0,
        32
      ]
    ]
  },
  "cdb_top_valid_reg": {
    "type": "register",
    "block": "cdb_top",
    "width": 64,
    "desc": "CEM ARC usage registers",
    "fields": [
      [
        "arc_valid_reg",
        0,
        32
      ],
      [
        "arc_valid_reg_mask",
        32,
        32
      ]
    ]
  },
  "cdb_top_bulk_update_regs": {
    "type": "register",
    "block": "cdb_top",
    "width": 53,
    "desc": "CEM ARC usage registers",
    "fields": [
      [
        "bulk_update_interval",
        0,
        17
      ],
      [
        "bulk_update_cycle",
        17,
        36
      ]
    ]
  },
  "cdb_top_aging_regs": {
    "type": "register",
    "block": "cdb_top",
    "width": 54,
    "desc": "CEM ARC usage registers",
    "fields": [
      [
        "aging_interval",
        0,
        17
      ],
      [
        "aging_cycle",
        17,
        36
      ],
      [
        "aging_enable",
        53,
        1
      ]
    ]
  },
  "cdb_top_aging_overflow": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "CEM ARC usage registers",
    "fields": [
      [
        "aging_overflow",
        0,
        1
      ]
    ]
  },
  "cdb_top_aging_overflow_mask": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "This register masks AgingOverflow interrupt register",
    "fields": [
      [
        "aging_overflow_mask",
        0,
        1
      ]
    ]
  },
  "cdb_top_aging_overflow_test": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "This register tests AgingOverflow interrupt register",
    "fields": [
      [
        "aging_overflow_test",
        0,
        1
      ]
    ]
  },
  "cdb_top_age_refresh_value_reg": {
    "type": "register",
    "block": "cdb_top",
    "width": 3,
    "desc": "",
    "fields": [
      [
        "age_refresh_value",
        0,
        3
      ]
    ]
  },
  "cdb_top_bulk_update_overflow": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "CEM ARC usage registers",
    "fields": [
      [
        "bulk_update_overflow",
        0,
        1
      ]
    ]
  },
  "cdb_top_bulk_update_overflow_mask": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "This register masks BulkUpdateOverflow interrupt register",
    "fields": [
      [
        "bulk_update_overflow_mask",
        0,
        1
      ]
    ]
  },
  "cdb_top_bulk_update_overflow_test": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "This register tests BulkUpdateOverflow interrupt register",
    "fields": [
      [
        "bulk_update_overflow_test",
        0,
        1
      ]
    ]
  },
  "cdb_top_arc_interrupt_to_cpu": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "CEM ARC usage registers",
    "fields": [
      [
        "cem_mng2css_interrupt",
        0,
        1
      ]
    ]
  },
  "cdb_top_arc_interrupt_to_cpu_mask": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "This register masks arc_interrupt_to_cpu interrupt register",
    "fields": [
      [
        "cem_mng2css_interrupt_mask",
        0,
        1
      ]
    ]
  },
  "cdb_top_arc_interrupt_to_cpu_test": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "This register tests arc_interrupt_to_cpu interrupt register",
    "fields": [
      [
        "cem_mng2css_interrupt_test",
        0,
        1
      ]
    ]
  },
  "cdb_top_bulk_update_init_reg": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "CEM ARC usage registers",
    "fields": [
      [
        "bulk_update_init",
        0,
        1
      ]
    ]
  },
  "cdb_top_bulk_update_done_reg": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "CEM ARC usage registers",
    "fields": [
      [
        "bulk_update_done",
        0,
        1
      ]
    ]
  },
  "cdb_top_arc_interrupt_masks": {
    "type": "register",
    "block": "cdb_top",
    "width": 5,
    "desc": "Msak the interrupts genereted towards the ARC core",
    "fields": [
      [
        "interrupt_mask",
        0,
        5
      ]
    ]
  },
  "cdb_top_arc_control_registers": {
    "type": "register",
    "block": "cdb_top",
    "width": 11,
    "desc": "Msak the interrupts genereted towards the ARC core",
    "fields": [
      [
        "run_req",
        0,
        1
      ],
      [
        "halt_req",
        1,
        1
      ],
      [
        "arc_rst",
        2,
        1
      ],
      [
        "arc_num",
        3,
        8
      ]
    ]
  },
  "cdb_top_arc_run_response": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "CEM ARC usage registers",
    "fields": [
      [
        "run_ack",
        0,
        1
      ]
    ]
  },
  "cdb_top_arc_halt_response": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "CEM ARC usage registers",
    "fields": [
      [
        "halt_ack",
        0,
        1
      ]
    ]
  },
  "cdb_top_arc_status_registers": {
    "type": "register",
    "block": "cdb_top",
    "width": 5,
    "desc": "CEM ARC usage registers",
    "fields": [
      [
        "sys_halt",
        0,
        1
      ],
      [
        "sys_sleep",
        1,
        1
      ],
      [
        "sys_sleep_mode",
        2,
        3
      ]
    ]
  },
  "cdb_top_arc_mem_regs": {
    "type": "register",
    "block": "cdb_top",
    "width": 14,
    "desc": "CEM ARC usage registers",
    "fields": [
      [
        "ccm_wr",
        0,
        1
      ],
      [
        "access_iccm",
        1,
        1
      ],
      [
        "ccm_addr",
        2,
        12
      ]
    ]
  },
  "cdb_top_arc_mem_ccm_data": {
    "type": "register",
    "block": "cdb_top",
    "width": 32,
    "desc": "CEM ARC usage registers",
    "fields": [
      [
        "ccm_data",
        0,
        32
      ]
    ]
  },
  "cdb_top_arc_mem_start": {
    "type": "register",
    "block": "cdb_top",
    "width": 1,
    "desc": "CEM ARC usage registers",
    "fields": [
      [
        "start",
        0,
        1
      ]
    ]
  },
  "cdb_top_arc_mems_bist_fail": {
    "type": "register",
    "block": "cdb_top",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "bist_fail",
        0,
        2
      ]
    ]
  },
  "cdb_top_arc_mems_bist_pass": {
    "type": "register",
    "block": "cdb_top",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "bist_pass",
        0,
        2
      ]
    ]
  },
  "cdb_top_arc_mems_bist_config": {
    "type": "register",
    "block": "cdb_top",
    "width": 3,
    "desc": "",
    "fields": [
      [
        "bist_ptrn_fill",
        0,
        1
      ],
      [
        "bist_run",
        1,
        1
      ],
      [
        "bist_rpr_mode",
        2,
        1
      ]
    ]
  },
  "cdb_top_cdb_debug_data_bus_register": {
    "type": "register",
    "block": "cdb_top",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "cdb_debug_data_bus",
        0,
        32
      ]
    ]
  },
  "cdb_top_cdb_debug_data_select_register": {
    "type": "register",
    "block": "cdb_top",
    "width": 9,
    "desc": "",
    "fields": [
      [
        "cdb_debug_data_select",
        0,
        9
      ]
    ]
  },
  "cdb_top_cdb_last_4_hbm_requests_ptrs": {
    "type": "register",
    "block": "cdb_top",
    "width": 76,
    "desc": "",
    "fields": [
      [
        "last_hbm_bucket_req0",
        0,
        19
      ],
      [
        "last_hbm_bucket_req1",
        19,
        19
      ],
      [
        "last_hbm_bucket_req2",
        38,
        19
      ],
      [
        "last_hbm_bucket_req3",
        57,
        19
      ]
    ]
  },
  "cdb_top_slb_or_plb_egress_flow_table_per_bank_reg": {
    "type": "register",
    "block": "cdb_top",
    "width": 74,
    "desc": "EM bank configurations, see fields description",
    "fields": [
      [
        "slb_or_plb_egress_flow_table_active_banks",
        0,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_hash_key",
        1,
        72
      ],
      [
        "slb_or_plb_egress_flow_table_use_primitive_crc",
        73,
        1
      ]
    ]
  },
  "cdb_top_slb_or_plb_egress_flow_table_per_em_reg": {
    "type": "register",
    "block": "cdb_top",
    "width": 33,
    "desc": "EM configurations, see fields description",
    "fields": [
      [
        "slb_or_plb_egress_flow_table_key_width",
        0,
        16
      ],
      [
        "slb_or_plb_egress_flow_table_auto_bubble_req",
        16,
        1
      ],
      [
        "slb_or_plb_egress_flow_table_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "cdb_top_slb_or_plb_egress_flow_table_cam_wm_max_reg": {
    "type": "register",
    "block": "cdb_top",
    "width": 8,
    "desc": "EM debug indications, see fields description",
    "fields": [
      [
        "slb_or_plb_egress_flow_table_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "cdb_top_slb_or_plb_egress_flow_table_bank_write_cntr_reg": {
    "type": "register",
    "block": "cdb_top",
    "width": 64,
    "desc": "EM bank debug indications, see fields description",
    "fields": [
      [
        "slb_or_plb_egress_flow_table_bank_write_cntr",
        0,
        64
      ]
    ]
  },
  "cdb_top_slb_pipe_psn_table": {
    "type": "memory",
    "block": "cdb_top",
    "width": 68,
    "desc": "slb-psn-memory",
    "fields": [
      [
        "pipe_local_psn_0",
        0,
        13
      ],
      [
        "pipe_local_psn_1",
        13,
        13
      ],
      [
        "pipe_local_psn_2",
        26,
        13
      ],
      [
        "pipe_local_psn_3",
        39,
        13
      ],
      [
        "pipe_local_last_sos_time_0",
        52,
        4
      ],
      [
        "pipe_local_last_sos_time_1",
        56,
        4
      ],
      [
        "pipe_local_last_sos_time_2",
        60,
        4
      ],
      [
        "pipe_local_last_sos_time_3",
        64,
        4
      ]
    ]
  },
  "cdb_top_slb_central_context_table": {
    "type": "memory",
    "block": "cdb_top",
    "width": 19,
    "desc": "slb_central_context_table",
    "fields": [
      [
        "em_index",
        0,
        14
      ],
      [
        "last_sos_time",
        14,
        4
      ],
      [
        "valid",
        18,
        1
      ]
    ]
  },
  "cdb_top_cem_iccm": {
    "type": "memory",
    "block": "cdb_top",
    "width": 32,
    "desc": "ICCM for CEM ARC",
    "fields": [
      [
        "iccm_line",
        0,
        32
      ]
    ]
  },
  "cdb_top_cem_dccm": {
    "type": "memory",
    "block": "cdb_top",
    "width": 32,
    "desc": "DCCM for CEM ARC",
    "fields": [
      [
        "dccm_line",
        0,
        32
      ]
    ]
  },
  "cdb_top_counters": {
    "type": "memory",
    "block": "cdb_top",
    "width": 20,
    "desc": "Counters used by the ARC Procedures",
    "fields": [
      [
        "count_line",
        0,
        20
      ]
    ]
  },
  "cdb_top_rev2_key_mem": {
    "type": "memory",
    "block": "cdb_top",
    "width": 157,
    "desc": "for splitter interface",
    "fields": [
      [
        "key_mem_field",
        0,
        157
      ]
    ]
  },
  "cdb_top_rev1_key_mem": {
    "type": "memory",
    "block": "cdb_top",
    "width": 156,
    "desc": "for splitter interface",
    "fields": [
      [
        "key_mem_field",
        0,
        156
      ]
    ]
  },
  "cdb_top_cdsp_small_cbr_mem": {
    "type": "memory",
    "block": "cdb_top",
    "width": 157,
    "desc": "",
    "fields": [
      [
        "cdsp_small_cbr",
        0,
        157
      ]
    ]
  },
  "cdb_top_cdsp_big_cbr_mem": {
    "type": "memory",
    "block": "cdb_top",
    "width": 157,
    "desc": "",
    "fields": [
      [
        "cdsp_big_cbr",
        0,
        157
      ]
    ]
  },
  "cdb_top_rev2_lpm_key_mem": {
    "type": "memory",
    "block": "cdb_top",
    "width": 157,
    "desc": "for lpm if",
    "fields": [
      [
        "lpm_key_mem_field",
        0,
        157
      ]
    ]
  },
  "cdb_top_rev1_lpm_key_mem": {
    "type": "memory",
    "block": "cdb_top",
    "width": 156,
    "desc": "for lpm if",
    "fields": [
      [
        "lpm_key_mem_field",
        0,
        156
      ]
    ]
  },
  "cdb_top_lpm_big_cbr_mem": {
    "type": "memory",
    "block": "cdb_top",
    "width": 155,
    "desc": "",
    "fields": [
      [
        "lpm_big_cbr_mem_field",
        0,
        155
      ]
    ]
  },
  "cdb_top_lpm_small_cbr_mem": {
    "type": "memory",
    "block": "cdb_top",
    "width": 155,
    "desc": "",
    "fields": [
      [
        "lpm_small_cbr_mem_field",
        0,
        155
      ]
    ]
  },
  "cdb_top_em_big_cbr_mem": {
    "type": "memory",
    "block": "cdb_top",
    "width": 155,
    "desc": "",
    "fields": [
      [
        "em_big_cbr_mem_field",
        0,
        155
      ]
    ]
  },
  "cdb_top_rev2_em_payload_mem": {
    "type": "memory",
    "block": "cdb_top",
    "width": 70,
    "desc": "",
    "fields": [
      [
        "em_payload_mem_field",
        0,
        70
      ]
    ]
  },
  "cdb_top_rev1_em_payload_mem": {
    "type": "memory",
    "block": "cdb_top",
    "width": 65,
    "desc": "",
    "fields": [
      [
        "em_payload_mem_field",
        0,
        65
      ]
    ]
  },
  "cdb_top_lpm_inst_rate_mem": {
    "type": "memory",
    "block": "cdb_top",
    "width": 33,
    "desc": "Some desc for mem2",
    "fields": [
      [
        "lpm_inst_rate_entry",
        0,
        33
      ]
    ]
  },
  "cdb_top_lpm_group_rate_mem": {
    "type": "memory",
    "block": "cdb_top",
    "width": 33,
    "desc": "Some desc ",
    "fields": [
      [
        "lpm_group_rate_entry",
        0,
        33
      ]
    ]
  },
  "cdb_top_clpm_mmxbar": {
    "type": "memory",
    "block": "cdb_top",
    "width": 154,
    "desc": "Some desc ",
    "fields": [
      [
        "clpm_mmxbar_entry",
        0,
        154
      ]
    ]
  },
  "cdb_top_cem_age_table": {
    "type": "memory",
    "block": "cdb_top",
    "width": 256,
    "desc": "Some desc for mem2",
    "fields": [
      [
        "age",
        0,
        256
      ]
    ]
  },
  "cdb_top_em_inst_rate_mem": {
    "type": "memory",
    "block": "cdb_top",
    "width": 33,
    "desc": "Some desc for mem2",
    "fields": [
      [
        "rate_cntr",
        0,
        33
      ]
    ]
  },
  "cdb_top_em_group_rate_mem": {
    "type": "memory",
    "block": "cdb_top",
    "width": 33,
    "desc": "Some desc ",
    "fields": [
      [
        "rate",
        0,
        33
      ]
    ]
  },
  "cdb_top_cem_mmxbar": {
    "type": "memory",
    "block": "cdb_top",
    "width": 160,
    "desc": "Some desc ",
    "fields": [
      [
        "mmxbar_entry",
        0,
        160
      ]
    ]
  },
  "cdb_top_lm_cem_mem": {
    "type": "memory",
    "block": "cdb_top",
    "width": 86,
    "desc": "when learn manager sends lkp to the Cenatrla EM - this mem holds the key + payload ",
    "fields": [
      [
        "lm_cem_mem_entry",
        0,
        86
      ]
    ]
  },
  "cdb_top_clpm_group_map_tcam": {
    "type": "memory",
    "block": "cdb_top",
    "width": 80,
    "desc": "Some desc for mem1",
    "fields": [
      [
        "clpm_group_map_tcam_key",
        0,
        80
      ],
      [
        "clpm_group_map_tcam_delete",
        80,
        1
      ]
    ]
  },
  "cdb_top_clpm_group_map_regs": {
    "type": "memory",
    "block": "cdb_top",
    "width": 7,
    "desc": "maps tcam hit index to group. Later on this group will be mapped to lpm_core",
    "fields": [
      [
        "trg_clpm",
        0,
        7
      ]
    ]
  },
  "cdb_top_slb_or_plb_egress_flow_table_verifier": {
    "type": "memory",
    "block": "cdb_top",
    "width": 184,
    "desc": "Holds the verifier and the payload of the EM entry",
    "fields": [
      [
        "slb_or_plb_egress_flow_table_verifier_data",
        0,
        184
      ]
    ]
  },
  "cdb_top_slb_or_plb_egress_flow_table_valid": {
    "type": "memory",
    "block": "cdb_top",
    "width": 4,
    "desc": "Bitmap of consumed EM entries, bit per entry",
    "fields": [
      [
        "slb_or_plb_egress_flow_table_valid_data",
        0,
        4
      ]
    ]
  },
  "cdb_top_slb_or_plb_egress_flow_table_cam": {
    "type": "memory",
    "block": "cdb_top",
    "width": 36,
    "desc": "EM fallback CAM",
    "fields": [
      [
        "slb_or_plb_egress_flow_table_cam_payload",
        0,
        12
      ],
      [
        "slb_or_plb_egress_flow_table_cam_key",
        12,
        36
      ],
      [
        "slb_or_plb_egress_flow_table_cam_valid",
        48,
        1
      ]
    ]
  },
  "fi_interrupt_register": {
    "type": "register",
    "block": "fi",
    "width": 1,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ]
    ]
  },
  "fi_mem_protect_interrupt": {
    "type": "register",
    "block": "fi",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "fi_mem_protect_interrupt_test": {
    "type": "register",
    "block": "fi",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "fi_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "fi",
    "width": 2,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "fi_core_macro_config_table_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "fi_core_tcam_assoc_data_ecc_1b_err_interrupt_mask",
        1,
        1
      ]
    ]
  },
  "fi_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "fi",
    "width": 2,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "fi_core_macro_config_table_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "fi_core_tcam_assoc_data_ecc_2b_err_interrupt_mask",
        1,
        1
      ]
    ]
  },
  "fi_parity_err_interrupt_register_mask": {
    "type": "register",
    "block": "fi",
    "width": 3,
    "desc": "Parity Error Interrupt Mask Register",
    "fields": [
      [
        "fi_engine_header_array_parity_err_interrupt_mask",
        0,
        1
      ],
      [
        "fi_engine_partial_header_parity_err_interrupt_mask",
        1,
        1
      ],
      [
        "fi_core_tcam_parity_err_interrupt_mask",
        2,
        1
      ]
    ]
  },
  "fi_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "fi",
    "width": 2,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "fi_core_macro_config_table_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "fi_core_tcam_assoc_data_ecc_1b_err_initiate",
        1,
        1
      ]
    ]
  },
  "fi_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "fi",
    "width": 2,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "fi_core_macro_config_table_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "fi_core_tcam_assoc_data_ecc_2b_err_initiate",
        1,
        1
      ]
    ]
  },
  "fi_parity_err_initiate_register": {
    "type": "register",
    "block": "fi",
    "width": 3,
    "desc": "Parity Error Initiator Register",
    "fields": [
      [
        "fi_engine_header_array_parity_err_initiate",
        0,
        1
      ],
      [
        "fi_engine_partial_header_parity_err_initiate",
        1,
        1
      ],
      [
        "fi_core_tcam_parity_err_initiate",
        2,
        1
      ]
    ]
  },
  "fi_mem_protect_err_status": {
    "type": "register",
    "block": "fi",
    "width": 5,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "fi_core_macro_config_table_err_int",
        0,
        1
      ],
      [
        "fi_core_tcam_assoc_data_err_int",
        1,
        1
      ],
      [
        "fi_engine_header_array_err_int",
        2,
        1
      ],
      [
        "fi_engine_partial_header_err_int",
        3,
        1
      ],
      [
        "fi_core_tcam_err_int",
        4,
        1
      ]
    ]
  },
  "fi_selected_ser_error_info": {
    "type": "register",
    "block": "fi",
    "width": 9,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        7
      ],
      [
        "mem_err_type",
        7,
        2
      ]
    ]
  },
  "fi_ser_error_debug_configuration": {
    "type": "register",
    "block": "fi",
    "width": 4,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        3
      ],
      [
        "reset_memory_errors",
        3,
        1
      ]
    ]
  },
  "fi_ecc_1b_err_debug": {
    "type": "register",
    "block": "fi",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "fi_ecc_2b_err_debug": {
    "type": "register",
    "block": "fi",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "fi_parity_err_debug": {
    "type": "register",
    "block": "fi",
    "width": 16,
    "desc": "Parity Error Counter",
    "fields": [
      [
        "parity_err_counter",
        0,
        16
      ]
    ]
  },
  "fi_mbist_pass_status": {
    "type": "register",
    "block": "fi",
    "width": 10,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        10
      ]
    ]
  },
  "fi_mbist_fail_status": {
    "type": "register",
    "block": "fi",
    "width": 10,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        10
      ]
    ]
  },
  "fi_tcam_bist_status": {
    "type": "register",
    "block": "fi",
    "width": 8,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        4
      ],
      [
        "tcam_bist_done_fail_out",
        4,
        4
      ]
    ]
  },
  "fi_tcam_scan_period_cfg": {
    "type": "register",
    "block": "fi",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "fi_counter_timer": {
    "type": "register",
    "block": "fi",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "fi_counter_timer_trigger_reg": {
    "type": "register",
    "block": "fi",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "fi_memory_access_timeout": {
    "type": "register",
    "block": "fi",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "fi_broadcast_config_reg": {
    "type": "register",
    "block": "fi",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "fi_memory_prot_bypass": {
    "type": "register",
    "block": "fi",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "fi_soft_reset_configuration": {
    "type": "register",
    "block": "fi",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "fi_mbist_configuration": {
    "type": "register",
    "block": "fi",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "fi_power_down_configuration": {
    "type": "register",
    "block": "fi",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "fi_spare_reg": {
    "type": "register",
    "block": "fi",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "fi_pmro_ctrl": {
    "type": "register",
    "block": "fi",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "fi_pmro_status": {
    "type": "register",
    "block": "fi",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "fi_mirror_bus_conf_reg": {
    "type": "register",
    "block": "fi",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "fi_mirror_bus_status": {
    "type": "register",
    "block": "fi",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "fi_device_time_offset_cfg": {
    "type": "register",
    "block": "fi",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "fi_fis_cfg_max_fi_cycles": {
    "type": "register",
    "block": "fi",
    "width": 5,
    "desc": "Max number of cycles  that a packet may stay in the FI core ",
    "fields": [
      [
        "fis_cfg_max_fi_cycles_r",
        0,
        5
      ]
    ]
  },
  "fi_error_entry_reg": {
    "type": "register",
    "block": "fi",
    "width": 6,
    "desc": "When a memory has multiple parity error on  a memory address, this register is used to remove the address from the FI memory address manager",
    "fields": [
      [
        "dont_return_entry_valid",
        0,
        1
      ],
      [
        "dont_return_entry",
        1,
        5
      ]
    ]
  },
  "fi_ipv4_error_checks": {
    "type": "register",
    "block": "fi",
    "width": 6,
    "desc": "Which error checks to perform for IPv4 headers",
    "fields": [
      [
        "check_ipv4_checksum_error",
        0,
        1
      ],
      [
        "check_ipv4_ttl_error",
        1,
        1
      ],
      [
        "check_ipv4_version_error",
        2,
        1
      ],
      [
        "check_ipv4_ihl_error",
        3,
        1
      ],
      [
        "check_ipv4_total_length_error",
        4,
        1
      ],
      [
        "check_ipv4_sip_mc_error",
        5,
        1
      ]
    ]
  },
  "fi_ethernet_error_checks": {
    "type": "register",
    "block": "fi",
    "width": 2,
    "desc": "Which error checks to perform for Ethernet headers",
    "fields": [
      [
        "check_eth_sa_mc_error",
        0,
        1
      ],
      [
        "check_eth_sa_da_error",
        1,
        1
      ]
    ]
  },
  "fi_debug_data_bus_register": {
    "type": "register",
    "block": "fi",
    "width": 32,
    "desc": "debug_data_bus_register",
    "fields": [
      [
        "debug_data_bus",
        0,
        32
      ]
    ]
  },
  "fi_debug_data_select_register": {
    "type": "register",
    "block": "fi",
    "width": 4,
    "desc": "debug_data_select_register",
    "fields": [
      [
        "debug_data_select",
        0,
        4
      ]
    ]
  },
  "fi_fi_core_macro_config_table": {
    "type": "memory",
    "block": "fi",
    "width": 72,
    "desc": "A memory in FI core that holds instructions that configures FI core",
    "fields": [
      [
        "alu_fs1_offset",
        0,
        6
      ],
      [
        "alu_fs1_valid_bits",
        6,
        4
      ],
      [
        "alu_fs2_offset",
        10,
        6
      ],
      [
        "alu_fs2_valid_bits",
        16,
        4
      ],
      [
        "fs1_const",
        20,
        8
      ],
      [
        "fs2_const",
        28,
        8
      ],
      [
        "alu_mux1_select",
        36,
        1
      ],
      [
        "alu_mux2_select",
        37,
        1
      ],
      [
        "hw_logic_select",
        38,
        3
      ],
      [
        "alu_shift1",
        41,
        4
      ],
      [
        "alu_shift2",
        45,
        5
      ],
      [
        "tcam_key_inst0",
        50,
        11
      ],
      [
        "tcam_key_inst1",
        61,
        11
      ]
    ]
  },
  "fi_fi_core_tcam_assoc_data": {
    "type": "memory",
    "block": "fi",
    "width": 54,
    "desc": "tcam mem",
    "fields": [
      [
        "header_size",
        0,
        6
      ],
      [
        "header_format",
        6,
        8
      ],
      [
        "tcam_mask_hw_logic_header_size",
        14,
        6
      ],
      [
        "tcam_mask_hw_logic_header_format",
        20,
        8
      ],
      [
        "tcam_mask_hw_logic_last_macro",
        28,
        1
      ],
      [
        "tcam_mask_hw_logic_advance_data",
        29,
        1
      ],
      [
        "tcam_mask_alu_header_size",
        30,
        6
      ],
      [
        "tcam_mask_alu_header_format",
        36,
        8
      ],
      [
        "advance_data",
        44,
        1
      ],
      [
        "start_new_layer",
        45,
        1
      ],
      [
        "start_new_header",
        46,
        1
      ],
      [
        "last_macro",
        47,
        1
      ],
      [
        "next_macro",
        48,
        6
      ]
    ]
  },
  "fi_fi_engine_header_array": {
    "type": "memory",
    "block": "fi",
    "width": 180,
    "desc": "A memory in FI engine that holds the packet's resolved data to be transmitted to the FI stage",
    "fields": [
      [
        "header_format_identifier_array_data",
        0,
        160
      ],
      [
        "layer_array_data",
        160,
        10
      ],
      [
        "parity_bits",
        170,
        10
      ]
    ]
  },
  "fi_fi_engine_partial_header": {
    "type": "memory",
    "block": "fi",
    "width": 1150,
    "desc": "A memory in FI engine that holds the header data that entered the FI engine",
    "fields": [
      [
        "fi_engine_partial_header_f",
        0,
        1150
      ]
    ]
  },
  "fi_fi_core_tcam": {
    "type": "memory",
    "block": "fi",
    "width": 40,
    "desc": "FI core TCAM",
    "fields": [
      [
        "fi_core_tcam_delete",
        0,
        1
      ],
      [
        "fi_core_tcam_key",
        1,
        40
      ]
    ]
  },
  "npe_interrupt_register": {
    "type": "register",
    "block": "npe",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "npe_interrupts_summary",
        1,
        1
      ]
    ]
  },
  "npe_mem_protect_interrupt": {
    "type": "register",
    "block": "npe",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "npe_mem_protect_interrupt_test": {
    "type": "register",
    "block": "npe",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "npe_parity_err_interrupt_register_mask": {
    "type": "register",
    "block": "npe",
    "width": 31,
    "desc": "Parity Error Interrupt Mask Register",
    "fields": [
      [
        "scoper_macro_parity_err_interrupt_mask",
        0,
        1
      ],
      [
        "lookup_keys_selection_macro_parity_err_interrupt_mask",
        1,
        1
      ],
      [
        "lookup_keys_construction_macro_parity_err_interrupt_mask",
        2,
        1
      ],
      [
        "lookup_keys_selection_tcam_parity_err_interrupt_mask",
        3,
        1
      ],
      [
        "lookup_memory_a_high_parity_err_interrupt_mask",
        4,
        1
      ],
      [
        "lookup_memory_b_high_parity_err_interrupt_mask",
        5,
        1
      ],
      [
        "lookup_memory_c_high_parity_err_interrupt_mask",
        6,
        1
      ],
      [
        "lookup_memory_d_high_parity_err_interrupt_mask",
        7,
        1
      ],
      [
        "lookup_memory_a_low_parity_err_interrupt_mask",
        8,
        1
      ],
      [
        "lookup_memory_b_low_parity_err_interrupt_mask",
        9,
        1
      ],
      [
        "lookup_memory_c_low_parity_err_interrupt_mask",
        10,
        1
      ],
      [
        "lookup_memory_d_low_parity_err_interrupt_mask",
        11,
        1
      ],
      [
        "resolution_keys_selection_macro_parity_err_interrupt_mask",
        12,
        1
      ],
      [
        "resolution_keys_selection_tcam_parity_err_interrupt_mask",
        13,
        1
      ],
      [
        "pd_update_unified_buckets_control_parity_err_interrupt_mask",
        14,
        1
      ],
      [
        "data_bus_holder_high_parity_err_interrupt_mask",
        15,
        1
      ],
      [
        "data_bus_holder_low_parity_err_interrupt_mask",
        16,
        1
      ],
      [
        "lookup_core_tcam_parity_err_interrupt_mask",
        17,
        1
      ],
      [
        "lvr0_fs_instructions_parity_err_interrupt_mask",
        18,
        1
      ],
      [
        "lvr1_fs_instructions_parity_err_interrupt_mask",
        19,
        1
      ],
      [
        "lvr3_fs_instructions_parity_err_interrupt_mask",
        20,
        1
      ],
      [
        "traps_key_construction_macro_parity_err_interrupt_mask",
        21,
        1
      ],
      [
        "traps_tcam_parity_err_interrupt_mask",
        22,
        1
      ],
      [
        "shared_table0_parity_err_interrupt_mask",
        23,
        1
      ],
      [
        "shared_table1_parity_err_interrupt_mask",
        24,
        1
      ],
      [
        "shared_table2_parity_err_interrupt_mask",
        25,
        1
      ],
      [
        "shared_table3_parity_err_interrupt_mask",
        26,
        1
      ],
      [
        "shared_table4_parity_err_interrupt_mask",
        27,
        1
      ],
      [
        "shared_table5_parity_err_interrupt_mask",
        28,
        1
      ],
      [
        "shared_table6_parity_err_interrupt_mask",
        29,
        1
      ],
      [
        "thread_memory_parity_err_interrupt_mask",
        30,
        1
      ]
    ]
  },
  "npe_parity_err_initiate_register": {
    "type": "register",
    "block": "npe",
    "width": 31,
    "desc": "Parity Error Initiator Register",
    "fields": [
      [
        "scoper_macro_parity_err_initiate",
        0,
        1
      ],
      [
        "lookup_keys_selection_macro_parity_err_initiate",
        1,
        1
      ],
      [
        "lookup_keys_construction_macro_parity_err_initiate",
        2,
        1
      ],
      [
        "lookup_keys_selection_tcam_parity_err_initiate",
        3,
        1
      ],
      [
        "lookup_memory_a_high_parity_err_initiate",
        4,
        1
      ],
      [
        "lookup_memory_b_high_parity_err_initiate",
        5,
        1
      ],
      [
        "lookup_memory_c_high_parity_err_initiate",
        6,
        1
      ],
      [
        "lookup_memory_d_high_parity_err_initiate",
        7,
        1
      ],
      [
        "lookup_memory_a_low_parity_err_initiate",
        8,
        1
      ],
      [
        "lookup_memory_b_low_parity_err_initiate",
        9,
        1
      ],
      [
        "lookup_memory_c_low_parity_err_initiate",
        10,
        1
      ],
      [
        "lookup_memory_d_low_parity_err_initiate",
        11,
        1
      ],
      [
        "resolution_keys_selection_macro_parity_err_initiate",
        12,
        1
      ],
      [
        "resolution_keys_selection_tcam_parity_err_initiate",
        13,
        1
      ],
      [
        "pd_update_unified_buckets_control_parity_err_initiate",
        14,
        1
      ],
      [
        "data_bus_holder_high_parity_err_initiate",
        15,
        1
      ],
      [
        "data_bus_holder_low_parity_err_initiate",
        16,
        1
      ],
      [
        "lookup_core_tcam_parity_err_initiate",
        17,
        1
      ],
      [
        "lvr0_fs_instructions_parity_err_initiate",
        18,
        1
      ],
      [
        "lvr1_fs_instructions_parity_err_initiate",
        19,
        1
      ],
      [
        "lvr3_fs_instructions_parity_err_initiate",
        20,
        1
      ],
      [
        "traps_key_construction_macro_parity_err_initiate",
        21,
        1
      ],
      [
        "traps_tcam_parity_err_initiate",
        22,
        1
      ],
      [
        "shared_table0_parity_err_initiate",
        23,
        1
      ],
      [
        "shared_table1_parity_err_initiate",
        24,
        1
      ],
      [
        "shared_table2_parity_err_initiate",
        25,
        1
      ],
      [
        "shared_table3_parity_err_initiate",
        26,
        1
      ],
      [
        "shared_table4_parity_err_initiate",
        27,
        1
      ],
      [
        "shared_table5_parity_err_initiate",
        28,
        1
      ],
      [
        "shared_table6_parity_err_initiate",
        29,
        1
      ],
      [
        "thread_memory_parity_err_initiate",
        30,
        1
      ]
    ]
  },
  "npe_mem_protect_err_status": {
    "type": "register",
    "block": "npe",
    "width": 31,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "scoper_macro_err_int",
        0,
        1
      ],
      [
        "lookup_keys_selection_macro_err_int",
        1,
        1
      ],
      [
        "lookup_keys_construction_macro_err_int",
        2,
        1
      ],
      [
        "lookup_keys_selection_tcam_err_int",
        3,
        1
      ],
      [
        "lookup_memory_a_high_err_int",
        4,
        1
      ],
      [
        "lookup_memory_b_high_err_int",
        5,
        1
      ],
      [
        "lookup_memory_c_high_err_int",
        6,
        1
      ],
      [
        "lookup_memory_d_high_err_int",
        7,
        1
      ],
      [
        "lookup_memory_a_low_err_int",
        8,
        1
      ],
      [
        "lookup_memory_b_low_err_int",
        9,
        1
      ],
      [
        "lookup_memory_c_low_err_int",
        10,
        1
      ],
      [
        "lookup_memory_d_low_err_int",
        11,
        1
      ],
      [
        "resolution_keys_selection_macro_err_int",
        12,
        1
      ],
      [
        "resolution_keys_selection_tcam_err_int",
        13,
        1
      ],
      [
        "pd_update_unified_buckets_control_err_int",
        14,
        1
      ],
      [
        "data_bus_holder_high_err_int",
        15,
        1
      ],
      [
        "data_bus_holder_low_err_int",
        16,
        1
      ],
      [
        "lookup_core_tcam_err_int",
        17,
        1
      ],
      [
        "lvr0_fs_instructions_err_int",
        18,
        1
      ],
      [
        "lvr1_fs_instructions_err_int",
        19,
        1
      ],
      [
        "lvr3_fs_instructions_err_int",
        20,
        1
      ],
      [
        "traps_key_construction_macro_err_int",
        21,
        1
      ],
      [
        "traps_tcam_err_int",
        22,
        1
      ],
      [
        "shared_table0_err_int",
        23,
        1
      ],
      [
        "shared_table1_err_int",
        24,
        1
      ],
      [
        "shared_table2_err_int",
        25,
        1
      ],
      [
        "shared_table3_err_int",
        26,
        1
      ],
      [
        "shared_table4_err_int",
        27,
        1
      ],
      [
        "shared_table5_err_int",
        28,
        1
      ],
      [
        "shared_table6_err_int",
        29,
        1
      ],
      [
        "thread_memory_err_int",
        30,
        1
      ]
    ]
  },
  "npe_selected_ser_error_info": {
    "type": "register",
    "block": "npe",
    "width": 13,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        11
      ],
      [
        "mem_err_type",
        11,
        2
      ]
    ]
  },
  "npe_ser_error_debug_configuration": {
    "type": "register",
    "block": "npe",
    "width": 6,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        5
      ],
      [
        "reset_memory_errors",
        5,
        1
      ]
    ]
  },
  "npe_parity_err_debug": {
    "type": "register",
    "block": "npe",
    "width": 16,
    "desc": "Parity Error Counter",
    "fields": [
      [
        "parity_err_counter",
        0,
        16
      ]
    ]
  },
  "npe_mbist_pass_status": {
    "type": "register",
    "block": "npe",
    "width": 86,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        86
      ]
    ]
  },
  "npe_mbist_fail_status": {
    "type": "register",
    "block": "npe",
    "width": 86,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        86
      ]
    ]
  },
  "npe_tcam_bist_status": {
    "type": "register",
    "block": "npe",
    "width": 96,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        48
      ],
      [
        "tcam_bist_done_fail_out",
        48,
        48
      ]
    ]
  },
  "npe_tcam_scan_period_cfg": {
    "type": "register",
    "block": "npe",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "npe_counter_timer": {
    "type": "register",
    "block": "npe",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "npe_counter_timer_trigger_reg": {
    "type": "register",
    "block": "npe",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "npe_memory_access_timeout": {
    "type": "register",
    "block": "npe",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "npe_broadcast_config_reg": {
    "type": "register",
    "block": "npe",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "npe_memory_prot_bypass": {
    "type": "register",
    "block": "npe",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "npe_soft_reset_configuration": {
    "type": "register",
    "block": "npe",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "npe_mbist_configuration": {
    "type": "register",
    "block": "npe",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "npe_power_down_configuration": {
    "type": "register",
    "block": "npe",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "npe_spare_reg": {
    "type": "register",
    "block": "npe",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "npe_pmro_ctrl": {
    "type": "register",
    "block": "npe",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "npe_pmro_status": {
    "type": "register",
    "block": "npe",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "npe_mirror_bus_conf_reg": {
    "type": "register",
    "block": "npe",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "npe_mirror_bus_status": {
    "type": "register",
    "block": "npe",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "npe_device_time_offset_cfg": {
    "type": "register",
    "block": "npe",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "npe_debug_data_bus_register": {
    "type": "register",
    "block": "npe",
    "width": 32,
    "desc": "debug_data_bus_register",
    "fields": [
      [
        "debug_data_bus",
        0,
        32
      ]
    ]
  },
  "npe_debug_data_select_register": {
    "type": "register",
    "block": "npe",
    "width": 10,
    "desc": "debug_data_select_register",
    "fields": [
      [
        "debug_data_select",
        0,
        10
      ]
    ]
  },
  "npe_lookup_keys_selection_tcam_ranges": {
    "type": "register",
    "block": "npe",
    "width": 21,
    "desc": "Lookup core keys selection can be split to 4 buckets. Each field control the begning  of each range. Value of 0 means range is not valid.",
    "fields": [
      [
        "lkp_keys_sel_tcam_range1_start",
        0,
        7
      ],
      [
        "lkp_keys_sel_tcam_range2_start",
        7,
        7
      ],
      [
        "lkp_keys_sel_tcam_range3_start",
        14,
        7
      ]
    ]
  },
  "npe_resolution_keys_selection_bucket0_mask": {
    "type": "register",
    "block": "npe",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "resolution_keys_selection_bucket0_mask_data",
        0,
        64
      ]
    ]
  },
  "npe_resolution_keys_selection_bucket_mask": {
    "type": "register",
    "block": "npe",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "resolution_keys_selection_buckets_mask_bus",
        0,
        32
      ]
    ]
  },
  "npe_ready_in_out_cfg": {
    "type": "register",
    "block": "npe",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "next_ready_to_valid_latency",
        0,
        4
      ],
      [
        "prev_slot_ready_to_slot_used_latency",
        4,
        4
      ]
    ]
  },
  "npe_disable_thread": {
    "type": "register",
    "block": "npe",
    "width": 9,
    "desc": "",
    "fields": [
      [
        "disable_thread_valid",
        0,
        1
      ],
      [
        "disable_thread_id",
        1,
        8
      ]
    ]
  },
  "npe_general_cfg": {
    "type": "register",
    "block": "npe",
    "width": 63,
    "desc": "",
    "fields": [
      [
        "my_macro_msbs",
        0,
        2
      ],
      [
        "lookup_core_high_tcam_start",
        2,
        7
      ],
      [
        "enable_counters_header_index_update",
        9,
        1
      ],
      [
        "select_output_according_to_src",
        10,
        1
      ],
      [
        "enable_lookup_if0_order_keeping",
        11,
        1
      ],
      [
        "lookup_if0_order_keeping_priority_th",
        12,
        8
      ],
      [
        "enable_lookup_if1_order_keeping",
        20,
        1
      ],
      [
        "lookup_if1_order_keeping_priority_th",
        21,
        8
      ],
      [
        "enable_snoop_priority_over_redirect",
        29,
        1
      ],
      [
        "packet_stack_timer_timeout",
        30,
        32
      ],
      [
        "enable_timeout",
        62,
        1
      ]
    ]
  },
  "npe_traps_tcam_cfg": {
    "type": "register",
    "block": "npe",
    "width": 7,
    "desc": "",
    "fields": [
      [
        "traps_redirect_tcam_start",
        0,
        7
      ]
    ]
  },
  "npe_npe_interrupts": {
    "type": "register",
    "block": "npe",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "counters_overflow",
        0,
        1
      ],
      [
        "packet_timeout",
        1,
        1
      ]
    ]
  },
  "npe_npe_interrupts_mask": {
    "type": "register",
    "block": "npe",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "counters_overflow_mask",
        0,
        1
      ],
      [
        "packet_timeout_mask",
        1,
        1
      ]
    ]
  },
  "npe_npe_interrupts_test": {
    "type": "register",
    "block": "npe",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "counters_overflow_test",
        0,
        1
      ],
      [
        "packet_timeout_test",
        1,
        1
      ]
    ]
  },
  "npe_packet_timeout_macro_id_reg": {
    "type": "register",
    "block": "npe",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "packet_timeout_macro_id",
        0,
        8
      ]
    ]
  },
  "npe_lvr_regtcam_use_logical_db_cfg": {
    "type": "register",
    "block": "npe",
    "width": 8,
    "desc": "when set, msb of tcam's key will be accrding to the reg-tcam-instruction.logical-db-bit",
    "fields": [
      [
        "lvr0_regtcam0_use_logical_db_bit",
        0,
        1
      ],
      [
        "lvr0_regtcam1_use_logical_db_bit",
        1,
        1
      ],
      [
        "lvr0_regtcam2_use_logical_db_bit",
        2,
        1
      ],
      [
        "lvr0_regtcam3_use_logical_db_bit",
        3,
        1
      ],
      [
        "lvr1_regtcam0_use_logical_db_bit",
        4,
        1
      ],
      [
        "lvr3_regtcam0_use_logical_db_bit",
        5,
        1
      ],
      [
        "lvr3_regtcam1_use_logical_db_bit",
        6,
        1
      ],
      [
        "lvr4_regtcam0_use_logical_db_bit",
        7,
        1
      ]
    ]
  },
  "npe_shared_tables_cfg": {
    "type": "register",
    "block": "npe",
    "width": 60,
    "desc": "4 LVRs can access the shared tables (0,1,3,4). Each LVR output 4 keys",
    "fields": [
      [
        "table0_src",
        0,
        4
      ],
      [
        "table1_src",
        4,
        4
      ],
      [
        "table2_src",
        8,
        4
      ],
      [
        "table3_src",
        12,
        4
      ],
      [
        "table4_src",
        16,
        4
      ],
      [
        "table5_src",
        20,
        2
      ],
      [
        "table6_src",
        22,
        2
      ],
      [
        "lvr0_pld0_src",
        24,
        3
      ],
      [
        "lvr0_pld1_src",
        27,
        3
      ],
      [
        "lvr0_pld2_src",
        30,
        3
      ],
      [
        "lvr1_pld0_src",
        33,
        3
      ],
      [
        "lvr1_pld1_src",
        36,
        3
      ],
      [
        "lvr1_pld2_src",
        39,
        3
      ],
      [
        "lvr3_pld0_src",
        42,
        3
      ],
      [
        "lvr3_pld1_src",
        45,
        3
      ],
      [
        "lvr3_pld2_src",
        48,
        3
      ],
      [
        "lvr4_pld0_src",
        51,
        3
      ],
      [
        "lvr4_pld1_src",
        54,
        3
      ],
      [
        "lvr4_pld2_src",
        57,
        3
      ]
    ]
  },
  "npe_lvr0_reg_tcam_profile_expanding_reg": {
    "type": "register",
    "block": "npe",
    "width": 45,
    "desc": "",
    "fields": [
      [
        "lvr0_reg_tcam_profile_expanding",
        0,
        45
      ]
    ]
  },
  "npe_lvr1_reg_tcam_profile_expanding_reg": {
    "type": "register",
    "block": "npe",
    "width": 45,
    "desc": "",
    "fields": [
      [
        "lvr1_reg_tcam_profile_expanding",
        0,
        45
      ]
    ]
  },
  "npe_lvr3_reg_tcam_profile_expanding_reg": {
    "type": "register",
    "block": "npe",
    "width": 45,
    "desc": "",
    "fields": [
      [
        "lvr3_reg_tcam_profile_expanding",
        0,
        45
      ]
    ]
  },
  "npe_lvr4_reg_tcam_profile_expanding_reg": {
    "type": "register",
    "block": "npe",
    "width": 45,
    "desc": "",
    "fields": [
      [
        "lvr4_reg_tcam_profile_expanding",
        0,
        45
      ]
    ]
  },
  "npe_npe_counters": {
    "type": "register",
    "block": "npe",
    "width": 192,
    "desc": "",
    "fields": [
      [
        "incoming_packets_counter",
        0,
        64
      ],
      [
        "loopback_packets_counter",
        64,
        64
      ],
      [
        "outgoing_packets_counter",
        128,
        64
      ]
    ]
  },
  "npe_npe_watermarks": {
    "type": "register",
    "block": "npe",
    "width": 56,
    "desc": "",
    "fields": [
      [
        "loopback_high_fifo_watermark",
        0,
        8
      ],
      [
        "loopback_low_fifo_watermark",
        8,
        8
      ],
      [
        "exit_high_src0_fifo_watermark",
        16,
        8
      ],
      [
        "exit_high_src1_fifo_watermark",
        24,
        8
      ],
      [
        "exit_low_src0_fifo_watermark",
        32,
        8
      ],
      [
        "exit_low_src1_fifo_watermark",
        40,
        8
      ],
      [
        "ongoing_lookups_watermark",
        48,
        8
      ]
    ]
  },
  "npe_mini_scoper_bit_sel_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 165,
    "desc": "",
    "fields": [
      [
        "mini_scoper_bit_sel",
        0,
        160
      ],
      [
        "mini_scoper_special_channel_offset",
        160,
        5
      ]
    ]
  },
  "npe_lvr0_table_a_profile_expanding_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 22,
    "desc": "",
    "fields": [
      [
        "lvr0_table_a_profile_expanding",
        0,
        22
      ]
    ]
  },
  "npe_lvr0_table_b_profile_expanding_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 26,
    "desc": "",
    "fields": [
      [
        "lvr0_table_b_profile_expanding",
        0,
        26
      ]
    ]
  },
  "npe_lvr0_table_c_profile_expanding_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 24,
    "desc": "",
    "fields": [
      [
        "lvr0_table_c_profile_expanding",
        0,
        24
      ]
    ]
  },
  "npe_lvr1_table_a_profile_expanding_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 22,
    "desc": "",
    "fields": [
      [
        "lvr1_table_a_profile_expanding",
        0,
        22
      ]
    ]
  },
  "npe_lvr1_table_b_profile_expanding_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 26,
    "desc": "",
    "fields": [
      [
        "lvr1_table_b_profile_expanding",
        0,
        26
      ]
    ]
  },
  "npe_lvr1_table_c_profile_expanding_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 24,
    "desc": "",
    "fields": [
      [
        "lvr1_table_c_profile_expanding",
        0,
        24
      ]
    ]
  },
  "npe_lvr3_table_a_profile_expanding_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 22,
    "desc": "",
    "fields": [
      [
        "lvr3_table_a_profile_expanding",
        0,
        22
      ]
    ]
  },
  "npe_lvr3_table_b_profile_expanding_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 26,
    "desc": "",
    "fields": [
      [
        "lvr3_table_b_profile_expanding",
        0,
        26
      ]
    ]
  },
  "npe_lvr3_table_c_profile_expanding_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 24,
    "desc": "",
    "fields": [
      [
        "lvr3_table_c_profile_expanding",
        0,
        24
      ]
    ]
  },
  "npe_lvr4_table_a_profile_expanding_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 22,
    "desc": "",
    "fields": [
      [
        "lvr4_table_a_profile_expanding",
        0,
        22
      ]
    ]
  },
  "npe_lvr4_table_b_profile_expanding_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 26,
    "desc": "",
    "fields": [
      [
        "lvr4_table_b_profile_expanding",
        0,
        26
      ]
    ]
  },
  "npe_lvr4_table_c_profile_expanding_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 24,
    "desc": "",
    "fields": [
      [
        "lvr4_table_c_profile_expanding",
        0,
        24
      ]
    ]
  },
  "npe_lvr0_tcam_profile_expanding_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 36,
    "desc": "",
    "fields": [
      [
        "lvr0_tcam_profile_expanding",
        0,
        36
      ]
    ]
  },
  "npe_scoper_macro": {
    "type": "memory",
    "block": "npe",
    "width": 624,
    "desc": "A memory in FI core that holds instructions that configures FI core",
    "fields": [
      [
        "scoper_instructions",
        0,
        624
      ]
    ]
  },
  "npe_lookup_keys_selection_macro": {
    "type": "memory",
    "block": "npe",
    "width": 67,
    "desc": "",
    "fields": [
      [
        "tcam_key_instructions",
        0,
        63
      ],
      [
        "bucket_a_lookup_enable",
        63,
        1
      ],
      [
        "bucket_b_lookup_enable",
        64,
        1
      ],
      [
        "bucket_c_lookup_enable",
        65,
        1
      ],
      [
        "bucket_d_lookup_enable",
        66,
        1
      ]
    ]
  },
  "npe_lookup_keys_construction_macro": {
    "type": "memory",
    "block": "npe",
    "width": 180,
    "desc": "",
    "fields": [
      [
        "shared_keys_gen_instructions",
        0,
        178
      ],
      [
        "constant_select",
        178,
        2
      ]
    ]
  },
  "npe_lookup_keys_construction_constants_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 48,
    "desc": "",
    "fields": [
      [
        "keys_construction_constants",
        0,
        48
      ]
    ]
  },
  "npe_lookup_keys_selection_tcam": {
    "type": "memory",
    "block": "npe",
    "width": 42,
    "desc": "",
    "fields": [
      [
        "lookup_keys_selection_tcam_key",
        0,
        42
      ],
      [
        "lookup_keys_selection_tcam_delete",
        42,
        1
      ]
    ]
  },
  "npe_lookup_keys_construction_low_buckets": {
    "type": "memory",
    "block": "npe",
    "width": 80,
    "desc": "Used for buckets A,B",
    "fields": [
      [
        "indexs",
        0,
        45
      ],
      [
        "bucket_field_select_inst",
        45,
        14
      ],
      [
        "logical_db",
        59,
        7
      ],
      [
        "logical_db_width",
        66,
        3
      ],
      [
        "tag_id",
        69,
        4
      ],
      [
        "key_destination",
        73,
        4
      ],
      [
        "result_index",
        77,
        3
      ]
    ]
  },
  "npe_lookup_keys_construction_high_buckets": {
    "type": "memory",
    "block": "npe",
    "width": 80,
    "desc": "Used for buckets C,D",
    "fields": [
      [
        "indexs",
        0,
        45
      ],
      [
        "bucket_field_select_inst",
        45,
        14
      ],
      [
        "logical_db",
        59,
        7
      ],
      [
        "logical_db_width",
        66,
        3
      ],
      [
        "tag_id",
        69,
        4
      ],
      [
        "key_destination",
        73,
        4
      ],
      [
        "result_index",
        77,
        3
      ]
    ]
  },
  "npe_lookup_a_per_dest_linked_list_fifo_index": {
    "type": "memory",
    "block": "npe",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "per_dest_linked_list_fifo_index",
        0,
        4
      ]
    ]
  },
  "npe_lookup_b_per_dest_linked_list_fifo_index": {
    "type": "memory",
    "block": "npe",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "per_dest_linked_list_fifo_index",
        0,
        4
      ]
    ]
  },
  "npe_lookup_c_per_dest_linked_list_fifo_index": {
    "type": "memory",
    "block": "npe",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "per_dest_linked_list_fifo_index",
        0,
        4
      ]
    ]
  },
  "npe_lookup_d_per_dest_linked_list_fifo_index": {
    "type": "memory",
    "block": "npe",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "per_dest_linked_list_fifo_index",
        0,
        4
      ]
    ]
  },
  "npe_lookup_memory_a_high": {
    "type": "memory",
    "block": "npe",
    "width": 167,
    "desc": "",
    "fields": [
      [
        "lookup_memory_a_high_data",
        0,
        167
      ]
    ]
  },
  "npe_lookup_memory_b_high": {
    "type": "memory",
    "block": "npe",
    "width": 167,
    "desc": "",
    "fields": [
      [
        "lookup_memory_b_high_data",
        0,
        167
      ]
    ]
  },
  "npe_lookup_memory_c_high": {
    "type": "memory",
    "block": "npe",
    "width": 87,
    "desc": "",
    "fields": [
      [
        "lookup_memory_c_high_data",
        0,
        87
      ]
    ]
  },
  "npe_lookup_memory_d_high": {
    "type": "memory",
    "block": "npe",
    "width": 87,
    "desc": "",
    "fields": [
      [
        "lookup_memory_d_high_data",
        0,
        87
      ]
    ]
  },
  "npe_lookup_memory_a_low": {
    "type": "memory",
    "block": "npe",
    "width": 167,
    "desc": "",
    "fields": [
      [
        "lookup_memory_a_low_data",
        0,
        167
      ]
    ]
  },
  "npe_lookup_memory_b_low": {
    "type": "memory",
    "block": "npe",
    "width": 167,
    "desc": "",
    "fields": [
      [
        "lookup_memory_b_low_data",
        0,
        167
      ]
    ]
  },
  "npe_lookup_memory_c_low": {
    "type": "memory",
    "block": "npe",
    "width": 87,
    "desc": "",
    "fields": [
      [
        "lookup_memory_c_low_data",
        0,
        87
      ]
    ]
  },
  "npe_lookup_memory_d_low": {
    "type": "memory",
    "block": "npe",
    "width": 87,
    "desc": "",
    "fields": [
      [
        "lookup_memory_d_low_data",
        0,
        87
      ]
    ]
  },
  "npe_lookup_results_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 23,
    "desc": "Per macro: 1. The width in bytes of each lookup result 2. Final Result Shift-value (in channles-resolution)",
    "fields": [
      [
        "lookup_result_a_width",
        0,
        5
      ],
      [
        "lookup_result_b_width",
        5,
        5
      ],
      [
        "lookup_result_c_width",
        10,
        4
      ],
      [
        "lookup_result_d_width",
        14,
        4
      ],
      [
        "lookup_result_shift",
        18,
        5
      ]
    ]
  },
  "npe_resolution_keys_selection_macro": {
    "type": "memory",
    "block": "npe",
    "width": 180,
    "desc": "",
    "fields": [
      [
        "tcam_key_instructions",
        0,
        180
      ]
    ]
  },
  "npe_resolution_keys_selection_tcam": {
    "type": "memory",
    "block": "npe",
    "width": 74,
    "desc": "",
    "fields": [
      [
        "resolution_keys_selection_tcam_key",
        0,
        74
      ],
      [
        "resolution_keys_selection_tcam_delete",
        74,
        1
      ]
    ]
  },
  "npe_pd_update_instructions": {
    "type": "memory",
    "block": "npe",
    "width": 14,
    "desc": "Instructions to udpate packet descriptor. Instruction ",
    "fields": [
      [
        "pd_update_instruction",
        0,
        14
      ]
    ]
  },
  "npe_pd_update_unified_buckets_control": {
    "type": "memory",
    "block": "npe",
    "width": 293,
    "desc": "",
    "fields": [
      [
        "pd_update_unified_buckets_control_data",
        0,
        293
      ]
    ]
  },
  "npe_pd_update_macro": {
    "type": "memory",
    "block": "npe",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "constant_select",
        0,
        2
      ]
    ]
  },
  "npe_pd_update_constants_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 80,
    "desc": "",
    "fields": [
      [
        "pd_update_constants",
        0,
        80
      ]
    ]
  },
  "npe_data_bus_holder_high": {
    "type": "memory",
    "block": "npe",
    "width": 853,
    "desc": "",
    "fields": [
      [
        "data_bus_holder_data_high",
        0,
        853
      ]
    ]
  },
  "npe_data_bus_holder_low": {
    "type": "memory",
    "block": "npe",
    "width": 853,
    "desc": "",
    "fields": [
      [
        "data_bus_holder_data_low",
        0,
        853
      ]
    ]
  },
  "npe_mini_scoper_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 123,
    "desc": "select the source of each channel in the data-bus between lookup-core and resolution-core",
    "fields": [
      [
        "mini_scoper_cfg_data",
        0,
        120
      ],
      [
        "mini_scoper_cfg_bit_sel_profile",
        120,
        2
      ],
      [
        "mini_scoper_cfg_use_special_channel",
        122,
        1
      ]
    ]
  },
  "npe_lookup_core_tcam": {
    "type": "memory",
    "block": "npe",
    "width": 140,
    "desc": "",
    "fields": [
      [
        "lookup_core_tcam_key",
        0,
        140
      ],
      [
        "lookup_core_tcam_delete",
        140,
        1
      ]
    ]
  },
  "npe_lvr0_fs_instructions": {
    "type": "memory",
    "block": "npe",
    "width": 162,
    "desc": "",
    "fields": [
      [
        "lvr0_fs_inst",
        0,
        160
      ],
      [
        "lvr0_constant_select",
        160,
        2
      ]
    ]
  },
  "npe_lvr0_constants_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 48,
    "desc": "",
    "fields": [
      [
        "lvr0_constants",
        0,
        48
      ]
    ]
  },
  "npe_lvr0_macro_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 82,
    "desc": "",
    "fields": [
      [
        "lvr0_macro_config",
        0,
        82
      ]
    ]
  },
  "npe_lvr0_reg_tcam0": {
    "type": "memory",
    "block": "npe",
    "width": 20,
    "desc": "",
    "fields": [
      [
        "lvr0_reg_tcam0_mask",
        0,
        20
      ],
      [
        "lvr0_reg_tcam0_key",
        20,
        20
      ],
      [
        "lvr0_reg_tcam0_delete",
        40,
        1
      ]
    ]
  },
  "npe_lvr0_reg_tcam0_mem": {
    "type": "memory",
    "block": "npe",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "lvr0_reg_tcam0_mem_data",
        0,
        16
      ]
    ]
  },
  "npe_lvr0_reg_tcam1": {
    "type": "memory",
    "block": "npe",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "lvr0_reg_tcam1_mask",
        0,
        32
      ],
      [
        "lvr0_reg_tcam1_key",
        32,
        32
      ],
      [
        "lvr0_reg_tcam1_delete",
        64,
        1
      ]
    ]
  },
  "npe_lvr0_reg_tcam1_mem": {
    "type": "memory",
    "block": "npe",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "lvr0_reg_tcam1_mem_data",
        0,
        16
      ]
    ]
  },
  "npe_lvr0_reg_tcam2": {
    "type": "memory",
    "block": "npe",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "lvr0_reg_tcam2_mask",
        0,
        32
      ],
      [
        "lvr0_reg_tcam2_key",
        32,
        32
      ],
      [
        "lvr0_reg_tcam2_delete",
        64,
        1
      ]
    ]
  },
  "npe_lvr0_reg_tcam2_mem": {
    "type": "memory",
    "block": "npe",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "lvr0_reg_tcam2_mem_data",
        0,
        16
      ]
    ]
  },
  "npe_lvr0_reg_tcam3": {
    "type": "memory",
    "block": "npe",
    "width": 40,
    "desc": "",
    "fields": [
      [
        "lvr0_reg_tcam3_mask",
        0,
        40
      ],
      [
        "lvr0_reg_tcam3_key",
        40,
        40
      ],
      [
        "lvr0_reg_tcam3_delete",
        80,
        1
      ]
    ]
  },
  "npe_lvr0_reg_tcam3_mem": {
    "type": "memory",
    "block": "npe",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "lvr0_reg_tcam3_mem_data",
        0,
        16
      ]
    ]
  },
  "npe_lvr1_fs_instructions": {
    "type": "memory",
    "block": "npe",
    "width": 153,
    "desc": "",
    "fields": [
      [
        "lvr1_fs_inst",
        0,
        151
      ],
      [
        "lvr1_constant_select",
        151,
        2
      ]
    ]
  },
  "npe_lvr1_constants_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 48,
    "desc": "",
    "fields": [
      [
        "lvr1_constants",
        0,
        48
      ]
    ]
  },
  "npe_lvr1_macro_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 95,
    "desc": "",
    "fields": [
      [
        "lvr1_macro_config",
        0,
        95
      ]
    ]
  },
  "npe_lvr1_reg_tcam0": {
    "type": "memory",
    "block": "npe",
    "width": 48,
    "desc": "",
    "fields": [
      [
        "lvr1_reg_tcam0_mask",
        0,
        48
      ],
      [
        "lvr1_reg_tcam0_key",
        48,
        48
      ],
      [
        "lvr1_reg_tcam0_delete",
        96,
        1
      ]
    ]
  },
  "npe_lvr1_reg_tcam0_mem": {
    "type": "memory",
    "block": "npe",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "lvr1_reg_tcam0_mem_data",
        0,
        16
      ]
    ]
  },
  "npe_lvr2_per_macro_num_of_bypass_channels": {
    "type": "memory",
    "block": "npe",
    "width": 5,
    "desc": "",
    "fields": [
      [
        "num_of_bypass_channels",
        0,
        5
      ]
    ]
  },
  "npe_lvr3_fs_instructions": {
    "type": "memory",
    "block": "npe",
    "width": 124,
    "desc": "",
    "fields": [
      [
        "lvr3_fs_inst",
        0,
        122
      ],
      [
        "lvr3_constant_select",
        122,
        2
      ]
    ]
  },
  "npe_lvr3_constants_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 48,
    "desc": "",
    "fields": [
      [
        "lvr3_constants",
        0,
        48
      ]
    ]
  },
  "npe_lvr3_macro_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 111,
    "desc": "",
    "fields": [
      [
        "lvr3_macro_config",
        0,
        111
      ]
    ]
  },
  "npe_lvr3_reg_tcam0": {
    "type": "memory",
    "block": "npe",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "lvr3_reg_tcam0_mask",
        0,
        16
      ],
      [
        "lvr3_reg_tcam0_key",
        16,
        16
      ],
      [
        "lvr3_reg_tcam0_delete",
        32,
        1
      ]
    ]
  },
  "npe_lvr3_reg_tcam0_mem": {
    "type": "memory",
    "block": "npe",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "lvr3_reg_tcam0_mem_data",
        0,
        16
      ]
    ]
  },
  "npe_lvr3_reg_tcam1": {
    "type": "memory",
    "block": "npe",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "lvr3_reg_tcam1_mask",
        0,
        32
      ],
      [
        "lvr3_reg_tcam1_key",
        32,
        32
      ],
      [
        "lvr3_reg_tcam1_delete",
        64,
        1
      ]
    ]
  },
  "npe_lvr3_reg_tcam1_mem": {
    "type": "memory",
    "block": "npe",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "lvr3_reg_tcam1_mem_data",
        0,
        16
      ]
    ]
  },
  "npe_traps_key_construction_macro": {
    "type": "memory",
    "block": "npe",
    "width": 207,
    "desc": "",
    "fields": [
      [
        "traps_key_instructions",
        0,
        206
      ],
      [
        "traps_tcam_lookup_en",
        206,
        1
      ]
    ]
  },
  "npe_traps_tcam": {
    "type": "memory",
    "block": "npe",
    "width": 96,
    "desc": "",
    "fields": [
      [
        "traps_tcam_key",
        0,
        96
      ],
      [
        "traps_tcam_delete",
        96,
        1
      ]
    ]
  },
  "npe_traps_tcam_mem": {
    "type": "memory",
    "block": "npe",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "snoop_or_redirect_code",
        0,
        8
      ]
    ]
  },
  "npe_lvr4_fs_instructions": {
    "type": "memory",
    "block": "npe",
    "width": 91,
    "desc": "",
    "fields": [
      [
        "lvr4_fs_inst",
        0,
        89
      ],
      [
        "lvr4_constant_select",
        89,
        2
      ]
    ]
  },
  "npe_lvr4_constants_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 48,
    "desc": "",
    "fields": [
      [
        "lvr4_constants",
        0,
        48
      ]
    ]
  },
  "npe_lvr4_macro_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 31,
    "desc": "",
    "fields": [
      [
        "lvr4_macro_config",
        0,
        31
      ]
    ]
  },
  "npe_lvr4_reg_tcam0": {
    "type": "memory",
    "block": "npe",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "lvr4_reg_tcam0_mask",
        0,
        16
      ],
      [
        "lvr4_reg_tcam0_key",
        16,
        16
      ],
      [
        "lvr4_reg_tcam0_delete",
        32,
        1
      ]
    ]
  },
  "npe_lvr4_reg_tcam0_mem": {
    "type": "memory",
    "block": "npe",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "lvr4_reg_tcam0_mem_data",
        0,
        16
      ]
    ]
  },
  "npe_lvr5_fs_instructions": {
    "type": "memory",
    "block": "npe",
    "width": 52,
    "desc": "",
    "fields": [
      [
        "lvr5_fs_inst",
        0,
        50
      ],
      [
        "lvr5_constant_select",
        50,
        2
      ]
    ]
  },
  "npe_lvr5_constants_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 48,
    "desc": "",
    "fields": [
      [
        "lvr5_constants",
        0,
        48
      ]
    ]
  },
  "npe_lvr5_macro_cfg": {
    "type": "memory",
    "block": "npe",
    "width": 42,
    "desc": "",
    "fields": [
      [
        "lvr5_macro_config",
        0,
        42
      ]
    ]
  },
  "npe_shared_table0": {
    "type": "memory",
    "block": "npe",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "shared_table0_data",
        0,
        32
      ]
    ]
  },
  "npe_shared_table1": {
    "type": "memory",
    "block": "npe",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "shared_table1_data",
        0,
        16
      ]
    ]
  },
  "npe_shared_table2": {
    "type": "memory",
    "block": "npe",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "shared_table2_data",
        0,
        32
      ]
    ]
  },
  "npe_shared_table3": {
    "type": "memory",
    "block": "npe",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "shared_table3_data",
        0,
        16
      ]
    ]
  },
  "npe_shared_table4": {
    "type": "memory",
    "block": "npe",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "shared_table7_data",
        0,
        32
      ]
    ]
  },
  "npe_shared_table5": {
    "type": "memory",
    "block": "npe",
    "width": 96,
    "desc": "",
    "fields": [
      [
        "shared_table8_data",
        0,
        96
      ]
    ]
  },
  "npe_shared_table6": {
    "type": "memory",
    "block": "npe",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "shared_table9_data",
        0,
        32
      ]
    ]
  },
  "npe_thread_memory": {
    "type": "memory",
    "block": "npe",
    "width": 1856,
    "desc": "",
    "fields": [
      [
        "thread_memory_data",
        0,
        1856
      ]
    ]
  },
  "npu_host_interrupt_register": {
    "type": "register",
    "block": "npu_host",
    "width": 4,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "ene_interrupt_signals_summary",
        1,
        1
      ],
      [
        "dropped_massage_summary",
        2,
        1
      ],
      [
        "em_response_interrupt_summary",
        3,
        1
      ]
    ]
  },
  "npu_host_mem_protect_interrupt": {
    "type": "register",
    "block": "npu_host",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "npu_host_mem_protect_interrupt_test": {
    "type": "register",
    "block": "npu_host",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "npu_host_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "npu_host",
    "width": 11,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "ene_macro_memory_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "rmep_last_time_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "rmep_state_table_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "mp_data_table_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "aux_data_table_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "event_queue_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "packet_data_table_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "eth_mp_em_verifier0_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "eth_mp_em_verifier1_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "eth_mp_em_verifier2_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "eth_mp_em_verifier3_ecc_1b_err_interrupt_mask",
        10,
        1
      ]
    ]
  },
  "npu_host_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "npu_host",
    "width": 11,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "ene_macro_memory_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "rmep_last_time_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "rmep_state_table_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "mp_data_table_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "aux_data_table_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "event_queue_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "packet_data_table_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "eth_mp_em_verifier0_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "eth_mp_em_verifier1_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "eth_mp_em_verifier2_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "eth_mp_em_verifier3_ecc_2b_err_interrupt_mask",
        10,
        1
      ]
    ]
  },
  "npu_host_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "npu_host",
    "width": 11,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "ene_macro_memory_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "rmep_last_time_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "rmep_state_table_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "mp_data_table_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "aux_data_table_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "event_queue_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "packet_data_table_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "eth_mp_em_verifier0_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "eth_mp_em_verifier1_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "eth_mp_em_verifier2_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "eth_mp_em_verifier3_ecc_1b_err_initiate",
        10,
        1
      ]
    ]
  },
  "npu_host_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "npu_host",
    "width": 11,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "ene_macro_memory_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "rmep_last_time_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "rmep_state_table_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "mp_data_table_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "aux_data_table_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "event_queue_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "packet_data_table_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "eth_mp_em_verifier0_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "eth_mp_em_verifier1_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "eth_mp_em_verifier2_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "eth_mp_em_verifier3_ecc_2b_err_initiate",
        10,
        1
      ]
    ]
  },
  "npu_host_mem_protect_err_status": {
    "type": "register",
    "block": "npu_host",
    "width": 11,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "ene_macro_memory_err_int",
        0,
        1
      ],
      [
        "rmep_last_time_err_int",
        1,
        1
      ],
      [
        "rmep_state_table_err_int",
        2,
        1
      ],
      [
        "mp_data_table_err_int",
        3,
        1
      ],
      [
        "aux_data_table_err_int",
        4,
        1
      ],
      [
        "event_queue_err_int",
        5,
        1
      ],
      [
        "packet_data_table_err_int",
        6,
        1
      ],
      [
        "eth_mp_em_verifier0_err_int",
        7,
        1
      ],
      [
        "eth_mp_em_verifier1_err_int",
        8,
        1
      ],
      [
        "eth_mp_em_verifier2_err_int",
        9,
        1
      ],
      [
        "eth_mp_em_verifier3_err_int",
        10,
        1
      ]
    ]
  },
  "npu_host_selected_ser_error_info": {
    "type": "register",
    "block": "npu_host",
    "width": 15,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        13
      ],
      [
        "mem_err_type",
        13,
        2
      ]
    ]
  },
  "npu_host_ser_error_debug_configuration": {
    "type": "register",
    "block": "npu_host",
    "width": 5,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        4
      ],
      [
        "reset_memory_errors",
        4,
        1
      ]
    ]
  },
  "npu_host_ecc_1b_err_debug": {
    "type": "register",
    "block": "npu_host",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "npu_host_ecc_2b_err_debug": {
    "type": "register",
    "block": "npu_host",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "npu_host_mbist_pass_status": {
    "type": "register",
    "block": "npu_host",
    "width": 40,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        40
      ]
    ]
  },
  "npu_host_mbist_fail_status": {
    "type": "register",
    "block": "npu_host",
    "width": 40,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        40
      ]
    ]
  },
  "npu_host_tcam_bist_status": {
    "type": "register",
    "block": "npu_host",
    "width": 8,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        4
      ],
      [
        "tcam_bist_done_fail_out",
        4,
        4
      ]
    ]
  },
  "npu_host_tcam_scan_period_cfg": {
    "type": "register",
    "block": "npu_host",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "npu_host_counter_timer": {
    "type": "register",
    "block": "npu_host",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "npu_host_counter_timer_trigger_reg": {
    "type": "register",
    "block": "npu_host",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "npu_host_memory_access_timeout": {
    "type": "register",
    "block": "npu_host",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "npu_host_broadcast_config_reg": {
    "type": "register",
    "block": "npu_host",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "npu_host_memory_prot_bypass": {
    "type": "register",
    "block": "npu_host",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "npu_host_soft_reset_configuration": {
    "type": "register",
    "block": "npu_host",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "npu_host_mbist_configuration": {
    "type": "register",
    "block": "npu_host",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "npu_host_power_down_configuration": {
    "type": "register",
    "block": "npu_host",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "npu_host_spare_reg": {
    "type": "register",
    "block": "npu_host",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "npu_host_pmro_ctrl": {
    "type": "register",
    "block": "npu_host",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "npu_host_pmro_status": {
    "type": "register",
    "block": "npu_host",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "npu_host_mirror_bus_conf_reg": {
    "type": "register",
    "block": "npu_host",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "npu_host_mirror_bus_status": {
    "type": "register",
    "block": "npu_host",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "npu_host_device_time_offset_cfg": {
    "type": "register",
    "block": "npu_host",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "npu_host_ene_interrupt_signals": {
    "type": "register",
    "block": "npu_host",
    "width": 1,
    "desc": "interrupt signals",
    "fields": [
      [
        "ene_ttl_count_expired_int",
        0,
        1
      ]
    ]
  },
  "npu_host_ene_interrupt_signals_mask": {
    "type": "register",
    "block": "npu_host",
    "width": 1,
    "desc": "This register masks EneInterruptSignals interrupt register",
    "fields": [
      [
        "ene_ttl_count_expired_int_mask",
        0,
        1
      ]
    ]
  },
  "npu_host_ene_interrupt_signals_test": {
    "type": "register",
    "block": "npu_host",
    "width": 1,
    "desc": "This register tests EneInterruptSignals interrupt register",
    "fields": [
      [
        "ene_ttl_count_expired_int_test",
        0,
        1
      ]
    ]
  },
  "npu_host_debug_data_bus_register": {
    "type": "register",
    "block": "npu_host",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "data_bus_reg",
        0,
        32
      ]
    ]
  },
  "npu_host_debug_data_select_register": {
    "type": "register",
    "block": "npu_host",
    "width": 10,
    "desc": "",
    "fields": [
      [
        "debug_data_select",
        0,
        10
      ]
    ]
  },
  "npu_host_lri_counters": {
    "type": "register",
    "block": "npu_host",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "learn_records_in",
        0,
        32
      ]
    ]
  },
  "npu_host_lro_counters": {
    "type": "register",
    "block": "npu_host",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "learn_records_out",
        0,
        32
      ]
    ]
  },
  "npu_host_pin_counters": {
    "type": "register",
    "block": "npu_host",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "packets_in",
        0,
        32
      ],
      [
        "packets_in_with_error",
        32,
        32
      ]
    ]
  },
  "npu_host_pout_counters": {
    "type": "register",
    "block": "npu_host",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "packets_out",
        0,
        32
      ],
      [
        "dropped_pacekts_from_npe",
        32,
        32
      ]
    ]
  },
  "npu_host_mps_counters": {
    "type": "register",
    "block": "npu_host",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "packets_initiated_from_mps",
        0,
        32
      ]
    ]
  },
  "npu_host_sat_counters": {
    "type": "register",
    "block": "npu_host",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "packets_initiated_from_sats",
        0,
        32
      ]
    ]
  },
  "npu_host_rmes_counters": {
    "type": "register",
    "block": "npu_host",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "interrupts_initiated_from_rmes",
        0,
        32
      ]
    ]
  },
  "npu_host_evq_counters": {
    "type": "register",
    "block": "npu_host",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "events_arrived_to_evq",
        0,
        32
      ],
      [
        "events_dropped_in_evq",
        32,
        32
      ]
    ]
  },
  "npu_host_macro_ids": {
    "type": "register",
    "block": "npu_host",
    "width": 24,
    "desc": "",
    "fields": [
      [
        "lri_macro",
        0,
        8
      ],
      [
        "sat_macro",
        8,
        8
      ],
      [
        "mps_macro",
        16,
        8
      ]
    ]
  },
  "npu_host_rmep_timer": {
    "type": "register",
    "block": "npu_host",
    "width": 99,
    "desc": "timer configuration for the rmep timer",
    "fields": [
      [
        "rmep_interval_clocks",
        0,
        32
      ],
      [
        "rmep_cycle_clocks",
        32,
        32
      ],
      [
        "rmep_start_index",
        64,
        13
      ],
      [
        "rmep_end_index",
        77,
        13
      ],
      [
        "rmep_timer_enable",
        90,
        1
      ],
      [
        "rmep_count",
        91,
        8
      ]
    ]
  },
  "npu_host_mp_lm_timer": {
    "type": "register",
    "block": "npu_host",
    "width": 99,
    "desc": "timer configuration for the lm timer",
    "fields": [
      [
        "mp_lm_interval_clocks",
        0,
        32
      ],
      [
        "mp_lm_cycle_clocks",
        32,
        32
      ],
      [
        "mp_lm_start_index",
        64,
        13
      ],
      [
        "mp_lm_end_index",
        77,
        13
      ],
      [
        "mp_lm_timer_enable",
        90,
        1
      ],
      [
        "mp_lm_count",
        91,
        8
      ]
    ]
  },
  "npu_host_mp_dm_timer": {
    "type": "register",
    "block": "npu_host",
    "width": 99,
    "desc": "timer configuration for the dm timer",
    "fields": [
      [
        "mp_dm_interval_clocks",
        0,
        32
      ],
      [
        "mp_dm_cycle_clocks",
        32,
        32
      ],
      [
        "mp_dm_start_index",
        64,
        13
      ],
      [
        "mp_dm_end_index",
        77,
        13
      ],
      [
        "mp_dm_timer_enable",
        90,
        1
      ],
      [
        "mp_dm_count",
        91,
        8
      ]
    ]
  },
  "npu_host_mp_ccm_timer": {
    "type": "register",
    "block": "npu_host",
    "width": 99,
    "desc": "timer configuration for the ccm timer",
    "fields": [
      [
        "mp_ccm_interval_clocks",
        0,
        32
      ],
      [
        "mp_ccm_cycle_clocks",
        32,
        32
      ],
      [
        "mp_ccm_start_index",
        64,
        13
      ],
      [
        "mp_ccm_end_index",
        77,
        13
      ],
      [
        "mp_ccm_timer_enable",
        90,
        1
      ],
      [
        "mp_ccm_count",
        91,
        8
      ]
    ]
  },
  "npu_host_sat_timer": {
    "type": "register",
    "block": "npu_host",
    "width": 97,
    "desc": "timer configuration for the sat timer",
    "fields": [
      [
        "sat_interval_clocks",
        0,
        32
      ],
      [
        "sat_cycle_clocks",
        32,
        32
      ],
      [
        "sat_start_index",
        64,
        12
      ],
      [
        "sat_end_index",
        76,
        12
      ],
      [
        "sat_timer_enable",
        88,
        1
      ],
      [
        "sat_count",
        89,
        8
      ]
    ]
  },
  "npu_host_cpu_q_config_write_adress": {
    "type": "register",
    "block": "npu_host",
    "width": 11,
    "desc": "",
    "fields": [
      [
        "write_adress",
        0,
        11
      ]
    ]
  },
  "npu_host_cpu_q_config_read_adress": {
    "type": "register",
    "block": "npu_host",
    "width": 11,
    "desc": "",
    "fields": [
      [
        "read_address",
        0,
        11
      ]
    ]
  },
  "npu_host_dropped_massage": {
    "type": "register",
    "block": "npu_host",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "interrupt",
        0,
        1
      ]
    ]
  },
  "npu_host_dropped_massage_mask": {
    "type": "register",
    "block": "npu_host",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "interrupt_mask",
        0,
        1
      ]
    ]
  },
  "npu_host_dropped_massage_test": {
    "type": "register",
    "block": "npu_host",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "interrupt_test",
        0,
        1
      ]
    ]
  },
  "npu_host_scanner_priority": {
    "type": "register",
    "block": "npu_host",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "clocks_until_scanner_prioritized",
        0,
        8
      ]
    ]
  },
  "npu_host_cfg_lri": {
    "type": "register",
    "block": "npu_host",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "cfg_npu_host_lri_header",
        0,
        32
      ],
      [
        "cfg_npu_host_lri_max_time",
        32,
        32
      ]
    ]
  },
  "npu_host_pin_start_offset_macros": {
    "type": "register",
    "block": "npu_host",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "fi_macro_offset",
        0,
        2
      ],
      [
        "npe_macro_offset",
        2,
        2
      ]
    ]
  },
  "npu_host_scn_out_inject_ifg": {
    "type": "register",
    "block": "npu_host",
    "width": 4,
    "desc": "default target ifg for massages from the scanners (put on the NPPD sent into the NPE)",
    "fields": [
      [
        "scn_inject_ifg",
        0,
        4
      ]
    ]
  },
  "npu_host_max_amount_of_threads_used": {
    "type": "register",
    "block": "npu_host",
    "width": 16,
    "desc": "max amount of thread from the NPE that the npa is allowed to use, per phase. Typically should be used to allow enabling less threads in case of memory error (inside the NPE)",
    "fields": [
      [
        "max_threads_used_phase_0",
        0,
        8
      ],
      [
        "max_threads_used_phase_1",
        8,
        8
      ]
    ]
  },
  "npu_host_eth_mp_em_per_bank_reg": {
    "type": "register",
    "block": "npu_host",
    "width": 102,
    "desc": "",
    "fields": [
      [
        "eth_mp_em_active_banks",
        0,
        1
      ],
      [
        "eth_mp_em_hash_key",
        1,
        100
      ],
      [
        "eth_mp_em_use_primitive_crc",
        101,
        1
      ]
    ]
  },
  "npu_host_eth_mp_em_per_em_reg": {
    "type": "register",
    "block": "npu_host",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "eth_mp_em_key_width",
        0,
        16
      ],
      [
        "eth_mp_em_auto_bubble_req",
        16,
        1
      ],
      [
        "eth_mp_em_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "npu_host_eth_mp_em_cam_wm_max_reg": {
    "type": "register",
    "block": "npu_host",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "eth_mp_em_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "npu_host_eth_mp_em_access_register": {
    "type": "register",
    "block": "npu_host",
    "width": 110,
    "desc": "",
    "fields": [
      [
        "eth_mp_em_access_reg",
        0,
        110
      ]
    ]
  },
  "npu_host_eth_mp_em_response_register": {
    "type": "register",
    "block": "npu_host",
    "width": 110,
    "desc": "",
    "fields": [
      [
        "eth_mp_em_response_valid",
        0,
        1
      ],
      [
        "eth_mp_em_response_reg",
        1,
        109
      ]
    ]
  },
  "npu_host_em_response_interrupt": {
    "type": "register",
    "block": "npu_host",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "eth_mp_em_resp",
        0,
        1
      ]
    ]
  },
  "npu_host_em_response_interrupt_mask": {
    "type": "register",
    "block": "npu_host",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "eth_mp_em_resp_mask",
        0,
        1
      ]
    ]
  },
  "npu_host_em_response_interrupt_test": {
    "type": "register",
    "block": "npu_host",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "eth_mp_em_resp_test",
        0,
        1
      ]
    ]
  },
  "npu_host_ene_macro_memory": {
    "type": "memory",
    "block": "npu_host",
    "width": 45,
    "desc": "Holds the instructions of the encapsulation macros",
    "fields": [
      [
        "ene_data_fs_width",
        0,
        4
      ],
      [
        "ene_data_fs_offset",
        4,
        8
      ],
      [
        "ene_scratchpad_push_size",
        12,
        8
      ],
      [
        "ene_scratchpad_data_shift",
        20,
        3
      ],
      [
        "enc_left_shift_size_fs_width",
        23,
        3
      ],
      [
        "ene_left_shift_size_fs_offset",
        26,
        8
      ],
      [
        "ene_left_shift_fs_size",
        34,
        4
      ],
      [
        "ene_left_shift_sel",
        38,
        1
      ],
      [
        "ene_store_encap_size",
        39,
        1
      ],
      [
        "ene_store_cs_command",
        40,
        1
      ],
      [
        "ene_start_next_macro",
        41,
        1
      ],
      [
        "ene_op",
        42,
        3
      ]
    ]
  },
  "npu_host_rmep_last_time": {
    "type": "memory",
    "block": "npu_host",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "last_time",
        0,
        32
      ]
    ]
  },
  "npu_host_rmep_state_table": {
    "type": "memory",
    "block": "npu_host",
    "width": 16,
    "desc": "Direct table mapping state (additional data) for each of the RMEPs",
    "fields": [
      [
        "rmep_valid",
        0,
        1
      ],
      [
        "rmep_profile",
        1,
        4
      ],
      [
        "rmep_data",
        5,
        11
      ]
    ]
  },
  "npu_host_interval_mapping": {
    "type": "memory",
    "block": "npu_host",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "maximum_time",
        0,
        32
      ]
    ]
  },
  "npu_host_mp_data_table": {
    "type": "memory",
    "block": "npu_host",
    "width": 200,
    "desc": "Direct table mapping MP index to the relevant data regarding this mainainance point",
    "fields": [
      [
        "mp_valid",
        0,
        1
      ],
      [
        "aux_ptr",
        1,
        12
      ],
      [
        "ccm_valid",
        13,
        1
      ],
      [
        "lm_valid",
        14,
        1
      ],
      [
        "dm_valid",
        15,
        1
      ],
      [
        "ccm_period",
        16,
        3
      ],
      [
        "ccm_count_phase",
        19,
        12
      ],
      [
        "lm_period",
        31,
        3
      ],
      [
        "lm_count_phase",
        34,
        12
      ],
      [
        "dm_period",
        46,
        3
      ],
      [
        "dm_count_phase",
        49,
        12
      ],
      [
        "data",
        61,
        139
      ]
    ]
  },
  "npu_host_aux_data_table": {
    "type": "memory",
    "block": "npu_host",
    "width": 160,
    "desc": "Direct table mapping MP index to the relevant data regarding this mainainance point",
    "fields": [
      [
        "packet_header_type",
        0,
        8
      ],
      [
        "count_phase",
        8,
        8
      ],
      [
        "data",
        16,
        144
      ]
    ]
  },
  "npu_host_event_queue": {
    "type": "memory",
    "block": "npu_host",
    "width": 61,
    "desc": "events stored for the CPU to read",
    "fields": [
      [
        "event_data",
        0,
        61
      ]
    ]
  },
  "npu_host_packet_data_table": {
    "type": "memory",
    "block": "npu_host",
    "width": 129,
    "desc": "",
    "fields": [
      [
        "next_recycle_valid",
        0,
        1
      ],
      [
        "packet_data",
        1,
        128
      ]
    ]
  },
  "npu_host_max_sat_counter": {
    "type": "memory",
    "block": "npu_host",
    "width": 12,
    "desc": "max per sat type",
    "fields": [
      [
        "max_counter",
        0,
        12
      ]
    ]
  },
  "npu_host_max_ccm_counter": {
    "type": "memory",
    "block": "npu_host",
    "width": 12,
    "desc": "max per profile",
    "fields": [
      [
        "ccm_counter",
        0,
        12
      ]
    ]
  },
  "npu_host_max_lm_counter": {
    "type": "memory",
    "block": "npu_host",
    "width": 12,
    "desc": "max per profile",
    "fields": [
      [
        "lm_counter",
        0,
        12
      ]
    ]
  },
  "npu_host_max_dm_counter": {
    "type": "memory",
    "block": "npu_host",
    "width": 12,
    "desc": "max per profile",
    "fields": [
      [
        "dm_counter",
        0,
        12
      ]
    ]
  },
  "npu_host_eth_mp_em_verifier": {
    "type": "memory",
    "block": "npu_host",
    "width": 88,
    "desc": "",
    "fields": [
      [
        "eth_mp_em_verifier_data",
        0,
        88
      ]
    ]
  },
  "npu_host_eth_mp_em_cam": {
    "type": "memory",
    "block": "npu_host",
    "width": 50,
    "desc": "",
    "fields": [
      [
        "eth_mp_em_cam_payload",
        0,
        40
      ],
      [
        "eth_mp_em_cam_key",
        40,
        50
      ],
      [
        "eth_mp_em_cam_valid",
        90,
        1
      ]
    ]
  },
  "rxpp_fwd_interrupt_register": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "cache_interrupt_reg_summary",
        1,
        1
      ]
    ]
  },
  "rxpp_fwd_mem_protect_interrupt": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "rxpp_fwd_mem_protect_interrupt_test": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "rxpp_fwd_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 4,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "learn_records_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "sna_result_table_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "fec_table_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "from_term_res_lb_key_ecc_1b_err_interrupt_mask",
        3,
        1
      ]
    ]
  },
  "rxpp_fwd_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 4,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "learn_records_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "sna_result_table_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "fec_table_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "from_term_res_lb_key_ecc_2b_err_interrupt_mask",
        3,
        1
      ]
    ]
  },
  "rxpp_fwd_parity_err_interrupt_register_mask": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 2,
    "desc": "Parity Error Interrupt Mask Register",
    "fields": [
      [
        "frag0_parity_err_interrupt_mask",
        0,
        1
      ],
      [
        "frag1_parity_err_interrupt_mask",
        1,
        1
      ]
    ]
  },
  "rxpp_fwd_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 4,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "learn_records_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "sna_result_table_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "fec_table_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "from_term_res_lb_key_ecc_1b_err_initiate",
        3,
        1
      ]
    ]
  },
  "rxpp_fwd_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 4,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "learn_records_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "sna_result_table_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "fec_table_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "from_term_res_lb_key_ecc_2b_err_initiate",
        3,
        1
      ]
    ]
  },
  "rxpp_fwd_parity_err_initiate_register": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 2,
    "desc": "Parity Error Initiator Register",
    "fields": [
      [
        "frag0_parity_err_initiate",
        0,
        1
      ],
      [
        "frag1_parity_err_initiate",
        1,
        1
      ]
    ]
  },
  "rxpp_fwd_mem_protect_err_status": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 6,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "learn_records_err_int",
        0,
        1
      ],
      [
        "frag0_err_int",
        1,
        1
      ],
      [
        "frag1_err_int",
        2,
        1
      ],
      [
        "sna_result_table_err_int",
        3,
        1
      ],
      [
        "fec_table_err_int",
        4,
        1
      ],
      [
        "from_term_res_lb_key_err_int",
        5,
        1
      ]
    ]
  },
  "rxpp_fwd_selected_ser_error_info": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 14,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        12
      ],
      [
        "mem_err_type",
        12,
        2
      ]
    ]
  },
  "rxpp_fwd_ser_error_debug_configuration": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 4,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        3
      ],
      [
        "reset_memory_errors",
        3,
        1
      ]
    ]
  },
  "rxpp_fwd_ecc_1b_err_debug": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "rxpp_fwd_ecc_2b_err_debug": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "rxpp_fwd_parity_err_debug": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 16,
    "desc": "Parity Error Counter",
    "fields": [
      [
        "parity_err_counter",
        0,
        16
      ]
    ]
  },
  "rxpp_fwd_mbist_pass_status": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 86,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        86
      ]
    ]
  },
  "rxpp_fwd_mbist_fail_status": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 86,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        86
      ]
    ]
  },
  "rxpp_fwd_counter_timer": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "rxpp_fwd_counter_timer_trigger_reg": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "rxpp_fwd_memory_access_timeout": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "rxpp_fwd_broadcast_config_reg": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "rxpp_fwd_memory_prot_bypass": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "rxpp_fwd_soft_reset_configuration": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "rxpp_fwd_mbist_configuration": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "rxpp_fwd_power_down_configuration": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "rxpp_fwd_spare_reg": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "rxpp_fwd_pmro_ctrl": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "rxpp_fwd_pmro_status": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "rxpp_fwd_mirror_bus_conf_reg": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "rxpp_fwd_mirror_bus_status": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "rxpp_fwd_device_time_offset_cfg": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "rxpp_fwd_cache_interrupt_reg": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 1,
    "desc": "interrupt caused by the cache cfg top",
    "fields": [
      [
        "cache_interrupt",
        0,
        1
      ]
    ]
  },
  "rxpp_fwd_cache_interrupt_reg_mask": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 1,
    "desc": "This register masks cache_interrupt_reg interrupt register",
    "fields": [
      [
        "cache_interrupt_mask",
        0,
        1
      ]
    ]
  },
  "rxpp_fwd_cache_interrupt_reg_test": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 1,
    "desc": "This register tests cache_interrupt_reg interrupt register",
    "fields": [
      [
        "cache_interrupt_test",
        0,
        1
      ]
    ]
  },
  "rxpp_fwd_cfg_tx_header_width": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 3,
    "desc": "Width of the tx header, which is the first part of the packet being stripped before entring the NPU",
    "fields": [
      [
        "cfg_tx_header_width_r",
        0,
        3
      ]
    ]
  },
  "rxpp_fwd_frag_error_entry_reg": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 11,
    "desc": "When the frag memory has multiple parity errors on  a memory address, this register is used to remove the address from the frag memory address manager",
    "fields": [
      [
        "frag_dont_return_entry_valid",
        0,
        1
      ],
      [
        "frag_dont_return_entry",
        1,
        10
      ]
    ]
  },
  "rxpp_fwd_slice_work_mode_cfg": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 4,
    "desc": "Working mode of the slice",
    "fields": [
      [
        "slice_work_mode",
        0,
        1
      ],
      [
        "slb_work_mode",
        1,
        1
      ],
      [
        "flow_sig_on_npuh",
        2,
        1
      ],
      [
        "flow_sig_on_lsb_of_npuh",
        3,
        1
      ]
    ]
  },
  "rxpp_fwd_pd_construction_congurations": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 17,
    "desc": "Configurations for constructing the NPU (SMS) header from the Forwarding stage",
    "fields": [
      [
        "soft_sms_header_offset",
        0,
        8
      ],
      [
        "hard_sms_header_size",
        8,
        8
      ],
      [
        "mask_npe_err",
        16,
        1
      ]
    ]
  },
  "rxpp_fwd_dual_homing_redirect_destination_cfg": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 20,
    "desc": "Change RxPP.FWD_destination to this value, if SNA.dual_homing is set",
    "fields": [
      [
        "dual_homing_redirect_destination",
        0,
        20
      ]
    ]
  },
  "rxpp_fwd_tcam_comp_ldb_to_profile": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 4,
    "desc": "Maps the 5 LSBs of the TCAM key to compression-profile and compression-valid indiaction",
    "fields": [
      [
        "compression_valid",
        0,
        1
      ],
      [
        "compression_profile",
        1,
        3
      ]
    ]
  },
  "rxpp_fwd_tcam_range_compression_profile": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 18,
    "desc": "There are 8 TCAM key compression profiles",
    "fields": [
      [
        "src_offset",
        0,
        6
      ],
      [
        "src_size",
        6,
        4
      ],
      [
        "range_set",
        10,
        2
      ],
      [
        "dst_offset",
        12,
        6
      ]
    ]
  },
  "rxpp_fwd_tcam_range_compression_ranges": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 32,
    "desc": "There are four sets of ranges. Each set has 16 ranges. Each range has an upper limit and a lower limit. A value is inside a range if Value >= Range-Lower-Limit and Value <= Range-Upper-Limit",
    "fields": [
      [
        "range_high_limits",
        0,
        16
      ],
      [
        "range_low_limits",
        16,
        16
      ]
    ]
  },
  "rxpp_fwd_resolution_load_balancing_conf": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 17,
    "desc": "Configurations for the resolution LB key generation, at the output of the FWD NPE lookup access",
    "fields": [
      [
        "lb_key_mask",
        0,
        4
      ],
      [
        "lb_key_shift",
        4,
        3
      ],
      [
        "lb_key_select",
        7,
        8
      ],
      [
        "control",
        15,
        2
      ]
    ]
  },
  "rxpp_fwd_resolution_load_balancing_field_size_conf": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 97,
    "desc": "",
    "fields": [
      [
        "field_size_is_16b",
        0,
        1
      ],
      [
        "lb_key_crc_0_init_key",
        1,
        16
      ],
      [
        "lb_key_crc_1_init_key",
        17,
        16
      ],
      [
        "lb_key_crc_2_init_key",
        33,
        16
      ],
      [
        "lb_key_crc_3_init_key",
        49,
        16
      ],
      [
        "lb_key_crc_4_init_key",
        65,
        16
      ],
      [
        "lb_key_crc_5_init_key",
        81,
        16
      ]
    ]
  },
  "rxpp_fwd_db_splitter_lp_to_mask_conf": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 8,
    "desc": "Map the NPP[13:12] returning from the CDB splitter, to 8 bits mask before inserting to the NPE",
    "fields": [
      [
        "db_splitter_lp_to_mask",
        0,
        8
      ]
    ]
  },
  "rxpp_fwd_db_splitter_result_standartization_en_cfg": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 1,
    "desc": "When unset, the CDB splitter result doesn't undergo standardization",
    "fields": [
      [
        "db_splitter_result_standartization_en",
        0,
        1
      ]
    ]
  },
  "rxpp_fwd_ctm_fwd_db_mapping_reg": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 2,
    "desc": "Map the 2 LSBs of the Central TCAM access key, to which DB responses are expected",
    "fields": [
      [
        "ctm_fwd_db_mapping",
        0,
        2
      ]
    ]
  },
  "rxpp_fwd_res_acc0_db_mapping_reg": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 2,
    "desc": "Map the 6 LSBs of the resolution LB key 0 access key, to which DB responses are expected",
    "fields": [
      [
        "res_acc0_db_mapping",
        0,
        2
      ]
    ]
  },
  "rxpp_fwd_res_acc2_db_mapping_reg": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 2,
    "desc": "Map the 2 LSBs of the resolution em key access key, to which DB responses are expected",
    "fields": [
      [
        "res_acc2_db_mapping",
        0,
        2
      ]
    ]
  },
  "rxpp_fwd_dbc_thresholds_reg": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 35,
    "desc": "The number of remaining free entries in the DB result container, before the lookup access rate of relevant DBs is reduced to 1 every 2 clocks",
    "fields": [
      [
        "ctm_fwd0_container_free_entries_threshold",
        0,
        5
      ],
      [
        "ctm_fwd1_container_free_entries_threshold",
        5,
        5
      ],
      [
        "fwd_cem_container_free_entries_threshold",
        10,
        5
      ],
      [
        "fwd_clpm_res_container_free_entries_threshold",
        15,
        5
      ],
      [
        "fwd_res_container_free_entries_threshold",
        20,
        5
      ],
      [
        "res_destination_data_container_free_entries_threshold",
        25,
        5
      ],
      [
        "res_enc_data_container_free_entries_threshold",
        30,
        5
      ]
    ]
  },
  "rxpp_fwd_fwd2out_ic_debug_features": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 87,
    "desc": "",
    "fields": [
      [
        "fwd_0_phase_0_ifg0_req_max_wm",
        0,
        7
      ],
      [
        "fwd_0_phase_1_ifg0_req_max_wm",
        7,
        7
      ],
      [
        "fwd_1_phase_0_ifg0_req_max_wm",
        14,
        7
      ],
      [
        "fwd_1_phase_1_ifg0_req_max_wm",
        21,
        7
      ],
      [
        "fwd_2_phase_0_ifg0_req_max_wm",
        28,
        7
      ],
      [
        "fwd_2_phase_1_ifg0_req_max_wm",
        35,
        7
      ],
      [
        "fwd_0_phase_0_ifg1_req_max_wm",
        42,
        7
      ],
      [
        "fwd_0_phase_1_ifg1_req_max_wm",
        49,
        7
      ],
      [
        "fwd_1_phase_0_ifg1_req_max_wm",
        56,
        7
      ],
      [
        "fwd_1_phase_1_ifg1_req_max_wm",
        63,
        7
      ],
      [
        "fwd_2_phase_0_ifg1_req_max_wm",
        70,
        7
      ],
      [
        "fwd_2_phase_1_ifg1_req_max_wm",
        77,
        7
      ],
      [
        "target_ifg",
        84,
        1
      ],
      [
        "source_fwd_engine",
        85,
        2
      ]
    ]
  },
  "rxpp_fwd_rxpp_sms_debug_features": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 78,
    "desc": "",
    "fields": [
      [
        "ifg0_backpressure_fifo0_wm",
        0,
        5
      ],
      [
        "ifg1_backpressure_fifo1_wm",
        5,
        5
      ],
      [
        "ifg0_sna_out_of_order_stop",
        10,
        1
      ],
      [
        "ifg1_sna_out_of_order_stop",
        11,
        1
      ],
      [
        "ifg0_reassembly_pause",
        12,
        1
      ],
      [
        "ifg1_reassembly_pause",
        13,
        1
      ],
      [
        "ifg0_output_sop_counter",
        14,
        32
      ],
      [
        "ifg1_output_sop_counter",
        46,
        32
      ]
    ]
  },
  "rxpp_fwd_ipv4_error_checks": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 6,
    "desc": "Which error checks to perform for IPv4 headers (between termination and forwarding stages)",
    "fields": [
      [
        "check_ipv4_checksum_error",
        0,
        1
      ],
      [
        "check_ipv4_ttl_error",
        1,
        1
      ],
      [
        "check_ipv4_version_error",
        2,
        1
      ],
      [
        "check_ipv4_ihl_error",
        3,
        1
      ],
      [
        "check_ipv4_total_length_error",
        4,
        1
      ],
      [
        "check_ipv4_sip_mc_error",
        5,
        1
      ]
    ]
  },
  "rxpp_fwd_ethernet_error_checks": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 2,
    "desc": "Which error checks to perform for Ethernet headers (between termination and forwarding stages)",
    "fields": [
      [
        "check_eth_sa_mc_error",
        0,
        1
      ],
      [
        "check_eth_sa_da_error",
        1,
        1
      ]
    ]
  },
  "rxpp_fwd_term2fwd_err_header_type_mapping_reg": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 2,
    "desc": "Map the FWD header type (out of termination stage) to network header type, for error checking",
    "fields": [
      [
        "term2fwd_err_header_type_mapping",
        0,
        2
      ]
    ]
  },
  "rxpp_fwd_res_lb_header_type_mapping_reg": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 10,
    "desc": "Configurations for the hardwired Resolution LB Key calculation, between the termination and forwarding stages",
    "fields": [
      [
        "res_lb_key_header_type_mapping",
        0,
        3
      ],
      [
        "res_lb_key_next_header_type_mapping",
        3,
        3
      ],
      [
        "res_lb_key_current_header_type_to_profile_mapping",
        6,
        2
      ],
      [
        "res_lb_key_next_header_type_to_profile_mapping",
        8,
        2
      ]
    ]
  },
  "rxpp_fwd_res_lb_profile_fs_insturctions_reg": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 38,
    "desc": "Maps the current and next header profiles to two field select configurations and a mask",
    "fields": [
      [
        "res_lb_key_fs0_instruction",
        0,
        12
      ],
      [
        "res_lb_key_fs1_instruction",
        12,
        12
      ],
      [
        "res_lb_key_soft_mask_size",
        24,
        7
      ],
      [
        "res_lb_key_soft_mask_offset",
        31,
        7
      ]
    ]
  },
  "rxpp_fwd_res_lb_key_const_config_reg": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 163,
    "desc": "Constant configuration for the hardwired Resolution LB Key calculation, between the termination and forwarding stages",
    "fields": [
      [
        "res_lb_key_hash_shift",
        0,
        3
      ],
      [
        "res_lb_key_key_0_const_add",
        3,
        16
      ],
      [
        "res_lb_key_key_1_const_add",
        19,
        16
      ],
      [
        "res_lb_key_key_2_const_add",
        35,
        16
      ],
      [
        "res_lb_key_key_3_const_add",
        51,
        16
      ],
      [
        "res_lb_key_crc_0_init_key",
        67,
        16
      ],
      [
        "res_lb_key_crc_1_init_key",
        83,
        16
      ],
      [
        "res_lb_key_crc_2_init_key",
        99,
        16
      ],
      [
        "res_lb_key_crc_3_init_key",
        115,
        16
      ],
      [
        "res_lb_key_crc_4_init_key",
        131,
        16
      ],
      [
        "res_lb_key_crc_5_init_key",
        147,
        16
      ]
    ]
  },
  "rxpp_fwd_cache_cbt_threshold_config_reg": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 14,
    "desc": "",
    "fields": [
      [
        "splitter_cache_cbt_threshold",
        0,
        7
      ],
      [
        "lpm_cache_cbt_threshold",
        7,
        7
      ]
    ]
  },
  "rxpp_fwd_fwd2out_ic_rate_limiting_config_reg": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 7,
    "desc": "",
    "fields": [
      [
        "fwd2out_ic_rate_limiting_threshold",
        0,
        6
      ],
      [
        "fwd2out_ic_rate_limiting_enabled_when_phase_empty",
        6,
        1
      ]
    ]
  },
  "rxpp_fwd_sna_timeout_configuration": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 66,
    "desc": "SNA timeout configurations",
    "fields": [
      [
        "sna_timeout_threshold",
        0,
        32
      ],
      [
        "sna_timeout_pd_drop_indication",
        32,
        1
      ],
      [
        "sna_timeout_pd_snr_psn_indication",
        33,
        20
      ],
      [
        "sna_timeout_pd_snr_context_indication",
        53,
        13
      ]
    ]
  },
  "rxpp_fwd_debug_data_bus_register": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 32,
    "desc": "debug_data_bus_register",
    "fields": [
      [
        "debug_data_bus",
        0,
        32
      ]
    ]
  },
  "rxpp_fwd_debug_data_select_register": {
    "type": "register",
    "block": "rxpp_fwd",
    "width": 6,
    "desc": "debug_data_select_register",
    "fields": [
      [
        "debug_data_select",
        0,
        6
      ]
    ]
  },
  "rxpp_fwd_learn_records": {
    "type": "memory",
    "block": "rxpp_fwd",
    "width": 83,
    "desc": "memory in learn record buffer to hold records until signal from reassebly ",
    "fields": [
      [
        "learn_record",
        0,
        83
      ]
    ]
  },
  "rxpp_fwd_frag": {
    "type": "memory",
    "block": "rxpp_fwd",
    "width": 2072,
    "desc": "segment_mem_in_rxpp_top",
    "fields": [
      [
        "i_segment_mem",
        0,
        2072
      ]
    ]
  },
  "rxpp_fwd_sna_result_table": {
    "type": "memory",
    "block": "rxpp_fwd",
    "width": 76,
    "desc": "sna_result_table",
    "fields": [
      [
        "flow_signature",
        0,
        36
      ],
      [
        "snr_outgoing_interface",
        36,
        2
      ],
      [
        "reorder_context_id",
        38,
        13
      ],
      [
        "packet_sequence_number",
        51,
        20
      ],
      [
        "packet_is_eos",
        71,
        1
      ],
      [
        "close_prev_segment",
        72,
        1
      ],
      [
        "dual_homing_redirect",
        73,
        1
      ],
      [
        "is_slb",
        74,
        1
      ],
      [
        "err",
        75,
        1
      ]
    ]
  },
  "rxpp_fwd_fec_table": {
    "type": "memory",
    "block": "rxpp_fwd",
    "width": 56,
    "desc": "FEC mapping table. Map the 5 LSBs of the LPM destination",
    "fields": [
      [
        "fec",
        0,
        56
      ]
    ]
  },
  "rxpp_fwd_fec_table_access_map_reg": {
    "type": "memory",
    "block": "rxpp_fwd",
    "width": 1,
    "desc": "Map the 5 MSBs of the LPM destination, to whether FEC Mapping should be performed or not",
    "fields": [
      [
        "fec_table_access_map",
        0,
        1
      ]
    ]
  },
  "rxpp_fwd_snoop_code_to_mirror_cmd0": {
    "type": "memory",
    "block": "rxpp_fwd",
    "width": 5,
    "desc": "Map the snoop code to mirror command 0",
    "fields": [
      [
        "map",
        0,
        5
      ]
    ]
  },
  "rxpp_fwd_mirror_code_to_mirror_cmd1": {
    "type": "memory",
    "block": "rxpp_fwd",
    "width": 5,
    "desc": "Map the mirror code to mirror command 1",
    "fields": [
      [
        "map",
        0,
        5
      ]
    ]
  },
  "rxpp_fwd_nppd_dest_to_pd_dest": {
    "type": "memory",
    "block": "rxpp_fwd",
    "width": 6,
    "desc": "Map the 6 MSBs of NPPD.destination to 6 MSBs of PD.destination",
    "fields": [
      [
        "map",
        0,
        6
      ]
    ]
  },
  "rxpp_fwd_dcf_mirror_cmd_table": {
    "type": "memory",
    "block": "rxpp_fwd",
    "width": 6,
    "desc": "Map {SNA.Is-SLB(1), DCF-Data(2), NPPD.ECN (1)} to PD.mirror_code1 (if override is set) ",
    "fields": [
      [
        "dcf_mirror_cmd",
        0,
        5
      ],
      [
        "override",
        5,
        1
      ]
    ]
  },
  "rxpp_fwd_from_term_res_lb_key": {
    "type": "memory",
    "block": "rxpp_fwd",
    "width": 64,
    "desc": "Save the Resolution LB Key calculated between the termination and forwarding stages",
    "fields": [
      [
        "lb_key",
        0,
        64
      ]
    ]
  },
  "fi_stage_interrupt_register": {
    "type": "register",
    "block": "fi_stage",
    "width": 1,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ]
    ]
  },
  "fi_stage_mem_protect_interrupt": {
    "type": "register",
    "block": "fi_stage",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "fi_stage_mem_protect_interrupt_test": {
    "type": "register",
    "block": "fi_stage",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "fi_stage_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "fi_stage",
    "width": 1,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "npu_first_macros_table_ecc_1b_err_interrupt_mask",
        0,
        1
      ]
    ]
  },
  "fi_stage_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "fi_stage",
    "width": 1,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "npu_first_macros_table_ecc_2b_err_interrupt_mask",
        0,
        1
      ]
    ]
  },
  "fi_stage_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "fi_stage",
    "width": 1,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "npu_first_macros_table_ecc_1b_err_initiate",
        0,
        1
      ]
    ]
  },
  "fi_stage_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "fi_stage",
    "width": 1,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "npu_first_macros_table_ecc_2b_err_initiate",
        0,
        1
      ]
    ]
  },
  "fi_stage_mem_protect_err_status": {
    "type": "register",
    "block": "fi_stage",
    "width": 1,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "npu_first_macros_table_err_int",
        0,
        1
      ]
    ]
  },
  "fi_stage_selected_ser_error_info": {
    "type": "register",
    "block": "fi_stage",
    "width": 8,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        6
      ],
      [
        "mem_err_type",
        6,
        2
      ]
    ]
  },
  "fi_stage_ser_error_debug_configuration": {
    "type": "register",
    "block": "fi_stage",
    "width": 2,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        1
      ],
      [
        "reset_memory_errors",
        1,
        1
      ]
    ]
  },
  "fi_stage_ecc_1b_err_debug": {
    "type": "register",
    "block": "fi_stage",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "fi_stage_ecc_2b_err_debug": {
    "type": "register",
    "block": "fi_stage",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "fi_stage_mbist_pass_status": {
    "type": "register",
    "block": "fi_stage",
    "width": 2,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        2
      ]
    ]
  },
  "fi_stage_mbist_fail_status": {
    "type": "register",
    "block": "fi_stage",
    "width": 2,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        2
      ]
    ]
  },
  "fi_stage_counter_timer": {
    "type": "register",
    "block": "fi_stage",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "fi_stage_counter_timer_trigger_reg": {
    "type": "register",
    "block": "fi_stage",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "fi_stage_memory_access_timeout": {
    "type": "register",
    "block": "fi_stage",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "fi_stage_broadcast_config_reg": {
    "type": "register",
    "block": "fi_stage",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "fi_stage_memory_prot_bypass": {
    "type": "register",
    "block": "fi_stage",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "fi_stage_soft_reset_configuration": {
    "type": "register",
    "block": "fi_stage",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "fi_stage_mbist_configuration": {
    "type": "register",
    "block": "fi_stage",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "fi_stage_power_down_configuration": {
    "type": "register",
    "block": "fi_stage",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "fi_stage_spare_reg": {
    "type": "register",
    "block": "fi_stage",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "fi_stage_pmro_ctrl": {
    "type": "register",
    "block": "fi_stage",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "fi_stage_pmro_status": {
    "type": "register",
    "block": "fi_stage",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "fi_stage_mirror_bus_conf_reg": {
    "type": "register",
    "block": "fi_stage",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "fi_stage_mirror_bus_status": {
    "type": "register",
    "block": "fi_stage",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "fi_stage_device_time_offset_cfg": {
    "type": "register",
    "block": "fi_stage",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "fi_stage_cfg_tx_header_width": {
    "type": "register",
    "block": "fi_stage",
    "width": 3,
    "desc": "Width of the tx header, which is the first part of the packet being stripped before entring the NPU",
    "fields": [
      [
        "cfg_tx_header_width_r",
        0,
        3
      ]
    ]
  },
  "fi_stage_ifg_ready_threshold": {
    "type": "register",
    "block": "fi_stage",
    "width": 12,
    "desc": "The threshold of remaning free entries in the frag memory, before de-asserting the ready towards the IFG",
    "fields": [
      [
        "frag0_mem_threshold_r",
        0,
        6
      ],
      [
        "frag1_mem_threshold_r",
        6,
        6
      ]
    ]
  },
  "fi_stage_fi_input_fifo_ready_threshold_cfg": {
    "type": "register",
    "block": "fi_stage",
    "width": 5,
    "desc": "Threshold before de-asserting the FI input FIFO ready towards IFG",
    "fields": [
      [
        "fi_input_fifo_ready_threshold",
        0,
        5
      ]
    ]
  },
  "fi_stage_term_ifg_debug_features": {
    "type": "register",
    "block": "fi_stage",
    "width": 86,
    "desc": "",
    "fields": [
      [
        "flow_control_to_ifg0",
        0,
        1
      ],
      [
        "flow_control_to_ifg1",
        1,
        1
      ],
      [
        "ifg0_free_threads_min_wm",
        2,
        10
      ],
      [
        "ifg1_free_threads_min_wm",
        12,
        10
      ],
      [
        "ifg0_input_sop_counter",
        22,
        32
      ],
      [
        "ifg1_input_sop_counter",
        54,
        32
      ]
    ]
  },
  "fi_stage_top_debug_data_bus_register": {
    "type": "register",
    "block": "fi_stage",
    "width": 32,
    "desc": "debug_data_bus_register",
    "fields": [
      [
        "top_debug_data_bus",
        0,
        32
      ]
    ]
  },
  "fi_stage_top_debug_data_select_register": {
    "type": "register",
    "block": "fi_stage",
    "width": 7,
    "desc": "debug_data_select_register",
    "fields": [
      [
        "top_debug_data_select",
        0,
        7
      ]
    ]
  },
  "fi_stage_npu_first_macros_table": {
    "type": "memory",
    "block": "fi_stage",
    "width": 68,
    "desc": "first macros to fi and np engines",
    "fields": [
      [
        "fi_macro",
        0,
        6
      ],
      [
        "np_marco",
        6,
        6
      ],
      [
        "tag_swap_cmd",
        12,
        2
      ],
      [
        "initial_rx_data",
        14,
        50
      ],
      [
        "nppd_current_layer_index",
        64,
        4
      ]
    ]
  },
  "fi_stage_recycle_port_macros_table": {
    "type": "memory",
    "block": "fi_stage",
    "width": 34,
    "desc": "first macros to fi and np engines",
    "fields": [
      [
        "fi_macro",
        0,
        6
      ],
      [
        "np_marco",
        6,
        5
      ],
      [
        "tag_swap_cmd",
        11,
        2
      ],
      [
        "initial_rx_data",
        13,
        16
      ],
      [
        "nppd_current_layer_index",
        29,
        4
      ],
      [
        "override_source_port_table",
        33,
        1
      ]
    ]
  },
  "rxpp_term_interrupt_register": {
    "type": "register",
    "block": "rxpp_term",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "em_response_interrupt_summary",
        1,
        1
      ]
    ]
  },
  "rxpp_term_mem_protect_interrupt": {
    "type": "register",
    "block": "rxpp_term",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "rxpp_term_mem_protect_interrupt_test": {
    "type": "register",
    "block": "rxpp_term",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "rxpp_term_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "rxpp_term",
    "width": 12,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "link_lp_table_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "mymac_sram_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "sm_sram_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "vlan_membership_table_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "tunnel_termination_table_verifier0_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "tunnel_termination_table_verifier1_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "tunnel_termination_table_verifier2_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "tunnel_termination_table_verifier3_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "tunnel_termination_table_verifier4_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "tunnel_termination_table_verifier5_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "tunnel_termination_table_verifier6_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "tunnel_termination_table_verifier7_ecc_1b_err_interrupt_mask",
        11,
        1
      ]
    ]
  },
  "rxpp_term_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "rxpp_term",
    "width": 12,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "link_lp_table_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "mymac_sram_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "sm_sram_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "vlan_membership_table_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "tunnel_termination_table_verifier0_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "tunnel_termination_table_verifier1_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "tunnel_termination_table_verifier2_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "tunnel_termination_table_verifier3_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "tunnel_termination_table_verifier4_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "tunnel_termination_table_verifier5_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "tunnel_termination_table_verifier6_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "tunnel_termination_table_verifier7_ecc_2b_err_interrupt_mask",
        11,
        1
      ]
    ]
  },
  "rxpp_term_parity_err_interrupt_register_mask": {
    "type": "register",
    "block": "rxpp_term",
    "width": 2,
    "desc": "Parity Error Interrupt Mask Register",
    "fields": [
      [
        "mymac_tcam_parity_err_interrupt_mask",
        0,
        1
      ],
      [
        "sm_tcam_parity_err_interrupt_mask",
        1,
        1
      ]
    ]
  },
  "rxpp_term_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "rxpp_term",
    "width": 12,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "link_lp_table_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "mymac_sram_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "sm_sram_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "vlan_membership_table_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "tunnel_termination_table_verifier0_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "tunnel_termination_table_verifier1_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "tunnel_termination_table_verifier2_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "tunnel_termination_table_verifier3_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "tunnel_termination_table_verifier4_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "tunnel_termination_table_verifier5_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "tunnel_termination_table_verifier6_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "tunnel_termination_table_verifier7_ecc_1b_err_initiate",
        11,
        1
      ]
    ]
  },
  "rxpp_term_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "rxpp_term",
    "width": 12,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "link_lp_table_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "mymac_sram_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "sm_sram_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "vlan_membership_table_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "tunnel_termination_table_verifier0_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "tunnel_termination_table_verifier1_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "tunnel_termination_table_verifier2_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "tunnel_termination_table_verifier3_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "tunnel_termination_table_verifier4_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "tunnel_termination_table_verifier5_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "tunnel_termination_table_verifier6_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "tunnel_termination_table_verifier7_ecc_2b_err_initiate",
        11,
        1
      ]
    ]
  },
  "rxpp_term_parity_err_initiate_register": {
    "type": "register",
    "block": "rxpp_term",
    "width": 2,
    "desc": "Parity Error Initiator Register",
    "fields": [
      [
        "mymac_tcam_parity_err_initiate",
        0,
        1
      ],
      [
        "sm_tcam_parity_err_initiate",
        1,
        1
      ]
    ]
  },
  "rxpp_term_mem_protect_err_status": {
    "type": "register",
    "block": "rxpp_term",
    "width": 14,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "link_lp_table_err_int",
        0,
        1
      ],
      [
        "mymac_tcam_err_int",
        1,
        1
      ],
      [
        "mymac_sram_err_int",
        2,
        1
      ],
      [
        "sm_tcam_err_int",
        3,
        1
      ],
      [
        "sm_sram_err_int",
        4,
        1
      ],
      [
        "vlan_membership_table_err_int",
        5,
        1
      ],
      [
        "tunnel_termination_table_verifier0_err_int",
        6,
        1
      ],
      [
        "tunnel_termination_table_verifier1_err_int",
        7,
        1
      ],
      [
        "tunnel_termination_table_verifier2_err_int",
        8,
        1
      ],
      [
        "tunnel_termination_table_verifier3_err_int",
        9,
        1
      ],
      [
        "tunnel_termination_table_verifier4_err_int",
        10,
        1
      ],
      [
        "tunnel_termination_table_verifier5_err_int",
        11,
        1
      ],
      [
        "tunnel_termination_table_verifier6_err_int",
        12,
        1
      ],
      [
        "tunnel_termination_table_verifier7_err_int",
        13,
        1
      ]
    ]
  },
  "rxpp_term_selected_ser_error_info": {
    "type": "register",
    "block": "rxpp_term",
    "width": 14,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        12
      ],
      [
        "mem_err_type",
        12,
        2
      ]
    ]
  },
  "rxpp_term_ser_error_debug_configuration": {
    "type": "register",
    "block": "rxpp_term",
    "width": 5,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        4
      ],
      [
        "reset_memory_errors",
        4,
        1
      ]
    ]
  },
  "rxpp_term_ecc_1b_err_debug": {
    "type": "register",
    "block": "rxpp_term",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "rxpp_term_ecc_2b_err_debug": {
    "type": "register",
    "block": "rxpp_term",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "rxpp_term_parity_err_debug": {
    "type": "register",
    "block": "rxpp_term",
    "width": 16,
    "desc": "Parity Error Counter",
    "fields": [
      [
        "parity_err_counter",
        0,
        16
      ]
    ]
  },
  "rxpp_term_mbist_pass_status": {
    "type": "register",
    "block": "rxpp_term",
    "width": 32,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        32
      ]
    ]
  },
  "rxpp_term_mbist_fail_status": {
    "type": "register",
    "block": "rxpp_term",
    "width": 32,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        32
      ]
    ]
  },
  "rxpp_term_tcam_bist_status": {
    "type": "register",
    "block": "rxpp_term",
    "width": 32,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        16
      ],
      [
        "tcam_bist_done_fail_out",
        16,
        16
      ]
    ]
  },
  "rxpp_term_tcam_scan_period_cfg": {
    "type": "register",
    "block": "rxpp_term",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "rxpp_term_counter_timer": {
    "type": "register",
    "block": "rxpp_term",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "rxpp_term_counter_timer_trigger_reg": {
    "type": "register",
    "block": "rxpp_term",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "rxpp_term_memory_access_timeout": {
    "type": "register",
    "block": "rxpp_term",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "rxpp_term_broadcast_config_reg": {
    "type": "register",
    "block": "rxpp_term",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "rxpp_term_memory_prot_bypass": {
    "type": "register",
    "block": "rxpp_term",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "rxpp_term_soft_reset_configuration": {
    "type": "register",
    "block": "rxpp_term",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "rxpp_term_mbist_configuration": {
    "type": "register",
    "block": "rxpp_term",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "rxpp_term_power_down_configuration": {
    "type": "register",
    "block": "rxpp_term",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "rxpp_term_spare_reg": {
    "type": "register",
    "block": "rxpp_term",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "rxpp_term_pmro_ctrl": {
    "type": "register",
    "block": "rxpp_term",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "rxpp_term_pmro_status": {
    "type": "register",
    "block": "rxpp_term",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "rxpp_term_mirror_bus_conf_reg": {
    "type": "register",
    "block": "rxpp_term",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "rxpp_term_mirror_bus_status": {
    "type": "register",
    "block": "rxpp_term",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "rxpp_term_device_time_offset_cfg": {
    "type": "register",
    "block": "rxpp_term",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "rxpp_term_em_init_done_reg": {
    "type": "register",
    "block": "rxpp_term",
    "width": 1,
    "desc": "All EMs have finished initializing their memories",
    "fields": [
      [
        "em_init_done",
        0,
        1
      ]
    ]
  },
  "rxpp_term_issu_states": {
    "type": "register",
    "block": "rxpp_term",
    "width": 10,
    "desc": "ISSU State per stage and NPE in the RxPP",
    "fields": [
      [
        "rxpp_input_issu_state",
        0,
        1
      ],
      [
        "term0_input_issu_state",
        1,
        1
      ],
      [
        "term1_input_issu_state",
        2,
        1
      ],
      [
        "term2_input_issu_state",
        3,
        1
      ],
      [
        "term0_output_issu_state",
        4,
        1
      ],
      [
        "term1_output_issu_state",
        5,
        1
      ],
      [
        "term2_output_issu_state",
        6,
        1
      ],
      [
        "fwd0_input_issu_state",
        7,
        1
      ],
      [
        "fwd1_input_issu_state",
        8,
        1
      ],
      [
        "fwd2_input_issu_state",
        9,
        1
      ]
    ]
  },
  "rxpp_term_npe_cancel_inc_reg": {
    "type": "register",
    "block": "rxpp_term",
    "width": 12,
    "desc": "When an NPE has repetetive parity error on a memory address, this address shouldn't be used.Prior to that,  these registers decrease the number of available threads in an NPE, per phase",
    "fields": [
      [
        "term0_phase0_cancel_inc",
        0,
        1
      ],
      [
        "term1_phase0_cancel_inc",
        1,
        1
      ],
      [
        "term2_phase0_cancel_inc",
        2,
        1
      ],
      [
        "term0_phase1_cancel_inc",
        3,
        1
      ],
      [
        "term1_phase1_cancel_inc",
        4,
        1
      ],
      [
        "term2_phase1_cancel_inc",
        5,
        1
      ],
      [
        "fwd0_phase0_cancel_inc",
        6,
        1
      ],
      [
        "fwd1_phase0_cancel_inc",
        7,
        1
      ],
      [
        "fwd2_phase0_cancel_inc",
        8,
        1
      ],
      [
        "fwd0_phase1_cancel_inc",
        9,
        1
      ],
      [
        "fwd1_phase1_cancel_inc",
        10,
        1
      ],
      [
        "fwd2_phase1_cancel_inc",
        11,
        1
      ]
    ]
  },
  "rxpp_term_fi2term_ic_debug_features": {
    "type": "register",
    "block": "rxpp_term",
    "width": 59,
    "desc": "",
    "fields": [
      [
        "fi_0_transmit_req_max_wm",
        0,
        7
      ],
      [
        "fi_1_transmit_req_max_wm",
        7,
        7
      ],
      [
        "term_0_phase_0_free_thread_min_wm",
        14,
        7
      ],
      [
        "term_0_phase_1_free_thread_min_wm",
        21,
        7
      ],
      [
        "term_1_phase_0_free_thread_min_wm",
        28,
        7
      ],
      [
        "term_1_phase_1_free_thread_min_wm",
        35,
        7
      ],
      [
        "term_2_phase_0_free_thread_min_wm",
        42,
        7
      ],
      [
        "term_2_phase_1_free_thread_min_wm",
        49,
        7
      ],
      [
        "target_term_engine",
        56,
        2
      ],
      [
        "source_fi",
        58,
        1
      ]
    ]
  },
  "rxpp_term_term2fwd_ic_debug_features": {
    "type": "register",
    "block": "rxpp_term",
    "width": 88,
    "desc": "",
    "fields": [
      [
        "term_0_phase_0_req_max_wm",
        0,
        7
      ],
      [
        "term_0_phase_1_req_max_wm",
        7,
        7
      ],
      [
        "term_1_phase_0_req_max_wm",
        14,
        7
      ],
      [
        "term_1_phase_1_req_max_wm",
        21,
        7
      ],
      [
        "term_2_phase_0_req_max_wm",
        28,
        7
      ],
      [
        "term_2_phase_1_req_max_wm",
        35,
        7
      ],
      [
        "fwd_0_phase_0_free_thread_min_wm",
        42,
        7
      ],
      [
        "fwd_0_phase_1_free_thread_min_wm",
        49,
        7
      ],
      [
        "fwd_1_phase_0_free_thread_min_wm",
        56,
        7
      ],
      [
        "fwd_1_phase_1_free_thread_min_wm",
        63,
        7
      ],
      [
        "fwd_2_phase_0_free_thread_min_wm",
        70,
        7
      ],
      [
        "fwd_2_phase_1_free_thread_min_wm",
        77,
        7
      ],
      [
        "source_term_engine",
        84,
        2
      ],
      [
        "target_fwd_engine",
        86,
        2
      ]
    ]
  },
  "rxpp_term_macdb_sm_tcam_mapping_reg": {
    "type": "register",
    "block": "rxpp_term",
    "width": 3,
    "desc": "Map the 3 LSBs of the sm_tcam access key, to which DB responses are expected",
    "fields": [
      [
        "macdb_sm_tcam_mapping",
        0,
        3
      ]
    ]
  },
  "rxpp_term_macdb_sm_db0_mapping_reg": {
    "type": "register",
    "block": "rxpp_term",
    "width": 4,
    "desc": "Map the 5 LSBs of the sm_db0 access key, to which DB responses are expected",
    "fields": [
      [
        "macdb_sm_db0_mapping",
        0,
        4
      ]
    ]
  },
  "rxpp_term_macdb_sm_db1_mapping_reg": {
    "type": "register",
    "block": "rxpp_term",
    "width": 4,
    "desc": "Map the 5 LSBs of the sm_db1 access key, to which DB responses are expected",
    "fields": [
      [
        "macdb_sm_db1_mapping",
        0,
        4
      ]
    ]
  },
  "rxpp_term_macdb_vlan_mapping_db_mapping_reg": {
    "type": "register",
    "block": "rxpp_term",
    "width": 4,
    "desc": "Map the 5 LSBs of the vlan_mapping access key, to which DB responses are expected",
    "fields": [
      [
        "macdb_vlan_mapping_db_mapping",
        0,
        4
      ]
    ]
  },
  "rxpp_term_dbc_thresholds_reg": {
    "type": "register",
    "block": "rxpp_term",
    "width": 75,
    "desc": "The number of remaining free entries in the DB result container, before the lookup access rate of relevant DBs is reduced to 1 every 2 clocks",
    "fields": [
      [
        "ctm_term_container_free_entries_threshold",
        0,
        5
      ],
      [
        "macdb_link_lp_db_container_free_entries_threshold",
        5,
        5
      ],
      [
        "macdb_link_relay_db_container_free_entries_threshold",
        10,
        5
      ],
      [
        "macdb_lp_from_sm_tcam_container_free_entries_threshold",
        15,
        5
      ],
      [
        "macdb_mymac_em_db_container_free_entries_threshold",
        20,
        5
      ],
      [
        "macdb_mymac_from_sm_tcam_container_free_entries_threshold",
        25,
        5
      ],
      [
        "macdb_relay_from_sm_tcam_container_free_entries_threshold",
        30,
        5
      ],
      [
        "macdb_service_lp_db_container_free_entries_threshold",
        35,
        5
      ],
      [
        "macdb_service_relay_db_container_free_entries_threshold",
        40,
        5
      ],
      [
        "macdb_sm_db0_container_free_entries_threshold",
        45,
        5
      ],
      [
        "macdb_sm_db1_container_free_entries_threshold",
        50,
        5
      ],
      [
        "macdb_vlan_mapping_db_container_free_entries_threshold",
        55,
        5
      ],
      [
        "tunnel_termination_db0_container_free_entries_threshold",
        60,
        5
      ],
      [
        "tunnel_termination_db1_container_free_entries_threshold",
        65,
        5
      ],
      [
        "vlan_membership_db_container_free_entries_threshold",
        70,
        5
      ]
    ]
  },
  "rxpp_term_bubble_logic_counter_cfg": {
    "type": "register",
    "block": "rxpp_term",
    "width": 30,
    "desc": "This block contains Strict-Priority logic for some of the databases. In order to avoid starvation of the lower-priority-databases, a bubble-request will be sent from those in the case their input-fifos are ready, but for more than <x> clocks there was no pop from them. <x> can be different for each database, and is controlled by this register",
    "fields": [
      [
        "rxdb_link_lp_input_cbr_num_of_clks_before_forced_bubble",
        0,
        10
      ],
      [
        "rxdb_tt1_input_cbr_num_of_clks_before_forced_bubble",
        10,
        10
      ],
      [
        "rxdb_mymac_tcam_cbr_num_of_clks_before_forced_bubble",
        20,
        10
      ]
    ]
  },
  "rxpp_term_debug_data_bus_register": {
    "type": "register",
    "block": "rxpp_term",
    "width": 32,
    "desc": "This register will contain selected-data-bus for debug. The selected data is taken from a full data-bus which can be seen in rxpp_term_dbg.v file. ",
    "fields": [
      [
        "debug_data_bus",
        0,
        32
      ]
    ]
  },
  "rxpp_term_debug_data_select_register": {
    "type": "register",
    "block": "rxpp_term",
    "width": 6,
    "desc": "This reg is the selector of the debug_data_bus",
    "fields": [
      [
        "debug_data_select",
        0,
        6
      ]
    ]
  },
  "rxpp_term_debug_fifos_water_marks_register": {
    "type": "register",
    "block": "rxpp_term",
    "width": 15,
    "desc": "This register contains the watermark indication of the CBRs and Fifos in the RXDB",
    "fields": [
      [
        "rxdb_tt1_cbr_wm",
        0,
        5
      ],
      [
        "rxdb_link_lp_cbr_wm",
        5,
        5
      ],
      [
        "rxdb_mymac_tcam_cbr_wm",
        10,
        5
      ]
    ]
  },
  "rxpp_term_tunnel_termination_table_per_bank_reg": {
    "type": "register",
    "block": "rxpp_term",
    "width": 162,
    "desc": "",
    "fields": [
      [
        "tunnel_termination_table_active_banks",
        0,
        1
      ],
      [
        "tunnel_termination_table_hash_key",
        1,
        160
      ],
      [
        "tunnel_termination_table_use_primitive_crc",
        161,
        1
      ]
    ]
  },
  "rxpp_term_tunnel_termination_table_per_em_reg": {
    "type": "register",
    "block": "rxpp_term",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "tunnel_termination_table_key_width",
        0,
        16
      ],
      [
        "tunnel_termination_table_auto_bubble_req",
        16,
        1
      ],
      [
        "tunnel_termination_table_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "rxpp_term_tunnel_termination_table_cam_wm_max_reg": {
    "type": "register",
    "block": "rxpp_term",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "tunnel_termination_table_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "rxpp_term_tunnel_termination_table_access_register": {
    "type": "register",
    "block": "rxpp_term",
    "width": 228,
    "desc": "",
    "fields": [
      [
        "tunnel_termination_table_access_reg",
        0,
        228
      ]
    ]
  },
  "rxpp_term_tunnel_termination_table_response_register": {
    "type": "register",
    "block": "rxpp_term",
    "width": 228,
    "desc": "",
    "fields": [
      [
        "tunnel_termination_table_response_valid",
        0,
        1
      ],
      [
        "tunnel_termination_table_response_reg",
        1,
        227
      ]
    ]
  },
  "rxpp_term_em_response_interrupt": {
    "type": "register",
    "block": "rxpp_term",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "tunnel_termination_table0_resp",
        0,
        1
      ],
      [
        "tunnel_termination_table1_resp",
        1,
        1
      ]
    ]
  },
  "rxpp_term_em_response_interrupt_mask": {
    "type": "register",
    "block": "rxpp_term",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "tunnel_termination_table0_resp_mask",
        0,
        1
      ],
      [
        "tunnel_termination_table1_resp_mask",
        1,
        1
      ]
    ]
  },
  "rxpp_term_em_response_interrupt_test": {
    "type": "register",
    "block": "rxpp_term",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "tunnel_termination_table0_resp_test",
        0,
        1
      ],
      [
        "tunnel_termination_table1_resp_test",
        1,
        1
      ]
    ]
  },
  "rxpp_term_tt0_two_lookups_map": {
    "type": "memory",
    "block": "rxpp_term",
    "width": 1,
    "desc": "The tunnel termination EM 0,1 tables are exact match tables. The 4-lsb of the EM0.key are mapped to a \ufffdTwo-Lookups\ufffd indication. When set both tunnel termination EM 0 and 1 are accessed in parallel.",
    "fields": [
      [
        "two_lookups_en",
        0,
        1
      ]
    ]
  },
  "rxpp_term_link_lp_table": {
    "type": "memory",
    "block": "rxpp_term",
    "width": 144,
    "desc": "link_lp_table",
    "fields": [
      [
        "link_lp_attributes",
        0,
        144
      ]
    ]
  },
  "rxpp_term_mymac_tcam": {
    "type": "memory",
    "block": "rxpp_term",
    "width": 40,
    "desc": "mymac_tcam",
    "fields": [
      [
        "mymac_tcam_key",
        0,
        40
      ],
      [
        "mymac_tcam_delete",
        40,
        1
      ]
    ]
  },
  "rxpp_term_mymac_sram": {
    "type": "memory",
    "block": "rxpp_term",
    "width": 121,
    "desc": "Tcam's SRAM table (one per slice)",
    "fields": [
      [
        "result",
        0,
        121
      ]
    ]
  },
  "rxpp_term_sm_tcam": {
    "type": "memory",
    "block": "rxpp_term",
    "width": 50,
    "desc": "sm_tcam",
    "fields": [
      [
        "sm_tcam_key",
        0,
        50
      ],
      [
        "sm_tcam_delete",
        50,
        1
      ]
    ]
  },
  "rxpp_term_sm_sram": {
    "type": "memory",
    "block": "rxpp_term",
    "width": 228,
    "desc": "Tcam's SRAM table (one per slice)",
    "fields": [
      [
        "result",
        0,
        228
      ]
    ]
  },
  "rxpp_term_vlan_membership_table": {
    "type": "memory",
    "block": "rxpp_term",
    "width": 32,
    "desc": "vlan_membership_table (logical-depth = 128K)",
    "fields": [
      [
        "vlan_membership_table_field",
        0,
        32
      ]
    ]
  },
  "rxpp_term_tunnel_termination_table_verifier": {
    "type": "memory",
    "block": "rxpp_term",
    "width": 209,
    "desc": "",
    "fields": [
      [
        "tunnel_termination_table_verifier_data",
        0,
        209
      ]
    ]
  },
  "rxpp_term_tunnel_termination_table_cam": {
    "type": "memory",
    "block": "rxpp_term",
    "width": 80,
    "desc": "",
    "fields": [
      [
        "tunnel_termination_table_cam_payload",
        0,
        129
      ],
      [
        "tunnel_termination_table_cam_key",
        129,
        80
      ],
      [
        "tunnel_termination_table_cam_valid",
        209,
        1
      ]
    ]
  },
  "slice_sna_interrupt_register": {
    "type": "register",
    "block": "slice_sna",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "sna_interrupt_array_summary",
        1,
        1
      ]
    ]
  },
  "slice_sna_mem_protect_interrupt": {
    "type": "register",
    "block": "slice_sna",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "slice_sna_mem_protect_interrupt_test": {
    "type": "register",
    "block": "slice_sna",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "slice_sna_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "slice_sna",
    "width": 5,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "pp_psn_table_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "pp_local_id_table_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "sna_lu_table_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "slice_sna_order_fifo_ifg0_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "slice_sna_order_fifo_ifg1_ecc_1b_err_interrupt_mask",
        4,
        1
      ]
    ]
  },
  "slice_sna_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "slice_sna",
    "width": 5,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "pp_psn_table_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "pp_local_id_table_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "sna_lu_table_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "slice_sna_order_fifo_ifg0_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "slice_sna_order_fifo_ifg1_ecc_2b_err_interrupt_mask",
        4,
        1
      ]
    ]
  },
  "slice_sna_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "slice_sna",
    "width": 5,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "pp_psn_table_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "pp_local_id_table_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "sna_lu_table_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "slice_sna_order_fifo_ifg0_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "slice_sna_order_fifo_ifg1_ecc_1b_err_initiate",
        4,
        1
      ]
    ]
  },
  "slice_sna_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "slice_sna",
    "width": 5,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "pp_psn_table_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "pp_local_id_table_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "sna_lu_table_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "slice_sna_order_fifo_ifg0_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "slice_sna_order_fifo_ifg1_ecc_2b_err_initiate",
        4,
        1
      ]
    ]
  },
  "slice_sna_mem_protect_err_status": {
    "type": "register",
    "block": "slice_sna",
    "width": 5,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "pp_psn_table_err_int",
        0,
        1
      ],
      [
        "pp_local_id_table_err_int",
        1,
        1
      ],
      [
        "sna_lu_table_err_int",
        2,
        1
      ],
      [
        "slice_sna_order_fifo_ifg0_err_int",
        3,
        1
      ],
      [
        "slice_sna_order_fifo_ifg1_err_int",
        4,
        1
      ]
    ]
  },
  "slice_sna_selected_ser_error_info": {
    "type": "register",
    "block": "slice_sna",
    "width": 13,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        11
      ],
      [
        "mem_err_type",
        11,
        2
      ]
    ]
  },
  "slice_sna_ser_error_debug_configuration": {
    "type": "register",
    "block": "slice_sna",
    "width": 4,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        3
      ],
      [
        "reset_memory_errors",
        3,
        1
      ]
    ]
  },
  "slice_sna_ecc_1b_err_debug": {
    "type": "register",
    "block": "slice_sna",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "slice_sna_ecc_2b_err_debug": {
    "type": "register",
    "block": "slice_sna",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "slice_sna_mbist_pass_status": {
    "type": "register",
    "block": "slice_sna",
    "width": 16,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        16
      ]
    ]
  },
  "slice_sna_mbist_fail_status": {
    "type": "register",
    "block": "slice_sna",
    "width": 16,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        16
      ]
    ]
  },
  "slice_sna_tcam_bist_status": {
    "type": "register",
    "block": "slice_sna",
    "width": 16,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        8
      ],
      [
        "tcam_bist_done_fail_out",
        8,
        8
      ]
    ]
  },
  "slice_sna_tcam_scan_period_cfg": {
    "type": "register",
    "block": "slice_sna",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "slice_sna_counter_timer": {
    "type": "register",
    "block": "slice_sna",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "slice_sna_counter_timer_trigger_reg": {
    "type": "register",
    "block": "slice_sna",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "slice_sna_memory_access_timeout": {
    "type": "register",
    "block": "slice_sna",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "slice_sna_broadcast_config_reg": {
    "type": "register",
    "block": "slice_sna",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "slice_sna_memory_prot_bypass": {
    "type": "register",
    "block": "slice_sna",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "slice_sna_soft_reset_configuration": {
    "type": "register",
    "block": "slice_sna",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "slice_sna_mbist_configuration": {
    "type": "register",
    "block": "slice_sna",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "slice_sna_power_down_configuration": {
    "type": "register",
    "block": "slice_sna",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "slice_sna_spare_reg": {
    "type": "register",
    "block": "slice_sna",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "slice_sna_pmro_ctrl": {
    "type": "register",
    "block": "slice_sna",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "slice_sna_pmro_status": {
    "type": "register",
    "block": "slice_sna",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "slice_sna_mirror_bus_conf_reg": {
    "type": "register",
    "block": "slice_sna",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "slice_sna_mirror_bus_status": {
    "type": "register",
    "block": "slice_sna",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "slice_sna_device_time_offset_cfg": {
    "type": "register",
    "block": "slice_sna",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "slice_sna_init_done_status_register": {
    "type": "register",
    "block": "slice_sna",
    "width": 1,
    "desc": "The PSN-Table is being initialized by the design after soft-reset. This register contains the status of the init-sequence.",
    "fields": [
      [
        "init_done_status_r",
        0,
        1
      ]
    ]
  },
  "slice_sna_program_selection_field_select_instraction": {
    "type": "register",
    "block": "slice_sna",
    "width": 9,
    "desc": "6 field-select-instructions to extract data required to construct the key for the program-selection-reg-tcam",
    "fields": [
      [
        "program_selection_fs_instraction",
        0,
        9
      ]
    ]
  },
  "slice_sna_per_slice_cfg_for_sna_modes_selection": {
    "type": "register",
    "block": "slice_sna",
    "width": 6,
    "desc": "SNA has few modes of operation: Slice-mode: for calculation the Sequence-number SNR-Outgoing-IF: calculation is defferent according to the mode. This register contains the general-slice-mode and snr-outgoing-if mode in which the slice is being used",
    "fields": [
      [
        "slice_mode",
        0,
        2
      ],
      [
        "tor_slb_slice_snr_outgoing_if_mode",
        2,
        2
      ],
      [
        "constant_snr_outgoing_if",
        4,
        2
      ]
    ]
  },
  "slice_sna_per_slice_cfg_for_pp_sna_mode": {
    "type": "register",
    "block": "slice_sna",
    "width": 34,
    "desc": "Specific configuration for {Port x Priority}-SNA-Mode",
    "fields": [
      [
        "first_usable_reorder_context_id_in_slice",
        0,
        13
      ],
      [
        "max_valid_psn",
        13,
        20
      ],
      [
        "use_flow_sig_lsbs_as_reorder_context",
        33,
        1
      ]
    ]
  },
  "slice_sna_per_slice_cfg_for_plb_sna_mode": {
    "type": "register",
    "block": "slice_sna",
    "width": 10,
    "desc": "Specific configuration for {SN-PLB}-SNA-Mode * Valid only on CRF-Fabric-Slices",
    "fields": [
      [
        "fabric_header_offset_to_source_identifier_field_in_nibbles",
        0,
        5
      ],
      [
        "fabric_header_offset_to_psn_field_in_nibbles",
        5,
        5
      ]
    ]
  },
  "slice_sna_fs_mode_cfg": {
    "type": "register",
    "block": "slice_sna",
    "width": 2,
    "desc": "According to the Flow-signature, the flow signature is constructed from the flow-vector-hash0 and flow-vector-hash1",
    "fields": [
      [
        "fs_mode",
        0,
        2
      ]
    ]
  },
  "slice_sna_per_slice_cfg_for_sna": {
    "type": "register",
    "block": "slice_sna",
    "width": 2,
    "desc": "General cfg",
    "fields": [
      [
        "use_flow_vector_lsbs_as_flow_signature",
        0,
        1
      ],
      [
        "truncate_reorder_context_lsb",
        1,
        1
      ]
    ]
  },
  "slice_sna_per_slice_cfg_for_slb_sna_mode": {
    "type": "register",
    "block": "slice_sna",
    "width": 99,
    "desc": "Specific configuration for {SLB}-SNA-Mode * Valid only on TOR-SLB-Slices",
    "fields": [
      [
        "dual_homing_mode",
        0,
        2
      ],
      [
        "dual_homing_flow_sig_lsb_bit",
        2,
        1
      ],
      [
        "per_port_slb_enable",
        3,
        64
      ],
      [
        "is_slb_mask",
        67,
        16
      ],
      [
        "is_slb_value",
        83,
        16
      ]
    ]
  },
  "slice_sna_sna_interrupt_array": {
    "type": "register",
    "block": "slice_sna",
    "width": 1,
    "desc": "sna_interrupt_array",
    "fields": [
      [
        "program_selection_reg_tcam_miss",
        0,
        1
      ]
    ]
  },
  "slice_sna_sna_interrupt_array_mask": {
    "type": "register",
    "block": "slice_sna",
    "width": 1,
    "desc": "This register masks sna_interrupt_array interrupt register",
    "fields": [
      [
        "program_selection_reg_tcam_miss_mask",
        0,
        1
      ]
    ]
  },
  "slice_sna_sna_interrupt_array_test": {
    "type": "register",
    "block": "slice_sna",
    "width": 1,
    "desc": "This register tests sna_interrupt_array interrupt register",
    "fields": [
      [
        "program_selection_reg_tcam_miss_test",
        0,
        1
      ]
    ]
  },
  "slice_sna_debug_fifos_water_marks_register": {
    "type": "register",
    "block": "slice_sna",
    "width": 20,
    "desc": "This register contains the watermark indication for the order-fifos",
    "fields": [
      [
        "slice_sna_order_fifo_ifg0_wm",
        0,
        10
      ],
      [
        "slice_sna_order_fifo_ifg1_wm",
        10,
        10
      ]
    ]
  },
  "slice_sna_map_fabric_header_type_to_crf_fabric_slice_sna_mode": {
    "type": "memory",
    "block": "slice_sna",
    "width": 2,
    "desc": "Per fabric-header, there are 3 valid sna-mode. This register maps the fabric-header-type to this mode * Valid only on CRF-Fabric-slices",
    "fields": [
      [
        "crf_fabric_slice_sna_mode",
        0,
        2
      ]
    ]
  },
  "slice_sna_map_tm_header_type": {
    "type": "memory",
    "block": "slice_sna",
    "width": 7,
    "desc": "per tm-header-type, snr-outgoing-if mode and offset to dest-slice * Valid only on CRF-Fabric-slices",
    "fields": [
      [
        "crf_fabric_slice_snr_outgoing_if_mode",
        0,
        1
      ],
      [
        "crf_fabric_slice_offset_to_dest_slice_inside_tm_header_in_bits",
        1,
        6
      ]
    ]
  },
  "slice_sna_map_destination_slice_to_snr_outgoing_if": {
    "type": "memory",
    "block": "slice_sna",
    "width": 2,
    "desc": "per fabric-header.dest-slice (3b), holds snr-outgoing-interface * Valid only on CRF-Fabric-slices, when mode is 'Extracted'",
    "fields": [
      [
        "crf_fabric_slice_mapped_snr_outgoing_if",
        0,
        2
      ]
    ]
  },
  "slice_sna_map_flow_sig_mod_to_snr_outgoing_if": {
    "type": "memory",
    "block": "slice_sna",
    "width": 2,
    "desc": "per ('flow-sig % 3') (2b), holds snr-outgoing-interface * Valid only on TOR-SLB-slices, when mode is 'Flow-sig-Mod'",
    "fields": [
      [
        "tor_slb_slice_mapped_snr_outgoing_if",
        0,
        2
      ]
    ]
  },
  "slice_sna_map_flow_sig_xor_to_snr_outgoing_if": {
    "type": "memory",
    "block": "slice_sna",
    "width": 2,
    "desc": "per (^flow-sig[2:0]) (1b), holds snr-outgoing-interface * Valid only on TOR-SLB-slices, when mode is 'Flow-sig-Xor'",
    "fields": [
      [
        "tor_slb_slice_mapped_snr_outgoing_if",
        0,
        2
      ]
    ]
  },
  "slice_sna_slb_data_extraxtion_reg_tcam": {
    "type": "memory",
    "block": "slice_sna",
    "width": 32,
    "desc": "SLB data extraction reg-tcam",
    "fields": [
      [
        "slb_data_extraxtion_reg_tcam_mask",
        0,
        32
      ],
      [
        "slb_data_extraxtion_reg_tcam_key",
        32,
        32
      ],
      [
        "slb_data_extraxtion_reg_tcam_delete",
        64,
        1
      ]
    ]
  },
  "slice_sna_slb_data_extraxtion_reg_tcam_mem": {
    "type": "memory",
    "block": "slice_sna",
    "width": 33,
    "desc": "SLB data extraction reg-tcam-associated-data: contains the sna-mode and packet-offsets to the slb-required-fields",
    "fields": [
      [
        "tor_slb_slice_sna_mode",
        0,
        1
      ],
      [
        "base_offset_in_bytes",
        1,
        7
      ],
      [
        "additional_offset_for_is_slb_field_in_bits",
        8,
        5
      ],
      [
        "additional_offset_for_ssn_field_in_bits",
        13,
        5
      ],
      [
        "additional_offset_for_eos_field_in_bits",
        18,
        5
      ],
      [
        "additional_offset_for_cps_field_in_bits",
        23,
        5
      ],
      [
        "additional_offset_for_is_dual_homing_field_in_bits",
        28,
        5
      ]
    ]
  },
  "slice_sna_pp_psn_table": {
    "type": "memory",
    "block": "slice_sna",
    "width": 20,
    "desc": "PP-psn-memory. Used in {Port-Prority} mode",
    "fields": [
      [
        "psn",
        0,
        20
      ]
    ]
  },
  "slice_sna_pp_local_id_table": {
    "type": "memory",
    "block": "slice_sna",
    "width": 9,
    "desc": "On PP-mode, the {Port x priority} is mapped to local-id by this table",
    "fields": [
      [
        "local_id",
        0,
        9
      ]
    ]
  },
  "slice_sna_fls_calculation_program_selection_reg_tcam": {
    "type": "memory",
    "block": "slice_sna",
    "width": 40,
    "desc": "Flow-signatur cauculation: Program-selection-reg-tcam",
    "fields": [
      [
        "fls_calculation_program_selection_reg_tcam_mask",
        0,
        40
      ],
      [
        "fls_calculation_program_selection_reg_tcam_key",
        40,
        40
      ],
      [
        "fls_calculation_program_selection_reg_tcam_delete",
        80,
        1
      ]
    ]
  },
  "slice_sna_fls_calculation_program_selection_reg_tcam_mem": {
    "type": "memory",
    "block": "slice_sna",
    "width": 152,
    "desc": " Flow-signatur cauculation: Program-selection-reg-tcam-associated-data: contains 8 field-select instructions:  \ufffd 4 byte resolution \ufffd 32b output \ufffd 4 nibble resolution \ufffd 16b output ",
    "fields": [
      [
        "layer_fs_intruction0",
        0,
        19
      ],
      [
        "layer_fs_intruction1",
        19,
        19
      ],
      [
        "layer_fs_intruction2",
        38,
        19
      ],
      [
        "layer_fs_intruction3",
        57,
        19
      ],
      [
        "layer_fs_intruction4",
        76,
        19
      ],
      [
        "layer_fs_intruction5",
        95,
        19
      ],
      [
        "layer_fs_intruction6",
        114,
        19
      ],
      [
        "layer_fs_intruction7",
        133,
        19
      ]
    ]
  },
  "slice_sna_sna_lu_table": {
    "type": "memory",
    "block": "slice_sna",
    "width": 86,
    "desc": "This table is used to store the extracted sna-data untill the context if in the head of the ifg-order-fifos",
    "fields": [
      [
        "sna_mode",
        0,
        2
      ],
      [
        "flow_signature",
        2,
        36
      ],
      [
        "snr_outgoing_interface",
        38,
        2
      ],
      [
        "pif",
        40,
        5
      ],
      [
        "ifg",
        45,
        1
      ],
      [
        "prior",
        46,
        3
      ],
      [
        "plb_source_identifier",
        49,
        12
      ],
      [
        "plb_psn",
        61,
        20
      ],
      [
        "slb_ssn",
        81,
        2
      ],
      [
        "slb_eos",
        83,
        1
      ],
      [
        "slb_close_prev_segment",
        84,
        1
      ],
      [
        "slb_dual_homing_redirect",
        85,
        1
      ]
    ]
  },
  "slice_sna_slice_sna_order_fifo_ifg": {
    "type": "memory",
    "block": "slice_sna",
    "width": 10,
    "desc": "rxpp_order_fifo (one per each IFG)",
    "fields": [
      [
        "slice_sna_order_fifo_ifg_entry",
        0,
        10
      ]
    ]
  },
  "ene_cluster_interrupt_register": {
    "type": "register",
    "block": "ene_cluster",
    "width": 13,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "ene_interrupt_signals0_summary",
        1,
        1
      ],
      [
        "ene_interrupt_signals1_summary",
        2,
        1
      ],
      [
        "ene_interrupt_signals2_summary",
        3,
        1
      ],
      [
        "ene_interrupt_signals3_summary",
        4,
        1
      ],
      [
        "ene_interrupt_signals4_summary",
        5,
        1
      ],
      [
        "ene_interrupt_signals5_summary",
        6,
        1
      ],
      [
        "ene_interrupt_signals6_summary",
        7,
        1
      ],
      [
        "ene_interrupt_signals7_summary",
        8,
        1
      ],
      [
        "ene_interrupt_signals8_summary",
        9,
        1
      ],
      [
        "ene_interrupt_signals9_summary",
        10,
        1
      ],
      [
        "ene_interrupt_signals10_summary",
        11,
        1
      ],
      [
        "ene_interrupt_signals11_summary",
        12,
        1
      ]
    ]
  },
  "ene_cluster_mem_protect_interrupt": {
    "type": "register",
    "block": "ene_cluster",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "ene_cluster_mem_protect_interrupt_test": {
    "type": "register",
    "block": "ene_cluster",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "ene_cluster_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "ene_cluster",
    "width": 12,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "ene0_macro_memory_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "ene1_macro_memory_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "ene2_macro_memory_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "ene3_macro_memory_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "ene4_macro_memory_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "ene5_macro_memory_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "ene6_macro_memory_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "ene7_macro_memory_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "ene8_macro_memory_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "ene9_macro_memory_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "ene10_macro_memory_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "ene11_macro_memory_ecc_1b_err_interrupt_mask",
        11,
        1
      ]
    ]
  },
  "ene_cluster_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "ene_cluster",
    "width": 12,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "ene0_macro_memory_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "ene1_macro_memory_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "ene2_macro_memory_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "ene3_macro_memory_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "ene4_macro_memory_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "ene5_macro_memory_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "ene6_macro_memory_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "ene7_macro_memory_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "ene8_macro_memory_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "ene9_macro_memory_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "ene10_macro_memory_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "ene11_macro_memory_ecc_2b_err_interrupt_mask",
        11,
        1
      ]
    ]
  },
  "ene_cluster_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "ene_cluster",
    "width": 12,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "ene0_macro_memory_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "ene1_macro_memory_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "ene2_macro_memory_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "ene3_macro_memory_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "ene4_macro_memory_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "ene5_macro_memory_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "ene6_macro_memory_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "ene7_macro_memory_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "ene8_macro_memory_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "ene9_macro_memory_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "ene10_macro_memory_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "ene11_macro_memory_ecc_1b_err_initiate",
        11,
        1
      ]
    ]
  },
  "ene_cluster_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "ene_cluster",
    "width": 12,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "ene0_macro_memory_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "ene1_macro_memory_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "ene2_macro_memory_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "ene3_macro_memory_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "ene4_macro_memory_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "ene5_macro_memory_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "ene6_macro_memory_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "ene7_macro_memory_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "ene8_macro_memory_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "ene9_macro_memory_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "ene10_macro_memory_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "ene11_macro_memory_ecc_2b_err_initiate",
        11,
        1
      ]
    ]
  },
  "ene_cluster_mem_protect_err_status": {
    "type": "register",
    "block": "ene_cluster",
    "width": 12,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "ene0_macro_memory_err_int",
        0,
        1
      ],
      [
        "ene1_macro_memory_err_int",
        1,
        1
      ],
      [
        "ene2_macro_memory_err_int",
        2,
        1
      ],
      [
        "ene3_macro_memory_err_int",
        3,
        1
      ],
      [
        "ene4_macro_memory_err_int",
        4,
        1
      ],
      [
        "ene5_macro_memory_err_int",
        5,
        1
      ],
      [
        "ene6_macro_memory_err_int",
        6,
        1
      ],
      [
        "ene7_macro_memory_err_int",
        7,
        1
      ],
      [
        "ene8_macro_memory_err_int",
        8,
        1
      ],
      [
        "ene9_macro_memory_err_int",
        9,
        1
      ],
      [
        "ene10_macro_memory_err_int",
        10,
        1
      ],
      [
        "ene11_macro_memory_err_int",
        11,
        1
      ]
    ]
  },
  "ene_cluster_selected_ser_error_info": {
    "type": "register",
    "block": "ene_cluster",
    "width": 10,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        8
      ],
      [
        "mem_err_type",
        8,
        2
      ]
    ]
  },
  "ene_cluster_ser_error_debug_configuration": {
    "type": "register",
    "block": "ene_cluster",
    "width": 5,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        4
      ],
      [
        "reset_memory_errors",
        4,
        1
      ]
    ]
  },
  "ene_cluster_ecc_1b_err_debug": {
    "type": "register",
    "block": "ene_cluster",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "ene_cluster_ecc_2b_err_debug": {
    "type": "register",
    "block": "ene_cluster",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "ene_cluster_mbist_pass_status": {
    "type": "register",
    "block": "ene_cluster",
    "width": 24,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        24
      ]
    ]
  },
  "ene_cluster_mbist_fail_status": {
    "type": "register",
    "block": "ene_cluster",
    "width": 24,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        24
      ]
    ]
  },
  "ene_cluster_counter_timer": {
    "type": "register",
    "block": "ene_cluster",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "ene_cluster_counter_timer_trigger_reg": {
    "type": "register",
    "block": "ene_cluster",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "ene_cluster_memory_access_timeout": {
    "type": "register",
    "block": "ene_cluster",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "ene_cluster_broadcast_config_reg": {
    "type": "register",
    "block": "ene_cluster",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "ene_cluster_memory_prot_bypass": {
    "type": "register",
    "block": "ene_cluster",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "ene_cluster_soft_reset_configuration": {
    "type": "register",
    "block": "ene_cluster",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "ene_cluster_mbist_configuration": {
    "type": "register",
    "block": "ene_cluster",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "ene_cluster_power_down_configuration": {
    "type": "register",
    "block": "ene_cluster",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "ene_cluster_spare_reg": {
    "type": "register",
    "block": "ene_cluster",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "ene_cluster_pmro_ctrl": {
    "type": "register",
    "block": "ene_cluster",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "ene_cluster_pmro_status": {
    "type": "register",
    "block": "ene_cluster",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "ene_cluster_mirror_bus_conf_reg": {
    "type": "register",
    "block": "ene_cluster",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "ene_cluster_mirror_bus_status": {
    "type": "register",
    "block": "ene_cluster",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "ene_cluster_device_time_offset_cfg": {
    "type": "register",
    "block": "ene_cluster",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "ene_cluster_fabric_mode": {
    "type": "register",
    "block": "ene_cluster",
    "width": 1,
    "desc": "Set the cluster to fabric mode",
    "fields": [
      [
        "fabric_mode_r",
        0,
        1
      ]
    ]
  },
  "ene_cluster_ene_interrupt_signals": {
    "type": "register",
    "block": "ene_cluster",
    "width": 1,
    "desc": "Interrupt signals from the Encapsulation Engines",
    "fields": [
      [
        "ene_ttl_count_expired_int",
        0,
        1
      ]
    ]
  },
  "ene_cluster_ene_interrupt_signals_mask": {
    "type": "register",
    "block": "ene_cluster",
    "width": 1,
    "desc": "This register masks EneInterruptSignals[12] interrupt register",
    "fields": [
      [
        "ene_ttl_count_expired_int_mask",
        0,
        1
      ]
    ]
  },
  "ene_cluster_ene_interrupt_signals_test": {
    "type": "register",
    "block": "ene_cluster",
    "width": 1,
    "desc": "This register tests EneInterruptSignals[12] interrupt register",
    "fields": [
      [
        "ene_ttl_count_expired_int_test",
        0,
        1
      ]
    ]
  },
  "ene_cluster_ene_macro_memory": {
    "type": "memory",
    "block": "ene_cluster",
    "width": 45,
    "desc": "Holds the instructions of the encapsulation macros Instruction format for Push to Header/Scratchpad instructions",
    "fields": [
      [
        "ene_data_fs_width",
        0,
        4
      ],
      [
        "ene_data_fs_offset",
        4,
        8
      ],
      [
        "ene_scratchpad_push_size",
        12,
        8
      ],
      [
        "ene_scratchpad_data_shift",
        20,
        3
      ],
      [
        "ene_left_shift_size_fs_width",
        23,
        3
      ],
      [
        "ene_left_shift_size_fs_offset",
        26,
        8
      ],
      [
        "ene_left_shift_fs_size",
        34,
        4
      ],
      [
        "ene_left_shift_sel",
        38,
        1
      ],
      [
        "ene_store_encap_size",
        39,
        1
      ],
      [
        "ene_store_cs_command",
        40,
        1
      ],
      [
        "ene_start_next_macro",
        41,
        1
      ],
      [
        "ene_op",
        42,
        3
      ]
    ]
  },
  "txpp_interrupt_register": {
    "type": "register",
    "block": "txpp",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "internal_interrupt_summary",
        1,
        1
      ]
    ]
  },
  "txpp_mem_protect_interrupt": {
    "type": "register",
    "block": "txpp",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "txpp_mem_protect_interrupt_test": {
    "type": "register",
    "block": "txpp",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "txpp_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "txpp",
    "width": 9,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "tod_port_max_delay_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "light_fi_npu_encap_lookup0_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "light_fi_npu_encap_lookup1_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "cbr_fifos0_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "cbr_fifos1_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "fwd_qos_mapping_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "encap_qos_mapping_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "cud_mapping_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "logical_port_prof_table_ecc_1b_err_interrupt_mask",
        8,
        1
      ]
    ]
  },
  "txpp_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "txpp",
    "width": 9,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "tod_port_max_delay_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "light_fi_npu_encap_lookup0_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "light_fi_npu_encap_lookup1_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "cbr_fifos0_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "cbr_fifos1_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "fwd_qos_mapping_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "encap_qos_mapping_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "cud_mapping_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "logical_port_prof_table_ecc_2b_err_interrupt_mask",
        8,
        1
      ]
    ]
  },
  "txpp_parity_err_interrupt_register_mask": {
    "type": "register",
    "block": "txpp",
    "width": 2,
    "desc": "Parity Error Interrupt Mask Register",
    "fields": [
      [
        "npu_buffer0_parity_err_interrupt_mask",
        0,
        1
      ],
      [
        "npu_buffer1_parity_err_interrupt_mask",
        1,
        1
      ]
    ]
  },
  "txpp_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "txpp",
    "width": 9,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "tod_port_max_delay_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "light_fi_npu_encap_lookup0_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "light_fi_npu_encap_lookup1_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "cbr_fifos0_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "cbr_fifos1_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "fwd_qos_mapping_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "encap_qos_mapping_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "cud_mapping_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "logical_port_prof_table_ecc_1b_err_initiate",
        8,
        1
      ]
    ]
  },
  "txpp_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "txpp",
    "width": 9,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "tod_port_max_delay_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "light_fi_npu_encap_lookup0_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "light_fi_npu_encap_lookup1_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "cbr_fifos0_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "cbr_fifos1_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "fwd_qos_mapping_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "encap_qos_mapping_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "cud_mapping_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "logical_port_prof_table_ecc_2b_err_initiate",
        8,
        1
      ]
    ]
  },
  "txpp_parity_err_initiate_register": {
    "type": "register",
    "block": "txpp",
    "width": 2,
    "desc": "Parity Error Initiator Register",
    "fields": [
      [
        "npu_buffer0_parity_err_initiate",
        0,
        1
      ],
      [
        "npu_buffer1_parity_err_initiate",
        1,
        1
      ]
    ]
  },
  "txpp_mem_protect_err_status": {
    "type": "register",
    "block": "txpp",
    "width": 11,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "tod_port_max_delay_err_int",
        0,
        1
      ],
      [
        "light_fi_npu_encap_lookup0_err_int",
        1,
        1
      ],
      [
        "light_fi_npu_encap_lookup1_err_int",
        2,
        1
      ],
      [
        "cbr_fifos0_err_int",
        3,
        1
      ],
      [
        "cbr_fifos1_err_int",
        4,
        1
      ],
      [
        "fwd_qos_mapping_err_int",
        5,
        1
      ],
      [
        "encap_qos_mapping_err_int",
        6,
        1
      ],
      [
        "npu_buffer0_err_int",
        7,
        1
      ],
      [
        "npu_buffer1_err_int",
        8,
        1
      ],
      [
        "cud_mapping_err_int",
        9,
        1
      ],
      [
        "logical_port_prof_table_err_int",
        10,
        1
      ]
    ]
  },
  "txpp_selected_ser_error_info": {
    "type": "register",
    "block": "txpp",
    "width": 14,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        12
      ],
      [
        "mem_err_type",
        12,
        2
      ]
    ]
  },
  "txpp_ser_error_debug_configuration": {
    "type": "register",
    "block": "txpp",
    "width": 5,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        4
      ],
      [
        "reset_memory_errors",
        4,
        1
      ]
    ]
  },
  "txpp_ecc_1b_err_debug": {
    "type": "register",
    "block": "txpp",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "txpp_ecc_2b_err_debug": {
    "type": "register",
    "block": "txpp",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "txpp_parity_err_debug": {
    "type": "register",
    "block": "txpp",
    "width": 16,
    "desc": "Parity Error Counter",
    "fields": [
      [
        "parity_err_counter",
        0,
        16
      ]
    ]
  },
  "txpp_mbist_pass_status": {
    "type": "register",
    "block": "txpp",
    "width": 76,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        76
      ]
    ]
  },
  "txpp_mbist_fail_status": {
    "type": "register",
    "block": "txpp",
    "width": 76,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        76
      ]
    ]
  },
  "txpp_tcam_bist_status": {
    "type": "register",
    "block": "txpp",
    "width": 40,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        20
      ],
      [
        "tcam_bist_done_fail_out",
        20,
        20
      ]
    ]
  },
  "txpp_tcam_scan_period_cfg": {
    "type": "register",
    "block": "txpp",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "txpp_counter_timer": {
    "type": "register",
    "block": "txpp",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "txpp_counter_timer_trigger_reg": {
    "type": "register",
    "block": "txpp",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "txpp_memory_access_timeout": {
    "type": "register",
    "block": "txpp",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "txpp_broadcast_config_reg": {
    "type": "register",
    "block": "txpp",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "txpp_memory_prot_bypass": {
    "type": "register",
    "block": "txpp",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "txpp_soft_reset_configuration": {
    "type": "register",
    "block": "txpp",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "txpp_mbist_configuration": {
    "type": "register",
    "block": "txpp",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "txpp_power_down_configuration": {
    "type": "register",
    "block": "txpp",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "txpp_spare_reg": {
    "type": "register",
    "block": "txpp",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "txpp_pmro_ctrl": {
    "type": "register",
    "block": "txpp",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "txpp_pmro_status": {
    "type": "register",
    "block": "txpp",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "txpp_mirror_bus_conf_reg": {
    "type": "register",
    "block": "txpp",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "txpp_mirror_bus_status": {
    "type": "register",
    "block": "txpp",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "txpp_device_time_offset_cfg": {
    "type": "register",
    "block": "txpp",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "txpp_internal_interrupt": {
    "type": "register",
    "block": "txpp",
    "width": 8,
    "desc": "Interrupt register for various interrupts in the TxPP",
    "fields": [
      [
        "ene_cluster0_interrupt",
        0,
        1
      ],
      [
        "ene_cluster1_interrupt",
        1,
        1
      ],
      [
        "npe0_interrupt",
        2,
        1
      ],
      [
        "npe1_interrupt",
        3,
        1
      ],
      [
        "ifg0_deep_term_excessive_termintaion",
        4,
        1
      ],
      [
        "ifg1_deep_term_excessive_termintaion",
        5,
        1
      ],
      [
        "ifg0_wd2_bit_ecc_err_interrupt",
        6,
        1
      ],
      [
        "ifg1_wd2_bit_ecc_err_interrupt",
        7,
        1
      ]
    ]
  },
  "txpp_internal_interrupt_mask": {
    "type": "register",
    "block": "txpp",
    "width": 8,
    "desc": "This register masks InternalInterrupt interrupt register",
    "fields": [
      [
        "ene_cluster0_interrupt_mask",
        0,
        1
      ],
      [
        "ene_cluster1_interrupt_mask",
        1,
        1
      ],
      [
        "npe0_interrupt_mask",
        2,
        1
      ],
      [
        "npe1_interrupt_mask",
        3,
        1
      ],
      [
        "ifg0_deep_term_excessive_termintaion_mask",
        4,
        1
      ],
      [
        "ifg1_deep_term_excessive_termintaion_mask",
        5,
        1
      ],
      [
        "ifg0_wd2_bit_ecc_err_interrupt_mask",
        6,
        1
      ],
      [
        "ifg1_wd2_bit_ecc_err_interrupt_mask",
        7,
        1
      ]
    ]
  },
  "txpp_internal_interrupt_test": {
    "type": "register",
    "block": "txpp",
    "width": 8,
    "desc": "This register tests InternalInterrupt interrupt register",
    "fields": [
      [
        "ene_cluster0_interrupt_test",
        0,
        1
      ],
      [
        "ene_cluster1_interrupt_test",
        1,
        1
      ],
      [
        "npe0_interrupt_test",
        2,
        1
      ],
      [
        "npe1_interrupt_test",
        3,
        1
      ],
      [
        "ifg0_deep_term_excessive_termintaion_test",
        4,
        1
      ],
      [
        "ifg1_deep_term_excessive_termintaion_test",
        5,
        1
      ],
      [
        "ifg0_wd2_bit_ecc_err_interrupt_test",
        6,
        1
      ],
      [
        "ifg1_wd2_bit_ecc_err_interrupt_test",
        7,
        1
      ]
    ]
  },
  "txpp_debug_counters": {
    "type": "register",
    "block": "txpp",
    "width": 120,
    "desc": "Counters used for debug features",
    "fields": [
      [
        "txpp_incoming_word_count_ifg0",
        0,
        10
      ],
      [
        "txpp_incoming_word_count_ifg1",
        10,
        10
      ],
      [
        "txpp_outgoing_word_count_ifg0",
        20,
        10
      ],
      [
        "txpp_outgoing_word_count_ifg1",
        30,
        10
      ],
      [
        "npu_incoming_word_count_ifg0",
        40,
        10
      ],
      [
        "npu_incoming_word_count_ifg1",
        50,
        10
      ],
      [
        "npu_outgoing_word_count_ifg0",
        60,
        10
      ],
      [
        "npu_outgoing_word_count_ifg1",
        70,
        10
      ],
      [
        "npu_buffer0_write_count",
        80,
        10
      ],
      [
        "npu_buffer1_write_count",
        90,
        10
      ],
      [
        "tx_counters_read_reqs",
        100,
        10
      ],
      [
        "tx_counters_read_resps",
        110,
        10
      ]
    ]
  },
  "txpp_debug_water_mark": {
    "type": "register",
    "block": "txpp",
    "width": 8,
    "desc": "Water Mark For Debug",
    "fields": [
      [
        "max_occupancy_of_non_sop_buf0",
        0,
        4
      ],
      [
        "max_occupancy_of_non_sop_buf1",
        4,
        4
      ]
    ]
  },
  "txpp_debug_data_bus_register": {
    "type": "register",
    "block": "txpp",
    "width": 32,
    "desc": "Debug register. Data selected by debug_data_select_register",
    "fields": [
      [
        "debug_data_bus",
        0,
        32
      ]
    ]
  },
  "txpp_debug_data_select_register": {
    "type": "register",
    "block": "txpp",
    "width": 9,
    "desc": "Selector for debug features. The debug data is broken to 32 bit, so bigger data is accessed through several select values",
    "fields": [
      [
        "debug_data_select",
        0,
        9
      ]
    ]
  },
  "txpp_fabric_mode": {
    "type": "register",
    "block": "txpp",
    "width": 1,
    "desc": "Setting the TxPP to Fabric mode. Logic behaves differently in TxPP directed to network and TxPP directed to the fabric.",
    "fields": [
      [
        "fabric_mode_r",
        0,
        1
      ]
    ]
  },
  "txpp_egress_slice": {
    "type": "register",
    "block": "txpp",
    "width": 1,
    "desc": "Setting the TxPP to Egress mode. Logic behaves differently in Ingress TxPP or Egress TxPP",
    "fields": [
      [
        "egress_slice_r",
        0,
        1
      ]
    ]
  },
  "txpp_parity_err_block_npu_buffer_context_return": {
    "type": "register",
    "block": "txpp",
    "width": 10,
    "desc": "Blocks re-allocating faulty entry. When a weak entry in the NPU buffer is detected, the SW can block using that entry.  Blocking is done by setting the valid bit to 1 and the return context to the number of entry that should be blocked. Unblocking entries requires resetting of the device. Register is duplicate. instance 0 is for NPU buffer0, instance 1 is for NPU buffer1.",
    "fields": [
      [
        "block_npu_buffer_context_return_valid",
        0,
        1
      ],
      [
        "block_npu_buffer_context_return_context",
        1,
        9
      ]
    ]
  },
  "txpp_ibm_editing_enable_bmp": {
    "type": "register",
    "block": "txpp",
    "width": 274,
    "desc": "This Register holds fields recognising In Bound Mirroring (IBM) commands from the received CUD. It also holds enable switches to IBM related hardware.",
    "fields": [
      [
        "cud_has_ibm_cmd_bmp",
        0,
        16
      ],
      [
        "cud_ibm_offset_vec",
        16,
        80
      ],
      [
        "cud_unicast_ibm",
        96,
        4
      ],
      [
        "ibm_enable_hw_termination_r",
        100,
        32
      ],
      [
        "ibm_enable_ive_r",
        132,
        32
      ],
      [
        "ibm_partial_mirror",
        164,
        32
      ],
      [
        "ibm_partial_mirror_packet_size",
        196,
        14
      ],
      [
        "ibm_cmd_is_int",
        210,
        32
      ],
      [
        "ibm_cmd_cud_map",
        242,
        32
      ]
    ]
  },
  "txpp_cud_mapping_int_enc_type": {
    "type": "register",
    "block": "txpp",
    "width": 4,
    "desc": "The Encapsulation type to be assigned to inband telemetry packets in the CUD stage",
    "fields": [
      [
        "cud_mapping_int_enc_type_r",
        0,
        4
      ]
    ]
  },
  "txpp_cud_mapping_dcf_enc_type": {
    "type": "register",
    "block": "txpp",
    "width": 4,
    "desc": "The Encapsulation type to be assigned to DCF packets in the CUD stage",
    "fields": [
      [
        "cud_mapping_dcf_enc_type_r",
        0,
        4
      ]
    ]
  },
  "txpp_cud_mapping_dcf_cud_values": {
    "type": "register",
    "block": "txpp",
    "width": 54,
    "desc": "In CUD mapping stage. The cud is recognised as DCF if the 4 msbs of the DCF is one of the three values set in this register. If less than three types is required, than two or more fields should be set to the same value.",
    "fields": [
      [
        "cud_mapping_dcf_cud_value0_r",
        0,
        18
      ],
      [
        "cud_mapping_dcf_cud_value1_r",
        18,
        18
      ],
      [
        "cud_mapping_dcf_cud_value2_r",
        36,
        18
      ]
    ]
  },
  "txpp_cud_mapping_mc_bmp": {
    "type": "register",
    "block": "txpp",
    "width": 16,
    "desc": "Multicast indication Bitmap",
    "fields": [
      [
        "cud_mapping_mc_bmp_r",
        0,
        16
      ]
    ]
  },
  "txpp_cud_mc_copy_id_range": {
    "type": "register",
    "block": "txpp",
    "width": 10,
    "desc": "Mask and value used to determine whether the MC-Copy-ID should be mapped using the mapping table.",
    "fields": [
      [
        "cud_mc_copy_id_range_mask",
        0,
        5
      ],
      [
        "cud_mc_copy_id_range_value",
        5,
        5
      ]
    ]
  },
  "txpp_cud_enable_wide_mc_cud_mapping": {
    "type": "register",
    "block": "txpp",
    "width": 64,
    "desc": "MC CUD width bitmap",
    "fields": [
      [
        "cud_enable_wide_mc_cud_mapping_r",
        0,
        64
      ]
    ]
  },
  "txpp_cud_encap_data_offset": {
    "type": "register",
    "block": "txpp",
    "width": 7,
    "desc": "Offset to the original Enacsulation Data (108 bits) found in the header before CUD mapping stage.",
    "fields": [
      [
        "cud_encap_data_offset_r",
        0,
        7
      ]
    ]
  },
  "txpp_cud_encap_data_type_offset": {
    "type": "register",
    "block": "txpp",
    "width": 7,
    "desc": "Offset to Encapsulation Type in the NPU Header for ingress replicated unicast header (4 bits)",
    "fields": [
      [
        "cud_encap_data_type_offset_r",
        0,
        7
      ]
    ]
  },
  "txpp_cud_encap_data_cud_offset": {
    "type": "register",
    "block": "txpp",
    "width": 7,
    "desc": "Offset to CUD id in the NPU header for ingress replicated unicast packets (24 bits)",
    "fields": [
      [
        "cud_encap_data_cud_offset_r",
        0,
        7
      ]
    ]
  },
  "txpp_cud_encap_data_type_mc_cud_value": {
    "type": "register",
    "block": "txpp",
    "width": 4,
    "desc": "Value of Encapsulation Type that corresponds to Ingress Replicated Unicast",
    "fields": [
      [
        "cud_encap_data_type_mc_cud_value_r",
        0,
        4
      ]
    ]
  },
  "txpp_fwd_qos_mapping_enable": {
    "type": "register",
    "block": "txpp",
    "width": 1,
    "desc": "Fwd Qos mapping Enable",
    "fields": [
      [
        "fwd_qos_mapping_enable_r",
        0,
        1
      ]
    ]
  },
  "txpp_encap_qos_mapping_enable": {
    "type": "register",
    "block": "txpp",
    "width": 1,
    "desc": "Encapsulation Qos mapping Enable",
    "fields": [
      [
        "encap_qos_mapping_enable_r",
        0,
        1
      ]
    ]
  },
  "txpp_logical_port_mapping_dlp_type": {
    "type": "register",
    "block": "txpp",
    "width": 256,
    "desc": "Mapping from Header's forward and encapsution types to logical port type. Addressing the bitmap method: {forward type (4 bits), Encapsulation type (4 bits)}",
    "fields": [
      [
        "logical_port_mapping_dlp_type_r",
        0,
        256
      ]
    ]
  },
  "txpp_npe_mid_res_sec_enc_type_off_sel": {
    "type": "register",
    "block": "txpp",
    "width": 16,
    "desc": "Accessing the TCAM of the NPE macro ID uses two encapsulation types. The first is taken from a known place in the NPU Encapsulation header. The second encapsulation type can be found in two locations in the NPU Encapsulation header. This vector maps the first encapsulation type (4 bits) to position selector (1 bit)",
    "fields": [
      [
        "npe_mid_res_sec_enc_type_off_sel_r",
        0,
        16
      ]
    ]
  },
  "txpp_npe_mid_res_sec_enc_type_off": {
    "type": "register",
    "block": "txpp",
    "width": 5,
    "desc": "Offset to the second encapsulation type in the NPU Encapsulation header (see description for NpeMidResSecEncTypeOffSel)",
    "fields": [
      [
        "npe_mid_res_sec_enc_type_off_r",
        0,
        5
      ]
    ]
  },
  "txpp_current_layer_bit_index": {
    "type": "register",
    "block": "txpp",
    "width": 64,
    "desc": "Translate the first header type of the SOP word (4 bits) to the first layer to be processed in the NPU (4 bits)",
    "fields": [
      [
        "current_layer_bit_index_bmp",
        0,
        64
      ]
    ]
  },
  "txpp_pending_tx_counter_req_in_fifo_threshold": {
    "type": "register",
    "block": "txpp",
    "width": 3,
    "desc": "Maximum amount of pending tx counters reqs per IFG allowed in the TxPP. Exceeding this number will stop issuing Sop words for the correspoinding IFG.",
    "fields": [
      [
        "pending_tx_counter_req_in_fifo_threshold_r",
        0,
        3
      ]
    ]
  },
  "txpp_non_sop_in_fifo_threshold": {
    "type": "register",
    "block": "txpp",
    "width": 4,
    "desc": "Maximum amount of non-sop fragments allowed in the Non-Sop Fifo. When the threshold is not exceeded writing to the NPU Buffer has strict priority for SOP Words. When the threshold is exceeded the Non-SOP words has strict priority over SOP words.",
    "fields": [
      [
        "non_sop_in_fifo_threshold_r",
        0,
        4
      ]
    ]
  },
  "txpp_npu_buffer_full_threshold": {
    "type": "register",
    "block": "txpp",
    "width": 10,
    "desc": "Maximal number of words (from all interfaces) allowed in the TxPP per IFG.",
    "fields": [
      [
        "npu_buffer_full_threshold_r",
        0,
        10
      ]
    ]
  },
  "txpp_ifg0_ifc_word_mem_alloc": {
    "type": "register",
    "block": "txpp",
    "width": 10,
    "desc": "Maximal number of words from txpp's first sms2txpp interface allowed in the TxPP per interface.",
    "fields": [
      [
        "ifg0_ifc_word_mem_alloc_r",
        0,
        10
      ]
    ]
  },
  "txpp_ifg1_ifc_word_mem_alloc": {
    "type": "register",
    "block": "txpp",
    "width": 10,
    "desc": "Maximal number of words from txpp's second sms2txpp interface allowed in the TxPP per interface.",
    "fields": [
      [
        "ifg1_ifc_word_mem_alloc_r",
        0,
        10
      ]
    ]
  },
  "txpp_light_fi_npu_sms_msb_align": {
    "type": "register",
    "block": "txpp",
    "width": 1,
    "desc": "Enables aligning the NPU header to the msb of the SOP word when exiting the light FI",
    "fields": [
      [
        "light_fi_npu_sms_msb_align_r",
        0,
        1
      ]
    ]
  },
  "txpp_light_fi_fabric_lookup": {
    "type": "register",
    "block": "txpp",
    "width": 592,
    "desc": "Register Lookup table for the fabric stage in the light FI. Each field contains 16 entries",
    "fields": [
      [
        "fabric_lookup_header_format_arr",
        0,
        128
      ],
      [
        "fabric_lookup_next_header_format_arr",
        128,
        128
      ],
      [
        "fabric_lookup_npe_mid_valid_arr",
        256,
        16
      ],
      [
        "fabric_lookup_npe_mid_arr",
        272,
        128
      ],
      [
        "fabric_lookup_next_fi_mid_arr",
        400,
        48
      ],
      [
        "fabric_lookup_is_protocol_arr",
        448,
        16
      ],
      [
        "fabric_lookup_base_size_arr",
        464,
        112
      ],
      [
        "fabric_lookup_use_size_arr",
        576,
        16
      ]
    ]
  },
  "txpp_light_fi_tm_lookup": {
    "type": "register",
    "block": "txpp",
    "width": 592,
    "desc": "Register Lookup table for the TM stage in the light FI. Each field contains 16 entries",
    "fields": [
      [
        "tm_lookup_header_format_arr",
        0,
        128
      ],
      [
        "tm_lookup_next_header_format_arr",
        128,
        128
      ],
      [
        "tm_lookup_npe_mid_valid_arr",
        256,
        16
      ],
      [
        "tm_lookup_npe_mid_arr",
        272,
        128
      ],
      [
        "tm_lookup_next_fi_mid_arr",
        400,
        48
      ],
      [
        "tm_lookup_is_protocol_arr",
        448,
        16
      ],
      [
        "tm_lookup_base_size_arr",
        464,
        112
      ],
      [
        "tm_lookup_use_size_arr",
        576,
        16
      ]
    ]
  },
  "txpp_issu_use_cfg_value": {
    "type": "register",
    "block": "txpp",
    "width": 1,
    "desc": "Determines the origin of the ISSU to be used at the light FI. A SOP word may leave the light FI if the NPU has a slot to receive it and if the ISSU of the NPU agrees with the ISSU of the light FI. This register determines the origin of the light FI issu. It may be taken from the SOP word going through the light FI or from configuration register IncomingFragIssu_r",
    "fields": [
      [
        "issu_use_cfg_value_r",
        0,
        1
      ]
    ]
  },
  "txpp_incoming_frag_issu": {
    "type": "register",
    "block": "txpp",
    "width": 1,
    "desc": "Issu state for incoming fragments",
    "fields": [
      [
        "incoming_frag_issu_r",
        0,
        1
      ]
    ]
  },
  "txpp_npe_output_grant_to_valid_latency": {
    "type": "register",
    "block": "txpp",
    "width": 4,
    "desc": "number of cycles between transmit grant to the npe and the reception of the sop word from the npe",
    "fields": [
      [
        "npe_output_grant_to_valid_latency_r",
        0,
        4
      ]
    ]
  },
  "txpp_npe_total_eligible_slots": {
    "type": "register",
    "block": "txpp",
    "width": 16,
    "desc": "Maximal Number of SOP words allowed in the NPE (per phase). This register uses to limit the number of SOP in the NPE in case of a bad entry in the NPE.",
    "fields": [
      [
        "npe_total_eligible_slots_npe_phase0",
        0,
        8
      ],
      [
        "npe_total_eligible_slots_npe_phase1",
        8,
        8
      ]
    ]
  },
  "txpp_npe_input_ready_to_valid_latency": {
    "type": "register",
    "block": "txpp",
    "width": 8,
    "desc": "number of cycles between receiving ready from the NPE and the NPE getting valid signal",
    "fields": [
      [
        "npe_input_lfi_ready_to_valid_latency_r",
        0,
        4
      ],
      [
        "npe_input_nw_lfi_ready_to_valid_latency_r",
        4,
        4
      ]
    ]
  },
  "txpp_npe_input_used_to_pop_latency": {
    "type": "register",
    "block": "txpp",
    "width": 4,
    "desc": "number of cycles between receiving ready from the NPE and sending valid",
    "fields": [
      [
        "npe_input_used_to_pop_latency_r",
        0,
        4
      ]
    ]
  },
  "txpp_npe_issu": {
    "type": "register",
    "block": "txpp",
    "width": 2,
    "desc": "Issu State of the NPU",
    "fields": [
      [
        "npe_incoming_issu_r",
        0,
        2
      ]
    ]
  },
  "txpp_npe_to_ene_on_the_fly_counter": {
    "type": "register",
    "block": "txpp",
    "width": 6,
    "desc": "Number of SOP words found in the logic between after the NPE and before the ENE cluster counter.",
    "fields": [
      [
        "npe_to_ene_on_the_fly_counter_value",
        0,
        6
      ]
    ]
  },
  "txpp_long_termination_disable": {
    "type": "register",
    "block": "txpp",
    "width": 1,
    "desc": "Enable bit for the Long termination. Active on low.",
    "fields": [
      [
        "long_termination_disable_r",
        0,
        1
      ]
    ]
  },
  "txpp_header_type_sms_fwd_off_off": {
    "type": "register",
    "block": "txpp",
    "width": 8,
    "desc": "Reserved",
    "fields": [
      [
        "header_type_sms_fwd_off_off_r",
        0,
        8
      ]
    ]
  },
  "txpp_header_type_npu_sms_size": {
    "type": "register",
    "block": "txpp",
    "width": 2,
    "desc": "Encoded size of the NPU Header",
    "fields": [
      [
        "header_type_npu_sms_size_r",
        0,
        2
      ]
    ]
  },
  "txpp_fwd_term_sms_hdr_rotate_hdr_en": {
    "type": "register",
    "block": "txpp",
    "width": 1,
    "desc": "Enabling the moving of the NPU header to the LSB of the SOP word before of the Encapsulation Engines",
    "fields": [
      [
        "fwd_term_sms_hdr_rotate_hdr_en_r",
        0,
        1
      ]
    ]
  },
  "txpp_copy_cud_npe_mid_sms_hdr_on_rotated_hdr": {
    "type": "register",
    "block": "txpp",
    "width": 1,
    "desc": "Replacing the NPU header after the light FI with the NPU header from the CUD mapping. In network mode, the SOP word goes through the NW light FI and the CUD mapping and NPE macro Id resolution stage in parallel. Since the CUD mapping may change the NPU header, the HW can take the NPU header from the CUD mapping and replace it into the SOP word.",
    "fields": [
      [
        "copy_cud_npe_mid_sms_hdr_on_rotated_hdr_r",
        0,
        1
      ]
    ]
  },
  "txpp_header_type_npu_sms_ive_cmd_offset": {
    "type": "register",
    "block": "txpp",
    "width": 7,
    "desc": "Offset to ingress vlan editing offset within the NPU header.",
    "fields": [
      [
        "header_type_npu_sms_ive_cmd_offset_r",
        0,
        7
      ]
    ]
  },
  "txpp_header_type_npu_sms_ive_pcp_dei_offset": {
    "type": "register",
    "block": "txpp",
    "width": 7,
    "desc": "Offset to PCP DEI offset within the NPU header.",
    "fields": [
      [
        "header_type_npu_sms_ive_pcp_dei_offset_r",
        0,
        7
      ]
    ]
  },
  "txpp_npu_header_type_with_ive": {
    "type": "register",
    "block": "txpp",
    "width": 4,
    "desc": "Type value of NPU that contains IVE. Only Headers of this type activate the ingress vlan editing.",
    "fields": [
      [
        "npu_header_type_with_ive_r",
        0,
        4
      ]
    ]
  },
  "txpp_npu_header_type_without_ive": {
    "type": "register",
    "block": "txpp",
    "width": 4,
    "desc": "Type value of NPU that does not contain IVE. After a SOP word with IVE command finishes the vlan editing, the IVE logic changes it's type to NPU header without IVE type so in case the packet goes through another TxPP (in linecard mode for example) than it won't be edited a second time.",
    "fields": [
      [
        "npu_header_type_without_ive_r",
        0,
        4
      ]
    ]
  },
  "txpp_ive_fwd_data_has_ive": {
    "type": "register",
    "block": "txpp",
    "width": 16,
    "desc": "Translates forward type (4 bit) to IVE en (1 bit). Relevant only for NPU headers with IVE.",
    "fields": [
      [
        "ive_fwd_data_has_ive_r",
        0,
        16
      ]
    ]
  },
  "txpp_vlan_editing_push2_cmd_value": {
    "type": "register",
    "block": "txpp",
    "width": 4,
    "desc": "Reserved",
    "fields": [
      [
        "vlan_editing_push2_cmd_value_r",
        0,
        4
      ]
    ]
  },
  "txpp_post_ene_ipv4_delta_offset_correction": {
    "type": "register",
    "block": "txpp",
    "width": 8,
    "desc": "Correction to the ipv4 delta value coming from the ENE. The ENE may provide a delta to the beginning of an IPv4 header encapsulated in the SOP word. This field allows to add correction of the offset if the encasulation macro add data beyond the IPv4.",
    "fields": [
      [
        "post_ene_ipv4_delta_offset_correction_r",
        0,
        8
      ]
    ]
  },
  "txpp_ctm_egr_logical_db_result_mapping": {
    "type": "register",
    "block": "txpp",
    "width": 8,
    "desc": "aaa",
    "fields": [
      [
        "ctm_egr_logical_db_result_mapping_r",
        0,
        8
      ]
    ]
  },
  "txpp_encdb_l3_dlp0_logical_db_result_mapping": {
    "type": "register",
    "block": "txpp",
    "width": 4,
    "desc": "aaa",
    "fields": [
      [
        "encdb_l3_dlp0_logical_db_result_mapping_r",
        0,
        4
      ]
    ]
  },
  "txpp_encdb_l3_dlp1_logical_db_result_mapping": {
    "type": "register",
    "block": "txpp",
    "width": 4,
    "desc": "aaa",
    "fields": [
      [
        "encdb_l3_dlp1_logical_db_result_mapping_r",
        0,
        4
      ]
    ]
  },
  "txpp_encdb_large_enc_em_logical_db_result_mapping": {
    "type": "register",
    "block": "txpp",
    "width": 8,
    "desc": "aaa",
    "fields": [
      [
        "encdb_large_enc_em_logical_db_result_mapping_r",
        0,
        8
      ]
    ]
  },
  "txpp_encdb_small_enc_em_logical_db_result_mapping": {
    "type": "register",
    "block": "txpp",
    "width": 8,
    "desc": "aaa",
    "fields": [
      [
        "encdb_small_enc_em_logical_db_result_mapping_r",
        0,
        8
      ]
    ]
  },
  "txpp_external_memory_prot_bypass": {
    "type": "register",
    "block": "txpp",
    "width": 2,
    "desc": "Reserved",
    "fields": [
      [
        "external_cif_prot_gen_bypass",
        0,
        1
      ],
      [
        "external_cif_prot_fix_bypass",
        1,
        1
      ]
    ]
  },
  "txpp_stamp_cud_on_eve": {
    "type": "register",
    "block": "txpp",
    "width": 1,
    "desc": "Enables stamping the tx CUD on the EVE position. The stamping is done prior to the packet entering the NPE. This allows the NPE to use the information and afterwards issue an EVE command.",
    "fields": [
      [
        "stamp_cud_on_eve_r",
        0,
        1
      ]
    ]
  },
  "txpp_eve_stage_en_signals": {
    "type": "register",
    "block": "txpp",
    "width": 17,
    "desc": "Enable signals for the EVE signals",
    "fields": [
      [
        "eve_en_r",
        0,
        1
      ],
      [
        "eve_stage_fwd_type_to_ipv4_cs_en_bmp",
        1,
        16
      ]
    ]
  },
  "txpp_vlan_editing_cfg_mode": {
    "type": "register",
    "block": "txpp",
    "width": 4,
    "desc": "Reserved",
    "fields": [
      [
        "ingress_vlan_editing_cfg_mode_r",
        0,
        2
      ],
      [
        "egress_vlan_editing_cfg_mode_r",
        2,
        2
      ]
    ]
  },
  "txpp_egress_vlan_editing_pkt_filter": {
    "type": "register",
    "block": "txpp",
    "width": 82,
    "desc": "Packet format filter related register",
    "fields": [
      [
        "eve_pkt_filter_outer_tag_filter_en",
        0,
        1
      ],
      [
        "eve_pkt_filter_inner_tag_filter_en",
        1,
        1
      ],
      [
        "eve_pkt_filter_outer_tag_cmd_offset",
        2,
        8
      ],
      [
        "eve_pkt_filter_inner_tag_cmd_offset",
        10,
        8
      ],
      [
        "eve_pkt_filter_tpid0",
        18,
        16
      ],
      [
        "eve_pkt_filter_tpid1",
        34,
        16
      ],
      [
        "eve_pkt_filter_tpid2",
        50,
        16
      ],
      [
        "eve_pkt_filter_tpid3",
        66,
        16
      ]
    ]
  },
  "txpp_light_fi_stages_cfg": {
    "type": "register",
    "block": "txpp",
    "width": 20,
    "desc": "lightFI stage configuration register. For stages 4-7 only LightFiUpdateHeaderType is relevant",
    "fields": [
      [
        "light_fi_next_protocol_or_type_offset",
        0,
        6
      ],
      [
        "light_fi_next_protocol_or_type_width",
        6,
        3
      ],
      [
        "light_fi_size_offset",
        9,
        6
      ],
      [
        "light_fi_size_width",
        15,
        4
      ],
      [
        "light_fi_update_header_type",
        19,
        1
      ]
    ]
  },
  "txpp_ingress_vlan_editing_tpid_mapping": {
    "type": "register",
    "block": "txpp",
    "width": 128,
    "desc": "Mapping from TPID profile (2 bits) to TPID (16 bits) for vlan editing",
    "fields": [
      [
        "ive_new_tpid1",
        0,
        64
      ],
      [
        "ive_new_tpid2",
        64,
        64
      ]
    ]
  },
  "txpp_tcam_comp_ldb_to_profile": {
    "type": "register",
    "block": "txpp",
    "width": 4,
    "desc": "Working mode of the slice",
    "fields": [
      [
        "compression_valid",
        0,
        1
      ],
      [
        "compression_profile",
        1,
        3
      ]
    ]
  },
  "txpp_tcam_range_compression_profile": {
    "type": "register",
    "block": "txpp",
    "width": 18,
    "desc": "Working mode of the slice",
    "fields": [
      [
        "src_offset",
        0,
        6
      ],
      [
        "src_size",
        6,
        4
      ],
      [
        "range_set",
        10,
        2
      ],
      [
        "dst_offset",
        12,
        6
      ]
    ]
  },
  "txpp_tcam_range_compression_ranges": {
    "type": "register",
    "block": "txpp",
    "width": 32,
    "desc": "Working mode of the slice",
    "fields": [
      [
        "range_high_limits",
        0,
        16
      ],
      [
        "range_low_limits",
        16,
        16
      ]
    ]
  },
  "txpp_tod_gen_regs": {
    "type": "register",
    "block": "txpp",
    "width": 48,
    "desc": "Tod genaration related register. Tod value may be loaded from outside the TxPP. The loading process is that the new tod value is first written to TodGenNewLoadedPacificTod and then a load signal is sent directly to the tod logic. The new TOD takes effect after the amount of cycles defined in TodGenLoadCmdDelay.",
    "fields": [
      [
        "tod_gen_new_loaded_pacific_tod",
        0,
        32
      ],
      [
        "tod_gen_load_cmd_delay",
        32,
        16
      ]
    ]
  },
  "txpp_tod_delay_measurement_threshold": {
    "type": "register",
    "block": "txpp",
    "width": 176,
    "desc": "Delay threshold for ECN marking. A threshold value (22 bits) per Traffic class (8 entries)",
    "fields": [
      [
        "tod_delay_measurement_threshold_r",
        0,
        176
      ]
    ]
  },
  "txpp_cong_on_if_delay_above_th": {
    "type": "register",
    "block": "txpp",
    "width": 1,
    "desc": "ECN marking cause cong on marking",
    "fields": [
      [
        "cong_on_if_delay_above_th_r",
        0,
        1
      ]
    ]
  },
  "txpp_time_stamp_cmd_translation": {
    "type": "register",
    "block": "txpp",
    "width": 128,
    "desc": "Translates from time stamp command (4 bits) to logic controls (8 bits). Each control entry is built as follows: {operation(4), update-UDP-CS(1), reset-UDP-CS(1), Ifg TS cmd(2)}",
    "fields": [
      [
        "time_stamp_cmd_translation_bmp",
        0,
        128
      ]
    ]
  },
  "txpp_counter_stamp_enable": {
    "type": "register",
    "block": "txpp",
    "width": 16,
    "desc": "Translates Loss measurement command (4 bits) to Packet counter stamping Enable (1 bit). Uses only Rx LM counters.",
    "fields": [
      [
        "counter_stamp_enable_bmp",
        0,
        16
      ]
    ]
  },
  "txpp_counter_stamp_width": {
    "type": "register",
    "block": "txpp",
    "width": 16,
    "desc": "Translates Loss measurement command (4 bits) to stamping width (1 bit). Uses for RX and Tx LM counters.",
    "fields": [
      [
        "counter_stamp_width_bmp",
        0,
        16
      ]
    ]
  },
  "txpp_dbc_threshold_free_entries_therslod": {
    "type": "register",
    "block": "txpp",
    "width": 50,
    "desc": "The number of remaining free entries in the DB result container, before the lookup access rate of relevant DBs is reduced to 1 every 2 clocks",
    "fields": [
      [
        "encdb_large_enc_em_container_free_entries_threshold",
        0,
        5
      ],
      [
        "encdb_small_enc_em_container_free_entries_threshold",
        5,
        5
      ],
      [
        "encdb_dip_index_container_free_entries_threshold",
        10,
        5
      ],
      [
        "encdb_l3_dlp0_container_free_entries_threshold",
        15,
        5
      ],
      [
        "encdb_l3_dlp1_container_free_entries_threshold",
        20,
        5
      ],
      [
        "encdb_direct0_nh_container_free_entries_threshold",
        25,
        5
      ],
      [
        "encdb_direct1_adj_container_free_entries_threshold",
        30,
        5
      ],
      [
        "encdb_ctm_egr0_container_free_entries_threshold",
        35,
        5
      ],
      [
        "encdb_ctm_egr1_container_free_entries_threshold",
        40,
        5
      ],
      [
        "encdb_vlan_membership_db_container_free_entries_threshold",
        45,
        5
      ]
    ]
  },
  "txpp_tod_device_time_udp_cs_offset": {
    "type": "register",
    "block": "txpp",
    "width": 7,
    "desc": "Offset to the UDP CS from the Time stamp command in the NPU header. Value may be negative.",
    "fields": [
      [
        "tod_device_time_udp_cs_offset_r",
        0,
        7
      ]
    ]
  },
  "txpp_tod_external_regs": {
    "type": "register",
    "block": "txpp",
    "width": 69,
    "desc": "External regs written by a TOD record command",
    "fields": [
      [
        "external_reg_tod_value",
        0,
        32
      ],
      [
        "external_reg_device_time",
        32,
        32
      ],
      [
        "external_reg_dest_pif",
        64,
        5
      ]
    ]
  },
  "txpp_unpacking_en_size": {
    "type": "register",
    "block": "txpp",
    "width": 8,
    "desc": "Fabric word unpacker configuration registers.",
    "fields": [
      [
        "unpacking_en",
        0,
        1
      ],
      [
        "unpacking_size_off",
        1,
        7
      ]
    ]
  },
  "txpp_tod_tc_delay_ifg0_histogram_cfg": {
    "type": "register",
    "block": "txpp",
    "width": 168,
    "desc": "",
    "fields": [
      [
        "tod_tc_delay_ifg0_histogram_th0",
        0,
        24
      ],
      [
        "tod_tc_delay_ifg0_histogram_th1",
        24,
        24
      ],
      [
        "tod_tc_delay_ifg0_histogram_th2",
        48,
        24
      ],
      [
        "tod_tc_delay_ifg0_histogram_th3",
        72,
        24
      ],
      [
        "tod_tc_delay_ifg0_histogram_th4",
        96,
        24
      ],
      [
        "tod_tc_delay_ifg0_histogram_th5",
        120,
        24
      ],
      [
        "tod_tc_delay_ifg0_histogram_th6",
        144,
        24
      ]
    ]
  },
  "txpp_tod_tc_delay_ifg0_histogram_status": {
    "type": "register",
    "block": "txpp",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "tod_tc_delay_ifg0_histogram_value0",
        0,
        32
      ],
      [
        "tod_tc_delay_ifg0_histogram_overflow0",
        32,
        1
      ],
      [
        "tod_tc_delay_ifg0_histogram_value1",
        33,
        32
      ],
      [
        "tod_tc_delay_ifg0_histogram_overflow1",
        65,
        1
      ],
      [
        "tod_tc_delay_ifg0_histogram_value2",
        66,
        32
      ],
      [
        "tod_tc_delay_ifg0_histogram_overflow2",
        98,
        1
      ],
      [
        "tod_tc_delay_ifg0_histogram_value3",
        99,
        32
      ],
      [
        "tod_tc_delay_ifg0_histogram_overflow3",
        131,
        1
      ],
      [
        "tod_tc_delay_ifg0_histogram_value4",
        132,
        32
      ],
      [
        "tod_tc_delay_ifg0_histogram_overflow4",
        164,
        1
      ],
      [
        "tod_tc_delay_ifg0_histogram_value5",
        165,
        32
      ],
      [
        "tod_tc_delay_ifg0_histogram_overflow5",
        197,
        1
      ],
      [
        "tod_tc_delay_ifg0_histogram_value6",
        198,
        32
      ],
      [
        "tod_tc_delay_ifg0_histogram_overflow6",
        230,
        1
      ],
      [
        "tod_tc_delay_ifg0_histogram_value7",
        231,
        32
      ],
      [
        "tod_tc_delay_ifg0_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "txpp_tod_tc_delay_ifg1_histogram_cfg": {
    "type": "register",
    "block": "txpp",
    "width": 168,
    "desc": "",
    "fields": [
      [
        "tod_tc_delay_ifg1_histogram_th0",
        0,
        24
      ],
      [
        "tod_tc_delay_ifg1_histogram_th1",
        24,
        24
      ],
      [
        "tod_tc_delay_ifg1_histogram_th2",
        48,
        24
      ],
      [
        "tod_tc_delay_ifg1_histogram_th3",
        72,
        24
      ],
      [
        "tod_tc_delay_ifg1_histogram_th4",
        96,
        24
      ],
      [
        "tod_tc_delay_ifg1_histogram_th5",
        120,
        24
      ],
      [
        "tod_tc_delay_ifg1_histogram_th6",
        144,
        24
      ]
    ]
  },
  "txpp_tod_tc_delay_ifg1_histogram_status": {
    "type": "register",
    "block": "txpp",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "tod_tc_delay_ifg1_histogram_value0",
        0,
        32
      ],
      [
        "tod_tc_delay_ifg1_histogram_overflow0",
        32,
        1
      ],
      [
        "tod_tc_delay_ifg1_histogram_value1",
        33,
        32
      ],
      [
        "tod_tc_delay_ifg1_histogram_overflow1",
        65,
        1
      ],
      [
        "tod_tc_delay_ifg1_histogram_value2",
        66,
        32
      ],
      [
        "tod_tc_delay_ifg1_histogram_overflow2",
        98,
        1
      ],
      [
        "tod_tc_delay_ifg1_histogram_value3",
        99,
        32
      ],
      [
        "tod_tc_delay_ifg1_histogram_overflow3",
        131,
        1
      ],
      [
        "tod_tc_delay_ifg1_histogram_value4",
        132,
        32
      ],
      [
        "tod_tc_delay_ifg1_histogram_overflow4",
        164,
        1
      ],
      [
        "tod_tc_delay_ifg1_histogram_value5",
        165,
        32
      ],
      [
        "tod_tc_delay_ifg1_histogram_overflow5",
        197,
        1
      ],
      [
        "tod_tc_delay_ifg1_histogram_value6",
        198,
        32
      ],
      [
        "tod_tc_delay_ifg1_histogram_overflow6",
        230,
        1
      ],
      [
        "tod_tc_delay_ifg1_histogram_value7",
        231,
        32
      ],
      [
        "tod_tc_delay_ifg1_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "txpp_tod_port_max_delay": {
    "type": "memory",
    "block": "txpp",
    "width": 24,
    "desc": "Addressing the memory: (ifg num*160)+(pif*8)+TC",
    "fields": [
      [
        "max_delay_value",
        0,
        24
      ]
    ]
  },
  "txpp_ingress_vlan_editing_control": {
    "type": "memory",
    "block": "txpp",
    "width": 15,
    "desc": "Translates Vlan editing command to logic controls",
    "fields": [
      [
        "ive_vid1_select",
        0,
        2
      ],
      [
        "ive_vid2_select",
        2,
        2
      ],
      [
        "ive_pcp_dei1_select",
        4,
        2
      ],
      [
        "ive_pcp_dei2_select",
        6,
        2
      ],
      [
        "ive_tpid1_select",
        8,
        2
      ],
      [
        "ive_tpid2_select",
        10,
        2
      ],
      [
        "ive_delta",
        12,
        3
      ]
    ]
  },
  "txpp_delay_measurement_cmd": {
    "type": "memory",
    "block": "txpp",
    "width": 5,
    "desc": "Translates pif and traffic class to delay measurement command. Uses for max delay measurement and delay histograms",
    "fields": [
      [
        "mapped_traffic_class",
        0,
        3
      ],
      [
        "ignore_tc_for_max_delay",
        3,
        1
      ],
      [
        "eligible_for_global_delay_measurement",
        4,
        1
      ]
    ]
  },
  "txpp_mc_copy_id_map": {
    "type": "memory",
    "block": "txpp",
    "width": 13,
    "desc": "This memory is used in CUD mapping stage, for the case where the MC copy ID is the encapsulation data. Accessing this memory is done by the 6 MSBs of the MC copy ID",
    "fields": [
      [
        "encap_type",
        0,
        4
      ],
      [
        "mc_copy_id_msb",
        4,
        8
      ],
      [
        "encap_id_size",
        12,
        1
      ]
    ]
  },
  "txpp_light_fi_npu_base_lookup": {
    "type": "memory",
    "block": "txpp",
    "width": 37,
    "desc": "Register Lookup table for the NPU base stage in the light FI.",
    "fields": [
      [
        "npu_base_lookup_header_format",
        0,
        8
      ],
      [
        "npu_base_lookup_next_header_format",
        8,
        8
      ],
      [
        "npu_base_npe_mid_valid",
        16,
        1
      ],
      [
        "npu_base_npe_mid",
        17,
        8
      ],
      [
        "npu_base_next_fi_mid",
        25,
        3
      ],
      [
        "npu_base_is_protocol",
        28,
        1
      ],
      [
        "npu_base_base_size",
        29,
        7
      ],
      [
        "npu_base_use_size",
        36,
        1
      ]
    ]
  },
  "txpp_light_fi_npu_encap_lookup": {
    "type": "memory",
    "block": "txpp",
    "width": 37,
    "desc": "Register Lookup table for the NPU Encap stage in the light FI.",
    "fields": [
      [
        "npu_encap_next_stage_protocol_or_type_offset",
        0,
        6
      ],
      [
        "npu_encap_next_stage_size_offset",
        6,
        6
      ],
      [
        "npu_encap_next_stage_size_width",
        12,
        4
      ],
      [
        "npu_encap_spare",
        16,
        21
      ]
    ]
  },
  "txpp_npe_mid_res_tcam": {
    "type": "memory",
    "block": "txpp",
    "width": 13,
    "desc": "NPE macro id res tcam.",
    "fields": [
      [
        "npe_mid_res_tcam_mask",
        0,
        13
      ],
      [
        "npe_mid_res_tcam_key",
        13,
        13
      ],
      [
        "npe_mid_res_tcam_delete",
        26,
        1
      ]
    ]
  },
  "txpp_npe_mid_res_tcam_mem": {
    "type": "memory",
    "block": "txpp",
    "width": 6,
    "desc": "NPE macro id res tcam associated data",
    "fields": [
      [
        "npe_mid_res_tcam_header_format",
        0,
        6
      ]
    ]
  },
  "txpp_cbr_fifos": {
    "type": "memory",
    "block": "txpp",
    "width": 1200,
    "desc": "Memory for the CBR in the incoming SMS interface",
    "fields": [
      [
        "cbr_fifos_word",
        0,
        1024
      ],
      [
        "cbr_fifos_pd",
        1024,
        164
      ],
      [
        "cbr_fifos_fd",
        1188,
        12
      ]
    ]
  },
  "txpp_light_fi_nw_lookup_table_tcam": {
    "type": "memory",
    "block": "txpp",
    "width": 21,
    "desc": "light fi nw lookup table tcam",
    "fields": [
      [
        "light_fi_nw_lookup_table_tcam_mask",
        0,
        21
      ],
      [
        "light_fi_nw_lookup_table_tcam_key",
        21,
        21
      ],
      [
        "light_fi_nw_lookup_table_tcam_delete",
        42,
        1
      ]
    ]
  },
  "txpp_light_fi_nw_lookup_table_tcam_mem": {
    "type": "memory",
    "block": "txpp",
    "width": 44,
    "desc": "light fi nw lookup table tcam associated data",
    "fields": [
      [
        "light_fi_nw_lookup_table_tcam_header_format",
        0,
        8
      ],
      [
        "light_fi_nw_lookup_table_tcam_next_header_format",
        8,
        8
      ],
      [
        "light_fi_nw_lookup_table_tcam_next_fi_mid",
        16,
        3
      ],
      [
        "light_fi_nw_lookup_table_tcam_is_protocol_layer",
        19,
        1
      ],
      [
        "light_fi_nw_lookup_table_tcam_base_size",
        20,
        7
      ],
      [
        "light_fi_nw_lookup_table_tcam_use_size",
        27,
        1
      ],
      [
        "light_fi_nw_lookup_table_tcam_next_stage_protocol_or_type_offset",
        28,
        6
      ],
      [
        "light_fi_nw_lookup_table_tcam_next_stage_size_offset",
        34,
        6
      ],
      [
        "light_fi_nw_lookup_table_tcam_next_stage_size_width",
        40,
        4
      ]
    ]
  },
  "txpp_fwd_qos_mapping": {
    "type": "memory",
    "block": "txpp",
    "width": 56,
    "desc": "Hold Forward Quality of Service tags",
    "fields": [
      [
        "fwd_qos_tag",
        0,
        56
      ]
    ]
  },
  "txpp_encap_qos_mapping": {
    "type": "memory",
    "block": "txpp",
    "width": 56,
    "desc": "Hold Encapsulation Quality of Service tags",
    "fields": [
      [
        "encap_qos_tag",
        0,
        56
      ]
    ]
  },
  "txpp_npu_buffer": {
    "type": "memory",
    "block": "txpp",
    "width": 1582,
    "desc": "Buffer for words waiting for reordering",
    "fields": [
      [
        "npu_buffer_word",
        0,
        1536
      ],
      [
        "npu_buffer_wd",
        1536,
        39
      ],
      [
        "npu_buffer_wd_ecc",
        1575,
        7
      ]
    ]
  },
  "txpp_cud_mapping": {
    "type": "memory",
    "block": "txpp",
    "width": 80,
    "desc": "Multicast copy ID",
    "fields": [
      [
        "cud_value",
        0,
        80
      ]
    ]
  },
  "txpp_logical_port_prof_table": {
    "type": "memory",
    "block": "txpp",
    "width": 32,
    "desc": "DLP to DLP profile.",
    "fields": [
      [
        "dlp_value_line",
        0,
        32
      ]
    ]
  },
  "pdoq_empd_interrupt_register": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "general_interrupt_summary",
        1,
        1
      ]
    ]
  },
  "pdoq_empd_mem_protect_interrupt": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "pdoq_empd_mem_protect_interrupt_test": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "pdoq_empd_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 6,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "fbm_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "pdm_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "emdb_verifier0_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "emdb_verifier1_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "emdb_verifier2_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "emdb_verifier3_ecc_1b_err_interrupt_mask",
        5,
        1
      ]
    ]
  },
  "pdoq_empd_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 6,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "fbm_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "pdm_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "emdb_verifier0_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "emdb_verifier1_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "emdb_verifier2_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "emdb_verifier3_ecc_2b_err_interrupt_mask",
        5,
        1
      ]
    ]
  },
  "pdoq_empd_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 6,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "fbm_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "pdm_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "emdb_verifier0_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "emdb_verifier1_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "emdb_verifier2_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "emdb_verifier3_ecc_1b_err_initiate",
        5,
        1
      ]
    ]
  },
  "pdoq_empd_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 6,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "fbm_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "pdm_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "emdb_verifier0_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "emdb_verifier1_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "emdb_verifier2_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "emdb_verifier3_ecc_2b_err_initiate",
        5,
        1
      ]
    ]
  },
  "pdoq_empd_mem_protect_err_status": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 6,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "fbm_err_int",
        0,
        1
      ],
      [
        "pdm_err_int",
        1,
        1
      ],
      [
        "emdb_verifier0_err_int",
        2,
        1
      ],
      [
        "emdb_verifier1_err_int",
        3,
        1
      ],
      [
        "emdb_verifier2_err_int",
        4,
        1
      ],
      [
        "emdb_verifier3_err_int",
        5,
        1
      ]
    ]
  },
  "pdoq_empd_selected_ser_error_info": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 13,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        11
      ],
      [
        "mem_err_type",
        11,
        2
      ]
    ]
  },
  "pdoq_empd_ser_error_debug_configuration": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 4,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        3
      ],
      [
        "reset_memory_errors",
        3,
        1
      ]
    ]
  },
  "pdoq_empd_ecc_1b_err_debug": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "pdoq_empd_ecc_2b_err_debug": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "pdoq_empd_mbist_pass_status": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 22,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        22
      ]
    ]
  },
  "pdoq_empd_mbist_fail_status": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 22,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        22
      ]
    ]
  },
  "pdoq_empd_tcam_bist_status": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 8,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        4
      ],
      [
        "tcam_bist_done_fail_out",
        4,
        4
      ]
    ]
  },
  "pdoq_empd_tcam_scan_period_cfg": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "pdoq_empd_counter_timer": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "pdoq_empd_counter_timer_trigger_reg": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "pdoq_empd_memory_access_timeout": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "pdoq_empd_broadcast_config_reg": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "pdoq_empd_memory_prot_bypass": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "pdoq_empd_soft_reset_configuration": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "pdoq_empd_mbist_configuration": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "pdoq_empd_power_down_configuration": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "pdoq_empd_spare_reg": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "pdoq_empd_pmro_ctrl": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "pdoq_empd_pmro_status": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "pdoq_empd_mirror_bus_conf_reg": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "pdoq_empd_mirror_bus_status": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "pdoq_empd_device_time_offset_cfg": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "pdoq_empd_general_interrupt": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 1,
    "desc": "Interrupt register for EMPD",
    "fields": [
      [
        "emdb_duplicate_entry",
        0,
        1
      ]
    ]
  },
  "pdoq_empd_general_interrupt_mask": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 1,
    "desc": "This register masks GeneralInterrupt interrupt register",
    "fields": [
      [
        "emdb_duplicate_entry_mask",
        0,
        1
      ]
    ]
  },
  "pdoq_empd_general_interrupt_test": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 1,
    "desc": "This register tests GeneralInterrupt interrupt register",
    "fields": [
      [
        "emdb_duplicate_entry_test",
        0,
        1
      ]
    ]
  },
  "pdoq_empd_internal_fifo_alm_full": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 27,
    "desc": "Internal EMPD fifos size settings. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "del_req_fifo_alm_full_cfg",
        0,
        5
      ],
      [
        "fbm_alm_empty_th",
        5,
        11
      ],
      [
        "fbm_reduce_rate_th",
        16,
        11
      ]
    ]
  },
  "pdoq_empd_fbm_configurations": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 121,
    "desc": "EMPD free buffer manager debug configurations, allows to work with less buffers for debug scenarios, should not be changed by the user for normal operation",
    "fields": [
      [
        "fbm_init",
        0,
        1
      ],
      [
        "fbm_working_mode",
        1,
        1
      ],
      [
        "fbm_total_buffers",
        2,
        11
      ],
      [
        "fbm_not_empty_entry",
        13,
        108
      ]
    ]
  },
  "pdoq_empd_empd_debug": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 33,
    "desc": "EMPD debug indications register",
    "fields": [
      [
        "read_access_cnt",
        0,
        16
      ],
      [
        "write_access_cnt",
        16,
        16
      ],
      [
        "fbm_full",
        32,
        1
      ]
    ]
  },
  "pdoq_empd_fbm_debug": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 22,
    "desc": "FBM debug indications register",
    "fields": [
      [
        "fbm_min_value",
        0,
        11
      ],
      [
        "fbm_inst_value",
        11,
        11
      ]
    ]
  },
  "pdoq_empd_write_fail_debug": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 80,
    "desc": "Exact match write fail debug indications register",
    "fields": [
      [
        "last_write_fail_valid",
        0,
        1
      ],
      [
        "last_key",
        1,
        24
      ],
      [
        "last_data",
        25,
        55
      ]
    ]
  },
  "pdoq_empd_write_fail_debug_counter": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 16,
    "desc": "Exact match write fail events counter",
    "fields": [
      [
        "write_fail_cnt",
        0,
        16
      ]
    ]
  },
  "pdoq_empd_emdb_per_bank_reg": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 50,
    "desc": "",
    "fields": [
      [
        "emdb_active_banks",
        0,
        1
      ],
      [
        "emdb_hash_key",
        1,
        48
      ],
      [
        "emdb_use_primitive_crc",
        49,
        1
      ]
    ]
  },
  "pdoq_empd_emdb_per_em_reg": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "emdb_key_width",
        0,
        16
      ],
      [
        "emdb_auto_bubble_req",
        16,
        1
      ],
      [
        "emdb_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "pdoq_empd_emdb_cam_wm_max_reg": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "emdb_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "pdoq_empd_emdb_bank_write_cntr_reg": {
    "type": "register",
    "block": "pdoq_empd",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "emdb_bank_write_cntr",
        0,
        64
      ]
    ]
  },
  "pdoq_empd_fbm": {
    "type": "memory",
    "block": "pdoq_empd",
    "width": 16,
    "desc": "Free buffer manager. 1 bit per buffer, indicating its availability.",
    "fields": [
      [
        "fbm_data",
        0,
        16
      ]
    ]
  },
  "pdoq_empd_pdm": {
    "type": "memory",
    "block": "pdoq_empd",
    "width": 136,
    "desc": "EMPD payload - packet descriptors. The address is a buffer from the FBM.",
    "fields": [
      [
        "pdm_data",
        0,
        136
      ]
    ]
  },
  "pdoq_empd_emdb_verifier": {
    "type": "memory",
    "block": "pdoq_empd",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "emdb_verifier_data",
        0,
        64
      ]
    ]
  },
  "pdoq_empd_emdb_valid": {
    "type": "memory",
    "block": "pdoq_empd",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "emdb_valid_data",
        0,
        2
      ]
    ]
  },
  "pdoq_empd_emdb_cam": {
    "type": "memory",
    "block": "pdoq_empd",
    "width": 24,
    "desc": "",
    "fields": [
      [
        "emdb_cam_payload",
        0,
        11
      ],
      [
        "emdb_cam_key",
        11,
        24
      ],
      [
        "emdb_cam_valid",
        35,
        1
      ]
    ]
  },
  "pdoq_fdoq_interrupt_register": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "general_interrupt_summary",
        1,
        1
      ]
    ]
  },
  "pdoq_fdoq_mem_protect_interrupt": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "pdoq_fdoq_mem_protect_interrupt_test": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "pdoq_fdoq_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 6,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "pdif_fifo_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "pdif_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "pdif_em_fail_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "fdll_req_fifo_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "fdll_del_req_fifo_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "fdll_reply_fifo_ecc_1b_err_interrupt_mask",
        5,
        1
      ]
    ]
  },
  "pdoq_fdoq_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 6,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "pdif_fifo_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "pdif_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "pdif_em_fail_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "fdll_req_fifo_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "fdll_del_req_fifo_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "fdll_reply_fifo_ecc_2b_err_interrupt_mask",
        5,
        1
      ]
    ]
  },
  "pdoq_fdoq_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 6,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "pdif_fifo_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "pdif_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "pdif_em_fail_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "fdll_req_fifo_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "fdll_del_req_fifo_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "fdll_reply_fifo_ecc_1b_err_initiate",
        5,
        1
      ]
    ]
  },
  "pdoq_fdoq_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 6,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "pdif_fifo_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "pdif_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "pdif_em_fail_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "fdll_req_fifo_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "fdll_del_req_fifo_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "fdll_reply_fifo_ecc_2b_err_initiate",
        5,
        1
      ]
    ]
  },
  "pdoq_fdoq_mem_protect_err_status": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 6,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "pdif_fifo_err_int",
        0,
        1
      ],
      [
        "pdif_err_int",
        1,
        1
      ],
      [
        "pdif_em_fail_err_int",
        2,
        1
      ],
      [
        "fdll_req_fifo_err_int",
        3,
        1
      ],
      [
        "fdll_del_req_fifo_err_int",
        4,
        1
      ],
      [
        "fdll_reply_fifo_err_int",
        5,
        1
      ]
    ]
  },
  "pdoq_fdoq_selected_ser_error_info": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 13,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        11
      ],
      [
        "mem_err_type",
        11,
        2
      ]
    ]
  },
  "pdoq_fdoq_ser_error_debug_configuration": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 4,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        3
      ],
      [
        "reset_memory_errors",
        3,
        1
      ]
    ]
  },
  "pdoq_fdoq_ecc_1b_err_debug": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "pdoq_fdoq_ecc_2b_err_debug": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "pdoq_fdoq_mbist_pass_status": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 18,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        18
      ]
    ]
  },
  "pdoq_fdoq_mbist_fail_status": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 18,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        18
      ]
    ]
  },
  "pdoq_fdoq_counter_timer": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "pdoq_fdoq_counter_timer_trigger_reg": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "pdoq_fdoq_memory_access_timeout": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "pdoq_fdoq_broadcast_config_reg": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "pdoq_fdoq_memory_prot_bypass": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "pdoq_fdoq_soft_reset_configuration": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "pdoq_fdoq_mbist_configuration": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "pdoq_fdoq_power_down_configuration": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "pdoq_fdoq_spare_reg": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "pdoq_fdoq_pmro_ctrl": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "pdoq_fdoq_pmro_status": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "pdoq_fdoq_mirror_bus_conf_reg": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "pdoq_fdoq_mirror_bus_status": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "pdoq_fdoq_device_time_offset_cfg": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "pdoq_fdoq_general_interrupt": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 1,
    "desc": "FDOQ interrupt register",
    "fields": [
      [
        "fdll_context_fifo_ovf",
        0,
        1
      ]
    ]
  },
  "pdoq_fdoq_general_interrupt_mask": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 1,
    "desc": "This register masks GeneralInterrupt interrupt register",
    "fields": [
      [
        "fdll_context_fifo_ovf_mask",
        0,
        1
      ]
    ]
  },
  "pdoq_fdoq_general_interrupt_test": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 1,
    "desc": "This register tests GeneralInterrupt interrupt register",
    "fields": [
      [
        "fdll_context_fifo_ovf_test",
        0,
        1
      ]
    ]
  },
  "pdoq_fdoq_fdoq_pdif_fifo_alm_full_th": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 5,
    "desc": "Internal FDOQ fifos size settings. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "pdif_fifo_alm_full_th",
        0,
        5
      ]
    ]
  },
  "pdoq_fdoq_fodq_total_ifg_thresholds": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 38,
    "desc": "FDOQ maintains packet and byte counters per IFG. The register sets flow control thresholds of these counters. The flow control stops relevant TxSCH.",
    "fields": [
      [
        "fdoq_total_pds_ifg_th",
        0,
        12
      ],
      [
        "fdoq_total_bytes_ifg_th",
        12,
        26
      ]
    ]
  },
  "pdoq_fdoq_fdoq_general_configuration": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 20,
    "desc": "General FDOQ configurations, see description of each field.",
    "fields": [
      [
        "unpack_pd_enable",
        0,
        6
      ],
      [
        "slice_mode",
        6,
        4
      ],
      [
        "mlp_en",
        10,
        2
      ],
      [
        "fabric_fast_link_enable",
        12,
        6
      ],
      [
        "txpp_fc_enable",
        18,
        1
      ],
      [
        "delete_sp_disable",
        19,
        1
      ]
    ]
  },
  "pdoq_fdoq_arbiter_weights": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 13,
    "desc": "Define weights of WFQ between delete and non delete at PDIF read stage",
    "fields": [
      [
        "arb_non_delete_sp_en",
        0,
        1
      ],
      [
        "arb_delete_weight",
        1,
        6
      ],
      [
        "arb_non_delete_weight",
        7,
        6
      ]
    ]
  },
  "pdoq_fdoq_ifg_credit_init": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 53,
    "desc": "Initiation of IFG Tx buffer credit counter",
    "fields": [
      [
        "ifg_credit_init_enable",
        0,
        40
      ],
      [
        "ifg_credit_init_value",
        40,
        13
      ]
    ]
  },
  "pdoq_fdoq_phantom_configuration": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 48,
    "desc": "Phantom Q configurations",
    "fields": [
      [
        "phantom_enable",
        0,
        40
      ],
      [
        "phantom_tc_bitmap",
        40,
        8
      ]
    ]
  },
  "pdoq_fdoq_partial_mirror_configuration": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 41,
    "desc": "Configurations for partial mirror copies",
    "fields": [
      [
        "partial_mirror",
        0,
        32
      ],
      [
        "partial_mirror_size",
        32,
        9
      ]
    ]
  },
  "pdoq_fdoq_sms_read_rate_limiter": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 17,
    "desc": "Limits rate of FD read transactions towards SMS",
    "fields": [
      [
        "sms_read_rate",
        0,
        11
      ],
      [
        "sms_read_rate_inc_value",
        11,
        3
      ],
      [
        "sms_read_rate_max_bucket",
        14,
        3
      ]
    ]
  },
  "pdoq_fdoq_almost_full_configuration": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 18,
    "desc": "Internal FDOQ fifos size settings. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "fcm_tx_buffer_alm_full",
        0,
        4
      ],
      [
        "fdll_req_alm_full",
        4,
        4
      ],
      [
        "fdll_del_req_alm_full",
        8,
        4
      ],
      [
        "em_fail_fifo_alm_full",
        12,
        6
      ]
    ]
  },
  "pdoq_fdoq_fdoq_in_last_pd_sel_cfg": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 4,
    "desc": "Last normal and write fail packet descriptors bit select configuration at FDOQ in stage",
    "fields": [
      [
        "fdoq_in_last_pd_sel",
        0,
        4
      ]
    ]
  },
  "pdoq_fdoq_fdoq_in_last_pd_data": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 32,
    "desc": "Last normal and write fail packet descriptors selected data",
    "fields": [
      [
        "fdoq_in_last_pd",
        0,
        32
      ]
    ]
  },
  "pdoq_fdoq_fdoq_out_last_pd_sel_cfg": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 4,
    "desc": "Last packet and fragment descriptors bit select configuration at FDOQ to SMS interface",
    "fields": [
      [
        "fdoq_out_last_pd_sel",
        0,
        4
      ]
    ]
  },
  "pdoq_fdoq_fdoq_out_last_pd_data": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 32,
    "desc": "Last normal and write fail packet descriptors selected data",
    "fields": [
      [
        "fdoq_out_last_pd",
        0,
        32
      ]
    ]
  },
  "pdoq_fdoq_internal_debug_cfg": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 12,
    "desc": "Internal FDOQ debug settings. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "fdll_cbt_alm_full_cfg",
        0,
        5
      ],
      [
        "sms_cbt_alm_full_cfg",
        5,
        6
      ],
      [
        "ignore_tx_credits",
        11,
        1
      ]
    ]
  },
  "pdoq_fdoq_cbt_not_ready_counter": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 96,
    "desc": "Counters of back pressure clocks of the outgoing interfaces",
    "fields": [
      [
        "fdll_cbt_not_ready_cnt",
        0,
        32
      ],
      [
        "sms0_cbt_not_ready_cnt",
        32,
        32
      ],
      [
        "sms1_cbt_not_ready_cnt",
        64,
        32
      ]
    ]
  },
  "pdoq_fdoq_internal_fifo_debug": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 28,
    "desc": "Fifos watermarks",
    "fields": [
      [
        "fdll_req_fifo_wmk0",
        0,
        7
      ],
      [
        "fdll_req_fifo_wmk1",
        7,
        7
      ],
      [
        "fdll_del_req_fifo_wmk",
        14,
        7
      ],
      [
        "fdll_wr_fail_req_fifo_wmk",
        21,
        7
      ]
    ]
  },
  "pdoq_fdoq_ifg_credit_debug_cfg": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 6,
    "desc": "Selector for IFG Tx buffer credit counter debug",
    "fields": [
      [
        "ifg_credit_select",
        0,
        6
      ]
    ]
  },
  "pdoq_fdoq_ifg_credit_debug": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 66,
    "desc": "Selected IFG Tx buffer credit counter debug",
    "fields": [
      [
        "ifg_credit_status",
        0,
        13
      ],
      [
        "ifg_credit_min_wmk",
        13,
        13
      ],
      [
        "ifg_credit_flow_control",
        26,
        40
      ]
    ]
  },
  "pdoq_fdoq_txpp_flow_control_debug": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 40,
    "desc": "TxPP per interface flow control sticky status",
    "fields": [
      [
        "txpp_flow_control",
        0,
        40
      ]
    ]
  },
  "pdoq_fdoq_pdif_debug_cfg": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 6,
    "desc": "Selector for PD interface fifos debug",
    "fields": [
      [
        "pdif_select",
        0,
        6
      ]
    ]
  },
  "pdoq_fdoq_pdif_status_debug": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 47,
    "desc": "Selected PDIF fifo status debug",
    "fields": [
      [
        "pdif_pd_status",
        0,
        11
      ],
      [
        "pdif_pd_wmk",
        11,
        11
      ],
      [
        "pdif_byte_wmk",
        22,
        25
      ]
    ]
  },
  "pdoq_fdoq_pdif_fc_debug": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 82,
    "desc": "PDIF flow control sticky status",
    "fields": [
      [
        "pdif_alm_full",
        0,
        42
      ],
      [
        "pdif_fc_sch",
        42,
        40
      ]
    ]
  },
  "pdoq_fdoq_total_counter_debug_cfg": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 1,
    "desc": "Selector for FDOQ total counters debug",
    "fields": [
      [
        "total_counter_select",
        0,
        1
      ]
    ]
  },
  "pdoq_fdoq_total_counter_debug": {
    "type": "register",
    "block": "pdoq_fdoq",
    "width": 40,
    "desc": "Selected total FDOQ counter debug",
    "fields": [
      [
        "total_pd_counter_wmk",
        0,
        12
      ],
      [
        "total_byte_counter_wmk",
        12,
        26
      ],
      [
        "total_counter_fc",
        38,
        2
      ]
    ]
  },
  "pdoq_fdoq_pdif_fifo": {
    "type": "memory",
    "block": "pdoq_fdoq",
    "width": 15,
    "desc": "Pdif fifo memory, stores packet size and dual PD indication. Partitioned by configuration to 41 fifos, 1 for delete and 20 fifos per each IFG.",
    "fields": [
      [
        "pdif_fifo_data",
        0,
        15
      ]
    ]
  },
  "pdoq_fdoq_pdif": {
    "type": "memory",
    "block": "pdoq_fdoq",
    "width": 193,
    "desc": "Pdif PD memory, stores the entire PD. Address is the same address as PdifFifo memory",
    "fields": [
      [
        "pdif_data",
        0,
        193
      ]
    ]
  },
  "pdoq_fdoq_pdif_em_fail": {
    "type": "memory",
    "block": "pdoq_fdoq",
    "width": 50,
    "desc": "Pdif write fail fifo, stores the PD that suffered PDOQ write fail",
    "fields": [
      [
        "packet_size",
        0,
        14
      ],
      [
        "ucdv",
        14,
        14
      ],
      [
        "packet_id",
        28,
        18
      ],
      [
        "cgm_counter_type",
        46,
        3
      ],
      [
        "dual_pd",
        49,
        1
      ]
    ]
  },
  "pdoq_fdoq_fdll_req_fifo": {
    "type": "memory",
    "block": "pdoq_fdoq",
    "width": 210,
    "desc": "FDLL request fifo per IFG - PD and controls. Stores PDs and FDs of fragments that pend FDLL buffer pointer.",
    "fields": [
      [
        "fdll_req_fifo_data",
        0,
        210
      ]
    ]
  },
  "pdoq_fdoq_fdll_del_req_fifo": {
    "type": "memory",
    "block": "pdoq_fdoq",
    "width": 53,
    "desc": "FDLL request fifo per Delete and Write fail - PD and controls. Stores PDs and FDs of fragments that pend FDLL buffer pointer.",
    "fields": [
      [
        "sop",
        0,
        1
      ],
      [
        "eop",
        1,
        1
      ],
      [
        "packet_size",
        2,
        14
      ],
      [
        "ucdv",
        16,
        14
      ],
      [
        "packet_id",
        30,
        18
      ],
      [
        "cgm_counter_type",
        48,
        3
      ],
      [
        "access_fdll",
        51,
        1
      ],
      [
        "dual_pd",
        52,
        1
      ]
    ]
  },
  "pdoq_fdoq_fdll_reply_fifo": {
    "type": "memory",
    "block": "pdoq_fdoq",
    "width": 19,
    "desc": "FDLL reply fifo - buffer pointer and found indication",
    "fields": [
      [
        "fdll_reply_fifo_data",
        0,
        19
      ]
    ]
  },
  "pdoq_fdoq_pdif_fifo_size": {
    "type": "memory",
    "block": "pdoq_fdoq",
    "width": 11,
    "desc": "Pdif fifo size configuration. 20 fifos are for each IFG and 1 fifo for delete. Summation of all fifo sizes should be equal or less than 1280.",
    "fields": [
      [
        "pdif_fifo_size_data",
        0,
        11
      ]
    ]
  },
  "pdoq_fdoq_pdif_fifo_size_start_addr": {
    "type": "memory",
    "block": "pdoq_fdoq",
    "width": 11,
    "desc": "Pdif fifo start address configuration. 20 fifos are for each IFG and 1 fifo for delete. Overlaps are not allowed, meaning, Fifo start address n + Fifo size n should be < Fifo start address n+1",
    "fields": [
      [
        "pdif_fifo_size_start_addr_data",
        0,
        11
      ]
    ]
  },
  "pdoq_fdoq_fdoq_ifg_calendar": {
    "type": "memory",
    "block": "pdoq_fdoq",
    "width": 5,
    "desc": "FDOQ interface arbiter per IFG. Work conserving RR is applied on the calendar entries. Each entry represents IFG interface. The interface may appear several times in t he calendar, depends on its speed. The calendar is configured automatically by SW based on all IFG ports",
    "fields": [
      [
        "fdoq_ifg_calendar_data",
        0,
        5
      ]
    ]
  },
  "pdoq_fdoq_pd_if_fifos_thresholds_profile": {
    "type": "memory",
    "block": "pdoq_fdoq",
    "width": 3,
    "desc": "Map IFG interface to profile for PdIfFifosThresholds",
    "fields": [
      [
        "pdif_th_profile",
        0,
        3
      ]
    ]
  },
  "pdoq_fdoq_pd_if_fifos_thresholds": {
    "type": "memory",
    "block": "pdoq_fdoq",
    "width": 36,
    "desc": "Pdif fifo thresholds, if crossed, flow control is set to TxSCH",
    "fields": [
      [
        "pdif_pds_th",
        0,
        11
      ],
      [
        "pdif_bytes_th",
        11,
        25
      ]
    ]
  },
  "pdoq_interrupt_register": {
    "type": "register",
    "block": "pdoq",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "general_interrupt_register_summary",
        1,
        1
      ]
    ]
  },
  "pdoq_mem_protect_interrupt": {
    "type": "register",
    "block": "pdoq",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "pdoq_mem_protect_interrupt_test": {
    "type": "register",
    "block": "pdoq",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "pdoq_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "pdoq",
    "width": 32,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "wrrqsn_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "wrsn_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "wrbc_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "rdrqsn_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "rdsn_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "rdbc_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "rqm_free_fifo_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "crbal_a_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "crbal_b_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "enq_qsize_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "deq_qsize_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "retrans_filter_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "oq_ifc_mapping_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "pfc_mapping_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "eligible_status_a_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "eligible_status_b_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "read_request_fifo_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "read_report_fifo_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "oq_pir_token_bucket0_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "oq_pir_token_bucket1_ecc_1b_err_interrupt_mask",
        19,
        1
      ],
      [
        "oq_pir_token_bucket_cfg0_ecc_1b_err_interrupt_mask",
        20,
        1
      ],
      [
        "oq_pir_token_bucket_cfg1_ecc_1b_err_interrupt_mask",
        21,
        1
      ],
      [
        "oqpg_cir_token_bucket0_ecc_1b_err_interrupt_mask",
        22,
        1
      ],
      [
        "oqpg_cir_token_bucket1_ecc_1b_err_interrupt_mask",
        23,
        1
      ],
      [
        "oqpg_cir_token_bucket_cfg0_ecc_1b_err_interrupt_mask",
        24,
        1
      ],
      [
        "oqpg_cir_token_bucket_cfg1_ecc_1b_err_interrupt_mask",
        25,
        1
      ],
      [
        "tpse_wfq_rr_desc0_ecc_1b_err_interrupt_mask",
        26,
        1
      ],
      [
        "tpse_wfq_rr_desc1_ecc_1b_err_interrupt_mask",
        27,
        1
      ],
      [
        "uc_mc_wfq_cfg0_ecc_1b_err_interrupt_mask",
        28,
        1
      ],
      [
        "uc_mc_wfq_cfg1_ecc_1b_err_interrupt_mask",
        29,
        1
      ],
      [
        "uc_mc_wfq_desc0_ecc_1b_err_interrupt_mask",
        30,
        1
      ],
      [
        "uc_mc_wfq_desc1_ecc_1b_err_interrupt_mask",
        31,
        1
      ]
    ]
  },
  "pdoq_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "pdoq",
    "width": 32,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "wrrqsn_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "wrsn_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "wrbc_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "rdrqsn_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "rdsn_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "rdbc_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "rqm_free_fifo_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "crbal_a_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "crbal_b_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "enq_qsize_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "deq_qsize_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "retrans_filter_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "oq_ifc_mapping_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "pfc_mapping_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "eligible_status_a_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "eligible_status_b_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "read_request_fifo_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "read_report_fifo_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "oq_pir_token_bucket0_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "oq_pir_token_bucket1_ecc_2b_err_interrupt_mask",
        19,
        1
      ],
      [
        "oq_pir_token_bucket_cfg0_ecc_2b_err_interrupt_mask",
        20,
        1
      ],
      [
        "oq_pir_token_bucket_cfg1_ecc_2b_err_interrupt_mask",
        21,
        1
      ],
      [
        "oqpg_cir_token_bucket0_ecc_2b_err_interrupt_mask",
        22,
        1
      ],
      [
        "oqpg_cir_token_bucket1_ecc_2b_err_interrupt_mask",
        23,
        1
      ],
      [
        "oqpg_cir_token_bucket_cfg0_ecc_2b_err_interrupt_mask",
        24,
        1
      ],
      [
        "oqpg_cir_token_bucket_cfg1_ecc_2b_err_interrupt_mask",
        25,
        1
      ],
      [
        "tpse_wfq_rr_desc0_ecc_2b_err_interrupt_mask",
        26,
        1
      ],
      [
        "tpse_wfq_rr_desc1_ecc_2b_err_interrupt_mask",
        27,
        1
      ],
      [
        "uc_mc_wfq_cfg0_ecc_2b_err_interrupt_mask",
        28,
        1
      ],
      [
        "uc_mc_wfq_cfg1_ecc_2b_err_interrupt_mask",
        29,
        1
      ],
      [
        "uc_mc_wfq_desc0_ecc_2b_err_interrupt_mask",
        30,
        1
      ],
      [
        "uc_mc_wfq_desc1_ecc_2b_err_interrupt_mask",
        31,
        1
      ]
    ]
  },
  "pdoq_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "pdoq",
    "width": 32,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "wrrqsn_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "wrsn_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "wrbc_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "rdrqsn_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "rdsn_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "rdbc_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "rqm_free_fifo_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "crbal_a_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "crbal_b_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "enq_qsize_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "deq_qsize_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "retrans_filter_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "oq_ifc_mapping_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "pfc_mapping_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "eligible_status_a_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "eligible_status_b_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "read_request_fifo_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "read_report_fifo_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "oq_pir_token_bucket0_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "oq_pir_token_bucket1_ecc_1b_err_initiate",
        19,
        1
      ],
      [
        "oq_pir_token_bucket_cfg0_ecc_1b_err_initiate",
        20,
        1
      ],
      [
        "oq_pir_token_bucket_cfg1_ecc_1b_err_initiate",
        21,
        1
      ],
      [
        "oqpg_cir_token_bucket0_ecc_1b_err_initiate",
        22,
        1
      ],
      [
        "oqpg_cir_token_bucket1_ecc_1b_err_initiate",
        23,
        1
      ],
      [
        "oqpg_cir_token_bucket_cfg0_ecc_1b_err_initiate",
        24,
        1
      ],
      [
        "oqpg_cir_token_bucket_cfg1_ecc_1b_err_initiate",
        25,
        1
      ],
      [
        "tpse_wfq_rr_desc0_ecc_1b_err_initiate",
        26,
        1
      ],
      [
        "tpse_wfq_rr_desc1_ecc_1b_err_initiate",
        27,
        1
      ],
      [
        "uc_mc_wfq_cfg0_ecc_1b_err_initiate",
        28,
        1
      ],
      [
        "uc_mc_wfq_cfg1_ecc_1b_err_initiate",
        29,
        1
      ],
      [
        "uc_mc_wfq_desc0_ecc_1b_err_initiate",
        30,
        1
      ],
      [
        "uc_mc_wfq_desc1_ecc_1b_err_initiate",
        31,
        1
      ]
    ]
  },
  "pdoq_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "pdoq",
    "width": 32,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "wrrqsn_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "wrsn_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "wrbc_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "rdrqsn_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "rdsn_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "rdbc_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "rqm_free_fifo_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "crbal_a_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "crbal_b_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "enq_qsize_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "deq_qsize_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "retrans_filter_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "oq_ifc_mapping_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "pfc_mapping_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "eligible_status_a_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "eligible_status_b_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "read_request_fifo_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "read_report_fifo_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "oq_pir_token_bucket0_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "oq_pir_token_bucket1_ecc_2b_err_initiate",
        19,
        1
      ],
      [
        "oq_pir_token_bucket_cfg0_ecc_2b_err_initiate",
        20,
        1
      ],
      [
        "oq_pir_token_bucket_cfg1_ecc_2b_err_initiate",
        21,
        1
      ],
      [
        "oqpg_cir_token_bucket0_ecc_2b_err_initiate",
        22,
        1
      ],
      [
        "oqpg_cir_token_bucket1_ecc_2b_err_initiate",
        23,
        1
      ],
      [
        "oqpg_cir_token_bucket_cfg0_ecc_2b_err_initiate",
        24,
        1
      ],
      [
        "oqpg_cir_token_bucket_cfg1_ecc_2b_err_initiate",
        25,
        1
      ],
      [
        "tpse_wfq_rr_desc0_ecc_2b_err_initiate",
        26,
        1
      ],
      [
        "tpse_wfq_rr_desc1_ecc_2b_err_initiate",
        27,
        1
      ],
      [
        "uc_mc_wfq_cfg0_ecc_2b_err_initiate",
        28,
        1
      ],
      [
        "uc_mc_wfq_cfg1_ecc_2b_err_initiate",
        29,
        1
      ],
      [
        "uc_mc_wfq_desc0_ecc_2b_err_initiate",
        30,
        1
      ],
      [
        "uc_mc_wfq_desc1_ecc_2b_err_initiate",
        31,
        1
      ]
    ]
  },
  "pdoq_mem_protect_err_status": {
    "type": "register",
    "block": "pdoq",
    "width": 32,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "wrrqsn_err_int",
        0,
        1
      ],
      [
        "wrsn_err_int",
        1,
        1
      ],
      [
        "wrbc_err_int",
        2,
        1
      ],
      [
        "rdrqsn_err_int",
        3,
        1
      ],
      [
        "rdsn_err_int",
        4,
        1
      ],
      [
        "rdbc_err_int",
        5,
        1
      ],
      [
        "rqm_free_fifo_err_int",
        6,
        1
      ],
      [
        "crbal_a_err_int",
        7,
        1
      ],
      [
        "crbal_b_err_int",
        8,
        1
      ],
      [
        "enq_qsize_err_int",
        9,
        1
      ],
      [
        "deq_qsize_err_int",
        10,
        1
      ],
      [
        "retrans_filter_err_int",
        11,
        1
      ],
      [
        "oq_ifc_mapping_err_int",
        12,
        1
      ],
      [
        "pfc_mapping_err_int",
        13,
        1
      ],
      [
        "eligible_status_a_err_int",
        14,
        1
      ],
      [
        "eligible_status_b_err_int",
        15,
        1
      ],
      [
        "read_request_fifo_err_int",
        16,
        1
      ],
      [
        "read_report_fifo_err_int",
        17,
        1
      ],
      [
        "oq_pir_token_bucket0_err_int",
        18,
        1
      ],
      [
        "oq_pir_token_bucket1_err_int",
        19,
        1
      ],
      [
        "oq_pir_token_bucket_cfg0_err_int",
        20,
        1
      ],
      [
        "oq_pir_token_bucket_cfg1_err_int",
        21,
        1
      ],
      [
        "oqpg_cir_token_bucket0_err_int",
        22,
        1
      ],
      [
        "oqpg_cir_token_bucket1_err_int",
        23,
        1
      ],
      [
        "oqpg_cir_token_bucket_cfg0_err_int",
        24,
        1
      ],
      [
        "oqpg_cir_token_bucket_cfg1_err_int",
        25,
        1
      ],
      [
        "tpse_wfq_rr_desc0_err_int",
        26,
        1
      ],
      [
        "tpse_wfq_rr_desc1_err_int",
        27,
        1
      ],
      [
        "uc_mc_wfq_cfg0_err_int",
        28,
        1
      ],
      [
        "uc_mc_wfq_cfg1_err_int",
        29,
        1
      ],
      [
        "uc_mc_wfq_desc0_err_int",
        30,
        1
      ],
      [
        "uc_mc_wfq_desc1_err_int",
        31,
        1
      ]
    ]
  },
  "pdoq_selected_ser_error_info": {
    "type": "register",
    "block": "pdoq",
    "width": 12,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        10
      ],
      [
        "mem_err_type",
        10,
        2
      ]
    ]
  },
  "pdoq_ser_error_debug_configuration": {
    "type": "register",
    "block": "pdoq",
    "width": 6,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        5
      ],
      [
        "reset_memory_errors",
        5,
        1
      ]
    ]
  },
  "pdoq_ecc_1b_err_debug": {
    "type": "register",
    "block": "pdoq",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "pdoq_ecc_2b_err_debug": {
    "type": "register",
    "block": "pdoq",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "pdoq_mbist_pass_status": {
    "type": "register",
    "block": "pdoq",
    "width": 76,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        76
      ]
    ]
  },
  "pdoq_mbist_fail_status": {
    "type": "register",
    "block": "pdoq",
    "width": 76,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        76
      ]
    ]
  },
  "pdoq_counter_timer": {
    "type": "register",
    "block": "pdoq",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "pdoq_counter_timer_trigger_reg": {
    "type": "register",
    "block": "pdoq",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "pdoq_memory_access_timeout": {
    "type": "register",
    "block": "pdoq",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "pdoq_broadcast_config_reg": {
    "type": "register",
    "block": "pdoq",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "pdoq_memory_prot_bypass": {
    "type": "register",
    "block": "pdoq",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "pdoq_soft_reset_configuration": {
    "type": "register",
    "block": "pdoq",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "pdoq_mbist_configuration": {
    "type": "register",
    "block": "pdoq",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "pdoq_power_down_configuration": {
    "type": "register",
    "block": "pdoq",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "pdoq_spare_reg": {
    "type": "register",
    "block": "pdoq",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "pdoq_pmro_ctrl": {
    "type": "register",
    "block": "pdoq",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "pdoq_pmro_status": {
    "type": "register",
    "block": "pdoq",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "pdoq_mirror_bus_conf_reg": {
    "type": "register",
    "block": "pdoq",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "pdoq_mirror_bus_status": {
    "type": "register",
    "block": "pdoq",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "pdoq_device_time_offset_cfg": {
    "type": "register",
    "block": "pdoq",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "pdoq_general_interrupt_register": {
    "type": "register",
    "block": "pdoq",
    "width": 1,
    "desc": "Dummy interrupt register - unused",
    "fields": [
      [
        "some_interrupt0",
        0,
        1
      ]
    ]
  },
  "pdoq_general_interrupt_register_mask": {
    "type": "register",
    "block": "pdoq",
    "width": 1,
    "desc": "This register masks GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "some_interrupt0_mask",
        0,
        1
      ]
    ]
  },
  "pdoq_general_interrupt_register_test": {
    "type": "register",
    "block": "pdoq",
    "width": 1,
    "desc": "This register tests GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "some_interrupt0_test",
        0,
        1
      ]
    ]
  },
  "pdoq_oqc_init_status": {
    "type": "register",
    "block": "pdoq",
    "width": 2,
    "desc": "Status of OQ controller initiation",
    "fields": [
      [
        "wqm_init_active",
        0,
        1
      ],
      [
        "rqm_init_active",
        1,
        1
      ]
    ]
  },
  "pdoq_fabric_link_configuration": {
    "type": "register",
    "block": "pdoq",
    "width": 18,
    "desc": "Fabric link configurations, queueing of fabric contexts and number of Time Stamp field on PLB header",
    "fields": [
      [
        "plb_uch_offset",
        0,
        3
      ],
      [
        "plb_ucl_offset",
        3,
        3
      ],
      [
        "plb_mc_offset",
        6,
        3
      ],
      [
        "send_all_ts_header_th",
        9,
        9
      ]
    ]
  },
  "pdoq_pdoq_credit_value": {
    "type": "register",
    "block": "pdoq",
    "width": 13,
    "desc": "PDOQ Transmit Scheduler credit value configuration",
    "fields": [
      [
        "credit_value",
        0,
        13
      ]
    ]
  },
  "pdoq_oq_crbal_th_configuration": {
    "type": "register",
    "block": "pdoq",
    "width": 205,
    "desc": "Per OQ profile Credit Balance configurations. There are 8 profiles should are configured per OQ rate",
    "fields": [
      [
        "max_credit_balance",
        0,
        64
      ],
      [
        "max_empty_credit_balance",
        64,
        64
      ],
      [
        "max_negative_credit_balance",
        128,
        64
      ],
      [
        "max_empty_lfsr_mask",
        192,
        13
      ]
    ]
  },
  "pdoq_dqc_general_configuration": {
    "type": "register",
    "block": "pdoq",
    "width": 67,
    "desc": "Dequeue controller general configuration, see fields description",
    "fields": [
      [
        "slice_mode",
        0,
        4
      ],
      [
        "retransmit_delay",
        4,
        13
      ],
      [
        "all_credit_elig",
        17,
        1
      ],
      [
        "slow_read_request_th",
        18,
        4
      ],
      [
        "delete_pdif_th",
        22,
        9
      ],
      [
        "lc_compensation_map",
        31,
        36
      ]
    ]
  },
  "pdoq_dqc_eligible_arbiter": {
    "type": "register",
    "block": "pdoq",
    "width": 45,
    "desc": "Define weights of WFQ between delete and non delete and delete SP thresholds at the Eligible list arbitration",
    "fields": [
      [
        "elig_arb_non_delete_sp_en",
        0,
        1
      ],
      [
        "elig_arb_delete_weight",
        1,
        6
      ],
      [
        "elig_arb_non_delete_weight",
        7,
        6
      ],
      [
        "elig_arb_delete_sp_pd_th",
        13,
        15
      ],
      [
        "elig_arb_delete_sp_buffer_th",
        28,
        17
      ]
    ]
  },
  "pdoq_pfc_polarity_configuration": {
    "type": "register",
    "block": "pdoq",
    "width": 1,
    "desc": "PFC polarity received from IFG",
    "fields": [
      [
        "pfc_polarity",
        0,
        1
      ]
    ]
  },
  "pdoq_mark_counter_reg": {
    "type": "register",
    "block": "pdoq",
    "width": 16,
    "desc": "FCN marking counter - 4 instrumentation counters. 1 of the 4 counters is chosen by profile set in OqIfcMapping table",
    "fields": [
      [
        "mark_counter",
        0,
        16
      ]
    ]
  },
  "pdoq_tpse_shaper_configuration": {
    "type": "register",
    "block": "pdoq",
    "width": 70,
    "desc": "TPSE shaper total parameters",
    "fields": [
      [
        "tpse_pir_shaper_rate",
        0,
        24
      ],
      [
        "tpse_pir_shaper_max_bucket",
        24,
        8
      ],
      [
        "tpse_pir_shaper_incr_value",
        32,
        3
      ],
      [
        "tpse_cir_shaper_rate",
        35,
        24
      ],
      [
        "tpse_cir_shaper_max_bucket",
        59,
        8
      ],
      [
        "tpse_cir_shaper_incr_value",
        67,
        3
      ]
    ]
  },
  "pdoq_tpse_oqpg_mapping_configuration": {
    "type": "register",
    "block": "pdoq",
    "width": 340,
    "desc": "OQ to OQPG mapping in TPSE scheduling node",
    "fields": [
      [
        "tpse_oqpg_map",
        0,
        340
      ]
    ]
  },
  "pdoq_tpse_general_configuration": {
    "type": "register",
    "block": "pdoq",
    "width": 40,
    "desc": "Defines TPSE configurations and scheduling scheme",
    "fields": [
      [
        "tpse_priority_propagation",
        0,
        20
      ],
      [
        "tpse_priority_type",
        20,
        20
      ]
    ]
  },
  "pdoq_tpse_cir_shaper_init": {
    "type": "register",
    "block": "pdoq",
    "width": 1,
    "desc": "Manual shaper initiation, can be used when TxSCH is idle",
    "fields": [
      [
        "tpse_cir_shaper_init_done",
        0,
        1
      ]
    ]
  },
  "pdoq_tpse_pir_shaper_init": {
    "type": "register",
    "block": "pdoq",
    "width": 1,
    "desc": "Manual shaper initiation, can be used when TxSCH is idle",
    "fields": [
      [
        "tpse_pir_shaper_init_done",
        0,
        1
      ]
    ]
  },
  "pdoq_ifse_general_configuration": {
    "type": "register",
    "block": "pdoq",
    "width": 144,
    "desc": "Defines IFSE configurations and scheduling scheme",
    "fields": [
      [
        "ifg_credit_generator_rate",
        0,
        18
      ],
      [
        "ifg_credit_generator_max_bucket",
        18,
        6
      ],
      [
        "tpse2ifc_map",
        24,
        100
      ],
      [
        "ifse_eir_shaper_mode",
        124,
        20
      ]
    ]
  },
  "pdoq_ifse_wfq_cir_weights": {
    "type": "register",
    "block": "pdoq",
    "width": 6,
    "desc": "Defines IFSE CIR WFQ weights",
    "fields": [
      [
        "ifse_wfq_cir_weight",
        0,
        6
      ]
    ]
  },
  "pdoq_ifse_wfq_eir_weights": {
    "type": "register",
    "block": "pdoq",
    "width": 6,
    "desc": "Defines IFSE EIR WFQ weights",
    "fields": [
      [
        "ifse_wfq_eir_weight",
        0,
        6
      ]
    ]
  },
  "pdoq_ifse_cir_shaper_rate_configuration": {
    "type": "register",
    "block": "pdoq",
    "width": 18,
    "desc": "IFSE CIR shaper rate parameters",
    "fields": [
      [
        "ifse_cir_shaper_rate",
        0,
        18
      ]
    ]
  },
  "pdoq_ifse_cir_shaper_max_bucket_configuration": {
    "type": "register",
    "block": "pdoq",
    "width": 8,
    "desc": "IFSE CIR shaper max bucket parameters",
    "fields": [
      [
        "ifse_cir_shaper_max_bucket",
        0,
        8
      ]
    ]
  },
  "pdoq_ifse_pir_shaper_configuration": {
    "type": "register",
    "block": "pdoq",
    "width": 18,
    "desc": "IFSE PIR shaper parameters",
    "fields": [
      [
        "ifse_pir_shaper_rate",
        0,
        18
      ]
    ]
  },
  "pdoq_ifse_pir_shaper_max_bucket_configuration": {
    "type": "register",
    "block": "pdoq",
    "width": 8,
    "desc": "IFSE PIR shaper max bucket parameters",
    "fields": [
      [
        "ifse_pir_shaper_max_bucket",
        0,
        8
      ]
    ]
  },
  "pdoq_internal_fifo_alm_full": {
    "type": "register",
    "block": "pdoq",
    "width": 47,
    "desc": "Internal PDOQ fifos size settings. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "rqm2em_alm_full_cfg",
        0,
        6
      ],
      [
        "crbal_fifo_alm_full",
        6,
        5
      ],
      [
        "deq_per_ifg_fifo_alm_full",
        11,
        4
      ],
      [
        "credit_grant_alm_full",
        15,
        3
      ],
      [
        "read_req_alm_full",
        18,
        4
      ],
      [
        "read_report_alm_full",
        22,
        5
      ],
      [
        "rqm_rd_req_alm_full_cfg",
        27,
        5
      ],
      [
        "rqm_deq_req_alm_full_cfg",
        32,
        5
      ],
      [
        "rqm_del_deq_alm_full_cfg",
        37,
        4
      ],
      [
        "wqm_input_alm_full_cfg",
        41,
        1
      ],
      [
        "wqm_cbt_alm_full_cfg",
        42,
        5
      ]
    ]
  },
  "pdoq_inst_max_queues": {
    "type": "register",
    "block": "pdoq",
    "width": 144,
    "desc": "4 OQs with instantaneous max Q byte size",
    "fields": [
      [
        "inst_max_queue0",
        0,
        10
      ],
      [
        "inst_max_size0",
        10,
        26
      ],
      [
        "inst_max_queue1",
        36,
        10
      ],
      [
        "inst_max_size1",
        46,
        26
      ],
      [
        "inst_max_queue2",
        72,
        10
      ],
      [
        "inst_max_size2",
        82,
        26
      ],
      [
        "inst_max_queue3",
        108,
        10
      ],
      [
        "inst_max_size3",
        118,
        26
      ]
    ]
  },
  "pdoq_max_queue_size_status": {
    "type": "register",
    "block": "pdoq",
    "width": 36,
    "desc": "Max watermark of OQ byte size",
    "fields": [
      [
        "max_queue_size",
        0,
        26
      ],
      [
        "max_queue_number",
        26,
        10
      ]
    ]
  },
  "pdoq_max_delete_queue_size_status": {
    "type": "register",
    "block": "pdoq",
    "width": 26,
    "desc": "Max watermark of delete OQ byte size",
    "fields": [
      [
        "max_delete_queue_size",
        0,
        26
      ]
    ]
  },
  "pdoq_rebound_counters": {
    "type": "register",
    "block": "pdoq",
    "width": 48,
    "desc": "Counters for TxSCH credit rebound per hierarchy",
    "fields": [
      [
        "tpse_rebound_cnt",
        0,
        16
      ],
      [
        "uc_mc_rebound_cnt",
        16,
        16
      ],
      [
        "credit_return_cnt",
        32,
        16
      ]
    ]
  },
  "pdoq_tpse_debug": {
    "type": "register",
    "block": "pdoq",
    "width": 42,
    "desc": "TPSE request state debug - sticky status",
    "fields": [
      [
        "tpse_cir_request_state",
        0,
        21
      ],
      [
        "tpse_eir_request_state",
        21,
        21
      ]
    ]
  },
  "pdoq_lost_credit_counter": {
    "type": "register",
    "block": "pdoq",
    "width": 8,
    "desc": "Lost credits counters in TxSCH - can be caused by too much rebounds",
    "fields": [
      [
        "tpse_lost_credit_cnt",
        0,
        8
      ]
    ]
  },
  "pdoq_internal_fifo_debug": {
    "type": "register",
    "block": "pdoq",
    "width": 42,
    "desc": "Internal design fifos debug indications",
    "fields": [
      [
        "crbal_fifo_ovf",
        0,
        1
      ],
      [
        "crbal_fifo_unf",
        1,
        1
      ],
      [
        "crbal_fifo_wmk",
        2,
        6
      ],
      [
        "read_req_fifo_ovf",
        8,
        1
      ],
      [
        "read_req_fifo_unf",
        9,
        1
      ],
      [
        "read_req_fifo_wmk",
        10,
        9
      ],
      [
        "read_report_fifo_ovf",
        19,
        1
      ],
      [
        "read_report_fifo_wmk",
        20,
        5
      ],
      [
        "read_report_fifo_not_ready_cnt",
        25,
        16
      ],
      [
        "rqm_delete_fifo_full",
        41,
        1
      ]
    ]
  },
  "pdoq_eligible_debug_cfg": {
    "type": "register",
    "block": "pdoq",
    "width": 3,
    "desc": "Selector for Eligible list debug status register",
    "fields": [
      [
        "eligible_status_select",
        0,
        3
      ]
    ]
  },
  "pdoq_eligible_debug": {
    "type": "register",
    "block": "pdoq",
    "width": 64,
    "desc": "Eligible list debug data. Valid only for 256 Oqs per IFG instead of 320 OQs",
    "fields": [
      [
        "eligible_status",
        0,
        32
      ],
      [
        "eligible_event",
        32,
        32
      ]
    ]
  },
  "pdoq_pfc_debug_cfg": {
    "type": "register",
    "block": "pdoq",
    "width": 4,
    "desc": "Selector for PFC debug status register",
    "fields": [
      [
        "pfc_status_select",
        0,
        4
      ]
    ]
  },
  "pdoq_pfc_debug": {
    "type": "register",
    "block": "pdoq",
    "width": 32,
    "desc": "PFC debug data",
    "fields": [
      [
        "pfc_status",
        0,
        32
      ]
    ]
  },
  "pdoq_retransmit_filter_debug": {
    "type": "register",
    "block": "pdoq",
    "width": 108,
    "desc": "Retransmit filter debug indications",
    "fields": [
      [
        "retransmit_not_found_cnt",
        0,
        16
      ],
      [
        "retransmit_write_fail_cnt",
        16,
        16
      ],
      [
        "retransmit_crbal_cnt",
        32,
        16
      ],
      [
        "retransmit_filtered_cnt",
        48,
        16
      ],
      [
        "retransmit_last_event",
        64,
        1
      ],
      [
        "retransmit_last_queue",
        65,
        10
      ],
      [
        "retransmit_last_reason",
        75,
        1
      ],
      [
        "retransmit_duration_cnt",
        76,
        16
      ],
      [
        "retransmit_duration_del_cnt",
        92,
        16
      ]
    ]
  },
  "pdoq_active_queues_debug": {
    "type": "register",
    "block": "pdoq",
    "width": 20,
    "desc": "Number of active queues debug. Non-functional debug feature - don\ufffdt use it",
    "fields": [
      [
        "num_active_queues_status",
        0,
        10
      ],
      [
        "num_active_queues_wmk",
        10,
        10
      ]
    ]
  },
  "pdoq_wrrqsn": {
    "type": "memory",
    "block": "pdoq",
    "width": 15,
    "desc": "Write request sequence number, entry per queue. Each entry is initialized to the entry number (in order to prevent pressure on the first exact-match core). The sequence number is incremented by the write-queue-manager (RMW) every enqueue-command, R+W (Two ports) memory.",
    "fields": [
      [
        "wrrqsn_data",
        0,
        15
      ]
    ]
  },
  "pdoq_wrsn": {
    "type": "memory",
    "block": "pdoq",
    "width": 15,
    "desc": "Write sequence number, entry per queue, each entry is initialized to the entry number.  The sequence number increments every write report (read-increment-write) and read every De-queue command, 2R+W memory. ",
    "fields": [
      [
        "wrsn_data",
        0,
        15
      ]
    ]
  },
  "pdoq_wrbc": {
    "type": "memory",
    "block": "pdoq",
    "width": 43,
    "desc": "Write bytes and buffers count, entry per queue, initialized to 0.  The write bytes and buffers count is incremented (RMW) in packet size every write-report and read every dequeue-command, 2R+W memory.",
    "fields": [
      [
        "wrbc_data",
        0,
        26
      ],
      [
        "wrbuff_data",
        26,
        17
      ]
    ]
  },
  "pdoq_rdrqsn": {
    "type": "memory",
    "block": "pdoq",
    "width": 15,
    "desc": "Read request sequence number, entry per queue, each entry is initialized to the entry number. The sequence number is incremented (RMW) every read-request command and written to an old sequence number value in case the ICS asks for retransmit (on dequeue-command).",
    "fields": [
      [
        "rdrqsn_data",
        0,
        15
      ]
    ]
  },
  "pdoq_rdsn": {
    "type": "memory",
    "block": "pdoq",
    "width": 15,
    "desc": "Read sequence number, entry per queue, each entry is initialized to the entry number.  The sequence number is incremented every dequeue-command from the ICS and read every enqueue-command by the write-queue-manager. ",
    "fields": [
      [
        "rdsn_data",
        0,
        15
      ]
    ]
  },
  "pdoq_rdbc": {
    "type": "memory",
    "block": "pdoq",
    "width": 43,
    "desc": "Read bytes count, entry per queue, initialized to 0. The read bytes count is incremented (RMW) with the packet size every dequeue-command from the ICS, and read every enqueue-command, 2R+W memory.",
    "fields": [
      [
        "rdbc_data",
        0,
        26
      ],
      [
        "rdbuff_data",
        26,
        17
      ]
    ]
  },
  "pdoq_rqm_free_fifo": {
    "type": "memory",
    "block": "pdoq",
    "width": 28,
    "desc": "Fifo for requests of EM entries release after the packet was read",
    "fields": [
      [
        "rqm_fifo_dat_bank",
        0,
        4
      ],
      [
        "rqm_fifo_dat_idx",
        4,
        13
      ],
      [
        "rqm_fifo_dat_buf",
        17,
        11
      ]
    ]
  },
  "pdoq_crbal_a": {
    "type": "memory",
    "block": "pdoq",
    "width": 16,
    "desc": "Credit balance memory for IFG0 queues. The credit balance is increased every credit grant, and decreased every successful deq",
    "fields": [
      [
        "credit_balance_a_data",
        0,
        16
      ]
    ]
  },
  "pdoq_crbal_b": {
    "type": "memory",
    "block": "pdoq",
    "width": 16,
    "desc": "Credit balance memory for IFG1 queues. The credit balance is increased every credit grant, and decreased every successful deq",
    "fields": [
      [
        "credit_balance_b_data",
        0,
        16
      ]
    ]
  },
  "pdoq_enq_qsize": {
    "type": "memory",
    "block": "pdoq",
    "width": 26,
    "desc": "Queue byte size memory of ENQ reports. Used by DEQ controller for comparing to credit balance.",
    "fields": [
      [
        "enq_qsize_data",
        0,
        26
      ]
    ]
  },
  "pdoq_deq_qsize": {
    "type": "memory",
    "block": "pdoq",
    "width": 26,
    "desc": "Queue byte size memory of DEQ reports. Used by DEQ controller for comparing to credit balance.",
    "fields": [
      [
        "deq_qsize_data",
        0,
        26
      ]
    ]
  },
  "pdoq_retrans_filter": {
    "type": "memory",
    "block": "pdoq",
    "width": 16,
    "desc": "Retransmit filter - stores last PD SN per Queue, and filter status",
    "fields": [
      [
        "filter_active",
        0,
        1
      ],
      [
        "filtered_sn",
        1,
        15
      ]
    ]
  },
  "pdoq_oq_ifc_mapping": {
    "type": "memory",
    "block": "pdoq",
    "width": 15,
    "desc": "OQ Map Data. Accessed by OQ pair. Stores Destination physical interface (IFG port), TxPPMapData (by default OQ number per IFG) and FCN profile for accounting in MarkCounterReg",
    "fields": [
      [
        "dest_pif",
        0,
        5
      ],
      [
        "txpp_map_data",
        5,
        8
      ],
      [
        "fcn_profile",
        13,
        2
      ]
    ]
  },
  "pdoq_oq_profile": {
    "type": "memory",
    "block": "pdoq",
    "width": 3,
    "desc": "Per OQ pair profile, used by Dequeue controller for Credit Balance thresholds",
    "fields": [
      [
        "oq_profile_data",
        0,
        3
      ]
    ]
  },
  "pdoq_pfc_mapping": {
    "type": "memory",
    "block": "pdoq",
    "width": 68,
    "desc": "PFC mapping configuration. Address is (ifg 1b, port 5b, priority 3b) / 4. Each entry holds 4 logical entries. Each logical entry represents mapping to OQ number and 8b bitmap that allows the OQ to affect up to 8 neighbor OQ - OQ+1, \ufffd , OQ+7",
    "fields": [
      [
        "pfc_oq_number",
        0,
        36
      ],
      [
        "pfc_tc_map",
        36,
        32
      ]
    ]
  },
  "pdoq_fcn": {
    "type": "memory",
    "block": "pdoq",
    "width": 16,
    "desc": "Stores FCN marking data received from TxCGM per OQ",
    "fields": [
      [
        "fcn_data",
        0,
        16
      ]
    ]
  },
  "pdoq_fcn_oqg": {
    "type": "memory",
    "block": "pdoq",
    "width": 1,
    "desc": "Stores FCN marking data received from TxCGM per OQG",
    "fields": [
      [
        "fcn_oqg_data",
        0,
        1
      ]
    ]
  },
  "pdoq_eligible_status_a": {
    "type": "memory",
    "block": "pdoq",
    "width": 16,
    "desc": "Store number of inflight PDs and PD size per Q for eligible list use, IFG0 queues",
    "fields": [
      [
        "inflight_counter",
        0,
        8
      ],
      [
        "pd_qsize",
        8,
        8
      ]
    ]
  },
  "pdoq_eligible_status_b": {
    "type": "memory",
    "block": "pdoq",
    "width": 16,
    "desc": "Store number of inflight PDs and PD size per Q for eligible list use, IFG1 queues",
    "fields": [
      [
        "inflight_counter",
        0,
        8
      ],
      [
        "pd_qsize",
        8,
        8
      ]
    ]
  },
  "pdoq_read_request_fifo": {
    "type": "memory",
    "block": "pdoq",
    "width": 10,
    "desc": "Fifo for OQ number pending read report of the database",
    "fields": [
      [
        "read_request_qnum",
        0,
        10
      ]
    ]
  },
  "pdoq_read_report_fifo": {
    "type": "memory",
    "block": "pdoq",
    "width": 176,
    "desc": "Fifo for read report data received from the database",
    "fields": [
      [
        "read_report_pd",
        0,
        136
      ],
      [
        "read_report_sn",
        136,
        15
      ],
      [
        "read_report_index",
        151,
        13
      ],
      [
        "read_report_ptr",
        164,
        11
      ],
      [
        "read_report_found",
        175,
        1
      ]
    ]
  },
  "pdoq_read_rate_limiter": {
    "type": "memory",
    "block": "pdoq",
    "width": 7,
    "desc": "Packet rate limitation for Read access to the database. Avoids packet burst for slow interfaces.",
    "fields": [
      [
        "read_rate_limiter_data",
        0,
        7
      ]
    ]
  },
  "pdoq_oqg_to_link_map": {
    "type": "memory",
    "block": "pdoq",
    "width": 5,
    "desc": "Maps OQG to Fabric Link 0..18, used by logic that stores last fabric Time Stamp per fabric link x  context",
    "fields": [
      [
        "oqg_to_link_mapdata",
        0,
        5
      ]
    ]
  },
  "pdoq_oq_pir_token_bucket": {
    "type": "memory",
    "block": "pdoq",
    "width": 10,
    "desc": "Value of the token bucket shaper, entry per OQ",
    "fields": [
      [
        "oq_pir_token_bucket_value",
        0,
        10
      ]
    ]
  },
  "pdoq_oq_pir_token_bucket_cfg": {
    "type": "memory",
    "block": "pdoq",
    "width": 19,
    "desc": "Token Bucket Configuration - defines ratio of TpsePirShaperRate that will be allocated to each OQ PIR. Ratio configuration = Sum(RateMantissa[i]*(1/2^((i+1) << RateExponent)",
    "fields": [
      [
        "oq_pir_rate_mantissa",
        0,
        5
      ],
      [
        "oq_pir_rate_exponent",
        5,
        5
      ],
      [
        "oq_pir_max_bucket_value",
        10,
        9
      ]
    ]
  },
  "pdoq_oq_pir_token_bucket_link_list": {
    "type": "memory",
    "block": "pdoq",
    "width": 8,
    "desc": "Token Bucket Linked List used for OQ PIR shaper, entry per OQ",
    "fields": [
      [
        "oq_pir_tb_link_pointer",
        0,
        8
      ]
    ]
  },
  "pdoq_oqpg_cir_token_bucket": {
    "type": "memory",
    "block": "pdoq",
    "width": 10,
    "desc": "Value of the token bucket shaper, entry per OQPG",
    "fields": [
      [
        "oqpg_cir_token_bucket_value",
        0,
        10
      ]
    ]
  },
  "pdoq_oqpg_cir_token_bucket_cfg": {
    "type": "memory",
    "block": "pdoq",
    "width": 19,
    "desc": "Token Bucket Configuration - defines ratio of TpseCirShaperRate that will be allocated to each OQPG CIR. Ratio configuration = Sum(RateMantissa[i]*(1/2^((i+1) << RateExponent)",
    "fields": [
      [
        "oqpg_cir_rate_mantissa",
        0,
        5
      ],
      [
        "oqpg_cir_rate_exponent",
        5,
        5
      ],
      [
        "oqpg_cir_max_bucket_value",
        10,
        9
      ]
    ]
  },
  "pdoq_oqpg_cir_token_bucket_link_list": {
    "type": "memory",
    "block": "pdoq",
    "width": 8,
    "desc": "Token Bucket Linked List used for OQPG CIR shaper, entry per OQPG",
    "fields": [
      [
        "oqpg_cir_tb_link_pointer",
        0,
        8
      ]
    ]
  },
  "pdoq_tpse_wfq_cfg": {
    "type": "memory",
    "block": "pdoq",
    "width": 48,
    "desc": "Definition of WFQ weights of TPSEs, allowed values are 1-63",
    "fields": [
      [
        "tpse_wfq_weight0",
        0,
        6
      ],
      [
        "tpse_wfq_weight1",
        6,
        6
      ],
      [
        "tpse_wfq_weight2",
        12,
        6
      ],
      [
        "tpse_wfq_weight3",
        18,
        6
      ],
      [
        "tpse_wfq_weight4",
        24,
        6
      ],
      [
        "tpse_wfq_weight5",
        30,
        6
      ],
      [
        "tpse_wfq_weight6",
        36,
        6
      ],
      [
        "tpse_wfq_weight7",
        42,
        6
      ]
    ]
  },
  "pdoq_tpse_wfq_rr_desc": {
    "type": "memory",
    "block": "pdoq",
    "width": 72,
    "desc": "Internal TPSE WFQ and RR descriptors",
    "fields": [
      [
        "tpse_wfq_priority0",
        0,
        8
      ],
      [
        "tpse_wfq_priority1",
        8,
        8
      ],
      [
        "tpse_wfq_priority2",
        16,
        8
      ],
      [
        "tpse_wfq_priority3",
        24,
        8
      ],
      [
        "tpse_wfq_priority4",
        32,
        8
      ],
      [
        "tpse_wfq_priority5",
        40,
        8
      ],
      [
        "tpse_wfq_priority6",
        48,
        8
      ],
      [
        "tpse_wfq_priority7",
        56,
        8
      ],
      [
        "tpse_rr_last_state",
        64,
        8
      ]
    ]
  },
  "pdoq_uc_mc_wfq_cfg": {
    "type": "memory",
    "block": "pdoq",
    "width": 12,
    "desc": "Definition of WFQ weights of UC MC Q pair, allowed values are 1-63",
    "fields": [
      [
        "uc_wfq_weight",
        0,
        6
      ],
      [
        "mc_wfq_weight",
        6,
        6
      ]
    ]
  },
  "pdoq_uc_mc_wfq_desc": {
    "type": "memory",
    "block": "pdoq",
    "width": 16,
    "desc": "Internal UC MC WFQ descriptor",
    "fields": [
      [
        "uc_wfq_priority",
        0,
        8
      ],
      [
        "mc_wfq_priority",
        8,
        8
      ]
    ]
  },
  "pdoq_shared_mem_interrupt_register": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 4,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "pdoq_slice_interrupts_summary",
        1,
        1
      ],
      [
        "fdoq_slice_interrupts_summary",
        2,
        1
      ],
      [
        "empd_interrupts_summary",
        3,
        1
      ]
    ]
  },
  "pdoq_shared_mem_mem_protect_interrupt": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "pdoq_shared_mem_mem_protect_interrupt_test": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "pdoq_shared_mem_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 29,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "wr_req_fifo0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "wr_req_fifo1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "wr_req_fifo2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "wr_req_fifo3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "wr_req_fifo4_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "wr_req_fifo5_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "rd_req_fifo0_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "rd_req_fifo1_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "rd_req_fifo2_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "rd_req_fifo3_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "rd_req_fifo4_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "rd_req_fifo5_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "rd_result_fifo0_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "rd_result_fifo1_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "rd_result_fifo2_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "rd_result_fifo3_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "rd_result_fifo4_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "rd_result_fifo5_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "pre_shr_wr_fifo0_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "pre_shr_wr_fifo1_ecc_1b_err_interrupt_mask",
        19,
        1
      ],
      [
        "pre_shr_wr_fifo2_ecc_1b_err_interrupt_mask",
        20,
        1
      ],
      [
        "pre_shr_wr_fifo3_ecc_1b_err_interrupt_mask",
        21,
        1
      ],
      [
        "pre_shr_wr_fifo4_ecc_1b_err_interrupt_mask",
        22,
        1
      ],
      [
        "pre_shr_wr_fifo5_ecc_1b_err_interrupt_mask",
        23,
        1
      ],
      [
        "dram_fdll_req_fifo_ecc_1b_err_interrupt_mask",
        24,
        1
      ],
      [
        "dram_delete_fdll_req_fifo_ecc_1b_err_interrupt_mask",
        25,
        1
      ],
      [
        "dram_fdll_reply_fifo_ecc_1b_err_interrupt_mask",
        26,
        1
      ],
      [
        "dram_delete_fdll_reply_fifo_ecc_1b_err_interrupt_mask",
        27,
        1
      ],
      [
        "dpd_fifo_ecc_1b_err_interrupt_mask",
        28,
        1
      ]
    ]
  },
  "pdoq_shared_mem_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 29,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "wr_req_fifo0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "wr_req_fifo1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "wr_req_fifo2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "wr_req_fifo3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "wr_req_fifo4_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "wr_req_fifo5_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "rd_req_fifo0_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "rd_req_fifo1_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "rd_req_fifo2_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "rd_req_fifo3_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "rd_req_fifo4_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "rd_req_fifo5_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "rd_result_fifo0_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "rd_result_fifo1_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "rd_result_fifo2_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "rd_result_fifo3_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "rd_result_fifo4_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "rd_result_fifo5_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "pre_shr_wr_fifo0_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "pre_shr_wr_fifo1_ecc_2b_err_interrupt_mask",
        19,
        1
      ],
      [
        "pre_shr_wr_fifo2_ecc_2b_err_interrupt_mask",
        20,
        1
      ],
      [
        "pre_shr_wr_fifo3_ecc_2b_err_interrupt_mask",
        21,
        1
      ],
      [
        "pre_shr_wr_fifo4_ecc_2b_err_interrupt_mask",
        22,
        1
      ],
      [
        "pre_shr_wr_fifo5_ecc_2b_err_interrupt_mask",
        23,
        1
      ],
      [
        "dram_fdll_req_fifo_ecc_2b_err_interrupt_mask",
        24,
        1
      ],
      [
        "dram_delete_fdll_req_fifo_ecc_2b_err_interrupt_mask",
        25,
        1
      ],
      [
        "dram_fdll_reply_fifo_ecc_2b_err_interrupt_mask",
        26,
        1
      ],
      [
        "dram_delete_fdll_reply_fifo_ecc_2b_err_interrupt_mask",
        27,
        1
      ],
      [
        "dpd_fifo_ecc_2b_err_interrupt_mask",
        28,
        1
      ]
    ]
  },
  "pdoq_shared_mem_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 29,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "wr_req_fifo0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "wr_req_fifo1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "wr_req_fifo2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "wr_req_fifo3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "wr_req_fifo4_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "wr_req_fifo5_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "rd_req_fifo0_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "rd_req_fifo1_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "rd_req_fifo2_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "rd_req_fifo3_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "rd_req_fifo4_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "rd_req_fifo5_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "rd_result_fifo0_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "rd_result_fifo1_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "rd_result_fifo2_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "rd_result_fifo3_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "rd_result_fifo4_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "rd_result_fifo5_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "pre_shr_wr_fifo0_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "pre_shr_wr_fifo1_ecc_1b_err_initiate",
        19,
        1
      ],
      [
        "pre_shr_wr_fifo2_ecc_1b_err_initiate",
        20,
        1
      ],
      [
        "pre_shr_wr_fifo3_ecc_1b_err_initiate",
        21,
        1
      ],
      [
        "pre_shr_wr_fifo4_ecc_1b_err_initiate",
        22,
        1
      ],
      [
        "pre_shr_wr_fifo5_ecc_1b_err_initiate",
        23,
        1
      ],
      [
        "dram_fdll_req_fifo_ecc_1b_err_initiate",
        24,
        1
      ],
      [
        "dram_delete_fdll_req_fifo_ecc_1b_err_initiate",
        25,
        1
      ],
      [
        "dram_fdll_reply_fifo_ecc_1b_err_initiate",
        26,
        1
      ],
      [
        "dram_delete_fdll_reply_fifo_ecc_1b_err_initiate",
        27,
        1
      ],
      [
        "dpd_fifo_ecc_1b_err_initiate",
        28,
        1
      ]
    ]
  },
  "pdoq_shared_mem_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 29,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "wr_req_fifo0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "wr_req_fifo1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "wr_req_fifo2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "wr_req_fifo3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "wr_req_fifo4_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "wr_req_fifo5_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "rd_req_fifo0_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "rd_req_fifo1_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "rd_req_fifo2_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "rd_req_fifo3_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "rd_req_fifo4_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "rd_req_fifo5_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "rd_result_fifo0_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "rd_result_fifo1_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "rd_result_fifo2_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "rd_result_fifo3_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "rd_result_fifo4_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "rd_result_fifo5_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "pre_shr_wr_fifo0_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "pre_shr_wr_fifo1_ecc_2b_err_initiate",
        19,
        1
      ],
      [
        "pre_shr_wr_fifo2_ecc_2b_err_initiate",
        20,
        1
      ],
      [
        "pre_shr_wr_fifo3_ecc_2b_err_initiate",
        21,
        1
      ],
      [
        "pre_shr_wr_fifo4_ecc_2b_err_initiate",
        22,
        1
      ],
      [
        "pre_shr_wr_fifo5_ecc_2b_err_initiate",
        23,
        1
      ],
      [
        "dram_fdll_req_fifo_ecc_2b_err_initiate",
        24,
        1
      ],
      [
        "dram_delete_fdll_req_fifo_ecc_2b_err_initiate",
        25,
        1
      ],
      [
        "dram_fdll_reply_fifo_ecc_2b_err_initiate",
        26,
        1
      ],
      [
        "dram_delete_fdll_reply_fifo_ecc_2b_err_initiate",
        27,
        1
      ],
      [
        "dpd_fifo_ecc_2b_err_initiate",
        28,
        1
      ]
    ]
  },
  "pdoq_shared_mem_mem_protect_err_status": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 29,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "wr_req_fifo0_err_int",
        0,
        1
      ],
      [
        "wr_req_fifo1_err_int",
        1,
        1
      ],
      [
        "wr_req_fifo2_err_int",
        2,
        1
      ],
      [
        "wr_req_fifo3_err_int",
        3,
        1
      ],
      [
        "wr_req_fifo4_err_int",
        4,
        1
      ],
      [
        "wr_req_fifo5_err_int",
        5,
        1
      ],
      [
        "rd_req_fifo0_err_int",
        6,
        1
      ],
      [
        "rd_req_fifo1_err_int",
        7,
        1
      ],
      [
        "rd_req_fifo2_err_int",
        8,
        1
      ],
      [
        "rd_req_fifo3_err_int",
        9,
        1
      ],
      [
        "rd_req_fifo4_err_int",
        10,
        1
      ],
      [
        "rd_req_fifo5_err_int",
        11,
        1
      ],
      [
        "rd_result_fifo0_err_int",
        12,
        1
      ],
      [
        "rd_result_fifo1_err_int",
        13,
        1
      ],
      [
        "rd_result_fifo2_err_int",
        14,
        1
      ],
      [
        "rd_result_fifo3_err_int",
        15,
        1
      ],
      [
        "rd_result_fifo4_err_int",
        16,
        1
      ],
      [
        "rd_result_fifo5_err_int",
        17,
        1
      ],
      [
        "pre_shr_wr_fifo0_err_int",
        18,
        1
      ],
      [
        "pre_shr_wr_fifo1_err_int",
        19,
        1
      ],
      [
        "pre_shr_wr_fifo2_err_int",
        20,
        1
      ],
      [
        "pre_shr_wr_fifo3_err_int",
        21,
        1
      ],
      [
        "pre_shr_wr_fifo4_err_int",
        22,
        1
      ],
      [
        "pre_shr_wr_fifo5_err_int",
        23,
        1
      ],
      [
        "dram_fdll_req_fifo_err_int",
        24,
        1
      ],
      [
        "dram_delete_fdll_req_fifo_err_int",
        25,
        1
      ],
      [
        "dram_fdll_reply_fifo_err_int",
        26,
        1
      ],
      [
        "dram_delete_fdll_reply_fifo_err_int",
        27,
        1
      ],
      [
        "dpd_fifo_err_int",
        28,
        1
      ]
    ]
  },
  "pdoq_shared_mem_selected_ser_error_info": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 10,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        8
      ],
      [
        "mem_err_type",
        8,
        2
      ]
    ]
  },
  "pdoq_shared_mem_ser_error_debug_configuration": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 6,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        5
      ],
      [
        "reset_memory_errors",
        5,
        1
      ]
    ]
  },
  "pdoq_shared_mem_ecc_1b_err_debug": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "pdoq_shared_mem_ecc_2b_err_debug": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "pdoq_shared_mem_mbist_pass_status": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 80,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        80
      ]
    ]
  },
  "pdoq_shared_mem_mbist_fail_status": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 80,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        80
      ]
    ]
  },
  "pdoq_shared_mem_counter_timer": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "pdoq_shared_mem_counter_timer_trigger_reg": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "pdoq_shared_mem_memory_access_timeout": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "pdoq_shared_mem_broadcast_config_reg": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "pdoq_shared_mem_memory_prot_bypass": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "pdoq_shared_mem_soft_reset_configuration": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "pdoq_shared_mem_mbist_configuration": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "pdoq_shared_mem_power_down_configuration": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "pdoq_shared_mem_spare_reg": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "pdoq_shared_mem_pmro_ctrl": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "pdoq_shared_mem_pmro_status": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "pdoq_shared_mem_mirror_bus_conf_reg": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "pdoq_shared_mem_mirror_bus_status": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "pdoq_shared_mem_device_time_offset_cfg": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "pdoq_shared_mem_pdoq_slice_interrupts": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 6,
    "desc": "Per PDOQ slice interrupt",
    "fields": [
      [
        "pdoq_slice_interrupt0",
        0,
        1
      ],
      [
        "pdoq_slice_interrupt1",
        1,
        1
      ],
      [
        "pdoq_slice_interrupt2",
        2,
        1
      ],
      [
        "pdoq_slice_interrupt3",
        3,
        1
      ],
      [
        "pdoq_slice_interrupt4",
        4,
        1
      ],
      [
        "pdoq_slice_interrupt5",
        5,
        1
      ]
    ]
  },
  "pdoq_shared_mem_pdoq_slice_interrupts_mask": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 6,
    "desc": "This register masks PdoqSliceInterrupts interrupt register",
    "fields": [
      [
        "pdoq_slice_interrupt0_mask",
        0,
        1
      ],
      [
        "pdoq_slice_interrupt1_mask",
        1,
        1
      ],
      [
        "pdoq_slice_interrupt2_mask",
        2,
        1
      ],
      [
        "pdoq_slice_interrupt3_mask",
        3,
        1
      ],
      [
        "pdoq_slice_interrupt4_mask",
        4,
        1
      ],
      [
        "pdoq_slice_interrupt5_mask",
        5,
        1
      ]
    ]
  },
  "pdoq_shared_mem_pdoq_slice_interrupts_test": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 6,
    "desc": "This register tests PdoqSliceInterrupts interrupt register",
    "fields": [
      [
        "pdoq_slice_interrupt0_test",
        0,
        1
      ],
      [
        "pdoq_slice_interrupt1_test",
        1,
        1
      ],
      [
        "pdoq_slice_interrupt2_test",
        2,
        1
      ],
      [
        "pdoq_slice_interrupt3_test",
        3,
        1
      ],
      [
        "pdoq_slice_interrupt4_test",
        4,
        1
      ],
      [
        "pdoq_slice_interrupt5_test",
        5,
        1
      ]
    ]
  },
  "pdoq_shared_mem_fdoq_slice_interrupts": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 6,
    "desc": "Per FDOQ slice interrupt",
    "fields": [
      [
        "fdoq_slice_interrupt0",
        0,
        1
      ],
      [
        "fdoq_slice_interrupt1",
        1,
        1
      ],
      [
        "fdoq_slice_interrupt2",
        2,
        1
      ],
      [
        "fdoq_slice_interrupt3",
        3,
        1
      ],
      [
        "fdoq_slice_interrupt4",
        4,
        1
      ],
      [
        "fdoq_slice_interrupt5",
        5,
        1
      ]
    ]
  },
  "pdoq_shared_mem_fdoq_slice_interrupts_mask": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 6,
    "desc": "This register masks FdoqSliceInterrupts interrupt register",
    "fields": [
      [
        "fdoq_slice_interrupt0_mask",
        0,
        1
      ],
      [
        "fdoq_slice_interrupt1_mask",
        1,
        1
      ],
      [
        "fdoq_slice_interrupt2_mask",
        2,
        1
      ],
      [
        "fdoq_slice_interrupt3_mask",
        3,
        1
      ],
      [
        "fdoq_slice_interrupt4_mask",
        4,
        1
      ],
      [
        "fdoq_slice_interrupt5_mask",
        5,
        1
      ]
    ]
  },
  "pdoq_shared_mem_fdoq_slice_interrupts_test": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 6,
    "desc": "This register tests FdoqSliceInterrupts interrupt register",
    "fields": [
      [
        "fdoq_slice_interrupt0_test",
        0,
        1
      ],
      [
        "fdoq_slice_interrupt1_test",
        1,
        1
      ],
      [
        "fdoq_slice_interrupt2_test",
        2,
        1
      ],
      [
        "fdoq_slice_interrupt3_test",
        3,
        1
      ],
      [
        "fdoq_slice_interrupt4_test",
        4,
        1
      ],
      [
        "fdoq_slice_interrupt5_test",
        5,
        1
      ]
    ]
  },
  "pdoq_shared_mem_empd_interrupts": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 16,
    "desc": "Per Exact match bank interrupt",
    "fields": [
      [
        "empd_interrupt0",
        0,
        1
      ],
      [
        "empd_interrupt1",
        1,
        1
      ],
      [
        "empd_interrupt2",
        2,
        1
      ],
      [
        "empd_interrupt3",
        3,
        1
      ],
      [
        "empd_interrupt4",
        4,
        1
      ],
      [
        "empd_interrupt5",
        5,
        1
      ],
      [
        "empd_interrupt6",
        6,
        1
      ],
      [
        "empd_interrupt7",
        7,
        1
      ],
      [
        "empd_interrupt8",
        8,
        1
      ],
      [
        "empd_interrupt9",
        9,
        1
      ],
      [
        "empd_interrupt10",
        10,
        1
      ],
      [
        "empd_interrupt11",
        11,
        1
      ],
      [
        "empd_interrupt12",
        12,
        1
      ],
      [
        "empd_interrupt13",
        13,
        1
      ],
      [
        "empd_interrupt14",
        14,
        1
      ],
      [
        "empd_interrupt15",
        15,
        1
      ]
    ]
  },
  "pdoq_shared_mem_empd_interrupts_mask": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 16,
    "desc": "This register masks EmpdInterrupts interrupt register",
    "fields": [
      [
        "empd_interrupt0_mask",
        0,
        1
      ],
      [
        "empd_interrupt1_mask",
        1,
        1
      ],
      [
        "empd_interrupt2_mask",
        2,
        1
      ],
      [
        "empd_interrupt3_mask",
        3,
        1
      ],
      [
        "empd_interrupt4_mask",
        4,
        1
      ],
      [
        "empd_interrupt5_mask",
        5,
        1
      ],
      [
        "empd_interrupt6_mask",
        6,
        1
      ],
      [
        "empd_interrupt7_mask",
        7,
        1
      ],
      [
        "empd_interrupt8_mask",
        8,
        1
      ],
      [
        "empd_interrupt9_mask",
        9,
        1
      ],
      [
        "empd_interrupt10_mask",
        10,
        1
      ],
      [
        "empd_interrupt11_mask",
        11,
        1
      ],
      [
        "empd_interrupt12_mask",
        12,
        1
      ],
      [
        "empd_interrupt13_mask",
        13,
        1
      ],
      [
        "empd_interrupt14_mask",
        14,
        1
      ],
      [
        "empd_interrupt15_mask",
        15,
        1
      ]
    ]
  },
  "pdoq_shared_mem_empd_interrupts_test": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 16,
    "desc": "This register tests EmpdInterrupts interrupt register",
    "fields": [
      [
        "empd_interrupt0_test",
        0,
        1
      ],
      [
        "empd_interrupt1_test",
        1,
        1
      ],
      [
        "empd_interrupt2_test",
        2,
        1
      ],
      [
        "empd_interrupt3_test",
        3,
        1
      ],
      [
        "empd_interrupt4_test",
        4,
        1
      ],
      [
        "empd_interrupt5_test",
        5,
        1
      ],
      [
        "empd_interrupt6_test",
        6,
        1
      ],
      [
        "empd_interrupt7_test",
        7,
        1
      ],
      [
        "empd_interrupt8_test",
        8,
        1
      ],
      [
        "empd_interrupt9_test",
        9,
        1
      ],
      [
        "empd_interrupt10_test",
        10,
        1
      ],
      [
        "empd_interrupt11_test",
        11,
        1
      ],
      [
        "empd_interrupt12_test",
        12,
        1
      ],
      [
        "empd_interrupt13_test",
        13,
        1
      ],
      [
        "empd_interrupt14_test",
        14,
        1
      ],
      [
        "empd_interrupt15_test",
        15,
        1
      ]
    ]
  },
  "pdoq_shared_mem_internal_fifo_alm_full": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 21,
    "desc": "Internal fifos size settings. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "rd_req_alm_full_cfg",
        0,
        4
      ],
      [
        "wr_req_alm_full_cfg",
        4,
        4
      ],
      [
        "reorder_alm_full_cfg",
        8,
        8
      ],
      [
        "rqm_fifo_alm_full",
        16,
        5
      ]
    ]
  },
  "pdoq_shared_mem_dram_packing_configuration": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 6,
    "desc": "DRAM slice packing configurations - defines DRAM header size per packet for internal data",
    "fields": [
      [
        "dram_header_size",
        0,
        6
      ]
    ]
  },
  "pdoq_shared_mem_dram_almost_full_configuration": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 4,
    "desc": "Internal fifos size settings. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "dram_fdll_req_alm_full",
        0,
        4
      ]
    ]
  },
  "pdoq_shared_mem_sms_read_rate_limiter": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 17,
    "desc": "Limits rate of FD read transactions towards SMS",
    "fields": [
      [
        "sms_read_rate",
        0,
        11
      ],
      [
        "sms_read_rate_inc_value",
        11,
        3
      ],
      [
        "sms_read_rate_max_bucket",
        14,
        3
      ]
    ]
  },
  "pdoq_shared_mem_slice_mode_configuration": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 4,
    "desc": "Slice mode configuration",
    "fields": [
      [
        "slice_mode",
        0,
        4
      ]
    ]
  },
  "pdoq_shared_mem_pdoq_last_pd_sel_cfg": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 5,
    "desc": "Last packet descriptors bit select configuration at PDOQ in stage",
    "fields": [
      [
        "pdoq_last_pd_sel",
        0,
        5
      ]
    ]
  },
  "pdoq_shared_mem_pdoq_last_pd_data": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 32,
    "desc": "Last packet descriptors selected data",
    "fields": [
      [
        "pdoq_last_pd",
        0,
        32
      ]
    ]
  },
  "pdoq_shared_mem_internal_debug_cfg": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 17,
    "desc": "Internal fifos size settings. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "fdll_cbt_alm_full_cfg",
        0,
        5
      ],
      [
        "sms_cbt_alm_full_cfg",
        5,
        6
      ],
      [
        "empd_reduce_rate_cfg",
        11,
        6
      ]
    ]
  },
  "pdoq_shared_mem_cbt_not_ready_counter": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 96,
    "desc": "Counters of back pressure clocks of the outgoing interfaces of DRAM slice",
    "fields": [
      [
        "fdll_cbt_not_ready_cnt",
        0,
        32
      ],
      [
        "sms0_cbt_not_ready_cnt",
        32,
        32
      ],
      [
        "sms1_cbt_not_ready_cnt",
        64,
        32
      ]
    ]
  },
  "pdoq_shared_mem_debug_pd_field_cfg": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 295,
    "desc": "PD debugger - programmable counter based on any PD field. Programmed each time on some configured slice. For example, the user can count number of PDs at slice 3 with OutColor = 2",
    "fields": [
      [
        "debug_pd_field_value",
        0,
        146
      ],
      [
        "debug_pd_field_mask",
        146,
        146
      ],
      [
        "debug_pd_field_slice",
        292,
        3
      ]
    ]
  },
  "pdoq_shared_mem_debug_pd_field_status": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 96,
    "desc": "PD debug counters",
    "fields": [
      [
        "debug_pd_field_cnt",
        0,
        32
      ],
      [
        "debug_pd_total_pd_cnt",
        32,
        32
      ],
      [
        "debug_pd_total_byte_cnt",
        64,
        32
      ]
    ]
  },
  "pdoq_shared_mem_shr_debug": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 32,
    "desc": "Counters of not idle clocks of the Write and Read request fifos in MMA per slice",
    "fields": [
      [
        "write_not_ready_cnt",
        0,
        16
      ],
      [
        "read_not_ready_cnt",
        16,
        16
      ]
    ]
  },
  "pdoq_shared_mem_dram_slice_debug": {
    "type": "register",
    "block": "pdoq_shared_mem",
    "width": 24,
    "desc": "Fifo max watermarks at DRAM slice",
    "fields": [
      [
        "fdll_req_fifo_wmk",
        0,
        8
      ],
      [
        "fdll_delete_req_fifo_wmk",
        8,
        8
      ],
      [
        "dpd_fifo_wmk",
        16,
        8
      ]
    ]
  },
  "pdoq_shared_mem_wr_req_fifo": {
    "type": "memory",
    "block": "pdoq_shared_mem",
    "width": 160,
    "desc": "Write request from slice to EMPD - key and PD. Consists of 16 fifos (1 per EM bank) of 16 entries each",
    "fields": [
      [
        "wr_req_fifodata",
        0,
        160
      ]
    ]
  },
  "pdoq_shared_mem_rd_req_fifo": {
    "type": "memory",
    "block": "pdoq_shared_mem",
    "width": 24,
    "desc": "Read request from slice to EMPD - key. Consists of 16 fifos (1 per EM bank) of 16 entries each",
    "fields": [
      [
        "rd_req_fifodata",
        0,
        24
      ]
    ]
  },
  "pdoq_shared_mem_rd_result_fifo": {
    "type": "memory",
    "block": "pdoq_shared_mem",
    "width": 189,
    "desc": "Read result from EMPD to slice - PD and controls for freeing EM resources after PD is read",
    "fields": [
      [
        "rd_result_fifodata",
        0,
        189
      ]
    ]
  },
  "pdoq_shared_mem_pre_shr_wr_fifo": {
    "type": "memory",
    "block": "pdoq_shared_mem",
    "width": 136,
    "desc": "Fifo for PDs received from TxCGM at PDOQ entrance",
    "fields": [
      [
        "pre_shr_wr_fifodata",
        0,
        136
      ]
    ]
  },
  "pdoq_shared_mem_dram_fdll_req_fifo": {
    "type": "memory",
    "block": "pdoq_shared_mem",
    "width": 129,
    "desc": "DRAM FDLL request fifo - PD and FD",
    "fields": [
      [
        "dram_fdll_req_fifo_data",
        0,
        129
      ]
    ]
  },
  "pdoq_shared_mem_dram_delete_fdll_req_fifo": {
    "type": "memory",
    "block": "pdoq_shared_mem",
    "width": 47,
    "desc": "DRAM FDLL request fifo for deleted PDs - PD and FD",
    "fields": [
      [
        "dram_delete_fdll_req_fifo_data",
        0,
        47
      ]
    ]
  },
  "pdoq_shared_mem_dram_fdll_reply_fifo": {
    "type": "memory",
    "block": "pdoq_shared_mem",
    "width": 19,
    "desc": "FDLL reply fifo - buffer pointer and found indication",
    "fields": [
      [
        "dram_fdll_reply_fifo_data",
        0,
        19
      ]
    ]
  },
  "pdoq_shared_mem_dram_delete_fdll_reply_fifo": {
    "type": "memory",
    "block": "pdoq_shared_mem",
    "width": 19,
    "desc": "DRAM FDLL reply fifo  for deleted PDs - buffer pointer and found indication",
    "fields": [
      [
        "dram_delete_fdll_reply_fifo_data",
        0,
        19
      ]
    ]
  },
  "pdoq_shared_mem_dpd_fifo": {
    "type": "memory",
    "block": "pdoq_shared_mem",
    "width": 31,
    "desc": "Dram packet descriptor fifo, absorbs all the PDs of the DRAM packet before transmitting to MMU",
    "fields": [
      [
        "num_sop",
        0,
        5
      ],
      [
        "size",
        5,
        14
      ],
      [
        "compensation_size",
        19,
        12
      ]
    ]
  },
  "pdvoq_empd_interrupt_register": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 1,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ]
    ]
  },
  "pdvoq_empd_mem_protect_interrupt": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "pdvoq_empd_mem_protect_interrupt_test": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "pdvoq_empd_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 7,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "fbmmem_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "pdm_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "write_fail_fifo_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "emdb_verifier0_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "emdb_verifier1_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "emdb_verifier2_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "emdb_verifier3_ecc_1b_err_interrupt_mask",
        6,
        1
      ]
    ]
  },
  "pdvoq_empd_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 7,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "fbmmem_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "pdm_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "write_fail_fifo_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "emdb_verifier0_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "emdb_verifier1_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "emdb_verifier2_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "emdb_verifier3_ecc_2b_err_interrupt_mask",
        6,
        1
      ]
    ]
  },
  "pdvoq_empd_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 7,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "fbmmem_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "pdm_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "write_fail_fifo_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "emdb_verifier0_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "emdb_verifier1_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "emdb_verifier2_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "emdb_verifier3_ecc_1b_err_initiate",
        6,
        1
      ]
    ]
  },
  "pdvoq_empd_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 7,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "fbmmem_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "pdm_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "write_fail_fifo_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "emdb_verifier0_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "emdb_verifier1_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "emdb_verifier2_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "emdb_verifier3_ecc_2b_err_initiate",
        6,
        1
      ]
    ]
  },
  "pdvoq_empd_mem_protect_err_status": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 7,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "fbmmem_err_int",
        0,
        1
      ],
      [
        "pdm_err_int",
        1,
        1
      ],
      [
        "write_fail_fifo_err_int",
        2,
        1
      ],
      [
        "emdb_verifier0_err_int",
        3,
        1
      ],
      [
        "emdb_verifier1_err_int",
        4,
        1
      ],
      [
        "emdb_verifier2_err_int",
        5,
        1
      ],
      [
        "emdb_verifier3_err_int",
        6,
        1
      ]
    ]
  },
  "pdvoq_empd_selected_ser_error_info": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 15,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        13
      ],
      [
        "mem_err_type",
        13,
        2
      ]
    ]
  },
  "pdvoq_empd_ser_error_debug_configuration": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 4,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        3
      ],
      [
        "reset_memory_errors",
        3,
        1
      ]
    ]
  },
  "pdvoq_empd_ecc_1b_err_debug": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "pdvoq_empd_ecc_2b_err_debug": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "pdvoq_empd_mbist_pass_status": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 26,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        26
      ]
    ]
  },
  "pdvoq_empd_mbist_fail_status": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 26,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        26
      ]
    ]
  },
  "pdvoq_empd_tcam_bist_status": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 8,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        4
      ],
      [
        "tcam_bist_done_fail_out",
        4,
        4
      ]
    ]
  },
  "pdvoq_empd_tcam_scan_period_cfg": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "pdvoq_empd_counter_timer": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "pdvoq_empd_counter_timer_trigger_reg": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "pdvoq_empd_memory_access_timeout": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "pdvoq_empd_broadcast_config_reg": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "pdvoq_empd_memory_prot_bypass": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "pdvoq_empd_soft_reset_configuration": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "pdvoq_empd_mbist_configuration": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "pdvoq_empd_power_down_configuration": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "pdvoq_empd_spare_reg": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "pdvoq_empd_pmro_ctrl": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "pdvoq_empd_pmro_status": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "pdvoq_empd_mirror_bus_conf_reg": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "pdvoq_empd_mirror_bus_status": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "pdvoq_empd_device_time_offset_cfg": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "pdvoq_empd_almost_full": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 26,
    "desc": "almost full configuration register",
    "fields": [
      [
        "del_req_fifo_alm_full_cfg",
        0,
        4
      ],
      [
        "wr_fail_fifo_alm_full_cfg",
        4,
        6
      ],
      [
        "fbm_alm_empty_slowdown_writes_th",
        10,
        8
      ],
      [
        "fbm_alm_empty_stop_new_writes_th",
        18,
        8
      ]
    ]
  },
  "pdvoq_empd_status": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 7,
    "desc": "",
    "fields": [
      [
        "init_done",
        0,
        1
      ],
      [
        "wr_fail_fifo_status",
        1,
        6
      ]
    ]
  },
  "pdvoq_empd_fbm_configurations": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 85,
    "desc": "FBM init configurations",
    "fields": [
      [
        "fbm_init",
        0,
        1
      ],
      [
        "fbm_working_mode",
        1,
        1
      ],
      [
        "fbm_total_buffers",
        2,
        13
      ],
      [
        "fbm_not_empty_entry",
        15,
        70
      ]
    ]
  },
  "pdvoq_empd_emdb_per_bank_reg": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 54,
    "desc": "",
    "fields": [
      [
        "emdb_active_banks",
        0,
        1
      ],
      [
        "emdb_hash_key",
        1,
        52
      ],
      [
        "emdb_use_primitive_crc",
        53,
        1
      ]
    ]
  },
  "pdvoq_empd_emdb_per_em_reg": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "emdb_key_width",
        0,
        16
      ],
      [
        "emdb_auto_bubble_req",
        16,
        1
      ],
      [
        "emdb_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "pdvoq_empd_emdb_cam_wm_max_reg": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "emdb_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "pdvoq_empd_emdb_bank_write_cntr_reg": {
    "type": "register",
    "block": "pdvoq_empd",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "emdb_bank_write_cntr",
        0,
        64
      ]
    ]
  },
  "pdvoq_empd_fbmmem": {
    "type": "memory",
    "block": "pdvoq_empd",
    "width": 64,
    "desc": "bitmap memory for the free buffer manager",
    "fields": [
      [
        "fbmdata",
        0,
        64
      ]
    ]
  },
  "pdvoq_empd_pdm": {
    "type": "memory",
    "block": "pdvoq_empd",
    "width": 135,
    "desc": "payload memory for each EM",
    "fields": [
      [
        "pdmdata",
        0,
        135
      ]
    ]
  },
  "pdvoq_empd_write_fail_fifo": {
    "type": "memory",
    "block": "pdvoq_empd",
    "width": 103,
    "desc": "write fail fifo memory",
    "fields": [
      [
        "write_fail_pd",
        0,
        103
      ]
    ]
  },
  "pdvoq_empd_emdb_verifier": {
    "type": "memory",
    "block": "pdvoq_empd",
    "width": 148,
    "desc": "",
    "fields": [
      [
        "emdb_verifier_data",
        0,
        148
      ]
    ]
  },
  "pdvoq_empd_emdb_valid": {
    "type": "memory",
    "block": "pdvoq_empd",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "emdb_valid_data",
        0,
        4
      ]
    ]
  },
  "pdvoq_empd_emdb_cam": {
    "type": "memory",
    "block": "pdvoq_empd",
    "width": 26,
    "desc": "",
    "fields": [
      [
        "emdb_cam_payload",
        0,
        13
      ],
      [
        "emdb_cam_key",
        13,
        26
      ],
      [
        "emdb_cam_valid",
        39,
        1
      ]
    ]
  },
  "pdvoq_slice_interrupt_register": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "general_interrupt_register_summary",
        1,
        1
      ]
    ]
  },
  "pdvoq_slice_mem_protect_interrupt": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "pdvoq_slice_mem_protect_interrupt_test": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "pdvoq_slice_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 55,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "rdrqsn_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "rdsn_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "rdbc_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "rdbufcnt_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "wrrqsn_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "wrsn_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "wrbc_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "wrbufcnt_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "voq2context_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "cand_rel_fifo_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "in_cand_rel_fifo_set_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "in_cand_rel_fifo_clr_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "context_release_eligible_set_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "context_release_eligible_clr_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "context_in_dram_set_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "context_in_dram_clr_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "context_map_valid_set_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "context_map_valid_clr_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "contextfbm_bmp_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "new_voq_set_ecc_1b_err_interrupt_mask",
        19,
        1
      ],
      [
        "new_voq_clr_ecc_1b_err_interrupt_mask",
        20,
        1
      ],
      [
        "voq_properties_ecc_1b_err_interrupt_mask",
        21,
        1
      ],
      [
        "static_mapping_ecc_1b_err_interrupt_mask",
        22,
        1
      ],
      [
        "context_allocate_set_master_ecc_1b_err_interrupt_mask",
        23,
        1
      ],
      [
        "context_allocate_set_slave_ecc_1b_err_interrupt_mask",
        24,
        1
      ],
      [
        "context_allocate_clr_master_ecc_1b_err_interrupt_mask",
        25,
        1
      ],
      [
        "context_allocate_clr_slave_ecc_1b_err_interrupt_mask",
        26,
        1
      ],
      [
        "context_allocate_grant_set_ecc_1b_err_interrupt_mask",
        27,
        1
      ],
      [
        "context_allocate_grant_clr_ecc_1b_err_interrupt_mask",
        28,
        1
      ],
      [
        "context2voq_ecc_1b_err_interrupt_mask",
        29,
        1
      ],
      [
        "rqm_free_fifo_ecc_1b_err_interrupt_mask",
        30,
        1
      ],
      [
        "voqcgm_profile_ecc_1b_err_interrupt_mask",
        31,
        1
      ],
      [
        "buffers_consumption_lut_for_enq_ecc_1b_err_interrupt_mask",
        32,
        1
      ],
      [
        "pd_consumption_lut_for_enq_ecc_1b_err_interrupt_mask",
        33,
        1
      ],
      [
        "voq_enq_rpt_size_for_enq_ecc_1b_err_interrupt_mask",
        34,
        1
      ],
      [
        "voq_deq_rpt_size_for_enq_ecc_1b_err_interrupt_mask",
        35,
        1
      ],
      [
        "voq_enq_rpt_size_for_deq_ecc_1b_err_interrupt_mask",
        36,
        1
      ],
      [
        "voq_deq_rpt_size_for_deq_ecc_1b_err_interrupt_mask",
        37,
        1
      ],
      [
        "last_rpt_enq_set_mem_ecc_1b_err_interrupt_mask",
        38,
        1
      ],
      [
        "last_rpt_enq_set_mem_extra_ecc_1b_err_interrupt_mask",
        39,
        1
      ],
      [
        "last_rpt_enq_clr_mem_ecc_1b_err_interrupt_mask",
        40,
        1
      ],
      [
        "last_rpt_enq_clr_mem_extra_ecc_1b_err_interrupt_mask",
        41,
        1
      ],
      [
        "voq_tenq_head_enq_ecc_1b_err_interrupt_mask",
        42,
        1
      ],
      [
        "voq_tenq_head_rd_ecc_1b_err_interrupt_mask",
        43,
        1
      ],
      [
        "voq_tenq_head_msb_enq_ecc_1b_err_interrupt_mask",
        44,
        1
      ],
      [
        "voq_tenq_head_msb_rd_ecc_1b_err_interrupt_mask",
        45,
        1
      ],
      [
        "head_time_enq_set_mem_ecc_1b_err_interrupt_mask",
        46,
        1
      ],
      [
        "head_time_enq_set_mem_extra_ecc_1b_err_interrupt_mask",
        47,
        1
      ],
      [
        "head_time_enq_clr_mem_ecc_1b_err_interrupt_mask",
        48,
        1
      ],
      [
        "head_time_enq_clr_mem_extra_ecc_1b_err_interrupt_mask",
        49,
        1
      ],
      [
        "is_aging_set_mem_ecc_1b_err_interrupt_mask",
        50,
        1
      ],
      [
        "is_aging_clr_mem_ecc_1b_err_interrupt_mask",
        51,
        1
      ],
      [
        "admission_result_dram_ecc_1b_err_interrupt_mask",
        52,
        1
      ],
      [
        "wred_region_ecc_1b_err_interrupt_mask",
        53,
        1
      ],
      [
        "dram_cgm_profile_ecc_1b_err_interrupt_mask",
        54,
        1
      ]
    ]
  },
  "pdvoq_slice_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 55,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "rdrqsn_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "rdsn_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "rdbc_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "rdbufcnt_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "wrrqsn_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "wrsn_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "wrbc_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "wrbufcnt_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "voq2context_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "cand_rel_fifo_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "in_cand_rel_fifo_set_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "in_cand_rel_fifo_clr_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "context_release_eligible_set_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "context_release_eligible_clr_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "context_in_dram_set_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "context_in_dram_clr_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "context_map_valid_set_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "context_map_valid_clr_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "contextfbm_bmp_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "new_voq_set_ecc_2b_err_interrupt_mask",
        19,
        1
      ],
      [
        "new_voq_clr_ecc_2b_err_interrupt_mask",
        20,
        1
      ],
      [
        "voq_properties_ecc_2b_err_interrupt_mask",
        21,
        1
      ],
      [
        "static_mapping_ecc_2b_err_interrupt_mask",
        22,
        1
      ],
      [
        "context_allocate_set_master_ecc_2b_err_interrupt_mask",
        23,
        1
      ],
      [
        "context_allocate_set_slave_ecc_2b_err_interrupt_mask",
        24,
        1
      ],
      [
        "context_allocate_clr_master_ecc_2b_err_interrupt_mask",
        25,
        1
      ],
      [
        "context_allocate_clr_slave_ecc_2b_err_interrupt_mask",
        26,
        1
      ],
      [
        "context_allocate_grant_set_ecc_2b_err_interrupt_mask",
        27,
        1
      ],
      [
        "context_allocate_grant_clr_ecc_2b_err_interrupt_mask",
        28,
        1
      ],
      [
        "context2voq_ecc_2b_err_interrupt_mask",
        29,
        1
      ],
      [
        "rqm_free_fifo_ecc_2b_err_interrupt_mask",
        30,
        1
      ],
      [
        "voqcgm_profile_ecc_2b_err_interrupt_mask",
        31,
        1
      ],
      [
        "buffers_consumption_lut_for_enq_ecc_2b_err_interrupt_mask",
        32,
        1
      ],
      [
        "pd_consumption_lut_for_enq_ecc_2b_err_interrupt_mask",
        33,
        1
      ],
      [
        "voq_enq_rpt_size_for_enq_ecc_2b_err_interrupt_mask",
        34,
        1
      ],
      [
        "voq_deq_rpt_size_for_enq_ecc_2b_err_interrupt_mask",
        35,
        1
      ],
      [
        "voq_enq_rpt_size_for_deq_ecc_2b_err_interrupt_mask",
        36,
        1
      ],
      [
        "voq_deq_rpt_size_for_deq_ecc_2b_err_interrupt_mask",
        37,
        1
      ],
      [
        "last_rpt_enq_set_mem_ecc_2b_err_interrupt_mask",
        38,
        1
      ],
      [
        "last_rpt_enq_set_mem_extra_ecc_2b_err_interrupt_mask",
        39,
        1
      ],
      [
        "last_rpt_enq_clr_mem_ecc_2b_err_interrupt_mask",
        40,
        1
      ],
      [
        "last_rpt_enq_clr_mem_extra_ecc_2b_err_interrupt_mask",
        41,
        1
      ],
      [
        "voq_tenq_head_enq_ecc_2b_err_interrupt_mask",
        42,
        1
      ],
      [
        "voq_tenq_head_rd_ecc_2b_err_interrupt_mask",
        43,
        1
      ],
      [
        "voq_tenq_head_msb_enq_ecc_2b_err_interrupt_mask",
        44,
        1
      ],
      [
        "voq_tenq_head_msb_rd_ecc_2b_err_interrupt_mask",
        45,
        1
      ],
      [
        "head_time_enq_set_mem_ecc_2b_err_interrupt_mask",
        46,
        1
      ],
      [
        "head_time_enq_set_mem_extra_ecc_2b_err_interrupt_mask",
        47,
        1
      ],
      [
        "head_time_enq_clr_mem_ecc_2b_err_interrupt_mask",
        48,
        1
      ],
      [
        "head_time_enq_clr_mem_extra_ecc_2b_err_interrupt_mask",
        49,
        1
      ],
      [
        "is_aging_set_mem_ecc_2b_err_interrupt_mask",
        50,
        1
      ],
      [
        "is_aging_clr_mem_ecc_2b_err_interrupt_mask",
        51,
        1
      ],
      [
        "admission_result_dram_ecc_2b_err_interrupt_mask",
        52,
        1
      ],
      [
        "wred_region_ecc_2b_err_interrupt_mask",
        53,
        1
      ],
      [
        "dram_cgm_profile_ecc_2b_err_interrupt_mask",
        54,
        1
      ]
    ]
  },
  "pdvoq_slice_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 55,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "rdrqsn_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "rdsn_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "rdbc_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "rdbufcnt_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "wrrqsn_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "wrsn_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "wrbc_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "wrbufcnt_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "voq2context_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "cand_rel_fifo_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "in_cand_rel_fifo_set_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "in_cand_rel_fifo_clr_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "context_release_eligible_set_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "context_release_eligible_clr_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "context_in_dram_set_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "context_in_dram_clr_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "context_map_valid_set_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "context_map_valid_clr_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "contextfbm_bmp_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "new_voq_set_ecc_1b_err_initiate",
        19,
        1
      ],
      [
        "new_voq_clr_ecc_1b_err_initiate",
        20,
        1
      ],
      [
        "voq_properties_ecc_1b_err_initiate",
        21,
        1
      ],
      [
        "static_mapping_ecc_1b_err_initiate",
        22,
        1
      ],
      [
        "context_allocate_set_master_ecc_1b_err_initiate",
        23,
        1
      ],
      [
        "context_allocate_set_slave_ecc_1b_err_initiate",
        24,
        1
      ],
      [
        "context_allocate_clr_master_ecc_1b_err_initiate",
        25,
        1
      ],
      [
        "context_allocate_clr_slave_ecc_1b_err_initiate",
        26,
        1
      ],
      [
        "context_allocate_grant_set_ecc_1b_err_initiate",
        27,
        1
      ],
      [
        "context_allocate_grant_clr_ecc_1b_err_initiate",
        28,
        1
      ],
      [
        "context2voq_ecc_1b_err_initiate",
        29,
        1
      ],
      [
        "rqm_free_fifo_ecc_1b_err_initiate",
        30,
        1
      ],
      [
        "voqcgm_profile_ecc_1b_err_initiate",
        31,
        1
      ],
      [
        "buffers_consumption_lut_for_enq_ecc_1b_err_initiate",
        32,
        1
      ],
      [
        "pd_consumption_lut_for_enq_ecc_1b_err_initiate",
        33,
        1
      ],
      [
        "voq_enq_rpt_size_for_enq_ecc_1b_err_initiate",
        34,
        1
      ],
      [
        "voq_deq_rpt_size_for_enq_ecc_1b_err_initiate",
        35,
        1
      ],
      [
        "voq_enq_rpt_size_for_deq_ecc_1b_err_initiate",
        36,
        1
      ],
      [
        "voq_deq_rpt_size_for_deq_ecc_1b_err_initiate",
        37,
        1
      ],
      [
        "last_rpt_enq_set_mem_ecc_1b_err_initiate",
        38,
        1
      ],
      [
        "last_rpt_enq_set_mem_extra_ecc_1b_err_initiate",
        39,
        1
      ],
      [
        "last_rpt_enq_clr_mem_ecc_1b_err_initiate",
        40,
        1
      ],
      [
        "last_rpt_enq_clr_mem_extra_ecc_1b_err_initiate",
        41,
        1
      ],
      [
        "voq_tenq_head_enq_ecc_1b_err_initiate",
        42,
        1
      ],
      [
        "voq_tenq_head_rd_ecc_1b_err_initiate",
        43,
        1
      ],
      [
        "voq_tenq_head_msb_enq_ecc_1b_err_initiate",
        44,
        1
      ],
      [
        "voq_tenq_head_msb_rd_ecc_1b_err_initiate",
        45,
        1
      ],
      [
        "head_time_enq_set_mem_ecc_1b_err_initiate",
        46,
        1
      ],
      [
        "head_time_enq_set_mem_extra_ecc_1b_err_initiate",
        47,
        1
      ],
      [
        "head_time_enq_clr_mem_ecc_1b_err_initiate",
        48,
        1
      ],
      [
        "head_time_enq_clr_mem_extra_ecc_1b_err_initiate",
        49,
        1
      ],
      [
        "is_aging_set_mem_ecc_1b_err_initiate",
        50,
        1
      ],
      [
        "is_aging_clr_mem_ecc_1b_err_initiate",
        51,
        1
      ],
      [
        "admission_result_dram_ecc_1b_err_initiate",
        52,
        1
      ],
      [
        "wred_region_ecc_1b_err_initiate",
        53,
        1
      ],
      [
        "dram_cgm_profile_ecc_1b_err_initiate",
        54,
        1
      ]
    ]
  },
  "pdvoq_slice_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 55,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "rdrqsn_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "rdsn_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "rdbc_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "rdbufcnt_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "wrrqsn_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "wrsn_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "wrbc_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "wrbufcnt_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "voq2context_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "cand_rel_fifo_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "in_cand_rel_fifo_set_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "in_cand_rel_fifo_clr_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "context_release_eligible_set_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "context_release_eligible_clr_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "context_in_dram_set_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "context_in_dram_clr_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "context_map_valid_set_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "context_map_valid_clr_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "contextfbm_bmp_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "new_voq_set_ecc_2b_err_initiate",
        19,
        1
      ],
      [
        "new_voq_clr_ecc_2b_err_initiate",
        20,
        1
      ],
      [
        "voq_properties_ecc_2b_err_initiate",
        21,
        1
      ],
      [
        "static_mapping_ecc_2b_err_initiate",
        22,
        1
      ],
      [
        "context_allocate_set_master_ecc_2b_err_initiate",
        23,
        1
      ],
      [
        "context_allocate_set_slave_ecc_2b_err_initiate",
        24,
        1
      ],
      [
        "context_allocate_clr_master_ecc_2b_err_initiate",
        25,
        1
      ],
      [
        "context_allocate_clr_slave_ecc_2b_err_initiate",
        26,
        1
      ],
      [
        "context_allocate_grant_set_ecc_2b_err_initiate",
        27,
        1
      ],
      [
        "context_allocate_grant_clr_ecc_2b_err_initiate",
        28,
        1
      ],
      [
        "context2voq_ecc_2b_err_initiate",
        29,
        1
      ],
      [
        "rqm_free_fifo_ecc_2b_err_initiate",
        30,
        1
      ],
      [
        "voqcgm_profile_ecc_2b_err_initiate",
        31,
        1
      ],
      [
        "buffers_consumption_lut_for_enq_ecc_2b_err_initiate",
        32,
        1
      ],
      [
        "pd_consumption_lut_for_enq_ecc_2b_err_initiate",
        33,
        1
      ],
      [
        "voq_enq_rpt_size_for_enq_ecc_2b_err_initiate",
        34,
        1
      ],
      [
        "voq_deq_rpt_size_for_enq_ecc_2b_err_initiate",
        35,
        1
      ],
      [
        "voq_enq_rpt_size_for_deq_ecc_2b_err_initiate",
        36,
        1
      ],
      [
        "voq_deq_rpt_size_for_deq_ecc_2b_err_initiate",
        37,
        1
      ],
      [
        "last_rpt_enq_set_mem_ecc_2b_err_initiate",
        38,
        1
      ],
      [
        "last_rpt_enq_set_mem_extra_ecc_2b_err_initiate",
        39,
        1
      ],
      [
        "last_rpt_enq_clr_mem_ecc_2b_err_initiate",
        40,
        1
      ],
      [
        "last_rpt_enq_clr_mem_extra_ecc_2b_err_initiate",
        41,
        1
      ],
      [
        "voq_tenq_head_enq_ecc_2b_err_initiate",
        42,
        1
      ],
      [
        "voq_tenq_head_rd_ecc_2b_err_initiate",
        43,
        1
      ],
      [
        "voq_tenq_head_msb_enq_ecc_2b_err_initiate",
        44,
        1
      ],
      [
        "voq_tenq_head_msb_rd_ecc_2b_err_initiate",
        45,
        1
      ],
      [
        "head_time_enq_set_mem_ecc_2b_err_initiate",
        46,
        1
      ],
      [
        "head_time_enq_set_mem_extra_ecc_2b_err_initiate",
        47,
        1
      ],
      [
        "head_time_enq_clr_mem_ecc_2b_err_initiate",
        48,
        1
      ],
      [
        "head_time_enq_clr_mem_extra_ecc_2b_err_initiate",
        49,
        1
      ],
      [
        "is_aging_set_mem_ecc_2b_err_initiate",
        50,
        1
      ],
      [
        "is_aging_clr_mem_ecc_2b_err_initiate",
        51,
        1
      ],
      [
        "admission_result_dram_ecc_2b_err_initiate",
        52,
        1
      ],
      [
        "wred_region_ecc_2b_err_initiate",
        53,
        1
      ],
      [
        "dram_cgm_profile_ecc_2b_err_initiate",
        54,
        1
      ]
    ]
  },
  "pdvoq_slice_mem_protect_err_status": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 55,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "rdrqsn_err_int",
        0,
        1
      ],
      [
        "rdsn_err_int",
        1,
        1
      ],
      [
        "rdbc_err_int",
        2,
        1
      ],
      [
        "rdbufcnt_err_int",
        3,
        1
      ],
      [
        "wrrqsn_err_int",
        4,
        1
      ],
      [
        "wrsn_err_int",
        5,
        1
      ],
      [
        "wrbc_err_int",
        6,
        1
      ],
      [
        "wrbufcnt_err_int",
        7,
        1
      ],
      [
        "voq2context_err_int",
        8,
        1
      ],
      [
        "cand_rel_fifo_err_int",
        9,
        1
      ],
      [
        "in_cand_rel_fifo_set_err_int",
        10,
        1
      ],
      [
        "in_cand_rel_fifo_clr_err_int",
        11,
        1
      ],
      [
        "context_release_eligible_set_err_int",
        12,
        1
      ],
      [
        "context_release_eligible_clr_err_int",
        13,
        1
      ],
      [
        "context_in_dram_set_err_int",
        14,
        1
      ],
      [
        "context_in_dram_clr_err_int",
        15,
        1
      ],
      [
        "context_map_valid_set_err_int",
        16,
        1
      ],
      [
        "context_map_valid_clr_err_int",
        17,
        1
      ],
      [
        "contextfbm_bmp_err_int",
        18,
        1
      ],
      [
        "new_voq_set_err_int",
        19,
        1
      ],
      [
        "new_voq_clr_err_int",
        20,
        1
      ],
      [
        "voq_properties_err_int",
        21,
        1
      ],
      [
        "static_mapping_err_int",
        22,
        1
      ],
      [
        "context_allocate_set_master_err_int",
        23,
        1
      ],
      [
        "context_allocate_set_slave_err_int",
        24,
        1
      ],
      [
        "context_allocate_clr_master_err_int",
        25,
        1
      ],
      [
        "context_allocate_clr_slave_err_int",
        26,
        1
      ],
      [
        "context_allocate_grant_set_err_int",
        27,
        1
      ],
      [
        "context_allocate_grant_clr_err_int",
        28,
        1
      ],
      [
        "context2voq_err_int",
        29,
        1
      ],
      [
        "rqm_free_fifo_err_int",
        30,
        1
      ],
      [
        "voqcgm_profile_err_int",
        31,
        1
      ],
      [
        "buffers_consumption_lut_for_enq_err_int",
        32,
        1
      ],
      [
        "pd_consumption_lut_for_enq_err_int",
        33,
        1
      ],
      [
        "voq_enq_rpt_size_for_enq_err_int",
        34,
        1
      ],
      [
        "voq_deq_rpt_size_for_enq_err_int",
        35,
        1
      ],
      [
        "voq_enq_rpt_size_for_deq_err_int",
        36,
        1
      ],
      [
        "voq_deq_rpt_size_for_deq_err_int",
        37,
        1
      ],
      [
        "last_rpt_enq_set_mem_err_int",
        38,
        1
      ],
      [
        "last_rpt_enq_set_mem_extra_err_int",
        39,
        1
      ],
      [
        "last_rpt_enq_clr_mem_err_int",
        40,
        1
      ],
      [
        "last_rpt_enq_clr_mem_extra_err_int",
        41,
        1
      ],
      [
        "voq_tenq_head_enq_err_int",
        42,
        1
      ],
      [
        "voq_tenq_head_rd_err_int",
        43,
        1
      ],
      [
        "voq_tenq_head_msb_enq_err_int",
        44,
        1
      ],
      [
        "voq_tenq_head_msb_rd_err_int",
        45,
        1
      ],
      [
        "head_time_enq_set_mem_err_int",
        46,
        1
      ],
      [
        "head_time_enq_set_mem_extra_err_int",
        47,
        1
      ],
      [
        "head_time_enq_clr_mem_err_int",
        48,
        1
      ],
      [
        "head_time_enq_clr_mem_extra_err_int",
        49,
        1
      ],
      [
        "is_aging_set_mem_err_int",
        50,
        1
      ],
      [
        "is_aging_clr_mem_err_int",
        51,
        1
      ],
      [
        "admission_result_dram_err_int",
        52,
        1
      ],
      [
        "wred_region_err_int",
        53,
        1
      ],
      [
        "dram_cgm_profile_err_int",
        54,
        1
      ]
    ]
  },
  "pdvoq_slice_selected_ser_error_info": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 18,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        16
      ],
      [
        "mem_err_type",
        16,
        2
      ]
    ]
  },
  "pdvoq_slice_ser_error_debug_configuration": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 7,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        6
      ],
      [
        "reset_memory_errors",
        6,
        1
      ]
    ]
  },
  "pdvoq_slice_ecc_1b_err_debug": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "pdvoq_slice_ecc_2b_err_debug": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "pdvoq_slice_mbist_pass_status": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 188,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        188
      ]
    ]
  },
  "pdvoq_slice_mbist_fail_status": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 188,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        188
      ]
    ]
  },
  "pdvoq_slice_counter_timer": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "pdvoq_slice_counter_timer_trigger_reg": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "pdvoq_slice_memory_access_timeout": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "pdvoq_slice_broadcast_config_reg": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "pdvoq_slice_memory_prot_bypass": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "pdvoq_slice_soft_reset_configuration": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "pdvoq_slice_mbist_configuration": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "pdvoq_slice_power_down_configuration": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "pdvoq_slice_spare_reg": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "pdvoq_slice_pmro_ctrl": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "pdvoq_slice_pmro_status": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "pdvoq_slice_mirror_bus_conf_reg": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "pdvoq_slice_mirror_bus_status": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice_device_time_offset_cfg": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "pdvoq_slice_general_interrupt_register": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 7,
    "desc": "Interrupt",
    "fields": [
      [
        "rd_req_fifo_oveflow",
        0,
        1
      ],
      [
        "deq_req_fifo_overflow",
        1,
        1
      ],
      [
        "in_fifo_overflow",
        2,
        1
      ],
      [
        "dram_release_fifo_overflow",
        3,
        1
      ],
      [
        "ics_return_fifo_overflow",
        4,
        1
      ],
      [
        "cpu_return_fifo_overflow",
        5,
        1
      ],
      [
        "back_to_tail_fifo_overflow",
        6,
        1
      ]
    ]
  },
  "pdvoq_slice_general_interrupt_register_mask": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 7,
    "desc": "This register masks GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "rd_req_fifo_oveflow_mask",
        0,
        1
      ],
      [
        "deq_req_fifo_overflow_mask",
        1,
        1
      ],
      [
        "in_fifo_overflow_mask",
        2,
        1
      ],
      [
        "dram_release_fifo_overflow_mask",
        3,
        1
      ],
      [
        "ics_return_fifo_overflow_mask",
        4,
        1
      ],
      [
        "cpu_return_fifo_overflow_mask",
        5,
        1
      ],
      [
        "back_to_tail_fifo_overflow_mask",
        6,
        1
      ]
    ]
  },
  "pdvoq_slice_general_interrupt_register_test": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 7,
    "desc": "This register tests GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "rd_req_fifo_oveflow_test",
        0,
        1
      ],
      [
        "deq_req_fifo_overflow_test",
        1,
        1
      ],
      [
        "in_fifo_overflow_test",
        2,
        1
      ],
      [
        "dram_release_fifo_overflow_test",
        3,
        1
      ],
      [
        "ics_return_fifo_overflow_test",
        4,
        1
      ],
      [
        "cpu_return_fifo_overflow_test",
        5,
        1
      ],
      [
        "back_to_tail_fifo_overflow_test",
        6,
        1
      ]
    ]
  },
  "pdvoq_slice_status_reg": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 6,
    "desc": "Status",
    "fields": [
      [
        "init_active",
        0,
        6
      ]
    ]
  },
  "pdvoq_slice_debug_counters": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 140,
    "desc": "debug counters",
    "fields": [
      [
        "tsmon2pdvoq_count",
        0,
        20
      ],
      [
        "delete_no_context_count",
        20,
        20
      ],
      [
        "enqueue_rpt_count",
        40,
        20
      ],
      [
        "read_req_count",
        60,
        20
      ],
      [
        "dequeue_req_count",
        80,
        20
      ],
      [
        "dequeue_req_retransmit_count",
        100,
        20
      ],
      [
        "dequeue_rpt_count",
        120,
        20
      ]
    ]
  },
  "pdvoq_slice_fifos_debug_reg": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 74,
    "desc": "",
    "fields": [
      [
        "rd_req_fifo_stat",
        0,
        5
      ],
      [
        "deq_req_fifo_stat",
        5,
        6
      ],
      [
        "in_fifo_stat",
        11,
        6
      ],
      [
        "dram_release_fifo_stat",
        17,
        6
      ],
      [
        "ics_return_fifo_stat",
        23,
        6
      ],
      [
        "cpu_return_fifo_stat",
        29,
        3
      ],
      [
        "back_to_tail_fifo_stat",
        32,
        5
      ],
      [
        "delete_context_qsize",
        37,
        14
      ],
      [
        "tsmon2pdvoq_cbr_status",
        51,
        6
      ],
      [
        "total_pds_in_slice",
        57,
        17
      ]
    ]
  },
  "pdvoq_slice_cmap_th_reg": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 112,
    "desc": "Status",
    "fields": [
      [
        "context_pool_low_th",
        0,
        12
      ],
      [
        "context_pool_ret_th",
        12,
        12
      ],
      [
        "release_fifo_high_th",
        24,
        11
      ],
      [
        "total_free_buf",
        35,
        13
      ],
      [
        "not_empty_entry",
        48,
        64
      ]
    ]
  },
  "pdvoq_slice_slice_mode_reg": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 4,
    "desc": "slice mode register",
    "fields": [
      [
        "slice_mode",
        0,
        4
      ]
    ]
  },
  "pdvoq_slice_almost_full_conf": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 52,
    "desc": "almost full configurations. ",
    "fields": [
      [
        "rqm2em_alm_full_cfg",
        0,
        6
      ],
      [
        "release_alm_full_cfg",
        6,
        5
      ],
      [
        "dram_release_alm_full_cfg",
        11,
        5
      ],
      [
        "ics_release_alm_full_cfg",
        16,
        5
      ],
      [
        "back_to_tail_alm_full_cfg",
        21,
        4
      ],
      [
        "rqm_del_deq_alm_full_cfg",
        25,
        5
      ],
      [
        "rqm_deq_req_alm_full_cfg",
        30,
        6
      ],
      [
        "rqm_rd_req_alm_full_cfg",
        36,
        5
      ],
      [
        "wqm_input_alm_full_cfg",
        41,
        6
      ],
      [
        "wqm_cbt_alm_full_cfg",
        47,
        5
      ]
    ]
  },
  "pdvoq_slice_general_conf": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "ignore_cgm",
        0,
        1
      ],
      [
        "ucdv_discard_en",
        1,
        1
      ]
    ]
  },
  "pdvoq_slice_compensation_per_ifg": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 79,
    "desc": "",
    "fields": [
      [
        "ifg_per_source_if",
        0,
        64
      ],
      [
        "ifg0_compensation",
        64,
        7
      ],
      [
        "ifg1_compensation",
        71,
        7
      ],
      [
        "fabric_slice",
        78,
        1
      ]
    ]
  },
  "pdvoq_slice_dynamic_mapping_conf": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 89,
    "desc": "",
    "fields": [
      [
        "dynamic_mapping_th0",
        0,
        12
      ],
      [
        "dynamic_mapping_th1",
        12,
        12
      ],
      [
        "dynamic_mapping_profile",
        24,
        64
      ],
      [
        "chicken_context_release_en",
        88,
        1
      ]
    ]
  },
  "pdvoq_slice_cpu_return_context": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 12,
    "desc": "CPU return context to the dynamic context allocation machine. One use is in case of aged out queue.",
    "fields": [
      [
        "return_context",
        0,
        12
      ]
    ]
  },
  "pdvoq_slice_cpu_return_context_status": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 1,
    "desc": "CPU may/may-not return context to the dynamic context allocation machine. One use is in case of aged out queue.",
    "fields": [
      [
        "return_ready",
        0,
        1
      ]
    ]
  },
  "pdvoq_slice_profile2_slice_profile": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 3,
    "desc": "Reserve - Unused",
    "fields": [
      [
        "cgm_profile",
        0,
        3
      ]
    ]
  },
  "pdvoq_slice_delete_queue_counter_id": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 3,
    "desc": "See field's description",
    "fields": [
      [
        "delete_counter_id",
        0,
        3
      ]
    ]
  },
  "pdvoq_slice_slice_cgm_profile": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 3,
    "desc": "CGM Global Configs",
    "fields": [
      [
        "counter_id",
        0,
        3
      ]
    ]
  },
  "pdvoq_slice_buffers_consumption_lut_for_deq": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 8,
    "desc": "LUT for dequeue marking in VOQ-CGM based on Buffer Consumption. Index in Array is {Profile,BufferAvailableLevel} Profile is 5 bits BufferAvailableLevel is quantized to 2 bits.",
    "fields": [
      [
        "deq_buffer_congestion_mark",
        0,
        8
      ]
    ]
  },
  "pdvoq_slice_pd_consumption_lut_for_deq": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 128,
    "desc": "LUT for dequeue marking in VOQ-CGM based on Pd Consumption. Decision is taken from offset {Profile,PktAvailableLevel} Profile is 5 bits PktAvailableLevel is quantized to 2 bits.",
    "fields": [
      [
        "deq_pkt_congestion_mark",
        0,
        128
      ]
    ]
  },
  "pdvoq_slice_voq_cgm_aging_machine_cnf": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 7,
    "desc": "ConfigRegisters for aging machine",
    "fields": [
      [
        "voq_cgm_aging_start_offset",
        0,
        6
      ],
      [
        "voq_cgm_aging_disable",
        6,
        1
      ]
    ]
  },
  "pdvoq_slice_voq_cgm_enq_time_fifo_cfg": {
    "type": "register",
    "block": "pdvoq_slice",
    "width": 1,
    "desc": "Config Register for fifo that stores the enq time of a PD between read report and Deq Cmd ",
    "fields": [
      [
        "bypass_enq_time_fifo",
        0,
        1
      ]
    ]
  },
  "pdvoq_slice_rdrqsn": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 14,
    "desc": "Read request sequence number, entry per queue, each entry is initialized to the entry number. The sequence number is incremented (RMW) every read-request command and written to an old sequence number value in case the ICS asks for retransmit (on dequeue-command).",
    "fields": [
      [
        "rdrqsndata",
        0,
        14
      ]
    ]
  },
  "pdvoq_slice_rdsn": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 14,
    "desc": "Read sequence number, entry per queue, each entry is initialized to the entry number.  The sequence number is incremented every dequeue-command from the ICS and read every enqueue-command by the write-queue-manager. ",
    "fields": [
      [
        "rdsndata",
        0,
        14
      ]
    ]
  },
  "pdvoq_slice_rdbc": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 23,
    "desc": "Read bytes count, entry per queue, initialized to 0. The read bytes count is incremented (RMW) with the packet size every dequeue-command from the ICS, and read every enqueue-command, 2R+W memory.",
    "fields": [
      [
        "rdbcdata",
        0,
        23
      ]
    ]
  },
  "pdvoq_slice_rdbufcnt": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 14,
    "desc": "Similar to rdbc but in SMS buffers. CGM need to know the queue size in SMS buffer units. SMS buffer is 384B.",
    "fields": [
      [
        "rdbufcntdata",
        0,
        14
      ]
    ]
  },
  "pdvoq_slice_wrrqsn": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 14,
    "desc": "Write request sequence number, entry per queue. Each entry is initialized to the entry number (in order to prevent pressure on the first exact-match core). The sequence number is incremented by the write-queue-manager (RMW) every enqueue-command, R+W (Two ports) memory.",
    "fields": [
      [
        "wrrqsndata",
        0,
        14
      ]
    ]
  },
  "pdvoq_slice_wrsn": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 14,
    "desc": "Write sequence number, entry per queue, each entry is initialized to the entry number.  The sequence number increments every write report (read-increment-write) and read every De-queue command, 2R+W memory. ",
    "fields": [
      [
        "wrsndata",
        0,
        14
      ]
    ]
  },
  "pdvoq_slice_wrbc": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 23,
    "desc": "Write bytes count, entry per queue, initialized to 0.  The write bytes count is incremented (RMW) in packet size every write-report and read every dequeue-command, 2R+W memory.",
    "fields": [
      [
        "wrbcdata",
        0,
        23
      ]
    ]
  },
  "pdvoq_slice_wrbufcnt": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 14,
    "desc": "Similar to wrbc but in SMS buffers. CGM need to know the queue size in SMS buffer units. SMS buffer is 384B.",
    "fields": [
      [
        "wrbufcntdata",
        0,
        14
      ]
    ]
  },
  "pdvoq_slice_voq2context": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 12,
    "desc": "context per voq. Managed by the context mapper.  Read by ICS when it receives credit-grant and need to translate the VOQ\\# to context.",
    "fields": [
      [
        "voq2context_data",
        0,
        12
      ]
    ]
  },
  "pdvoq_slice_cand_rel_fifo": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 12,
    "desc": "Fifo to hold context\\# released by the ICS",
    "fields": [
      [
        "context_to_release",
        0,
        12
      ]
    ]
  },
  "pdvoq_slice_in_cand_rel_fifo_set": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 64,
    "desc": "The context resides in the CandRelFifo - set-clear-read to prevent double entries in the fifo",
    "fields": [
      [
        "ctx_rel_set",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice_in_cand_rel_fifo_clr": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 64,
    "desc": "The context resides in the CandRelFifo - set-clear-read to prevent double entries in the fifo",
    "fields": [
      [
        "ctx_rel_clr",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice_context_release_eligible_set": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 64,
    "desc": "The context is empty and thus ready for release SCRP",
    "fields": [
      [
        "ctx_rel_elgbl_set",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice_context_release_eligible_clr": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 64,
    "desc": "The context is empty and thus ready for release SCRP",
    "fields": [
      [
        "ctx_rel_elgbl_clr",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice_context_in_dram_set": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 64,
    "desc": "The context is in the DRAM and thus it is not ready for release SCR",
    "fields": [
      [
        "ctx_in_dram_set",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice_context_in_dram_clr": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 64,
    "desc": "The context is in the DRAM and thus it is not ready for release SCR",
    "fields": [
      [
        "ctx_in_dram_clr",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice_context_map_valid_set": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 64,
    "desc": "The context is mapped to VOQ (SCR)",
    "fields": [
      [
        "ctx_map_valid_set",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice_context_map_valid_clr": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 64,
    "desc": "The context is mapped to VOQ (SCR)",
    "fields": [
      [
        "ctx_map_valid_clr",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice_contextfbm_bmp": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 64,
    "desc": "bitmap memory for the free buffer manager",
    "fields": [
      [
        "contextfbm_bmpdata",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice_new_voq_set": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 64,
    "desc": "This context is a new-voq (first credit grant did not arrive / first PD was not transmitted)",
    "fields": [
      [
        "new_voq_set_bits",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice_new_voq_clr": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 64,
    "desc": "This context is a new-voq (first credit grant did not arrive / first PD was not transmitted)",
    "fields": [
      [
        "new_voq_clr_bits",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice_voq_properties": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 128,
    "desc": "context per voq. Managed by the context mapper.  Read by ICS when it receives credit-grant and need to translate the VOQ\\# to context.",
    "fields": [
      [
        "profile",
        0,
        128
      ]
    ]
  },
  "pdvoq_slice_static_mapping": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 64,
    "desc": "Mark the static context so they want be reused - returned to the pool",
    "fields": [
      [
        "static_mapping_bitmap",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice_context_allocate_set_master": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 32,
    "desc": "VOQ is allocated to context (SCR)",
    "fields": [
      [
        "bitmap_a",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice_context_allocate_set_slave": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 32,
    "desc": "VOQ is allocated to context (SCR)",
    "fields": [
      [
        "bitmap_b",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice_context_allocate_clr_master": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 32,
    "desc": "VOQ is allocated to context (SCR)",
    "fields": [
      [
        "bitmap_c",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice_context_allocate_clr_slave": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 32,
    "desc": "VOQ is allocated to context (SCR)",
    "fields": [
      [
        "bitmap_d",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice_context_allocate_grant_set": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 32,
    "desc": "VOQ is allocated to context (SCR)",
    "fields": [
      [
        "bitmap_e",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice_context_allocate_grant_clr": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 32,
    "desc": "VOQ is allocated to context (SCR)",
    "fields": [
      [
        "bitmap_f",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice_context2voq": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 16,
    "desc": "credit allocate read port for credit grant",
    "fields": [
      [
        "context2voq_bits",
        0,
        16
      ]
    ]
  },
  "pdvoq_slice_rqm_free_fifo": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 31,
    "desc": "fifo for dequeue between RQM and the EMCs",
    "fields": [
      [
        "rqm_fifo_dat_bank",
        0,
        4
      ],
      [
        "rqm_fifo_dat_idx",
        4,
        14
      ],
      [
        "rqm_fifo_dat_buf",
        18,
        13
      ]
    ]
  },
  "pdvoq_slice_voqcgm_profile": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 5,
    "desc": "Dynamic CGM profile per context used by voq_cgm",
    "fields": [
      [
        "cgm_profile",
        0,
        5
      ]
    ]
  },
  "pdvoq_slice_profile_buff_region_thresholds": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 98,
    "desc": "Per Profile Thresholds for max queue size in buffers to be included in Region X. i.e. if QsizeBuffRegion0 < QsizeBuff <= QsizeBuffRegion1 then the region is 1. If QsizeBuffRegion6 < QsizeBuff the region is 7",
    "fields": [
      [
        "qsize_buff_region",
        0,
        98
      ]
    ]
  },
  "pdvoq_slice_profile_pkt_region_thresholds": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 98,
    "desc": "Per Profile Thresholds for max queue size in PDs to be included in Region X. i.e. if QsizePktRegion0 < QsizePkts <= QsizePktRegion1 then the region is 1. If QsizePktRegion6 < QsizePkts the region is 7",
    "fields": [
      [
        "qsize_pkt_region",
        0,
        98
      ]
    ]
  },
  "pdvoq_slice_profile_pkt_enq_time_region_thresholds": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 120,
    "desc": "Per Profile Thresholds for Voq-Delay to be in Region X. i.e. if PdEnqTimeRegion0 < Qdelay <= PdEnqTimeRegion1 then region is 1. If PdEnqTimeRegion14 < Qdelay region is 15",
    "fields": [
      [
        "pkt_enq_time_region",
        0,
        120
      ]
    ]
  },
  "pdvoq_slice_buffers_consumption_lut_for_enq": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 64,
    "desc": "CGM Enqueue test LUT for queue size in buffers. The result of the test is a decision for DropGreen, DropYellow, EvictToDram and CongestionMark. Every entry in memory holds 16 bits for each decision type and the final decision is selected based on the 4 bit quantized queue delay level. Address in memory is: {Profile,DramContextAvailable,RxpdrIngressCounterRegion,VoqSizeBuffersLevel} Profile is 5 bits. DramContextAvailable is 1 bit and is received from the ICS. RxpdrIngressCounterRegion is 2 bits of Rxpdr's CounterA Utilization level. VoqSizeBuffersLevel is 3 bits and is the quantized queue size in buffers based on ProfileBuffRegionThresholds Memory.",
    "fields": [
      [
        "drop_green",
        0,
        16
      ],
      [
        "drop_yellow",
        16,
        16
      ],
      [
        "evict_to_dram",
        32,
        16
      ],
      [
        "congestion_mark",
        48,
        16
      ]
    ]
  },
  "pdvoq_slice_pd_consumption_lut_for_enq": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 64,
    "desc": "CGM Enqueue test LUT for queue size in PDs. The result of the test is a decision for DropGreen, DropYellow, EvictToDram and CongestionMark. Every entry in memory holds 16 bits for each decision type and the final decision is selected based on the 4 bit quantized queue delay level. Address in memory is: {Profile,PdvoqPdCounter0Level,VoqSizePdsLevel} CGM logic implemented in memory. Profile is 5 bits. PdvoqPdCounter0Level is 2 bits of PDVOQ's PD Counter 0  Utilization level. VoqSizePdsLevel is 3 bits and is the quantized queue size in PDs based on ProfilePktRegionThresholds Memory.",
    "fields": [
      [
        "drop_green",
        0,
        16
      ],
      [
        "drop_yellow",
        16,
        16
      ],
      [
        "evict_to_dram",
        32,
        16
      ],
      [
        "congestion_mark",
        48,
        16
      ]
    ]
  },
  "pdvoq_slice_voq_enq_rpt_size_for_enq": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 6,
    "desc": "Enq Report Qsize region per context for Enq pipe",
    "fields": [
      [
        "buff_region",
        0,
        3
      ],
      [
        "pkt_region",
        3,
        3
      ]
    ]
  },
  "pdvoq_slice_voq_deq_rpt_size_for_enq": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 6,
    "desc": "Deq Report Qsize region per context for Enq pipe",
    "fields": [
      [
        "buff_region",
        0,
        3
      ],
      [
        "pkt_region",
        3,
        3
      ]
    ]
  },
  "pdvoq_slice_voq_enq_rpt_size_for_deq": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 3,
    "desc": "Enq Report Qsize region per context for Enq pipe",
    "fields": [
      [
        "buff_region",
        0,
        3
      ]
    ]
  },
  "pdvoq_slice_voq_deq_rpt_size_for_deq": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 3,
    "desc": "Deq Report Qsize region per context for Enq pipe",
    "fields": [
      [
        "buff_region",
        0,
        3
      ]
    ]
  },
  "pdvoq_slice_last_rpt_enq_set_mem": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 32,
    "desc": "Set part of Set Clear Red Memory Needs to be initiated to 0",
    "fields": [
      [
        "enq_valid",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice_last_rpt_enq_set_mem_extra": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 32,
    "desc": "Set part of Set Clear Red Memory Needs to be initiated to 0",
    "fields": [
      [
        "enq_valid",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice_last_rpt_enq_clr_mem": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 32,
    "desc": "Clr part of Set Clear Red Memory Needs to be initiated to 0",
    "fields": [
      [
        "deq_valid",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice_last_rpt_enq_clr_mem_extra": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 32,
    "desc": "Clr part of Set Clear Red Memory Needs to be initiated to 0",
    "fields": [
      [
        "deq_valid",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice_voq_tenq_head_enq": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 8,
    "desc": "Enq time for CGM",
    "fields": [
      [
        "t_enq",
        0,
        8
      ]
    ]
  },
  "pdvoq_slice_voq_tenq_head_rd": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 8,
    "desc": "Voq Head time for CGM",
    "fields": [
      [
        "t_enq",
        0,
        8
      ]
    ]
  },
  "pdvoq_slice_voq_tenq_head_msb_enq": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 2,
    "desc": "Enq time for CGM",
    "fields": [
      [
        "t_enq",
        0,
        2
      ]
    ]
  },
  "pdvoq_slice_voq_tenq_head_msb_rd": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 2,
    "desc": "Voq Head time for CGM",
    "fields": [
      [
        "t_enq",
        0,
        2
      ]
    ]
  },
  "pdvoq_slice_head_time_enq_set_mem": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 32,
    "desc": "Set part of Set Clear Red Memory Needs to be initiated to 0",
    "fields": [
      [
        "enq_valid",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice_head_time_enq_set_mem_extra": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 32,
    "desc": "Set part of Set Clear Red Memory Needs to be initiated to 0",
    "fields": [
      [
        "enq_valid",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice_head_time_enq_clr_mem": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 32,
    "desc": "Clr part of Set Clear Red Memory Needs to be initiated to 0",
    "fields": [
      [
        "deq_valid",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice_head_time_enq_clr_mem_extra": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 32,
    "desc": "Clr part of Set Clear Red Memory Needs to be initiated to 0",
    "fields": [
      [
        "deq_valid",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice_is_aging_set_mem": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 32,
    "desc": "Set part of Set Clear Red Memory Needs to be initiated to 0",
    "fields": [
      [
        "aging",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice_is_aging_clr_mem": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 32,
    "desc": "Set part of Set Clear Red Memory Needs to be initiated to 0",
    "fields": [
      [
        "aging",
        0,
        32
      ]
    ]
  },
  "pdvoq_slice_admission_result_dram": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 64,
    "desc": "Dram Admission Result Memory",
    "fields": [
      [
        "admission_result",
        0,
        64
      ]
    ]
  },
  "pdvoq_slice_wred_region": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 96,
    "desc": "Region for Wred mark/drop Needs to be initiated to 0",
    "fields": [
      [
        "region",
        0,
        96
      ]
    ]
  },
  "pdvoq_slice_dram_cgm_profile": {
    "type": "memory",
    "block": "pdvoq_slice",
    "width": 106,
    "desc": "Global Portion of Profiles for admission test. For every CGM profile define the action of the WRED mechanism (i.e. drop or mark) and the probabilty of the action when the queue size is in each of the WRED regions.",
    "fields": [
      [
        "wred_action",
        0,
        2
      ],
      [
        "wred_probability_region0",
        2,
        13
      ],
      [
        "wred_probability_region1",
        15,
        13
      ],
      [
        "wred_probability_region2",
        28,
        13
      ],
      [
        "wred_probability_region3",
        41,
        13
      ],
      [
        "wred_probability_region4",
        54,
        13
      ],
      [
        "wred_probability_region5",
        67,
        13
      ],
      [
        "wred_probability_region6",
        80,
        13
      ],
      [
        "wred_probability_region7",
        93,
        13
      ]
    ]
  },
  "pdvoq_shared_mma_interrupt_register": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 3,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "general_interrupt_register_summary",
        1,
        1
      ],
      [
        "cgm_counter_overflow_int_summary",
        2,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_mem_protect_interrupt": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_mem_protect_interrupt_test": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 30,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "wr_req_fifo0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "wr_req_fifo1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "wr_req_fifo2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "wr_req_fifo3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "wr_req_fifo4_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "wr_req_fifo5_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "rd_req_fifo0_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "rd_req_fifo1_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "rd_req_fifo2_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "rd_req_fifo3_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "rd_req_fifo4_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "rd_req_fifo5_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "rd_result_fifo0_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "rd_result_fifo1_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "rd_result_fifo2_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "rd_result_fifo3_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "rd_result_fifo4_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "rd_result_fifo5_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "pre_shr_wr_fifo0_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "pre_shr_wr_fifo1_ecc_1b_err_interrupt_mask",
        19,
        1
      ],
      [
        "pre_shr_wr_fifo2_ecc_1b_err_interrupt_mask",
        20,
        1
      ],
      [
        "pre_shr_wr_fifo3_ecc_1b_err_interrupt_mask",
        21,
        1
      ],
      [
        "pre_shr_wr_fifo4_ecc_1b_err_interrupt_mask",
        22,
        1
      ],
      [
        "pre_shr_wr_fifo5_ecc_1b_err_interrupt_mask",
        23,
        1
      ],
      [
        "delete_context_fifo0_ecc_1b_err_interrupt_mask",
        24,
        1
      ],
      [
        "delete_context_fifo1_ecc_1b_err_interrupt_mask",
        25,
        1
      ],
      [
        "delete_context_fifo2_ecc_1b_err_interrupt_mask",
        26,
        1
      ],
      [
        "delete_context_fifo3_ecc_1b_err_interrupt_mask",
        27,
        1
      ],
      [
        "delete_context_fifo4_ecc_1b_err_interrupt_mask",
        28,
        1
      ],
      [
        "delete_context_fifo5_ecc_1b_err_interrupt_mask",
        29,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 30,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "wr_req_fifo0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "wr_req_fifo1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "wr_req_fifo2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "wr_req_fifo3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "wr_req_fifo4_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "wr_req_fifo5_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "rd_req_fifo0_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "rd_req_fifo1_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "rd_req_fifo2_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "rd_req_fifo3_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "rd_req_fifo4_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "rd_req_fifo5_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "rd_result_fifo0_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "rd_result_fifo1_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "rd_result_fifo2_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "rd_result_fifo3_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "rd_result_fifo4_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "rd_result_fifo5_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "pre_shr_wr_fifo0_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "pre_shr_wr_fifo1_ecc_2b_err_interrupt_mask",
        19,
        1
      ],
      [
        "pre_shr_wr_fifo2_ecc_2b_err_interrupt_mask",
        20,
        1
      ],
      [
        "pre_shr_wr_fifo3_ecc_2b_err_interrupt_mask",
        21,
        1
      ],
      [
        "pre_shr_wr_fifo4_ecc_2b_err_interrupt_mask",
        22,
        1
      ],
      [
        "pre_shr_wr_fifo5_ecc_2b_err_interrupt_mask",
        23,
        1
      ],
      [
        "delete_context_fifo0_ecc_2b_err_interrupt_mask",
        24,
        1
      ],
      [
        "delete_context_fifo1_ecc_2b_err_interrupt_mask",
        25,
        1
      ],
      [
        "delete_context_fifo2_ecc_2b_err_interrupt_mask",
        26,
        1
      ],
      [
        "delete_context_fifo3_ecc_2b_err_interrupt_mask",
        27,
        1
      ],
      [
        "delete_context_fifo4_ecc_2b_err_interrupt_mask",
        28,
        1
      ],
      [
        "delete_context_fifo5_ecc_2b_err_interrupt_mask",
        29,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 30,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "wr_req_fifo0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "wr_req_fifo1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "wr_req_fifo2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "wr_req_fifo3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "wr_req_fifo4_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "wr_req_fifo5_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "rd_req_fifo0_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "rd_req_fifo1_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "rd_req_fifo2_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "rd_req_fifo3_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "rd_req_fifo4_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "rd_req_fifo5_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "rd_result_fifo0_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "rd_result_fifo1_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "rd_result_fifo2_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "rd_result_fifo3_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "rd_result_fifo4_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "rd_result_fifo5_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "pre_shr_wr_fifo0_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "pre_shr_wr_fifo1_ecc_1b_err_initiate",
        19,
        1
      ],
      [
        "pre_shr_wr_fifo2_ecc_1b_err_initiate",
        20,
        1
      ],
      [
        "pre_shr_wr_fifo3_ecc_1b_err_initiate",
        21,
        1
      ],
      [
        "pre_shr_wr_fifo4_ecc_1b_err_initiate",
        22,
        1
      ],
      [
        "pre_shr_wr_fifo5_ecc_1b_err_initiate",
        23,
        1
      ],
      [
        "delete_context_fifo0_ecc_1b_err_initiate",
        24,
        1
      ],
      [
        "delete_context_fifo1_ecc_1b_err_initiate",
        25,
        1
      ],
      [
        "delete_context_fifo2_ecc_1b_err_initiate",
        26,
        1
      ],
      [
        "delete_context_fifo3_ecc_1b_err_initiate",
        27,
        1
      ],
      [
        "delete_context_fifo4_ecc_1b_err_initiate",
        28,
        1
      ],
      [
        "delete_context_fifo5_ecc_1b_err_initiate",
        29,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 30,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "wr_req_fifo0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "wr_req_fifo1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "wr_req_fifo2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "wr_req_fifo3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "wr_req_fifo4_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "wr_req_fifo5_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "rd_req_fifo0_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "rd_req_fifo1_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "rd_req_fifo2_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "rd_req_fifo3_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "rd_req_fifo4_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "rd_req_fifo5_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "rd_result_fifo0_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "rd_result_fifo1_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "rd_result_fifo2_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "rd_result_fifo3_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "rd_result_fifo4_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "rd_result_fifo5_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "pre_shr_wr_fifo0_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "pre_shr_wr_fifo1_ecc_2b_err_initiate",
        19,
        1
      ],
      [
        "pre_shr_wr_fifo2_ecc_2b_err_initiate",
        20,
        1
      ],
      [
        "pre_shr_wr_fifo3_ecc_2b_err_initiate",
        21,
        1
      ],
      [
        "pre_shr_wr_fifo4_ecc_2b_err_initiate",
        22,
        1
      ],
      [
        "pre_shr_wr_fifo5_ecc_2b_err_initiate",
        23,
        1
      ],
      [
        "delete_context_fifo0_ecc_2b_err_initiate",
        24,
        1
      ],
      [
        "delete_context_fifo1_ecc_2b_err_initiate",
        25,
        1
      ],
      [
        "delete_context_fifo2_ecc_2b_err_initiate",
        26,
        1
      ],
      [
        "delete_context_fifo3_ecc_2b_err_initiate",
        27,
        1
      ],
      [
        "delete_context_fifo4_ecc_2b_err_initiate",
        28,
        1
      ],
      [
        "delete_context_fifo5_ecc_2b_err_initiate",
        29,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_mem_protect_err_status": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 30,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "wr_req_fifo0_err_int",
        0,
        1
      ],
      [
        "wr_req_fifo1_err_int",
        1,
        1
      ],
      [
        "wr_req_fifo2_err_int",
        2,
        1
      ],
      [
        "wr_req_fifo3_err_int",
        3,
        1
      ],
      [
        "wr_req_fifo4_err_int",
        4,
        1
      ],
      [
        "wr_req_fifo5_err_int",
        5,
        1
      ],
      [
        "rd_req_fifo0_err_int",
        6,
        1
      ],
      [
        "rd_req_fifo1_err_int",
        7,
        1
      ],
      [
        "rd_req_fifo2_err_int",
        8,
        1
      ],
      [
        "rd_req_fifo3_err_int",
        9,
        1
      ],
      [
        "rd_req_fifo4_err_int",
        10,
        1
      ],
      [
        "rd_req_fifo5_err_int",
        11,
        1
      ],
      [
        "rd_result_fifo0_err_int",
        12,
        1
      ],
      [
        "rd_result_fifo1_err_int",
        13,
        1
      ],
      [
        "rd_result_fifo2_err_int",
        14,
        1
      ],
      [
        "rd_result_fifo3_err_int",
        15,
        1
      ],
      [
        "rd_result_fifo4_err_int",
        16,
        1
      ],
      [
        "rd_result_fifo5_err_int",
        17,
        1
      ],
      [
        "pre_shr_wr_fifo0_err_int",
        18,
        1
      ],
      [
        "pre_shr_wr_fifo1_err_int",
        19,
        1
      ],
      [
        "pre_shr_wr_fifo2_err_int",
        20,
        1
      ],
      [
        "pre_shr_wr_fifo3_err_int",
        21,
        1
      ],
      [
        "pre_shr_wr_fifo4_err_int",
        22,
        1
      ],
      [
        "pre_shr_wr_fifo5_err_int",
        23,
        1
      ],
      [
        "delete_context_fifo0_err_int",
        24,
        1
      ],
      [
        "delete_context_fifo1_err_int",
        25,
        1
      ],
      [
        "delete_context_fifo2_err_int",
        26,
        1
      ],
      [
        "delete_context_fifo3_err_int",
        27,
        1
      ],
      [
        "delete_context_fifo4_err_int",
        28,
        1
      ],
      [
        "delete_context_fifo5_err_int",
        29,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_selected_ser_error_info": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 10,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        8
      ],
      [
        "mem_err_type",
        8,
        2
      ]
    ]
  },
  "pdvoq_shared_mma_ser_error_debug_configuration": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 6,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        5
      ],
      [
        "reset_memory_errors",
        5,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_ecc_1b_err_debug": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "pdvoq_shared_mma_ecc_2b_err_debug": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "pdvoq_shared_mma_mbist_pass_status": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 60,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        60
      ]
    ]
  },
  "pdvoq_shared_mma_mbist_fail_status": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 60,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        60
      ]
    ]
  },
  "pdvoq_shared_mma_counter_timer": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "pdvoq_shared_mma_counter_timer_trigger_reg": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_memory_access_timeout": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "pdvoq_shared_mma_broadcast_config_reg": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "pdvoq_shared_mma_memory_prot_bypass": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_soft_reset_configuration": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_mbist_configuration": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_power_down_configuration": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_spare_reg": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "pdvoq_shared_mma_pmro_ctrl": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "pdvoq_shared_mma_pmro_status": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_mirror_bus_conf_reg": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "pdvoq_shared_mma_mirror_bus_status": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "pdvoq_shared_mma_device_time_offset_cfg": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "pdvoq_shared_mma_general_interrupt_register": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 2,
    "desc": "Interrupt",
    "fields": [
      [
        "delete_context_fifo_overflow",
        0,
        1
      ],
      [
        "pre_shr_fifo_overflow",
        1,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_general_interrupt_register_mask": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 2,
    "desc": "This register masks GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "delete_context_fifo_overflow_mask",
        0,
        1
      ],
      [
        "pre_shr_fifo_overflow_mask",
        1,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_general_interrupt_register_test": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 2,
    "desc": "This register tests GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "delete_context_fifo_overflow_test",
        0,
        1
      ],
      [
        "pre_shr_fifo_overflow_test",
        1,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_debug_counters": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "read_rpt_count",
        0,
        16
      ]
    ]
  },
  "pdvoq_shared_mma_debug_fifo_stat": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 22,
    "desc": "",
    "fields": [
      [
        "delete_context_fifo_size",
        0,
        7
      ],
      [
        "dequeue_marking_fifo_stat",
        7,
        10
      ],
      [
        "rqm_to_shr_fifo_stat",
        17,
        5
      ]
    ]
  },
  "pdvoq_shared_mma_last_in_pd": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "last_incoming_pd",
        0,
        32
      ]
    ]
  },
  "pdvoq_shared_mma_debug_conf": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 6,
    "desc": "",
    "fields": [
      [
        "pd_mux_sel",
        0,
        6
      ]
    ]
  },
  "pdvoq_shared_mma_global_conf": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 27,
    "desc": "Global Config",
    "fields": [
      [
        "enq_time_units",
        0,
        1
      ],
      [
        "delete_context_priority_weight",
        1,
        4
      ],
      [
        "delete_context_high_priority",
        5,
        8
      ],
      [
        "delete_context_max_qsize",
        13,
        8
      ],
      [
        "empd_slowdown_rate",
        21,
        5
      ],
      [
        "enable_database_alm_full",
        26,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_compensation_per_ifg": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 80,
    "desc": "Packet size compensation per IFG register",
    "fields": [
      [
        "ifg_per_source_if",
        0,
        64
      ],
      [
        "ifg0_compensation",
        64,
        7
      ],
      [
        "ifg1_compensation",
        71,
        7
      ],
      [
        "use_sch_comp_for_counters",
        78,
        1
      ],
      [
        "fabric_slice",
        79,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_almost_full_conf": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 39,
    "desc": "Global Config",
    "fields": [
      [
        "mma_req_alm_full_th",
        0,
        4
      ],
      [
        "reorder_alm_full_cfg",
        4,
        8
      ],
      [
        "rqm_to_shr_fifo_alm_full_th",
        12,
        5
      ],
      [
        "dequeue_marking_fifo_alm_full_th",
        17,
        9
      ],
      [
        "pre_shr_fifo_alm_full_th",
        26,
        6
      ],
      [
        "delete_context_fifo_alm_full_th",
        32,
        7
      ]
    ]
  },
  "pdvoq_shared_mma_cgm_counter_overflow_int": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 1,
    "desc": "Overflow/Underflow Interrupt",
    "fields": [
      [
        "cgm_counter_overflow",
        0,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_cgm_counter_overflow_int_mask": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 1,
    "desc": "This register masks CgmCounterOverflowInt interrupt register",
    "fields": [
      [
        "cgm_counter_overflow_mask",
        0,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_cgm_counter_overflow_int_test": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 1,
    "desc": "This register tests CgmCounterOverflowInt interrupt register",
    "fields": [
      [
        "cgm_counter_overflow_test",
        0,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_cgm_thresholds": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 85,
    "desc": "Thresholds for CGM drop per pool",
    "fields": [
      [
        "uc_th",
        0,
        17
      ],
      [
        "mc_th",
        17,
        17
      ],
      [
        "ms_uc_th",
        34,
        17
      ],
      [
        "ms_mc_th",
        51,
        17
      ],
      [
        "ms_uc_sch_th",
        68,
        17
      ]
    ]
  },
  "pdvoq_shared_mma_cgm_counters_max": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 68,
    "desc": "Max Values for CGM per pool counter. Crossing the value will raise interrupt",
    "fields": [
      [
        "uc_max_value",
        0,
        17
      ],
      [
        "mc_max_value",
        17,
        17
      ],
      [
        "ms_uc_max_value",
        34,
        17
      ],
      [
        "ms_mc_max_value",
        51,
        17
      ]
    ]
  },
  "pdvoq_shared_mma_cgm_counter_values": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 68,
    "desc": "External register to allow access to current values for cgm counters. Read returns current value of counters. Write overwrites current value - for testing only.",
    "fields": [
      [
        "counter_uc",
        0,
        17
      ],
      [
        "counter_mc",
        17,
        17
      ],
      [
        "counter_ms_uc",
        34,
        17
      ],
      [
        "counter_ms_mc",
        51,
        17
      ]
    ]
  },
  "pdvoq_shared_mma_cgm_pool_available_region": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 51,
    "desc": "Quantization values for CGM Counter UC Pool. The value quantized is the used pool size.  That is if the current number of PDs in the UC Pool is below UcRegion0 the quantized level will be 0. If the current value is above UcRegion2, the quantized level will be 3. The quantized value is used for drop and mark decisions in the slice and is an input to the PD related LUT. ",
    "fields": [
      [
        "uc_region0",
        0,
        17
      ],
      [
        "uc_region1",
        17,
        17
      ],
      [
        "uc_region2",
        34,
        17
      ]
    ]
  },
  "pdvoq_shared_mma_cgm_counter_wmk": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 68,
    "desc": "Watermark values of counters. Records the largest value for each counter since the last time this register was read.",
    "fields": [
      [
        "counter_uc_wmk",
        0,
        17
      ],
      [
        "counter_mc_wmk",
        17,
        17
      ],
      [
        "counter_ms_uc_wmk",
        34,
        17
      ],
      [
        "counter_ms_mc_wmk",
        51,
        17
      ]
    ]
  },
  "pdvoq_shared_mma_voq_counter_range": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 32,
    "desc": "Define voq range for instrumentation counters.  There are 4 regions and 4 counters per slice. For example in slice X and for n <= 3: If VoqNumber >= MinVoq[X*4+n] and VoqNumber <= MaxVoq[X*4+n] then CGM events (drop/mark/etc) will be accounted for in VoqCounters[X*4+n] register.",
    "fields": [
      [
        "min_voq",
        0,
        16
      ],
      [
        "max_voq",
        16,
        16
      ]
    ]
  },
  "pdvoq_shared_mma_voq_counters": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 184,
    "desc": "voq statistics Mapping VOQs to these counters is determined by VoqCounterRanges register",
    "fields": [
      [
        "enqueued_packets",
        0,
        20
      ],
      [
        "dropped_packets",
        20,
        20
      ],
      [
        "ecn_marked_packets",
        40,
        20
      ],
      [
        "fcn_marked_packets",
        60,
        20
      ],
      [
        "enqueued_bytes",
        80,
        26
      ],
      [
        "dropped_bytes",
        106,
        26
      ],
      [
        "ecn_marked_bytes",
        132,
        26
      ],
      [
        "fcn_marked_bytes",
        158,
        26
      ]
    ]
  },
  "pdvoq_shared_mma_largest_voq": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 30,
    "desc": "Largest Voq, 4 per slice",
    "fields": [
      [
        "voq_num",
        0,
        16
      ],
      [
        "qsize_buf",
        16,
        14
      ]
    ]
  },
  "pdvoq_shared_mma_cgm_counter_uc_hist_cfg": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 134,
    "desc": "",
    "fields": [
      [
        "cgm_counter_uc_hist_th0",
        0,
        17
      ],
      [
        "cgm_counter_uc_hist_th1",
        17,
        17
      ],
      [
        "cgm_counter_uc_hist_th2",
        34,
        17
      ],
      [
        "cgm_counter_uc_hist_th3",
        51,
        17
      ],
      [
        "cgm_counter_uc_hist_th4",
        68,
        17
      ],
      [
        "cgm_counter_uc_hist_th5",
        85,
        17
      ],
      [
        "cgm_counter_uc_hist_th6",
        102,
        17
      ],
      [
        "cgm_counter_uc_hist_time_interval",
        119,
        15
      ]
    ]
  },
  "pdvoq_shared_mma_cgm_counter_uc_hist_status": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "cgm_counter_uc_hist_value0",
        0,
        32
      ],
      [
        "cgm_counter_uc_hist_overflow0",
        32,
        1
      ],
      [
        "cgm_counter_uc_hist_value1",
        33,
        32
      ],
      [
        "cgm_counter_uc_hist_overflow1",
        65,
        1
      ],
      [
        "cgm_counter_uc_hist_value2",
        66,
        32
      ],
      [
        "cgm_counter_uc_hist_overflow2",
        98,
        1
      ],
      [
        "cgm_counter_uc_hist_value3",
        99,
        32
      ],
      [
        "cgm_counter_uc_hist_overflow3",
        131,
        1
      ],
      [
        "cgm_counter_uc_hist_value4",
        132,
        32
      ],
      [
        "cgm_counter_uc_hist_overflow4",
        164,
        1
      ],
      [
        "cgm_counter_uc_hist_value5",
        165,
        32
      ],
      [
        "cgm_counter_uc_hist_overflow5",
        197,
        1
      ],
      [
        "cgm_counter_uc_hist_value6",
        198,
        32
      ],
      [
        "cgm_counter_uc_hist_overflow6",
        230,
        1
      ],
      [
        "cgm_counter_uc_hist_value7",
        231,
        32
      ],
      [
        "cgm_counter_uc_hist_overflow7",
        263,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_cgm_counter_mc_hist_cfg": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 134,
    "desc": "",
    "fields": [
      [
        "cgm_counter_mc_hist_th0",
        0,
        17
      ],
      [
        "cgm_counter_mc_hist_th1",
        17,
        17
      ],
      [
        "cgm_counter_mc_hist_th2",
        34,
        17
      ],
      [
        "cgm_counter_mc_hist_th3",
        51,
        17
      ],
      [
        "cgm_counter_mc_hist_th4",
        68,
        17
      ],
      [
        "cgm_counter_mc_hist_th5",
        85,
        17
      ],
      [
        "cgm_counter_mc_hist_th6",
        102,
        17
      ],
      [
        "cgm_counter_mc_hist_time_interval",
        119,
        15
      ]
    ]
  },
  "pdvoq_shared_mma_cgm_counter_mc_hist_status": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "cgm_counter_mc_hist_value0",
        0,
        32
      ],
      [
        "cgm_counter_mc_hist_overflow0",
        32,
        1
      ],
      [
        "cgm_counter_mc_hist_value1",
        33,
        32
      ],
      [
        "cgm_counter_mc_hist_overflow1",
        65,
        1
      ],
      [
        "cgm_counter_mc_hist_value2",
        66,
        32
      ],
      [
        "cgm_counter_mc_hist_overflow2",
        98,
        1
      ],
      [
        "cgm_counter_mc_hist_value3",
        99,
        32
      ],
      [
        "cgm_counter_mc_hist_overflow3",
        131,
        1
      ],
      [
        "cgm_counter_mc_hist_value4",
        132,
        32
      ],
      [
        "cgm_counter_mc_hist_overflow4",
        164,
        1
      ],
      [
        "cgm_counter_mc_hist_value5",
        165,
        32
      ],
      [
        "cgm_counter_mc_hist_overflow5",
        197,
        1
      ],
      [
        "cgm_counter_mc_hist_value6",
        198,
        32
      ],
      [
        "cgm_counter_mc_hist_overflow6",
        230,
        1
      ],
      [
        "cgm_counter_mc_hist_value7",
        231,
        32
      ],
      [
        "cgm_counter_mc_hist_overflow7",
        263,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_cgm_counter_ms_uc_hist_cfg": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 134,
    "desc": "",
    "fields": [
      [
        "cgm_counter_ms_uc_hist_th0",
        0,
        17
      ],
      [
        "cgm_counter_ms_uc_hist_th1",
        17,
        17
      ],
      [
        "cgm_counter_ms_uc_hist_th2",
        34,
        17
      ],
      [
        "cgm_counter_ms_uc_hist_th3",
        51,
        17
      ],
      [
        "cgm_counter_ms_uc_hist_th4",
        68,
        17
      ],
      [
        "cgm_counter_ms_uc_hist_th5",
        85,
        17
      ],
      [
        "cgm_counter_ms_uc_hist_th6",
        102,
        17
      ],
      [
        "cgm_counter_ms_uc_hist_time_interval",
        119,
        15
      ]
    ]
  },
  "pdvoq_shared_mma_cgm_counter_ms_uc_hist_status": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "cgm_counter_ms_uc_hist_value0",
        0,
        32
      ],
      [
        "cgm_counter_ms_uc_hist_overflow0",
        32,
        1
      ],
      [
        "cgm_counter_ms_uc_hist_value1",
        33,
        32
      ],
      [
        "cgm_counter_ms_uc_hist_overflow1",
        65,
        1
      ],
      [
        "cgm_counter_ms_uc_hist_value2",
        66,
        32
      ],
      [
        "cgm_counter_ms_uc_hist_overflow2",
        98,
        1
      ],
      [
        "cgm_counter_ms_uc_hist_value3",
        99,
        32
      ],
      [
        "cgm_counter_ms_uc_hist_overflow3",
        131,
        1
      ],
      [
        "cgm_counter_ms_uc_hist_value4",
        132,
        32
      ],
      [
        "cgm_counter_ms_uc_hist_overflow4",
        164,
        1
      ],
      [
        "cgm_counter_ms_uc_hist_value5",
        165,
        32
      ],
      [
        "cgm_counter_ms_uc_hist_overflow5",
        197,
        1
      ],
      [
        "cgm_counter_ms_uc_hist_value6",
        198,
        32
      ],
      [
        "cgm_counter_ms_uc_hist_overflow6",
        230,
        1
      ],
      [
        "cgm_counter_ms_uc_hist_value7",
        231,
        32
      ],
      [
        "cgm_counter_ms_uc_hist_overflow7",
        263,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_cgm_counter_ms_mc_hist_cfg": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 134,
    "desc": "",
    "fields": [
      [
        "cgm_counter_ms_mc_hist_th0",
        0,
        17
      ],
      [
        "cgm_counter_ms_mc_hist_th1",
        17,
        17
      ],
      [
        "cgm_counter_ms_mc_hist_th2",
        34,
        17
      ],
      [
        "cgm_counter_ms_mc_hist_th3",
        51,
        17
      ],
      [
        "cgm_counter_ms_mc_hist_th4",
        68,
        17
      ],
      [
        "cgm_counter_ms_mc_hist_th5",
        85,
        17
      ],
      [
        "cgm_counter_ms_mc_hist_th6",
        102,
        17
      ],
      [
        "cgm_counter_ms_mc_hist_time_interval",
        119,
        15
      ]
    ]
  },
  "pdvoq_shared_mma_cgm_counter_ms_mc_hist_status": {
    "type": "register",
    "block": "pdvoq_shared_mma",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "cgm_counter_ms_mc_hist_value0",
        0,
        32
      ],
      [
        "cgm_counter_ms_mc_hist_overflow0",
        32,
        1
      ],
      [
        "cgm_counter_ms_mc_hist_value1",
        33,
        32
      ],
      [
        "cgm_counter_ms_mc_hist_overflow1",
        65,
        1
      ],
      [
        "cgm_counter_ms_mc_hist_value2",
        66,
        32
      ],
      [
        "cgm_counter_ms_mc_hist_overflow2",
        98,
        1
      ],
      [
        "cgm_counter_ms_mc_hist_value3",
        99,
        32
      ],
      [
        "cgm_counter_ms_mc_hist_overflow3",
        131,
        1
      ],
      [
        "cgm_counter_ms_mc_hist_value4",
        132,
        32
      ],
      [
        "cgm_counter_ms_mc_hist_overflow4",
        164,
        1
      ],
      [
        "cgm_counter_ms_mc_hist_value5",
        165,
        32
      ],
      [
        "cgm_counter_ms_mc_hist_overflow5",
        197,
        1
      ],
      [
        "cgm_counter_ms_mc_hist_value6",
        198,
        32
      ],
      [
        "cgm_counter_ms_mc_hist_overflow6",
        230,
        1
      ],
      [
        "cgm_counter_ms_mc_hist_value7",
        231,
        32
      ],
      [
        "cgm_counter_ms_mc_hist_overflow7",
        263,
        1
      ]
    ]
  },
  "pdvoq_shared_mma_wr_req_fifo": {
    "type": "memory",
    "block": "pdvoq_shared_mma",
    "width": 166,
    "desc": "Write request fifos in the maximal matching core",
    "fields": [
      [
        "wr_req_fifodata",
        0,
        166
      ]
    ]
  },
  "pdvoq_shared_mma_rd_req_fifo": {
    "type": "memory",
    "block": "pdvoq_shared_mma",
    "width": 25,
    "desc": "read request fifos in the maximal matching core",
    "fields": [
      [
        "rd_req_fifodata",
        0,
        25
      ]
    ]
  },
  "pdvoq_shared_mma_rd_result_fifo": {
    "type": "memory",
    "block": "pdvoq_shared_mma",
    "width": 192,
    "desc": "read result fifos in the maximal matching core",
    "fields": [
      [
        "rd_result_fifodata",
        0,
        192
      ]
    ]
  },
  "pdvoq_shared_mma_pre_shr_wr_fifo": {
    "type": "memory",
    "block": "pdvoq_shared_mma",
    "width": 127,
    "desc": "pre shr fifos",
    "fields": [
      [
        "pre_shr_wr_fifodata",
        0,
        127
      ]
    ]
  },
  "pdvoq_shared_mma_delete_context_fifo": {
    "type": "memory",
    "block": "pdvoq_shared_mma",
    "width": 88,
    "desc": "delete context fifos",
    "fields": [
      [
        "delete_context_fifodata",
        0,
        88
      ]
    ]
  },
  "reassembly_interrupt_register": {
    "type": "register",
    "block": "reassembly",
    "width": 1,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ]
    ]
  },
  "reassembly_mem_protect_interrupt": {
    "type": "register",
    "block": "reassembly",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "reassembly_mem_protect_interrupt_test": {
    "type": "register",
    "block": "reassembly",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "reassembly_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "reassembly",
    "width": 13,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "context_table0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "context_table1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "context_table2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "context_table3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "context_table4_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "context_table5_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "in_fifo0_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "in_fifo1_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "in_fifo2_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "in_fifo3_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "in_fifo4_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "in_fifo5_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "in_fifo6_ecc_1b_err_interrupt_mask",
        12,
        1
      ]
    ]
  },
  "reassembly_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "reassembly",
    "width": 13,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "context_table0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "context_table1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "context_table2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "context_table3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "context_table4_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "context_table5_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "in_fifo0_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "in_fifo1_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "in_fifo2_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "in_fifo3_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "in_fifo4_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "in_fifo5_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "in_fifo6_ecc_2b_err_interrupt_mask",
        12,
        1
      ]
    ]
  },
  "reassembly_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "reassembly",
    "width": 13,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "context_table0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "context_table1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "context_table2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "context_table3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "context_table4_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "context_table5_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "in_fifo0_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "in_fifo1_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "in_fifo2_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "in_fifo3_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "in_fifo4_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "in_fifo5_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "in_fifo6_ecc_1b_err_initiate",
        12,
        1
      ]
    ]
  },
  "reassembly_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "reassembly",
    "width": 13,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "context_table0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "context_table1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "context_table2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "context_table3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "context_table4_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "context_table5_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "in_fifo0_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "in_fifo1_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "in_fifo2_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "in_fifo3_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "in_fifo4_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "in_fifo5_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "in_fifo6_ecc_2b_err_initiate",
        12,
        1
      ]
    ]
  },
  "reassembly_mem_protect_err_status": {
    "type": "register",
    "block": "reassembly",
    "width": 13,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "context_table0_err_int",
        0,
        1
      ],
      [
        "context_table1_err_int",
        1,
        1
      ],
      [
        "context_table2_err_int",
        2,
        1
      ],
      [
        "context_table3_err_int",
        3,
        1
      ],
      [
        "context_table4_err_int",
        4,
        1
      ],
      [
        "context_table5_err_int",
        5,
        1
      ],
      [
        "in_fifo0_err_int",
        6,
        1
      ],
      [
        "in_fifo1_err_int",
        7,
        1
      ],
      [
        "in_fifo2_err_int",
        8,
        1
      ],
      [
        "in_fifo3_err_int",
        9,
        1
      ],
      [
        "in_fifo4_err_int",
        10,
        1
      ],
      [
        "in_fifo5_err_int",
        11,
        1
      ],
      [
        "in_fifo6_err_int",
        12,
        1
      ]
    ]
  },
  "reassembly_selected_ser_error_info": {
    "type": "register",
    "block": "reassembly",
    "width": 12,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        10
      ],
      [
        "mem_err_type",
        10,
        2
      ]
    ]
  },
  "reassembly_ser_error_debug_configuration": {
    "type": "register",
    "block": "reassembly",
    "width": 5,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        4
      ],
      [
        "reset_memory_errors",
        4,
        1
      ]
    ]
  },
  "reassembly_ecc_1b_err_debug": {
    "type": "register",
    "block": "reassembly",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "reassembly_ecc_2b_err_debug": {
    "type": "register",
    "block": "reassembly",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "reassembly_mbist_pass_status": {
    "type": "register",
    "block": "reassembly",
    "width": 64,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        64
      ]
    ]
  },
  "reassembly_mbist_fail_status": {
    "type": "register",
    "block": "reassembly",
    "width": 64,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        64
      ]
    ]
  },
  "reassembly_counter_timer": {
    "type": "register",
    "block": "reassembly",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "reassembly_counter_timer_trigger_reg": {
    "type": "register",
    "block": "reassembly",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "reassembly_memory_access_timeout": {
    "type": "register",
    "block": "reassembly",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "reassembly_broadcast_config_reg": {
    "type": "register",
    "block": "reassembly",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "reassembly_memory_prot_bypass": {
    "type": "register",
    "block": "reassembly",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "reassembly_soft_reset_configuration": {
    "type": "register",
    "block": "reassembly",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "reassembly_mbist_configuration": {
    "type": "register",
    "block": "reassembly",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "reassembly_power_down_configuration": {
    "type": "register",
    "block": "reassembly",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "reassembly_spare_reg": {
    "type": "register",
    "block": "reassembly",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "reassembly_pmro_ctrl": {
    "type": "register",
    "block": "reassembly",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "reassembly_pmro_status": {
    "type": "register",
    "block": "reassembly",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "reassembly_mirror_bus_conf_reg": {
    "type": "register",
    "block": "reassembly",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "reassembly_mirror_bus_status": {
    "type": "register",
    "block": "reassembly",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "reassembly_device_time_offset_cfg": {
    "type": "register",
    "block": "reassembly",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "reassembly_reassembly_conf_reg1": {
    "type": "register",
    "block": "reassembly",
    "width": 41,
    "desc": "This register was used for tuning parameters during the design phase. The value of these fields is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "ll_db_write_fifo_full_threshold",
        0,
        4
      ],
      [
        "in_fifo_ifg_pause_threshold",
        4,
        8
      ],
      [
        "in_fifo_rxpp_pause_threshold",
        12,
        8
      ],
      [
        "out_pd_fifo_full_threshold",
        20,
        7
      ],
      [
        "out_pd_control_fifo_full_threshold",
        27,
        7
      ],
      [
        "slice_disable_context_release",
        34,
        1
      ],
      [
        "slice_reassembly_credit_delay",
        35,
        5
      ],
      [
        "slice_disable_wait_for_fdll_credit",
        40,
        1
      ]
    ]
  },
  "reassembly_reassembly_slice_counters": {
    "type": "register",
    "block": "reassembly",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "incoming_packet_counter_slice",
        0,
        16
      ]
    ]
  },
  "reassembly_reassembly_counters": {
    "type": "register",
    "block": "reassembly",
    "width": 51,
    "desc": "",
    "fields": [
      [
        "slb_buffer_counter",
        0,
        18
      ],
      [
        "slb_buffer_counter_wraparound",
        18,
        1
      ],
      [
        "slb_drop_pkt_counter",
        19,
        32
      ]
    ]
  },
  "reassembly_slice_mode_reg": {
    "type": "register",
    "block": "reassembly",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "slice_mode",
        0,
        4
      ]
    ]
  },
  "reassembly_reassembly_pkt_rate_conf": {
    "type": "register",
    "block": "reassembly",
    "width": 24,
    "desc": "This register enables to limit the rate of packets that are sent from the reassembly to the next block.",
    "fields": [
      [
        "slice_pkt_rate_window",
        0,
        12
      ],
      [
        "slice_pkt_rate_num_of_pkts",
        12,
        12
      ]
    ]
  },
  "reassembly_reassembly_cgm_conf": {
    "type": "register",
    "block": "reassembly",
    "width": 31,
    "desc": "",
    "fields": [
      [
        "reorder_slb_buffers_threshold",
        0,
        18
      ],
      [
        "slb_max_snr_context",
        18,
        13
      ]
    ]
  },
  "reassembly_status_register": {
    "type": "register",
    "block": "reassembly",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "init_done",
        0,
        1
      ]
    ]
  },
  "reassembly_reassembly_last_in_pd_fd": {
    "type": "register",
    "block": "reassembly",
    "width": 80,
    "desc": "",
    "fields": [
      [
        "reassembly_last_incoming_pd",
        0,
        32
      ],
      [
        "reassembly_last_incoming_fd",
        32,
        16
      ],
      [
        "reassembly_last_incoming_dram_pd",
        48,
        16
      ],
      [
        "reassembly_last_incoming_dram_fd",
        64,
        16
      ]
    ]
  },
  "reassembly_reassembly_debug_conf": {
    "type": "register",
    "block": "reassembly",
    "width": 17,
    "desc": "",
    "fields": [
      [
        "last_incoming_pd_mux_sel",
        0,
        6
      ],
      [
        "last_incoming_fd_mux_sel",
        6,
        5
      ],
      [
        "last_incoming_dram_pd_mux_sel",
        11,
        4
      ],
      [
        "last_incoming_dram_fd_mux_sel",
        15,
        2
      ]
    ]
  },
  "reassembly_reassembly_debug_reg": {
    "type": "register",
    "block": "reassembly",
    "width": 7,
    "desc": "",
    "fields": [
      [
        "slice_context_manager_empty",
        0,
        1
      ],
      [
        "slice_pause_to_ifg",
        1,
        1
      ],
      [
        "slice_pause_to_rxpp",
        2,
        1
      ],
      [
        "slice_out_pd_fifo_full",
        3,
        1
      ],
      [
        "slice_out_pd_control_fifo_full",
        4,
        1
      ],
      [
        "slice_fdll_fifo_full",
        5,
        1
      ],
      [
        "slice_in_fifo_overflow",
        6,
        1
      ]
    ]
  },
  "reassembly_debug_pd_field_cfg": {
    "type": "register",
    "block": "reassembly",
    "width": 4,
    "desc": "PD debugger",
    "fields": [
      [
        "debug_pd_field_slice",
        0,
        3
      ],
      [
        "debug_pd_halt_trafic_on_match",
        3,
        1
      ]
    ]
  },
  "reassembly_debug_pd_field_status": {
    "type": "register",
    "block": "reassembly",
    "width": 96,
    "desc": "PD debug counters",
    "fields": [
      [
        "debug_pd_field_cnt",
        0,
        32
      ],
      [
        "debug_pd_total_pd_cnt",
        32,
        32
      ],
      [
        "debug_pd_total_byte_cnt",
        64,
        32
      ]
    ]
  },
  "reassembly_context_table": {
    "type": "memory",
    "block": "reassembly",
    "width": 294,
    "desc": "The Context Table keeps track of the pakcet fragments and combines it to a PD that is sent to the pipe when the packet is received completely.",
    "fields": [
      [
        "status",
        0,
        2
      ],
      [
        "packet_size",
        2,
        14
      ],
      [
        "packet_id",
        16,
        18
      ],
      [
        "fragment_seq_num",
        34,
        5
      ],
      [
        "pd",
        39,
        253
      ],
      [
        "drop",
        292,
        1
      ],
      [
        "crc_error",
        293,
        1
      ]
    ]
  },
  "reassembly_dram_context_table": {
    "type": "memory",
    "block": "reassembly",
    "width": 294,
    "desc": "",
    "fields": [
      [
        "dram_context_table_entry",
        0,
        294
      ]
    ]
  },
  "reassembly_context_manager": {
    "type": "memory",
    "block": "reassembly",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "context_available",
        0,
        16
      ]
    ]
  },
  "reassembly_out_pd_fifo": {
    "type": "memory",
    "block": "reassembly",
    "width": 285,
    "desc": "",
    "fields": [
      [
        "out_pd_fifo_data",
        0,
        285
      ]
    ]
  },
  "reassembly_in_fifo": {
    "type": "memory",
    "block": "reassembly",
    "width": 294,
    "desc": "",
    "fields": [
      [
        "in_fifo_data",
        0,
        294
      ]
    ]
  },
  "reassembly_source_port_map_table": {
    "type": "memory",
    "block": "reassembly",
    "width": 6,
    "desc": "Table per slice",
    "fields": [
      [
        "source_port_map",
        0,
        6
      ]
    ]
  },
  "reassembly_debug_pd_field_value_cfg": {
    "type": "memory",
    "block": "reassembly",
    "width": 285,
    "desc": "",
    "fields": [
      [
        "debug_pd_field_value",
        0,
        285
      ]
    ]
  },
  "reassembly_debug_pd_field_mask_cfg": {
    "type": "memory",
    "block": "reassembly",
    "width": 285,
    "desc": "",
    "fields": [
      [
        "debug_pd_field_mask",
        0,
        285
      ]
    ]
  },
  "nw_reorder_block_interrupt_register": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 1,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ]
    ]
  },
  "nw_reorder_block_mem_protect_interrupt": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "nw_reorder_block_mem_protect_interrupt_test": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "nw_reorder_block_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 12,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "nw_connection_table_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "out_pd_fifo_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "nw_exact_match_fbm0_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "nw_exact_match_fbm1_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "nw_exact_match_pd_memory_narrow_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "nw_exact_match_pd_memory_wide_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "event_chain2_connection_table_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "connection2_event_chain_table_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "nw_exact_match_verifier0_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "nw_exact_match_verifier1_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "nw_exact_match_verifier2_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "nw_exact_match_verifier3_ecc_1b_err_interrupt_mask",
        11,
        1
      ]
    ]
  },
  "nw_reorder_block_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 12,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "nw_connection_table_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "out_pd_fifo_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "nw_exact_match_fbm0_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "nw_exact_match_fbm1_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "nw_exact_match_pd_memory_narrow_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "nw_exact_match_pd_memory_wide_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "event_chain2_connection_table_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "connection2_event_chain_table_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "nw_exact_match_verifier0_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "nw_exact_match_verifier1_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "nw_exact_match_verifier2_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "nw_exact_match_verifier3_ecc_2b_err_interrupt_mask",
        11,
        1
      ]
    ]
  },
  "nw_reorder_block_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 12,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "nw_connection_table_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "out_pd_fifo_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "nw_exact_match_fbm0_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "nw_exact_match_fbm1_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "nw_exact_match_pd_memory_narrow_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "nw_exact_match_pd_memory_wide_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "event_chain2_connection_table_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "connection2_event_chain_table_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "nw_exact_match_verifier0_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "nw_exact_match_verifier1_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "nw_exact_match_verifier2_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "nw_exact_match_verifier3_ecc_1b_err_initiate",
        11,
        1
      ]
    ]
  },
  "nw_reorder_block_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 12,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "nw_connection_table_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "out_pd_fifo_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "nw_exact_match_fbm0_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "nw_exact_match_fbm1_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "nw_exact_match_pd_memory_narrow_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "nw_exact_match_pd_memory_wide_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "event_chain2_connection_table_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "connection2_event_chain_table_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "nw_exact_match_verifier0_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "nw_exact_match_verifier1_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "nw_exact_match_verifier2_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "nw_exact_match_verifier3_ecc_2b_err_initiate",
        11,
        1
      ]
    ]
  },
  "nw_reorder_block_mem_protect_err_status": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 12,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "nw_connection_table_err_int",
        0,
        1
      ],
      [
        "out_pd_fifo_err_int",
        1,
        1
      ],
      [
        "nw_exact_match_fbm0_err_int",
        2,
        1
      ],
      [
        "nw_exact_match_fbm1_err_int",
        3,
        1
      ],
      [
        "nw_exact_match_pd_memory_narrow_err_int",
        4,
        1
      ],
      [
        "nw_exact_match_pd_memory_wide_err_int",
        5,
        1
      ],
      [
        "event_chain2_connection_table_err_int",
        6,
        1
      ],
      [
        "connection2_event_chain_table_err_int",
        7,
        1
      ],
      [
        "nw_exact_match_verifier0_err_int",
        8,
        1
      ],
      [
        "nw_exact_match_verifier1_err_int",
        9,
        1
      ],
      [
        "nw_exact_match_verifier2_err_int",
        10,
        1
      ],
      [
        "nw_exact_match_verifier3_err_int",
        11,
        1
      ]
    ]
  },
  "nw_reorder_block_selected_ser_error_info": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 15,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        13
      ],
      [
        "mem_err_type",
        13,
        2
      ]
    ]
  },
  "nw_reorder_block_ser_error_debug_configuration": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 5,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        4
      ],
      [
        "reset_memory_errors",
        4,
        1
      ]
    ]
  },
  "nw_reorder_block_ecc_1b_err_debug": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "nw_reorder_block_ecc_2b_err_debug": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "nw_reorder_block_mbist_pass_status": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 64,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        64
      ]
    ]
  },
  "nw_reorder_block_mbist_fail_status": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 64,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        64
      ]
    ]
  },
  "nw_reorder_block_tcam_bist_status": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 16,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        8
      ],
      [
        "tcam_bist_done_fail_out",
        8,
        8
      ]
    ]
  },
  "nw_reorder_block_tcam_scan_period_cfg": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "nw_reorder_block_counter_timer": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "nw_reorder_block_counter_timer_trigger_reg": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "nw_reorder_block_memory_access_timeout": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "nw_reorder_block_broadcast_config_reg": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "nw_reorder_block_memory_prot_bypass": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "nw_reorder_block_soft_reset_configuration": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "nw_reorder_block_mbist_configuration": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "nw_reorder_block_power_down_configuration": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "nw_reorder_block_spare_reg": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "nw_reorder_block_pmro_ctrl": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "nw_reorder_block_pmro_status": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "nw_reorder_block_mirror_bus_conf_reg": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "nw_reorder_block_mirror_bus_status": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "nw_reorder_block_device_time_offset_cfg": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "nw_reorder_block_block_general_configurations": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "block_num_of_reorder_blocks",
        0,
        3
      ],
      [
        "my_slice_number",
        3,
        3
      ],
      [
        "block_reorder_block_number",
        6,
        3
      ],
      [
        "slice_mode",
        9,
        4
      ],
      [
        "block_pp_reorder_min_connection_number",
        13,
        13
      ],
      [
        "reset_done_fifo_full_thr",
        26,
        5
      ],
      [
        "packet_loss_detection_using_skew_enable",
        31,
        1
      ],
      [
        "disable_assured_read_in_slb",
        32,
        1
      ]
    ]
  },
  "nw_reorder_block_block_events_register": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "connection_reached_max_size",
        0,
        1
      ],
      [
        "write_failed",
        1,
        1
      ],
      [
        "assured_read_buffer_manager_empty",
        2,
        1
      ],
      [
        "event_chain_full",
        3,
        1
      ]
    ]
  },
  "nw_reorder_block_block_reset_configuration": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 13,
    "desc": "",
    "fields": [
      [
        "block_full_scan_reset_enable",
        0,
        1
      ],
      [
        "block_reset_done_value",
        1,
        12
      ]
    ]
  },
  "nw_reorder_block_block_assured_read_configuration": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 25,
    "desc": "",
    "fields": [
      [
        "block_assured_read_counter_threshold",
        0,
        5
      ],
      [
        "block_assured_read_trig_value",
        5,
        12
      ],
      [
        "block_assured_read_seq_num_addition",
        17,
        8
      ]
    ]
  },
  "nw_reorder_block_block_init_configuration": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 19,
    "desc": "",
    "fields": [
      [
        "block_num_of_pkts_required_for_init",
        0,
        12
      ],
      [
        "block_time_interval_required_for_init",
        12,
        7
      ]
    ]
  },
  "nw_reorder_block_block_skew_configurations": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 25,
    "desc": "",
    "fields": [
      [
        "block_t_value",
        0,
        7
      ],
      [
        "block_w_value",
        7,
        7
      ],
      [
        "block_lower_skew_counter_threshold",
        14,
        4
      ],
      [
        "block_skew_measurement_addition",
        18,
        7
      ]
    ]
  },
  "nw_reorder_block_block_skew_measurement_conf": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 26,
    "desc": "",
    "fields": [
      [
        "block_skew_meas_connection_number",
        0,
        13
      ],
      [
        "block_skew_meas_connection_un_mask",
        13,
        13
      ]
    ]
  },
  "nw_reorder_block_block_skew_measurement_results": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 7,
    "desc": "",
    "fields": [
      [
        "block_skew_meas_con_max_skew",
        0,
        7
      ]
    ]
  },
  "nw_reorder_block_block_slb_configurations": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 37,
    "desc": "",
    "fields": [
      [
        "reorder_mode_slb",
        0,
        1
      ],
      [
        "slb_reset_delay",
        1,
        6
      ],
      [
        "slb_max_events_thr",
        7,
        8
      ],
      [
        "slb_event_pipe_out_fifo_full_thr",
        15,
        10
      ],
      [
        "slb_max_connection_number",
        25,
        12
      ]
    ]
  },
  "nw_reorder_block_block_max_con": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 28,
    "desc": "",
    "fields": [
      [
        "block_max_connection",
        0,
        13
      ],
      [
        "block_max_size",
        13,
        15
      ]
    ]
  },
  "nw_reorder_block_block_dropped_pkt_configuration": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 19,
    "desc": "",
    "fields": [
      [
        "block_drop_packets_during_reset",
        0,
        1
      ],
      [
        "block_drop_old_packets",
        1,
        1
      ],
      [
        "block_drop_packets_not_in_range",
        2,
        1
      ],
      [
        "block_dropped_packets_weight",
        3,
        8
      ],
      [
        "block_max_dropped_packets_threshold",
        11,
        8
      ]
    ]
  },
  "nw_reorder_block_block_status_reg": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 28,
    "desc": "",
    "fields": [
      [
        "max_reorder_connection_size",
        0,
        15
      ],
      [
        "max_reorder_connection",
        15,
        13
      ]
    ]
  },
  "nw_reorder_block_block_capture_reg": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 13,
    "desc": "",
    "fields": [
      [
        "slb_connection_with_error",
        0,
        13
      ]
    ]
  },
  "nw_reorder_block_em_fbm_config_reg": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 97,
    "desc": "",
    "fields": [
      [
        "em_fbm_working_mode",
        0,
        1
      ],
      [
        "em_fbm_total_free_buffers",
        1,
        12
      ],
      [
        "em_fbm_not_empty_entry",
        13,
        48
      ],
      [
        "em_fbm_init",
        61,
        1
      ],
      [
        "em_fbm_almost_empty_thr",
        62,
        12
      ],
      [
        "em_fbm_drain_mode_thr",
        74,
        13
      ],
      [
        "em_fbm_rate_limit_thr",
        87,
        10
      ]
    ]
  },
  "nw_reorder_block_reorder_block_debug_counters": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 106,
    "desc": "",
    "fields": [
      [
        "duplicated_entry_counter",
        0,
        10
      ],
      [
        "drop_counter_seq_num_below_exp",
        10,
        16
      ],
      [
        "drop_counter_seq_num_not_in_range",
        26,
        16
      ],
      [
        "drop_counter_new_pkt_during_reset",
        42,
        16
      ],
      [
        "drop_counter_slb_pkt_from_prev_segment",
        58,
        16
      ],
      [
        "drop_counter_pkt_from_emdb_during_reset",
        74,
        16
      ],
      [
        "drop_new_packet_due_to_fbm_almost_empty",
        90,
        16
      ]
    ]
  },
  "nw_reorder_block_reorder_block_slb_counters": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "unexpected_prev_segment_error",
        0,
        16
      ],
      [
        "more_than_one_owner_error",
        16,
        16
      ],
      [
        "complete_segement_loss_error",
        32,
        16
      ],
      [
        "reuse_sequence_error",
        48,
        16
      ]
    ]
  },
  "nw_reorder_block_nw_exact_match_per_bank_reg": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 58,
    "desc": "",
    "fields": [
      [
        "nw_exact_match_active_banks",
        0,
        1
      ],
      [
        "nw_exact_match_hash_key",
        1,
        56
      ],
      [
        "nw_exact_match_use_primitive_crc",
        57,
        1
      ]
    ]
  },
  "nw_reorder_block_nw_exact_match_per_em_reg": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "nw_exact_match_key_width",
        0,
        16
      ],
      [
        "nw_exact_match_auto_bubble_req",
        16,
        1
      ],
      [
        "nw_exact_match_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "nw_reorder_block_nw_exact_match_cam_wm_max_reg": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "nw_exact_match_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "nw_reorder_block_nw_exact_match_bank_write_cntr_reg": {
    "type": "register",
    "block": "nw_reorder_block",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "nw_exact_match_bank_write_cntr",
        0,
        64
      ]
    ]
  },
  "nw_reorder_block_nw_connection_table": {
    "type": "memory",
    "block": "nw_reorder_block",
    "width": 112,
    "desc": "",
    "fields": [
      [
        "nw_connection_table_data",
        0,
        112
      ]
    ]
  },
  "nw_reorder_block_out_pd_fifo": {
    "type": "memory",
    "block": "nw_reorder_block",
    "width": 157,
    "desc": "",
    "fields": [
      [
        "out_pd_fifo_data",
        0,
        157
      ]
    ]
  },
  "nw_reorder_block_reorder_alg_pd_fifo": {
    "type": "memory",
    "block": "nw_reorder_block",
    "width": 154,
    "desc": "",
    "fields": [
      [
        "reorder_alg_pd_fifo_data",
        0,
        154
      ]
    ]
  },
  "nw_reorder_block_nw_exact_match_fbm": {
    "type": "memory",
    "block": "nw_reorder_block",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "nw_exact_match_fbm_data",
        0,
        64
      ]
    ]
  },
  "nw_reorder_block_nw_exact_match_pd_memory_narrow": {
    "type": "memory",
    "block": "nw_reorder_block",
    "width": 107,
    "desc": "In FE and FB slice the PD is significantly wider but the reorder requires less PDs - thus the PD memory is split to a wide part  and a narrow part.",
    "fields": [
      [
        "nw_exact_match_pd_memory_data_narrow",
        0,
        107
      ]
    ]
  },
  "nw_reorder_block_nw_exact_match_pd_memory_wide": {
    "type": "memory",
    "block": "nw_reorder_block",
    "width": 49,
    "desc": "In FE and FB the PD is significantly wider but the reorde requires less PDs - thus the PD memory is split to a wide part  and a narrow part.",
    "fields": [
      [
        "nw_exact_match_pd_memory_data_wide",
        0,
        49
      ]
    ]
  },
  "nw_reorder_block_event_chain2_connection_table": {
    "type": "memory",
    "block": "nw_reorder_block",
    "width": 18,
    "desc": "Holds 2 entries in line to reduce ECC bits",
    "fields": [
      [
        "entry0_current_ssn",
        0,
        2
      ],
      [
        "entry0_close_ssn_when_done",
        2,
        4
      ],
      [
        "entry0_current_ssn_owner",
        6,
        1
      ],
      [
        "entry0_re_use",
        7,
        1
      ],
      [
        "entry0_error",
        8,
        1
      ],
      [
        "entry1_current_ssn",
        9,
        2
      ],
      [
        "entry1_close_ssn_when_done",
        11,
        4
      ],
      [
        "entry1_current_ssn_owner",
        15,
        1
      ],
      [
        "entry1_re_use",
        16,
        1
      ],
      [
        "entry1_error",
        17,
        1
      ]
    ]
  },
  "nw_reorder_block_connection2_event_chain_table": {
    "type": "memory",
    "block": "nw_reorder_block",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "stored_ssn",
        0,
        4
      ]
    ]
  },
  "nw_reorder_block_skew_measurement_table": {
    "type": "memory",
    "block": "nw_reorder_block",
    "width": 40,
    "desc": "",
    "fields": [
      [
        "skew_measurement_table_entry",
        0,
        40
      ]
    ]
  },
  "nw_reorder_block_connection_profile_table": {
    "type": "memory",
    "block": "nw_reorder_block",
    "width": 3,
    "desc": "",
    "fields": [
      [
        "profile_num",
        0,
        3
      ]
    ]
  },
  "nw_reorder_block_profile_config_table": {
    "type": "memory",
    "block": "nw_reorder_block",
    "width": 11,
    "desc": "",
    "fields": [
      [
        "connection_pd_threshold",
        0,
        11
      ]
    ]
  },
  "nw_reorder_block_nw_exact_match_verifier": {
    "type": "memory",
    "block": "nw_reorder_block",
    "width": 234,
    "desc": "",
    "fields": [
      [
        "nw_exact_match_verifier_data",
        0,
        234
      ]
    ]
  },
  "nw_reorder_block_nw_exact_match_valid": {
    "type": "memory",
    "block": "nw_reorder_block",
    "width": 6,
    "desc": "",
    "fields": [
      [
        "nw_exact_match_valid_data",
        0,
        6
      ]
    ]
  },
  "nw_reorder_block_nw_exact_match_cam": {
    "type": "memory",
    "block": "nw_reorder_block",
    "width": 28,
    "desc": "",
    "fields": [
      [
        "nw_exact_match_cam_payload",
        0,
        13
      ],
      [
        "nw_exact_match_cam_key",
        13,
        28
      ],
      [
        "nw_exact_match_cam_valid",
        41,
        1
      ]
    ]
  },
  "nw_reorder_interrupt_register": {
    "type": "register",
    "block": "nw_reorder",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "reorder_global_interrupt_summary",
        1,
        1
      ]
    ]
  },
  "nw_reorder_mem_protect_interrupt": {
    "type": "register",
    "block": "nw_reorder",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "nw_reorder_mem_protect_interrupt_test": {
    "type": "register",
    "block": "nw_reorder",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "nw_reorder_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "nw_reorder",
    "width": 35,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "fifo0_new_pkts0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "fifo0_new_pkts1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "fifo0_new_pkts2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "fifo0_new_pkts3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "fifo0_new_pkts4_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "fifo0_new_pkts5_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "fifo1_new_pkts0_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "fifo1_new_pkts1_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "fifo1_new_pkts2_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "fifo1_new_pkts3_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "fifo1_new_pkts4_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "fifo1_new_pkts5_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "mma_fifo0_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "mma_fifo1_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "mma_fifo2_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo0_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo1_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo2_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo3_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo4_ecc_1b_err_interrupt_mask",
        19,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo5_ecc_1b_err_interrupt_mask",
        20,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo6_ecc_1b_err_interrupt_mask",
        21,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo7_ecc_1b_err_interrupt_mask",
        22,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo8_ecc_1b_err_interrupt_mask",
        23,
        1
      ],
      [
        "nw_slice_out_valid_fifo0_ecc_1b_err_interrupt_mask",
        24,
        1
      ],
      [
        "nw_slice_out_valid_fifo1_ecc_1b_err_interrupt_mask",
        25,
        1
      ],
      [
        "nw_slice_out_valid_fifo2_ecc_1b_err_interrupt_mask",
        26,
        1
      ],
      [
        "nw_reorder_rd_fifo0_ecc_1b_err_interrupt_mask",
        27,
        1
      ],
      [
        "nw_reorder_rd_fifo1_ecc_1b_err_interrupt_mask",
        28,
        1
      ],
      [
        "nw_reorder_rd_fifo2_ecc_1b_err_interrupt_mask",
        29,
        1
      ],
      [
        "nw_reorder_rd_fifo3_ecc_1b_err_interrupt_mask",
        30,
        1
      ],
      [
        "nw_reorder_rd_fifo4_ecc_1b_err_interrupt_mask",
        31,
        1
      ],
      [
        "nw_reorder_rd_fifo5_ecc_1b_err_interrupt_mask",
        32,
        1
      ],
      [
        "slb_free_connections_manager_ecc_1b_err_interrupt_mask",
        33,
        1
      ],
      [
        "slb_reset_was_sent_ecc_1b_err_interrupt_mask",
        34,
        1
      ]
    ]
  },
  "nw_reorder_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "nw_reorder",
    "width": 35,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "fifo0_new_pkts0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "fifo0_new_pkts1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "fifo0_new_pkts2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "fifo0_new_pkts3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "fifo0_new_pkts4_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "fifo0_new_pkts5_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "fifo1_new_pkts0_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "fifo1_new_pkts1_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "fifo1_new_pkts2_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "fifo1_new_pkts3_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "fifo1_new_pkts4_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "fifo1_new_pkts5_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "mma_fifo0_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "mma_fifo1_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "mma_fifo2_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo0_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo1_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo2_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo3_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo4_ecc_2b_err_interrupt_mask",
        19,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo5_ecc_2b_err_interrupt_mask",
        20,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo6_ecc_2b_err_interrupt_mask",
        21,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo7_ecc_2b_err_interrupt_mask",
        22,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo8_ecc_2b_err_interrupt_mask",
        23,
        1
      ],
      [
        "nw_slice_out_valid_fifo0_ecc_2b_err_interrupt_mask",
        24,
        1
      ],
      [
        "nw_slice_out_valid_fifo1_ecc_2b_err_interrupt_mask",
        25,
        1
      ],
      [
        "nw_slice_out_valid_fifo2_ecc_2b_err_interrupt_mask",
        26,
        1
      ],
      [
        "nw_reorder_rd_fifo0_ecc_2b_err_interrupt_mask",
        27,
        1
      ],
      [
        "nw_reorder_rd_fifo1_ecc_2b_err_interrupt_mask",
        28,
        1
      ],
      [
        "nw_reorder_rd_fifo2_ecc_2b_err_interrupt_mask",
        29,
        1
      ],
      [
        "nw_reorder_rd_fifo3_ecc_2b_err_interrupt_mask",
        30,
        1
      ],
      [
        "nw_reorder_rd_fifo4_ecc_2b_err_interrupt_mask",
        31,
        1
      ],
      [
        "nw_reorder_rd_fifo5_ecc_2b_err_interrupt_mask",
        32,
        1
      ],
      [
        "slb_free_connections_manager_ecc_2b_err_interrupt_mask",
        33,
        1
      ],
      [
        "slb_reset_was_sent_ecc_2b_err_interrupt_mask",
        34,
        1
      ]
    ]
  },
  "nw_reorder_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "nw_reorder",
    "width": 35,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "fifo0_new_pkts0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "fifo0_new_pkts1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "fifo0_new_pkts2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "fifo0_new_pkts3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "fifo0_new_pkts4_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "fifo0_new_pkts5_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "fifo1_new_pkts0_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "fifo1_new_pkts1_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "fifo1_new_pkts2_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "fifo1_new_pkts3_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "fifo1_new_pkts4_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "fifo1_new_pkts5_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "mma_fifo0_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "mma_fifo1_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "mma_fifo2_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo0_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo1_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo2_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo3_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo4_ecc_1b_err_initiate",
        19,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo5_ecc_1b_err_initiate",
        20,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo6_ecc_1b_err_initiate",
        21,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo7_ecc_1b_err_initiate",
        22,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo8_ecc_1b_err_initiate",
        23,
        1
      ],
      [
        "nw_slice_out_valid_fifo0_ecc_1b_err_initiate",
        24,
        1
      ],
      [
        "nw_slice_out_valid_fifo1_ecc_1b_err_initiate",
        25,
        1
      ],
      [
        "nw_slice_out_valid_fifo2_ecc_1b_err_initiate",
        26,
        1
      ],
      [
        "nw_reorder_rd_fifo0_ecc_1b_err_initiate",
        27,
        1
      ],
      [
        "nw_reorder_rd_fifo1_ecc_1b_err_initiate",
        28,
        1
      ],
      [
        "nw_reorder_rd_fifo2_ecc_1b_err_initiate",
        29,
        1
      ],
      [
        "nw_reorder_rd_fifo3_ecc_1b_err_initiate",
        30,
        1
      ],
      [
        "nw_reorder_rd_fifo4_ecc_1b_err_initiate",
        31,
        1
      ],
      [
        "nw_reorder_rd_fifo5_ecc_1b_err_initiate",
        32,
        1
      ],
      [
        "slb_free_connections_manager_ecc_1b_err_initiate",
        33,
        1
      ],
      [
        "slb_reset_was_sent_ecc_1b_err_initiate",
        34,
        1
      ]
    ]
  },
  "nw_reorder_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "nw_reorder",
    "width": 35,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "fifo0_new_pkts0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "fifo0_new_pkts1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "fifo0_new_pkts2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "fifo0_new_pkts3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "fifo0_new_pkts4_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "fifo0_new_pkts5_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "fifo1_new_pkts0_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "fifo1_new_pkts1_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "fifo1_new_pkts2_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "fifo1_new_pkts3_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "fifo1_new_pkts4_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "fifo1_new_pkts5_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "mma_fifo0_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "mma_fifo1_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "mma_fifo2_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo0_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo1_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo2_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo3_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo4_ecc_2b_err_initiate",
        19,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo5_ecc_2b_err_initiate",
        20,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo6_ecc_2b_err_initiate",
        21,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo7_ecc_2b_err_initiate",
        22,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo8_ecc_2b_err_initiate",
        23,
        1
      ],
      [
        "nw_slice_out_valid_fifo0_ecc_2b_err_initiate",
        24,
        1
      ],
      [
        "nw_slice_out_valid_fifo1_ecc_2b_err_initiate",
        25,
        1
      ],
      [
        "nw_slice_out_valid_fifo2_ecc_2b_err_initiate",
        26,
        1
      ],
      [
        "nw_reorder_rd_fifo0_ecc_2b_err_initiate",
        27,
        1
      ],
      [
        "nw_reorder_rd_fifo1_ecc_2b_err_initiate",
        28,
        1
      ],
      [
        "nw_reorder_rd_fifo2_ecc_2b_err_initiate",
        29,
        1
      ],
      [
        "nw_reorder_rd_fifo3_ecc_2b_err_initiate",
        30,
        1
      ],
      [
        "nw_reorder_rd_fifo4_ecc_2b_err_initiate",
        31,
        1
      ],
      [
        "nw_reorder_rd_fifo5_ecc_2b_err_initiate",
        32,
        1
      ],
      [
        "slb_free_connections_manager_ecc_2b_err_initiate",
        33,
        1
      ],
      [
        "slb_reset_was_sent_ecc_2b_err_initiate",
        34,
        1
      ]
    ]
  },
  "nw_reorder_mem_protect_err_status": {
    "type": "register",
    "block": "nw_reorder",
    "width": 35,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "fifo0_new_pkts0_err_int",
        0,
        1
      ],
      [
        "fifo0_new_pkts1_err_int",
        1,
        1
      ],
      [
        "fifo0_new_pkts2_err_int",
        2,
        1
      ],
      [
        "fifo0_new_pkts3_err_int",
        3,
        1
      ],
      [
        "fifo0_new_pkts4_err_int",
        4,
        1
      ],
      [
        "fifo0_new_pkts5_err_int",
        5,
        1
      ],
      [
        "fifo1_new_pkts0_err_int",
        6,
        1
      ],
      [
        "fifo1_new_pkts1_err_int",
        7,
        1
      ],
      [
        "fifo1_new_pkts2_err_int",
        8,
        1
      ],
      [
        "fifo1_new_pkts3_err_int",
        9,
        1
      ],
      [
        "fifo1_new_pkts4_err_int",
        10,
        1
      ],
      [
        "fifo1_new_pkts5_err_int",
        11,
        1
      ],
      [
        "mma_fifo0_err_int",
        12,
        1
      ],
      [
        "mma_fifo1_err_int",
        13,
        1
      ],
      [
        "mma_fifo2_err_int",
        14,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo0_err_int",
        15,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo1_err_int",
        16,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo2_err_int",
        17,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo3_err_int",
        18,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo4_err_int",
        19,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo5_err_int",
        20,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo6_err_int",
        21,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo7_err_int",
        22,
        1
      ],
      [
        "nw_src_slice_trg_slice_pd_fifo8_err_int",
        23,
        1
      ],
      [
        "nw_slice_out_valid_fifo0_err_int",
        24,
        1
      ],
      [
        "nw_slice_out_valid_fifo1_err_int",
        25,
        1
      ],
      [
        "nw_slice_out_valid_fifo2_err_int",
        26,
        1
      ],
      [
        "nw_reorder_rd_fifo0_err_int",
        27,
        1
      ],
      [
        "nw_reorder_rd_fifo1_err_int",
        28,
        1
      ],
      [
        "nw_reorder_rd_fifo2_err_int",
        29,
        1
      ],
      [
        "nw_reorder_rd_fifo3_err_int",
        30,
        1
      ],
      [
        "nw_reorder_rd_fifo4_err_int",
        31,
        1
      ],
      [
        "nw_reorder_rd_fifo5_err_int",
        32,
        1
      ],
      [
        "slb_free_connections_manager_err_int",
        33,
        1
      ],
      [
        "slb_reset_was_sent_err_int",
        34,
        1
      ]
    ]
  },
  "nw_reorder_selected_ser_error_info": {
    "type": "register",
    "block": "nw_reorder",
    "width": 13,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        11
      ],
      [
        "mem_err_type",
        11,
        2
      ]
    ]
  },
  "nw_reorder_ser_error_debug_configuration": {
    "type": "register",
    "block": "nw_reorder",
    "width": 7,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        6
      ],
      [
        "reset_memory_errors",
        6,
        1
      ]
    ]
  },
  "nw_reorder_ecc_1b_err_debug": {
    "type": "register",
    "block": "nw_reorder",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "nw_reorder_ecc_2b_err_debug": {
    "type": "register",
    "block": "nw_reorder",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "nw_reorder_mbist_pass_status": {
    "type": "register",
    "block": "nw_reorder",
    "width": 70,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        70
      ]
    ]
  },
  "nw_reorder_mbist_fail_status": {
    "type": "register",
    "block": "nw_reorder",
    "width": 70,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        70
      ]
    ]
  },
  "nw_reorder_counter_timer": {
    "type": "register",
    "block": "nw_reorder",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "nw_reorder_counter_timer_trigger_reg": {
    "type": "register",
    "block": "nw_reorder",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "nw_reorder_memory_access_timeout": {
    "type": "register",
    "block": "nw_reorder",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "nw_reorder_broadcast_config_reg": {
    "type": "register",
    "block": "nw_reorder",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "nw_reorder_memory_prot_bypass": {
    "type": "register",
    "block": "nw_reorder",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "nw_reorder_soft_reset_configuration": {
    "type": "register",
    "block": "nw_reorder",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "nw_reorder_mbist_configuration": {
    "type": "register",
    "block": "nw_reorder",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "nw_reorder_power_down_configuration": {
    "type": "register",
    "block": "nw_reorder",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "nw_reorder_spare_reg": {
    "type": "register",
    "block": "nw_reorder",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "nw_reorder_pmro_ctrl": {
    "type": "register",
    "block": "nw_reorder",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "nw_reorder_pmro_status": {
    "type": "register",
    "block": "nw_reorder",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "nw_reorder_mirror_bus_conf_reg": {
    "type": "register",
    "block": "nw_reorder",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "nw_reorder_mirror_bus_status": {
    "type": "register",
    "block": "nw_reorder",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "nw_reorder_device_time_offset_cfg": {
    "type": "register",
    "block": "nw_reorder",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "nw_reorder_reorder_global_reg": {
    "type": "register",
    "block": "nw_reorder",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "reorder_init_done",
        0,
        1
      ]
    ]
  },
  "nw_reorder_global_config_reg": {
    "type": "register",
    "block": "nw_reorder",
    "width": 23,
    "desc": "",
    "fields": [
      [
        "buff_count_enable",
        0,
        6
      ],
      [
        "reorder_max_buff_thr",
        6,
        17
      ]
    ]
  },
  "nw_reorder_reorder_global_interrupt": {
    "type": "register",
    "block": "nw_reorder",
    "width": 9,
    "desc": "",
    "fields": [
      [
        "nw_reorder_block0_interrupt",
        0,
        1
      ],
      [
        "nw_reorder_block1_interrupt",
        1,
        1
      ],
      [
        "nw_reorder_block2_interrupt",
        2,
        1
      ],
      [
        "nw_reorder_block3_interrupt",
        3,
        1
      ],
      [
        "nw_reorder_block4_interrupt",
        4,
        1
      ],
      [
        "nw_reorder_block5_interrupt",
        5,
        1
      ],
      [
        "pp_reorder_slice0_interrupt",
        6,
        1
      ],
      [
        "pp_reorder_slice1_interrupt",
        7,
        1
      ],
      [
        "pp_reorder_slice2_interrupt",
        8,
        1
      ]
    ]
  },
  "nw_reorder_reorder_global_interrupt_mask": {
    "type": "register",
    "block": "nw_reorder",
    "width": 9,
    "desc": "",
    "fields": [
      [
        "nw_reorder_block0_interrupt_mask",
        0,
        1
      ],
      [
        "nw_reorder_block1_interrupt_mask",
        1,
        1
      ],
      [
        "nw_reorder_block2_interrupt_mask",
        2,
        1
      ],
      [
        "nw_reorder_block3_interrupt_mask",
        3,
        1
      ],
      [
        "nw_reorder_block4_interrupt_mask",
        4,
        1
      ],
      [
        "nw_reorder_block5_interrupt_mask",
        5,
        1
      ],
      [
        "pp_reorder_slice0_interrupt_mask",
        6,
        1
      ],
      [
        "pp_reorder_slice1_interrupt_mask",
        7,
        1
      ],
      [
        "pp_reorder_slice2_interrupt_mask",
        8,
        1
      ]
    ]
  },
  "nw_reorder_reorder_global_interrupt_test": {
    "type": "register",
    "block": "nw_reorder",
    "width": 9,
    "desc": "",
    "fields": [
      [
        "nw_reorder_block0_interrupt_test",
        0,
        1
      ],
      [
        "nw_reorder_block1_interrupt_test",
        1,
        1
      ],
      [
        "nw_reorder_block2_interrupt_test",
        2,
        1
      ],
      [
        "nw_reorder_block3_interrupt_test",
        3,
        1
      ],
      [
        "nw_reorder_block4_interrupt_test",
        4,
        1
      ],
      [
        "nw_reorder_block5_interrupt_test",
        5,
        1
      ],
      [
        "pp_reorder_slice0_interrupt_test",
        6,
        1
      ],
      [
        "pp_reorder_slice1_interrupt_test",
        7,
        1
      ],
      [
        "pp_reorder_slice2_interrupt_test",
        8,
        1
      ]
    ]
  },
  "nw_reorder_slice_configuration": {
    "type": "register",
    "block": "nw_reorder",
    "width": 40,
    "desc": "",
    "fields": [
      [
        "slice_my_slice_number",
        0,
        3
      ],
      [
        "slice_ifg0_max_source_port_number",
        3,
        6
      ],
      [
        "slice_reorder_block_num_offset",
        9,
        3
      ],
      [
        "slice_mode",
        12,
        4
      ],
      [
        "slice_reorder_block_sel_mode",
        16,
        2
      ],
      [
        "slice_outgoing_slice_setting_enable",
        18,
        1
      ],
      [
        "slice_outgoing_slice_set_value",
        19,
        2
      ],
      [
        "slice_pp_reorder_min_connection_number",
        21,
        13
      ],
      [
        "slice_backpressure_mode",
        34,
        1
      ],
      [
        "slice_reorder_full_prevention_enable",
        35,
        1
      ],
      [
        "slice_reorder_full_prevention_rate_limiting",
        36,
        4
      ]
    ]
  },
  "nw_reorder_block_general_configurations": {
    "type": "register",
    "block": "nw_reorder",
    "width": 28,
    "desc": "",
    "fields": [
      [
        "block_reorder_block_number",
        0,
        3
      ],
      [
        "block_rd_fifo_thr_to_receive_strict_prio",
        3,
        10
      ],
      [
        "block_enable_masking_pd_for_assured_read_rd",
        13,
        1
      ],
      [
        "block_pp_reorder_min_connection_number",
        14,
        13
      ],
      [
        "block_reorder_mode",
        27,
        1
      ]
    ]
  },
  "nw_reorder_block_thresholds_configuration": {
    "type": "register",
    "block": "nw_reorder",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "block_new_pkts_fifo_not_ready_threshold",
        0,
        7
      ],
      [
        "block_neighbor_reorder_rd_fifo_full_thr",
        7,
        10
      ],
      [
        "block_out_pd_fifo_full_thr",
        17,
        7
      ],
      [
        "block_stage1_rd_fifo_full_thr",
        24,
        5
      ],
      [
        "block_stage2_rd_fifo_full_thr",
        29,
        5
      ]
    ]
  },
  "nw_reorder_block_aging_configuration": {
    "type": "register",
    "block": "nw_reorder",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "block_aging_enable",
        0,
        1
      ],
      [
        "block_aging_interval",
        1,
        7
      ]
    ]
  },
  "nw_reorder_block_debug_features": {
    "type": "register",
    "block": "nw_reorder",
    "width": 52,
    "desc": "",
    "fields": [
      [
        "block_sw_generated_rd_trig",
        0,
        1
      ],
      [
        "block_sw_generated_rd",
        1,
        51
      ]
    ]
  },
  "nw_reorder_slb_configuration": {
    "type": "register",
    "block": "nw_reorder",
    "width": 63,
    "desc": "",
    "fields": [
      [
        "reorder_fcm_pds_thr",
        0,
        17
      ],
      [
        "reorder_slb_free_connections_thr",
        17,
        13
      ],
      [
        "reorder_slb_reset_con_weight",
        30,
        13
      ],
      [
        "reorder_slb_reset_con_thr",
        43,
        20
      ]
    ]
  },
  "nw_reorder_slb_block_configuration": {
    "type": "register",
    "block": "nw_reorder",
    "width": 12,
    "desc": "",
    "fields": [
      [
        "slb_block_event_pipe_rd_fifo_alm_full_thr",
        0,
        6
      ],
      [
        "slb_block_reorder_alg_event_fifo_alm_full_thr",
        6,
        6
      ]
    ]
  },
  "nw_reorder_reorder_counters_reg0": {
    "type": "register",
    "block": "nw_reorder",
    "width": 80,
    "desc": "",
    "fields": [
      [
        "reorder_blocks_drop_counter",
        0,
        32
      ],
      [
        "reorder_max_buffers_thr_drop_counter",
        32,
        32
      ],
      [
        "slb_reset_counter",
        64,
        16
      ]
    ]
  },
  "nw_reorder_reorder_counters_reg1": {
    "type": "register",
    "block": "nw_reorder",
    "width": 68,
    "desc": "",
    "fields": [
      [
        "reorder_out_fifos_buffers_counter",
        0,
        17
      ],
      [
        "reorder_total_buffers_counter",
        17,
        17
      ],
      [
        "reorder_max_total_buffers_counter",
        34,
        17
      ],
      [
        "reorder_max_pds_in_fb_slices_counter",
        51,
        17
      ]
    ]
  },
  "nw_reorder_reorder_last_in_pd": {
    "type": "register",
    "block": "nw_reorder",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "reorder_last_incoming_pd",
        0,
        16
      ]
    ]
  },
  "nw_reorder_reorder_debug_conf": {
    "type": "register",
    "block": "nw_reorder",
    "width": 6,
    "desc": "",
    "fields": [
      [
        "last_incoming_pd_mux_sel",
        0,
        6
      ]
    ]
  },
  "nw_reorder_reorder_events_register": {
    "type": "register",
    "block": "nw_reorder",
    "width": 3,
    "desc": "",
    "fields": [
      [
        "slb_context_manager_empty",
        0,
        1
      ],
      [
        "fcm_reorder_error",
        1,
        1
      ],
      [
        "src_slice_trg_slice_pd_fifo_full",
        2,
        1
      ]
    ]
  },
  "nw_reorder_block_events_register": {
    "type": "register",
    "block": "nw_reorder",
    "width": 6,
    "desc": "",
    "fields": [
      [
        "block_reorder_block_to_sn_dist_not_ready",
        0,
        1
      ],
      [
        "block_rd_man_arb_pd_fifo_full",
        1,
        1
      ],
      [
        "block_rd_man_stage1_rd_fifo_full",
        2,
        1
      ],
      [
        "block_rd_man_stage2_rd_fifo_full",
        3,
        1
      ],
      [
        "block_rd_man_neigh_reorder_rd_fifo_full",
        4,
        1
      ],
      [
        "block_rd_man_event_chain_fifo_full",
        5,
        1
      ]
    ]
  },
  "nw_reorder_slice_events_register": {
    "type": "register",
    "block": "nw_reorder",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "slice_reorder_rate_limiter_activated",
        0,
        1
      ]
    ]
  },
  "nw_reorder_global_status_register": {
    "type": "register",
    "block": "nw_reorder",
    "width": 26,
    "desc": "",
    "fields": [
      [
        "slb_fbm_number_of_free_connections",
        0,
        13
      ],
      [
        "slb_fbm_free_connections_min_wmk",
        13,
        13
      ]
    ]
  },
  "nw_reorder_reorder_block_status_reg": {
    "type": "register",
    "block": "nw_reorder",
    "width": 31,
    "desc": "",
    "fields": [
      [
        "block_rd_fifo_max_wmk",
        0,
        10
      ],
      [
        "block_pd_fifo0_max_wmk",
        10,
        7
      ],
      [
        "block_pd_fifo1_max_wmk",
        17,
        7
      ],
      [
        "block_out_pd_fifo_full_consecutive_cc_max_wmk",
        24,
        7
      ]
    ]
  },
  "nw_reorder_reorder_buff_histogram_cfg": {
    "type": "register",
    "block": "nw_reorder",
    "width": 129,
    "desc": "",
    "fields": [
      [
        "reorder_buff_histogram_th0",
        0,
        17
      ],
      [
        "reorder_buff_histogram_th1",
        17,
        17
      ],
      [
        "reorder_buff_histogram_th2",
        34,
        17
      ],
      [
        "reorder_buff_histogram_th3",
        51,
        17
      ],
      [
        "reorder_buff_histogram_th4",
        68,
        17
      ],
      [
        "reorder_buff_histogram_th5",
        85,
        17
      ],
      [
        "reorder_buff_histogram_th6",
        102,
        17
      ],
      [
        "reorder_buff_histogram_time_interval",
        119,
        10
      ]
    ]
  },
  "nw_reorder_reorder_buff_histogram_status": {
    "type": "register",
    "block": "nw_reorder",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "reorder_buff_histogram_value0",
        0,
        32
      ],
      [
        "reorder_buff_histogram_overflow0",
        32,
        1
      ],
      [
        "reorder_buff_histogram_value1",
        33,
        32
      ],
      [
        "reorder_buff_histogram_overflow1",
        65,
        1
      ],
      [
        "reorder_buff_histogram_value2",
        66,
        32
      ],
      [
        "reorder_buff_histogram_overflow2",
        98,
        1
      ],
      [
        "reorder_buff_histogram_value3",
        99,
        32
      ],
      [
        "reorder_buff_histogram_overflow3",
        131,
        1
      ],
      [
        "reorder_buff_histogram_value4",
        132,
        32
      ],
      [
        "reorder_buff_histogram_overflow4",
        164,
        1
      ],
      [
        "reorder_buff_histogram_value5",
        165,
        32
      ],
      [
        "reorder_buff_histogram_overflow5",
        197,
        1
      ],
      [
        "reorder_buff_histogram_value6",
        198,
        32
      ],
      [
        "reorder_buff_histogram_overflow6",
        230,
        1
      ],
      [
        "reorder_buff_histogram_value7",
        231,
        32
      ],
      [
        "reorder_buff_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "nw_reorder_fifo0_new_pkts": {
    "type": "memory",
    "block": "nw_reorder",
    "width": 209,
    "desc": "",
    "fields": [
      [
        "fifo0_data",
        0,
        209
      ]
    ]
  },
  "nw_reorder_fifo1_new_pkts": {
    "type": "memory",
    "block": "nw_reorder",
    "width": 209,
    "desc": "",
    "fields": [
      [
        "fifo1_data",
        0,
        209
      ]
    ]
  },
  "nw_reorder_mma_fifo": {
    "type": "memory",
    "block": "nw_reorder",
    "width": 190,
    "desc": "",
    "fields": [
      [
        "mma_fifo_data",
        0,
        190
      ]
    ]
  },
  "nw_reorder_nw_src_slice_trg_slice_pd_fifo": {
    "type": "memory",
    "block": "nw_reorder",
    "width": 154,
    "desc": "",
    "fields": [
      [
        "nw_src_slice_trg_slice_pd_fifo_data",
        0,
        154
      ]
    ]
  },
  "nw_reorder_nw_slice_out_valid_fifo": {
    "type": "memory",
    "block": "nw_reorder",
    "width": 9,
    "desc": "",
    "fields": [
      [
        "nw_slice_out_valid_fifo_data",
        0,
        9
      ]
    ]
  },
  "nw_reorder_nw_reorder_rd_fifo": {
    "type": "memory",
    "block": "nw_reorder",
    "width": 51,
    "desc": "",
    "fields": [
      [
        "nw_reorder_rd_fifo_data",
        0,
        51
      ]
    ]
  },
  "nw_reorder_slb_free_connections_manager": {
    "type": "memory",
    "block": "nw_reorder",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "slb_connection_available",
        0,
        64
      ]
    ]
  },
  "nw_reorder_slb_reset_was_sent": {
    "type": "memory",
    "block": "nw_reorder",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "slb_connection_was_reset",
        0,
        64
      ]
    ]
  },
  "pp_reorder_slice_interrupt_register": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 1,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ]
    ]
  },
  "pp_reorder_slice_mem_protect_interrupt": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "pp_reorder_slice_mem_protect_interrupt_test": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "pp_reorder_slice_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 22,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "fifo0_new_pkts0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "fifo0_new_pkts1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "fifo1_new_pkts0_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "fifo1_new_pkts1_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "pp_reorder_rd_fifo0_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "pp_reorder_rd_fifo1_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "pp_connection_table0_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "pp_connection_table1_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "out_pd_fifo0_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "out_pd_fifo1_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "pp_exact_match_pd_memory_narrow0_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "pp_exact_match_pd_memory_narrow1_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "pp_exact_match_pd_memory_wide0_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "pp_exact_match_pd_memory_wide1_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "pp_exact_match_verifier0_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "pp_exact_match_verifier1_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "pp_exact_match_verifier2_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "pp_exact_match_verifier3_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "pp_exact_match_verifier4_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "pp_exact_match_verifier5_ecc_1b_err_interrupt_mask",
        19,
        1
      ],
      [
        "pp_exact_match_verifier6_ecc_1b_err_interrupt_mask",
        20,
        1
      ],
      [
        "pp_exact_match_verifier7_ecc_1b_err_interrupt_mask",
        21,
        1
      ]
    ]
  },
  "pp_reorder_slice_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 22,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "fifo0_new_pkts0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "fifo0_new_pkts1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "fifo1_new_pkts0_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "fifo1_new_pkts1_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "pp_reorder_rd_fifo0_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "pp_reorder_rd_fifo1_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "pp_connection_table0_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "pp_connection_table1_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "out_pd_fifo0_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "out_pd_fifo1_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "pp_exact_match_pd_memory_narrow0_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "pp_exact_match_pd_memory_narrow1_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "pp_exact_match_pd_memory_wide0_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "pp_exact_match_pd_memory_wide1_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "pp_exact_match_verifier0_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "pp_exact_match_verifier1_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "pp_exact_match_verifier2_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "pp_exact_match_verifier3_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "pp_exact_match_verifier4_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "pp_exact_match_verifier5_ecc_2b_err_interrupt_mask",
        19,
        1
      ],
      [
        "pp_exact_match_verifier6_ecc_2b_err_interrupt_mask",
        20,
        1
      ],
      [
        "pp_exact_match_verifier7_ecc_2b_err_interrupt_mask",
        21,
        1
      ]
    ]
  },
  "pp_reorder_slice_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 22,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "fifo0_new_pkts0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "fifo0_new_pkts1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "fifo1_new_pkts0_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "fifo1_new_pkts1_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "pp_reorder_rd_fifo0_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "pp_reorder_rd_fifo1_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "pp_connection_table0_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "pp_connection_table1_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "out_pd_fifo0_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "out_pd_fifo1_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "pp_exact_match_pd_memory_narrow0_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "pp_exact_match_pd_memory_narrow1_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "pp_exact_match_pd_memory_wide0_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "pp_exact_match_pd_memory_wide1_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "pp_exact_match_verifier0_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "pp_exact_match_verifier1_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "pp_exact_match_verifier2_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "pp_exact_match_verifier3_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "pp_exact_match_verifier4_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "pp_exact_match_verifier5_ecc_1b_err_initiate",
        19,
        1
      ],
      [
        "pp_exact_match_verifier6_ecc_1b_err_initiate",
        20,
        1
      ],
      [
        "pp_exact_match_verifier7_ecc_1b_err_initiate",
        21,
        1
      ]
    ]
  },
  "pp_reorder_slice_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 22,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "fifo0_new_pkts0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "fifo0_new_pkts1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "fifo1_new_pkts0_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "fifo1_new_pkts1_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "pp_reorder_rd_fifo0_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "pp_reorder_rd_fifo1_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "pp_connection_table0_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "pp_connection_table1_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "out_pd_fifo0_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "out_pd_fifo1_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "pp_exact_match_pd_memory_narrow0_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "pp_exact_match_pd_memory_narrow1_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "pp_exact_match_pd_memory_wide0_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "pp_exact_match_pd_memory_wide1_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "pp_exact_match_verifier0_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "pp_exact_match_verifier1_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "pp_exact_match_verifier2_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "pp_exact_match_verifier3_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "pp_exact_match_verifier4_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "pp_exact_match_verifier5_ecc_2b_err_initiate",
        19,
        1
      ],
      [
        "pp_exact_match_verifier6_ecc_2b_err_initiate",
        20,
        1
      ],
      [
        "pp_exact_match_verifier7_ecc_2b_err_initiate",
        21,
        1
      ]
    ]
  },
  "pp_reorder_slice_mem_protect_err_status": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 22,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "fifo0_new_pkts0_err_int",
        0,
        1
      ],
      [
        "fifo0_new_pkts1_err_int",
        1,
        1
      ],
      [
        "fifo1_new_pkts0_err_int",
        2,
        1
      ],
      [
        "fifo1_new_pkts1_err_int",
        3,
        1
      ],
      [
        "pp_reorder_rd_fifo0_err_int",
        4,
        1
      ],
      [
        "pp_reorder_rd_fifo1_err_int",
        5,
        1
      ],
      [
        "pp_connection_table0_err_int",
        6,
        1
      ],
      [
        "pp_connection_table1_err_int",
        7,
        1
      ],
      [
        "out_pd_fifo0_err_int",
        8,
        1
      ],
      [
        "out_pd_fifo1_err_int",
        9,
        1
      ],
      [
        "pp_exact_match_pd_memory_narrow0_err_int",
        10,
        1
      ],
      [
        "pp_exact_match_pd_memory_narrow1_err_int",
        11,
        1
      ],
      [
        "pp_exact_match_pd_memory_wide0_err_int",
        12,
        1
      ],
      [
        "pp_exact_match_pd_memory_wide1_err_int",
        13,
        1
      ],
      [
        "pp_exact_match_verifier0_err_int",
        14,
        1
      ],
      [
        "pp_exact_match_verifier1_err_int",
        15,
        1
      ],
      [
        "pp_exact_match_verifier2_err_int",
        16,
        1
      ],
      [
        "pp_exact_match_verifier3_err_int",
        17,
        1
      ],
      [
        "pp_exact_match_verifier4_err_int",
        18,
        1
      ],
      [
        "pp_exact_match_verifier5_err_int",
        19,
        1
      ],
      [
        "pp_exact_match_verifier6_err_int",
        20,
        1
      ],
      [
        "pp_exact_match_verifier7_err_int",
        21,
        1
      ]
    ]
  },
  "pp_reorder_slice_selected_ser_error_info": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 13,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        11
      ],
      [
        "mem_err_type",
        11,
        2
      ]
    ]
  },
  "pp_reorder_slice_ser_error_debug_configuration": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 6,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        5
      ],
      [
        "reset_memory_errors",
        5,
        1
      ]
    ]
  },
  "pp_reorder_slice_ecc_1b_err_debug": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "pp_reorder_slice_ecc_2b_err_debug": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "pp_reorder_slice_mbist_pass_status": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 68,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        68
      ]
    ]
  },
  "pp_reorder_slice_mbist_fail_status": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 68,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        68
      ]
    ]
  },
  "pp_reorder_slice_tcam_bist_status": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 32,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        16
      ],
      [
        "tcam_bist_done_fail_out",
        16,
        16
      ]
    ]
  },
  "pp_reorder_slice_tcam_scan_period_cfg": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "pp_reorder_slice_counter_timer": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "pp_reorder_slice_counter_timer_trigger_reg": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "pp_reorder_slice_memory_access_timeout": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "pp_reorder_slice_broadcast_config_reg": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "pp_reorder_slice_memory_prot_bypass": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "pp_reorder_slice_soft_reset_configuration": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "pp_reorder_slice_mbist_configuration": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "pp_reorder_slice_power_down_configuration": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "pp_reorder_slice_spare_reg": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "pp_reorder_slice_pmro_ctrl": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "pp_reorder_slice_pmro_status": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "pp_reorder_slice_mirror_bus_conf_reg": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "pp_reorder_slice_mirror_bus_status": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "pp_reorder_slice_device_time_offset_cfg": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "pp_reorder_slice_reorder_global_reg": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "reorder_init_done",
        0,
        1
      ]
    ]
  },
  "pp_reorder_slice_slice_configuration": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 23,
    "desc": "",
    "fields": [
      [
        "slice_my_slice_number",
        0,
        3
      ],
      [
        "slice_ifg0_max_source_port_number",
        3,
        6
      ],
      [
        "slice_reorder_block_num_offset",
        9,
        3
      ],
      [
        "slice_mode",
        12,
        4
      ],
      [
        "slice_reorder_block_sel_mode",
        16,
        2
      ],
      [
        "reorder_full_prevention_enable",
        18,
        1
      ],
      [
        "reorder_full_prevention_rate_limiting",
        19,
        4
      ]
    ]
  },
  "pp_reorder_slice_block_general_configurations": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 38,
    "desc": "",
    "fields": [
      [
        "block_reorder_block_number",
        0,
        3
      ],
      [
        "block_rd_fifo_thr_to_receive_strict_prio",
        3,
        10
      ],
      [
        "block_enable_masking_pd_for_assured_read_rd",
        13,
        1
      ],
      [
        "block_pp_reorder_min_connection_number",
        14,
        13
      ],
      [
        "block_num_of_reorder_blocks",
        27,
        3
      ],
      [
        "block_my_slice_number",
        30,
        3
      ],
      [
        "block_slice_mode",
        33,
        4
      ],
      [
        "slice_packet_loss_detection_using_skew_enable",
        37,
        1
      ]
    ]
  },
  "pp_reorder_slice_block_thresholds_configuration": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "block_new_pkts_fifo_not_ready_threshold",
        0,
        7
      ],
      [
        "block_neighbor_reorder_rd_fifo_full_thr",
        7,
        8
      ],
      [
        "block_out_pd_fifo_full_thr",
        15,
        7
      ],
      [
        "block_stage1_rd_fifo_full_thr",
        22,
        5
      ],
      [
        "block_stage2_rd_fifo_full_thr",
        27,
        5
      ]
    ]
  },
  "pp_reorder_slice_block_aging_configuration": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "block_aging_enable",
        0,
        1
      ],
      [
        "block_aging_interval",
        1,
        7
      ]
    ]
  },
  "pp_reorder_slice_block_events_register": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 9,
    "desc": "",
    "fields": [
      [
        "block_connection_reached_max_size",
        0,
        1
      ],
      [
        "block_write_failed",
        1,
        1
      ],
      [
        "block_assured_read_buffer_manager_empty",
        2,
        1
      ],
      [
        "block_reorder_block_to_sn_dist_not_ready",
        3,
        1
      ],
      [
        "block_rd_man_arb_pd_fifo_full",
        4,
        1
      ],
      [
        "block_rd_man_stage1_rd_fifo_full",
        5,
        1
      ],
      [
        "block_rd_man_stage2_rd_fifo_full",
        6,
        1
      ],
      [
        "block_rd_man_neigh_reorder_rd_fifo_full",
        7,
        1
      ],
      [
        "block_rd_man_event_chain_fifo_full",
        8,
        1
      ]
    ]
  },
  "pp_reorder_slice_slice_events_register": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "slice_reorder_rate_limiter_activated",
        0,
        1
      ]
    ]
  },
  "pp_reorder_slice_block_reset_configuration": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 13,
    "desc": "",
    "fields": [
      [
        "block_full_scan_reset_enable",
        0,
        1
      ],
      [
        "block_reset_done_value",
        1,
        12
      ]
    ]
  },
  "pp_reorder_slice_block_assured_read_configuration": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 25,
    "desc": "",
    "fields": [
      [
        "block_assured_read_counter_threshold",
        0,
        5
      ],
      [
        "block_assured_read_trig_value",
        5,
        12
      ],
      [
        "block_assured_read_seq_num_addition",
        17,
        8
      ]
    ]
  },
  "pp_reorder_slice_block_init_configuration": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 19,
    "desc": "",
    "fields": [
      [
        "block_num_of_pkts_required_for_init",
        0,
        12
      ],
      [
        "block_time_interval_required_for_init",
        12,
        7
      ]
    ]
  },
  "pp_reorder_slice_block_skew_configurations": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 7,
    "desc": "",
    "fields": [
      [
        "block_skew_measurement_addition",
        0,
        7
      ]
    ]
  },
  "pp_reorder_slice_block_max_con": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 92,
    "desc": "Defines the skew of the block",
    "fields": [
      [
        "block_max_connection0",
        0,
        8
      ],
      [
        "block_max_size0",
        8,
        15
      ],
      [
        "block_max_connection1",
        23,
        8
      ],
      [
        "block_max_size1",
        31,
        15
      ],
      [
        "block_max_connection2",
        46,
        8
      ],
      [
        "block_max_size2",
        54,
        15
      ],
      [
        "block_max_connection3",
        69,
        8
      ],
      [
        "block_max_size3",
        77,
        15
      ]
    ]
  },
  "pp_reorder_slice_block_status_reg": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 23,
    "desc": "",
    "fields": [
      [
        "block_max_reorder_connection_size",
        0,
        15
      ],
      [
        "block_max_reorder_connection",
        15,
        8
      ]
    ]
  },
  "pp_reorder_slice_block_dropped_pkt_configuration": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 19,
    "desc": "",
    "fields": [
      [
        "block_drop_packets_during_reset",
        0,
        1
      ],
      [
        "block_drop_old_packets",
        1,
        1
      ],
      [
        "block_drop_packets_not_in_range",
        2,
        1
      ],
      [
        "block_dropped_packets_weight",
        3,
        8
      ],
      [
        "block_max_dropped_packets_threshold",
        11,
        8
      ]
    ]
  },
  "pp_reorder_slice_block_debug_features": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 52,
    "desc": "",
    "fields": [
      [
        "block_sw_generated_rd_trig",
        0,
        1
      ],
      [
        "block_sw_generated_rd",
        1,
        51
      ]
    ]
  },
  "pp_reorder_slice_reorder_last_in_pd": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "reorder_last_incoming_pd",
        0,
        16
      ]
    ]
  },
  "pp_reorder_slice_reorder_debug_conf": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "last_incoming_pd_mux_sel",
        0,
        4
      ]
    ]
  },
  "pp_reorder_slice_em_fbm_config_reg": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 54,
    "desc": "",
    "fields": [
      [
        "em_fbm_working_mode",
        0,
        1
      ],
      [
        "em_fbm_total_free_buffers",
        1,
        10
      ],
      [
        "em_fbm_not_empty_entry",
        11,
        12
      ],
      [
        "em_fbm_init",
        23,
        1
      ],
      [
        "em_fbm_almost_empty_thr",
        24,
        10
      ],
      [
        "em_fbm_drain_mode_thr",
        34,
        10
      ],
      [
        "em_fbm_rate_limit_thr",
        44,
        10
      ]
    ]
  },
  "pp_reorder_slice_reorder_block_debug_counters": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 106,
    "desc": "",
    "fields": [
      [
        "block_duplicated_entry_counter",
        0,
        10
      ],
      [
        "block_drop_counter_seq_num_below_exp",
        10,
        16
      ],
      [
        "block_drop_counter_seq_num_not_in_range",
        26,
        16
      ],
      [
        "block_drop_counter_new_pkt_during_reset",
        42,
        16
      ],
      [
        "block_drop_counter_slb_pkt_from_prev_segment",
        58,
        16
      ],
      [
        "block_drop_counter_pkt_from_emdb_during_reset",
        74,
        16
      ],
      [
        "block_drop_new_packet_due_to_fbm_almost_empty",
        90,
        16
      ]
    ]
  },
  "pp_reorder_slice_reorder_block_status_reg": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 29,
    "desc": "",
    "fields": [
      [
        "block_rd_fifo_max_wmk",
        0,
        8
      ],
      [
        "block_pd_fifo0_max_wmk",
        8,
        7
      ],
      [
        "block_pd_fifo1_max_wmk",
        15,
        7
      ],
      [
        "block_out_pd_fifo_full_consecutive_cc_max_wmk",
        22,
        7
      ]
    ]
  },
  "pp_reorder_slice_pp_exact_match_per_bank_reg": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 42,
    "desc": "",
    "fields": [
      [
        "pp_exact_match_active_banks",
        0,
        1
      ],
      [
        "pp_exact_match_hash_key",
        1,
        40
      ],
      [
        "pp_exact_match_use_primitive_crc",
        41,
        1
      ]
    ]
  },
  "pp_reorder_slice_pp_exact_match_per_em_reg": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "pp_exact_match_key_width",
        0,
        16
      ],
      [
        "pp_exact_match_auto_bubble_req",
        16,
        1
      ],
      [
        "pp_exact_match_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "pp_reorder_slice_pp_exact_match_cam_wm_max_reg": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "pp_exact_match_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "pp_reorder_slice_pp_exact_match_bank_write_cntr_reg": {
    "type": "register",
    "block": "pp_reorder_slice",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "pp_exact_match_bank_write_cntr",
        0,
        64
      ]
    ]
  },
  "pp_reorder_slice_fifo0_new_pkts": {
    "type": "memory",
    "block": "pp_reorder_slice",
    "width": 209,
    "desc": "",
    "fields": [
      [
        "fifo0_data",
        0,
        209
      ]
    ]
  },
  "pp_reorder_slice_fifo1_new_pkts": {
    "type": "memory",
    "block": "pp_reorder_slice",
    "width": 209,
    "desc": "",
    "fields": [
      [
        "fifo1_data",
        0,
        209
      ]
    ]
  },
  "pp_reorder_slice_pp_reorder_rd_fifo": {
    "type": "memory",
    "block": "pp_reorder_slice",
    "width": 51,
    "desc": "",
    "fields": [
      [
        "pp_reorder_rd_fifo_data",
        0,
        51
      ]
    ]
  },
  "pp_reorder_slice_pp_connection_table": {
    "type": "memory",
    "block": "pp_reorder_slice",
    "width": 112,
    "desc": "",
    "fields": [
      [
        "pp_connection_table_data",
        0,
        112
      ]
    ]
  },
  "pp_reorder_slice_out_pd_fifo": {
    "type": "memory",
    "block": "pp_reorder_slice",
    "width": 157,
    "desc": "",
    "fields": [
      [
        "out_pd_fifo_data",
        0,
        157
      ]
    ]
  },
  "pp_reorder_slice_reorder_alg_pd_fifo": {
    "type": "memory",
    "block": "pp_reorder_slice",
    "width": 154,
    "desc": "",
    "fields": [
      [
        "reorder_alg_pd_fifo_data",
        0,
        154
      ]
    ]
  },
  "pp_reorder_slice_pp_exact_match_fbm": {
    "type": "memory",
    "block": "pp_reorder_slice",
    "width": 64,
    "desc": "",
    "fields": [
      [
        "pp_exact_match_fbm_data",
        0,
        64
      ]
    ]
  },
  "pp_reorder_slice_pp_exact_match_pd_memory_narrow": {
    "type": "memory",
    "block": "pp_reorder_slice",
    "width": 105,
    "desc": "In FE and FB the PD is significantly wider but the reorder requires less PDs - thus the PD memory is split to a wide part  and a narrow part.",
    "fields": [
      [
        "pp_exact_match_pd_memory_data_narrow",
        0,
        105
      ]
    ]
  },
  "pp_reorder_slice_pp_exact_match_pd_memory_wide": {
    "type": "memory",
    "block": "pp_reorder_slice",
    "width": 49,
    "desc": "In FE and FB the PD is significantly wider but the reorde requires less PDs - thus the PD memory is split to a wide part  and a narrow part.",
    "fields": [
      [
        "pp_exact_match_pd_memory_data_wide",
        0,
        49
      ]
    ]
  },
  "pp_reorder_slice_connection_profile_table": {
    "type": "memory",
    "block": "pp_reorder_slice",
    "width": 3,
    "desc": "",
    "fields": [
      [
        "profile_num",
        0,
        3
      ]
    ]
  },
  "pp_reorder_slice_profile_config_table": {
    "type": "memory",
    "block": "pp_reorder_slice",
    "width": 11,
    "desc": "",
    "fields": [
      [
        "connection_pd_threshold",
        0,
        11
      ]
    ]
  },
  "pp_reorder_slice_pp_exact_match_verifier": {
    "type": "memory",
    "block": "pp_reorder_slice",
    "width": 81,
    "desc": "",
    "fields": [
      [
        "pp_exact_match_verifier_data",
        0,
        81
      ]
    ]
  },
  "pp_reorder_slice_pp_exact_match_valid": {
    "type": "memory",
    "block": "pp_reorder_slice",
    "width": 3,
    "desc": "",
    "fields": [
      [
        "pp_exact_match_valid_data",
        0,
        3
      ]
    ]
  },
  "pp_reorder_slice_pp_exact_match_cam": {
    "type": "memory",
    "block": "pp_reorder_slice",
    "width": 20,
    "desc": "",
    "fields": [
      [
        "pp_exact_match_cam_payload",
        0,
        10
      ],
      [
        "pp_exact_match_cam_key",
        10,
        20
      ],
      [
        "pp_exact_match_cam_valid",
        30,
        1
      ]
    ]
  },
  "rx_cgm_interrupt_register": {
    "type": "register",
    "block": "rx_cgm",
    "width": 7,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "rx_cgm_interrupt_reg10_summary",
        1,
        1
      ],
      [
        "rx_cgm_interrupt_reg11_summary",
        2,
        1
      ],
      [
        "rx_cgm_interrupt_reg12_summary",
        3,
        1
      ],
      [
        "rx_cgm_interrupt_reg13_summary",
        4,
        1
      ],
      [
        "rx_cgm_interrupt_reg14_summary",
        5,
        1
      ],
      [
        "rx_cgm_interrupt_reg15_summary",
        6,
        1
      ]
    ]
  },
  "rx_cgm_mem_protect_interrupt": {
    "type": "register",
    "block": "rx_cgm",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "rx_cgm_mem_protect_interrupt_test": {
    "type": "register",
    "block": "rx_cgm",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "rx_cgm_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "rx_cgm",
    "width": 12,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "sq_counters_table0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "sq_counters_table1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "sq_counters_table2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "sq_counters_table3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "sq_counters_table4_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "sq_counters_table5_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "source_cgm_policy_lut0_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "source_cgm_policy_lut1_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "source_cgm_policy_lut2_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "source_cgm_policy_lut3_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "source_cgm_policy_lut4_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "source_cgm_policy_lut5_ecc_1b_err_interrupt_mask",
        11,
        1
      ]
    ]
  },
  "rx_cgm_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "rx_cgm",
    "width": 12,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "sq_counters_table0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "sq_counters_table1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "sq_counters_table2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "sq_counters_table3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "sq_counters_table4_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "sq_counters_table5_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "source_cgm_policy_lut0_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "source_cgm_policy_lut1_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "source_cgm_policy_lut2_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "source_cgm_policy_lut3_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "source_cgm_policy_lut4_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "source_cgm_policy_lut5_ecc_2b_err_interrupt_mask",
        11,
        1
      ]
    ]
  },
  "rx_cgm_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "rx_cgm",
    "width": 12,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "sq_counters_table0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "sq_counters_table1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "sq_counters_table2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "sq_counters_table3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "sq_counters_table4_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "sq_counters_table5_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "source_cgm_policy_lut0_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "source_cgm_policy_lut1_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "source_cgm_policy_lut2_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "source_cgm_policy_lut3_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "source_cgm_policy_lut4_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "source_cgm_policy_lut5_ecc_1b_err_initiate",
        11,
        1
      ]
    ]
  },
  "rx_cgm_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "rx_cgm",
    "width": 12,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "sq_counters_table0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "sq_counters_table1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "sq_counters_table2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "sq_counters_table3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "sq_counters_table4_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "sq_counters_table5_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "source_cgm_policy_lut0_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "source_cgm_policy_lut1_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "source_cgm_policy_lut2_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "source_cgm_policy_lut3_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "source_cgm_policy_lut4_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "source_cgm_policy_lut5_ecc_2b_err_initiate",
        11,
        1
      ]
    ]
  },
  "rx_cgm_mem_protect_err_status": {
    "type": "register",
    "block": "rx_cgm",
    "width": 12,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "sq_counters_table0_err_int",
        0,
        1
      ],
      [
        "sq_counters_table1_err_int",
        1,
        1
      ],
      [
        "sq_counters_table2_err_int",
        2,
        1
      ],
      [
        "sq_counters_table3_err_int",
        3,
        1
      ],
      [
        "sq_counters_table4_err_int",
        4,
        1
      ],
      [
        "sq_counters_table5_err_int",
        5,
        1
      ],
      [
        "source_cgm_policy_lut0_err_int",
        6,
        1
      ],
      [
        "source_cgm_policy_lut1_err_int",
        7,
        1
      ],
      [
        "source_cgm_policy_lut2_err_int",
        8,
        1
      ],
      [
        "source_cgm_policy_lut3_err_int",
        9,
        1
      ],
      [
        "source_cgm_policy_lut4_err_int",
        10,
        1
      ],
      [
        "source_cgm_policy_lut5_err_int",
        11,
        1
      ]
    ]
  },
  "rx_cgm_selected_ser_error_info": {
    "type": "register",
    "block": "rx_cgm",
    "width": 11,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        9
      ],
      [
        "mem_err_type",
        9,
        2
      ]
    ]
  },
  "rx_cgm_ser_error_debug_configuration": {
    "type": "register",
    "block": "rx_cgm",
    "width": 5,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        4
      ],
      [
        "reset_memory_errors",
        4,
        1
      ]
    ]
  },
  "rx_cgm_ecc_1b_err_debug": {
    "type": "register",
    "block": "rx_cgm",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "rx_cgm_ecc_2b_err_debug": {
    "type": "register",
    "block": "rx_cgm",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "rx_cgm_mbist_pass_status": {
    "type": "register",
    "block": "rx_cgm",
    "width": 24,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        24
      ]
    ]
  },
  "rx_cgm_mbist_fail_status": {
    "type": "register",
    "block": "rx_cgm",
    "width": 24,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        24
      ]
    ]
  },
  "rx_cgm_counter_timer": {
    "type": "register",
    "block": "rx_cgm",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "rx_cgm_counter_timer_trigger_reg": {
    "type": "register",
    "block": "rx_cgm",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "rx_cgm_memory_access_timeout": {
    "type": "register",
    "block": "rx_cgm",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "rx_cgm_broadcast_config_reg": {
    "type": "register",
    "block": "rx_cgm",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "rx_cgm_memory_prot_bypass": {
    "type": "register",
    "block": "rx_cgm",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "rx_cgm_soft_reset_configuration": {
    "type": "register",
    "block": "rx_cgm",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "rx_cgm_mbist_configuration": {
    "type": "register",
    "block": "rx_cgm",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "rx_cgm_power_down_configuration": {
    "type": "register",
    "block": "rx_cgm",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "rx_cgm_spare_reg": {
    "type": "register",
    "block": "rx_cgm",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "rx_cgm_pmro_ctrl": {
    "type": "register",
    "block": "rx_cgm",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "rx_cgm_pmro_status": {
    "type": "register",
    "block": "rx_cgm",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "rx_cgm_mirror_bus_conf_reg": {
    "type": "register",
    "block": "rx_cgm",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "rx_cgm_mirror_bus_status": {
    "type": "register",
    "block": "rx_cgm",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "rx_cgm_device_time_offset_cfg": {
    "type": "register",
    "block": "rx_cgm",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "rx_cgm_status_register": {
    "type": "register",
    "block": "rx_cgm",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "rxcgm_init_done",
        0,
        1
      ]
    ]
  },
  "rx_cgm_global_configuration": {
    "type": "register",
    "block": "rx_cgm",
    "width": 56,
    "desc": "",
    "fields": [
      [
        "slice_cbt_threshold",
        0,
        6
      ],
      [
        "slice_drop_voq",
        6,
        16
      ],
      [
        "slice_inc_msg_fifo_alm_full_thr",
        22,
        6
      ],
      [
        "slice_update_pipe_arb_mode",
        28,
        1
      ],
      [
        "slice_hr_management_mode",
        29,
        1
      ],
      [
        "slice_disable_rx_cgm",
        30,
        1
      ],
      [
        "slice_drop_pkts_count_en",
        31,
        1
      ],
      [
        "slice_scrubber_window",
        32,
        14
      ],
      [
        "slice_scrubber_force_gap_thr",
        46,
        6
      ],
      [
        "slice_select_counter",
        52,
        4
      ]
    ]
  },
  "rx_cgm_rx_cgm_interrupt_reg1": {
    "type": "register",
    "block": "rx_cgm",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "slice_local_u_ser_counter_wrap_around",
        0,
        1
      ]
    ]
  },
  "rx_cgm_rx_cgm_interrupt_reg1_mask": {
    "type": "register",
    "block": "rx_cgm",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "slice_local_u_ser_counter_wrap_around_mask",
        0,
        1
      ]
    ]
  },
  "rx_cgm_rx_cgm_interrupt_reg1_test": {
    "type": "register",
    "block": "rx_cgm",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "slice_local_u_ser_counter_wrap_around_test",
        0,
        1
      ]
    ]
  },
  "rx_cgm_statistic_cgm_configurations": {
    "type": "register",
    "block": "rx_cgm",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "slice_statistic_update_rate_mask",
        0,
        4
      ]
    ]
  },
  "rx_cgm_rx_cgm_counters": {
    "type": "register",
    "block": "rx_cgm",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "slice_flow_control_fifo_lost_update",
        0,
        16
      ],
      [
        "slice_inc_fifo_lost_updates",
        16,
        16
      ]
    ]
  },
  "rx_cgm_rx_cgm_status": {
    "type": "register",
    "block": "rx_cgm",
    "width": 17,
    "desc": "",
    "fields": [
      [
        "slice_selected_counter_value",
        0,
        17
      ]
    ]
  },
  "rx_cgm_rx_cgm_drop_counters0": {
    "type": "register",
    "block": "rx_cgm",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "cgm_tc_drop_counter",
        0,
        16
      ]
    ]
  },
  "rx_cgm_rx_cgm_drop_counters1": {
    "type": "register",
    "block": "rx_cgm",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "sq_drop_counter",
        0,
        16
      ]
    ]
  },
  "rx_cgm_slice_mode_reg": {
    "type": "register",
    "block": "rx_cgm",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "cgm_slice_mode",
        0,
        4
      ]
    ]
  },
  "rx_cgm_rx_cgm_last_in_pd": {
    "type": "register",
    "block": "rx_cgm",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "rx_cgm_last_incoming_pd",
        0,
        32
      ]
    ]
  },
  "rx_cgm_rx_cgm_debug_conf": {
    "type": "register",
    "block": "rx_cgm",
    "width": 6,
    "desc": "",
    "fields": [
      [
        "last_incoming_pd_mux_sel",
        0,
        6
      ]
    ]
  },
  "rx_cgm_sq_counters_table": {
    "type": "memory",
    "block": "rx_cgm",
    "width": 36,
    "desc": "",
    "fields": [
      [
        "slice_sq_buffer_counter",
        0,
        17
      ],
      [
        "slice_sq_timer_valid",
        17,
        1
      ],
      [
        "slice_sq_hr_timer_or_hr_counter",
        18,
        17
      ],
      [
        "slice_sq_state",
        35,
        1
      ]
    ]
  },
  "rx_cgm_tc_to_cgm_tc_lut": {
    "type": "memory",
    "block": "rx_cgm",
    "width": 5,
    "desc": "",
    "fields": [
      [
        "slice_cgm_tc",
        0,
        3
      ],
      [
        "slice_cgm_tc_group",
        3,
        2
      ]
    ]
  },
  "rx_cgm_sq_map_table": {
    "type": "memory",
    "block": "rx_cgm",
    "width": 12,
    "desc": "",
    "fields": [
      [
        "slice_map_mode",
        0,
        2
      ],
      [
        "slice_base_sq_counter",
        2,
        9
      ],
      [
        "slice_enable_drop_on_ctc_test",
        11,
        1
      ]
    ]
  },
  "rx_cgm_profile_map_table": {
    "type": "memory",
    "block": "rx_cgm",
    "width": 36,
    "desc": "",
    "fields": [
      [
        "slice_entry0_sq_group",
        0,
        2
      ],
      [
        "slice_entry0_sq_profile",
        2,
        4
      ],
      [
        "slice_entry0_sq_drop_cnt_index",
        6,
        3
      ],
      [
        "slice_entry1_sq_group",
        9,
        2
      ],
      [
        "slice_entry1_sq_profile",
        11,
        4
      ],
      [
        "slice_entry1_sq_drop_cnt_index",
        15,
        3
      ],
      [
        "slice_entry2_sq_group",
        18,
        2
      ],
      [
        "slice_entry2_sq_profile",
        20,
        4
      ],
      [
        "slice_entry2_sq_drop_cnt_index",
        24,
        3
      ],
      [
        "slice_entry3_sq_group",
        27,
        2
      ],
      [
        "slice_entry3_sq_profile",
        29,
        4
      ],
      [
        "slice_entry3_sq_drop_cnt_index",
        33,
        3
      ]
    ]
  },
  "rx_cgm_sq_group_profile_lut": {
    "type": "memory",
    "block": "rx_cgm",
    "width": 51,
    "desc": "",
    "fields": [
      [
        "slice_sq_group_thr0",
        0,
        17
      ],
      [
        "slice_sq_group_thr1",
        17,
        17
      ],
      [
        "slice_sq_group_thr2",
        34,
        17
      ]
    ]
  },
  "rx_cgm_sq_profile_lut": {
    "type": "memory",
    "block": "rx_cgm",
    "width": 68,
    "desc": "",
    "fields": [
      [
        "slice_sq_thr0",
        0,
        17
      ],
      [
        "slice_sq_thr1",
        17,
        17
      ],
      [
        "slice_sq_thr2",
        34,
        17
      ],
      [
        "slice_hr_threshold_or_timer_max",
        51,
        17
      ]
    ]
  },
  "rx_cgm_ctc_profile_lut": {
    "type": "memory",
    "block": "rx_cgm",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "slice_ctc_green_thr",
        0,
        17
      ],
      [
        "slice_ctc_yellow_thr",
        17,
        17
      ]
    ]
  },
  "rx_cgm_ctc_group_profile_lut": {
    "type": "memory",
    "block": "rx_cgm",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "slice_ctc_group_green_thr",
        0,
        17
      ],
      [
        "slice_ctc_group_yellow_thr",
        17,
        17
      ]
    ]
  },
  "rx_cgm_source_cgm_policy_lut": {
    "type": "memory",
    "block": "rx_cgm",
    "width": 12,
    "desc": "The index to the table is: {CounterAStatus[1:0], SQDiscrete[1:0], SQGroupDiscrete[1:0], SQ Profile[3:0]}",
    "fields": [
      [
        "slice_entry0_flow_control",
        0,
        1
      ],
      [
        "slice_entry0_drop_yellow",
        1,
        1
      ],
      [
        "slice_entry0_drop_green",
        2,
        1
      ],
      [
        "slice_entry1_flow_control",
        3,
        1
      ],
      [
        "slice_entry1_drop_yellow",
        4,
        1
      ],
      [
        "slice_entry1_drop_green",
        5,
        1
      ],
      [
        "slice_entry2_flow_control",
        6,
        1
      ],
      [
        "slice_entry2_drop_yellow",
        7,
        1
      ],
      [
        "slice_entry2_drop_green",
        8,
        1
      ],
      [
        "slice_entry3_flow_control",
        9,
        1
      ],
      [
        "slice_entry3_drop_yellow",
        10,
        1
      ],
      [
        "slice_entry3_drop_green",
        11,
        1
      ]
    ]
  },
  "rx_cgm_sq_status_table": {
    "type": "memory",
    "block": "rx_cgm",
    "width": 12,
    "desc": "",
    "fields": [
      [
        "slice_entry0_sq_status",
        0,
        2
      ],
      [
        "slice_entry0_sq_hr_drop",
        2,
        1
      ],
      [
        "slice_entry1_sq_status",
        3,
        2
      ],
      [
        "slice_entry1_sq_hr_drop",
        5,
        1
      ],
      [
        "slice_entry2_sq_status",
        6,
        2
      ],
      [
        "slice_entry2_sq_hr_drop",
        8,
        1
      ],
      [
        "slice_entry3_sq_status",
        9,
        2
      ],
      [
        "slice_entry3_sq_hr_drop",
        11,
        1
      ]
    ]
  },
  "rx_cgm_source_if_to_port_map": {
    "type": "memory",
    "block": "rx_cgm",
    "width": 7,
    "desc": "",
    "fields": [
      [
        "slice_source_port",
        0,
        5
      ],
      [
        "slice_ifg_num",
        5,
        1
      ],
      [
        "slice_fc_enable",
        6,
        1
      ]
    ]
  },
  "rx_meter_block_interrupt_register": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 1,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ]
    ]
  },
  "rx_meter_block_mem_protect_interrupt": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "rx_meter_block_mem_protect_interrupt_test": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "rx_meter_block_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 15,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "meters_table0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "meters_table1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "meters_table2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "meters_attribute_table0_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "meters_attribute_table1_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "meters_attribute_table2_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "meters_state_table0_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "meters_state_table1_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "meters_state_table2_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "meter_shaper_configuration_table0_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "meter_shaper_configuration_table1_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "meter_shaper_configuration_table2_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "meter_shaper_linked_list_table0_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "meter_shaper_linked_list_table1_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "meter_shaper_linked_list_table2_ecc_1b_err_interrupt_mask",
        14,
        1
      ]
    ]
  },
  "rx_meter_block_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 15,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "meters_table0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "meters_table1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "meters_table2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "meters_attribute_table0_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "meters_attribute_table1_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "meters_attribute_table2_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "meters_state_table0_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "meters_state_table1_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "meters_state_table2_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "meter_shaper_configuration_table0_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "meter_shaper_configuration_table1_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "meter_shaper_configuration_table2_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "meter_shaper_linked_list_table0_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "meter_shaper_linked_list_table1_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "meter_shaper_linked_list_table2_ecc_2b_err_interrupt_mask",
        14,
        1
      ]
    ]
  },
  "rx_meter_block_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 15,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "meters_table0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "meters_table1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "meters_table2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "meters_attribute_table0_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "meters_attribute_table1_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "meters_attribute_table2_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "meters_state_table0_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "meters_state_table1_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "meters_state_table2_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "meter_shaper_configuration_table0_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "meter_shaper_configuration_table1_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "meter_shaper_configuration_table2_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "meter_shaper_linked_list_table0_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "meter_shaper_linked_list_table1_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "meter_shaper_linked_list_table2_ecc_1b_err_initiate",
        14,
        1
      ]
    ]
  },
  "rx_meter_block_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 15,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "meters_table0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "meters_table1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "meters_table2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "meters_attribute_table0_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "meters_attribute_table1_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "meters_attribute_table2_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "meters_state_table0_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "meters_state_table1_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "meters_state_table2_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "meter_shaper_configuration_table0_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "meter_shaper_configuration_table1_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "meter_shaper_configuration_table2_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "meter_shaper_linked_list_table0_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "meter_shaper_linked_list_table1_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "meter_shaper_linked_list_table2_ecc_2b_err_initiate",
        14,
        1
      ]
    ]
  },
  "rx_meter_block_mem_protect_err_status": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 15,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "meters_table0_err_int",
        0,
        1
      ],
      [
        "meters_table1_err_int",
        1,
        1
      ],
      [
        "meters_table2_err_int",
        2,
        1
      ],
      [
        "meters_attribute_table0_err_int",
        3,
        1
      ],
      [
        "meters_attribute_table1_err_int",
        4,
        1
      ],
      [
        "meters_attribute_table2_err_int",
        5,
        1
      ],
      [
        "meters_state_table0_err_int",
        6,
        1
      ],
      [
        "meters_state_table1_err_int",
        7,
        1
      ],
      [
        "meters_state_table2_err_int",
        8,
        1
      ],
      [
        "meter_shaper_configuration_table0_err_int",
        9,
        1
      ],
      [
        "meter_shaper_configuration_table1_err_int",
        10,
        1
      ],
      [
        "meter_shaper_configuration_table2_err_int",
        11,
        1
      ],
      [
        "meter_shaper_linked_list_table0_err_int",
        12,
        1
      ],
      [
        "meter_shaper_linked_list_table1_err_int",
        13,
        1
      ],
      [
        "meter_shaper_linked_list_table2_err_int",
        14,
        1
      ]
    ]
  },
  "rx_meter_block_selected_ser_error_info": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 14,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        12
      ],
      [
        "mem_err_type",
        12,
        2
      ]
    ]
  },
  "rx_meter_block_ser_error_debug_configuration": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 5,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        4
      ],
      [
        "reset_memory_errors",
        4,
        1
      ]
    ]
  },
  "rx_meter_block_ecc_1b_err_debug": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "rx_meter_block_ecc_2b_err_debug": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "rx_meter_block_mbist_pass_status": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 36,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        36
      ]
    ]
  },
  "rx_meter_block_mbist_fail_status": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 36,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        36
      ]
    ]
  },
  "rx_meter_block_counter_timer": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "rx_meter_block_counter_timer_trigger_reg": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "rx_meter_block_memory_access_timeout": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "rx_meter_block_broadcast_config_reg": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "rx_meter_block_memory_prot_bypass": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "rx_meter_block_soft_reset_configuration": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "rx_meter_block_mbist_configuration": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "rx_meter_block_power_down_configuration": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "rx_meter_block_spare_reg": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "rx_meter_block_pmro_ctrl": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "rx_meter_block_pmro_status": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "rx_meter_block_mirror_bus_conf_reg": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "rx_meter_block_mirror_bus_status": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "rx_meter_block_device_time_offset_cfg": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "rx_meter_block_meter_block_configuration": {
    "type": "register",
    "block": "rx_meter_block",
    "width": 10,
    "desc": "",
    "fields": [
      [
        "block_token_size",
        0,
        5
      ],
      [
        "block_shaper_fifo_pause_thr",
        5,
        5
      ]
    ]
  },
  "rx_meter_block_meters_table": {
    "type": "memory",
    "block": "rx_meter_block",
    "width": 88,
    "desc": "",
    "fields": [
      [
        "table_entry0_commited_meter",
        0,
        22
      ],
      [
        "table_entry0_excess_meter",
        22,
        22
      ],
      [
        "table_entry1_commited_meter",
        44,
        22
      ],
      [
        "table_entry1_excess_meter",
        66,
        22
      ]
    ]
  },
  "rx_meter_block_meters_attribute_table": {
    "type": "memory",
    "block": "rx_meter_block",
    "width": 28,
    "desc": "",
    "fields": [
      [
        "table_entry0_profile",
        0,
        4
      ],
      [
        "table_entry0_commited_coupling_flag",
        4,
        1
      ],
      [
        "table_entry0_meter_decision_mapping_profile",
        5,
        2
      ],
      [
        "table_entry1_profile",
        7,
        4
      ],
      [
        "table_entry1_commited_coupling_flag",
        11,
        1
      ],
      [
        "table_entry1_meter_decision_mapping_profile",
        12,
        2
      ],
      [
        "table_entry2_profile",
        14,
        4
      ],
      [
        "table_entry2_commited_coupling_flag",
        18,
        1
      ],
      [
        "table_entry2_meter_decision_mapping_profile",
        19,
        2
      ],
      [
        "table_entry3_profile",
        21,
        4
      ],
      [
        "table_entry3_commited_coupling_flag",
        25,
        1
      ],
      [
        "table_entry3_meter_decision_mapping_profile",
        26,
        2
      ]
    ]
  },
  "rx_meter_block_meters_state_table": {
    "type": "memory",
    "block": "rx_meter_block",
    "width": 12,
    "desc": "",
    "fields": [
      [
        "meters_state_entry0_color_aware_mode",
        0,
        1
      ],
      [
        "meters_state_entry0_meter_mode",
        1,
        1
      ],
      [
        "meters_state_entry0_meter_decision_mapping_profile",
        2,
        2
      ],
      [
        "meters_state_entry0_commited_above_zero",
        4,
        1
      ],
      [
        "meters_state_entry0_excess_above_zero",
        5,
        1
      ],
      [
        "meters_state_entry1_color_aware_mode",
        6,
        1
      ],
      [
        "meters_state_entry1_meter_mode",
        7,
        1
      ],
      [
        "meters_state_entry1_meter_decision_mapping_profile",
        8,
        2
      ],
      [
        "meters_state_entry1_commited_above_zero",
        10,
        1
      ],
      [
        "meters_state_entry1_excess_above_zero",
        11,
        1
      ]
    ]
  },
  "rx_meter_block_meter_profile_table": {
    "type": "memory",
    "block": "rx_meter_block",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "meter_profile_meter_count_mode",
        0,
        1
      ],
      [
        "meter_profile_meter_mode",
        1,
        1
      ],
      [
        "meter_profile_color_aware_mode",
        2,
        1
      ],
      [
        "meter_profile_cbs",
        3,
        18
      ],
      [
        "meter_profile_ebs",
        21,
        18
      ]
    ]
  },
  "rx_meter_block_meter_shaper_configuration_table": {
    "type": "memory",
    "block": "rx_meter_block",
    "width": 40,
    "desc": "",
    "fields": [
      [
        "meter_shaper_configuration_entry0_cir_weight",
        0,
        10
      ],
      [
        "meter_shaper_configuration_entry0_eir_weight",
        10,
        10
      ],
      [
        "meter_shaper_configuration_entry1_cir_weight",
        20,
        10
      ],
      [
        "meter_shaper_configuration_entry1_eir_weight",
        30,
        10
      ]
    ]
  },
  "rx_meter_block_meter_shaper_linked_list_table": {
    "type": "memory",
    "block": "rx_meter_block",
    "width": 12,
    "desc": "",
    "fields": [
      [
        "meter_shaper_linked_list",
        0,
        12
      ]
    ]
  },
  "rx_meter_interrupt_register": {
    "type": "register",
    "block": "rx_meter",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "meter_blocks_interrupt_register_summary",
        1,
        1
      ]
    ]
  },
  "rx_meter_mem_protect_interrupt": {
    "type": "register",
    "block": "rx_meter",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "rx_meter_mem_protect_interrupt_test": {
    "type": "register",
    "block": "rx_meter",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "rx_meter_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "rx_meter",
    "width": 62,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "meters_table0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "meters_table1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "meters_table2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "meters_table3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "meters_attribute_table0_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "meters_attribute_table1_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "meters_attribute_table2_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "meters_attribute_table3_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "meters_state_table0_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "meters_state_table1_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "meters_state_table2_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "meters_state_table3_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "meters_state_table4_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "meters_state_table5_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "meters_state_table6_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "meters_state_table7_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "meters_state_table8_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "meters_state_table9_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "meters_state_table10_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "meters_state_table11_ecc_1b_err_interrupt_mask",
        19,
        1
      ],
      [
        "meters_state_table12_ecc_1b_err_interrupt_mask",
        20,
        1
      ],
      [
        "meters_state_table13_ecc_1b_err_interrupt_mask",
        21,
        1
      ],
      [
        "meters_state_table14_ecc_1b_err_interrupt_mask",
        22,
        1
      ],
      [
        "meters_state_table15_ecc_1b_err_interrupt_mask",
        23,
        1
      ],
      [
        "meters_state_table16_ecc_1b_err_interrupt_mask",
        24,
        1
      ],
      [
        "meters_state_table17_ecc_1b_err_interrupt_mask",
        25,
        1
      ],
      [
        "meters_state_table18_ecc_1b_err_interrupt_mask",
        26,
        1
      ],
      [
        "meters_state_table19_ecc_1b_err_interrupt_mask",
        27,
        1
      ],
      [
        "meters_state_table20_ecc_1b_err_interrupt_mask",
        28,
        1
      ],
      [
        "meters_state_table21_ecc_1b_err_interrupt_mask",
        29,
        1
      ],
      [
        "meters_state_table22_ecc_1b_err_interrupt_mask",
        30,
        1
      ],
      [
        "meters_state_table23_ecc_1b_err_interrupt_mask",
        31,
        1
      ],
      [
        "meters_token_table0_ecc_1b_err_interrupt_mask",
        32,
        1
      ],
      [
        "meters_token_table1_ecc_1b_err_interrupt_mask",
        33,
        1
      ],
      [
        "meters_token_table2_ecc_1b_err_interrupt_mask",
        34,
        1
      ],
      [
        "meters_token_table3_ecc_1b_err_interrupt_mask",
        35,
        1
      ],
      [
        "meters_bw_sensing_table0_ecc_1b_err_interrupt_mask",
        36,
        1
      ],
      [
        "meters_bw_sensing_table1_ecc_1b_err_interrupt_mask",
        37,
        1
      ],
      [
        "meters_bw_sensing_table2_ecc_1b_err_interrupt_mask",
        38,
        1
      ],
      [
        "meters_bw_sensing_table3_ecc_1b_err_interrupt_mask",
        39,
        1
      ],
      [
        "inactive_buckets_table0_ecc_1b_err_interrupt_mask",
        40,
        1
      ],
      [
        "inactive_buckets_table1_ecc_1b_err_interrupt_mask",
        41,
        1
      ],
      [
        "inactive_buckets_table2_ecc_1b_err_interrupt_mask",
        42,
        1
      ],
      [
        "inactive_buckets_table3_ecc_1b_err_interrupt_mask",
        43,
        1
      ],
      [
        "meter_shaper_configuration_table0_ecc_1b_err_interrupt_mask",
        44,
        1
      ],
      [
        "meter_shaper_configuration_table1_ecc_1b_err_interrupt_mask",
        45,
        1
      ],
      [
        "meter_shaper_configuration_table2_ecc_1b_err_interrupt_mask",
        46,
        1
      ],
      [
        "meter_shaper_configuration_table3_ecc_1b_err_interrupt_mask",
        47,
        1
      ],
      [
        "meter_shaper_linked_list_table0_ecc_1b_err_interrupt_mask",
        48,
        1
      ],
      [
        "meter_shaper_linked_list_table1_ecc_1b_err_interrupt_mask",
        49,
        1
      ],
      [
        "meter_shaper_linked_list_table2_ecc_1b_err_interrupt_mask",
        50,
        1
      ],
      [
        "meter_shaper_linked_list_table3_ecc_1b_err_interrupt_mask",
        51,
        1
      ],
      [
        "packet_marking_balance_table0_ecc_1b_err_interrupt_mask",
        52,
        1
      ],
      [
        "packet_marking_balance_table1_ecc_1b_err_interrupt_mask",
        53,
        1
      ],
      [
        "packet_marking_balance_table2_ecc_1b_err_interrupt_mask",
        54,
        1
      ],
      [
        "packet_marking_balance_table3_ecc_1b_err_interrupt_mask",
        55,
        1
      ],
      [
        "packet_marking_balance_table4_ecc_1b_err_interrupt_mask",
        56,
        1
      ],
      [
        "packet_marking_balance_table5_ecc_1b_err_interrupt_mask",
        57,
        1
      ],
      [
        "central_packet_marking_table_ecc_1b_err_interrupt_mask",
        58,
        1
      ],
      [
        "central_packet_marking_config_table_ecc_1b_err_interrupt_mask",
        59,
        1
      ],
      [
        "bw_dist_msg_gen_fifo_ecc_1b_err_interrupt_mask",
        60,
        1
      ],
      [
        "msg_gen_conf_table_ecc_1b_err_interrupt_mask",
        61,
        1
      ]
    ]
  },
  "rx_meter_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "rx_meter",
    "width": 62,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "meters_table0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "meters_table1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "meters_table2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "meters_table3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "meters_attribute_table0_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "meters_attribute_table1_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "meters_attribute_table2_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "meters_attribute_table3_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "meters_state_table0_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "meters_state_table1_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "meters_state_table2_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "meters_state_table3_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "meters_state_table4_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "meters_state_table5_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "meters_state_table6_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "meters_state_table7_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "meters_state_table8_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "meters_state_table9_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "meters_state_table10_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "meters_state_table11_ecc_2b_err_interrupt_mask",
        19,
        1
      ],
      [
        "meters_state_table12_ecc_2b_err_interrupt_mask",
        20,
        1
      ],
      [
        "meters_state_table13_ecc_2b_err_interrupt_mask",
        21,
        1
      ],
      [
        "meters_state_table14_ecc_2b_err_interrupt_mask",
        22,
        1
      ],
      [
        "meters_state_table15_ecc_2b_err_interrupt_mask",
        23,
        1
      ],
      [
        "meters_state_table16_ecc_2b_err_interrupt_mask",
        24,
        1
      ],
      [
        "meters_state_table17_ecc_2b_err_interrupt_mask",
        25,
        1
      ],
      [
        "meters_state_table18_ecc_2b_err_interrupt_mask",
        26,
        1
      ],
      [
        "meters_state_table19_ecc_2b_err_interrupt_mask",
        27,
        1
      ],
      [
        "meters_state_table20_ecc_2b_err_interrupt_mask",
        28,
        1
      ],
      [
        "meters_state_table21_ecc_2b_err_interrupt_mask",
        29,
        1
      ],
      [
        "meters_state_table22_ecc_2b_err_interrupt_mask",
        30,
        1
      ],
      [
        "meters_state_table23_ecc_2b_err_interrupt_mask",
        31,
        1
      ],
      [
        "meters_token_table0_ecc_2b_err_interrupt_mask",
        32,
        1
      ],
      [
        "meters_token_table1_ecc_2b_err_interrupt_mask",
        33,
        1
      ],
      [
        "meters_token_table2_ecc_2b_err_interrupt_mask",
        34,
        1
      ],
      [
        "meters_token_table3_ecc_2b_err_interrupt_mask",
        35,
        1
      ],
      [
        "meters_bw_sensing_table0_ecc_2b_err_interrupt_mask",
        36,
        1
      ],
      [
        "meters_bw_sensing_table1_ecc_2b_err_interrupt_mask",
        37,
        1
      ],
      [
        "meters_bw_sensing_table2_ecc_2b_err_interrupt_mask",
        38,
        1
      ],
      [
        "meters_bw_sensing_table3_ecc_2b_err_interrupt_mask",
        39,
        1
      ],
      [
        "inactive_buckets_table0_ecc_2b_err_interrupt_mask",
        40,
        1
      ],
      [
        "inactive_buckets_table1_ecc_2b_err_interrupt_mask",
        41,
        1
      ],
      [
        "inactive_buckets_table2_ecc_2b_err_interrupt_mask",
        42,
        1
      ],
      [
        "inactive_buckets_table3_ecc_2b_err_interrupt_mask",
        43,
        1
      ],
      [
        "meter_shaper_configuration_table0_ecc_2b_err_interrupt_mask",
        44,
        1
      ],
      [
        "meter_shaper_configuration_table1_ecc_2b_err_interrupt_mask",
        45,
        1
      ],
      [
        "meter_shaper_configuration_table2_ecc_2b_err_interrupt_mask",
        46,
        1
      ],
      [
        "meter_shaper_configuration_table3_ecc_2b_err_interrupt_mask",
        47,
        1
      ],
      [
        "meter_shaper_linked_list_table0_ecc_2b_err_interrupt_mask",
        48,
        1
      ],
      [
        "meter_shaper_linked_list_table1_ecc_2b_err_interrupt_mask",
        49,
        1
      ],
      [
        "meter_shaper_linked_list_table2_ecc_2b_err_interrupt_mask",
        50,
        1
      ],
      [
        "meter_shaper_linked_list_table3_ecc_2b_err_interrupt_mask",
        51,
        1
      ],
      [
        "packet_marking_balance_table0_ecc_2b_err_interrupt_mask",
        52,
        1
      ],
      [
        "packet_marking_balance_table1_ecc_2b_err_interrupt_mask",
        53,
        1
      ],
      [
        "packet_marking_balance_table2_ecc_2b_err_interrupt_mask",
        54,
        1
      ],
      [
        "packet_marking_balance_table3_ecc_2b_err_interrupt_mask",
        55,
        1
      ],
      [
        "packet_marking_balance_table4_ecc_2b_err_interrupt_mask",
        56,
        1
      ],
      [
        "packet_marking_balance_table5_ecc_2b_err_interrupt_mask",
        57,
        1
      ],
      [
        "central_packet_marking_table_ecc_2b_err_interrupt_mask",
        58,
        1
      ],
      [
        "central_packet_marking_config_table_ecc_2b_err_interrupt_mask",
        59,
        1
      ],
      [
        "bw_dist_msg_gen_fifo_ecc_2b_err_interrupt_mask",
        60,
        1
      ],
      [
        "msg_gen_conf_table_ecc_2b_err_interrupt_mask",
        61,
        1
      ]
    ]
  },
  "rx_meter_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "rx_meter",
    "width": 62,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "meters_table0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "meters_table1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "meters_table2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "meters_table3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "meters_attribute_table0_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "meters_attribute_table1_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "meters_attribute_table2_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "meters_attribute_table3_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "meters_state_table0_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "meters_state_table1_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "meters_state_table2_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "meters_state_table3_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "meters_state_table4_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "meters_state_table5_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "meters_state_table6_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "meters_state_table7_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "meters_state_table8_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "meters_state_table9_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "meters_state_table10_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "meters_state_table11_ecc_1b_err_initiate",
        19,
        1
      ],
      [
        "meters_state_table12_ecc_1b_err_initiate",
        20,
        1
      ],
      [
        "meters_state_table13_ecc_1b_err_initiate",
        21,
        1
      ],
      [
        "meters_state_table14_ecc_1b_err_initiate",
        22,
        1
      ],
      [
        "meters_state_table15_ecc_1b_err_initiate",
        23,
        1
      ],
      [
        "meters_state_table16_ecc_1b_err_initiate",
        24,
        1
      ],
      [
        "meters_state_table17_ecc_1b_err_initiate",
        25,
        1
      ],
      [
        "meters_state_table18_ecc_1b_err_initiate",
        26,
        1
      ],
      [
        "meters_state_table19_ecc_1b_err_initiate",
        27,
        1
      ],
      [
        "meters_state_table20_ecc_1b_err_initiate",
        28,
        1
      ],
      [
        "meters_state_table21_ecc_1b_err_initiate",
        29,
        1
      ],
      [
        "meters_state_table22_ecc_1b_err_initiate",
        30,
        1
      ],
      [
        "meters_state_table23_ecc_1b_err_initiate",
        31,
        1
      ],
      [
        "meters_token_table0_ecc_1b_err_initiate",
        32,
        1
      ],
      [
        "meters_token_table1_ecc_1b_err_initiate",
        33,
        1
      ],
      [
        "meters_token_table2_ecc_1b_err_initiate",
        34,
        1
      ],
      [
        "meters_token_table3_ecc_1b_err_initiate",
        35,
        1
      ],
      [
        "meters_bw_sensing_table0_ecc_1b_err_initiate",
        36,
        1
      ],
      [
        "meters_bw_sensing_table1_ecc_1b_err_initiate",
        37,
        1
      ],
      [
        "meters_bw_sensing_table2_ecc_1b_err_initiate",
        38,
        1
      ],
      [
        "meters_bw_sensing_table3_ecc_1b_err_initiate",
        39,
        1
      ],
      [
        "inactive_buckets_table0_ecc_1b_err_initiate",
        40,
        1
      ],
      [
        "inactive_buckets_table1_ecc_1b_err_initiate",
        41,
        1
      ],
      [
        "inactive_buckets_table2_ecc_1b_err_initiate",
        42,
        1
      ],
      [
        "inactive_buckets_table3_ecc_1b_err_initiate",
        43,
        1
      ],
      [
        "meter_shaper_configuration_table0_ecc_1b_err_initiate",
        44,
        1
      ],
      [
        "meter_shaper_configuration_table1_ecc_1b_err_initiate",
        45,
        1
      ],
      [
        "meter_shaper_configuration_table2_ecc_1b_err_initiate",
        46,
        1
      ],
      [
        "meter_shaper_configuration_table3_ecc_1b_err_initiate",
        47,
        1
      ],
      [
        "meter_shaper_linked_list_table0_ecc_1b_err_initiate",
        48,
        1
      ],
      [
        "meter_shaper_linked_list_table1_ecc_1b_err_initiate",
        49,
        1
      ],
      [
        "meter_shaper_linked_list_table2_ecc_1b_err_initiate",
        50,
        1
      ],
      [
        "meter_shaper_linked_list_table3_ecc_1b_err_initiate",
        51,
        1
      ],
      [
        "packet_marking_balance_table0_ecc_1b_err_initiate",
        52,
        1
      ],
      [
        "packet_marking_balance_table1_ecc_1b_err_initiate",
        53,
        1
      ],
      [
        "packet_marking_balance_table2_ecc_1b_err_initiate",
        54,
        1
      ],
      [
        "packet_marking_balance_table3_ecc_1b_err_initiate",
        55,
        1
      ],
      [
        "packet_marking_balance_table4_ecc_1b_err_initiate",
        56,
        1
      ],
      [
        "packet_marking_balance_table5_ecc_1b_err_initiate",
        57,
        1
      ],
      [
        "central_packet_marking_table_ecc_1b_err_initiate",
        58,
        1
      ],
      [
        "central_packet_marking_config_table_ecc_1b_err_initiate",
        59,
        1
      ],
      [
        "bw_dist_msg_gen_fifo_ecc_1b_err_initiate",
        60,
        1
      ],
      [
        "msg_gen_conf_table_ecc_1b_err_initiate",
        61,
        1
      ]
    ]
  },
  "rx_meter_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "rx_meter",
    "width": 62,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "meters_table0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "meters_table1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "meters_table2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "meters_table3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "meters_attribute_table0_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "meters_attribute_table1_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "meters_attribute_table2_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "meters_attribute_table3_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "meters_state_table0_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "meters_state_table1_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "meters_state_table2_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "meters_state_table3_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "meters_state_table4_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "meters_state_table5_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "meters_state_table6_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "meters_state_table7_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "meters_state_table8_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "meters_state_table9_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "meters_state_table10_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "meters_state_table11_ecc_2b_err_initiate",
        19,
        1
      ],
      [
        "meters_state_table12_ecc_2b_err_initiate",
        20,
        1
      ],
      [
        "meters_state_table13_ecc_2b_err_initiate",
        21,
        1
      ],
      [
        "meters_state_table14_ecc_2b_err_initiate",
        22,
        1
      ],
      [
        "meters_state_table15_ecc_2b_err_initiate",
        23,
        1
      ],
      [
        "meters_state_table16_ecc_2b_err_initiate",
        24,
        1
      ],
      [
        "meters_state_table17_ecc_2b_err_initiate",
        25,
        1
      ],
      [
        "meters_state_table18_ecc_2b_err_initiate",
        26,
        1
      ],
      [
        "meters_state_table19_ecc_2b_err_initiate",
        27,
        1
      ],
      [
        "meters_state_table20_ecc_2b_err_initiate",
        28,
        1
      ],
      [
        "meters_state_table21_ecc_2b_err_initiate",
        29,
        1
      ],
      [
        "meters_state_table22_ecc_2b_err_initiate",
        30,
        1
      ],
      [
        "meters_state_table23_ecc_2b_err_initiate",
        31,
        1
      ],
      [
        "meters_token_table0_ecc_2b_err_initiate",
        32,
        1
      ],
      [
        "meters_token_table1_ecc_2b_err_initiate",
        33,
        1
      ],
      [
        "meters_token_table2_ecc_2b_err_initiate",
        34,
        1
      ],
      [
        "meters_token_table3_ecc_2b_err_initiate",
        35,
        1
      ],
      [
        "meters_bw_sensing_table0_ecc_2b_err_initiate",
        36,
        1
      ],
      [
        "meters_bw_sensing_table1_ecc_2b_err_initiate",
        37,
        1
      ],
      [
        "meters_bw_sensing_table2_ecc_2b_err_initiate",
        38,
        1
      ],
      [
        "meters_bw_sensing_table3_ecc_2b_err_initiate",
        39,
        1
      ],
      [
        "inactive_buckets_table0_ecc_2b_err_initiate",
        40,
        1
      ],
      [
        "inactive_buckets_table1_ecc_2b_err_initiate",
        41,
        1
      ],
      [
        "inactive_buckets_table2_ecc_2b_err_initiate",
        42,
        1
      ],
      [
        "inactive_buckets_table3_ecc_2b_err_initiate",
        43,
        1
      ],
      [
        "meter_shaper_configuration_table0_ecc_2b_err_initiate",
        44,
        1
      ],
      [
        "meter_shaper_configuration_table1_ecc_2b_err_initiate",
        45,
        1
      ],
      [
        "meter_shaper_configuration_table2_ecc_2b_err_initiate",
        46,
        1
      ],
      [
        "meter_shaper_configuration_table3_ecc_2b_err_initiate",
        47,
        1
      ],
      [
        "meter_shaper_linked_list_table0_ecc_2b_err_initiate",
        48,
        1
      ],
      [
        "meter_shaper_linked_list_table1_ecc_2b_err_initiate",
        49,
        1
      ],
      [
        "meter_shaper_linked_list_table2_ecc_2b_err_initiate",
        50,
        1
      ],
      [
        "meter_shaper_linked_list_table3_ecc_2b_err_initiate",
        51,
        1
      ],
      [
        "packet_marking_balance_table0_ecc_2b_err_initiate",
        52,
        1
      ],
      [
        "packet_marking_balance_table1_ecc_2b_err_initiate",
        53,
        1
      ],
      [
        "packet_marking_balance_table2_ecc_2b_err_initiate",
        54,
        1
      ],
      [
        "packet_marking_balance_table3_ecc_2b_err_initiate",
        55,
        1
      ],
      [
        "packet_marking_balance_table4_ecc_2b_err_initiate",
        56,
        1
      ],
      [
        "packet_marking_balance_table5_ecc_2b_err_initiate",
        57,
        1
      ],
      [
        "central_packet_marking_table_ecc_2b_err_initiate",
        58,
        1
      ],
      [
        "central_packet_marking_config_table_ecc_2b_err_initiate",
        59,
        1
      ],
      [
        "bw_dist_msg_gen_fifo_ecc_2b_err_initiate",
        60,
        1
      ],
      [
        "msg_gen_conf_table_ecc_2b_err_initiate",
        61,
        1
      ]
    ]
  },
  "rx_meter_mem_protect_err_status": {
    "type": "register",
    "block": "rx_meter",
    "width": 62,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "meters_table0_err_int",
        0,
        1
      ],
      [
        "meters_table1_err_int",
        1,
        1
      ],
      [
        "meters_table2_err_int",
        2,
        1
      ],
      [
        "meters_table3_err_int",
        3,
        1
      ],
      [
        "meters_attribute_table0_err_int",
        4,
        1
      ],
      [
        "meters_attribute_table1_err_int",
        5,
        1
      ],
      [
        "meters_attribute_table2_err_int",
        6,
        1
      ],
      [
        "meters_attribute_table3_err_int",
        7,
        1
      ],
      [
        "meters_state_table0_err_int",
        8,
        1
      ],
      [
        "meters_state_table1_err_int",
        9,
        1
      ],
      [
        "meters_state_table2_err_int",
        10,
        1
      ],
      [
        "meters_state_table3_err_int",
        11,
        1
      ],
      [
        "meters_state_table4_err_int",
        12,
        1
      ],
      [
        "meters_state_table5_err_int",
        13,
        1
      ],
      [
        "meters_state_table6_err_int",
        14,
        1
      ],
      [
        "meters_state_table7_err_int",
        15,
        1
      ],
      [
        "meters_state_table8_err_int",
        16,
        1
      ],
      [
        "meters_state_table9_err_int",
        17,
        1
      ],
      [
        "meters_state_table10_err_int",
        18,
        1
      ],
      [
        "meters_state_table11_err_int",
        19,
        1
      ],
      [
        "meters_state_table12_err_int",
        20,
        1
      ],
      [
        "meters_state_table13_err_int",
        21,
        1
      ],
      [
        "meters_state_table14_err_int",
        22,
        1
      ],
      [
        "meters_state_table15_err_int",
        23,
        1
      ],
      [
        "meters_state_table16_err_int",
        24,
        1
      ],
      [
        "meters_state_table17_err_int",
        25,
        1
      ],
      [
        "meters_state_table18_err_int",
        26,
        1
      ],
      [
        "meters_state_table19_err_int",
        27,
        1
      ],
      [
        "meters_state_table20_err_int",
        28,
        1
      ],
      [
        "meters_state_table21_err_int",
        29,
        1
      ],
      [
        "meters_state_table22_err_int",
        30,
        1
      ],
      [
        "meters_state_table23_err_int",
        31,
        1
      ],
      [
        "meters_token_table0_err_int",
        32,
        1
      ],
      [
        "meters_token_table1_err_int",
        33,
        1
      ],
      [
        "meters_token_table2_err_int",
        34,
        1
      ],
      [
        "meters_token_table3_err_int",
        35,
        1
      ],
      [
        "meters_bw_sensing_table0_err_int",
        36,
        1
      ],
      [
        "meters_bw_sensing_table1_err_int",
        37,
        1
      ],
      [
        "meters_bw_sensing_table2_err_int",
        38,
        1
      ],
      [
        "meters_bw_sensing_table3_err_int",
        39,
        1
      ],
      [
        "inactive_buckets_table0_err_int",
        40,
        1
      ],
      [
        "inactive_buckets_table1_err_int",
        41,
        1
      ],
      [
        "inactive_buckets_table2_err_int",
        42,
        1
      ],
      [
        "inactive_buckets_table3_err_int",
        43,
        1
      ],
      [
        "meter_shaper_configuration_table0_err_int",
        44,
        1
      ],
      [
        "meter_shaper_configuration_table1_err_int",
        45,
        1
      ],
      [
        "meter_shaper_configuration_table2_err_int",
        46,
        1
      ],
      [
        "meter_shaper_configuration_table3_err_int",
        47,
        1
      ],
      [
        "meter_shaper_linked_list_table0_err_int",
        48,
        1
      ],
      [
        "meter_shaper_linked_list_table1_err_int",
        49,
        1
      ],
      [
        "meter_shaper_linked_list_table2_err_int",
        50,
        1
      ],
      [
        "meter_shaper_linked_list_table3_err_int",
        51,
        1
      ],
      [
        "packet_marking_balance_table0_err_int",
        52,
        1
      ],
      [
        "packet_marking_balance_table1_err_int",
        53,
        1
      ],
      [
        "packet_marking_balance_table2_err_int",
        54,
        1
      ],
      [
        "packet_marking_balance_table3_err_int",
        55,
        1
      ],
      [
        "packet_marking_balance_table4_err_int",
        56,
        1
      ],
      [
        "packet_marking_balance_table5_err_int",
        57,
        1
      ],
      [
        "central_packet_marking_table_err_int",
        58,
        1
      ],
      [
        "central_packet_marking_config_table_err_int",
        59,
        1
      ],
      [
        "bw_dist_msg_gen_fifo_err_int",
        60,
        1
      ],
      [
        "msg_gen_conf_table_err_int",
        61,
        1
      ]
    ]
  },
  "rx_meter_selected_ser_error_info": {
    "type": "register",
    "block": "rx_meter",
    "width": 15,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        13
      ],
      [
        "mem_err_type",
        13,
        2
      ]
    ]
  },
  "rx_meter_ser_error_debug_configuration": {
    "type": "register",
    "block": "rx_meter",
    "width": 7,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        6
      ],
      [
        "reset_memory_errors",
        6,
        1
      ]
    ]
  },
  "rx_meter_ecc_1b_err_debug": {
    "type": "register",
    "block": "rx_meter",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "rx_meter_ecc_2b_err_debug": {
    "type": "register",
    "block": "rx_meter",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "rx_meter_mbist_pass_status": {
    "type": "register",
    "block": "rx_meter",
    "width": 148,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        148
      ]
    ]
  },
  "rx_meter_mbist_fail_status": {
    "type": "register",
    "block": "rx_meter",
    "width": 148,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        148
      ]
    ]
  },
  "rx_meter_counter_timer": {
    "type": "register",
    "block": "rx_meter",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "rx_meter_counter_timer_trigger_reg": {
    "type": "register",
    "block": "rx_meter",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "rx_meter_memory_access_timeout": {
    "type": "register",
    "block": "rx_meter",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "rx_meter_broadcast_config_reg": {
    "type": "register",
    "block": "rx_meter",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "rx_meter_memory_prot_bypass": {
    "type": "register",
    "block": "rx_meter",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "rx_meter_soft_reset_configuration": {
    "type": "register",
    "block": "rx_meter",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "rx_meter_mbist_configuration": {
    "type": "register",
    "block": "rx_meter",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "rx_meter_power_down_configuration": {
    "type": "register",
    "block": "rx_meter",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "rx_meter_spare_reg": {
    "type": "register",
    "block": "rx_meter",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "rx_meter_pmro_ctrl": {
    "type": "register",
    "block": "rx_meter",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "rx_meter_pmro_status": {
    "type": "register",
    "block": "rx_meter",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "rx_meter_mirror_bus_conf_reg": {
    "type": "register",
    "block": "rx_meter",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "rx_meter_mirror_bus_status": {
    "type": "register",
    "block": "rx_meter",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "rx_meter_device_time_offset_cfg": {
    "type": "register",
    "block": "rx_meter",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "rx_meter_meter_blocks_interrupt_register": {
    "type": "register",
    "block": "rx_meter",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "exact_rx_meter_cluster0_interrupt",
        0,
        1
      ],
      [
        "exact_rx_meter_cluster1_interrupt",
        1,
        1
      ],
      [
        "exact_rx_meter_cluster2_interrupt",
        2,
        1
      ],
      [
        "exact_rx_meter_cluster3_interrupt",
        3,
        1
      ]
    ]
  },
  "rx_meter_meter_blocks_interrupt_register_mask": {
    "type": "register",
    "block": "rx_meter",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "exact_rx_meter_cluster0_interrupt_mask",
        0,
        1
      ],
      [
        "exact_rx_meter_cluster1_interrupt_mask",
        1,
        1
      ],
      [
        "exact_rx_meter_cluster2_interrupt_mask",
        2,
        1
      ],
      [
        "exact_rx_meter_cluster3_interrupt_mask",
        3,
        1
      ]
    ]
  },
  "rx_meter_meter_blocks_interrupt_register_test": {
    "type": "register",
    "block": "rx_meter",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "exact_rx_meter_cluster0_interrupt_test",
        0,
        1
      ],
      [
        "exact_rx_meter_cluster1_interrupt_test",
        1,
        1
      ],
      [
        "exact_rx_meter_cluster2_interrupt_test",
        2,
        1
      ],
      [
        "exact_rx_meter_cluster3_interrupt_test",
        3,
        1
      ]
    ]
  },
  "rx_meter_status_register": {
    "type": "register",
    "block": "rx_meter",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "rx_meter_init_done",
        0,
        1
      ]
    ]
  },
  "rx_meter_global_conf_reg": {
    "type": "register",
    "block": "rx_meter",
    "width": 5,
    "desc": "",
    "fields": [
      [
        "slice_bypass_rx_meter",
        0,
        1
      ],
      [
        "slice_mode",
        1,
        4
      ]
    ]
  },
  "rx_meter_global_conf_register2": {
    "type": "register",
    "block": "rx_meter",
    "width": 96,
    "desc": "",
    "fields": [
      [
        "slice_exact_meter_result_map",
        0,
        96
      ]
    ]
  },
  "rx_meter_global_conf_register3": {
    "type": "register",
    "block": "rx_meter",
    "width": 96,
    "desc": "",
    "fields": [
      [
        "slice_stat_meter_result_map",
        0,
        96
      ]
    ]
  },
  "rx_meter_statistical_meter_configuration": {
    "type": "register",
    "block": "rx_meter",
    "width": 12,
    "desc": "",
    "fields": [
      [
        "slice_statistic_mode",
        0,
        2
      ],
      [
        "slice_marked_packet_weight",
        2,
        2
      ],
      [
        "slice_un_marked_packet_weight",
        4,
        2
      ],
      [
        "slice_marked_packet_threshold",
        6,
        2
      ],
      [
        "slice_coef_mode",
        8,
        4
      ]
    ]
  },
  "rx_meter_exact_meter_configuration": {
    "type": "register",
    "block": "rx_meter",
    "width": 12,
    "desc": "",
    "fields": [
      [
        "slice_exact_block_en",
        0,
        12
      ]
    ]
  },
  "rx_meter_meter_block_configuration": {
    "type": "register",
    "block": "rx_meter",
    "width": 25,
    "desc": "",
    "fields": [
      [
        "block_scrubber_window",
        0,
        8
      ],
      [
        "block_disable_scrubber",
        8,
        1
      ],
      [
        "block_shaper_fifo_pause_thr",
        9,
        5
      ],
      [
        "block_packet_count_for_stat_update",
        14,
        7
      ],
      [
        "block_token_size_resolution",
        21,
        2
      ],
      [
        "block_statistic_mode",
        23,
        2
      ]
    ]
  },
  "rx_meter_rate_limiter_block_configuration": {
    "type": "register",
    "block": "rx_meter",
    "width": 12,
    "desc": "",
    "fields": [
      [
        "rate_limiter_block_token_size",
        0,
        7
      ],
      [
        "rate_limiter_block_shaper_fifo_pause_thr",
        7,
        5
      ]
    ]
  },
  "rx_meter_global_rate_limiter_block_configuration": {
    "type": "register",
    "block": "rx_meter",
    "width": 12,
    "desc": "",
    "fields": [
      [
        "global_rate_limiter_block_token_size",
        0,
        7
      ],
      [
        "global_rate_limiter_block_shaper_fifo_pause_thr",
        7,
        5
      ]
    ]
  },
  "rx_meter_distributed_meters_bucket_conf_reg": {
    "type": "register",
    "block": "rx_meter",
    "width": 42,
    "desc": "This register is used in distributed meters to enable the CPU to make changes in the meter bucket size.",
    "fields": [
      [
        "block_meter",
        0,
        11
      ],
      [
        "block_bucket",
        11,
        1
      ],
      [
        "block_command",
        12,
        1
      ],
      [
        "block_value",
        13,
        28
      ],
      [
        "block_trig",
        41,
        1
      ]
    ]
  },
  "rx_meter_distributed_meters_token_conf_reg": {
    "type": "register",
    "block": "rx_meter",
    "width": 25,
    "desc": "This register is used in distributed meters to enable the CPU to make changes to the meter token size.",
    "fields": [
      [
        "block_token_conf_meter",
        0,
        11
      ],
      [
        "block_token_conf_bucket",
        11,
        1
      ],
      [
        "block_token_conf_command",
        12,
        2
      ],
      [
        "block_token_conf_inc_dec_value",
        14,
        5
      ],
      [
        "block_token_conf_nominal_value",
        19,
        5
      ],
      [
        "block_token_conf_trig",
        24,
        1
      ]
    ]
  },
  "rx_meter_distributed_meters_bw_sensing_reg": {
    "type": "register",
    "block": "rx_meter",
    "width": 50,
    "desc": "The BW sensing mechanism is sensing the state of the bucket upon token grants events.",
    "fields": [
      [
        "block_full_detection_weight",
        0,
        8
      ],
      [
        "block_not_full_detection_weight",
        8,
        8
      ],
      [
        "block_empty_detection_weight",
        16,
        8
      ],
      [
        "block_not_empty_detection_weight",
        24,
        8
      ],
      [
        "block_bw_sensing_msg_trig_thr",
        32,
        8
      ],
      [
        "block_min_token",
        40,
        5
      ],
      [
        "block_grant_token",
        45,
        5
      ]
    ]
  },
  "rx_meter_bw_dist_configuration": {
    "type": "register",
    "block": "rx_meter",
    "width": 46,
    "desc": "",
    "fields": [
      [
        "device_marked_packet_threshold",
        0,
        13
      ],
      [
        "bw_dist_msg_gen_fifo_num_of_msg_in_pkt",
        13,
        7
      ],
      [
        "bw_dist_msg_gen_timer_thr",
        20,
        14
      ],
      [
        "bw_dist_msg_ifg_enable",
        34,
        12
      ]
    ]
  },
  "rx_meter_msg_gen_shared_fifo": {
    "type": "register",
    "block": "rx_meter",
    "width": 13,
    "desc": "The msg generator manages 8 FIFOs in a shared memory.",
    "fields": [
      [
        "fifo_size",
        0,
        7
      ],
      [
        "fifo_start_addr",
        7,
        6
      ]
    ]
  },
  "rx_meter_rx_meter_last_in_pd": {
    "type": "register",
    "block": "rx_meter",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "rx_meter_last_incoming_pd",
        0,
        32
      ]
    ]
  },
  "rx_meter_rx_meter_debug_conf": {
    "type": "register",
    "block": "rx_meter",
    "width": 6,
    "desc": "",
    "fields": [
      [
        "last_incoming_pd_mux_sel",
        0,
        6
      ]
    ]
  },
  "rx_meter_rx_meter_stat_block_debug_reg": {
    "type": "register",
    "block": "rx_meter",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "block_lost_msg",
        0,
        1
      ]
    ]
  },
  "rx_meter_rx_meter_debug_reg": {
    "type": "register",
    "block": "rx_meter",
    "width": 17,
    "desc": "",
    "fields": [
      [
        "slice_drop_pkts_counter",
        0,
        16
      ],
      [
        "slice_pipe_pd_fifo_full",
        16,
        1
      ]
    ]
  },
  "rx_meter_meters_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 112,
    "desc": "",
    "fields": [
      [
        "table_entry0_commited_meter",
        0,
        28
      ],
      [
        "table_entry0_excess_meter",
        28,
        28
      ],
      [
        "table_entry1_commited_meter",
        56,
        28
      ],
      [
        "table_entry1_excess_meter",
        84,
        28
      ]
    ]
  },
  "rx_meter_meters_attribute_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 28,
    "desc": "",
    "fields": [
      [
        "table_entry0_profile",
        0,
        4
      ],
      [
        "table_entry0_commited_coupling_flag",
        4,
        1
      ],
      [
        "table_entry0_meter_decision_mapping_profile",
        5,
        2
      ],
      [
        "table_entry1_profile",
        7,
        4
      ],
      [
        "table_entry1_commited_coupling_flag",
        11,
        1
      ],
      [
        "table_entry1_meter_decision_mapping_profile",
        12,
        2
      ],
      [
        "table_entry2_profile",
        14,
        4
      ],
      [
        "table_entry2_commited_coupling_flag",
        18,
        1
      ],
      [
        "table_entry2_meter_decision_mapping_profile",
        19,
        2
      ],
      [
        "table_entry3_profile",
        21,
        4
      ],
      [
        "table_entry3_commited_coupling_flag",
        25,
        1
      ],
      [
        "table_entry3_meter_decision_mapping_profile",
        26,
        2
      ]
    ]
  },
  "rx_meter_meters_state_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 14,
    "desc": "",
    "fields": [
      [
        "meters_state_entry0_is_cascade",
        0,
        1
      ],
      [
        "meters_state_entry0_color_aware_mode",
        1,
        1
      ],
      [
        "meters_state_entry0_meter_mode",
        2,
        1
      ],
      [
        "meters_state_entry0_meter_decision_mapping_profile",
        3,
        2
      ],
      [
        "meters_state_entry0_commited_above_zero",
        5,
        1
      ],
      [
        "meters_state_entry0_excess_above_zero",
        6,
        1
      ],
      [
        "meters_state_entry1_is_cascade",
        7,
        1
      ],
      [
        "meters_state_entry1_color_aware_mode",
        8,
        1
      ],
      [
        "meters_state_entry1_meter_mode",
        9,
        1
      ],
      [
        "meters_state_entry1_meter_decision_mapping_profile",
        10,
        2
      ],
      [
        "meters_state_entry1_commited_above_zero",
        12,
        1
      ],
      [
        "meters_state_entry1_excess_above_zero",
        13,
        1
      ]
    ]
  },
  "rx_meter_meters_token_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 40,
    "desc": "",
    "fields": [
      [
        "table_entry0_token_size",
        0,
        5
      ],
      [
        "table_entry1_token_size",
        5,
        5
      ],
      [
        "table_entry2_token_size",
        10,
        5
      ],
      [
        "table_entry3_token_size",
        15,
        5
      ],
      [
        "table_entry4_token_size",
        20,
        5
      ],
      [
        "table_entry5_token_size",
        25,
        5
      ],
      [
        "table_entry6_token_size",
        30,
        5
      ],
      [
        "table_entry7_token_size",
        35,
        5
      ]
    ]
  },
  "rx_meter_meters_bw_sensing_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 72,
    "desc": "",
    "fields": [
      [
        "table_entry0_commited_bw_sensing_cnt",
        0,
        8
      ],
      [
        "table_entry0_commited_detect_full_bucket",
        8,
        1
      ],
      [
        "table_entry0_excess_bw_sensing_cnt",
        9,
        8
      ],
      [
        "table_entry0_excess_detect_full_bucket",
        17,
        1
      ],
      [
        "table_entry1_commited_bw_sensing_cnt",
        18,
        8
      ],
      [
        "table_entry1_commited_detect_full_bucket",
        26,
        1
      ],
      [
        "table_entry1_excess_bw_sensing_cnt",
        27,
        8
      ],
      [
        "table_entry1_excess_detect_full_bucket",
        35,
        1
      ],
      [
        "table_entry2_commited_bw_sensing_cnt",
        36,
        8
      ],
      [
        "table_entry2_commited_detect_full_bucket",
        44,
        1
      ],
      [
        "table_entry2_excess_bw_sensing_cnt",
        45,
        8
      ],
      [
        "table_entry2_excess_detect_full_bucket",
        53,
        1
      ],
      [
        "table_entry3_commited_bw_sensing_cnt",
        54,
        8
      ],
      [
        "table_entry3_commited_detect_full_bucket",
        62,
        1
      ],
      [
        "table_entry3_excess_bw_sensing_cnt",
        63,
        8
      ],
      [
        "table_entry3_excess_detect_full_bucket",
        71,
        1
      ]
    ]
  },
  "rx_meter_inactive_buckets_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 24,
    "desc": "",
    "fields": [
      [
        "table_entry0_scrubber_en",
        0,
        1
      ],
      [
        "table_entry0_age",
        1,
        1
      ],
      [
        "table_entry0_inactive",
        2,
        1
      ],
      [
        "table_entry1_scrubber_en",
        3,
        1
      ],
      [
        "table_entry1_age",
        4,
        1
      ],
      [
        "table_entry1_inactive",
        5,
        1
      ],
      [
        "table_entry2_scrubber_en",
        6,
        1
      ],
      [
        "table_entry2_age",
        7,
        1
      ],
      [
        "table_entry2_inactive",
        8,
        1
      ],
      [
        "table_entry3_scrubber_en",
        9,
        1
      ],
      [
        "table_entry3_age",
        10,
        1
      ],
      [
        "table_entry3_inactive",
        11,
        1
      ],
      [
        "table_entry4_scrubber_en",
        12,
        1
      ],
      [
        "table_entry4_age",
        13,
        1
      ],
      [
        "table_entry4_inactive",
        14,
        1
      ],
      [
        "table_entry5_scrubber_en",
        15,
        1
      ],
      [
        "table_entry5_age",
        16,
        1
      ],
      [
        "table_entry5_inactive",
        17,
        1
      ],
      [
        "table_entry6_scrubber_en",
        18,
        1
      ],
      [
        "table_entry6_age",
        19,
        1
      ],
      [
        "table_entry6_inactive",
        20,
        1
      ],
      [
        "table_entry7_scrubber_en",
        21,
        1
      ],
      [
        "table_entry7_age",
        22,
        1
      ],
      [
        "table_entry7_inactive",
        23,
        1
      ]
    ]
  },
  "rx_meter_exact_meter_decision_mapping_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 7,
    "desc": "Accessing the table using the following address:\ufffd {ifg_number, exact_meter_decision_map_profile, packet_color_after_rate_limiting, exact_meter_result}",
    "fields": [
      [
        "exact_meter_decision_meter_drop",
        0,
        1
      ],
      [
        "exact_meter_decision_cgm_rx_dp",
        1,
        1
      ],
      [
        "exact_meter_decision_outgoing_color",
        2,
        2
      ],
      [
        "exact_meter_decision_rx_counter_color",
        4,
        2
      ],
      [
        "exact_meter_decision_congestion_experienced",
        6,
        1
      ]
    ]
  },
  "rx_meter_stat_meter_decision_mapping_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 7,
    "desc": "Accessing the table using the following address:\ufffd {stat_meters_bank, stat_meter_decision_map_profile, exact_meter_to_stat_meter_color, stat_meter_result}",
    "fields": [
      [
        "stat_meter_decision_meter_drop",
        0,
        1
      ],
      [
        "stat_meter_decision_cgm_rx_dp",
        1,
        1
      ],
      [
        "stat_meter_decision_outgoing_color",
        2,
        2
      ],
      [
        "stat_meter_decision_rx_counter_color",
        4,
        2
      ],
      [
        "stat_meter_decision_congestion_experienced",
        6,
        1
      ]
    ]
  },
  "rx_meter_meter_profile_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "meter_profile_meter_count_mode",
        0,
        1
      ],
      [
        "meter_profile_meter_mode",
        1,
        1
      ],
      [
        "meter_profile_color_aware_mode",
        2,
        1
      ],
      [
        "meter_profile_cbs",
        3,
        18
      ],
      [
        "meter_profile_ebs",
        21,
        18
      ]
    ]
  },
  "rx_meter_distributed_meter_profile_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 77,
    "desc": "",
    "fields": [
      [
        "meter_profile_is_cascade",
        0,
        1
      ],
      [
        "profile_commited_token_grant_thr",
        1,
        18
      ],
      [
        "profile_commited_token_release_thr",
        19,
        18
      ],
      [
        "profile_excess_token_grant_thr",
        37,
        18
      ],
      [
        "profile_excess_token_release_thr",
        55,
        18
      ],
      [
        "profile_tx_message_template_index",
        73,
        3
      ],
      [
        "profile_is_dist_meter",
        76,
        1
      ]
    ]
  },
  "rx_meter_meter_shaper_configuration_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 40,
    "desc": "",
    "fields": [
      [
        "meter_shaper_configuration_entry0_cir_weight",
        0,
        10
      ],
      [
        "meter_shaper_configuration_entry0_eir_weight",
        10,
        10
      ],
      [
        "meter_shaper_configuration_entry1_cir_weight",
        20,
        10
      ],
      [
        "meter_shaper_configuration_entry1_eir_weight",
        30,
        10
      ]
    ]
  },
  "rx_meter_meter_shaper_linked_list_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 12,
    "desc": "",
    "fields": [
      [
        "meter_shaper_linked_list",
        0,
        12
      ]
    ]
  },
  "rx_meter_rate_limiters_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 22,
    "desc": "This table should be initialized by SW\ufffdto the max bucket size.",
    "fields": [
      [
        "rate_limiters_commited_bucket",
        0,
        22
      ]
    ]
  },
  "rx_meter_rate_limiters_attribute_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "rate_limiters_profile",
        0,
        4
      ]
    ]
  },
  "rx_meter_rate_limiters_state_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "rate_limiters_state_commited_above_zero",
        0,
        1
      ]
    ]
  },
  "rx_meter_rate_limiters_profile_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 10,
    "desc": "",
    "fields": [
      [
        "rate_limiters_profile_cbs",
        0,
        10
      ]
    ]
  },
  "rx_meter_rate_limiter_shaper_configuration_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 10,
    "desc": "",
    "fields": [
      [
        "rate_limiter_shaper_configuration_cir_weight",
        0,
        10
      ]
    ]
  },
  "rx_meter_rate_limiter_shaper_linked_list_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 7,
    "desc": "",
    "fields": [
      [
        "rate_limiter_shaper_linked_list",
        0,
        7
      ]
    ]
  },
  "rx_meter_global_rate_limiters_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 22,
    "desc": "This table should be initialized by SW\ufffdto the max bucket size.",
    "fields": [
      [
        "global_rate_limiters_commited_bucket",
        0,
        22
      ]
    ]
  },
  "rx_meter_global_rate_limiters_attribute_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 3,
    "desc": "",
    "fields": [
      [
        "global_rate_limiters_profile",
        0,
        3
      ]
    ]
  },
  "rx_meter_global_rate_limiters_state_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "global_rate_limiters_state_commited_above_zero",
        0,
        1
      ]
    ]
  },
  "rx_meter_global_rate_limiters_profile_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 10,
    "desc": "",
    "fields": [
      [
        "global_rate_limiters_profile_cbs",
        0,
        10
      ]
    ]
  },
  "rx_meter_global_rate_limiter_shaper_configuration_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 10,
    "desc": "",
    "fields": [
      [
        "global_rate_limiter_shaper_configuration_cir_weight",
        0,
        10
      ]
    ]
  },
  "rx_meter_global_rate_limiter_shaper_linked_list_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 3,
    "desc": "",
    "fields": [
      [
        "global_rate_limiter_shaper_linked_list",
        0,
        3
      ]
    ]
  },
  "rx_meter_pipe_pd_fifo": {
    "type": "memory",
    "block": "rx_meter",
    "width": 286,
    "desc": "",
    "fields": [
      [
        "slice_pipe_pd_fifo",
        0,
        286
      ]
    ]
  },
  "rx_meter_if_source_port_config": {
    "type": "memory",
    "block": "rx_meter",
    "width": 10,
    "desc": "",
    "fields": [
      [
        "slice_ifg",
        0,
        1
      ],
      [
        "slice_header_bytes_dec",
        1,
        4
      ],
      [
        "slice_local_port_num",
        5,
        5
      ]
    ]
  },
  "rx_meter_packet_marking_balance_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 56,
    "desc": "",
    "fields": [
      [
        "table_entry0_balance",
        0,
        7
      ],
      [
        "table_entry1_balance",
        7,
        7
      ],
      [
        "table_entry2_balance",
        14,
        7
      ],
      [
        "table_entry3_balance",
        21,
        7
      ],
      [
        "table_entry4_balance",
        28,
        7
      ],
      [
        "table_entry5_balance",
        35,
        7
      ],
      [
        "table_entry6_balance",
        42,
        7
      ],
      [
        "table_entry7_balance",
        49,
        7
      ]
    ]
  },
  "rx_meter_central_packet_marking_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 104,
    "desc": "The central marking table that sums the counting from all slices.",
    "fields": [
      [
        "entry0_marking_cnt",
        0,
        13
      ],
      [
        "entry1_marking_cnt",
        13,
        13
      ],
      [
        "entry2_marking_cnt",
        26,
        13
      ],
      [
        "entry3_marking_cnt",
        39,
        13
      ],
      [
        "entry4_marking_cnt",
        52,
        13
      ],
      [
        "entry5_marking_cnt",
        65,
        13
      ],
      [
        "entry6_marking_cnt",
        78,
        13
      ],
      [
        "entry7_marking_cnt",
        91,
        13
      ]
    ]
  },
  "rx_meter_central_packet_marking_config_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "entry0_dist_meter_en",
        0,
        1
      ],
      [
        "entry1_dist_meter_en",
        1,
        1
      ],
      [
        "entry2_dist_meter_en",
        2,
        1
      ],
      [
        "entry3_dist_meter_en",
        3,
        1
      ],
      [
        "entry4_dist_meter_en",
        4,
        1
      ],
      [
        "entry5_dist_meter_en",
        5,
        1
      ],
      [
        "entry6_dist_meter_en",
        6,
        1
      ],
      [
        "entry7_dist_meter_en",
        7,
        1
      ],
      [
        "entry8_dist_meter_en",
        8,
        1
      ],
      [
        "entry9_dist_meter_en",
        9,
        1
      ],
      [
        "entry10_dist_meter_en",
        10,
        1
      ],
      [
        "entry11_dist_meter_en",
        11,
        1
      ],
      [
        "entry12_dist_meter_en",
        12,
        1
      ],
      [
        "entry13_dist_meter_en",
        13,
        1
      ],
      [
        "entry14_dist_meter_en",
        14,
        1
      ],
      [
        "entry15_dist_meter_en",
        15,
        1
      ]
    ]
  },
  "rx_meter_bw_dist_msg_gen_fifo": {
    "type": "memory",
    "block": "rx_meter",
    "width": 64,
    "desc": "The FIFOs holds the BW requeset/release messages that should be sent to the BW broker. The 8 FIFOs are imlemented in one memory, each FIFO holds meassages to one of 8 BW brokers.",
    "fields": [
      [
        "data",
        0,
        64
      ]
    ]
  },
  "rx_meter_msg_gen_conf_table": {
    "type": "memory",
    "block": "rx_meter",
    "width": 90,
    "desc": "",
    "fields": [
      [
        "entry0_broker_id",
        0,
        3
      ],
      [
        "entry0_user_info",
        3,
        42
      ],
      [
        "entry1_broker_id",
        45,
        3
      ],
      [
        "entry1_user_info",
        48,
        42
      ]
    ]
  },
  "rx_meter_bw_broker_packet_header": {
    "type": "memory",
    "block": "rx_meter",
    "width": 401,
    "desc": "",
    "fields": [
      [
        "ip_version",
        0,
        1
      ],
      [
        "ipv4_header",
        1,
        160
      ],
      [
        "ipv6_header",
        161,
        160
      ],
      [
        "udp_header",
        321,
        64
      ],
      [
        "tor_id",
        385,
        16
      ]
    ]
  },
  "rx_pdr_2_slices_interrupt_register": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 3,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "slice_interrupt_register0_summary",
        1,
        1
      ],
      [
        "slice_interrupt_register1_summary",
        2,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_mem_protect_interrupt": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_mem_protect_interrupt_test": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 17,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "multicast_bitmap_db0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "multicast_bitmap_db1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "dsp_lookup_table_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "pd_memory0_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "pd_memory1_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "fe_broadcast_bmp_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "fe_rep_res_req_fifo0_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "fe_rep_res_req_fifo1_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "rx_rep_queues0_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "rx_rep_queues1_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "frt_table_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "fe_uc_link_bundle_desc_table0_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "fe_uc_link_bundle_desc_table1_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "uc_pipe_out_fifo0_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "uc_pipe_out_fifo1_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "mc_pipe_out_fifo0_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "mc_pipe_out_fifo1_ecc_1b_err_interrupt_mask",
        16,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 17,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "multicast_bitmap_db0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "multicast_bitmap_db1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "dsp_lookup_table_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "pd_memory0_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "pd_memory1_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "fe_broadcast_bmp_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "fe_rep_res_req_fifo0_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "fe_rep_res_req_fifo1_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "rx_rep_queues0_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "rx_rep_queues1_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "frt_table_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "fe_uc_link_bundle_desc_table0_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "fe_uc_link_bundle_desc_table1_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "uc_pipe_out_fifo0_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "uc_pipe_out_fifo1_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "mc_pipe_out_fifo0_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "mc_pipe_out_fifo1_ecc_2b_err_interrupt_mask",
        16,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 17,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "multicast_bitmap_db0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "multicast_bitmap_db1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "dsp_lookup_table_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "pd_memory0_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "pd_memory1_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "fe_broadcast_bmp_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "fe_rep_res_req_fifo0_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "fe_rep_res_req_fifo1_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "rx_rep_queues0_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "rx_rep_queues1_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "frt_table_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "fe_uc_link_bundle_desc_table0_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "fe_uc_link_bundle_desc_table1_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "uc_pipe_out_fifo0_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "uc_pipe_out_fifo1_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "mc_pipe_out_fifo0_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "mc_pipe_out_fifo1_ecc_1b_err_initiate",
        16,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 17,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "multicast_bitmap_db0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "multicast_bitmap_db1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "dsp_lookup_table_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "pd_memory0_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "pd_memory1_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "fe_broadcast_bmp_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "fe_rep_res_req_fifo0_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "fe_rep_res_req_fifo1_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "rx_rep_queues0_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "rx_rep_queues1_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "frt_table_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "fe_uc_link_bundle_desc_table0_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "fe_uc_link_bundle_desc_table1_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "uc_pipe_out_fifo0_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "uc_pipe_out_fifo1_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "mc_pipe_out_fifo0_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "mc_pipe_out_fifo1_ecc_2b_err_initiate",
        16,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_mem_protect_err_status": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 17,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "multicast_bitmap_db0_err_int",
        0,
        1
      ],
      [
        "multicast_bitmap_db1_err_int",
        1,
        1
      ],
      [
        "dsp_lookup_table_err_int",
        2,
        1
      ],
      [
        "pd_memory0_err_int",
        3,
        1
      ],
      [
        "pd_memory1_err_int",
        4,
        1
      ],
      [
        "fe_broadcast_bmp_err_int",
        5,
        1
      ],
      [
        "fe_rep_res_req_fifo0_err_int",
        6,
        1
      ],
      [
        "fe_rep_res_req_fifo1_err_int",
        7,
        1
      ],
      [
        "rx_rep_queues0_err_int",
        8,
        1
      ],
      [
        "rx_rep_queues1_err_int",
        9,
        1
      ],
      [
        "frt_table_err_int",
        10,
        1
      ],
      [
        "fe_uc_link_bundle_desc_table0_err_int",
        11,
        1
      ],
      [
        "fe_uc_link_bundle_desc_table1_err_int",
        12,
        1
      ],
      [
        "uc_pipe_out_fifo0_err_int",
        13,
        1
      ],
      [
        "uc_pipe_out_fifo1_err_int",
        14,
        1
      ],
      [
        "mc_pipe_out_fifo0_err_int",
        15,
        1
      ],
      [
        "mc_pipe_out_fifo1_err_int",
        16,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_selected_ser_error_info": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 15,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        13
      ],
      [
        "mem_err_type",
        13,
        2
      ]
    ]
  },
  "rx_pdr_2_slices_ser_error_debug_configuration": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 6,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        5
      ],
      [
        "reset_memory_errors",
        5,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_ecc_1b_err_debug": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "rx_pdr_2_slices_ecc_2b_err_debug": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "rx_pdr_2_slices_mbist_pass_status": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 68,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        68
      ]
    ]
  },
  "rx_pdr_2_slices_mbist_fail_status": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 68,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        68
      ]
    ]
  },
  "rx_pdr_2_slices_counter_timer": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "rx_pdr_2_slices_counter_timer_trigger_reg": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_memory_access_timeout": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "rx_pdr_2_slices_broadcast_config_reg": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "rx_pdr_2_slices_memory_prot_bypass": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_soft_reset_configuration": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_mbist_configuration": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_power_down_configuration": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_spare_reg": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "rx_pdr_2_slices_pmro_ctrl": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "rx_pdr_2_slices_pmro_status": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_mirror_bus_conf_reg": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "rx_pdr_2_slices_mirror_bus_status": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "rx_pdr_2_slices_device_time_offset_cfg": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "rx_pdr_2_slices_status_register": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "init_done",
        0,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_slice_interrupt_register": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "slice_tr_lc_sa_mc_pipe_emdb_entry_not_found",
        0,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_slice_interrupt_register_mask": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "slice_tr_lc_sa_mc_pipe_emdb_entry_not_found_mask",
        0,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_slice_interrupt_register_test": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "slice_tr_lc_sa_mc_pipe_emdb_entry_not_found_test",
        0,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_rxrqs_configurations": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 38,
    "desc": "The RXRQs are 4 FIFOs that hold PDs before the replication process. See Slice[n]RxrqSelectionMode configuration for more details.",
    "fields": [
      [
        "slice0_rxrq_fifo_size",
        0,
        10
      ],
      [
        "slice0_rxrq_start_addr",
        10,
        9
      ],
      [
        "slice1_rxrq_fifo_size",
        19,
        10
      ],
      [
        "slice1_rxrq_start_addr",
        29,
        9
      ]
    ]
  },
  "rx_pdr_2_slices_ib_mirror_configurations": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "slice_ib_mirror_mc_ucdv_value",
        0,
        5
      ],
      [
        "slice_mirror_to_source_cmd0",
        5,
        5
      ],
      [
        "slice_mirror_to_source_cmd0_enable",
        10,
        1
      ],
      [
        "slice_mirror_to_source_cmd1",
        11,
        5
      ],
      [
        "slice_mirror_to_source_cmd1_enable",
        16,
        1
      ],
      [
        "slice_mirror_to_source_cmd2",
        17,
        5
      ],
      [
        "slice_mirror_to_source_cmd2_enable",
        22,
        1
      ],
      [
        "slice_rxrq0_thr_for_ibm_cmd_cancellation",
        23,
        10
      ]
    ]
  },
  "rx_pdr_2_slices_mc_bmp_configurations": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 20,
    "desc": "",
    "fields": [
      [
        "slice_mc_bmp_mask_bitmap",
        0,
        6
      ],
      [
        "slice_bmp_ucdv",
        6,
        14
      ]
    ]
  },
  "rx_pdr_2_slices_slice_global_configuration": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 103,
    "desc": "",
    "fields": [
      [
        "slice_drop_voq_number",
        0,
        16
      ],
      [
        "slice_plb_mode",
        16,
        1
      ],
      [
        "slice_device_type",
        17,
        2
      ],
      [
        "slice_disable_cache",
        19,
        1
      ],
      [
        "slice_rxrqs_arb_mode",
        20,
        1
      ],
      [
        "slice_rxrqs_arb_wrr0_cl0_weight",
        21,
        5
      ],
      [
        "slice_rxrqs_arb_wrr0_cl1_weight",
        26,
        5
      ],
      [
        "slice_rxrqs_arb_wrr0_cl2_weight",
        31,
        5
      ],
      [
        "slice_mode",
        36,
        4
      ],
      [
        "slice_rxrq_selection_mode",
        40,
        1
      ],
      [
        "slice_mc_cache_reset_counter_val",
        41,
        13
      ],
      [
        "slice_mc_cache_reset_trig",
        54,
        1
      ],
      [
        "slice_uc_pipe_out_fifo_alm_full_thr",
        55,
        6
      ],
      [
        "slice_uc_pipe_out_fifo_mask_thr",
        61,
        6
      ],
      [
        "slice_mc_pipe_out_fifo_alm_full_thr",
        67,
        6
      ],
      [
        "slice_mc_pipe_out_fifo_mask_thr",
        73,
        6
      ],
      [
        "slice56_fabric_links_en",
        79,
        1
      ],
      [
        "slice_out_arb_mode",
        80,
        1
      ],
      [
        "slice_out_arb_wrr_uc_weight",
        81,
        5
      ],
      [
        "slice_out_arb_wrr_mc_weight",
        86,
        5
      ],
      [
        "slice_req_fifo_alm_full_thr",
        91,
        7
      ],
      [
        "slice_rxpdr2_rxcgm_cbt_alm_full_thr",
        98,
        5
      ]
    ]
  },
  "rx_pdr_2_slices_slice_global_configuration2": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 108,
    "desc": "",
    "fields": [
      [
        "slice_all_reachable",
        0,
        108
      ]
    ]
  },
  "rx_pdr_2_slices_fe_configurations_reg1": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 126,
    "desc": "",
    "fields": [
      [
        "slice_fe_valid_broadcast_bmp_vector",
        0,
        108
      ],
      [
        "slice_src_link_is_fe1",
        108,
        18
      ]
    ]
  },
  "rx_pdr_2_slices_fe_configurations_reg2": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 57,
    "desc": "",
    "fields": [
      [
        "slice_rep_res_mc_backpressure_en",
        0,
        1
      ],
      [
        "slice_slice0_max_link_number",
        1,
        7
      ],
      [
        "slice_slice1_max_link_number",
        8,
        7
      ],
      [
        "slice_slice2_max_link_number",
        15,
        7
      ],
      [
        "slice_slice3_max_link_number",
        22,
        7
      ],
      [
        "slice_slice4_max_link_number",
        29,
        7
      ],
      [
        "slice_slice5_max_link_number",
        36,
        7
      ],
      [
        "slice_txpdr_bmp_ucdv",
        43,
        14
      ]
    ]
  },
  "rx_pdr_2_slices_tr_lc_sa_configurations_reg1": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 92,
    "desc": "",
    "fields": [
      [
        "slice_mc_emdb_range0_min_voq",
        0,
        16
      ],
      [
        "slice_mc_emdb_range0_max_voq",
        16,
        16
      ],
      [
        "slice_mc_emdb_range1_min_voq",
        32,
        16
      ],
      [
        "slice_mc_emdb_range1_max_voq",
        48,
        16
      ],
      [
        "slice_mc_emdb_range0_ucdv",
        64,
        14
      ],
      [
        "slice_mc_emdb_range1_ucdv",
        78,
        14
      ]
    ]
  },
  "rx_pdr_2_slices_tr_lc_sa_configurations_reg2": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 92,
    "desc": "",
    "fields": [
      [
        "slice_mc_emdb_range2_min_voq",
        0,
        16
      ],
      [
        "slice_mc_emdb_range2_max_voq",
        16,
        16
      ],
      [
        "slice_mc_emdb_range3_min_voq",
        32,
        16
      ],
      [
        "slice_mc_emdb_range3_max_voq",
        48,
        16
      ],
      [
        "slice_mc_emdb_range2_ucdv",
        64,
        14
      ],
      [
        "slice_mc_emdb_range3_ucdv",
        78,
        14
      ]
    ]
  },
  "rx_pdr_2_slices_tr_lc_sa_configurations_reg3": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 92,
    "desc": "",
    "fields": [
      [
        "slice_mc_emdb_range4_min_voq",
        0,
        16
      ],
      [
        "slice_mc_emdb_range4_max_voq",
        16,
        16
      ],
      [
        "slice_mc_emdb_range5_min_voq",
        32,
        16
      ],
      [
        "slice_mc_emdb_range5_max_voq",
        48,
        16
      ],
      [
        "slice_mc_emdb_range4_ucdv",
        64,
        14
      ],
      [
        "slice_mc_emdb_range5_ucdv",
        78,
        14
      ]
    ]
  },
  "rx_pdr_2_slices_tr_lc_sa_configurations_reg4": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 18,
    "desc": "",
    "fields": [
      [
        "slice_mc_emdb_txpdr_mcid_thr",
        0,
        18
      ]
    ]
  },
  "rx_pdr_2_slices_rx_pdr_last_in_pd": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "rx_pdr_last_incoming_pd",
        0,
        32
      ]
    ]
  },
  "rx_pdr_2_slices_rx_pdr_debug_conf": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "last_incoming_pd_mux_sel",
        0,
        4
      ]
    ]
  },
  "rx_pdr_2_slices_rxrqs_debug_reg": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 11,
    "desc": "",
    "fields": [
      [
        "rxrq_max_fill_level",
        0,
        10
      ],
      [
        "rxrq_cancel_ib_mirror_cmd",
        10,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_rxpdr_debug_reg": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 45,
    "desc": "",
    "fields": [
      [
        "slice_drop_packet_due_to_full_rxrq",
        0,
        1
      ],
      [
        "slice_counter_a_drop_packet",
        1,
        1
      ],
      [
        "slice_counter_b_drop_packet",
        2,
        1
      ],
      [
        "slice_counter_e_drop_packet",
        3,
        1
      ],
      [
        "slice_counter_g_drop_packet",
        4,
        1
      ],
      [
        "slice_bmp_without_valid_bits_drop",
        5,
        1
      ],
      [
        "slice_last_pd_voq",
        6,
        16
      ],
      [
        "slice_last_pd_cud",
        22,
        20
      ],
      [
        "slice_last_pd_cgm_counter_type",
        42,
        3
      ]
    ]
  },
  "rx_pdr_2_slices_rx_pdr_pkt_rate_conf": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 24,
    "desc": "",
    "fields": [
      [
        "slice_pkt_rate_window",
        0,
        12
      ],
      [
        "slice_pkt_rate_num_of_pkts",
        12,
        12
      ]
    ]
  },
  "rx_pdr_2_slices_rx_pdr_debug_conf_reg": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 10,
    "desc": "",
    "fields": [
      [
        "slice_limit_pds",
        0,
        10
      ]
    ]
  },
  "rx_pdr_2_slices_dsp_lookup_table_bubble_req_cfg": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "dsp_lookup_table_bubble_timer_cfg",
        0,
        16
      ]
    ]
  },
  "rx_pdr_2_slices_fe_broadcast_bmp_bubble_req_cfg": {
    "type": "register",
    "block": "rx_pdr_2_slices",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "fe_broadcast_bmp_bubble_timer_cfg",
        0,
        16
      ]
    ]
  },
  "rx_pdr_2_slices_multicast_bitmap_db": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 96,
    "desc": "Parsing when entry is bitmap To create a MCID that creates no copies - configure the entry to bitmap with all SliceBitmaps set to 0.",
    "fields": [
      [
        "entry0_mc_bmp_slice_bitmap",
        0,
        6
      ],
      [
        "entry0_mc_bmp_bitmap_indicator",
        6,
        5
      ],
      [
        "entry0_mc_bmp_counter_a_inc_en",
        11,
        1
      ],
      [
        "entry1_mc_bmp_slice_bitmap",
        12,
        6
      ],
      [
        "entry1_mc_bmp_bitmap_indicator",
        18,
        5
      ],
      [
        "entry1_mc_bmp_counter_a_inc_en",
        23,
        1
      ],
      [
        "entry2_mc_bmp_slice_bitmap",
        24,
        6
      ],
      [
        "entry2_mc_bmp_bitmap_indicator",
        30,
        5
      ],
      [
        "entry2_mc_bmp_counter_a_inc_en",
        35,
        1
      ],
      [
        "entry3_mc_bmp_slice_bitmap",
        36,
        6
      ],
      [
        "entry3_mc_bmp_bitmap_indicator",
        42,
        5
      ],
      [
        "entry3_mc_bmp_counter_a_inc_en",
        47,
        1
      ],
      [
        "entry4_mc_bmp_slice_bitmap",
        48,
        6
      ],
      [
        "entry4_mc_bmp_bitmap_indicator",
        54,
        5
      ],
      [
        "entry4_mc_bmp_counter_a_inc_en",
        59,
        1
      ],
      [
        "entry5_mc_bmp_slice_bitmap",
        60,
        6
      ],
      [
        "entry5_mc_bmp_bitmap_indicator",
        66,
        5
      ],
      [
        "entry5_mc_bmp_counter_a_inc_en",
        71,
        1
      ],
      [
        "entry6_mc_bmp_slice_bitmap",
        72,
        6
      ],
      [
        "entry6_mc_bmp_bitmap_indicator",
        78,
        5
      ],
      [
        "entry6_mc_bmp_counter_a_inc_en",
        83,
        1
      ],
      [
        "entry7_mc_bmp_slice_bitmap",
        84,
        6
      ],
      [
        "entry7_mc_bmp_bitmap_indicator",
        90,
        5
      ],
      [
        "entry7_mc_bmp_counter_a_inc_en",
        95,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_dsp_lookup_table": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 112,
    "desc": "Serves 2 slices. Holds 4 entries in line",
    "fields": [
      [
        "entry0_dsp_table_dest_dev",
        0,
        9
      ],
      [
        "entry0_dsp_table_base_voq_num",
        9,
        16
      ],
      [
        "entry0_dsp_table_tc_map_profile",
        25,
        3
      ],
      [
        "entry1_dsp_table_dest_dev",
        28,
        9
      ],
      [
        "entry1_dsp_table_base_voq_num",
        37,
        16
      ],
      [
        "entry1_dsp_table_tc_map_profile",
        53,
        3
      ],
      [
        "entry2_dsp_table_dest_dev",
        56,
        9
      ],
      [
        "entry2_dsp_table_base_voq_num",
        65,
        16
      ],
      [
        "entry2_dsp_table_tc_map_profile",
        81,
        3
      ],
      [
        "entry3_dsp_table_dest_dev",
        84,
        9
      ],
      [
        "entry3_dsp_table_base_voq_num",
        93,
        16
      ],
      [
        "entry3_dsp_table_tc_map_profile",
        109,
        3
      ]
    ]
  },
  "rx_pdr_2_slices_ib_mirror_cmd_table": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 49,
    "desc": "Table per slice",
    "fields": [
      [
        "slice_base_voq",
        0,
        16
      ],
      [
        "slice_dest_dev",
        16,
        9
      ],
      [
        "slice_tc_map_profile",
        25,
        3
      ],
      [
        "slice_mirror_to_dest",
        28,
        1
      ],
      [
        "slice_ignore_in_rxrq_sel",
        29,
        1
      ],
      [
        "slice_is_mc",
        30,
        1
      ],
      [
        "slice_sampling_prob",
        31,
        18
      ]
    ]
  },
  "rx_pdr_2_slices_tc_to_prio_map": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 1,
    "desc": "Table per slice",
    "fields": [
      [
        "slice_tc_to_prio",
        0,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_pd_memory": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 154,
    "desc": "",
    "fields": [
      [
        "slice_pd",
        0,
        154
      ]
    ]
  },
  "rx_pdr_2_slices_fe_broadcast_bmp": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 108,
    "desc": "Serves 2 slices",
    "fields": [
      [
        "table_links_bmp",
        0,
        108
      ]
    ]
  },
  "rx_pdr_2_slices_fe_rep_res_req_fifo": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 99,
    "desc": "Acts as Fe RepRes req FIFO in FE and as MC EMDB req FIFO in TR/LC/SA modes",
    "fields": [
      [
        "fe_rep_res_req_fifo_data",
        0,
        99
      ]
    ]
  },
  "rx_pdr_2_slices_rx_rep_queues": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 184,
    "desc": "4 rep queues - implemented with one memory shared ",
    "fields": [
      [
        "slice_rx_rep_queue_data",
        0,
        184
      ]
    ]
  },
  "rx_pdr_2_slices_frt_table": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 108,
    "desc": "3 tables each with 2R ports that will serve 2 slices Serves the TR/SA/LC UC pipe (54 bits) and the FE UC pipe as FRT table (108 bits)",
    "fields": [
      [
        "frt_table_fabric_links",
        0,
        108
      ]
    ]
  },
  "rx_pdr_2_slices_dsp_tc_map_table": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 4,
    "desc": "Table per slice Table is accesses with {TC Map Profile[2:0], TC[2:0]}",
    "fields": [
      [
        "dsp_tc_map_tc_offset",
        0,
        3
      ],
      [
        "dsp_tc_map_is_flb",
        3,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_flb_link_to_voq_map_table": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 16,
    "desc": "Table per slice - used by the FE and TR/LC/SA pipes",
    "fields": [
      [
        "flb_link_base_voq",
        0,
        16
      ]
    ]
  },
  "rx_pdr_2_slices_fb_link_to_link_bundle_table": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 6,
    "desc": "Table per slice",
    "fields": [
      [
        "table_bundle_num",
        0,
        6
      ]
    ]
  },
  "rx_pdr_2_slices_uc_ib_mirror_tc_map_table": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 4,
    "desc": "Table per slice Table is accesses with {TC Map Profile[2:0], TC[2:0]}",
    "fields": [
      [
        "uc_ib_mirror_map_tc_offset",
        0,
        3
      ],
      [
        "uc_ib_mirror_map_is_flb",
        3,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_mc_emdb_tc_map_table": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 3,
    "desc": "Table per slice Accessed with {TC Map Profile[1:0],TC[2:0]}",
    "fields": [
      [
        "mc_emdb_tc_map_tc_offset",
        0,
        3
      ]
    ]
  },
  "rx_pdr_2_slices_mc_bitmap_tc_map_table": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 3,
    "desc": "Table per slice Accessed with {TC Map Profile[1:0],TC[2:0]}",
    "fields": [
      [
        "mc_bitmap_tc_map_tc_offset",
        0,
        3
      ]
    ]
  },
  "rx_pdr_2_slices_mc_tc_is_flb_map": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 1,
    "desc": "Table per slice",
    "fields": [
      [
        "slice_mc_tc_is_flb",
        0,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_fe_uc_link_bundle_desc_table": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 88,
    "desc": "",
    "fields": [
      [
        "slice_bundle_link0",
        0,
        7
      ],
      [
        "slice_bundle_link0_bc",
        7,
        15
      ],
      [
        "slice_bundle_link1",
        22,
        7
      ],
      [
        "slice_bundle_link1_bc",
        29,
        15
      ],
      [
        "slice_bundle_link2",
        44,
        7
      ],
      [
        "slice_bundle_link2_bc",
        51,
        15
      ],
      [
        "slice_bundle_link3",
        66,
        7
      ],
      [
        "slice_bundle_link3_bc",
        73,
        15
      ]
    ]
  },
  "rx_pdr_2_slices_fe_rlb_uc_tx_fb_link_to_oq_map": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 9,
    "desc": "Mapping from Tx fabric link to OQ in RLB UC",
    "fields": [
      [
        "table_base_oq",
        0,
        9
      ]
    ]
  },
  "rx_pdr_2_slices_pd_mem_free_buff_manager": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "slice_pd_buffer",
        0,
        32
      ]
    ]
  },
  "rx_pdr_2_slices_ms_voq_fabric_context_offset": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 16,
    "desc": "Table per slice",
    "fields": [
      [
        "slice_ms_voq_fabric_context_offset",
        0,
        16
      ]
    ]
  },
  "rx_pdr_2_slices_dest_slice_voq_map_table": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 16,
    "desc": "Table per slice",
    "fields": [
      [
        "table_dest_slice_voq",
        0,
        16
      ]
    ]
  },
  "rx_pdr_2_slices_mirror_mc_tc_is_flb": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 1,
    "desc": "Table per slice",
    "fields": [
      [
        "table_mirror_mc_tc_is_flb",
        0,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_source_port_mirror_lut": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 16,
    "desc": "Table per slice",
    "fields": [
      [
        "table_src_port_mirror_voq",
        0,
        16
      ]
    ]
  },
  "rx_pdr_2_slices_mirror_mc_bitmap_base_voq_lut": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 19,
    "desc": "Table per slice",
    "fields": [
      [
        "slice_mirror_mc_bitmap_base_voq",
        0,
        16
      ],
      [
        "slice_mirror_mc_bitmap_tc_map_profile",
        16,
        3
      ]
    ]
  },
  "rx_pdr_2_slices_mc_ib_mirror_tc_map_table": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 3,
    "desc": "Table per slice",
    "fields": [
      [
        "mc_ib_mirror_map_tc_offset",
        0,
        3
      ]
    ]
  },
  "rx_pdr_2_slices_source_if2_port_map_table": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 5,
    "desc": "Table per slice",
    "fields": [
      [
        "source_if_table_port",
        0,
        5
      ]
    ]
  },
  "rx_pdr_2_slices_mc_bitmap_base_voq_lut": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 18,
    "desc": "Table per slice Used in TR/LC/SA MC pipe, used in PLB MC-BMP processing.",
    "fields": [
      [
        "slice_mc_bitmap_base_voq",
        0,
        16
      ],
      [
        "slice_mc_bitmap_tc_map_profile",
        16,
        2
      ]
    ]
  },
  "rx_pdr_2_slices_flb_mc_bitmap_tc_map": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 3,
    "desc": "Table per slice",
    "fields": [
      [
        "slice_flb_mc_bitmap_tc_offset",
        0,
        3
      ]
    ]
  },
  "rx_pdr_2_slices_oq_fabric_context_offset": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 9,
    "desc": "Table per slice",
    "fields": [
      [
        "slice_oq_fabric_context_offset",
        0,
        9
      ]
    ]
  },
  "rx_pdr_2_slices_fe_txrq_tc_map": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 3,
    "desc": "Table per slice",
    "fields": [
      [
        "slice_fe_txrq_tc_offset",
        0,
        3
      ]
    ]
  },
  "rx_pdr_2_slices_mc_flb_tx_slice_voq_map": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 16,
    "desc": "Table per slice",
    "fields": [
      [
        "slice_mc_flb_tx_slice_voq_offset",
        0,
        16
      ]
    ]
  },
  "rx_pdr_2_slices_out_color_and_tc_to_thr_map_table": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 3,
    "desc": "Table per slice",
    "fields": [
      [
        "slice_counter_a_threshold",
        0,
        1
      ],
      [
        "slice_counter_b_threshold",
        1,
        1
      ],
      [
        "slice_counter_e_threshold",
        2,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_source_if_is_recycle_map_table": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 1,
    "desc": "Table per slice",
    "fields": [
      [
        "source_if_table_is_recycle",
        0,
        1
      ]
    ]
  },
  "rx_pdr_2_slices_mirror_flb_multicast_tc_map": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 3,
    "desc": "Table per slice",
    "fields": [
      [
        "slice_mirror_flb_multicast_tc_offset",
        0,
        3
      ]
    ]
  },
  "rx_pdr_2_slices_uc_pipe_out_fifo": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 69,
    "desc": "",
    "fields": [
      [
        "uc_pipe_out_fifo_data",
        0,
        69
      ]
    ]
  },
  "rx_pdr_2_slices_mc_pipe_out_fifo": {
    "type": "memory",
    "block": "rx_pdr_2_slices",
    "width": 69,
    "desc": "",
    "fields": [
      [
        "mc_pipe_out_fifo_data",
        0,
        69
      ]
    ]
  },
  "rx_pdr_interrupt_register": {
    "type": "register",
    "block": "rx_pdr",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "rxpdr_global_interrupt_reg_summary",
        1,
        1
      ]
    ]
  },
  "rx_pdr_mem_protect_interrupt": {
    "type": "register",
    "block": "rx_pdr",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "rx_pdr_mem_protect_interrupt_test": {
    "type": "register",
    "block": "rx_pdr",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "rx_pdr_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "rx_pdr",
    "width": 12,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "shared_mem_rd_result_fifo0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "shared_mem_rd_result_fifo1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "shared_mem_rd_result_fifo2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "shared_mem_rd_result_fifo3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "shared_mem_rd_result_fifo4_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "shared_mem_rd_result_fifo5_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "shared_mem_rd_result_fifo6_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "shared_mem_rd_result_fifo7_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "shared_mem_rd_result_fifo8_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "shared_mem_rd_result_fifo9_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "shared_mem_rd_result_fifo10_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "shared_mem_rd_result_fifo11_ecc_1b_err_interrupt_mask",
        11,
        1
      ]
    ]
  },
  "rx_pdr_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "rx_pdr",
    "width": 12,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "shared_mem_rd_result_fifo0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "shared_mem_rd_result_fifo1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "shared_mem_rd_result_fifo2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "shared_mem_rd_result_fifo3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "shared_mem_rd_result_fifo4_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "shared_mem_rd_result_fifo5_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "shared_mem_rd_result_fifo6_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "shared_mem_rd_result_fifo7_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "shared_mem_rd_result_fifo8_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "shared_mem_rd_result_fifo9_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "shared_mem_rd_result_fifo10_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "shared_mem_rd_result_fifo11_ecc_2b_err_interrupt_mask",
        11,
        1
      ]
    ]
  },
  "rx_pdr_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "rx_pdr",
    "width": 12,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "shared_mem_rd_result_fifo0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "shared_mem_rd_result_fifo1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "shared_mem_rd_result_fifo2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "shared_mem_rd_result_fifo3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "shared_mem_rd_result_fifo4_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "shared_mem_rd_result_fifo5_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "shared_mem_rd_result_fifo6_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "shared_mem_rd_result_fifo7_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "shared_mem_rd_result_fifo8_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "shared_mem_rd_result_fifo9_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "shared_mem_rd_result_fifo10_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "shared_mem_rd_result_fifo11_ecc_1b_err_initiate",
        11,
        1
      ]
    ]
  },
  "rx_pdr_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "rx_pdr",
    "width": 12,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "shared_mem_rd_result_fifo0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "shared_mem_rd_result_fifo1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "shared_mem_rd_result_fifo2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "shared_mem_rd_result_fifo3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "shared_mem_rd_result_fifo4_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "shared_mem_rd_result_fifo5_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "shared_mem_rd_result_fifo6_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "shared_mem_rd_result_fifo7_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "shared_mem_rd_result_fifo8_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "shared_mem_rd_result_fifo9_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "shared_mem_rd_result_fifo10_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "shared_mem_rd_result_fifo11_ecc_2b_err_initiate",
        11,
        1
      ]
    ]
  },
  "rx_pdr_mem_protect_err_status": {
    "type": "register",
    "block": "rx_pdr",
    "width": 12,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "shared_mem_rd_result_fifo0_err_int",
        0,
        1
      ],
      [
        "shared_mem_rd_result_fifo1_err_int",
        1,
        1
      ],
      [
        "shared_mem_rd_result_fifo2_err_int",
        2,
        1
      ],
      [
        "shared_mem_rd_result_fifo3_err_int",
        3,
        1
      ],
      [
        "shared_mem_rd_result_fifo4_err_int",
        4,
        1
      ],
      [
        "shared_mem_rd_result_fifo5_err_int",
        5,
        1
      ],
      [
        "shared_mem_rd_result_fifo6_err_int",
        6,
        1
      ],
      [
        "shared_mem_rd_result_fifo7_err_int",
        7,
        1
      ],
      [
        "shared_mem_rd_result_fifo8_err_int",
        8,
        1
      ],
      [
        "shared_mem_rd_result_fifo9_err_int",
        9,
        1
      ],
      [
        "shared_mem_rd_result_fifo10_err_int",
        10,
        1
      ],
      [
        "shared_mem_rd_result_fifo11_err_int",
        11,
        1
      ]
    ]
  },
  "rx_pdr_selected_ser_error_info": {
    "type": "register",
    "block": "rx_pdr",
    "width": 8,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        6
      ],
      [
        "mem_err_type",
        6,
        2
      ]
    ]
  },
  "rx_pdr_ser_error_debug_configuration": {
    "type": "register",
    "block": "rx_pdr",
    "width": 5,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        4
      ],
      [
        "reset_memory_errors",
        4,
        1
      ]
    ]
  },
  "rx_pdr_ecc_1b_err_debug": {
    "type": "register",
    "block": "rx_pdr",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "rx_pdr_ecc_2b_err_debug": {
    "type": "register",
    "block": "rx_pdr",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "rx_pdr_mbist_pass_status": {
    "type": "register",
    "block": "rx_pdr",
    "width": 24,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        24
      ]
    ]
  },
  "rx_pdr_mbist_fail_status": {
    "type": "register",
    "block": "rx_pdr",
    "width": 24,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        24
      ]
    ]
  },
  "rx_pdr_counter_timer": {
    "type": "register",
    "block": "rx_pdr",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "rx_pdr_counter_timer_trigger_reg": {
    "type": "register",
    "block": "rx_pdr",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "rx_pdr_memory_access_timeout": {
    "type": "register",
    "block": "rx_pdr",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "rx_pdr_broadcast_config_reg": {
    "type": "register",
    "block": "rx_pdr",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "rx_pdr_memory_prot_bypass": {
    "type": "register",
    "block": "rx_pdr",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "rx_pdr_soft_reset_configuration": {
    "type": "register",
    "block": "rx_pdr",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "rx_pdr_mbist_configuration": {
    "type": "register",
    "block": "rx_pdr",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "rx_pdr_power_down_configuration": {
    "type": "register",
    "block": "rx_pdr",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "rx_pdr_spare_reg": {
    "type": "register",
    "block": "rx_pdr",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "rx_pdr_pmro_ctrl": {
    "type": "register",
    "block": "rx_pdr",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "rx_pdr_pmro_status": {
    "type": "register",
    "block": "rx_pdr",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "rx_pdr_mirror_bus_conf_reg": {
    "type": "register",
    "block": "rx_pdr",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "rx_pdr_mirror_bus_status": {
    "type": "register",
    "block": "rx_pdr",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "rx_pdr_device_time_offset_cfg": {
    "type": "register",
    "block": "rx_pdr",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "rx_pdr_status_register": {
    "type": "register",
    "block": "rx_pdr",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "init_done",
        0,
        1
      ]
    ]
  },
  "rx_pdr_rxpdr_global_interrupt_reg": {
    "type": "register",
    "block": "rx_pdr",
    "width": 5,
    "desc": "",
    "fields": [
      [
        "shared_db0_inetrrupt_summary",
        0,
        1
      ],
      [
        "shared_db1_inetrrupt_summary",
        1,
        1
      ],
      [
        "slices01_inetrrupt_summary",
        2,
        1
      ],
      [
        "slices23_inetrrupt_summary",
        3,
        1
      ],
      [
        "slices45_inetrrupt_summary",
        4,
        1
      ]
    ]
  },
  "rx_pdr_rxpdr_global_interrupt_reg_mask": {
    "type": "register",
    "block": "rx_pdr",
    "width": 5,
    "desc": "",
    "fields": [
      [
        "shared_db0_inetrrupt_summary_mask",
        0,
        1
      ],
      [
        "shared_db1_inetrrupt_summary_mask",
        1,
        1
      ],
      [
        "slices01_inetrrupt_summary_mask",
        2,
        1
      ],
      [
        "slices23_inetrrupt_summary_mask",
        3,
        1
      ],
      [
        "slices45_inetrrupt_summary_mask",
        4,
        1
      ]
    ]
  },
  "rx_pdr_rxpdr_global_interrupt_reg_test": {
    "type": "register",
    "block": "rx_pdr",
    "width": 5,
    "desc": "",
    "fields": [
      [
        "shared_db0_inetrrupt_summary_test",
        0,
        1
      ],
      [
        "shared_db1_inetrrupt_summary_test",
        1,
        1
      ],
      [
        "slices01_inetrrupt_summary_test",
        2,
        1
      ],
      [
        "slices23_inetrrupt_summary_test",
        3,
        1
      ],
      [
        "slices45_inetrrupt_summary_test",
        4,
        1
      ]
    ]
  },
  "rx_pdr_global_configuration": {
    "type": "register",
    "block": "rx_pdr",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "device_type",
        0,
        2
      ]
    ]
  },
  "rx_pdr_counters_thresholds_reg1": {
    "type": "register",
    "block": "rx_pdr",
    "width": 102,
    "desc": "Counter A counts Ingress Unicast Buffers. Buffers consumed by packets in the ingress pipe before they were scheduled by the credit scheduler to the egress Oqs.",
    "fields": [
      [
        "voq_cgm_counter_a_thr0",
        0,
        17
      ],
      [
        "voq_cgm_counter_a_thr1",
        17,
        17
      ],
      [
        "voq_cgm_counter_a_thr2",
        34,
        17
      ],
      [
        "rx_cgm_counter_a_thr0",
        51,
        17
      ],
      [
        "rx_cgm_counter_a_thr1",
        68,
        17
      ],
      [
        "rx_cgm_counter_a_thr2",
        85,
        17
      ]
    ]
  },
  "rx_pdr_counters_thresholds_reg2": {
    "type": "register",
    "block": "rx_pdr",
    "width": 102,
    "desc": "Counter B counts buffers consumed by multicast packets, with replication not to OQ level. Counter G - counts buffers consumed by mirror copies of packets which there forwarding copies is counted in counter A. Counter B - counts buffers consumed by multicast packets, with replication not to OQ level",
    "fields": [
      [
        "counter_a_drop_thr0",
        0,
        17
      ],
      [
        "counter_a_drop_thr1",
        17,
        17
      ],
      [
        "counter_sum_b_e_g_a_ingress_uc_drop_thr",
        34,
        17
      ],
      [
        "counter_g_ibm_drop_thr",
        51,
        17
      ],
      [
        "counter_sum_b_e_g_ibm_drop_thr",
        68,
        17
      ],
      [
        "counter_sum_b_e_g_a_ibm_drop_thr",
        85,
        17
      ]
    ]
  },
  "rx_pdr_counters_thresholds_reg3": {
    "type": "register",
    "block": "rx_pdr",
    "width": 68,
    "desc": "",
    "fields": [
      [
        "counter_b_drop_thr0",
        0,
        17
      ],
      [
        "counter_b_drop_thr1",
        17,
        17
      ],
      [
        "counter_sum_b_e_g_ingress_mc_drop_thr",
        34,
        17
      ],
      [
        "counter_sum_b_e_g_a_ingress_mc_drop_thr",
        51,
        17
      ]
    ]
  },
  "rx_pdr_counters_thresholds_reg4": {
    "type": "register",
    "block": "rx_pdr",
    "width": 119,
    "desc": "",
    "fields": [
      [
        "counter_e_drop_thr0",
        0,
        17
      ],
      [
        "counter_e_drop_thr1",
        17,
        17
      ],
      [
        "counter_sum_b_e_g_plb_mc_drop_thr",
        34,
        17
      ],
      [
        "counter_sum_b_e_g_a_plb_mc_drop_thr",
        51,
        17
      ],
      [
        "counter_sum_b_e_txcgm_drop_thr0",
        68,
        17
      ],
      [
        "counter_sum_b_e_txcgm_drop_thr1",
        85,
        17
      ],
      [
        "counter_sum_b_e_txcgm_drop_thr2",
        102,
        17
      ]
    ]
  },
  "rx_pdr_mc_emdb_override_conf_reg0": {
    "type": "register",
    "block": "rx_pdr",
    "width": 1,
    "desc": " ",
    "fields": [
      [
        "set_mc_emdb_override_valid",
        0,
        1
      ]
    ]
  },
  "rx_pdr_mc_emdb_override_conf_reg1": {
    "type": "register",
    "block": "rx_pdr",
    "width": 104,
    "desc": " ",
    "fields": [
      [
        "set_mc_emdb_override_data",
        0,
        72
      ],
      [
        "set_mc_emdb_override_key",
        72,
        32
      ]
    ]
  },
  "rx_pdr_slice_config_reg": {
    "type": "register",
    "block": "rx_pdr",
    "width": 7,
    "desc": " ",
    "fields": [
      [
        "slice_rxpdr2_txpdr_cbt_alm_full_thr",
        0,
        7
      ]
    ]
  },
  "rx_pdr_shared_mem_rd_req_fifo": {
    "type": "memory",
    "block": "rx_pdr",
    "width": 32,
    "desc": "The data holds the key since it is larger than the address to the McFeLinksBmp",
    "fields": [
      [
        "mc_emdb_key_entry_number",
        0,
        11
      ],
      [
        "mc_emdb_key_mcid",
        11,
        16
      ],
      [
        "mc_emdb_key_src_is_recycle",
        27,
        1
      ],
      [
        "mc_emdb_key_slice_orientation",
        28,
        3
      ],
      [
        "mc_emdb_key_is_tx_pdr",
        31,
        1
      ]
    ]
  },
  "rx_pdr_shared_mem_rd_result_fifo": {
    "type": "memory",
    "block": "rx_pdr",
    "width": 109,
    "desc": "The FIFO holds the data returning from the McFeLinksBmp because it is larger than the data from the MC Emdb",
    "fields": [
      [
        "mc_fe_links_bmp_data",
        0,
        109
      ]
    ]
  },
  "rx_pdr_shared_db_interrupt_register": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 3,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "shared_db_interrupt_reg_summary",
        1,
        1
      ],
      [
        "em_response_interrupt_summary",
        2,
        1
      ]
    ]
  },
  "rx_pdr_shared_db_mem_protect_interrupt": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "rx_pdr_shared_db_mem_protect_interrupt_test": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "rx_pdr_shared_db_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 4,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "shared_db_verifier0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "shared_db_verifier1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "shared_db_verifier2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "shared_db_verifier3_ecc_1b_err_interrupt_mask",
        3,
        1
      ]
    ]
  },
  "rx_pdr_shared_db_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 4,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "shared_db_verifier0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "shared_db_verifier1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "shared_db_verifier2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "shared_db_verifier3_ecc_2b_err_interrupt_mask",
        3,
        1
      ]
    ]
  },
  "rx_pdr_shared_db_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 4,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "shared_db_verifier0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "shared_db_verifier1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "shared_db_verifier2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "shared_db_verifier3_ecc_1b_err_initiate",
        3,
        1
      ]
    ]
  },
  "rx_pdr_shared_db_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 4,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "shared_db_verifier0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "shared_db_verifier1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "shared_db_verifier2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "shared_db_verifier3_ecc_2b_err_initiate",
        3,
        1
      ]
    ]
  },
  "rx_pdr_shared_db_mem_protect_err_status": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 4,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "shared_db_verifier0_err_int",
        0,
        1
      ],
      [
        "shared_db_verifier1_err_int",
        1,
        1
      ],
      [
        "shared_db_verifier2_err_int",
        2,
        1
      ],
      [
        "shared_db_verifier3_err_int",
        3,
        1
      ]
    ]
  },
  "rx_pdr_shared_db_selected_ser_error_info": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 17,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        15
      ],
      [
        "mem_err_type",
        15,
        2
      ]
    ]
  },
  "rx_pdr_shared_db_ser_error_debug_configuration": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 3,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        2
      ],
      [
        "reset_memory_errors",
        2,
        1
      ]
    ]
  },
  "rx_pdr_shared_db_ecc_1b_err_debug": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "rx_pdr_shared_db_ecc_2b_err_debug": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "rx_pdr_shared_db_mbist_pass_status": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 402,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        402
      ]
    ]
  },
  "rx_pdr_shared_db_mbist_fail_status": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 402,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        402
      ]
    ]
  },
  "rx_pdr_shared_db_tcam_bist_status": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 8,
    "desc": "TCAM BIST pass fail status",
    "fields": [
      [
        "tcam_bist_done_pass_out",
        0,
        4
      ],
      [
        "tcam_bist_done_fail_out",
        4,
        4
      ]
    ]
  },
  "rx_pdr_shared_db_tcam_scan_period_cfg": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 32,
    "desc": "Configures period of TCAM scan for SER, set 0 to disable",
    "fields": [
      [
        "tcam_scan_period",
        0,
        32
      ]
    ]
  },
  "rx_pdr_shared_db_counter_timer": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "rx_pdr_shared_db_counter_timer_trigger_reg": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "rx_pdr_shared_db_memory_access_timeout": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "rx_pdr_shared_db_broadcast_config_reg": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "rx_pdr_shared_db_memory_prot_bypass": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "rx_pdr_shared_db_soft_reset_configuration": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "rx_pdr_shared_db_mbist_configuration": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "rx_pdr_shared_db_power_down_configuration": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "rx_pdr_shared_db_spare_reg": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "rx_pdr_shared_db_pmro_ctrl": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "rx_pdr_shared_db_pmro_status": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "rx_pdr_shared_db_mirror_bus_conf_reg": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "rx_pdr_shared_db_mirror_bus_status": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "rx_pdr_shared_db_device_time_offset_cfg": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "rx_pdr_shared_db_shared_db_interrupt_reg": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 10,
    "desc": "",
    "fields": [
      [
        "lookup_a_error",
        0,
        1
      ],
      [
        "lookup_b_error",
        1,
        1
      ],
      [
        "fe_link_bmp_table_mem0_one_ecc_err",
        2,
        1
      ],
      [
        "fe_link_bmp_table_mem1_one_ecc_err",
        3,
        1
      ],
      [
        "fe_link_bmp_table_mem2_one_ecc_err",
        4,
        1
      ],
      [
        "fe_link_bmp_table_mem3_one_ecc_err",
        5,
        1
      ],
      [
        "fe_link_bmp_table_mem0_two_ecc_err",
        6,
        1
      ],
      [
        "fe_link_bmp_table_mem1_two_ecc_err",
        7,
        1
      ],
      [
        "fe_link_bmp_table_mem2_two_ecc_err",
        8,
        1
      ],
      [
        "fe_link_bmp_table_mem3_two_ecc_err",
        9,
        1
      ]
    ]
  },
  "rx_pdr_shared_db_shared_db_interrupt_reg_mask": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 10,
    "desc": "",
    "fields": [
      [
        "lookup_a_error_mask",
        0,
        1
      ],
      [
        "lookup_b_error_mask",
        1,
        1
      ],
      [
        "fe_link_bmp_table_mem0_one_ecc_err_mask",
        2,
        1
      ],
      [
        "fe_link_bmp_table_mem1_one_ecc_err_mask",
        3,
        1
      ],
      [
        "fe_link_bmp_table_mem2_one_ecc_err_mask",
        4,
        1
      ],
      [
        "fe_link_bmp_table_mem3_one_ecc_err_mask",
        5,
        1
      ],
      [
        "fe_link_bmp_table_mem0_two_ecc_err_mask",
        6,
        1
      ],
      [
        "fe_link_bmp_table_mem1_two_ecc_err_mask",
        7,
        1
      ],
      [
        "fe_link_bmp_table_mem2_two_ecc_err_mask",
        8,
        1
      ],
      [
        "fe_link_bmp_table_mem3_two_ecc_err_mask",
        9,
        1
      ]
    ]
  },
  "rx_pdr_shared_db_shared_db_interrupt_reg_test": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 10,
    "desc": "",
    "fields": [
      [
        "lookup_a_error_test",
        0,
        1
      ],
      [
        "lookup_b_error_test",
        1,
        1
      ],
      [
        "fe_link_bmp_table_mem0_one_ecc_err_test",
        2,
        1
      ],
      [
        "fe_link_bmp_table_mem1_one_ecc_err_test",
        3,
        1
      ],
      [
        "fe_link_bmp_table_mem2_one_ecc_err_test",
        4,
        1
      ],
      [
        "fe_link_bmp_table_mem3_one_ecc_err_test",
        5,
        1
      ],
      [
        "fe_link_bmp_table_mem0_two_ecc_err_test",
        6,
        1
      ],
      [
        "fe_link_bmp_table_mem1_two_ecc_err_test",
        7,
        1
      ],
      [
        "fe_link_bmp_table_mem2_two_ecc_err_test",
        8,
        1
      ],
      [
        "fe_link_bmp_table_mem3_two_ecc_err_test",
        9,
        1
      ]
    ]
  },
  "rx_pdr_shared_db_global_configuration": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 2,
    "desc": "",
    "fields": [
      [
        "device_type",
        0,
        2
      ]
    ]
  },
  "rx_pdr_shared_db_fe_links_bmp_table_conf": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 4,
    "desc": "",
    "fields": [
      [
        "dis_ecc_check_fe_links_bmp",
        0,
        4
      ]
    ]
  },
  "rx_pdr_shared_db_shared_db_per_bank_reg": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 66,
    "desc": "",
    "fields": [
      [
        "shared_db_active_banks",
        0,
        1
      ],
      [
        "shared_db_hash_key",
        1,
        64
      ],
      [
        "shared_db_use_primitive_crc",
        65,
        1
      ]
    ]
  },
  "rx_pdr_shared_db_shared_db_per_em_reg": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 33,
    "desc": "",
    "fields": [
      [
        "shared_db_key_width",
        0,
        16
      ],
      [
        "shared_db_auto_bubble_req",
        16,
        1
      ],
      [
        "shared_db_bubble_req_threshold",
        17,
        16
      ]
    ]
  },
  "rx_pdr_shared_db_shared_db_cam_wm_max_reg": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 8,
    "desc": "",
    "fields": [
      [
        "shared_db_cam_wm_max",
        0,
        8
      ]
    ]
  },
  "rx_pdr_shared_db_shared_db_access_register": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 127,
    "desc": "",
    "fields": [
      [
        "shared_db_access_reg",
        0,
        127
      ]
    ]
  },
  "rx_pdr_shared_db_shared_db_response_register": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 127,
    "desc": "",
    "fields": [
      [
        "shared_db_response_valid",
        0,
        1
      ],
      [
        "shared_db_response_reg",
        1,
        126
      ]
    ]
  },
  "rx_pdr_shared_db_em_response_interrupt": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "shared_db_resp",
        0,
        1
      ]
    ]
  },
  "rx_pdr_shared_db_em_response_interrupt_mask": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "shared_db_resp_mask",
        0,
        1
      ]
    ]
  },
  "rx_pdr_shared_db_em_response_interrupt_test": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 1,
    "desc": "",
    "fields": [
      [
        "shared_db_resp_test",
        0,
        1
      ]
    ]
  },
  "rx_pdr_shared_db_shared_db_verifier_bubble_req_cfg": {
    "type": "register",
    "block": "rx_pdr_shared_db",
    "width": 16,
    "desc": "",
    "fields": [
      [
        "shared_db_verifier_bubble_timer_cfg",
        0,
        16
      ]
    ]
  },
  "rx_pdr_shared_db_shared_db_verifier": {
    "type": "memory",
    "block": "rx_pdr_shared_db",
    "width": 91,
    "desc": "",
    "fields": [
      [
        "shared_db_verifier_data",
        0,
        99
      ]
    ]
  },
  "rx_pdr_shared_db_shared_db_cam": {
    "type": "memory",
    "block": "rx_pdr_shared_db",
    "width": 32,
    "desc": "",
    "fields": [
      [
        "shared_db_cam_payload",
        0,
        72
      ],
      [
        "shared_db_cam_key",
        72,
        32
      ],
      [
        "shared_db_cam_valid",
        104,
        1
      ]
    ]
  },
  "sch_interrupt_register": {
    "type": "register",
    "block": "sch",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "general_interrupt_register_summary",
        1,
        1
      ]
    ]
  },
  "sch_mem_protect_interrupt": {
    "type": "register",
    "block": "sch",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "sch_mem_protect_interrupt_test": {
    "type": "register",
    "block": "sch",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "sch_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "sch",
    "width": 33,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "vsc_credit_deficit_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "vsc_token_bucket_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "vsc_token_bucket_empty_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "vsc_token_bucket_cfg_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "vsc_token_bucket_link_list_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "vsc_backoff_state_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "vsc_backoff_fifo_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "vsc_pending_update_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "vsc_map_cfg_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "vscc_cir_link_list_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "vscc_eir_link_list_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "vscc_cir_linked_flag_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "vscc_eir_linked_flag_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "oqse_cfg_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "oqse_ll_desc_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "oqse_wfq_desc_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "oqse_wfq_wakeup_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "oqse_cir_token_bucket_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "oqse_eir_token_bucket_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "oqse_cir_token_bucket_cfg_ecc_1b_err_interrupt_mask",
        19,
        1
      ],
      [
        "oqse_eir_token_bucket_cfg_ecc_1b_err_interrupt_mask",
        20,
        1
      ],
      [
        "oqse_cir_token_bucket_link_list_ecc_1b_err_interrupt_mask",
        21,
        1
      ],
      [
        "oqse_eir_token_bucket_link_list_ecc_1b_err_interrupt_mask",
        22,
        1
      ],
      [
        "oqse_map_cfg_ecc_1b_err_interrupt_mask",
        23,
        1
      ],
      [
        "lpse_wfq_weight_map_ecc_1b_err_interrupt_mask",
        24,
        1
      ],
      [
        "oqse_cir_link_list_ecc_1b_err_interrupt_mask",
        25,
        1
      ],
      [
        "oqse_eir_link_list_ecc_1b_err_interrupt_mask",
        26,
        1
      ],
      [
        "lpse_wfq_desc_ecc_1b_err_interrupt_mask",
        27,
        1
      ],
      [
        "oq_pir_token_bucket_ecc_1b_err_interrupt_mask",
        28,
        1
      ],
      [
        "oq_pir_token_bucket_cfg_ecc_1b_err_interrupt_mask",
        29,
        1
      ],
      [
        "oqpg_cir_token_bucket_ecc_1b_err_interrupt_mask",
        30,
        1
      ],
      [
        "oqpg_cir_token_bucket_cfg_ecc_1b_err_interrupt_mask",
        31,
        1
      ],
      [
        "tpse_wfq_rr_desc_ecc_1b_err_interrupt_mask",
        32,
        1
      ]
    ]
  },
  "sch_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "sch",
    "width": 33,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "vsc_credit_deficit_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "vsc_token_bucket_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "vsc_token_bucket_empty_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "vsc_token_bucket_cfg_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "vsc_token_bucket_link_list_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "vsc_backoff_state_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "vsc_backoff_fifo_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "vsc_pending_update_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "vsc_map_cfg_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "vscc_cir_link_list_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "vscc_eir_link_list_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "vscc_cir_linked_flag_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "vscc_eir_linked_flag_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "oqse_cfg_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "oqse_ll_desc_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "oqse_wfq_desc_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "oqse_wfq_wakeup_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "oqse_cir_token_bucket_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "oqse_eir_token_bucket_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "oqse_cir_token_bucket_cfg_ecc_2b_err_interrupt_mask",
        19,
        1
      ],
      [
        "oqse_eir_token_bucket_cfg_ecc_2b_err_interrupt_mask",
        20,
        1
      ],
      [
        "oqse_cir_token_bucket_link_list_ecc_2b_err_interrupt_mask",
        21,
        1
      ],
      [
        "oqse_eir_token_bucket_link_list_ecc_2b_err_interrupt_mask",
        22,
        1
      ],
      [
        "oqse_map_cfg_ecc_2b_err_interrupt_mask",
        23,
        1
      ],
      [
        "lpse_wfq_weight_map_ecc_2b_err_interrupt_mask",
        24,
        1
      ],
      [
        "oqse_cir_link_list_ecc_2b_err_interrupt_mask",
        25,
        1
      ],
      [
        "oqse_eir_link_list_ecc_2b_err_interrupt_mask",
        26,
        1
      ],
      [
        "lpse_wfq_desc_ecc_2b_err_interrupt_mask",
        27,
        1
      ],
      [
        "oq_pir_token_bucket_ecc_2b_err_interrupt_mask",
        28,
        1
      ],
      [
        "oq_pir_token_bucket_cfg_ecc_2b_err_interrupt_mask",
        29,
        1
      ],
      [
        "oqpg_cir_token_bucket_ecc_2b_err_interrupt_mask",
        30,
        1
      ],
      [
        "oqpg_cir_token_bucket_cfg_ecc_2b_err_interrupt_mask",
        31,
        1
      ],
      [
        "tpse_wfq_rr_desc_ecc_2b_err_interrupt_mask",
        32,
        1
      ]
    ]
  },
  "sch_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "sch",
    "width": 33,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "vsc_credit_deficit_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "vsc_token_bucket_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "vsc_token_bucket_empty_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "vsc_token_bucket_cfg_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "vsc_token_bucket_link_list_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "vsc_backoff_state_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "vsc_backoff_fifo_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "vsc_pending_update_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "vsc_map_cfg_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "vscc_cir_link_list_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "vscc_eir_link_list_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "vscc_cir_linked_flag_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "vscc_eir_linked_flag_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "oqse_cfg_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "oqse_ll_desc_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "oqse_wfq_desc_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "oqse_wfq_wakeup_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "oqse_cir_token_bucket_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "oqse_eir_token_bucket_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "oqse_cir_token_bucket_cfg_ecc_1b_err_initiate",
        19,
        1
      ],
      [
        "oqse_eir_token_bucket_cfg_ecc_1b_err_initiate",
        20,
        1
      ],
      [
        "oqse_cir_token_bucket_link_list_ecc_1b_err_initiate",
        21,
        1
      ],
      [
        "oqse_eir_token_bucket_link_list_ecc_1b_err_initiate",
        22,
        1
      ],
      [
        "oqse_map_cfg_ecc_1b_err_initiate",
        23,
        1
      ],
      [
        "lpse_wfq_weight_map_ecc_1b_err_initiate",
        24,
        1
      ],
      [
        "oqse_cir_link_list_ecc_1b_err_initiate",
        25,
        1
      ],
      [
        "oqse_eir_link_list_ecc_1b_err_initiate",
        26,
        1
      ],
      [
        "lpse_wfq_desc_ecc_1b_err_initiate",
        27,
        1
      ],
      [
        "oq_pir_token_bucket_ecc_1b_err_initiate",
        28,
        1
      ],
      [
        "oq_pir_token_bucket_cfg_ecc_1b_err_initiate",
        29,
        1
      ],
      [
        "oqpg_cir_token_bucket_ecc_1b_err_initiate",
        30,
        1
      ],
      [
        "oqpg_cir_token_bucket_cfg_ecc_1b_err_initiate",
        31,
        1
      ],
      [
        "tpse_wfq_rr_desc_ecc_1b_err_initiate",
        32,
        1
      ]
    ]
  },
  "sch_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "sch",
    "width": 33,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "vsc_credit_deficit_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "vsc_token_bucket_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "vsc_token_bucket_empty_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "vsc_token_bucket_cfg_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "vsc_token_bucket_link_list_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "vsc_backoff_state_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "vsc_backoff_fifo_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "vsc_pending_update_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "vsc_map_cfg_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "vscc_cir_link_list_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "vscc_eir_link_list_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "vscc_cir_linked_flag_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "vscc_eir_linked_flag_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "oqse_cfg_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "oqse_ll_desc_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "oqse_wfq_desc_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "oqse_wfq_wakeup_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "oqse_cir_token_bucket_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "oqse_eir_token_bucket_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "oqse_cir_token_bucket_cfg_ecc_2b_err_initiate",
        19,
        1
      ],
      [
        "oqse_eir_token_bucket_cfg_ecc_2b_err_initiate",
        20,
        1
      ],
      [
        "oqse_cir_token_bucket_link_list_ecc_2b_err_initiate",
        21,
        1
      ],
      [
        "oqse_eir_token_bucket_link_list_ecc_2b_err_initiate",
        22,
        1
      ],
      [
        "oqse_map_cfg_ecc_2b_err_initiate",
        23,
        1
      ],
      [
        "lpse_wfq_weight_map_ecc_2b_err_initiate",
        24,
        1
      ],
      [
        "oqse_cir_link_list_ecc_2b_err_initiate",
        25,
        1
      ],
      [
        "oqse_eir_link_list_ecc_2b_err_initiate",
        26,
        1
      ],
      [
        "lpse_wfq_desc_ecc_2b_err_initiate",
        27,
        1
      ],
      [
        "oq_pir_token_bucket_ecc_2b_err_initiate",
        28,
        1
      ],
      [
        "oq_pir_token_bucket_cfg_ecc_2b_err_initiate",
        29,
        1
      ],
      [
        "oqpg_cir_token_bucket_ecc_2b_err_initiate",
        30,
        1
      ],
      [
        "oqpg_cir_token_bucket_cfg_ecc_2b_err_initiate",
        31,
        1
      ],
      [
        "tpse_wfq_rr_desc_ecc_2b_err_initiate",
        32,
        1
      ]
    ]
  },
  "sch_mem_protect_err_status": {
    "type": "register",
    "block": "sch",
    "width": 33,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "vsc_credit_deficit_err_int",
        0,
        1
      ],
      [
        "vsc_token_bucket_err_int",
        1,
        1
      ],
      [
        "vsc_token_bucket_empty_err_int",
        2,
        1
      ],
      [
        "vsc_token_bucket_cfg_err_int",
        3,
        1
      ],
      [
        "vsc_token_bucket_link_list_err_int",
        4,
        1
      ],
      [
        "vsc_backoff_state_err_int",
        5,
        1
      ],
      [
        "vsc_backoff_fifo_err_int",
        6,
        1
      ],
      [
        "vsc_pending_update_err_int",
        7,
        1
      ],
      [
        "vsc_map_cfg_err_int",
        8,
        1
      ],
      [
        "vscc_cir_link_list_err_int",
        9,
        1
      ],
      [
        "vscc_eir_link_list_err_int",
        10,
        1
      ],
      [
        "vscc_cir_linked_flag_err_int",
        11,
        1
      ],
      [
        "vscc_eir_linked_flag_err_int",
        12,
        1
      ],
      [
        "oqse_cfg_err_int",
        13,
        1
      ],
      [
        "oqse_ll_desc_err_int",
        14,
        1
      ],
      [
        "oqse_wfq_desc_err_int",
        15,
        1
      ],
      [
        "oqse_wfq_wakeup_err_int",
        16,
        1
      ],
      [
        "oqse_cir_token_bucket_err_int",
        17,
        1
      ],
      [
        "oqse_eir_token_bucket_err_int",
        18,
        1
      ],
      [
        "oqse_cir_token_bucket_cfg_err_int",
        19,
        1
      ],
      [
        "oqse_eir_token_bucket_cfg_err_int",
        20,
        1
      ],
      [
        "oqse_cir_token_bucket_link_list_err_int",
        21,
        1
      ],
      [
        "oqse_eir_token_bucket_link_list_err_int",
        22,
        1
      ],
      [
        "oqse_map_cfg_err_int",
        23,
        1
      ],
      [
        "lpse_wfq_weight_map_err_int",
        24,
        1
      ],
      [
        "oqse_cir_link_list_err_int",
        25,
        1
      ],
      [
        "oqse_eir_link_list_err_int",
        26,
        1
      ],
      [
        "lpse_wfq_desc_err_int",
        27,
        1
      ],
      [
        "oq_pir_token_bucket_err_int",
        28,
        1
      ],
      [
        "oq_pir_token_bucket_cfg_err_int",
        29,
        1
      ],
      [
        "oqpg_cir_token_bucket_err_int",
        30,
        1
      ],
      [
        "oqpg_cir_token_bucket_cfg_err_int",
        31,
        1
      ],
      [
        "tpse_wfq_rr_desc_err_int",
        32,
        1
      ]
    ]
  },
  "sch_selected_ser_error_info": {
    "type": "register",
    "block": "sch",
    "width": 17,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        15
      ],
      [
        "mem_err_type",
        15,
        2
      ]
    ]
  },
  "sch_ser_error_debug_configuration": {
    "type": "register",
    "block": "sch",
    "width": 7,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        6
      ],
      [
        "reset_memory_errors",
        6,
        1
      ]
    ]
  },
  "sch_ecc_1b_err_debug": {
    "type": "register",
    "block": "sch",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "sch_ecc_2b_err_debug": {
    "type": "register",
    "block": "sch",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "sch_mbist_pass_status": {
    "type": "register",
    "block": "sch",
    "width": 86,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        86
      ]
    ]
  },
  "sch_mbist_fail_status": {
    "type": "register",
    "block": "sch",
    "width": 86,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        86
      ]
    ]
  },
  "sch_counter_timer": {
    "type": "register",
    "block": "sch",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "sch_counter_timer_trigger_reg": {
    "type": "register",
    "block": "sch",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "sch_memory_access_timeout": {
    "type": "register",
    "block": "sch",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "sch_broadcast_config_reg": {
    "type": "register",
    "block": "sch",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "sch_memory_prot_bypass": {
    "type": "register",
    "block": "sch",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "sch_soft_reset_configuration": {
    "type": "register",
    "block": "sch",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "sch_mbist_configuration": {
    "type": "register",
    "block": "sch",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "sch_power_down_configuration": {
    "type": "register",
    "block": "sch",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "sch_spare_reg": {
    "type": "register",
    "block": "sch",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "sch_pmro_ctrl": {
    "type": "register",
    "block": "sch",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "sch_pmro_status": {
    "type": "register",
    "block": "sch",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "sch_mirror_bus_conf_reg": {
    "type": "register",
    "block": "sch",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "sch_mirror_bus_status": {
    "type": "register",
    "block": "sch",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "sch_device_time_offset_cfg": {
    "type": "register",
    "block": "sch",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "sch_general_interrupt_register": {
    "type": "register",
    "block": "sch",
    "width": 2,
    "desc": "SCH interrupt register",
    "fields": [
      [
        "speculative_grant",
        0,
        1
      ],
      [
        "illegal_req_vsc",
        1,
        1
      ]
    ]
  },
  "sch_general_interrupt_register_mask": {
    "type": "register",
    "block": "sch",
    "width": 2,
    "desc": "This register masks GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "speculative_grant_mask",
        0,
        1
      ],
      [
        "illegal_req_vsc_mask",
        1,
        1
      ]
    ]
  },
  "sch_general_interrupt_register_test": {
    "type": "register",
    "block": "sch",
    "width": 2,
    "desc": "This register tests GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "speculative_grant_test",
        0,
        1
      ],
      [
        "illegal_req_vsc_test",
        1,
        1
      ]
    ]
  },
  "sch_general_configuration": {
    "type": "register",
    "block": "sch",
    "width": 2,
    "desc": "Scheduler general configuration register, see fields description",
    "fields": [
      [
        "oqse_grant_rate",
        0,
        1
      ],
      [
        "lpse_grant_rate",
        1,
        1
      ]
    ]
  },
  "sch_oqse_shaper_configuration": {
    "type": "register",
    "block": "sch",
    "width": 35,
    "desc": "OQSE shaper total parameters",
    "fields": [
      [
        "oqse_shaper_rate",
        0,
        24
      ],
      [
        "oqse_shaper_max_bucket",
        24,
        8
      ],
      [
        "oqse_shaper_incr_value",
        32,
        3
      ]
    ]
  },
  "sch_slow_rate_configuration": {
    "type": "register",
    "block": "sch",
    "width": 25,
    "desc": "Slow rate definition",
    "fields": [
      [
        "slow_rate_enable",
        0,
        1
      ],
      [
        "slow_rate",
        1,
        24
      ]
    ]
  },
  "sch_lpse_shaper_configuration": {
    "type": "register",
    "block": "sch",
    "width": 70,
    "desc": "LPSE shaper total parameters",
    "fields": [
      [
        "lpse_cir_shaper_rate",
        0,
        24
      ],
      [
        "lpse_cir_shaper_max_bucket",
        24,
        8
      ],
      [
        "lpse_cir_shaper_incr_value",
        32,
        3
      ],
      [
        "lpse_eir_shaper_rate",
        35,
        24
      ],
      [
        "lpse_eir_shaper_max_bucket",
        59,
        8
      ],
      [
        "lpse_eir_shaper_incr_value",
        67,
        3
      ]
    ]
  },
  "sch_oqse_eir_pir_token_bucket_cfg": {
    "type": "register",
    "block": "sch",
    "width": 512,
    "desc": "OQSE shaper association at the LPSE EIR shaper",
    "fields": [
      [
        "oqse_eir_pir",
        0,
        512
      ]
    ]
  },
  "sch_tpse_shaper_configuration": {
    "type": "register",
    "block": "sch",
    "width": 70,
    "desc": "TPSE shaper total parameters",
    "fields": [
      [
        "tpse_pir_shaper_rate",
        0,
        24
      ],
      [
        "tpse_pir_shaper_max_bucket",
        24,
        8
      ],
      [
        "tpse_pir_shaper_incr_value",
        32,
        3
      ],
      [
        "tpse_cir_shaper_rate",
        35,
        24
      ],
      [
        "tpse_cir_shaper_max_bucket",
        59,
        8
      ],
      [
        "tpse_cir_shaper_incr_value",
        67,
        3
      ]
    ]
  },
  "sch_tpse_oqpg_mapping_configuration": {
    "type": "register",
    "block": "sch",
    "width": 340,
    "desc": "OQ to OQPG mapping",
    "fields": [
      [
        "tpse_oqpg_map",
        0,
        340
      ]
    ]
  },
  "sch_tpse_general_configuration": {
    "type": "register",
    "block": "sch",
    "width": 62,
    "desc": "Defines TPSE configurations and scheduling scheme",
    "fields": [
      [
        "fabric_mode",
        0,
        1
      ],
      [
        "tpse_map_logical_port",
        1,
        20
      ],
      [
        "tpse_priority_propagation",
        21,
        20
      ],
      [
        "tpse_priority_type",
        41,
        21
      ]
    ]
  },
  "sch_ifse_general_configuration": {
    "type": "register",
    "block": "sch",
    "width": 145,
    "desc": "Defines IFSE configurations and scheduling scheme",
    "fields": [
      [
        "ifg_credit_generator_rate",
        0,
        18
      ],
      [
        "ifg_credit_generator_max_bucket",
        18,
        6
      ],
      [
        "tpse2ifc_map",
        24,
        100
      ],
      [
        "ifse_eir_shaper_mode",
        124,
        21
      ]
    ]
  },
  "sch_max_credit_deficit_configuration": {
    "type": "register",
    "block": "sch",
    "width": 42,
    "desc": "Defines maximal credit deficit per port",
    "fields": [
      [
        "max_credit_deficit",
        0,
        42
      ]
    ]
  },
  "sch_ifse_wfq_cir_weights": {
    "type": "register",
    "block": "sch",
    "width": 6,
    "desc": "Defines IFSE CIR WFQ weights",
    "fields": [
      [
        "ifse_wfq_cir_weight",
        0,
        6
      ]
    ]
  },
  "sch_ifse_wfq_eir_weights": {
    "type": "register",
    "block": "sch",
    "width": 6,
    "desc": "Defines IFSE EIR WFQ weights",
    "fields": [
      [
        "ifse_wfq_eir_weight",
        0,
        6
      ]
    ]
  },
  "sch_ifse_cir_shaper_rate_configuration": {
    "type": "register",
    "block": "sch",
    "width": 18,
    "desc": "IFSE CIR shaper rate parameters",
    "fields": [
      [
        "ifse_cir_shaper_rate",
        0,
        18
      ]
    ]
  },
  "sch_ifse_cir_shaper_max_bucket_configuration": {
    "type": "register",
    "block": "sch",
    "width": 8,
    "desc": "IFSE CIR shaper max bucket parameters",
    "fields": [
      [
        "ifse_cir_shaper_max_bucket",
        0,
        8
      ]
    ]
  },
  "sch_ifse_pir_shaper_configuration": {
    "type": "register",
    "block": "sch",
    "width": 18,
    "desc": "IFSE PIR shaper parameters",
    "fields": [
      [
        "ifse_pir_shaper_rate",
        0,
        18
      ]
    ]
  },
  "sch_ifse_pir_shaper_max_bucket_configuration": {
    "type": "register",
    "block": "sch",
    "width": 8,
    "desc": "IFSE PIR shaper max bucket parameters",
    "fields": [
      [
        "ifse_pir_shaper_max_bucket",
        0,
        8
      ]
    ]
  },
  "sch_internal_fifo_alm_full": {
    "type": "register",
    "block": "sch",
    "width": 14,
    "desc": "Internal SCH fifos size settings. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "oqse_install_fifo_alm_full",
        0,
        3
      ],
      [
        "backoff_fifo_alm_full",
        3,
        4
      ],
      [
        "credit_cbt_alm_full",
        7,
        4
      ],
      [
        "lpse_install_fifo_alm_full",
        11,
        3
      ]
    ]
  },
  "sch_oqse_shaper_init": {
    "type": "register",
    "block": "sch",
    "width": 1,
    "desc": "Manual shaper initiation, can be used when Scheduler is idle",
    "fields": [
      [
        "oqse_shaper_init_done",
        0,
        1
      ]
    ]
  },
  "sch_lpse_cir_shaper_init": {
    "type": "register",
    "block": "sch",
    "width": 1,
    "desc": "Manual shaper initiation, can be used when Scheduler is idle",
    "fields": [
      [
        "lpse_cir_shaper_init_done",
        0,
        1
      ]
    ]
  },
  "sch_lpse_eir_shaper_init": {
    "type": "register",
    "block": "sch",
    "width": 1,
    "desc": "Manual shaper initiation, can be used when Scheduler is idle",
    "fields": [
      [
        "lpse_eir_shaper_init_done",
        0,
        1
      ]
    ]
  },
  "sch_tpse_cir_shaper_init": {
    "type": "register",
    "block": "sch",
    "width": 1,
    "desc": "Manual shaper initiation, can be used when Scheduler is idle",
    "fields": [
      [
        "tpse_cir_shaper_init_done",
        0,
        1
      ]
    ]
  },
  "sch_tpse_pir_shaper_init": {
    "type": "register",
    "block": "sch",
    "width": 1,
    "desc": "Manual shaper initiation, can be used when Scheduler is idle",
    "fields": [
      [
        "tpse_pir_shaper_init_done",
        0,
        1
      ]
    ]
  },
  "sch_credit_request_gen_debug": {
    "type": "register",
    "block": "sch",
    "width": 26,
    "desc": "Writing to this register creates a dummy credit request by CPU, for debug only. The fields below are the credit request fields.",
    "fields": [
      [
        "cr_req_gen_vsc",
        0,
        15
      ],
      [
        "cr_req_gen_trigger",
        15,
        2
      ],
      [
        "cr_req_gen_acc_bytes",
        17,
        5
      ],
      [
        "cr_req_gen_ib_state",
        22,
        1
      ],
      [
        "cr_req_gen_stop",
        23,
        1
      ],
      [
        "cr_req_gen_go",
        24,
        1
      ],
      [
        "cr_req_gen_return",
        25,
        1
      ]
    ]
  },
  "sch_credit_grant_gen_debug": {
    "type": "register",
    "block": "sch",
    "width": 17,
    "desc": "Writing to this register creates a dummy credit grant by CPU, for debug only. The fields below are the credit grant fields.",
    "fields": [
      [
        "cr_grant_gen_vsc",
        0,
        15
      ],
      [
        "cr_grant_gen_cir",
        15,
        1
      ],
      [
        "cr_grant_gen_slow",
        16,
        1
      ]
    ]
  },
  "sch_internal_debug_configurations": {
    "type": "register",
    "block": "sch",
    "width": 3,
    "desc": "Internal SCH debug settings. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "disable_pend_updt_stop",
        0,
        1
      ],
      [
        "disable_slow_bypass",
        1,
        1
      ],
      [
        "disable_return_on_go",
        2,
        1
      ]
    ]
  },
  "sch_csms_cbt_not_ready_counter": {
    "type": "register",
    "block": "sch",
    "width": 32,
    "desc": "Counters of back pressure clocks of the outgoing interfaces",
    "fields": [
      [
        "cbt_not_ready_cnt",
        0,
        32
      ]
    ]
  },
  "sch_debug_request_cfg": {
    "type": "register",
    "block": "sch",
    "width": 54,
    "desc": "Credit request debugger - programmable counter based on any request field. For example, the user can count number of requests  with Return = 1",
    "fields": [
      [
        "debug_request_value",
        0,
        27
      ],
      [
        "debug_request_mask",
        27,
        27
      ]
    ]
  },
  "sch_debug_request_status": {
    "type": "register",
    "block": "sch",
    "width": 64,
    "desc": "Request debug counters",
    "fields": [
      [
        "debug_request_cnt",
        0,
        32
      ],
      [
        "debug_request_total_cnt",
        32,
        32
      ]
    ]
  },
  "sch_debug_grant_cfg": {
    "type": "register",
    "block": "sch",
    "width": 34,
    "desc": "Credit grant debugger - programmable counter based on any grant field. For example, the user can count number of requests  with slow = 1",
    "fields": [
      [
        "debug_grant_value",
        0,
        17
      ],
      [
        "debug_grant_mask",
        17,
        17
      ]
    ]
  },
  "sch_debug_grant_status": {
    "type": "register",
    "block": "sch",
    "width": 64,
    "desc": "Grant debug counters",
    "fields": [
      [
        "debug_grant_cnt",
        0,
        32
      ],
      [
        "debug_grant_total_cnt",
        32,
        32
      ]
    ]
  },
  "sch_last_data": {
    "type": "register",
    "block": "sch",
    "width": 44,
    "desc": "Debug last transaction",
    "fields": [
      [
        "last_grant",
        0,
        17
      ],
      [
        "last_request",
        17,
        27
      ]
    ]
  },
  "sch_rebound_counters": {
    "type": "register",
    "block": "sch",
    "width": 64,
    "desc": "Credit grant rebound counters per level",
    "fields": [
      [
        "oqse_rebound_cnt",
        0,
        16
      ],
      [
        "lpse_rebound_cnt",
        16,
        16
      ],
      [
        "tpse_rebound_cnt",
        32,
        16
      ],
      [
        "credit_return_cnt",
        48,
        16
      ]
    ]
  },
  "sch_oqse_rebound_reason": {
    "type": "register",
    "block": "sch",
    "width": 3,
    "desc": "Rebound reason at the OQSE level",
    "fields": [
      [
        "rebound_empty_oqse",
        0,
        1
      ],
      [
        "rebound_vsc_not_linked",
        1,
        1
      ],
      [
        "rebound_vsc_stop",
        2,
        1
      ]
    ]
  },
  "sch_tpse_debug": {
    "type": "register",
    "block": "sch",
    "width": 48,
    "desc": "TPSE debug indications",
    "fields": [
      [
        "flow_control_oq_set",
        0,
        1
      ],
      [
        "flow_control_oqg_set",
        1,
        1
      ],
      [
        "flow_control_csms_mc",
        2,
        1
      ],
      [
        "flow_control_txpdr_mc",
        3,
        2
      ],
      [
        "flow_control_txcgm_mc",
        5,
        1
      ],
      [
        "tpse_cir_request_state",
        6,
        21
      ],
      [
        "tpse_eir_request_state",
        27,
        21
      ]
    ]
  },
  "sch_internal_fifo_wmk": {
    "type": "register",
    "block": "sch",
    "width": 17,
    "desc": "Fifos watermark",
    "fields": [
      [
        "backoff_fifo_wmk",
        0,
        11
      ],
      [
        "csms_cbr_wmk",
        11,
        6
      ]
    ]
  },
  "sch_lost_credit_counter": {
    "type": "register",
    "block": "sch",
    "width": 24,
    "desc": "Lost credit counter - credit can be lost in extreme multiple rebound scenario",
    "fields": [
      [
        "oqse_lost_credit_cnt",
        0,
        8
      ],
      [
        "lpse_lost_credit_cnt",
        8,
        8
      ],
      [
        "tpse_lost_credit_cnt",
        16,
        8
      ]
    ]
  },
  "sch_fabric_latency_debug": {
    "type": "register",
    "block": "sch",
    "width": 16,
    "desc": "Fabric latency indication - can measure fabric latency in idle system",
    "fields": [
      [
        "fabric_latency_status",
        0,
        16
      ]
    ]
  },
  "sch_vsc_credit_deficit": {
    "type": "memory",
    "block": "sch",
    "width": 13,
    "desc": "Stores credit deficit and other states per VSC",
    "fields": [
      [
        "credit_deficit",
        0,
        10
      ],
      [
        "static_go",
        10,
        1
      ],
      [
        "ib_state",
        11,
        1
      ],
      [
        "slow_state",
        12,
        1
      ]
    ]
  },
  "sch_vsc_token_bucket": {
    "type": "memory",
    "block": "sch",
    "width": 10,
    "desc": "Value of the token bucket shaper, entry per VSC",
    "fields": [
      [
        "vsc_token_bucket_value",
        0,
        10
      ]
    ]
  },
  "sch_vsc_token_bucket_empty": {
    "type": "memory",
    "block": "sch",
    "width": 16,
    "desc": "Token Bucket empty indication, bit per VSC, accessed by VSC/16",
    "fields": [
      [
        "vsc_token_bucket_empty_flag",
        0,
        16
      ]
    ]
  },
  "sch_vsc_token_bucket_cfg": {
    "type": "memory",
    "block": "sch",
    "width": 19,
    "desc": "Token Bucket Configuration - defines ratio of OqseShaperRate that will be allocated to each VSC. Ratio configuration = Sum(RateMantissa[i]*(1/2^((i+1) << RateExponent)",
    "fields": [
      [
        "vsc_rate_mantissa",
        0,
        5
      ],
      [
        "vsc_rate_exponent",
        5,
        5
      ],
      [
        "vsc_max_bucket_value",
        10,
        9
      ]
    ]
  },
  "sch_vsc_token_bucket_link_list": {
    "type": "memory",
    "block": "sch",
    "width": 15,
    "desc": "Token Bucket Linked List used for VSC shaper, entry per VSC",
    "fields": [
      [
        "vsc_tb_link_pointer",
        0,
        15
      ]
    ]
  },
  "sch_vsc_backoff_state": {
    "type": "memory",
    "block": "sch",
    "width": 32,
    "desc": "VSC Backoff State, bit per VSC",
    "fields": [
      [
        "vsc_backoff_state_value",
        0,
        32
      ]
    ]
  },
  "sch_vsc_backoff_fifo": {
    "type": "memory",
    "block": "sch",
    "width": 33,
    "desc": "VSC Backoff Fifo, stores VSCs that has slow state",
    "fields": [
      [
        "vsc_backoff_fifo_vsc",
        0,
        15
      ],
      [
        "vsc_backoff_fifo_ts",
        15,
        18
      ]
    ]
  },
  "sch_vsc_pending_update": {
    "type": "memory",
    "block": "sch",
    "width": 128,
    "desc": "VSC Pending Update, 1 bits per VSC, indicates VSC is about to be installed",
    "fields": [
      [
        "vsc_pending_update_bitmap",
        0,
        128
      ]
    ]
  },
  "sch_vsc_map_cfg": {
    "type": "memory",
    "block": "sch",
    "width": 48,
    "desc": "VSC mapping to OQSE",
    "fields": [
      [
        "oqse_id",
        0,
        9
      ],
      [
        "oqse_ll_bitmap",
        9,
        3
      ],
      [
        "oqse_id1",
        12,
        9
      ],
      [
        "oqse_ll_bitmap1",
        21,
        3
      ],
      [
        "oqse_id2",
        24,
        9
      ],
      [
        "oqse_ll_bitmap2",
        33,
        3
      ],
      [
        "oqse_id3",
        36,
        9
      ],
      [
        "oqse_ll_bitmap3",
        45,
        3
      ]
    ]
  },
  "sch_vscc_cir_link_list": {
    "type": "memory",
    "block": "sch",
    "width": 15,
    "desc": "VSC CIR component credit grant Link List",
    "fields": [
      [
        "vscc_cir_link_pointer",
        0,
        15
      ]
    ]
  },
  "sch_vscc_eir_link_list": {
    "type": "memory",
    "block": "sch",
    "width": 15,
    "desc": "VSC EIR component credit grant Link List",
    "fields": [
      [
        "vscc_eir_link_pointer",
        0,
        15
      ]
    ]
  },
  "sch_vscc_cir_linked_flag": {
    "type": "memory",
    "block": "sch",
    "width": 16,
    "desc": "VSC CIR component credit grant Link List entry is valid",
    "fields": [
      [
        "vscc_cir_ll_bitmap",
        0,
        16
      ]
    ]
  },
  "sch_vscc_eir_linked_flag": {
    "type": "memory",
    "block": "sch",
    "width": 16,
    "desc": "VSC EIR component credit grant Link List entry is valid",
    "fields": [
      [
        "vscc_eir_ll_bitmap",
        0,
        16
      ]
    ]
  },
  "sch_oqse_cfg": {
    "type": "memory",
    "block": "sch",
    "width": 72,
    "desc": "Per OQSE pair configuration, each entry defines configuration for OQSE = 2*entry and 2*entry+1. If the OQSE is coupled (serves 8P) then the whole entry serves single OQSE",
    "fields": [
      [
        "oqse_wfq_weight0",
        0,
        8
      ],
      [
        "oqse_wfq_weight1",
        8,
        8
      ],
      [
        "oqse_wfq_weight2",
        16,
        8
      ],
      [
        "oqse_wfq_weight3",
        24,
        8
      ],
      [
        "oqse_wfq_weight4",
        32,
        8
      ],
      [
        "oqse_wfq_weight5",
        40,
        8
      ],
      [
        "oqse_wfq_weight6",
        48,
        8
      ],
      [
        "oqse_wfq_weight7",
        56,
        8
      ],
      [
        "oqse0_topology",
        64,
        2
      ],
      [
        "oqse1_topology",
        66,
        2
      ],
      [
        "logical_port_map0",
        68,
        2
      ],
      [
        "logical_port_map1",
        70,
        2
      ]
    ]
  },
  "sch_oqse_ll_desc": {
    "type": "memory",
    "block": "sch",
    "width": 616,
    "desc": "Internal OQSE Link list descriptor, entry per 2 OQSEs",
    "fields": [
      [
        "oqse_ll0_desc",
        0,
        77
      ],
      [
        "oqse_ll1_desc",
        77,
        77
      ],
      [
        "oqse_ll2_desc",
        154,
        77
      ],
      [
        "oqse_ll3_desc",
        231,
        77
      ],
      [
        "oqse_ll4_desc",
        308,
        77
      ],
      [
        "oqse_ll5_desc",
        385,
        77
      ],
      [
        "oqse_ll6_desc",
        462,
        77
      ],
      [
        "oqse_ll7_desc",
        539,
        77
      ]
    ]
  },
  "sch_oqse_wfq_desc": {
    "type": "memory",
    "block": "sch",
    "width": 110,
    "desc": "Internal OQSE WFQ descriptor, entry per 2 OQSEs",
    "fields": [
      [
        "oqse_ll0_priority",
        0,
        10
      ],
      [
        "oqse_ll1_priority",
        10,
        10
      ],
      [
        "oqse_ll2_priority",
        20,
        10
      ],
      [
        "oqse_ll3_priority",
        30,
        10
      ],
      [
        "oqse_ll4_priority",
        40,
        10
      ],
      [
        "oqse_ll5_priority",
        50,
        10
      ],
      [
        "oqse_ll6_priority",
        60,
        10
      ],
      [
        "oqse_ll7_priority",
        70,
        10
      ],
      [
        "oqse0_ll_service_length",
        80,
        15
      ],
      [
        "oqse1_ll_service_length",
        95,
        15
      ]
    ]
  },
  "sch_oqse_wfq_wakeup": {
    "type": "memory",
    "block": "sch",
    "width": 64,
    "desc": "OQSE WFQ wakeup descriptor, wakeup is a transition state from empty LL to non-empty LL, bit per LL",
    "fields": [
      [
        "oqse_wfq_wakeup_state",
        0,
        64
      ]
    ]
  },
  "sch_oqse_cir_token_bucket": {
    "type": "memory",
    "block": "sch",
    "width": 10,
    "desc": "Value of the token bucket shaper, entry per OQSE",
    "fields": [
      [
        "oqse_cir_token_bucket_value",
        0,
        10
      ]
    ]
  },
  "sch_oqse_eir_token_bucket": {
    "type": "memory",
    "block": "sch",
    "width": 10,
    "desc": "Value of the token bucket shaper, entry per OQSE",
    "fields": [
      [
        "oqse_eir_token_bucket_value",
        0,
        10
      ]
    ]
  },
  "sch_oqse_cir_token_bucket_cfg": {
    "type": "memory",
    "block": "sch",
    "width": 19,
    "desc": "Token Bucket Configuration - defines ratio of LpseCirShaperRate that will be allocated to each OQSE CIR. Ratio configuration = Sum(RateMantissa[i]*(1/2^((i+1) << RateExponent)",
    "fields": [
      [
        "oqse_cir_rate_mantissa",
        0,
        5
      ],
      [
        "oqse_cir_rate_exponent",
        5,
        5
      ],
      [
        "oqse_cir_max_bucket_value",
        10,
        9
      ]
    ]
  },
  "sch_oqse_eir_token_bucket_cfg": {
    "type": "memory",
    "block": "sch",
    "width": 19,
    "desc": "Token Bucket Configuration - defines ratio of LpseEirShaperRate that will be allocated to each OQSE EIR. Ratio configuration = Sum(RateMantissa[i]*(1/2^((i+1) << RateExponent)",
    "fields": [
      [
        "oqse_eir_rate_mantissa",
        0,
        5
      ],
      [
        "oqse_eir_rate_exponent",
        5,
        5
      ],
      [
        "oqse_eir_max_bucket_value",
        10,
        9
      ]
    ]
  },
  "sch_oqse_cir_token_bucket_link_list": {
    "type": "memory",
    "block": "sch",
    "width": 9,
    "desc": "Token Bucket Linked List used for OQSE shaper",
    "fields": [
      [
        "oqse_cir_tb_link_pointer",
        0,
        9
      ]
    ]
  },
  "sch_oqse_eir_token_bucket_link_list": {
    "type": "memory",
    "block": "sch",
    "width": 9,
    "desc": "Token Bucket Linked List used for OQSE shaper",
    "fields": [
      [
        "oqse_eir_tb_link_pointer",
        0,
        9
      ]
    ]
  },
  "sch_oqse_cir_token_bucket_empty": {
    "type": "memory",
    "block": "sch",
    "width": 16,
    "desc": "Token Bucket empty indication, bit per OQSE",
    "fields": [
      [
        "oqse_cir_token_bucket_empty_flag",
        0,
        16
      ]
    ]
  },
  "sch_oqse_eir_token_bucket_empty": {
    "type": "memory",
    "block": "sch",
    "width": 16,
    "desc": "Token Bucket empty indication, bit per OQSE",
    "fields": [
      [
        "oqse_eir_token_bucket_empty_flag",
        0,
        16
      ]
    ]
  },
  "sch_oqse_map_cfg": {
    "type": "memory",
    "block": "sch",
    "width": 11,
    "desc": "OQSE mapping to LPSE",
    "fields": [
      [
        "lpse_id",
        0,
        5
      ],
      [
        "oqse_cir_wfq_weight_index",
        5,
        3
      ],
      [
        "oqse_eir_wfq_weight_index",
        8,
        3
      ]
    ]
  },
  "sch_lpse_wfq_weight_map": {
    "type": "memory",
    "block": "sch",
    "width": 128,
    "desc": "Definition of WFQ weights of LPSEs. Valid values are 1 to 255",
    "fields": [
      [
        "lpse_cir_weight0",
        0,
        8
      ],
      [
        "lpse_cir_weight1",
        8,
        8
      ],
      [
        "lpse_cir_weight2",
        16,
        8
      ],
      [
        "lpse_cir_weight3",
        24,
        8
      ],
      [
        "lpse_cir_weight4",
        32,
        8
      ],
      [
        "lpse_cir_weight5",
        40,
        8
      ],
      [
        "lpse_cir_weight6",
        48,
        8
      ],
      [
        "lpse_cir_weight7",
        56,
        8
      ],
      [
        "lpse_eir_weight0",
        64,
        8
      ],
      [
        "lpse_eir_weight1",
        72,
        8
      ],
      [
        "lpse_eir_weight2",
        80,
        8
      ],
      [
        "lpse_eir_weight3",
        88,
        8
      ],
      [
        "lpse_eir_weight4",
        96,
        8
      ],
      [
        "lpse_eir_weight5",
        104,
        8
      ],
      [
        "lpse_eir_weight6",
        112,
        8
      ],
      [
        "lpse_eir_weight7",
        120,
        8
      ]
    ]
  },
  "sch_oqse_cir_link_list": {
    "type": "memory",
    "block": "sch",
    "width": 9,
    "desc": "OQSE CIR component credit grant Link List",
    "fields": [
      [
        "oqse_cir_link_pointer",
        0,
        9
      ]
    ]
  },
  "sch_oqse_eir_link_list": {
    "type": "memory",
    "block": "sch",
    "width": 9,
    "desc": "OQSE EIR component credit grant Link List",
    "fields": [
      [
        "oqse_eir_link_pointer",
        0,
        9
      ]
    ]
  },
  "sch_lpse_cir_ll_desc": {
    "type": "memory",
    "block": "sch",
    "width": 384,
    "desc": "LPSE CIR Link list descriptor, entry per LPSE",
    "fields": [
      [
        "lpse_cir_ll0_head0",
        0,
        9
      ],
      [
        "lpse_cir_ll0_head1",
        9,
        9
      ],
      [
        "lpse_cir_ll0_head_position",
        18,
        1
      ],
      [
        "lpse_cir_ll0_tail0",
        19,
        9
      ],
      [
        "lpse_cir_ll0_tail1",
        28,
        9
      ],
      [
        "lpse_cir_ll0_tail_position",
        37,
        1
      ],
      [
        "lpse_cir_ll0_size",
        38,
        10
      ],
      [
        "lpse_cir_ll1_head0",
        48,
        9
      ],
      [
        "lpse_cir_ll1_head1",
        57,
        9
      ],
      [
        "lpse_cir_ll1_head_position",
        66,
        1
      ],
      [
        "lpse_cir_ll1_tail0",
        67,
        9
      ],
      [
        "lpse_cir_ll1_tail1",
        76,
        9
      ],
      [
        "lpse_cir_ll1_tail_position",
        85,
        1
      ],
      [
        "lpse_cir_ll1_size",
        86,
        10
      ],
      [
        "lpse_cir_ll2_head0",
        96,
        9
      ],
      [
        "lpse_cir_ll2_head1",
        105,
        9
      ],
      [
        "lpse_cir_ll2_head_position",
        114,
        1
      ],
      [
        "lpse_cir_ll2_tail0",
        115,
        9
      ],
      [
        "lpse_cir_ll2_tail1",
        124,
        9
      ],
      [
        "lpse_cir_ll2_tail_position",
        133,
        1
      ],
      [
        "lpse_cir_ll2_size",
        134,
        10
      ],
      [
        "lpse_cir_ll3_head0",
        144,
        9
      ],
      [
        "lpse_cir_ll3_head1",
        153,
        9
      ],
      [
        "lpse_cir_ll3_head_position",
        162,
        1
      ],
      [
        "lpse_cir_ll3_tail0",
        163,
        9
      ],
      [
        "lpse_cir_ll3_tail1",
        172,
        9
      ],
      [
        "lpse_cir_ll3_tail_position",
        181,
        1
      ],
      [
        "lpse_cir_ll3_size",
        182,
        10
      ],
      [
        "lpse_cir_ll4_head0",
        192,
        9
      ],
      [
        "lpse_cir_ll4_head1",
        201,
        9
      ],
      [
        "lpse_cir_ll4_head_position",
        210,
        1
      ],
      [
        "lpse_cir_ll4_tail0",
        211,
        9
      ],
      [
        "lpse_cir_ll4_tail1",
        220,
        9
      ],
      [
        "lpse_cir_ll4_tail_position",
        229,
        1
      ],
      [
        "lpse_cir_ll4_size",
        230,
        10
      ],
      [
        "lpse_cir_ll5_head0",
        240,
        9
      ],
      [
        "lpse_cir_ll5_head1",
        249,
        9
      ],
      [
        "lpse_cir_ll5_head_position",
        258,
        1
      ],
      [
        "lpse_cir_ll5_tail0",
        259,
        9
      ],
      [
        "lpse_cir_ll5_tail1",
        268,
        9
      ],
      [
        "lpse_cir_ll5_tail_position",
        277,
        1
      ],
      [
        "lpse_cir_ll5_size",
        278,
        10
      ],
      [
        "lpse_cir_ll6_head0",
        288,
        9
      ],
      [
        "lpse_cir_ll6_head1",
        297,
        9
      ],
      [
        "lpse_cir_ll6_head_position",
        306,
        1
      ],
      [
        "lpse_cir_ll6_tail0",
        307,
        9
      ],
      [
        "lpse_cir_ll6_tail1",
        316,
        9
      ],
      [
        "lpse_cir_ll6_tail_position",
        325,
        1
      ],
      [
        "lpse_cir_ll6_size",
        326,
        10
      ],
      [
        "lpse_cir_ll7_head0",
        336,
        9
      ],
      [
        "lpse_cir_ll7_head1",
        345,
        9
      ],
      [
        "lpse_cir_ll7_head_position",
        354,
        1
      ],
      [
        "lpse_cir_ll7_tail0",
        355,
        9
      ],
      [
        "lpse_cir_ll7_tail1",
        364,
        9
      ],
      [
        "lpse_cir_ll7_tail_position",
        373,
        1
      ],
      [
        "lpse_cir_ll7_size",
        374,
        10
      ]
    ]
  },
  "sch_lpse_eir_ll_desc": {
    "type": "memory",
    "block": "sch",
    "width": 384,
    "desc": "Internal LPSE EIR Link list descriptor",
    "fields": [
      [
        "lpse_eir_ll0_head0",
        0,
        9
      ],
      [
        "lpse_eir_ll0_head1",
        9,
        9
      ],
      [
        "lpse_eir_ll0_head_position",
        18,
        1
      ],
      [
        "lpse_eir_ll0_tail0",
        19,
        9
      ],
      [
        "lpse_eir_ll0_tail1",
        28,
        9
      ],
      [
        "lpse_eir_ll0_tail_position",
        37,
        1
      ],
      [
        "lpse_eir_ll0_size",
        38,
        10
      ],
      [
        "lpse_eir_ll1_head0",
        48,
        9
      ],
      [
        "lpse_eir_ll1_head1",
        57,
        9
      ],
      [
        "lpse_eir_ll1_head_position",
        66,
        1
      ],
      [
        "lpse_eir_ll1_tail0",
        67,
        9
      ],
      [
        "lpse_eir_ll1_tail1",
        76,
        9
      ],
      [
        "lpse_eir_ll1_tail_position",
        85,
        1
      ],
      [
        "lpse_eir_ll1_size",
        86,
        10
      ],
      [
        "lpse_eir_ll2_head0",
        96,
        9
      ],
      [
        "lpse_eir_ll2_head1",
        105,
        9
      ],
      [
        "lpse_eir_ll2_head_position",
        114,
        1
      ],
      [
        "lpse_eir_ll2_tail0",
        115,
        9
      ],
      [
        "lpse_eir_ll2_tail1",
        124,
        9
      ],
      [
        "lpse_eir_ll2_tail_position",
        133,
        1
      ],
      [
        "lpse_eir_ll2_size",
        134,
        10
      ],
      [
        "lpse_eir_ll3_head0",
        144,
        9
      ],
      [
        "lpse_eir_ll3_head1",
        153,
        9
      ],
      [
        "lpse_eir_ll3_head_position",
        162,
        1
      ],
      [
        "lpse_eir_ll3_tail0",
        163,
        9
      ],
      [
        "lpse_eir_ll3_tail1",
        172,
        9
      ],
      [
        "lpse_eir_ll3_tail_position",
        181,
        1
      ],
      [
        "lpse_eir_ll3_size",
        182,
        10
      ],
      [
        "lpse_eir_ll4_head0",
        192,
        9
      ],
      [
        "lpse_eir_ll4_head1",
        201,
        9
      ],
      [
        "lpse_eir_ll4_head_position",
        210,
        1
      ],
      [
        "lpse_eir_ll4_tail0",
        211,
        9
      ],
      [
        "lpse_eir_ll4_tail1",
        220,
        9
      ],
      [
        "lpse_eir_ll4_tail_position",
        229,
        1
      ],
      [
        "lpse_eir_ll4_size",
        230,
        10
      ],
      [
        "lpse_eir_ll5_head0",
        240,
        9
      ],
      [
        "lpse_eir_ll5_head1",
        249,
        9
      ],
      [
        "lpse_eir_ll5_head_position",
        258,
        1
      ],
      [
        "lpse_eir_ll5_tail0",
        259,
        9
      ],
      [
        "lpse_eir_ll5_tail1",
        268,
        9
      ],
      [
        "lpse_eir_ll5_tail_position",
        277,
        1
      ],
      [
        "lpse_eir_ll5_size",
        278,
        10
      ],
      [
        "lpse_eir_ll6_head0",
        288,
        9
      ],
      [
        "lpse_eir_ll6_head1",
        297,
        9
      ],
      [
        "lpse_eir_ll6_head_position",
        306,
        1
      ],
      [
        "lpse_eir_ll6_tail0",
        307,
        9
      ],
      [
        "lpse_eir_ll6_tail1",
        316,
        9
      ],
      [
        "lpse_eir_ll6_tail_position",
        325,
        1
      ],
      [
        "lpse_eir_ll6_size",
        326,
        10
      ],
      [
        "lpse_eir_ll7_head0",
        336,
        9
      ],
      [
        "lpse_eir_ll7_head1",
        345,
        9
      ],
      [
        "lpse_eir_ll7_head_position",
        354,
        1
      ],
      [
        "lpse_eir_ll7_tail0",
        355,
        9
      ],
      [
        "lpse_eir_ll7_tail1",
        364,
        9
      ],
      [
        "lpse_eir_ll7_tail_position",
        373,
        1
      ],
      [
        "lpse_eir_ll7_size",
        374,
        10
      ]
    ]
  },
  "sch_lpse_wfq_desc": {
    "type": "memory",
    "block": "sch",
    "width": 178,
    "desc": "LPSE WFQ descriptor, entry per LPSE",
    "fields": [
      [
        "lpse_cir_ll0_priority",
        0,
        10
      ],
      [
        "lpse_cir_ll1_priority",
        10,
        10
      ],
      [
        "lpse_cir_ll2_priority",
        20,
        10
      ],
      [
        "lpse_cir_ll3_priority",
        30,
        10
      ],
      [
        "lpse_cir_ll4_priority",
        40,
        10
      ],
      [
        "lpse_cir_ll5_priority",
        50,
        10
      ],
      [
        "lpse_cir_ll6_priority",
        60,
        10
      ],
      [
        "lpse_cir_ll7_priority",
        70,
        10
      ],
      [
        "lpse_cir_ll_service_length",
        80,
        9
      ],
      [
        "lpse_eir_ll0_priority",
        89,
        10
      ],
      [
        "lpse_eir_ll1_priority",
        99,
        10
      ],
      [
        "lpse_eir_ll2_priority",
        109,
        10
      ],
      [
        "lpse_eir_ll3_priority",
        119,
        10
      ],
      [
        "lpse_eir_ll4_priority",
        129,
        10
      ],
      [
        "lpse_eir_ll5_priority",
        139,
        10
      ],
      [
        "lpse_eir_ll6_priority",
        149,
        10
      ],
      [
        "lpse_eir_ll7_priority",
        159,
        10
      ],
      [
        "lpse_eir_ll_service_length",
        169,
        9
      ]
    ]
  },
  "sch_oq_pir_token_bucket": {
    "type": "memory",
    "block": "sch",
    "width": 10,
    "desc": "Value of the token bucket shaper, entry per OQ",
    "fields": [
      [
        "oq_pir_token_bucket_value",
        0,
        10
      ]
    ]
  },
  "sch_oq_pir_token_bucket_cfg": {
    "type": "memory",
    "block": "sch",
    "width": 19,
    "desc": "Token Bucket Configuration - defines ratio of TpsePirShaperRate that will be allocated to each OQ PIR. Ratio configuration = Sum(RateMantissa[i]*(1/2^((i+1) << RateExponent)",
    "fields": [
      [
        "oq_pir_rate_mantissa",
        0,
        5
      ],
      [
        "oq_pir_rate_exponent",
        5,
        5
      ],
      [
        "oq_pir_max_bucket_value",
        10,
        9
      ]
    ]
  },
  "sch_oq_pir_token_bucket_link_list": {
    "type": "memory",
    "block": "sch",
    "width": 8,
    "desc": "Token Bucket Linked List used for OQ PIR shaper, entry per OQ",
    "fields": [
      [
        "oq_pir_tb_link_pointer",
        0,
        8
      ]
    ]
  },
  "sch_oqpg_cir_token_bucket": {
    "type": "memory",
    "block": "sch",
    "width": 10,
    "desc": "Value of the token bucket shaper, entry per OQPG",
    "fields": [
      [
        "oqpg_cir_token_bucket_value",
        0,
        10
      ]
    ]
  },
  "sch_oqpg_cir_token_bucket_cfg": {
    "type": "memory",
    "block": "sch",
    "width": 19,
    "desc": "Token Bucket Configuration - defines ratio of TpseCirShaperRate that will be allocated to each OQPG CIR. Ratio configuration = Sum(RateMantissa[i]*(1/2^((i+1) << RateExponent)",
    "fields": [
      [
        "oqpg_cir_rate_mantissa",
        0,
        5
      ],
      [
        "oqpg_cir_rate_exponent",
        5,
        5
      ],
      [
        "oqpg_cir_max_bucket_value",
        10,
        9
      ]
    ]
  },
  "sch_oqpg_cir_token_bucket_link_list": {
    "type": "memory",
    "block": "sch",
    "width": 8,
    "desc": "Token Bucket Linked List used for OQPG CIR shaper, entry per OQPG",
    "fields": [
      [
        "oqpg_cir_tb_link_pointer",
        0,
        8
      ]
    ]
  },
  "sch_tpse_wfq_cfg": {
    "type": "memory",
    "block": "sch",
    "width": 48,
    "desc": "Definition of WFQ weights of TPSEs, valid values are 1 to 63",
    "fields": [
      [
        "tpse_wfq_weight0",
        0,
        6
      ],
      [
        "tpse_wfq_weight1",
        6,
        6
      ],
      [
        "tpse_wfq_weight2",
        12,
        6
      ],
      [
        "tpse_wfq_weight3",
        18,
        6
      ],
      [
        "tpse_wfq_weight4",
        24,
        6
      ],
      [
        "tpse_wfq_weight5",
        30,
        6
      ],
      [
        "tpse_wfq_weight6",
        36,
        6
      ],
      [
        "tpse_wfq_weight7",
        42,
        6
      ]
    ]
  },
  "sch_tpse_wfq_rr_desc": {
    "type": "memory",
    "block": "sch",
    "width": 72,
    "desc": "TPSE WFQ descriptor, bit per TPSE",
    "fields": [
      [
        "tpse_wfq_priority0",
        0,
        8
      ],
      [
        "tpse_wfq_priority1",
        8,
        8
      ],
      [
        "tpse_wfq_priority2",
        16,
        8
      ],
      [
        "tpse_wfq_priority3",
        24,
        8
      ],
      [
        "tpse_wfq_priority4",
        32,
        8
      ],
      [
        "tpse_wfq_priority5",
        40,
        8
      ],
      [
        "tpse_wfq_priority6",
        48,
        8
      ],
      [
        "tpse_wfq_priority7",
        56,
        8
      ],
      [
        "tpse_rr_last_state",
        64,
        8
      ]
    ]
  },
  "sch_top_interrupt_register": {
    "type": "register",
    "block": "sch_top",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "sch_ifg_interrupt_summary",
        1,
        1
      ]
    ]
  },
  "sch_top_mem_protect_interrupt": {
    "type": "register",
    "block": "sch_top",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "sch_top_mem_protect_interrupt_test": {
    "type": "register",
    "block": "sch_top",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "sch_top_counter_timer": {
    "type": "register",
    "block": "sch_top",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "sch_top_counter_timer_trigger_reg": {
    "type": "register",
    "block": "sch_top",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "sch_top_memory_access_timeout": {
    "type": "register",
    "block": "sch_top",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "sch_top_broadcast_config_reg": {
    "type": "register",
    "block": "sch_top",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "sch_top_memory_prot_bypass": {
    "type": "register",
    "block": "sch_top",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "sch_top_soft_reset_configuration": {
    "type": "register",
    "block": "sch_top",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "sch_top_mbist_configuration": {
    "type": "register",
    "block": "sch_top",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "sch_top_power_down_configuration": {
    "type": "register",
    "block": "sch_top",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "sch_top_spare_reg": {
    "type": "register",
    "block": "sch_top",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "sch_top_pmro_ctrl": {
    "type": "register",
    "block": "sch_top",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "sch_top_pmro_status": {
    "type": "register",
    "block": "sch_top",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "sch_top_mirror_bus_conf_reg": {
    "type": "register",
    "block": "sch_top",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "sch_top_mirror_bus_status": {
    "type": "register",
    "block": "sch_top",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "sch_top_device_time_offset_cfg": {
    "type": "register",
    "block": "sch_top",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "sch_top_sch_ifg_interrupt": {
    "type": "register",
    "block": "sch_top",
    "width": 12,
    "desc": "Per SCH IFG interrupt register",
    "fields": [
      [
        "ifg0_interrupt",
        0,
        1
      ],
      [
        "ifg1_interrupt",
        1,
        1
      ],
      [
        "ifg2_interrupt",
        2,
        1
      ],
      [
        "ifg3_interrupt",
        3,
        1
      ],
      [
        "ifg4_interrupt",
        4,
        1
      ],
      [
        "ifg5_interrupt",
        5,
        1
      ],
      [
        "ifg6_interrupt",
        6,
        1
      ],
      [
        "ifg7_interrupt",
        7,
        1
      ],
      [
        "ifg8_interrupt",
        8,
        1
      ],
      [
        "ifg9_interrupt",
        9,
        1
      ],
      [
        "ifg10_interrupt",
        10,
        1
      ],
      [
        "ifg11_interrupt",
        11,
        1
      ]
    ]
  },
  "sch_top_sch_ifg_interrupt_mask": {
    "type": "register",
    "block": "sch_top",
    "width": 12,
    "desc": "This register masks SchIfgInterrupt interrupt register",
    "fields": [
      [
        "ifg0_interrupt_mask",
        0,
        1
      ],
      [
        "ifg1_interrupt_mask",
        1,
        1
      ],
      [
        "ifg2_interrupt_mask",
        2,
        1
      ],
      [
        "ifg3_interrupt_mask",
        3,
        1
      ],
      [
        "ifg4_interrupt_mask",
        4,
        1
      ],
      [
        "ifg5_interrupt_mask",
        5,
        1
      ],
      [
        "ifg6_interrupt_mask",
        6,
        1
      ],
      [
        "ifg7_interrupt_mask",
        7,
        1
      ],
      [
        "ifg8_interrupt_mask",
        8,
        1
      ],
      [
        "ifg9_interrupt_mask",
        9,
        1
      ],
      [
        "ifg10_interrupt_mask",
        10,
        1
      ],
      [
        "ifg11_interrupt_mask",
        11,
        1
      ]
    ]
  },
  "sch_top_sch_ifg_interrupt_test": {
    "type": "register",
    "block": "sch_top",
    "width": 12,
    "desc": "This register tests SchIfgInterrupt interrupt register",
    "fields": [
      [
        "ifg0_interrupt_test",
        0,
        1
      ],
      [
        "ifg1_interrupt_test",
        1,
        1
      ],
      [
        "ifg2_interrupt_test",
        2,
        1
      ],
      [
        "ifg3_interrupt_test",
        3,
        1
      ],
      [
        "ifg4_interrupt_test",
        4,
        1
      ],
      [
        "ifg5_interrupt_test",
        5,
        1
      ],
      [
        "ifg6_interrupt_test",
        6,
        1
      ],
      [
        "ifg7_interrupt_test",
        7,
        1
      ],
      [
        "ifg8_interrupt_test",
        8,
        1
      ],
      [
        "ifg9_interrupt_test",
        9,
        1
      ],
      [
        "ifg10_interrupt_test",
        10,
        1
      ],
      [
        "ifg11_interrupt_test",
        11,
        1
      ]
    ]
  },
  "sch_top_frl_valid_links_mapping": {
    "type": "register",
    "block": "sch_top",
    "width": 112,
    "desc": "Fabric Rate Limiter Valid Links Mapping",
    "fields": [
      [
        "valid_links_map",
        0,
        112
      ]
    ]
  },
  "sch_top_frl_congested_links_mapping": {
    "type": "register",
    "block": "sch_top",
    "width": 112,
    "desc": "Fabric Rate Limiter Congested Links Mapping",
    "fields": [
      [
        "congested_links_map",
        0,
        112
      ]
    ]
  },
  "sch_top_frl_rate_mapping": {
    "type": "register",
    "block": "sch_top",
    "width": 127,
    "desc": "Fabric Rate Limiter rate mappings",
    "fields": [
      [
        "fabric_rate_limiter_enable",
        0,
        1
      ],
      [
        "eligible_links_map",
        1,
        32
      ],
      [
        "num_links_to_rate_map",
        33,
        56
      ],
      [
        "num_links_to_max_bucket_map",
        89,
        28
      ],
      [
        "network_sch_bitmap",
        117,
        10
      ]
    ]
  },
  "sch_top_frl_debug": {
    "type": "register",
    "block": "sch_top",
    "width": 13,
    "desc": "Fabric rate limiter debug indications",
    "fields": [
      [
        "frm_global_congestion",
        0,
        1
      ],
      [
        "frm_congested_links_wmk",
        1,
        6
      ],
      [
        "frm_active_links_wmk",
        7,
        6
      ]
    ]
  },
  "sms_main_interrupt_register": {
    "type": "register",
    "block": "sms_main",
    "width": 5,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "sms_cgm_error_reg_summary",
        1,
        1
      ],
      [
        "sms_out_of_buffer_error_reg_summary",
        2,
        1
      ],
      [
        "sms_req_fifo_ovf_reg_summary",
        3,
        1
      ],
      [
        "sms_interrupt_reg_summary",
        4,
        1
      ]
    ]
  },
  "sms_main_mem_protect_interrupt": {
    "type": "register",
    "block": "sms_main",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "sms_main_mem_protect_interrupt_test": {
    "type": "register",
    "block": "sms_main",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "sms_main_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "sms_main",
    "width": 50,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "mem_free_buf_man0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "mem_free_buf_man1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "mem_free_buf_man2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "mem_free_buf_man3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "mem_free_buf_man4_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "mem_free_buf_man5_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "mem_free_buf_man6_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "mem_free_buf_man7_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "mem_free_buf_man8_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "mem_free_buf_man9_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "mem_free_buf_man10_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "mem_free_buf_man11_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "mem_free_buf_man12_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "mem_free_buf_man13_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "mem_free_buf_man14_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "mem_free_buf_man15_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "mem_free_buf_man16_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "mem_free_buf_man17_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "mem_free_buf_man18_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "mem_free_buf_man19_ecc_1b_err_interrupt_mask",
        19,
        1
      ],
      [
        "mem_free_buf_man20_ecc_1b_err_interrupt_mask",
        20,
        1
      ],
      [
        "mem_free_buf_man21_ecc_1b_err_interrupt_mask",
        21,
        1
      ],
      [
        "mem_free_buf_man22_ecc_1b_err_interrupt_mask",
        22,
        1
      ],
      [
        "mem_free_buf_man23_ecc_1b_err_interrupt_mask",
        23,
        1
      ],
      [
        "mem_free_buf_man24_ecc_1b_err_interrupt_mask",
        24,
        1
      ],
      [
        "mem_free_buf_man25_ecc_1b_err_interrupt_mask",
        25,
        1
      ],
      [
        "mem_free_buf_man26_ecc_1b_err_interrupt_mask",
        26,
        1
      ],
      [
        "mem_free_buf_man27_ecc_1b_err_interrupt_mask",
        27,
        1
      ],
      [
        "mem_free_buf_man28_ecc_1b_err_interrupt_mask",
        28,
        1
      ],
      [
        "mem_free_buf_man29_ecc_1b_err_interrupt_mask",
        29,
        1
      ],
      [
        "mem_free_buf_man30_ecc_1b_err_interrupt_mask",
        30,
        1
      ],
      [
        "mem_free_buf_man31_ecc_1b_err_interrupt_mask",
        31,
        1
      ],
      [
        "mem_free_buf_man32_ecc_1b_err_interrupt_mask",
        32,
        1
      ],
      [
        "mem_free_buf_man33_ecc_1b_err_interrupt_mask",
        33,
        1
      ],
      [
        "mem_free_buf_man34_ecc_1b_err_interrupt_mask",
        34,
        1
      ],
      [
        "mem_free_buf_man35_ecc_1b_err_interrupt_mask",
        35,
        1
      ],
      [
        "mem_free_buf_mma0_ecc_1b_err_interrupt_mask",
        36,
        1
      ],
      [
        "mem_free_buf_mma1_ecc_1b_err_interrupt_mask",
        37,
        1
      ],
      [
        "mem_free_buf_mma2_ecc_1b_err_interrupt_mask",
        38,
        1
      ],
      [
        "mem_free_buf_mma3_ecc_1b_err_interrupt_mask",
        39,
        1
      ],
      [
        "mem_free_buf_mma4_ecc_1b_err_interrupt_mask",
        40,
        1
      ],
      [
        "mem_free_buf_mma5_ecc_1b_err_interrupt_mask",
        41,
        1
      ],
      [
        "mem_free_buf_mma6_ecc_1b_err_interrupt_mask",
        42,
        1
      ],
      [
        "mem_free_buf_mma7_ecc_1b_err_interrupt_mask",
        43,
        1
      ],
      [
        "mem_free_buf_mma8_ecc_1b_err_interrupt_mask",
        44,
        1
      ],
      [
        "mem_free_buf_mma9_ecc_1b_err_interrupt_mask",
        45,
        1
      ],
      [
        "mem_free_buf_mma10_ecc_1b_err_interrupt_mask",
        46,
        1
      ],
      [
        "mem_free_buf_mma11_ecc_1b_err_interrupt_mask",
        47,
        1
      ],
      [
        "mem_free_buf_mma12_ecc_1b_err_interrupt_mask",
        48,
        1
      ],
      [
        "mem_free_buf_mma13_ecc_1b_err_interrupt_mask",
        49,
        1
      ]
    ]
  },
  "sms_main_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "sms_main",
    "width": 50,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "mem_free_buf_man0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "mem_free_buf_man1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "mem_free_buf_man2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "mem_free_buf_man3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "mem_free_buf_man4_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "mem_free_buf_man5_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "mem_free_buf_man6_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "mem_free_buf_man7_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "mem_free_buf_man8_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "mem_free_buf_man9_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "mem_free_buf_man10_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "mem_free_buf_man11_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "mem_free_buf_man12_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "mem_free_buf_man13_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "mem_free_buf_man14_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "mem_free_buf_man15_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "mem_free_buf_man16_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "mem_free_buf_man17_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "mem_free_buf_man18_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "mem_free_buf_man19_ecc_2b_err_interrupt_mask",
        19,
        1
      ],
      [
        "mem_free_buf_man20_ecc_2b_err_interrupt_mask",
        20,
        1
      ],
      [
        "mem_free_buf_man21_ecc_2b_err_interrupt_mask",
        21,
        1
      ],
      [
        "mem_free_buf_man22_ecc_2b_err_interrupt_mask",
        22,
        1
      ],
      [
        "mem_free_buf_man23_ecc_2b_err_interrupt_mask",
        23,
        1
      ],
      [
        "mem_free_buf_man24_ecc_2b_err_interrupt_mask",
        24,
        1
      ],
      [
        "mem_free_buf_man25_ecc_2b_err_interrupt_mask",
        25,
        1
      ],
      [
        "mem_free_buf_man26_ecc_2b_err_interrupt_mask",
        26,
        1
      ],
      [
        "mem_free_buf_man27_ecc_2b_err_interrupt_mask",
        27,
        1
      ],
      [
        "mem_free_buf_man28_ecc_2b_err_interrupt_mask",
        28,
        1
      ],
      [
        "mem_free_buf_man29_ecc_2b_err_interrupt_mask",
        29,
        1
      ],
      [
        "mem_free_buf_man30_ecc_2b_err_interrupt_mask",
        30,
        1
      ],
      [
        "mem_free_buf_man31_ecc_2b_err_interrupt_mask",
        31,
        1
      ],
      [
        "mem_free_buf_man32_ecc_2b_err_interrupt_mask",
        32,
        1
      ],
      [
        "mem_free_buf_man33_ecc_2b_err_interrupt_mask",
        33,
        1
      ],
      [
        "mem_free_buf_man34_ecc_2b_err_interrupt_mask",
        34,
        1
      ],
      [
        "mem_free_buf_man35_ecc_2b_err_interrupt_mask",
        35,
        1
      ],
      [
        "mem_free_buf_mma0_ecc_2b_err_interrupt_mask",
        36,
        1
      ],
      [
        "mem_free_buf_mma1_ecc_2b_err_interrupt_mask",
        37,
        1
      ],
      [
        "mem_free_buf_mma2_ecc_2b_err_interrupt_mask",
        38,
        1
      ],
      [
        "mem_free_buf_mma3_ecc_2b_err_interrupt_mask",
        39,
        1
      ],
      [
        "mem_free_buf_mma4_ecc_2b_err_interrupt_mask",
        40,
        1
      ],
      [
        "mem_free_buf_mma5_ecc_2b_err_interrupt_mask",
        41,
        1
      ],
      [
        "mem_free_buf_mma6_ecc_2b_err_interrupt_mask",
        42,
        1
      ],
      [
        "mem_free_buf_mma7_ecc_2b_err_interrupt_mask",
        43,
        1
      ],
      [
        "mem_free_buf_mma8_ecc_2b_err_interrupt_mask",
        44,
        1
      ],
      [
        "mem_free_buf_mma9_ecc_2b_err_interrupt_mask",
        45,
        1
      ],
      [
        "mem_free_buf_mma10_ecc_2b_err_interrupt_mask",
        46,
        1
      ],
      [
        "mem_free_buf_mma11_ecc_2b_err_interrupt_mask",
        47,
        1
      ],
      [
        "mem_free_buf_mma12_ecc_2b_err_interrupt_mask",
        48,
        1
      ],
      [
        "mem_free_buf_mma13_ecc_2b_err_interrupt_mask",
        49,
        1
      ]
    ]
  },
  "sms_main_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "sms_main",
    "width": 50,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "mem_free_buf_man0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "mem_free_buf_man1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "mem_free_buf_man2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "mem_free_buf_man3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "mem_free_buf_man4_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "mem_free_buf_man5_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "mem_free_buf_man6_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "mem_free_buf_man7_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "mem_free_buf_man8_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "mem_free_buf_man9_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "mem_free_buf_man10_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "mem_free_buf_man11_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "mem_free_buf_man12_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "mem_free_buf_man13_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "mem_free_buf_man14_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "mem_free_buf_man15_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "mem_free_buf_man16_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "mem_free_buf_man17_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "mem_free_buf_man18_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "mem_free_buf_man19_ecc_1b_err_initiate",
        19,
        1
      ],
      [
        "mem_free_buf_man20_ecc_1b_err_initiate",
        20,
        1
      ],
      [
        "mem_free_buf_man21_ecc_1b_err_initiate",
        21,
        1
      ],
      [
        "mem_free_buf_man22_ecc_1b_err_initiate",
        22,
        1
      ],
      [
        "mem_free_buf_man23_ecc_1b_err_initiate",
        23,
        1
      ],
      [
        "mem_free_buf_man24_ecc_1b_err_initiate",
        24,
        1
      ],
      [
        "mem_free_buf_man25_ecc_1b_err_initiate",
        25,
        1
      ],
      [
        "mem_free_buf_man26_ecc_1b_err_initiate",
        26,
        1
      ],
      [
        "mem_free_buf_man27_ecc_1b_err_initiate",
        27,
        1
      ],
      [
        "mem_free_buf_man28_ecc_1b_err_initiate",
        28,
        1
      ],
      [
        "mem_free_buf_man29_ecc_1b_err_initiate",
        29,
        1
      ],
      [
        "mem_free_buf_man30_ecc_1b_err_initiate",
        30,
        1
      ],
      [
        "mem_free_buf_man31_ecc_1b_err_initiate",
        31,
        1
      ],
      [
        "mem_free_buf_man32_ecc_1b_err_initiate",
        32,
        1
      ],
      [
        "mem_free_buf_man33_ecc_1b_err_initiate",
        33,
        1
      ],
      [
        "mem_free_buf_man34_ecc_1b_err_initiate",
        34,
        1
      ],
      [
        "mem_free_buf_man35_ecc_1b_err_initiate",
        35,
        1
      ],
      [
        "mem_free_buf_mma0_ecc_1b_err_initiate",
        36,
        1
      ],
      [
        "mem_free_buf_mma1_ecc_1b_err_initiate",
        37,
        1
      ],
      [
        "mem_free_buf_mma2_ecc_1b_err_initiate",
        38,
        1
      ],
      [
        "mem_free_buf_mma3_ecc_1b_err_initiate",
        39,
        1
      ],
      [
        "mem_free_buf_mma4_ecc_1b_err_initiate",
        40,
        1
      ],
      [
        "mem_free_buf_mma5_ecc_1b_err_initiate",
        41,
        1
      ],
      [
        "mem_free_buf_mma6_ecc_1b_err_initiate",
        42,
        1
      ],
      [
        "mem_free_buf_mma7_ecc_1b_err_initiate",
        43,
        1
      ],
      [
        "mem_free_buf_mma8_ecc_1b_err_initiate",
        44,
        1
      ],
      [
        "mem_free_buf_mma9_ecc_1b_err_initiate",
        45,
        1
      ],
      [
        "mem_free_buf_mma10_ecc_1b_err_initiate",
        46,
        1
      ],
      [
        "mem_free_buf_mma11_ecc_1b_err_initiate",
        47,
        1
      ],
      [
        "mem_free_buf_mma12_ecc_1b_err_initiate",
        48,
        1
      ],
      [
        "mem_free_buf_mma13_ecc_1b_err_initiate",
        49,
        1
      ]
    ]
  },
  "sms_main_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "sms_main",
    "width": 50,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "mem_free_buf_man0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "mem_free_buf_man1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "mem_free_buf_man2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "mem_free_buf_man3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "mem_free_buf_man4_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "mem_free_buf_man5_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "mem_free_buf_man6_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "mem_free_buf_man7_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "mem_free_buf_man8_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "mem_free_buf_man9_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "mem_free_buf_man10_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "mem_free_buf_man11_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "mem_free_buf_man12_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "mem_free_buf_man13_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "mem_free_buf_man14_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "mem_free_buf_man15_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "mem_free_buf_man16_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "mem_free_buf_man17_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "mem_free_buf_man18_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "mem_free_buf_man19_ecc_2b_err_initiate",
        19,
        1
      ],
      [
        "mem_free_buf_man20_ecc_2b_err_initiate",
        20,
        1
      ],
      [
        "mem_free_buf_man21_ecc_2b_err_initiate",
        21,
        1
      ],
      [
        "mem_free_buf_man22_ecc_2b_err_initiate",
        22,
        1
      ],
      [
        "mem_free_buf_man23_ecc_2b_err_initiate",
        23,
        1
      ],
      [
        "mem_free_buf_man24_ecc_2b_err_initiate",
        24,
        1
      ],
      [
        "mem_free_buf_man25_ecc_2b_err_initiate",
        25,
        1
      ],
      [
        "mem_free_buf_man26_ecc_2b_err_initiate",
        26,
        1
      ],
      [
        "mem_free_buf_man27_ecc_2b_err_initiate",
        27,
        1
      ],
      [
        "mem_free_buf_man28_ecc_2b_err_initiate",
        28,
        1
      ],
      [
        "mem_free_buf_man29_ecc_2b_err_initiate",
        29,
        1
      ],
      [
        "mem_free_buf_man30_ecc_2b_err_initiate",
        30,
        1
      ],
      [
        "mem_free_buf_man31_ecc_2b_err_initiate",
        31,
        1
      ],
      [
        "mem_free_buf_man32_ecc_2b_err_initiate",
        32,
        1
      ],
      [
        "mem_free_buf_man33_ecc_2b_err_initiate",
        33,
        1
      ],
      [
        "mem_free_buf_man34_ecc_2b_err_initiate",
        34,
        1
      ],
      [
        "mem_free_buf_man35_ecc_2b_err_initiate",
        35,
        1
      ],
      [
        "mem_free_buf_mma0_ecc_2b_err_initiate",
        36,
        1
      ],
      [
        "mem_free_buf_mma1_ecc_2b_err_initiate",
        37,
        1
      ],
      [
        "mem_free_buf_mma2_ecc_2b_err_initiate",
        38,
        1
      ],
      [
        "mem_free_buf_mma3_ecc_2b_err_initiate",
        39,
        1
      ],
      [
        "mem_free_buf_mma4_ecc_2b_err_initiate",
        40,
        1
      ],
      [
        "mem_free_buf_mma5_ecc_2b_err_initiate",
        41,
        1
      ],
      [
        "mem_free_buf_mma6_ecc_2b_err_initiate",
        42,
        1
      ],
      [
        "mem_free_buf_mma7_ecc_2b_err_initiate",
        43,
        1
      ],
      [
        "mem_free_buf_mma8_ecc_2b_err_initiate",
        44,
        1
      ],
      [
        "mem_free_buf_mma9_ecc_2b_err_initiate",
        45,
        1
      ],
      [
        "mem_free_buf_mma10_ecc_2b_err_initiate",
        46,
        1
      ],
      [
        "mem_free_buf_mma11_ecc_2b_err_initiate",
        47,
        1
      ],
      [
        "mem_free_buf_mma12_ecc_2b_err_initiate",
        48,
        1
      ],
      [
        "mem_free_buf_mma13_ecc_2b_err_initiate",
        49,
        1
      ]
    ]
  },
  "sms_main_mem_protect_err_status": {
    "type": "register",
    "block": "sms_main",
    "width": 50,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "mem_free_buf_man0_err_int",
        0,
        1
      ],
      [
        "mem_free_buf_man1_err_int",
        1,
        1
      ],
      [
        "mem_free_buf_man2_err_int",
        2,
        1
      ],
      [
        "mem_free_buf_man3_err_int",
        3,
        1
      ],
      [
        "mem_free_buf_man4_err_int",
        4,
        1
      ],
      [
        "mem_free_buf_man5_err_int",
        5,
        1
      ],
      [
        "mem_free_buf_man6_err_int",
        6,
        1
      ],
      [
        "mem_free_buf_man7_err_int",
        7,
        1
      ],
      [
        "mem_free_buf_man8_err_int",
        8,
        1
      ],
      [
        "mem_free_buf_man9_err_int",
        9,
        1
      ],
      [
        "mem_free_buf_man10_err_int",
        10,
        1
      ],
      [
        "mem_free_buf_man11_err_int",
        11,
        1
      ],
      [
        "mem_free_buf_man12_err_int",
        12,
        1
      ],
      [
        "mem_free_buf_man13_err_int",
        13,
        1
      ],
      [
        "mem_free_buf_man14_err_int",
        14,
        1
      ],
      [
        "mem_free_buf_man15_err_int",
        15,
        1
      ],
      [
        "mem_free_buf_man16_err_int",
        16,
        1
      ],
      [
        "mem_free_buf_man17_err_int",
        17,
        1
      ],
      [
        "mem_free_buf_man18_err_int",
        18,
        1
      ],
      [
        "mem_free_buf_man19_err_int",
        19,
        1
      ],
      [
        "mem_free_buf_man20_err_int",
        20,
        1
      ],
      [
        "mem_free_buf_man21_err_int",
        21,
        1
      ],
      [
        "mem_free_buf_man22_err_int",
        22,
        1
      ],
      [
        "mem_free_buf_man23_err_int",
        23,
        1
      ],
      [
        "mem_free_buf_man24_err_int",
        24,
        1
      ],
      [
        "mem_free_buf_man25_err_int",
        25,
        1
      ],
      [
        "mem_free_buf_man26_err_int",
        26,
        1
      ],
      [
        "mem_free_buf_man27_err_int",
        27,
        1
      ],
      [
        "mem_free_buf_man28_err_int",
        28,
        1
      ],
      [
        "mem_free_buf_man29_err_int",
        29,
        1
      ],
      [
        "mem_free_buf_man30_err_int",
        30,
        1
      ],
      [
        "mem_free_buf_man31_err_int",
        31,
        1
      ],
      [
        "mem_free_buf_man32_err_int",
        32,
        1
      ],
      [
        "mem_free_buf_man33_err_int",
        33,
        1
      ],
      [
        "mem_free_buf_man34_err_int",
        34,
        1
      ],
      [
        "mem_free_buf_man35_err_int",
        35,
        1
      ],
      [
        "mem_free_buf_mma0_err_int",
        36,
        1
      ],
      [
        "mem_free_buf_mma1_err_int",
        37,
        1
      ],
      [
        "mem_free_buf_mma2_err_int",
        38,
        1
      ],
      [
        "mem_free_buf_mma3_err_int",
        39,
        1
      ],
      [
        "mem_free_buf_mma4_err_int",
        40,
        1
      ],
      [
        "mem_free_buf_mma5_err_int",
        41,
        1
      ],
      [
        "mem_free_buf_mma6_err_int",
        42,
        1
      ],
      [
        "mem_free_buf_mma7_err_int",
        43,
        1
      ],
      [
        "mem_free_buf_mma8_err_int",
        44,
        1
      ],
      [
        "mem_free_buf_mma9_err_int",
        45,
        1
      ],
      [
        "mem_free_buf_mma10_err_int",
        46,
        1
      ],
      [
        "mem_free_buf_mma11_err_int",
        47,
        1
      ],
      [
        "mem_free_buf_mma12_err_int",
        48,
        1
      ],
      [
        "mem_free_buf_mma13_err_int",
        49,
        1
      ]
    ]
  },
  "sms_main_selected_ser_error_info": {
    "type": "register",
    "block": "sms_main",
    "width": 13,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        11
      ],
      [
        "mem_err_type",
        11,
        2
      ]
    ]
  },
  "sms_main_ser_error_debug_configuration": {
    "type": "register",
    "block": "sms_main",
    "width": 7,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        6
      ],
      [
        "reset_memory_errors",
        6,
        1
      ]
    ]
  },
  "sms_main_ecc_1b_err_debug": {
    "type": "register",
    "block": "sms_main",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "sms_main_ecc_2b_err_debug": {
    "type": "register",
    "block": "sms_main",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "sms_main_mbist_pass_status": {
    "type": "register",
    "block": "sms_main",
    "width": 100,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        100
      ]
    ]
  },
  "sms_main_mbist_fail_status": {
    "type": "register",
    "block": "sms_main",
    "width": 100,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        100
      ]
    ]
  },
  "sms_main_counter_timer": {
    "type": "register",
    "block": "sms_main",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "sms_main_counter_timer_trigger_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "sms_main_memory_access_timeout": {
    "type": "register",
    "block": "sms_main",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "sms_main_broadcast_config_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "sms_main_memory_prot_bypass": {
    "type": "register",
    "block": "sms_main",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "sms_main_soft_reset_configuration": {
    "type": "register",
    "block": "sms_main",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "sms_main_mbist_configuration": {
    "type": "register",
    "block": "sms_main",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "sms_main_power_down_configuration": {
    "type": "register",
    "block": "sms_main",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "sms_main_spare_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "sms_main_pmro_ctrl": {
    "type": "register",
    "block": "sms_main",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "sms_main_pmro_status": {
    "type": "register",
    "block": "sms_main",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "sms_main_mirror_bus_conf_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "sms_main_mirror_bus_status": {
    "type": "register",
    "block": "sms_main",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "sms_main_device_time_offset_cfg": {
    "type": "register",
    "block": "sms_main",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "sms_main_usc_init_done_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 1,
    "desc": "SMS user count memory init done indication",
    "fields": [
      [
        "usc_init_done",
        0,
        1
      ]
    ]
  },
  "sms_main_sms_fbm_mma_almost_full_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 6,
    "desc": "SMS fbm mma FIFO almost full threshold configuration",
    "fields": [
      [
        "sms_fbm_mma_almost_full",
        0,
        6
      ]
    ]
  },
  "sms_main_sms_total_free_buff_sum_status_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 17,
    "desc": "SMS free buffers number register",
    "fields": [
      [
        "sms_total_free_buff_sum_status",
        0,
        17
      ]
    ]
  },
  "sms_main_sms_min_total_free_buff_sum_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 17,
    "desc": "SMS free buffers minimal number watermark",
    "fields": [
      [
        "sms_min_total_free_buff_sum",
        0,
        17
      ]
    ]
  },
  "sms_main_sms_cgm_error_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 2,
    "desc": "SMS CGM error interrupt register",
    "fields": [
      [
        "sms_cgm_error",
        0,
        1
      ],
      [
        "sms_cgm_dram_slice_error",
        1,
        1
      ]
    ]
  },
  "sms_main_sms_cgm_error_reg_mask": {
    "type": "register",
    "block": "sms_main",
    "width": 2,
    "desc": "This register masks SmsCgmErrorReg interrupt register",
    "fields": [
      [
        "sms_cgm_error_mask",
        0,
        1
      ],
      [
        "sms_cgm_dram_slice_error_mask",
        1,
        1
      ]
    ]
  },
  "sms_main_sms_cgm_error_reg_test": {
    "type": "register",
    "block": "sms_main",
    "width": 2,
    "desc": "This register tests SmsCgmErrorReg interrupt register",
    "fields": [
      [
        "sms_cgm_error_test",
        0,
        1
      ],
      [
        "sms_cgm_dram_slice_error_test",
        1,
        1
      ]
    ]
  },
  "sms_main_sms_out_of_buffer_error_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 1,
    "desc": "SMS out of buffer error interrupt register",
    "fields": [
      [
        "sms_out_of_buffer_error",
        0,
        1
      ]
    ]
  },
  "sms_main_sms_out_of_buffer_error_reg_mask": {
    "type": "register",
    "block": "sms_main",
    "width": 1,
    "desc": "This register masks SmsOutOfBufferErrorReg interrupt register",
    "fields": [
      [
        "sms_out_of_buffer_error_mask",
        0,
        1
      ]
    ]
  },
  "sms_main_sms_out_of_buffer_error_reg_test": {
    "type": "register",
    "block": "sms_main",
    "width": 1,
    "desc": "This register tests SmsOutOfBufferErrorReg interrupt register",
    "fields": [
      [
        "sms_out_of_buffer_error_test",
        0,
        1
      ]
    ]
  },
  "sms_main_sms_req_fifo_ovf_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 1,
    "desc": "SMS request FIFO overflow interrupt register",
    "fields": [
      [
        "sms_req_fifo_ovf",
        0,
        1
      ]
    ]
  },
  "sms_main_sms_req_fifo_ovf_reg_mask": {
    "type": "register",
    "block": "sms_main",
    "width": 1,
    "desc": "This register masks SmsReqFifoOvfReg interrupt register",
    "fields": [
      [
        "sms_req_fifo_ovf_mask",
        0,
        1
      ]
    ]
  },
  "sms_main_sms_req_fifo_ovf_reg_test": {
    "type": "register",
    "block": "sms_main",
    "width": 1,
    "desc": "This register tests SmsReqFifoOvfReg interrupt register",
    "fields": [
      [
        "sms_req_fifo_ovf_test",
        0,
        1
      ]
    ]
  },
  "sms_main_sms_total_free_buff_status_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 12,
    "desc": "SMS free buffers number per bank register",
    "fields": [
      [
        "sms_total_free_buff_status",
        0,
        12
      ]
    ]
  },
  "sms_main_sms_total_free_buff_minreg": {
    "type": "register",
    "block": "sms_main",
    "width": 12,
    "desc": "SMS free buffers minimal number per bank register",
    "fields": [
      [
        "sms_total_free_buff_min",
        0,
        12
      ]
    ]
  },
  "sms_main_sms_fdoq_fifo_status_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 10,
    "desc": "SMS FDOQ FIFO status register",
    "fields": [
      [
        "sms_fdoq_fifo_status",
        0,
        10
      ]
    ]
  },
  "sms_main_sms_fdoq_fifo_max_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 10,
    "desc": "SMS FDOQ FIFO maximum status register",
    "fields": [
      [
        "sms_fdoq_fifo_max",
        0,
        10
      ]
    ]
  },
  "sms_main_sms_flow_ctrl_cnt_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 32,
    "desc": "SMS flow control counter",
    "fields": [
      [
        "sms_flow_ctrl_cnt",
        0,
        32
      ]
    ]
  },
  "sms_main_sms_total_write_error_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 32,
    "desc": "SMS total write errors counter",
    "fields": [
      [
        "sms_total_write_error",
        0,
        32
      ]
    ]
  },
  "sms_main_sms_cgm_write_error_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 64,
    "desc": "SMS CGM write errors counter",
    "fields": [
      [
        "sms_cgm_write_error",
        0,
        32
      ],
      [
        "sms_dram_slice_cgm_write_error",
        32,
        32
      ]
    ]
  },
  "sms_main_sms_out_of_bank_write_error_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 32,
    "desc": "SMS bank out of buffers errors counter",
    "fields": [
      [
        "sms_out_of_bank_write_error",
        0,
        32
      ]
    ]
  },
  "sms_main_sms_read_error_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 32,
    "desc": "SMS read errors counter",
    "fields": [
      [
        "sms_read_error",
        0,
        32
      ]
    ]
  },
  "sms_main_sms_cgm_thr_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 34,
    "desc": "SMS CGM free buffer threshold configuration",
    "fields": [
      [
        "sms_cgm_thr",
        0,
        17
      ],
      [
        "sms_hbm_cgm_thr",
        17,
        17
      ]
    ]
  },
  "sms_main_sms_buffer_monitor_bank_num_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 6,
    "desc": "SMS bank number for buffer monitoring configuration",
    "fields": [
      [
        "sms_buffer_monitor_bank_num",
        0,
        6
      ]
    ]
  },
  "sms_main_sms_is_fabric_slice_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 6,
    "desc": "Fabric slice mode configuration",
    "fields": [
      [
        "sms_is_fabric_slice_cfg",
        0,
        6
      ]
    ]
  },
  "sms_main_read_latency_monitor_bank_num_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 6,
    "desc": "SMS bank number for read latency monitoring ",
    "fields": [
      [
        "read_latency_monitor_bank_num",
        0,
        6
      ]
    ]
  },
  "sms_main_sms_buffer_monitor_end_to_end_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 32,
    "desc": "SMS buffer timer monitor",
    "fields": [
      [
        "sms_buffer_monitor_end_to_end",
        0,
        32
      ]
    ]
  },
  "sms_main_max_read_latency_monitor_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 32,
    "desc": "Maximum read latency monitor watermark",
    "fields": [
      [
        "max_read_latency_monitor",
        0,
        32
      ]
    ]
  },
  "sms_main_min_read_latency_monitor_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 32,
    "desc": "Minimum read latency monitor watermark",
    "fields": [
      [
        "min_read_latency_monitor",
        0,
        32
      ]
    ]
  },
  "sms_main_cpu_write_config_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 19,
    "desc": "CPU write access configuration",
    "fields": [
      [
        "bank_number",
        0,
        6
      ],
      [
        "address_access",
        6,
        13
      ]
    ]
  },
  "sms_main_cpu_access_enable_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 1,
    "desc": "CPU  access enable register",
    "fields": [
      [
        "cpu_write_access_enable",
        0,
        1
      ]
    ]
  },
  "sms_main_sms_total_write_pkts_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 32,
    "desc": "SMS total write packets counter",
    "fields": [
      [
        "sms_total_write_pkts",
        0,
        32
      ]
    ]
  },
  "sms_main_sms_total_read_pkts_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 32,
    "desc": "SMS total read packets counter",
    "fields": [
      [
        "sms_total_read_pkts",
        0,
        32
      ]
    ]
  },
  "sms_main_sms_interrupt_reg": {
    "type": "register",
    "block": "sms_main",
    "width": 4,
    "desc": "SMS interrupt summary register",
    "fields": [
      [
        "sms_interrupt_quad_0",
        0,
        1
      ],
      [
        "sms_interrupt_quad_1",
        1,
        1
      ],
      [
        "sms_interrupt_quad_2",
        2,
        1
      ],
      [
        "sms_interrupt_quad_3",
        3,
        1
      ]
    ]
  },
  "sms_main_sms_interrupt_reg_mask": {
    "type": "register",
    "block": "sms_main",
    "width": 4,
    "desc": "This register masks SmsInterruptReg interrupt register",
    "fields": [
      [
        "sms_interrupt_quad_0_mask",
        0,
        1
      ],
      [
        "sms_interrupt_quad_1_mask",
        1,
        1
      ],
      [
        "sms_interrupt_quad_2_mask",
        2,
        1
      ],
      [
        "sms_interrupt_quad_3_mask",
        3,
        1
      ]
    ]
  },
  "sms_main_sms_interrupt_reg_test": {
    "type": "register",
    "block": "sms_main",
    "width": 4,
    "desc": "This register tests SmsInterruptReg interrupt register",
    "fields": [
      [
        "sms_interrupt_quad_0_test",
        0,
        1
      ],
      [
        "sms_interrupt_quad_1_test",
        1,
        1
      ],
      [
        "sms_interrupt_quad_2_test",
        2,
        1
      ],
      [
        "sms_interrupt_quad_3_test",
        3,
        1
      ]
    ]
  },
  "sms_main_buffer_pool_histogram_cfg": {
    "type": "register",
    "block": "sms_main",
    "width": 135,
    "desc": "",
    "fields": [
      [
        "buffer_pool_histogram_th0",
        0,
        17
      ],
      [
        "buffer_pool_histogram_th1",
        17,
        17
      ],
      [
        "buffer_pool_histogram_th2",
        34,
        17
      ],
      [
        "buffer_pool_histogram_th3",
        51,
        17
      ],
      [
        "buffer_pool_histogram_th4",
        68,
        17
      ],
      [
        "buffer_pool_histogram_th5",
        85,
        17
      ],
      [
        "buffer_pool_histogram_th6",
        102,
        17
      ],
      [
        "buffer_pool_histogram_time_interval",
        119,
        16
      ]
    ]
  },
  "sms_main_buffer_pool_histogram_status": {
    "type": "register",
    "block": "sms_main",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "buffer_pool_histogram_value0",
        0,
        32
      ],
      [
        "buffer_pool_histogram_overflow0",
        32,
        1
      ],
      [
        "buffer_pool_histogram_value1",
        33,
        32
      ],
      [
        "buffer_pool_histogram_overflow1",
        65,
        1
      ],
      [
        "buffer_pool_histogram_value2",
        66,
        32
      ],
      [
        "buffer_pool_histogram_overflow2",
        98,
        1
      ],
      [
        "buffer_pool_histogram_value3",
        99,
        32
      ],
      [
        "buffer_pool_histogram_overflow3",
        131,
        1
      ],
      [
        "buffer_pool_histogram_value4",
        132,
        32
      ],
      [
        "buffer_pool_histogram_overflow4",
        164,
        1
      ],
      [
        "buffer_pool_histogram_value5",
        165,
        32
      ],
      [
        "buffer_pool_histogram_overflow5",
        197,
        1
      ],
      [
        "buffer_pool_histogram_value6",
        198,
        32
      ],
      [
        "buffer_pool_histogram_overflow6",
        230,
        1
      ],
      [
        "buffer_pool_histogram_value7",
        231,
        32
      ],
      [
        "buffer_pool_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "sms_main_read_latency_histogram_cfg": {
    "type": "register",
    "block": "sms_main",
    "width": 224,
    "desc": "",
    "fields": [
      [
        "read_latency_histogram_th0",
        0,
        32
      ],
      [
        "read_latency_histogram_th1",
        32,
        32
      ],
      [
        "read_latency_histogram_th2",
        64,
        32
      ],
      [
        "read_latency_histogram_th3",
        96,
        32
      ],
      [
        "read_latency_histogram_th4",
        128,
        32
      ],
      [
        "read_latency_histogram_th5",
        160,
        32
      ],
      [
        "read_latency_histogram_th6",
        192,
        32
      ]
    ]
  },
  "sms_main_read_latency_histogram_status": {
    "type": "register",
    "block": "sms_main",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "read_latency_histogram_value0",
        0,
        32
      ],
      [
        "read_latency_histogram_overflow0",
        32,
        1
      ],
      [
        "read_latency_histogram_value1",
        33,
        32
      ],
      [
        "read_latency_histogram_overflow1",
        65,
        1
      ],
      [
        "read_latency_histogram_value2",
        66,
        32
      ],
      [
        "read_latency_histogram_overflow2",
        98,
        1
      ],
      [
        "read_latency_histogram_value3",
        99,
        32
      ],
      [
        "read_latency_histogram_overflow3",
        131,
        1
      ],
      [
        "read_latency_histogram_value4",
        132,
        32
      ],
      [
        "read_latency_histogram_overflow4",
        164,
        1
      ],
      [
        "read_latency_histogram_value5",
        165,
        32
      ],
      [
        "read_latency_histogram_overflow5",
        197,
        1
      ],
      [
        "read_latency_histogram_value6",
        198,
        32
      ],
      [
        "read_latency_histogram_overflow6",
        230,
        1
      ],
      [
        "read_latency_histogram_value7",
        231,
        32
      ],
      [
        "read_latency_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "sms_main_mem_free_buf_man": {
    "type": "memory",
    "block": "sms_main",
    "width": 32,
    "desc": "free buf mem",
    "fields": [
      [
        "mem_free_buf_man_field0",
        0,
        32
      ]
    ]
  },
  "sms_main_mem_free_buf_mma": {
    "type": "memory",
    "block": "sms_main",
    "width": 34,
    "desc": "free buf mma mem",
    "fields": [
      [
        "mem_free_buf_mma_field0",
        0,
        34
      ]
    ]
  },
  "sms_quad_interrupt_register": {
    "type": "register",
    "block": "sms_quad",
    "width": 10,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "sms2_cif_interrupt1b_ecc_error_reg0_summary",
        1,
        1
      ],
      [
        "sms2_cif_interrupt1b_ecc_error_reg1_summary",
        2,
        1
      ],
      [
        "sms2_cif_interrupt1b_ecc_error_reg2_summary",
        3,
        1
      ],
      [
        "sms2_cif_interrupt1b_ecc_error_reg3_summary",
        4,
        1
      ],
      [
        "sms2_cif_interrupt2b_ecc_error_reg0_summary",
        5,
        1
      ],
      [
        "sms2_cif_interrupt2b_ecc_error_reg1_summary",
        6,
        1
      ],
      [
        "sms2_cif_interrupt2b_ecc_error_reg2_summary",
        7,
        1
      ],
      [
        "sms2_cif_interrupt2b_ecc_error_reg3_summary",
        8,
        1
      ],
      [
        "sms2_cif_overflow_reg_summary",
        9,
        1
      ]
    ]
  },
  "sms_quad_mem_protect_interrupt": {
    "type": "register",
    "block": "sms_quad",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "sms_quad_mem_protect_interrupt_test": {
    "type": "register",
    "block": "sms_quad",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "sms_quad_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "sms_quad",
    "width": 21,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "mem_rd_request0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "mem_rd_request1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "mem_rd_request2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "mem_rd_request3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "mem_usc0_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "mem_usc1_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "mem_usc2_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "mem_usc3_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "mem_usc4_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "mem_fdoq_in0_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "mem_fdoq_in1_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "mem_fdoq_in2_ecc_1b_err_interrupt_mask",
        11,
        1
      ],
      [
        "mem_fdoq_in3_ecc_1b_err_interrupt_mask",
        12,
        1
      ],
      [
        "mem_rd_reorder_in0_ecc_1b_err_interrupt_mask",
        13,
        1
      ],
      [
        "mem_rd_reorder_in1_ecc_1b_err_interrupt_mask",
        14,
        1
      ],
      [
        "mem_rd_reorder_in2_ecc_1b_err_interrupt_mask",
        15,
        1
      ],
      [
        "mem_rd_reorder_in3_ecc_1b_err_interrupt_mask",
        16,
        1
      ],
      [
        "pd_fd_mem0_ecc_1b_err_interrupt_mask",
        17,
        1
      ],
      [
        "pd_fd_mem1_ecc_1b_err_interrupt_mask",
        18,
        1
      ],
      [
        "pd_fd_mem2_ecc_1b_err_interrupt_mask",
        19,
        1
      ],
      [
        "pd_fd_mem3_ecc_1b_err_interrupt_mask",
        20,
        1
      ]
    ]
  },
  "sms_quad_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "sms_quad",
    "width": 21,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "mem_rd_request0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "mem_rd_request1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "mem_rd_request2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "mem_rd_request3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "mem_usc0_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "mem_usc1_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "mem_usc2_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "mem_usc3_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "mem_usc4_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "mem_fdoq_in0_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "mem_fdoq_in1_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "mem_fdoq_in2_ecc_2b_err_interrupt_mask",
        11,
        1
      ],
      [
        "mem_fdoq_in3_ecc_2b_err_interrupt_mask",
        12,
        1
      ],
      [
        "mem_rd_reorder_in0_ecc_2b_err_interrupt_mask",
        13,
        1
      ],
      [
        "mem_rd_reorder_in1_ecc_2b_err_interrupt_mask",
        14,
        1
      ],
      [
        "mem_rd_reorder_in2_ecc_2b_err_interrupt_mask",
        15,
        1
      ],
      [
        "mem_rd_reorder_in3_ecc_2b_err_interrupt_mask",
        16,
        1
      ],
      [
        "pd_fd_mem0_ecc_2b_err_interrupt_mask",
        17,
        1
      ],
      [
        "pd_fd_mem1_ecc_2b_err_interrupt_mask",
        18,
        1
      ],
      [
        "pd_fd_mem2_ecc_2b_err_interrupt_mask",
        19,
        1
      ],
      [
        "pd_fd_mem3_ecc_2b_err_interrupt_mask",
        20,
        1
      ]
    ]
  },
  "sms_quad_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "sms_quad",
    "width": 21,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "mem_rd_request0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "mem_rd_request1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "mem_rd_request2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "mem_rd_request3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "mem_usc0_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "mem_usc1_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "mem_usc2_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "mem_usc3_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "mem_usc4_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "mem_fdoq_in0_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "mem_fdoq_in1_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "mem_fdoq_in2_ecc_1b_err_initiate",
        11,
        1
      ],
      [
        "mem_fdoq_in3_ecc_1b_err_initiate",
        12,
        1
      ],
      [
        "mem_rd_reorder_in0_ecc_1b_err_initiate",
        13,
        1
      ],
      [
        "mem_rd_reorder_in1_ecc_1b_err_initiate",
        14,
        1
      ],
      [
        "mem_rd_reorder_in2_ecc_1b_err_initiate",
        15,
        1
      ],
      [
        "mem_rd_reorder_in3_ecc_1b_err_initiate",
        16,
        1
      ],
      [
        "pd_fd_mem0_ecc_1b_err_initiate",
        17,
        1
      ],
      [
        "pd_fd_mem1_ecc_1b_err_initiate",
        18,
        1
      ],
      [
        "pd_fd_mem2_ecc_1b_err_initiate",
        19,
        1
      ],
      [
        "pd_fd_mem3_ecc_1b_err_initiate",
        20,
        1
      ]
    ]
  },
  "sms_quad_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "sms_quad",
    "width": 21,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "mem_rd_request0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "mem_rd_request1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "mem_rd_request2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "mem_rd_request3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "mem_usc0_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "mem_usc1_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "mem_usc2_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "mem_usc3_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "mem_usc4_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "mem_fdoq_in0_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "mem_fdoq_in1_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "mem_fdoq_in2_ecc_2b_err_initiate",
        11,
        1
      ],
      [
        "mem_fdoq_in3_ecc_2b_err_initiate",
        12,
        1
      ],
      [
        "mem_rd_reorder_in0_ecc_2b_err_initiate",
        13,
        1
      ],
      [
        "mem_rd_reorder_in1_ecc_2b_err_initiate",
        14,
        1
      ],
      [
        "mem_rd_reorder_in2_ecc_2b_err_initiate",
        15,
        1
      ],
      [
        "mem_rd_reorder_in3_ecc_2b_err_initiate",
        16,
        1
      ],
      [
        "pd_fd_mem0_ecc_2b_err_initiate",
        17,
        1
      ],
      [
        "pd_fd_mem1_ecc_2b_err_initiate",
        18,
        1
      ],
      [
        "pd_fd_mem2_ecc_2b_err_initiate",
        19,
        1
      ],
      [
        "pd_fd_mem3_ecc_2b_err_initiate",
        20,
        1
      ]
    ]
  },
  "sms_quad_mem_protect_err_status": {
    "type": "register",
    "block": "sms_quad",
    "width": 21,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "mem_rd_request0_err_int",
        0,
        1
      ],
      [
        "mem_rd_request1_err_int",
        1,
        1
      ],
      [
        "mem_rd_request2_err_int",
        2,
        1
      ],
      [
        "mem_rd_request3_err_int",
        3,
        1
      ],
      [
        "mem_usc0_err_int",
        4,
        1
      ],
      [
        "mem_usc1_err_int",
        5,
        1
      ],
      [
        "mem_usc2_err_int",
        6,
        1
      ],
      [
        "mem_usc3_err_int",
        7,
        1
      ],
      [
        "mem_usc4_err_int",
        8,
        1
      ],
      [
        "mem_fdoq_in0_err_int",
        9,
        1
      ],
      [
        "mem_fdoq_in1_err_int",
        10,
        1
      ],
      [
        "mem_fdoq_in2_err_int",
        11,
        1
      ],
      [
        "mem_fdoq_in3_err_int",
        12,
        1
      ],
      [
        "mem_rd_reorder_in0_err_int",
        13,
        1
      ],
      [
        "mem_rd_reorder_in1_err_int",
        14,
        1
      ],
      [
        "mem_rd_reorder_in2_err_int",
        15,
        1
      ],
      [
        "mem_rd_reorder_in3_err_int",
        16,
        1
      ],
      [
        "pd_fd_mem0_err_int",
        17,
        1
      ],
      [
        "pd_fd_mem1_err_int",
        18,
        1
      ],
      [
        "pd_fd_mem2_err_int",
        19,
        1
      ],
      [
        "pd_fd_mem3_err_int",
        20,
        1
      ]
    ]
  },
  "sms_quad_selected_ser_error_info": {
    "type": "register",
    "block": "sms_quad",
    "width": 15,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        13
      ],
      [
        "mem_err_type",
        13,
        2
      ]
    ]
  },
  "sms_quad_ser_error_debug_configuration": {
    "type": "register",
    "block": "sms_quad",
    "width": 6,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        5
      ],
      [
        "reset_memory_errors",
        5,
        1
      ]
    ]
  },
  "sms_quad_ecc_1b_err_debug": {
    "type": "register",
    "block": "sms_quad",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "sms_quad_ecc_2b_err_debug": {
    "type": "register",
    "block": "sms_quad",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "sms_quad_mbist_pass_status": {
    "type": "register",
    "block": "sms_quad",
    "width": 124,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        124
      ]
    ]
  },
  "sms_quad_mbist_fail_status": {
    "type": "register",
    "block": "sms_quad",
    "width": 124,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        124
      ]
    ]
  },
  "sms_quad_counter_timer": {
    "type": "register",
    "block": "sms_quad",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "sms_quad_counter_timer_trigger_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "sms_quad_memory_access_timeout": {
    "type": "register",
    "block": "sms_quad",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "sms_quad_broadcast_config_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "sms_quad_memory_prot_bypass": {
    "type": "register",
    "block": "sms_quad",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "sms_quad_soft_reset_configuration": {
    "type": "register",
    "block": "sms_quad",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "sms_quad_mbist_configuration": {
    "type": "register",
    "block": "sms_quad",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "sms_quad_power_down_configuration": {
    "type": "register",
    "block": "sms_quad",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "sms_quad_spare_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "sms_quad_pmro_ctrl": {
    "type": "register",
    "block": "sms_quad",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "sms_quad_pmro_status": {
    "type": "register",
    "block": "sms_quad",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "sms_quad_mirror_bus_conf_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "sms_quad_mirror_bus_status": {
    "type": "register",
    "block": "sms_quad",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "sms_quad_device_time_offset_cfg": {
    "type": "register",
    "block": "sms_quad",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "sms_quad_sms2_cif_interrupt1b_ecc_error_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 1,
    "desc": "One bit ECC error interrupt indication per read source",
    "fields": [
      [
        "interrupt1b_ecc_error",
        0,
        1
      ]
    ]
  },
  "sms_quad_sms2_cif_interrupt1b_ecc_error_reg_mask": {
    "type": "register",
    "block": "sms_quad",
    "width": 1,
    "desc": "This register masks Sms2CifInterrupt1bEccErrorReg[4] interrupt register",
    "fields": [
      [
        "interrupt1b_ecc_error_mask",
        0,
        1
      ]
    ]
  },
  "sms_quad_sms2_cif_interrupt1b_ecc_error_reg_test": {
    "type": "register",
    "block": "sms_quad",
    "width": 1,
    "desc": "This register tests Sms2CifInterrupt1bEccErrorReg[4] interrupt register",
    "fields": [
      [
        "interrupt1b_ecc_error_test",
        0,
        1
      ]
    ]
  },
  "sms_quad_sms2_cif_interrupt2b_ecc_error_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 1,
    "desc": "Two bits ECC error interrupt indication per read source",
    "fields": [
      [
        "interrupt2b_ecc_error",
        0,
        1
      ]
    ]
  },
  "sms_quad_sms2_cif_interrupt2b_ecc_error_reg_mask": {
    "type": "register",
    "block": "sms_quad",
    "width": 1,
    "desc": "This register masks Sms2CifInterrupt2bEccErrorReg[4] interrupt register",
    "fields": [
      [
        "interrupt2b_ecc_error_mask",
        0,
        1
      ]
    ]
  },
  "sms_quad_sms2_cif_interrupt2b_ecc_error_reg_test": {
    "type": "register",
    "block": "sms_quad",
    "width": 1,
    "desc": "This register tests Sms2CifInterrupt2bEccErrorReg[4] interrupt register",
    "fields": [
      [
        "interrupt2b_ecc_error_test",
        0,
        1
      ]
    ]
  },
  "sms_quad_sms2_cif_overflow_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 2,
    "desc": "FIFOs overflow interrupts register",
    "fields": [
      [
        "sms2_cif_reorder_fifo_ovf",
        0,
        1
      ],
      [
        "sms2_cif_fdoq_fifo_ovf",
        1,
        1
      ]
    ]
  },
  "sms_quad_sms2_cif_overflow_reg_mask": {
    "type": "register",
    "block": "sms_quad",
    "width": 2,
    "desc": "This register masks Sms2CifOverflowReg interrupt register",
    "fields": [
      [
        "sms2_cif_reorder_fifo_ovf_mask",
        0,
        1
      ],
      [
        "sms2_cif_fdoq_fifo_ovf_mask",
        1,
        1
      ]
    ]
  },
  "sms_quad_sms2_cif_overflow_reg_test": {
    "type": "register",
    "block": "sms_quad",
    "width": 2,
    "desc": "This register tests Sms2CifOverflowReg interrupt register",
    "fields": [
      [
        "sms2_cif_reorder_fifo_ovf_test",
        0,
        1
      ],
      [
        "sms2_cif_fdoq_fifo_ovf_test",
        1,
        1
      ]
    ]
  },
  "sms_quad_cif2_sms_disable_ecc_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 1,
    "desc": "Disable ECC check configuration",
    "fields": [
      [
        "cfg_disable_ecc",
        0,
        1
      ]
    ]
  },
  "sms_quad_cif2_sms_cache_cfg_size_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 7,
    "desc": "Cache size configuration per read source",
    "fields": [
      [
        "cache_cfg_size",
        0,
        7
      ]
    ]
  },
  "sms_quad_cif2_sms_fdoq_cfg_alm_full_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 9,
    "desc": "FDOQ FIFO almost full configuration",
    "fields": [
      [
        "fdoq_cfg_alm_full",
        0,
        9
      ]
    ]
  },
  "sms_quad_cif2_sms_reorder_cfg_alm_full_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 9,
    "desc": "Reorder FIFO almost full configuration",
    "fields": [
      [
        "reorder_cfg_alm_full",
        0,
        9
      ]
    ]
  },
  "sms_quad_cif2_sms_req_cfg_alm_full_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 5,
    "desc": "Request FIFO almost full configuration",
    "fields": [
      [
        "req_cfg_alm_full",
        0,
        5
      ]
    ]
  },
  "sms_quad_sms2_cif2b_ecc_error_buffer_num_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 18,
    "desc": "SMS buffer pointer index",
    "fields": [
      [
        "in2b_ecc_error_buffer_num",
        0,
        18
      ]
    ]
  },
  "sms_quad_sms2_cif_req_fifo0_status_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 6,
    "desc": "Request FIFO status for read source [0] per bank",
    "fields": [
      [
        "req_fifo0_status",
        0,
        6
      ]
    ]
  },
  "sms_quad_sms2_cif_req_fifo1_status_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 6,
    "desc": "Request FIFO status for read source [1] per bank",
    "fields": [
      [
        "req_fifo1_status",
        0,
        6
      ]
    ]
  },
  "sms_quad_sms2_cif_req_fifo2_status_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 6,
    "desc": "Request FIFO status for read source [2] per bank",
    "fields": [
      [
        "req_fifo2_status",
        0,
        6
      ]
    ]
  },
  "sms_quad_sms2_cif_req_fifo3_status_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 6,
    "desc": "Request FIFO status for read source [3] per bank",
    "fields": [
      [
        "req_fifo3_status",
        0,
        6
      ]
    ]
  },
  "sms_quad_sms2_cif_req_fifo0_max_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 6,
    "desc": "Request FIFO maximum value watermark for read source [0] per bank",
    "fields": [
      [
        "req_fifo0_max",
        0,
        6
      ]
    ]
  },
  "sms_quad_sms2_cif_req_fifo1_max_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 6,
    "desc": "Request FIFO maximum value watermark for read source [1] per bank",
    "fields": [
      [
        "req_fifo1_max",
        0,
        6
      ]
    ]
  },
  "sms_quad_sms2_cif_req_fifo2_max_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 6,
    "desc": "Request FIFO maximum value watermark for read source [2] per bank",
    "fields": [
      [
        "req_fifo2_max",
        0,
        6
      ]
    ]
  },
  "sms_quad_sms2_cif_req_fifo3_max_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 6,
    "desc": "Request FIFO maximum value watermark for read source [3] per bank",
    "fields": [
      [
        "req_fifo3_max",
        0,
        6
      ]
    ]
  },
  "sms_quad_cpu_write_config_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 33,
    "desc": "CPU write access configuration",
    "fields": [
      [
        "data",
        0,
        32
      ],
      [
        "cpu_write_access_enable",
        32,
        1
      ]
    ]
  },
  "sms_quad_cpu_read_config_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 19,
    "desc": "CPU read access configuration",
    "fields": [
      [
        "bank_number",
        0,
        6
      ],
      [
        "address_access",
        6,
        13
      ]
    ]
  },
  "sms_quad_cpu_read_status_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 1025,
    "desc": "CPU read status register",
    "fields": [
      [
        "read_data",
        0,
        1024
      ],
      [
        "cpu_access_done",
        1024,
        1
      ]
    ]
  },
  "sms_quad_cpu_read_enable_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 1,
    "desc": "CPU read enable configuration",
    "fields": [
      [
        "cpu_read_access_enable",
        0,
        1
      ]
    ]
  },
  "sms_quad_cpu_bist_data_pattern_config_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 512,
    "desc": "SMS BIST machine data patterns configuration  ",
    "fields": [
      [
        "bist_data_pattern0",
        0,
        128
      ],
      [
        "bist_data_pattern1",
        128,
        128
      ],
      [
        "bist_data_pattern2",
        256,
        128
      ],
      [
        "bist_data_pattern3",
        384,
        128
      ]
    ]
  },
  "sms_quad_cpu_bist_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 35,
    "desc": "SMS bist machine configuration ",
    "fields": [
      [
        "bist_go",
        0,
        1
      ],
      [
        "bist_en_check",
        1,
        1
      ],
      [
        "bist_cfg_cnt",
        2,
        32
      ],
      [
        "bist_ignore_transmit_to_txpp",
        34,
        1
      ]
    ]
  },
  "sms_quad_cpu_bist_check_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 64,
    "desc": "SMS BIST machine check register",
    "fields": [
      [
        "bist_cnt",
        0,
        32
      ],
      [
        "bist_wrong_compare",
        32,
        32
      ]
    ]
  },
  "sms_quad_sms_bank_bist_done_fail_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 63,
    "desc": "SMS bank BIST done fail status register",
    "fields": [
      [
        "done_fail",
        0,
        63
      ]
    ]
  },
  "sms_quad_sms_bank_bist_done_pass_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 63,
    "desc": "SMS bank BIST done pass status register",
    "fields": [
      [
        "done_pass",
        0,
        63
      ]
    ]
  },
  "sms_quad_sms_bist_bank_config_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 3,
    "desc": "SMS bank BIST configuration",
    "fields": [
      [
        "bank_core_bist_ptrn_fill",
        0,
        1
      ],
      [
        "bank_core_bist_run",
        1,
        1
      ],
      [
        "bank_core_bist_rpr_mode",
        2,
        1
      ]
    ]
  },
  "sms_quad_sms_cache_aging_cnt_reg": {
    "type": "register",
    "block": "sms_quad",
    "width": 12,
    "desc": "SMS cache aging counter threshold configuration",
    "fields": [
      [
        "sms_cache_aging_cnt",
        0,
        12
      ]
    ]
  },
  "sms_quad_sms_cache_statistics": {
    "type": "register",
    "block": "sms_quad",
    "width": 64,
    "desc": "SMS cache statistics register",
    "fields": [
      [
        "sms_cache_hit",
        0,
        32
      ],
      [
        "sms_cache_miss",
        32,
        32
      ]
    ]
  },
  "sms_quad_mem_rd_data": {
    "type": "memory",
    "block": "sms_quad",
    "width": 1036,
    "desc": "mma rd data mem",
    "fields": [
      [
        "mem_rd_data_field0",
        0,
        1036
      ]
    ]
  },
  "sms_quad_mem_rd_request": {
    "type": "memory",
    "block": "sms_quad",
    "width": 20,
    "desc": "mma rd request mem",
    "fields": [
      [
        "mem_rd_req_field0",
        0,
        13
      ],
      [
        "mem_rd_req_field1",
        13,
        1
      ],
      [
        "mem_rd_req_field2",
        14,
        6
      ]
    ]
  },
  "sms_quad_mem_usc": {
    "type": "memory",
    "block": "sms_quad",
    "width": 14,
    "desc": "free_buf_mma_mem",
    "fields": [
      [
        "mem_usc_field0",
        0,
        14
      ]
    ]
  },
  "sms_quad_mem_fdoq_in": {
    "type": "memory",
    "block": "sms_quad",
    "width": 222,
    "desc": "Mem_fdoq_in",
    "fields": [
      [
        "mem_fd_pd_field0",
        0,
        222
      ]
    ]
  },
  "sms_quad_mem_rd_reorder_in": {
    "type": "memory",
    "block": "sms_quad",
    "width": 13,
    "desc": "Mem_rd_reorder",
    "fields": [
      [
        "mem_rd_reorder_field0",
        0,
        13
      ]
    ]
  },
  "sms_quad_pd_fd_mem": {
    "type": "memory",
    "block": "sms_quad",
    "width": 284,
    "desc": "PD and FD memory for SMS bist machine",
    "fields": [
      [
        "pd_fd_mem_field",
        0,
        284
      ]
    ]
  },
  "ts_mon_interrupt_register": {
    "type": "register",
    "block": "ts_mon",
    "width": 7,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "slice_interrupt_register0_summary",
        1,
        1
      ],
      [
        "slice_interrupt_register1_summary",
        2,
        1
      ],
      [
        "slice_interrupt_register2_summary",
        3,
        1
      ],
      [
        "slice_interrupt_register3_summary",
        4,
        1
      ],
      [
        "slice_interrupt_register4_summary",
        5,
        1
      ],
      [
        "slice_interrupt_register5_summary",
        6,
        1
      ]
    ]
  },
  "ts_mon_mem_protect_interrupt": {
    "type": "register",
    "block": "ts_mon",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "ts_mon_mem_protect_interrupt_test": {
    "type": "register",
    "block": "ts_mon",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "ts_mon_counter_timer": {
    "type": "register",
    "block": "ts_mon",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "ts_mon_counter_timer_trigger_reg": {
    "type": "register",
    "block": "ts_mon",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "ts_mon_memory_access_timeout": {
    "type": "register",
    "block": "ts_mon",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "ts_mon_broadcast_config_reg": {
    "type": "register",
    "block": "ts_mon",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "ts_mon_memory_prot_bypass": {
    "type": "register",
    "block": "ts_mon",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "ts_mon_soft_reset_configuration": {
    "type": "register",
    "block": "ts_mon",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "ts_mon_mbist_configuration": {
    "type": "register",
    "block": "ts_mon",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "ts_mon_power_down_configuration": {
    "type": "register",
    "block": "ts_mon",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "ts_mon_spare_reg": {
    "type": "register",
    "block": "ts_mon",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "ts_mon_pmro_ctrl": {
    "type": "register",
    "block": "ts_mon",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "ts_mon_pmro_status": {
    "type": "register",
    "block": "ts_mon",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "ts_mon_mirror_bus_conf_reg": {
    "type": "register",
    "block": "ts_mon",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "ts_mon_mirror_bus_status": {
    "type": "register",
    "block": "ts_mon",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "ts_mon_device_time_offset_cfg": {
    "type": "register",
    "block": "ts_mon",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "ts_mon_slice_interrupt_register": {
    "type": "register",
    "block": "ts_mon",
    "width": 3,
    "desc": "Per slice interrupt register",
    "fields": [
      [
        "link_down_interrupt",
        0,
        1
      ],
      [
        "ms_counter_overflow",
        1,
        1
      ],
      [
        "ms_counter_underflow",
        2,
        1
      ]
    ]
  },
  "ts_mon_slice_interrupt_register_mask": {
    "type": "register",
    "block": "ts_mon",
    "width": 3,
    "desc": "This register masks SliceInterruptRegister[6] interrupt register",
    "fields": [
      [
        "link_down_interrupt_mask",
        0,
        1
      ],
      [
        "ms_counter_overflow_mask",
        1,
        1
      ],
      [
        "ms_counter_underflow_mask",
        2,
        1
      ]
    ]
  },
  "ts_mon_slice_interrupt_register_test": {
    "type": "register",
    "block": "ts_mon",
    "width": 3,
    "desc": "This register tests SliceInterruptRegister[6] interrupt register",
    "fields": [
      [
        "link_down_interrupt_test",
        0,
        1
      ],
      [
        "ms_counter_overflow_test",
        1,
        1
      ],
      [
        "ms_counter_underflow_test",
        2,
        1
      ]
    ]
  },
  "ts_mon_slice_mode_configuration": {
    "type": "register",
    "block": "ts_mon",
    "width": 4,
    "desc": "Slice mode configuration",
    "fields": [
      [
        "slice_mode",
        0,
        4
      ]
    ]
  },
  "ts_mon_internal_fifos_cfg": {
    "type": "register",
    "block": "ts_mon",
    "width": 5,
    "desc": "Internal TS monitor fifos size settings. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "pdvoq_cbt_alm_full_cfg",
        0,
        5
      ]
    ]
  },
  "ts_mon_link_monitor_configuration": {
    "type": "register",
    "block": "ts_mon",
    "width": 27,
    "desc": "Link monitoring configurations, used to detect down or up links",
    "fields": [
      [
        "link_up_tests_th",
        0,
        4
      ],
      [
        "link_down_tests_th",
        4,
        4
      ],
      [
        "link_llfc_en",
        8,
        1
      ],
      [
        "link_monotonic_test_enable",
        9,
        1
      ],
      [
        "link_up_mask_with_fte",
        10,
        1
      ],
      [
        "link_up_mask_offset",
        11,
        16
      ]
    ]
  },
  "ts_mon_uch_monitor_configuration": {
    "type": "register",
    "block": "ts_mon",
    "width": 96,
    "desc": "Link monitoring configurations for UC high fabric context",
    "fields": [
      [
        "uch_fte_offset",
        0,
        24
      ],
      [
        "uch_fte_allowed_distance",
        24,
        24
      ],
      [
        "uch_skew_allowed_distance",
        48,
        24
      ],
      [
        "uch_min_time_between_ts",
        72,
        24
      ]
    ]
  },
  "ts_mon_ucl_monitor_configuration": {
    "type": "register",
    "block": "ts_mon",
    "width": 96,
    "desc": "Link monitoring configurations for UC low fabric context",
    "fields": [
      [
        "ucl_fte_offset",
        0,
        24
      ],
      [
        "ucl_fte_allowed_distance",
        24,
        24
      ],
      [
        "ucl_skew_allowed_distance",
        48,
        24
      ],
      [
        "ucl_min_time_between_ts",
        72,
        24
      ]
    ]
  },
  "ts_mon_mc_monitor_configuration": {
    "type": "register",
    "block": "ts_mon",
    "width": 96,
    "desc": "Link monitoring configurations for MC fabric context",
    "fields": [
      [
        "mc_fte_offset",
        0,
        24
      ],
      [
        "mc_fte_allowed_distance",
        24,
        24
      ],
      [
        "mc_skew_allowed_distance",
        48,
        24
      ],
      [
        "mc_min_time_between_ts",
        72,
        24
      ]
    ]
  },
  "ts_mon_ms_counter_ovf_debug": {
    "type": "register",
    "block": "ts_mon",
    "width": 342,
    "desc": "Merge Sort Counters overflow status",
    "fields": [
      [
        "ms_counter_ovf_event",
        0,
        342
      ]
    ]
  },
  "ts_mon_ms_counter_unf_debug": {
    "type": "register",
    "block": "ts_mon",
    "width": 342,
    "desc": "Merge Sort Counters underflow status",
    "fields": [
      [
        "ms_counter_unf_event",
        0,
        342
      ]
    ]
  },
  "ts_mon_link_status_reg": {
    "type": "register",
    "block": "ts_mon",
    "width": 145,
    "desc": "Fabric link status debug indications",
    "fields": [
      [
        "uch_link_status",
        0,
        19
      ],
      [
        "ucl_link_status",
        19,
        19
      ],
      [
        "mc_link_status",
        38,
        19
      ],
      [
        "ifg_link_status",
        57,
        19
      ],
      [
        "uch_link_down_event",
        76,
        19
      ],
      [
        "ucl_link_down_event",
        95,
        19
      ],
      [
        "mc_link_down_event",
        114,
        19
      ],
      [
        "uch_link_down_reason",
        133,
        4
      ],
      [
        "ucl_link_down_reason",
        137,
        4
      ],
      [
        "mc_link_down_reason",
        141,
        4
      ]
    ]
  },
  "ts_mon_link_time_select_configuration": {
    "type": "register",
    "block": "ts_mon",
    "width": 7,
    "desc": "Selector for last link time debug",
    "fields": [
      [
        "context_link_time_select",
        0,
        2
      ],
      [
        "link_time_select",
        2,
        5
      ]
    ]
  },
  "ts_mon_link_time_reg": {
    "type": "register",
    "block": "ts_mon",
    "width": 24,
    "desc": "Last link time debug",
    "fields": [
      [
        "link_time",
        0,
        24
      ]
    ]
  },
  "ts_mon_ms_cnt_select_configuration": {
    "type": "register",
    "block": "ts_mon",
    "width": 9,
    "desc": "Selector for Merge Sort counter debug",
    "fields": [
      [
        "ms_cnt_select",
        0,
        9
      ]
    ]
  },
  "ts_mon_ms_cnt_reg": {
    "type": "register",
    "block": "ts_mon",
    "width": 17,
    "desc": "Merge Sort counter debug",
    "fields": [
      [
        "ms_cnt",
        0,
        17
      ]
    ]
  },
  "ts_mon_fte_test_debug": {
    "type": "register",
    "block": "ts_mon",
    "width": 72,
    "desc": "Max watermark of distances between fabric time and received Time Stamp",
    "fields": [
      [
        "uch_max_fte_distance",
        0,
        24
      ],
      [
        "ucl_max_fte_distance",
        24,
        24
      ],
      [
        "mc_max_fte_distance",
        48,
        24
      ]
    ]
  },
  "ts_mon_skew_test_snapshot_configuration": {
    "type": "register",
    "block": "ts_mon",
    "width": 5,
    "desc": "Selector for Skew snapshot from last 5 received Time Stamps",
    "fields": [
      [
        "skew_snapshot_slice",
        0,
        3
      ],
      [
        "skew_snapshot_context",
        3,
        2
      ]
    ]
  },
  "ts_mon_skew_test_snapshot": {
    "type": "register",
    "block": "ts_mon",
    "width": 150,
    "desc": "Skew snapshot debug between received Time Stamp and  last 5 received Time Stamps of selected slice and context",
    "fields": [
      [
        "skew_snapshot_valid",
        0,
        1
      ],
      [
        "skew_snapshot_distance0",
        1,
        24
      ],
      [
        "skew_snapshot_distance1",
        25,
        24
      ],
      [
        "skew_snapshot_distance2",
        49,
        24
      ],
      [
        "skew_snapshot_distance3",
        73,
        24
      ],
      [
        "skew_snapshot_distance4",
        97,
        24
      ],
      [
        "skew_snapshot_ts",
        121,
        24
      ],
      [
        "skew_snapshot_link",
        145,
        5
      ]
    ]
  },
  "ts_mon_skew_test_debug": {
    "type": "register",
    "block": "ts_mon",
    "width": 72,
    "desc": "Max watermark of distances between received Time Stamp and last 5 received Time Stamps (skew)",
    "fields": [
      [
        "uch_max_skew",
        0,
        24
      ],
      [
        "ucl_max_skew",
        24,
        24
      ],
      [
        "mc_max_skew",
        48,
        24
      ]
    ]
  },
  "ts_mon_keepalive_counter": {
    "type": "register",
    "block": "ts_mon",
    "width": 48,
    "desc": "Received Keepalive packets counter per context, accounted for relevant context if its time is valid",
    "fields": [
      [
        "uch_keepalive_counter",
        0,
        16
      ],
      [
        "ucl_keepalive_counter",
        16,
        16
      ],
      [
        "mc_keepalive_counter",
        32,
        16
      ]
    ]
  },
  "ts_mon_empty_pd_debug": {
    "type": "register",
    "block": "ts_mon",
    "width": 16,
    "desc": "Counter of dropped packets that don\ufffdt use SMS buffers",
    "fields": [
      [
        "drop_empty_pd_counter",
        0,
        16
      ]
    ]
  },
  "ts_mon_tsmon_last_pd_sel_cfg": {
    "type": "register",
    "block": "ts_mon",
    "width": 6,
    "desc": "Last packet descriptors bit select configuration at TS monitor in stage for all slices",
    "fields": [
      [
        "tsmon_last_pd_sel",
        0,
        6
      ]
    ]
  },
  "ts_mon_tsmon_last_pd_data": {
    "type": "register",
    "block": "ts_mon",
    "width": 32,
    "desc": "Last packet descriptor selected data",
    "fields": [
      [
        "tsmon_last_pd",
        0,
        32
      ]
    ]
  },
  "ts_mon_debug_pd_field_cfg": {
    "type": "register",
    "block": "ts_mon",
    "width": 371,
    "desc": "PD debugger - programmable counter based on any PD field. Programmed each time on some configured slice. For example, the user can count number of PDs at slice 3 with OutColor = 2",
    "fields": [
      [
        "debug_pd_field_value",
        0,
        184
      ],
      [
        "debug_pd_field_mask",
        184,
        184
      ],
      [
        "debug_pd_field_slice",
        368,
        3
      ]
    ]
  },
  "ts_mon_debug_pd_field_status": {
    "type": "register",
    "block": "ts_mon",
    "width": 96,
    "desc": "PD debug counters",
    "fields": [
      [
        "debug_pd_field_cnt",
        0,
        32
      ],
      [
        "debug_pd_total_pd_cnt",
        32,
        32
      ],
      [
        "debug_pd_total_byte_cnt",
        64,
        32
      ]
    ]
  },
  "ts_mon_cbt_not_ready_counter": {
    "type": "register",
    "block": "ts_mon",
    "width": 32,
    "desc": "Counters of back pressure clocks of the outgoing interfaces",
    "fields": [
      [
        "cbt_not_ready_cnt",
        0,
        32
      ]
    ]
  },
  "ts_mon_drop_packets": {
    "type": "register",
    "block": "ts_mon",
    "width": 57,
    "desc": "Dropped packets debug indications as a result of TS monitor filters",
    "fields": [
      [
        "uch_drop_packet_cnt",
        0,
        16
      ],
      [
        "ucl_drop_packet_cnt",
        16,
        16
      ],
      [
        "mc_drop_packet_cnt",
        32,
        16
      ],
      [
        "drop_fte_test",
        48,
        3
      ],
      [
        "drop_skew_test",
        51,
        3
      ],
      [
        "drop_monotonic_test",
        54,
        3
      ]
    ]
  },
  "ts_mon_source_link_map": {
    "type": "memory",
    "block": "ts_mon",
    "width": 5,
    "desc": "Mapping of PD.SourceIf 6 MSBs to fabric link number",
    "fields": [
      [
        "source_link_map_data",
        0,
        5
      ]
    ]
  },
  "tsms_interrupt_register": {
    "type": "register",
    "block": "tsms",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "general_interrupt_register_summary",
        1,
        1
      ]
    ]
  },
  "tsms_mem_protect_interrupt": {
    "type": "register",
    "block": "tsms",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "tsms_mem_protect_interrupt_test": {
    "type": "register",
    "block": "tsms",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "tsms_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "tsms",
    "width": 12,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "tsms_pdm0_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "tsms_pdm1_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "tsms_pdm2_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "tsms_pdm3_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "tsms_pdm_speedup0_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "tsms_pdm_speedup1_ecc_1b_err_interrupt_mask",
        5,
        1
      ],
      [
        "tsms_fifo0_ecc_1b_err_interrupt_mask",
        6,
        1
      ],
      [
        "tsms_fifo1_ecc_1b_err_interrupt_mask",
        7,
        1
      ],
      [
        "tsms_fifo2_ecc_1b_err_interrupt_mask",
        8,
        1
      ],
      [
        "tsms_fifo3_ecc_1b_err_interrupt_mask",
        9,
        1
      ],
      [
        "tsms_fifo_speedup0_ecc_1b_err_interrupt_mask",
        10,
        1
      ],
      [
        "tsms_fifo_speedup1_ecc_1b_err_interrupt_mask",
        11,
        1
      ]
    ]
  },
  "tsms_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "tsms",
    "width": 12,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "tsms_pdm0_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "tsms_pdm1_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "tsms_pdm2_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "tsms_pdm3_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "tsms_pdm_speedup0_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "tsms_pdm_speedup1_ecc_2b_err_interrupt_mask",
        5,
        1
      ],
      [
        "tsms_fifo0_ecc_2b_err_interrupt_mask",
        6,
        1
      ],
      [
        "tsms_fifo1_ecc_2b_err_interrupt_mask",
        7,
        1
      ],
      [
        "tsms_fifo2_ecc_2b_err_interrupt_mask",
        8,
        1
      ],
      [
        "tsms_fifo3_ecc_2b_err_interrupt_mask",
        9,
        1
      ],
      [
        "tsms_fifo_speedup0_ecc_2b_err_interrupt_mask",
        10,
        1
      ],
      [
        "tsms_fifo_speedup1_ecc_2b_err_interrupt_mask",
        11,
        1
      ]
    ]
  },
  "tsms_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "tsms",
    "width": 12,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "tsms_pdm0_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "tsms_pdm1_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "tsms_pdm2_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "tsms_pdm3_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "tsms_pdm_speedup0_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "tsms_pdm_speedup1_ecc_1b_err_initiate",
        5,
        1
      ],
      [
        "tsms_fifo0_ecc_1b_err_initiate",
        6,
        1
      ],
      [
        "tsms_fifo1_ecc_1b_err_initiate",
        7,
        1
      ],
      [
        "tsms_fifo2_ecc_1b_err_initiate",
        8,
        1
      ],
      [
        "tsms_fifo3_ecc_1b_err_initiate",
        9,
        1
      ],
      [
        "tsms_fifo_speedup0_ecc_1b_err_initiate",
        10,
        1
      ],
      [
        "tsms_fifo_speedup1_ecc_1b_err_initiate",
        11,
        1
      ]
    ]
  },
  "tsms_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "tsms",
    "width": 12,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "tsms_pdm0_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "tsms_pdm1_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "tsms_pdm2_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "tsms_pdm3_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "tsms_pdm_speedup0_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "tsms_pdm_speedup1_ecc_2b_err_initiate",
        5,
        1
      ],
      [
        "tsms_fifo0_ecc_2b_err_initiate",
        6,
        1
      ],
      [
        "tsms_fifo1_ecc_2b_err_initiate",
        7,
        1
      ],
      [
        "tsms_fifo2_ecc_2b_err_initiate",
        8,
        1
      ],
      [
        "tsms_fifo3_ecc_2b_err_initiate",
        9,
        1
      ],
      [
        "tsms_fifo_speedup0_ecc_2b_err_initiate",
        10,
        1
      ],
      [
        "tsms_fifo_speedup1_ecc_2b_err_initiate",
        11,
        1
      ]
    ]
  },
  "tsms_mem_protect_err_status": {
    "type": "register",
    "block": "tsms",
    "width": 12,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "tsms_pdm0_err_int",
        0,
        1
      ],
      [
        "tsms_pdm1_err_int",
        1,
        1
      ],
      [
        "tsms_pdm2_err_int",
        2,
        1
      ],
      [
        "tsms_pdm3_err_int",
        3,
        1
      ],
      [
        "tsms_pdm_speedup0_err_int",
        4,
        1
      ],
      [
        "tsms_pdm_speedup1_err_int",
        5,
        1
      ],
      [
        "tsms_fifo0_err_int",
        6,
        1
      ],
      [
        "tsms_fifo1_err_int",
        7,
        1
      ],
      [
        "tsms_fifo2_err_int",
        8,
        1
      ],
      [
        "tsms_fifo3_err_int",
        9,
        1
      ],
      [
        "tsms_fifo_speedup0_err_int",
        10,
        1
      ],
      [
        "tsms_fifo_speedup1_err_int",
        11,
        1
      ]
    ]
  },
  "tsms_selected_ser_error_info": {
    "type": "register",
    "block": "tsms",
    "width": 12,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        10
      ],
      [
        "mem_err_type",
        10,
        2
      ]
    ]
  },
  "tsms_ser_error_debug_configuration": {
    "type": "register",
    "block": "tsms",
    "width": 5,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        4
      ],
      [
        "reset_memory_errors",
        4,
        1
      ]
    ]
  },
  "tsms_ecc_1b_err_debug": {
    "type": "register",
    "block": "tsms",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "tsms_ecc_2b_err_debug": {
    "type": "register",
    "block": "tsms",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "tsms_mbist_pass_status": {
    "type": "register",
    "block": "tsms",
    "width": 36,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        36
      ]
    ]
  },
  "tsms_mbist_fail_status": {
    "type": "register",
    "block": "tsms",
    "width": 36,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        36
      ]
    ]
  },
  "tsms_counter_timer": {
    "type": "register",
    "block": "tsms",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "tsms_counter_timer_trigger_reg": {
    "type": "register",
    "block": "tsms",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "tsms_memory_access_timeout": {
    "type": "register",
    "block": "tsms",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "tsms_broadcast_config_reg": {
    "type": "register",
    "block": "tsms",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "tsms_memory_prot_bypass": {
    "type": "register",
    "block": "tsms",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "tsms_soft_reset_configuration": {
    "type": "register",
    "block": "tsms",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "tsms_mbist_configuration": {
    "type": "register",
    "block": "tsms",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "tsms_power_down_configuration": {
    "type": "register",
    "block": "tsms",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "tsms_spare_reg": {
    "type": "register",
    "block": "tsms",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "tsms_pmro_ctrl": {
    "type": "register",
    "block": "tsms",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "tsms_pmro_status": {
    "type": "register",
    "block": "tsms",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "tsms_mirror_bus_conf_reg": {
    "type": "register",
    "block": "tsms",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "tsms_mirror_bus_status": {
    "type": "register",
    "block": "tsms",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "tsms_device_time_offset_cfg": {
    "type": "register",
    "block": "tsms",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "tsms_general_interrupt_register": {
    "type": "register",
    "block": "tsms",
    "width": 4,
    "desc": "TSMS interrupt register",
    "fields": [
      [
        "uch_ms_time_error",
        0,
        1
      ],
      [
        "ucl_ms_time_error",
        1,
        1
      ],
      [
        "mc_ms_time_error",
        2,
        1
      ],
      [
        "tsms_fifo_overflow",
        3,
        1
      ]
    ]
  },
  "tsms_general_interrupt_register_mask": {
    "type": "register",
    "block": "tsms",
    "width": 4,
    "desc": "This register masks GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "uch_ms_time_error_mask",
        0,
        1
      ],
      [
        "ucl_ms_time_error_mask",
        1,
        1
      ],
      [
        "mc_ms_time_error_mask",
        2,
        1
      ],
      [
        "tsms_fifo_overflow_mask",
        3,
        1
      ]
    ]
  },
  "tsms_general_interrupt_register_test": {
    "type": "register",
    "block": "tsms",
    "width": 4,
    "desc": "This register tests GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "uch_ms_time_error_test",
        0,
        1
      ],
      [
        "ucl_ms_time_error_test",
        1,
        1
      ],
      [
        "mc_ms_time_error_test",
        2,
        1
      ],
      [
        "tsms_fifo_overflow_test",
        3,
        1
      ]
    ]
  },
  "tsms_general_configuration": {
    "type": "register",
    "block": "tsms",
    "width": 13,
    "desc": "General TSMS slice configurations, see fields description for details",
    "fields": [
      [
        "slice_mode",
        0,
        4
      ],
      [
        "source_slice_mode",
        4,
        6
      ],
      [
        "enable_cgm_plb_count",
        10,
        1
      ],
      [
        "enable_nwk_blocking",
        11,
        1
      ],
      [
        "enable_fab_blocking",
        12,
        1
      ]
    ]
  },
  "tsms_tsms_fifo_th_configuration": {
    "type": "register",
    "block": "tsms",
    "width": 127,
    "desc": "TSMS fifos sizes. There is a fifo per source fabric link and context for PLB traffic, 1 fifo for local traffic and 1 fifo for deleted traffic. The register is per source slice. NOTE: the block should perform soft reset after changing this register",
    "fields": [
      [
        "rlb_fifo_enable",
        0,
        57
      ],
      [
        "rlb_uch_fifo_size",
        57,
        10
      ],
      [
        "rlb_ucl_fifo_size",
        67,
        10
      ],
      [
        "rlb_mc_fifo_size",
        77,
        10
      ],
      [
        "rlb_fifo_alm_full_th",
        87,
        10
      ],
      [
        "flb_fifo_size",
        97,
        10
      ],
      [
        "flb_fifo_start_addr",
        107,
        10
      ],
      [
        "flb_fifo_alm_full_th",
        117,
        10
      ]
    ]
  },
  "tsms_tsms_delete_fifo_th_configuration": {
    "type": "register",
    "block": "tsms",
    "width": 40,
    "desc": "TSMS delete fifo size. The register is per source slice",
    "fields": [
      [
        "delete_fifo_size",
        0,
        10
      ],
      [
        "delete_fifo_start_addr",
        10,
        10
      ],
      [
        "delete_fifo_lb_th",
        20,
        10
      ],
      [
        "delete_fifo_sp_th",
        30,
        10
      ]
    ]
  },
  "tsms_context_arbitration": {
    "type": "register",
    "block": "tsms",
    "width": 35,
    "desc": "TSMS arbitration policy",
    "fields": [
      [
        "arbiter_ucl_weight",
        0,
        4
      ],
      [
        "arbiter_mc_weight",
        4,
        4
      ],
      [
        "arbiter_flb_weight",
        8,
        4
      ],
      [
        "arbiter_rlb_weight",
        12,
        4
      ],
      [
        "arbiter_delete_sp_en",
        16,
        1
      ],
      [
        "arbiter_delete_weight",
        17,
        4
      ],
      [
        "arbiter_non_delete_sp_en",
        21,
        1
      ],
      [
        "arbiter_non_delete_weight",
        22,
        4
      ],
      [
        "arbiter_uch_sp_en",
        26,
        1
      ],
      [
        "arbiter_uch_weight",
        27,
        4
      ],
      [
        "arbiter_non_uch_weight",
        31,
        4
      ]
    ]
  },
  "tsms_keepalive_gen_cfg": {
    "type": "register",
    "block": "tsms",
    "width": 74,
    "desc": "Configurations for Keepalive generator, see fields description for more details",
    "fields": [
      [
        "keepalive_gen_enable",
        0,
        19
      ],
      [
        "keepalive_gen_profile",
        19,
        19
      ],
      [
        "keepalive_gen_rate0",
        38,
        12
      ],
      [
        "keepalive_gen_rate1",
        50,
        12
      ],
      [
        "keepalive_gen_packet_size",
        62,
        8
      ],
      [
        "keepalive_gen_oq_offset",
        70,
        3
      ],
      [
        "keepalive_gen_constant",
        73,
        1
      ]
    ]
  },
  "tsms_xbar_flow_control_cfg": {
    "type": "register",
    "block": "tsms",
    "width": 43,
    "desc": "Configurations for flow control in case of PDs congestion in Xbar",
    "fields": [
      [
        "ifg0_fc_en",
        0,
        1
      ],
      [
        "ifg1_fc_en",
        1,
        1
      ],
      [
        "mc_fc_en",
        2,
        1
      ],
      [
        "mc_stop_ifg",
        3,
        1
      ],
      [
        "ifg0_fc_th",
        4,
        13
      ],
      [
        "ifg1_fc_th",
        17,
        13
      ],
      [
        "mc_fc_th",
        30,
        13
      ]
    ]
  },
  "tsms_rate_meter_cfg": {
    "type": "register",
    "block": "tsms",
    "width": 95,
    "desc": "Configurations for rate meter, controls PLB MC traffic rate to avoid slice oversubscription",
    "fields": [
      [
        "meter_en",
        0,
        1
      ],
      [
        "slice_meter_rate",
        1,
        12
      ],
      [
        "slice_meter_max_bucket",
        13,
        8
      ],
      [
        "slice_meter_token_value",
        21,
        4
      ],
      [
        "uc_meter_max_bucket",
        25,
        20
      ],
      [
        "mc_meter_max_bucket",
        45,
        20
      ],
      [
        "meter_uc_weight",
        65,
        5
      ],
      [
        "meter_mc_weight",
        70,
        5
      ],
      [
        "mc_shaper_rate",
        75,
        12
      ],
      [
        "mc_shaper_max_bucket",
        87,
        8
      ]
    ]
  },
  "tsms_tsmon_valid_slice_configuration": {
    "type": "register",
    "block": "tsms",
    "width": 6,
    "desc": "Defines which source slices are valid for TSMS engine, in FE2 all should be valid, in LC and FE13 only relevant slices should be enabled",
    "fields": [
      [
        "tsmon_valid_slice",
        0,
        6
      ]
    ]
  },
  "tsms_fte_offset_configuration": {
    "type": "register",
    "block": "tsms",
    "width": 24,
    "desc": "Fabric time offset for compensation of the delay between FILB to TSMS. Should not be changed by the user, unless instructed by the designer",
    "fields": [
      [
        "fte_offset",
        0,
        24
      ]
    ]
  },
  "tsms_link_mask_configuration": {
    "type": "register",
    "block": "tsms",
    "width": 114,
    "desc": "Debug register for masking source link from the TSMS engine",
    "fields": [
      [
        "link_mask_bmp",
        0,
        114
      ]
    ]
  },
  "tsms_recycle_ifc_map_config": {
    "type": "register",
    "block": "tsms",
    "width": 64,
    "desc": "Mapping from PD.SourceIf 6 MSBs to recycle indication. Used by TxPDR key to MC database",
    "fields": [
      [
        "recycle_ifc_map",
        0,
        64
      ]
    ]
  },
  "tsms_tsms_ecc_debug": {
    "type": "register",
    "block": "tsms",
    "width": 1,
    "desc": "Debug for ECC of TSMS PDM memory which uses external ECC implementation. Disables ECC protection",
    "fields": [
      [
        "tsms_disable_ecc",
        0,
        1
      ]
    ]
  },
  "tsms_tsms_last_pd_sel_cfg": {
    "type": "register",
    "block": "tsms",
    "width": 5,
    "desc": "Last packet descriptors bit select configuration at TSMS PDM memory write (6 memories, 1 per source slice). The PD should be parsed by TSMS PDM memory fields",
    "fields": [
      [
        "tsms_last_pd_sel",
        0,
        5
      ]
    ]
  },
  "tsms_tsms_last_pd_data": {
    "type": "register",
    "block": "tsms",
    "width": 32,
    "desc": "Last packet descriptor selected data",
    "fields": [
      [
        "tsms_last_pd",
        0,
        32
      ]
    ]
  },
  "tsms_internal_debug_cfg": {
    "type": "register",
    "block": "tsms",
    "width": 5,
    "desc": "Internal TSMS fifos size settings. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "txpdr_cbt_alm_full_cfg",
        0,
        5
      ]
    ]
  },
  "tsms_cbt_not_ready_counter": {
    "type": "register",
    "block": "tsms",
    "width": 32,
    "desc": "Counters of back pressure clocks of the outgoing interfaces",
    "fields": [
      [
        "cbt_not_ready_cnt",
        0,
        32
      ]
    ]
  },
  "tsms_tsms_fifo_debug_cfg": {
    "type": "register",
    "block": "tsms",
    "width": 6,
    "desc": "Selector of TSMS fifo for debug indications",
    "fields": [
      [
        "tsms_fifo_select",
        0,
        6
      ]
    ]
  },
  "tsms_tsms_fifo_debug": {
    "type": "register",
    "block": "tsms",
    "width": 81,
    "desc": "Selected TSMS fifo debug indications",
    "fields": [
      [
        "tsms_fifo_overflow_event",
        0,
        59
      ],
      [
        "tsms_fifo_select_wmk",
        59,
        10
      ],
      [
        "tsms_fifo_select_status",
        69,
        10
      ],
      [
        "tsms_fifo_fc_status",
        79,
        2
      ]
    ]
  },
  "tsms_tsms_counters_debug": {
    "type": "register",
    "block": "tsms",
    "width": 108,
    "desc": "TSMS counters debug indications",
    "fields": [
      [
        "plb_uc_counter",
        0,
        15
      ],
      [
        "plb_uc_max_value",
        15,
        15
      ],
      [
        "xbar_fc_ifg0_cnt",
        30,
        13
      ],
      [
        "xbar_fc_ifg0_max_value",
        43,
        13
      ],
      [
        "xbar_fc_ifg1_cnt",
        56,
        13
      ],
      [
        "xbar_fc_ifg1_max_value",
        69,
        13
      ],
      [
        "xbar_fc_mc_cnt",
        82,
        13
      ],
      [
        "xbar_fc_mc_max_value",
        95,
        13
      ]
    ]
  },
  "tsms_tsms_pdm": {
    "type": "memory",
    "block": "tsms",
    "width": 121,
    "desc": "The memory stores PDs of TSMS fifos. Accessed by same address as TSMS fifo address",
    "fields": [
      [
        "source_if_rcy",
        0,
        1
      ],
      [
        "ucdv",
        1,
        14
      ],
      [
        "packet_id",
        15,
        18
      ],
      [
        "packet_size",
        33,
        14
      ],
      [
        "congestion",
        47,
        1
      ],
      [
        "tc",
        48,
        3
      ],
      [
        "color",
        51,
        2
      ],
      [
        "cgm_counter_type",
        53,
        3
      ],
      [
        "lm_request",
        56,
        1
      ],
      [
        "elephant",
        57,
        1
      ],
      [
        "cud",
        58,
        20
      ],
      [
        "dest_device",
        78,
        9
      ],
      [
        "dest_slice",
        87,
        3
      ],
      [
        "dest_oq",
        90,
        9
      ],
      [
        "snr_demux",
        99,
        4
      ],
      [
        "fabric_context",
        103,
        2
      ],
      [
        "lm_counter_index",
        105,
        2
      ],
      [
        "rlb_tx_link",
        107,
        5
      ],
      [
        "dual_pd",
        112,
        1
      ],
      [
        "ecc",
        113,
        8
      ]
    ]
  },
  "tsms_tsms_pdm_speedup": {
    "type": "memory",
    "block": "tsms",
    "width": 121,
    "desc": "This memory is same as TsmsPdm memory but deeper, to support additional fabric link in source slices 3,5 in LC mode",
    "fields": [
      [
        "tsms_pdm_speedup_data",
        0,
        121
      ]
    ]
  },
  "tsms_tsms_fifo": {
    "type": "memory",
    "block": "tsms",
    "width": 24,
    "desc": "TSMS fifo memory, consists of 59 fifos, the size of each fifo is set by configuration of TsmsFifoThConfiguration and RlbFifoStartAddr. The payload of this memory is Time Stamp of stored packet",
    "fields": [
      [
        "tsms_fifo_data",
        0,
        24
      ]
    ]
  },
  "tsms_tsms_fifo_speedup": {
    "type": "memory",
    "block": "tsms",
    "width": 24,
    "desc": "This memory is same as Tsmsfifo memory but deeper, to support additional fabric link in source slices 3,5 in LC mode",
    "fields": [
      [
        "tsms_fifo_speedup_data",
        0,
        24
      ]
    ]
  },
  "tsms_source_link_map": {
    "type": "memory",
    "block": "tsms",
    "width": 5,
    "desc": "Maps PD.SourceIf[7:2] to source link number",
    "fields": [
      [
        "source_link_map_data",
        0,
        5
      ]
    ]
  },
  "tsms_link_to_oqg_map": {
    "type": "memory",
    "block": "tsms",
    "width": 6,
    "desc": "Maps link number used for keepalive generation to PDOQ OQG number",
    "fields": [
      [
        "dest_oqg",
        0,
        6
      ]
    ]
  },
  "tsms_rlb_fifo_start_addr": {
    "type": "memory",
    "block": "tsms",
    "width": 10,
    "desc": "Defines start address of each PLB TSMS fifo. First 19 entries are for UCH, second 19 are for UCL, third 19 are for MC. Example of UCH fifo values: PlbFifoStartAddr of fifo n+1 = PlbFifoStartAddr of fifo n + RlbUchFifoSize NOTE: the block should perform soft reset after changing this register",
    "fields": [
      [
        "rlb_fifo_start_addr_data",
        0,
        10
      ]
    ]
  },
  "txcgm_interrupt_register": {
    "type": "register",
    "block": "txcgm",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "slice_cgm_interrupt_summary",
        1,
        1
      ]
    ]
  },
  "txcgm_mem_protect_interrupt": {
    "type": "register",
    "block": "txcgm",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "txcgm_mem_protect_interrupt_test": {
    "type": "register",
    "block": "txcgm",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "txcgm_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "txcgm",
    "width": 2,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "uc_oq_profile_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "mc_oq_profile_ecc_1b_err_interrupt_mask",
        1,
        1
      ]
    ]
  },
  "txcgm_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "txcgm",
    "width": 2,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "uc_oq_profile_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "mc_oq_profile_ecc_2b_err_interrupt_mask",
        1,
        1
      ]
    ]
  },
  "txcgm_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "txcgm",
    "width": 2,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "uc_oq_profile_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "mc_oq_profile_ecc_1b_err_initiate",
        1,
        1
      ]
    ]
  },
  "txcgm_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "txcgm",
    "width": 2,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "uc_oq_profile_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "mc_oq_profile_ecc_2b_err_initiate",
        1,
        1
      ]
    ]
  },
  "txcgm_mem_protect_err_status": {
    "type": "register",
    "block": "txcgm",
    "width": 2,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "uc_oq_profile_err_int",
        0,
        1
      ],
      [
        "mc_oq_profile_err_int",
        1,
        1
      ]
    ]
  },
  "txcgm_selected_ser_error_info": {
    "type": "register",
    "block": "txcgm",
    "width": 6,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        4
      ],
      [
        "mem_err_type",
        4,
        2
      ]
    ]
  },
  "txcgm_ser_error_debug_configuration": {
    "type": "register",
    "block": "txcgm",
    "width": 2,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        1
      ],
      [
        "reset_memory_errors",
        1,
        1
      ]
    ]
  },
  "txcgm_ecc_1b_err_debug": {
    "type": "register",
    "block": "txcgm",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "txcgm_ecc_2b_err_debug": {
    "type": "register",
    "block": "txcgm",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "txcgm_mbist_pass_status": {
    "type": "register",
    "block": "txcgm",
    "width": 8,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        8
      ]
    ]
  },
  "txcgm_mbist_fail_status": {
    "type": "register",
    "block": "txcgm",
    "width": 8,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        8
      ]
    ]
  },
  "txcgm_counter_timer": {
    "type": "register",
    "block": "txcgm",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "txcgm_counter_timer_trigger_reg": {
    "type": "register",
    "block": "txcgm",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "txcgm_memory_access_timeout": {
    "type": "register",
    "block": "txcgm",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "txcgm_broadcast_config_reg": {
    "type": "register",
    "block": "txcgm",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "txcgm_memory_prot_bypass": {
    "type": "register",
    "block": "txcgm",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "txcgm_soft_reset_configuration": {
    "type": "register",
    "block": "txcgm",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "txcgm_mbist_configuration": {
    "type": "register",
    "block": "txcgm",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "txcgm_power_down_configuration": {
    "type": "register",
    "block": "txcgm",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "txcgm_spare_reg": {
    "type": "register",
    "block": "txcgm",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "txcgm_pmro_ctrl": {
    "type": "register",
    "block": "txcgm",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "txcgm_pmro_status": {
    "type": "register",
    "block": "txcgm",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "txcgm_mirror_bus_conf_reg": {
    "type": "register",
    "block": "txcgm",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "txcgm_mirror_bus_status": {
    "type": "register",
    "block": "txcgm",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "txcgm_device_time_offset_cfg": {
    "type": "register",
    "block": "txcgm",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "txcgm_slice_cgm_interrupt": {
    "type": "register",
    "block": "txcgm",
    "width": 7,
    "desc": "TxCGM per slice interrupt register",
    "fields": [
      [
        "oqg_uc_pd_counter_roll_over",
        0,
        1
      ],
      [
        "oqg_uc_buffer_counter_roll_over",
        1,
        1
      ],
      [
        "oqg_uc_byte_counter_roll_over",
        2,
        1
      ],
      [
        "ifg_uc_pd_counter_roll_over",
        3,
        1
      ],
      [
        "ifg_uc_buffer_counter_roll_over",
        4,
        1
      ],
      [
        "ifg_uc_byte_counter_roll_over",
        5,
        1
      ],
      [
        "ucdv_rollover",
        6,
        1
      ]
    ]
  },
  "txcgm_slice_cgm_interrupt_mask": {
    "type": "register",
    "block": "txcgm",
    "width": 7,
    "desc": "This register masks SliceCgmInterrupt interrupt register",
    "fields": [
      [
        "oqg_uc_pd_counter_roll_over_mask",
        0,
        1
      ],
      [
        "oqg_uc_buffer_counter_roll_over_mask",
        1,
        1
      ],
      [
        "oqg_uc_byte_counter_roll_over_mask",
        2,
        1
      ],
      [
        "ifg_uc_pd_counter_roll_over_mask",
        3,
        1
      ],
      [
        "ifg_uc_buffer_counter_roll_over_mask",
        4,
        1
      ],
      [
        "ifg_uc_byte_counter_roll_over_mask",
        5,
        1
      ],
      [
        "ucdv_rollover_mask",
        6,
        1
      ]
    ]
  },
  "txcgm_slice_cgm_interrupt_test": {
    "type": "register",
    "block": "txcgm",
    "width": 7,
    "desc": "This register tests SliceCgmInterrupt interrupt register",
    "fields": [
      [
        "oqg_uc_pd_counter_roll_over_test",
        0,
        1
      ],
      [
        "oqg_uc_buffer_counter_roll_over_test",
        1,
        1
      ],
      [
        "oqg_uc_byte_counter_roll_over_test",
        2,
        1
      ],
      [
        "ifg_uc_pd_counter_roll_over_test",
        3,
        1
      ],
      [
        "ifg_uc_buffer_counter_roll_over_test",
        4,
        1
      ],
      [
        "ifg_uc_byte_counter_roll_over_test",
        5,
        1
      ],
      [
        "ucdv_rollover_test",
        6,
        1
      ]
    ]
  },
  "txcgm_general_configuration": {
    "type": "register",
    "block": "txcgm",
    "width": 44,
    "desc": "TxCGM general configurations, see fields description for more details",
    "fields": [
      [
        "slice_mode",
        0,
        4
      ],
      [
        "drop_all_pds",
        4,
        1
      ],
      [
        "pd_color_map",
        5,
        8
      ],
      [
        "drop_color_uc_enable",
        13,
        4
      ],
      [
        "drop_color_mc_enable",
        17,
        4
      ],
      [
        "enable_uc_oqg_accounting",
        21,
        8
      ],
      [
        "packet_rate_limiter",
        29,
        13
      ],
      [
        "disable_ucdv_res",
        42,
        1
      ],
      [
        "disable_ucdv_fe_mode",
        43,
        1
      ]
    ]
  },
  "txcgm_delete_flow_control": {
    "type": "register",
    "block": "txcgm",
    "width": 128,
    "desc": "Defines thresholds for delete OQ to stop xbar and adjust ICS load balancing of deleted traffic",
    "fields": [
      [
        "delete_fc_pd_th",
        0,
        15
      ],
      [
        "delete_fc_buffer_th",
        15,
        17
      ],
      [
        "delete_lb_fc_pd_th0",
        32,
        15
      ],
      [
        "delete_lb_fc_buffer_th0",
        47,
        17
      ],
      [
        "delete_lb_fc_pd_th1",
        64,
        15
      ],
      [
        "delete_lb_fc_buffer_th1",
        79,
        17
      ],
      [
        "delete_lb_fc_pd_th2",
        96,
        15
      ],
      [
        "delete_lb_fc_buffer_th2",
        111,
        17
      ]
    ]
  },
  "txcgm_fabric_link_counter_configuration": {
    "type": "register",
    "block": "txcgm",
    "width": 9,
    "desc": "OQ Offsets of fabric contexts for fabric link accounting",
    "fields": [
      [
        "plb_uch_offset",
        0,
        3
      ],
      [
        "plb_ucl_offset",
        3,
        3
      ],
      [
        "plb_mc_offset",
        6,
        3
      ]
    ]
  },
  "txcgm_slice_cgm_counter_select_debug": {
    "type": "register",
    "block": "txcgm",
    "width": 10,
    "desc": "Selector of CGM counter for debug indications",
    "fields": [
      [
        "slice_cgm_cnt_type_select",
        0,
        4
      ],
      [
        "slice_cgm_cnt_select",
        4,
        6
      ]
    ]
  },
  "txcgm_slice_cgm_counter_debug": {
    "type": "register",
    "block": "txcgm",
    "width": 36,
    "desc": "Selected CGM counter debug indications",
    "fields": [
      [
        "slice_cgm_counter",
        0,
        18
      ],
      [
        "slice_cgm_counter_max_value",
        18,
        18
      ]
    ]
  },
  "txcgm_cgm_reject_mask": {
    "type": "register",
    "block": "txcgm",
    "width": 9,
    "desc": "Allows to disable a specific CGM test",
    "fields": [
      [
        "oq_uc_reject_mask",
        0,
        1
      ],
      [
        "oq_mc_pd_green_reject_mask",
        1,
        1
      ],
      [
        "oq_mc_pd_yellow_reject_mask",
        2,
        1
      ],
      [
        "oq_mc_byte_green_reject_mask",
        3,
        1
      ],
      [
        "oq_mc_byte_yellow_reject_mask",
        4,
        1
      ],
      [
        "oqg_uc_reject_mask",
        5,
        1
      ],
      [
        "global_total_reject_mask",
        6,
        1
      ],
      [
        "global_uc_reject_mask",
        7,
        1
      ],
      [
        "global_mc_reject_mask",
        8,
        1
      ]
    ]
  },
  "txcgm_cgm_reject_bitmap": {
    "type": "register",
    "block": "txcgm",
    "width": 12,
    "desc": "Reject tests sticky indications, if some field is set, TxCGM dropped at least 1 packet by this reason",
    "fields": [
      [
        "oq_uc_reject",
        0,
        1
      ],
      [
        "oq_mc_pd_green_reject",
        1,
        1
      ],
      [
        "oq_mc_pd_yellow_reject",
        2,
        1
      ],
      [
        "oq_mc_byte_green_reject",
        3,
        1
      ],
      [
        "oq_mc_byte_yellow_reject",
        4,
        1
      ],
      [
        "oqg_uc_reject",
        5,
        1
      ],
      [
        "color_uc_reject",
        6,
        1
      ],
      [
        "color_mc_reject",
        7,
        1
      ],
      [
        "oq_static_reject",
        8,
        1
      ],
      [
        "global_total_reject",
        9,
        1
      ],
      [
        "global_uc_reject",
        10,
        1
      ],
      [
        "global_mc_reject",
        11,
        1
      ]
    ]
  },
  "txcgm_total_packet_counter": {
    "type": "register",
    "block": "txcgm",
    "width": 80,
    "desc": "Counters of total incoming traffic",
    "fields": [
      [
        "total_packet_cnt",
        0,
        32
      ],
      [
        "total_byte_cnt",
        32,
        48
      ]
    ]
  },
  "txcgm_total_enq_packet_counter": {
    "type": "register",
    "block": "txcgm",
    "width": 144,
    "desc": "Counters of Enq (non-dropped) incoming traffic",
    "fields": [
      [
        "total_enq_packet_cnt",
        0,
        32
      ],
      [
        "total_enq_byte_cnt",
        32,
        48
      ],
      [
        "total_enq_uc_packet_cnt",
        80,
        32
      ],
      [
        "total_enq_mc_packet_cnt",
        112,
        32
      ]
    ]
  },
  "txcgm_total_drop_counter": {
    "type": "register",
    "block": "txcgm",
    "width": 32,
    "desc": "Counter of total dropped (in TxCGM only) traffic",
    "fields": [
      [
        "total_drop_cnt",
        0,
        32
      ]
    ]
  },
  "txcgm_mc_drop_hidden_counter": {
    "type": "register",
    "block": "txcgm",
    "width": 32,
    "desc": "Counter of dropped MC packets that were silently dropped by UCDV resolution logic (redundant dropped copy that is not needed by further logic)",
    "fields": [
      [
        "mc_drop_hidden_cnt",
        0,
        32
      ]
    ]
  },
  "txcgm_total_received_delete_counter": {
    "type": "register",
    "block": "txcgm",
    "width": 32,
    "desc": "Counter of total incoming dropped (before TxCGM) traffic",
    "fields": [
      [
        "total_received_delete_cnt",
        0,
        32
      ]
    ]
  },
  "txcgm_fabric_link_fill_level_th_profile_cfg": {
    "type": "register",
    "block": "txcgm",
    "width": 19,
    "desc": "Profile for Fabric Link fill level thresholds - 2 profiles",
    "fields": [
      [
        "fill_level_th_profile",
        0,
        19
      ]
    ]
  },
  "txcgm_fabric_link_uch_th_configuration": {
    "type": "register",
    "block": "txcgm",
    "width": 72,
    "desc": "Thresholds in Bytes for fabric link fill level and flow control, 256B resolution, set per profile. Fill level is used by FILB for load balancing adjustments, flow control is used by ICS for stopping fabric traffic",
    "fields": [
      [
        "fabric_link_uch_th0",
        0,
        18
      ],
      [
        "fabric_link_uch_th1",
        18,
        18
      ],
      [
        "fabric_link_uch_th2",
        36,
        18
      ],
      [
        "fabric_link_uch_th_fc",
        54,
        18
      ]
    ]
  },
  "txcgm_fabric_link_ucl_th_configuration": {
    "type": "register",
    "block": "txcgm",
    "width": 72,
    "desc": "See description above",
    "fields": [
      [
        "fabric_link_ucl_th0",
        0,
        18
      ],
      [
        "fabric_link_ucl_th1",
        18,
        18
      ],
      [
        "fabric_link_ucl_th2",
        36,
        18
      ],
      [
        "fabric_link_ucl_th_fc",
        54,
        18
      ]
    ]
  },
  "txcgm_fabric_link_mc_th_configuration": {
    "type": "register",
    "block": "txcgm",
    "width": 90,
    "desc": "See description above",
    "fields": [
      [
        "fabric_link_mc_th0",
        0,
        18
      ],
      [
        "fabric_link_mc_th1",
        18,
        18
      ],
      [
        "fabric_link_mc_th2",
        36,
        18
      ],
      [
        "fabric_link_mc_th_fc",
        54,
        18
      ],
      [
        "fabric_link_mc_th_fc_for_sch",
        72,
        18
      ]
    ]
  },
  "txcgm_uc_pd_counter_set": {
    "type": "register",
    "block": "txcgm",
    "width": 48,
    "desc": "OQ instrumentation, set of 4 UC packet counters. Profile is chosen by CounterSetMap table",
    "fields": [
      [
        "uc_pd_counter_set_drop_cnt",
        0,
        16
      ],
      [
        "uc_pd_counter_set_total_cnt",
        16,
        32
      ]
    ]
  },
  "txcgm_uc_byte_counter_set": {
    "type": "register",
    "block": "txcgm",
    "width": 80,
    "desc": "OQ instrumentation, set of 4 UC byte counters. Profile is chosen by CounterSetMap table",
    "fields": [
      [
        "uc_byte_counter_set_drop_cnt",
        0,
        32
      ],
      [
        "uc_byte_counter_set_total_cnt",
        32,
        48
      ]
    ]
  },
  "txcgm_mc_pd_counter_set": {
    "type": "register",
    "block": "txcgm",
    "width": 48,
    "desc": "OQ instrumentation, set of 4 MC packet counters. Profile is chosen by CounterSetMap table",
    "fields": [
      [
        "mc_pd_counter_set_drop_cnt",
        0,
        16
      ],
      [
        "mc_pd_counter_set_total_cnt",
        16,
        32
      ]
    ]
  },
  "txcgm_mc_byte_counter_set": {
    "type": "register",
    "block": "txcgm",
    "width": 80,
    "desc": "OQ instrumentation, set of 4 MC byte counters. Profile is chosen by CounterSetMap table",
    "fields": [
      [
        "mc_byte_counter_set_drop_cnt",
        0,
        32
      ],
      [
        "mc_byte_counter_set_total_cnt",
        32,
        48
      ]
    ]
  },
  "txcgm_txcgm_last_pd_sel_cfg": {
    "type": "register",
    "block": "txcgm",
    "width": 3,
    "desc": "Last packet descriptors bit select configuration at TxCGM in stage.",
    "fields": [
      [
        "txcgm_last_pd_sel",
        0,
        3
      ]
    ]
  },
  "txcgm_txcgm_last_pd_data": {
    "type": "register",
    "block": "txcgm",
    "width": 32,
    "desc": "Last packet descriptor selected data",
    "fields": [
      [
        "txcgm_last_pd",
        0,
        32
      ]
    ]
  },
  "txcgm_flow_control_debug": {
    "type": "register",
    "block": "txcgm",
    "width": 19,
    "desc": "Sticky indications of outgoing flow control to SCH",
    "fields": [
      [
        "ifg_flow_control_set",
        0,
        2
      ],
      [
        "oq_flow_control_set",
        2,
        1
      ],
      [
        "oq_set_value",
        3,
        9
      ],
      [
        "oqg_flow_control_set",
        12,
        1
      ],
      [
        "oqg_set_value",
        13,
        6
      ]
    ]
  },
  "txcgm_internal_debug_cfg": {
    "type": "register",
    "block": "txcgm",
    "width": 5,
    "desc": "Internal TxCGM fifos size settings. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "pdoq_cbt_alm_full_cfg",
        0,
        5
      ]
    ]
  },
  "txcgm_cbt_not_ready_counter": {
    "type": "register",
    "block": "txcgm",
    "width": 32,
    "desc": "Counters of back pressure clocks of the outgoing interfaces",
    "fields": [
      [
        "pdoq_cbt_not_ready_cnt",
        0,
        32
      ]
    ]
  },
  "txcgm_uc_oq_profile_map": {
    "type": "memory",
    "block": "txcgm",
    "width": 4,
    "desc": "Profile per UC OQ, accessed by UC OQ number. There are 16 profiles",
    "fields": [
      [
        "uc_profile",
        0,
        4
      ]
    ]
  },
  "txcgm_mc_oq_profile_map": {
    "type": "memory",
    "block": "txcgm",
    "width": 4,
    "desc": "Profile per MC OQ, accessed by MC OQ number. There are 16 profiles",
    "fields": [
      [
        "mc_profile",
        0,
        4
      ]
    ]
  },
  "txcgm_oq_drop_bitmap": {
    "type": "memory",
    "block": "txcgm",
    "width": 8,
    "desc": "Bit per OQ indicating OQ is allowed to received traffic. By default, all the table should be 1 (all Oqs are disabled). Only configured Oqs should reset relevant bits",
    "fields": [
      [
        "oq_drop_bitmap_data",
        0,
        8
      ]
    ]
  },
  "txcgm_uc_oqg_profile_map": {
    "type": "memory",
    "block": "txcgm",
    "width": 3,
    "desc": "Profile per UC OQG, accessed by UC OQG number. There are 8 profiles",
    "fields": [
      [
        "uc_oqg_profile",
        0,
        3
      ]
    ]
  },
  "txcgm_uc_oq_profile": {
    "type": "memory",
    "block": "txcgm",
    "width": 152,
    "desc": "UC OQ profile thresholds definition, accessed by UC OQ profile",
    "fields": [
      [
        "flow_control_bytes_th",
        0,
        18
      ],
      [
        "flow_control_buffers_th",
        18,
        17
      ],
      [
        "flow_control_pds_th",
        35,
        15
      ],
      [
        "drop_bytes_th",
        50,
        18
      ],
      [
        "drop_buffers_th",
        68,
        17
      ],
      [
        "drop_pds_th",
        85,
        15
      ],
      [
        "fcn_bytes_th",
        100,
        18
      ],
      [
        "fcn_buffers_th",
        118,
        17
      ],
      [
        "fcn_pds_th",
        135,
        15
      ],
      [
        "pd_counter_type",
        150,
        2
      ]
    ]
  },
  "txcgm_mc_oq_profile": {
    "type": "memory",
    "block": "txcgm",
    "width": 266,
    "desc": "MC OQ profile thresholds definition, accessed by MC OQ profile",
    "fields": [
      [
        "qsize_byte_range_th0",
        0,
        18
      ],
      [
        "qsize_byte_range_th1",
        18,
        18
      ],
      [
        "qsize_byte_range_th2",
        36,
        18
      ],
      [
        "qsize_byte_range_th3",
        54,
        18
      ],
      [
        "qsize_byte_range_th4",
        72,
        18
      ],
      [
        "qsize_byte_range_th5",
        90,
        18
      ],
      [
        "qsize_byte_range_th6",
        108,
        18
      ],
      [
        "qsize_pd_range_th0",
        126,
        15
      ],
      [
        "qsize_pd_range_th1",
        141,
        15
      ],
      [
        "qsize_pd_range_th2",
        156,
        15
      ],
      [
        "qsize_pd_range_th3",
        171,
        15
      ],
      [
        "qsize_pd_range_th4",
        186,
        15
      ],
      [
        "qsize_pd_range_th5",
        201,
        15
      ],
      [
        "qsize_pd_range_th6",
        216,
        15
      ],
      [
        "fcn_bytes_th",
        231,
        18
      ],
      [
        "fcn_pds_th",
        249,
        15
      ],
      [
        "pd_counter_type",
        264,
        2
      ]
    ]
  },
  "txcgm_mc_oq_byte_drop_resolution": {
    "type": "memory",
    "block": "txcgm",
    "width": 16,
    "desc": "Drop resolution table for MC Oqs by bytes accounting. Accessed by {Global MC buffers 2b status, MC OQ profile 4b} ",
    "fields": [
      [
        "drop_green",
        0,
        8
      ],
      [
        "drop_yellow",
        8,
        8
      ]
    ]
  },
  "txcgm_mc_oq_pd_drop_resolution": {
    "type": "memory",
    "block": "txcgm",
    "width": 16,
    "desc": "Drop resolution table for MC Oqs by packets accounting. Accessed by {Global MC PDs 2b status, MC OQ profile 4b} ",
    "fields": [
      [
        "drop_green",
        0,
        8
      ],
      [
        "drop_yellow",
        8,
        8
      ]
    ]
  },
  "txcgm_uc_oqg_profile": {
    "type": "memory",
    "block": "txcgm",
    "width": 150,
    "desc": "UC OQG profile thresholds definition, accessed by UC OQG profile",
    "fields": [
      [
        "flow_control_bytes_th",
        0,
        18
      ],
      [
        "flow_control_buffers_th",
        18,
        17
      ],
      [
        "flow_control_pds_th",
        35,
        15
      ],
      [
        "drop_bytes_th",
        50,
        18
      ],
      [
        "drop_buffers_th",
        68,
        17
      ],
      [
        "drop_pds_th",
        85,
        15
      ],
      [
        "fcn_bytes_th",
        100,
        18
      ],
      [
        "fcn_buffers_th",
        118,
        17
      ],
      [
        "fcn_pds_th",
        135,
        15
      ]
    ]
  },
  "txcgm_uc_ifg_profile": {
    "type": "memory",
    "block": "txcgm",
    "width": 50,
    "desc": "UC IFG profile thresholds definition, accessed by IFG number",
    "fields": [
      [
        "flow_control_bytes_th",
        0,
        18
      ],
      [
        "flow_control_buffers_th",
        18,
        17
      ],
      [
        "flow_control_pds_th",
        35,
        15
      ]
    ]
  },
  "txcgm_uc_oq_state": {
    "type": "memory",
    "block": "txcgm",
    "width": 8,
    "desc": "UC OQ drop state, bit per UC OQ, set by TxCGM test logic based on OQ size and thresholds",
    "fields": [
      [
        "drop_state",
        0,
        8
      ]
    ]
  },
  "txcgm_mc_qsize_pd": {
    "type": "memory",
    "block": "txcgm",
    "width": 24,
    "desc": "MC OQ Qsize PD range value (3b), set by TxCGM test logic based on OQ size and thresholds",
    "fields": [
      [
        "mc_qsize_pd_range",
        0,
        24
      ]
    ]
  },
  "txcgm_mc_qsize_byte": {
    "type": "memory",
    "block": "txcgm",
    "width": 24,
    "desc": "MC OQ Qsize Bytes range value (3b), set by TxCGM test logic based on OQ size and thresholds",
    "fields": [
      [
        "mc_qsize_byte_range",
        0,
        24
      ]
    ]
  },
  "txcgm_uc_oqg_state": {
    "type": "memory",
    "block": "txcgm",
    "width": 1,
    "desc": "UC OQG drop state, bit per UC OQG, set by TxCGM test logic based on OQG size and thresholds",
    "fields": [
      [
        "drop_state",
        0,
        1
      ]
    ]
  },
  "txcgm_fabric_link_map": {
    "type": "memory",
    "block": "txcgm",
    "width": 5,
    "desc": "Mapping of OQG to fabric link, used by fill level thresholds",
    "fields": [
      [
        "oqg_fabric_link_map",
        0,
        5
      ]
    ]
  },
  "txcgm_counter_set_map": {
    "type": "memory",
    "block": "txcgm",
    "width": 2,
    "desc": "Mapping of OQ pair to Counter set profile for instrumentation counters",
    "fields": [
      [
        "counter_set_map_data",
        0,
        2
      ]
    ]
  },
  "txcgm_top_interrupt_register": {
    "type": "register",
    "block": "txcgm_top",
    "width": 8,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "global_cgm_interrupt_summary",
        1,
        1
      ],
      [
        "egr_slice_interrupt0_summary",
        2,
        1
      ],
      [
        "egr_slice_interrupt1_summary",
        3,
        1
      ],
      [
        "egr_slice_interrupt2_summary",
        4,
        1
      ],
      [
        "egr_slice_interrupt3_summary",
        5,
        1
      ],
      [
        "egr_slice_interrupt4_summary",
        6,
        1
      ],
      [
        "egr_slice_interrupt5_summary",
        7,
        1
      ]
    ]
  },
  "txcgm_top_mem_protect_interrupt": {
    "type": "register",
    "block": "txcgm_top",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "txcgm_top_mem_protect_interrupt_test": {
    "type": "register",
    "block": "txcgm_top",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "txcgm_top_counter_timer": {
    "type": "register",
    "block": "txcgm_top",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "txcgm_top_counter_timer_trigger_reg": {
    "type": "register",
    "block": "txcgm_top",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "txcgm_top_memory_access_timeout": {
    "type": "register",
    "block": "txcgm_top",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "txcgm_top_broadcast_config_reg": {
    "type": "register",
    "block": "txcgm_top",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "txcgm_top_memory_prot_bypass": {
    "type": "register",
    "block": "txcgm_top",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "txcgm_top_soft_reset_configuration": {
    "type": "register",
    "block": "txcgm_top",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "txcgm_top_mbist_configuration": {
    "type": "register",
    "block": "txcgm_top",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "txcgm_top_power_down_configuration": {
    "type": "register",
    "block": "txcgm_top",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "txcgm_top_spare_reg": {
    "type": "register",
    "block": "txcgm_top",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "txcgm_top_pmro_ctrl": {
    "type": "register",
    "block": "txcgm_top",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "txcgm_top_pmro_status": {
    "type": "register",
    "block": "txcgm_top",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "txcgm_top_mirror_bus_conf_reg": {
    "type": "register",
    "block": "txcgm_top",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "txcgm_top_mirror_bus_status": {
    "type": "register",
    "block": "txcgm_top",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "txcgm_top_device_time_offset_cfg": {
    "type": "register",
    "block": "txcgm_top",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "txcgm_top_global_cgm_interrupt": {
    "type": "register",
    "block": "txcgm_top",
    "width": 7,
    "desc": "Global TxCGM interrupts",
    "fields": [
      [
        "total_sch_uc_buffer_roll_over",
        0,
        1
      ],
      [
        "total_sch_uc_local_buffer_roll_over",
        1,
        1
      ],
      [
        "total_sch_uc_remote_buffer_roll_over",
        2,
        1
      ],
      [
        "total_pd_roll_over",
        3,
        1
      ],
      [
        "total_sch_uc_pd_roll_over",
        4,
        1
      ],
      [
        "total_mc_pd_roll_over",
        5,
        1
      ],
      [
        "total_fab_pd_roll_over",
        6,
        1
      ]
    ]
  },
  "txcgm_top_global_cgm_interrupt_mask": {
    "type": "register",
    "block": "txcgm_top",
    "width": 7,
    "desc": "This register masks GlobalCgmInterrupt interrupt register",
    "fields": [
      [
        "total_sch_uc_buffer_roll_over_mask",
        0,
        1
      ],
      [
        "total_sch_uc_local_buffer_roll_over_mask",
        1,
        1
      ],
      [
        "total_sch_uc_remote_buffer_roll_over_mask",
        2,
        1
      ],
      [
        "total_pd_roll_over_mask",
        3,
        1
      ],
      [
        "total_sch_uc_pd_roll_over_mask",
        4,
        1
      ],
      [
        "total_mc_pd_roll_over_mask",
        5,
        1
      ],
      [
        "total_fab_pd_roll_over_mask",
        6,
        1
      ]
    ]
  },
  "txcgm_top_global_cgm_interrupt_test": {
    "type": "register",
    "block": "txcgm_top",
    "width": 7,
    "desc": "This register tests GlobalCgmInterrupt interrupt register",
    "fields": [
      [
        "total_sch_uc_buffer_roll_over_test",
        0,
        1
      ],
      [
        "total_sch_uc_local_buffer_roll_over_test",
        1,
        1
      ],
      [
        "total_sch_uc_remote_buffer_roll_over_test",
        2,
        1
      ],
      [
        "total_pd_roll_over_test",
        3,
        1
      ],
      [
        "total_sch_uc_pd_roll_over_test",
        4,
        1
      ],
      [
        "total_mc_pd_roll_over_test",
        5,
        1
      ],
      [
        "total_fab_pd_roll_over_test",
        6,
        1
      ]
    ]
  },
  "txcgm_top_egr_slice_interrupt": {
    "type": "register",
    "block": "txcgm_top",
    "width": 3,
    "desc": "Interrupt register per EGR slice",
    "fields": [
      [
        "tsms_slice_interrupt",
        0,
        1
      ],
      [
        "txpdr_slice_interrupt",
        1,
        1
      ],
      [
        "txcgm_slice_interrupt",
        2,
        1
      ]
    ]
  },
  "txcgm_top_egr_slice_interrupt_mask": {
    "type": "register",
    "block": "txcgm_top",
    "width": 3,
    "desc": "This register masks EgrSliceInterrupt[6] interrupt register",
    "fields": [
      [
        "tsms_slice_interrupt_mask",
        0,
        1
      ],
      [
        "txpdr_slice_interrupt_mask",
        1,
        1
      ],
      [
        "txcgm_slice_interrupt_mask",
        2,
        1
      ]
    ]
  },
  "txcgm_top_egr_slice_interrupt_test": {
    "type": "register",
    "block": "txcgm_top",
    "width": 3,
    "desc": "This register tests EgrSliceInterrupt[6] interrupt register",
    "fields": [
      [
        "tsms_slice_interrupt_test",
        0,
        1
      ],
      [
        "txpdr_slice_interrupt_test",
        1,
        1
      ],
      [
        "txcgm_slice_interrupt_test",
        2,
        1
      ]
    ]
  },
  "txcgm_top_total_sch_uc_buffers_th": {
    "type": "register",
    "block": "txcgm_top",
    "width": 68,
    "desc": "Thresholds for Scheduled UC buffers counter (C+D)",
    "fields": [
      [
        "total_sch_uc_buffers_fc_th",
        0,
        17
      ],
      [
        "total_sch_uc_buffers_drop_th",
        17,
        17
      ],
      [
        "remote_sch_uc_buffers_drop_th",
        34,
        17
      ],
      [
        "remote_sch_uc_buffers_fcn_th",
        51,
        17
      ]
    ]
  },
  "txcgm_top_total_pd_th": {
    "type": "register",
    "block": "txcgm_top",
    "width": 30,
    "desc": "Thresholds for total PDs counter",
    "fields": [
      [
        "total_pd_drop_th",
        0,
        15
      ],
      [
        "total_pd_block_th",
        15,
        15
      ]
    ]
  },
  "txcgm_top_total_sch_uc_pd_th": {
    "type": "register",
    "block": "txcgm_top",
    "width": 45,
    "desc": "Thresholds for Scheduled UC PDs counter (Z)",
    "fields": [
      [
        "total_sch_uc_pds_fc_th",
        0,
        15
      ],
      [
        "total_sch_uc_pds_drop_th",
        15,
        15
      ],
      [
        "total_sch_uc_pds_block_th",
        30,
        15
      ]
    ]
  },
  "txcgm_top_total_mc_pd_th": {
    "type": "register",
    "block": "txcgm_top",
    "width": 60,
    "desc": "Thresholds for MC PDs counter (W)",
    "fields": [
      [
        "total_mc_pds_drop_th",
        0,
        15
      ],
      [
        "total_mc_pds_status_th0",
        15,
        15
      ],
      [
        "total_mc_pds_status_th1",
        30,
        15
      ],
      [
        "total_mc_pds_status_th2",
        45,
        15
      ]
    ]
  },
  "txcgm_top_total_fab_pd_th": {
    "type": "register",
    "block": "txcgm_top",
    "width": 45,
    "desc": "Thresholds for Fabric PDs counter (V)",
    "fields": [
      [
        "total_fab_pds_fc_th",
        0,
        15
      ],
      [
        "total_fab_pds_block_th",
        15,
        15
      ],
      [
        "total_fab_pds_fcn_th",
        30,
        15
      ]
    ]
  },
  "txcgm_top_total_ms_pd_th": {
    "type": "register",
    "block": "txcgm_top",
    "width": 102,
    "desc": "Thresholds for MC VOQ, XBAR, OQ PDs (T, S, R)",
    "fields": [
      [
        "total_ms_voq_pds_fc_th",
        0,
        17
      ],
      [
        "total_ms_voq_ms_oq_pds_fc_th",
        17,
        17
      ],
      [
        "total_ms_voq_ms_oq_nwk_oq_pds_fc_th",
        34,
        17
      ],
      [
        "total_ms_voq_pds_drop_th",
        51,
        17
      ],
      [
        "total_ms_voq_ms_oq_pds_drop_th",
        68,
        17
      ],
      [
        "total_ms_voq_ms_oq_nwk_oq_pds_drop_th",
        85,
        17
      ]
    ]
  },
  "txcgm_top_delete_pd_th": {
    "type": "register",
    "block": "txcgm_top",
    "width": 15,
    "desc": "Thresholds for deleted PDs counter",
    "fields": [
      [
        "delete_pd_block_th",
        0,
        15
      ]
    ]
  },
  "txcgm_top_total_sch_uc_buffers_debug": {
    "type": "register",
    "block": "txcgm_top",
    "width": 68,
    "desc": "Scheduled UC Buffers counter (C+D) debug",
    "fields": [
      [
        "total_sch_uc_buffers_counter",
        0,
        17
      ],
      [
        "total_sch_uc_buffers_max_value",
        17,
        17
      ],
      [
        "total_sch_uc_local_buffers_max_value",
        34,
        17
      ],
      [
        "total_sch_uc_remote_buffers_max_value",
        51,
        17
      ]
    ]
  },
  "txcgm_top_total_pd_debug": {
    "type": "register",
    "block": "txcgm_top",
    "width": 45,
    "desc": "Total and deleted PDs counter debug",
    "fields": [
      [
        "total_pd_counter",
        0,
        15
      ],
      [
        "total_pd_max_value",
        15,
        15
      ],
      [
        "delete_pd_max_value",
        30,
        15
      ]
    ]
  },
  "txcgm_top_total_sch_uc_pd_cnt_debug": {
    "type": "register",
    "block": "txcgm_top",
    "width": 30,
    "desc": "Scheduled UC PDs counter (Z) debug",
    "fields": [
      [
        "total_sch_uc_pd_counter",
        0,
        15
      ],
      [
        "total_sch_uc_pd_max_value",
        15,
        15
      ]
    ]
  },
  "txcgm_top_total_mc_cnt_debug": {
    "type": "register",
    "block": "txcgm_top",
    "width": 30,
    "desc": "MC PDs counter (W) debug",
    "fields": [
      [
        "total_mc_pd_counter",
        0,
        15
      ],
      [
        "total_mc_pd_max_value",
        15,
        15
      ]
    ]
  },
  "txcgm_top_total_fab_cnt_debug": {
    "type": "register",
    "block": "txcgm_top",
    "width": 30,
    "desc": "Fabric PDs counter (V) debug",
    "fields": [
      [
        "total_fab_pd_counter",
        0,
        15
      ],
      [
        "total_fab_pd_max_value",
        15,
        15
      ]
    ]
  },
  "txcgm_top_total_ms_cnt_debug": {
    "type": "register",
    "block": "txcgm_top",
    "width": 32,
    "desc": "MS PDs counter debug (T, S-T)",
    "fields": [
      [
        "total_ms_voq_pd_max_value",
        0,
        17
      ],
      [
        "total_ms_oq_pd_max_value",
        17,
        15
      ]
    ]
  },
  "txcgm_top_global_cgm_indication_debug": {
    "type": "register",
    "block": "txcgm_top",
    "width": 7,
    "desc": "Global CGM sticky indications to slices or external blocks",
    "fields": [
      [
        "global_drop_total_pds",
        0,
        1
      ],
      [
        "global_drop_sch_uc_pds",
        1,
        1
      ],
      [
        "global_block_sch_uc_pds",
        2,
        1
      ],
      [
        "global_drop_mc_pds",
        3,
        1
      ],
      [
        "global_fc_fab_pds",
        4,
        1
      ],
      [
        "global_block_fab_pds",
        5,
        1
      ],
      [
        "global_device_fc",
        6,
        1
      ]
    ]
  },
  "txcgm_top_fabric_link_fill_level_select_reg": {
    "type": "register",
    "block": "txcgm_top",
    "width": 4,
    "desc": "Selector for fabric link fill level debug",
    "fields": [
      [
        "fabric_link_fill_level_select",
        0,
        4
      ]
    ]
  },
  "txcgm_top_fabric_link_fill_level_debug": {
    "type": "register",
    "block": "txcgm_top",
    "width": 38,
    "desc": "Selected fabric link fill level debug data",
    "fields": [
      [
        "fabric_link_fill_level",
        0,
        38
      ]
    ]
  },
  "txcgm_top_fabric_flow_control_debug": {
    "type": "register",
    "block": "txcgm_top",
    "width": 4,
    "desc": "Sticky indications of fabric link flow control",
    "fields": [
      [
        "fabric_ics_flow_control",
        0,
        3
      ],
      [
        "fabric_sch_flow_control",
        3,
        1
      ]
    ]
  },
  "txcgm_top_histogram_selector": {
    "type": "register",
    "block": "txcgm_top",
    "width": 3,
    "desc": "Selector of pool for histogram",
    "fields": [
      [
        "hist_data_select",
        0,
        3
      ]
    ]
  },
  "txcgm_top_debug_pd_field_value_cfg": {
    "type": "register",
    "block": "txcgm_top",
    "width": 148,
    "desc": "PD debugger - programmable counter based on any PD field at FILB to TSMS interface stage. Programmed same for each slice, accounted separately per slice. For example, the user can count number of PDs at all slices with OutColor = 2",
    "fields": [
      [
        "debug_pd_field_value",
        0,
        148
      ]
    ]
  },
  "txcgm_top_debug_pd_field_mask_cfg": {
    "type": "register",
    "block": "txcgm_top",
    "width": 148,
    "desc": "PD debugger for FILB to TSMS interface",
    "fields": [
      [
        "debug_pd_field_mask",
        0,
        148
      ]
    ]
  },
  "txcgm_top_debug_pd_field_status": {
    "type": "register",
    "block": "txcgm_top",
    "width": 96,
    "desc": "PD debug counters for FILB to TSMS interface",
    "fields": [
      [
        "debug_pd_field_cnt",
        0,
        32
      ],
      [
        "debug_pd_total_pd_cnt",
        32,
        32
      ],
      [
        "debug_pd_total_byte_cnt",
        64,
        32
      ]
    ]
  },
  "txcgm_top_buffer_pool_histogram_cfg": {
    "type": "register",
    "block": "txcgm_top",
    "width": 135,
    "desc": "",
    "fields": [
      [
        "buffer_pool_histogram_th0",
        0,
        17
      ],
      [
        "buffer_pool_histogram_th1",
        17,
        17
      ],
      [
        "buffer_pool_histogram_th2",
        34,
        17
      ],
      [
        "buffer_pool_histogram_th3",
        51,
        17
      ],
      [
        "buffer_pool_histogram_th4",
        68,
        17
      ],
      [
        "buffer_pool_histogram_th5",
        85,
        17
      ],
      [
        "buffer_pool_histogram_th6",
        102,
        17
      ],
      [
        "buffer_pool_histogram_time_interval",
        119,
        16
      ]
    ]
  },
  "txcgm_top_buffer_pool_histogram_status": {
    "type": "register",
    "block": "txcgm_top",
    "width": 264,
    "desc": "",
    "fields": [
      [
        "buffer_pool_histogram_value0",
        0,
        32
      ],
      [
        "buffer_pool_histogram_overflow0",
        32,
        1
      ],
      [
        "buffer_pool_histogram_value1",
        33,
        32
      ],
      [
        "buffer_pool_histogram_overflow1",
        65,
        1
      ],
      [
        "buffer_pool_histogram_value2",
        66,
        32
      ],
      [
        "buffer_pool_histogram_overflow2",
        98,
        1
      ],
      [
        "buffer_pool_histogram_value3",
        99,
        32
      ],
      [
        "buffer_pool_histogram_overflow3",
        131,
        1
      ],
      [
        "buffer_pool_histogram_value4",
        132,
        32
      ],
      [
        "buffer_pool_histogram_overflow4",
        164,
        1
      ],
      [
        "buffer_pool_histogram_value5",
        165,
        32
      ],
      [
        "buffer_pool_histogram_overflow5",
        197,
        1
      ],
      [
        "buffer_pool_histogram_value6",
        198,
        32
      ],
      [
        "buffer_pool_histogram_overflow6",
        230,
        1
      ],
      [
        "buffer_pool_histogram_value7",
        231,
        32
      ],
      [
        "buffer_pool_histogram_overflow7",
        263,
        1
      ]
    ]
  },
  "txcgm_top_source_link_map": {
    "type": "memory",
    "block": "txcgm_top",
    "width": 5,
    "desc": "Mapping of PD.SourceIf[7:2] to source fabric link, used for decrementing TS monitor per MS-VOQ counters",
    "fields": [
      [
        "source_link_map_data",
        0,
        5
      ]
    ]
  },
  "txpdr_interrupt_register": {
    "type": "register",
    "block": "txpdr",
    "width": 2,
    "desc": "Master Interrupt Register",
    "fields": [
      [
        "mem_protect_interrupt_summary",
        0,
        1
      ],
      [
        "general_interrupt_register_summary",
        1,
        1
      ]
    ]
  },
  "txpdr_mem_protect_interrupt": {
    "type": "register",
    "block": "txpdr",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt",
        1,
        1
      ],
      [
        "parity_err_interrupt",
        2,
        1
      ]
    ]
  },
  "txpdr_mem_protect_interrupt_test": {
    "type": "register",
    "block": "txpdr",
    "width": 3,
    "desc": "ECC/Parity Interrupt Register",
    "fields": [
      [
        "ecc_1b_err_interrupt_test",
        0,
        1
      ],
      [
        "ecc_2b_err_interrupt_test",
        1,
        1
      ],
      [
        "parity_err_interrupt_test",
        2,
        1
      ]
    ]
  },
  "txpdr_ecc_1b_err_interrupt_register_mask": {
    "type": "register",
    "block": "txpdr",
    "width": 6,
    "desc": "ECC 1b Error Interrupt Mask Register",
    "fields": [
      [
        "mc_list_size_ecc_1b_err_interrupt_mask",
        0,
        1
      ],
      [
        "txrq_ecc_1b_err_interrupt_mask",
        1,
        1
      ],
      [
        "txrq_pdm_ecc_1b_err_interrupt_mask",
        2,
        1
      ],
      [
        "mcemdb_req_fifo_ecc_1b_err_interrupt_mask",
        3,
        1
      ],
      [
        "mcemdb_reply_fifo_ecc_1b_err_interrupt_mask",
        4,
        1
      ],
      [
        "bitmap_oqg_map_ecc_1b_err_interrupt_mask",
        5,
        1
      ]
    ]
  },
  "txpdr_ecc_2b_err_interrupt_register_mask": {
    "type": "register",
    "block": "txpdr",
    "width": 6,
    "desc": "ECC 2b Error Interrupt Mask Register",
    "fields": [
      [
        "mc_list_size_ecc_2b_err_interrupt_mask",
        0,
        1
      ],
      [
        "txrq_ecc_2b_err_interrupt_mask",
        1,
        1
      ],
      [
        "txrq_pdm_ecc_2b_err_interrupt_mask",
        2,
        1
      ],
      [
        "mcemdb_req_fifo_ecc_2b_err_interrupt_mask",
        3,
        1
      ],
      [
        "mcemdb_reply_fifo_ecc_2b_err_interrupt_mask",
        4,
        1
      ],
      [
        "bitmap_oqg_map_ecc_2b_err_interrupt_mask",
        5,
        1
      ]
    ]
  },
  "txpdr_ecc_1b_err_initiate_register": {
    "type": "register",
    "block": "txpdr",
    "width": 6,
    "desc": "ECC 1b Error Initiator Register",
    "fields": [
      [
        "mc_list_size_ecc_1b_err_initiate",
        0,
        1
      ],
      [
        "txrq_ecc_1b_err_initiate",
        1,
        1
      ],
      [
        "txrq_pdm_ecc_1b_err_initiate",
        2,
        1
      ],
      [
        "mcemdb_req_fifo_ecc_1b_err_initiate",
        3,
        1
      ],
      [
        "mcemdb_reply_fifo_ecc_1b_err_initiate",
        4,
        1
      ],
      [
        "bitmap_oqg_map_ecc_1b_err_initiate",
        5,
        1
      ]
    ]
  },
  "txpdr_ecc_2b_err_initiate_register": {
    "type": "register",
    "block": "txpdr",
    "width": 6,
    "desc": "ECC 2b Error Initiator Register",
    "fields": [
      [
        "mc_list_size_ecc_2b_err_initiate",
        0,
        1
      ],
      [
        "txrq_ecc_2b_err_initiate",
        1,
        1
      ],
      [
        "txrq_pdm_ecc_2b_err_initiate",
        2,
        1
      ],
      [
        "mcemdb_req_fifo_ecc_2b_err_initiate",
        3,
        1
      ],
      [
        "mcemdb_reply_fifo_ecc_2b_err_initiate",
        4,
        1
      ],
      [
        "bitmap_oqg_map_ecc_2b_err_initiate",
        5,
        1
      ]
    ]
  },
  "txpdr_mem_protect_err_status": {
    "type": "register",
    "block": "txpdr",
    "width": 6,
    "desc": "Memory SER protected error status",
    "fields": [
      [
        "mc_list_size_err_int",
        0,
        1
      ],
      [
        "txrq_err_int",
        1,
        1
      ],
      [
        "txrq_pdm_err_int",
        2,
        1
      ],
      [
        "mcemdb_req_fifo_err_int",
        3,
        1
      ],
      [
        "mcemdb_reply_fifo_err_int",
        4,
        1
      ],
      [
        "bitmap_oqg_map_err_int",
        5,
        1
      ]
    ]
  },
  "txpdr_selected_ser_error_info": {
    "type": "register",
    "block": "txpdr",
    "width": 16,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "mem_err_addr",
        0,
        14
      ],
      [
        "mem_err_type",
        14,
        2
      ]
    ]
  },
  "txpdr_ser_error_debug_configuration": {
    "type": "register",
    "block": "txpdr",
    "width": 4,
    "desc": "Address and Type of SER error of selected memory",
    "fields": [
      [
        "erroneous_memory_selector",
        0,
        3
      ],
      [
        "reset_memory_errors",
        3,
        1
      ]
    ]
  },
  "txpdr_ecc_1b_err_debug": {
    "type": "register",
    "block": "txpdr",
    "width": 16,
    "desc": "ECC 1b Error Counter",
    "fields": [
      [
        "ecc_1b_err_counter",
        0,
        16
      ]
    ]
  },
  "txpdr_ecc_2b_err_debug": {
    "type": "register",
    "block": "txpdr",
    "width": 16,
    "desc": "ECC 2b Error Counter",
    "fields": [
      [
        "ecc_2b_err_counter",
        0,
        16
      ]
    ]
  },
  "txpdr_mbist_pass_status": {
    "type": "register",
    "block": "txpdr",
    "width": 16,
    "desc": "MBIST pass status",
    "fields": [
      [
        "bist_done_pass_out",
        0,
        16
      ]
    ]
  },
  "txpdr_mbist_fail_status": {
    "type": "register",
    "block": "txpdr",
    "width": 16,
    "desc": "MBIST fail status",
    "fields": [
      [
        "bist_done_fail_out",
        0,
        16
      ]
    ]
  },
  "txpdr_counter_timer": {
    "type": "register",
    "block": "txpdr",
    "width": 33,
    "desc": "Defines Counter Timer parameters",
    "fields": [
      [
        "counter_timer_enable",
        0,
        1
      ],
      [
        "counter_timer_cycle",
        1,
        32
      ]
    ]
  },
  "txpdr_counter_timer_trigger_reg": {
    "type": "register",
    "block": "txpdr",
    "width": 1,
    "desc": "Activates Counter Timer",
    "fields": [
      [
        "counter_timer_trigger",
        0,
        1
      ]
    ]
  },
  "txpdr_memory_access_timeout": {
    "type": "register",
    "block": "txpdr",
    "width": 38,
    "desc": "Defines parameters for memory access timer expiry",
    "fields": [
      [
        "bubble_counter_thr",
        0,
        16
      ],
      [
        "timeout_counter_thr",
        16,
        16
      ],
      [
        "ans_window_counter_thr",
        32,
        6
      ]
    ]
  },
  "txpdr_broadcast_config_reg": {
    "type": "register",
    "block": "txpdr",
    "width": 12,
    "desc": "Config Top broadcast parameters",
    "fields": [
      [
        "broadcast_id",
        0,
        12
      ]
    ]
  },
  "txpdr_memory_prot_bypass": {
    "type": "register",
    "block": "txpdr",
    "width": 3,
    "desc": "Bypass for ECC/Parity, used for debug",
    "fields": [
      [
        "disable_ecc",
        0,
        1
      ],
      [
        "cif_prot_gen_bypass",
        1,
        1
      ],
      [
        "cif_prot_fix_bypass",
        2,
        1
      ]
    ]
  },
  "txpdr_soft_reset_configuration": {
    "type": "register",
    "block": "txpdr",
    "width": 1,
    "desc": "Soft Reset Configuration for the block",
    "fields": [
      [
        "soft_rstn",
        0,
        1
      ]
    ]
  },
  "txpdr_mbist_configuration": {
    "type": "register",
    "block": "txpdr",
    "width": 3,
    "desc": "MBIST Configuration for the block",
    "fields": [
      [
        "core_bist_rpr_mode",
        0,
        1
      ],
      [
        "core_bist_run",
        1,
        1
      ],
      [
        "core_bist_ptrn_fill",
        2,
        1
      ]
    ]
  },
  "txpdr_power_down_configuration": {
    "type": "register",
    "block": "txpdr",
    "width": 1,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "power_down",
        0,
        1
      ]
    ]
  },
  "txpdr_spare_reg": {
    "type": "register",
    "block": "txpdr",
    "width": 128,
    "desc": "Power Down Configuration for the block",
    "fields": [
      [
        "spare_register",
        0,
        128
      ]
    ]
  },
  "txpdr_pmro_ctrl": {
    "type": "register",
    "block": "txpdr",
    "width": 39,
    "desc": "",
    "fields": [
      [
        "pmro_execute",
        0,
        1
      ],
      [
        "pmro_cmd",
        1,
        2
      ],
      [
        "pmro_sbus_reset",
        3,
        1
      ],
      [
        "pmro_addr",
        4,
        3
      ],
      [
        "pmro_data",
        7,
        32
      ]
    ]
  },
  "txpdr_pmro_status": {
    "type": "register",
    "block": "txpdr",
    "width": 34,
    "desc": "",
    "fields": [
      [
        "pmro_rdata",
        0,
        32
      ],
      [
        "pmro_failed",
        32,
        1
      ],
      [
        "pmro_finish",
        33,
        1
      ]
    ]
  },
  "txpdr_mirror_bus_conf_reg": {
    "type": "register",
    "block": "txpdr",
    "width": 11,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus_en",
        0,
        1
      ],
      [
        "mirror_bus_sel",
        1,
        10
      ]
    ]
  },
  "txpdr_mirror_bus_status": {
    "type": "register",
    "block": "txpdr",
    "width": 32,
    "desc": "aaa",
    "fields": [
      [
        "mirror_bus",
        0,
        32
      ]
    ]
  },
  "txpdr_device_time_offset_cfg": {
    "type": "register",
    "block": "txpdr",
    "width": 10,
    "desc": "Define time offset configuration",
    "fields": [
      [
        "device_time_offset",
        0,
        10
      ]
    ]
  },
  "txpdr_general_interrupt_register": {
    "type": "register",
    "block": "txpdr",
    "width": 3,
    "desc": "TxPDR interrupt register",
    "fields": [
      [
        "mc_flb_to_uc_oq",
        0,
        1
      ],
      [
        "empty_link_bitmap",
        1,
        1
      ],
      [
        "ucdv_rollover",
        2,
        1
      ]
    ]
  },
  "txpdr_general_interrupt_register_mask": {
    "type": "register",
    "block": "txpdr",
    "width": 3,
    "desc": "This register masks GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "mc_flb_to_uc_oq_mask",
        0,
        1
      ],
      [
        "empty_link_bitmap_mask",
        1,
        1
      ],
      [
        "ucdv_rollover_mask",
        2,
        1
      ]
    ]
  },
  "txpdr_general_interrupt_register_test": {
    "type": "register",
    "block": "txpdr",
    "width": 3,
    "desc": "This register tests GeneralInterruptRegister interrupt register",
    "fields": [
      [
        "mc_flb_to_uc_oq_test",
        0,
        1
      ],
      [
        "empty_link_bitmap_test",
        1,
        1
      ],
      [
        "ucdv_rollover_test",
        2,
        1
      ]
    ]
  },
  "txpdr_slice_mode_configuration": {
    "type": "register",
    "block": "txpdr",
    "width": 4,
    "desc": "Slice mode",
    "fields": [
      [
        "slice_mode",
        0,
        4
      ]
    ]
  },
  "txpdr_fabric_link_configuration": {
    "type": "register",
    "block": "txpdr",
    "width": 15,
    "desc": "Queue offset for each context inside fabric link",
    "fields": [
      [
        "fabric_rlb_uc_hp_offset",
        0,
        3
      ],
      [
        "fabric_rlb_uc_lp_offset",
        3,
        3
      ],
      [
        "fabric_rlb_mc_offset",
        6,
        3
      ],
      [
        "fabric_flb_mc_hp_offset",
        9,
        3
      ],
      [
        "fabric_flb_mc_lp_offset",
        12,
        3
      ]
    ]
  },
  "txpdr_uc_mc_wfq_configuration": {
    "type": "register",
    "block": "txpdr",
    "width": 11,
    "desc": "UC MC arbitration at the TxPDR output",
    "fields": [
      [
        "uc_weight",
        0,
        5
      ],
      [
        "mc_weight",
        5,
        5
      ],
      [
        "uc_sp_mode",
        10,
        1
      ]
    ]
  },
  "txpdr_txrq_mappings": {
    "type": "register",
    "block": "txpdr",
    "width": 9,
    "desc": "Mappings on PD fields for choosing 1 of 4 TXRQs",
    "fields": [
      [
        "scheduled_txrq_map",
        0,
        1
      ],
      [
        "unscheduled_txrq_map",
        1,
        8
      ]
    ]
  },
  "txpdr_txrq_wfq_configuration": {
    "type": "register",
    "block": "txpdr",
    "width": 11,
    "desc": "Scheduled versus Unscheduled TXRQ arbitration at single copy resolution",
    "fields": [
      [
        "wfq_weight_sch",
        0,
        5
      ],
      [
        "wfq_weight_unsch",
        5,
        5
      ],
      [
        "wfq_sp_mode",
        10,
        1
      ]
    ]
  },
  "txpdr_txrq_fifo_size_cfg": {
    "type": "register",
    "block": "txpdr",
    "width": 21,
    "desc": "Static configuration of 4 TXRQ sizes. NOTE: After changing this register, soft reset should be performed",
    "fields": [
      [
        "txrq_fifo_size",
        0,
        11
      ],
      [
        "txrq_fifo_start_addr",
        11,
        10
      ]
    ]
  },
  "txpdr_txrq_thresholds": {
    "type": "register",
    "block": "txpdr",
    "width": 156,
    "desc": "Drop and flow control thresholds of the 4 TXRQs - scheduled/unscheduled and HP/LP",
    "fields": [
      [
        "sch_hp_fc_th",
        0,
        10
      ],
      [
        "sch_lp_fc_th",
        10,
        10
      ],
      [
        "sch_hp_byte_fc_th",
        20,
        24
      ],
      [
        "sch_lp_byte_fc_th",
        44,
        24
      ],
      [
        "sch_hp_drop_th",
        68,
        10
      ],
      [
        "sch_lp_drop_th",
        78,
        10
      ],
      [
        "unsch_hp_drop_th",
        88,
        10
      ],
      [
        "unsch_lp_drop_th",
        98,
        10
      ],
      [
        "unsch_hp_byte_drop_th",
        108,
        24
      ],
      [
        "unsch_lp_byte_drop_th",
        132,
        24
      ]
    ]
  },
  "txpdr_txrq_flow_control_map": {
    "type": "register",
    "block": "txpdr",
    "width": 1,
    "desc": "Defines polarity of the SCH flow control",
    "fields": [
      [
        "sch_hp_fc_map",
        0,
        1
      ]
    ]
  },
  "txpdr_relicator_key_mappings": {
    "type": "register",
    "block": "txpdr",
    "width": 3,
    "desc": "Defines slice number as part of the MC-EMDB key",
    "fields": [
      [
        "slice_map",
        0,
        3
      ]
    ]
  },
  "txpdr_txrq_size_debug": {
    "type": "register",
    "block": "txpdr",
    "width": 36,
    "desc": "TXRQ fifo size debug indications, register per TXRQ",
    "fields": [
      [
        "txrq_pd_size_wmk",
        0,
        11
      ],
      [
        "txrq_byte_size_wmk",
        11,
        24
      ],
      [
        "txrq_full",
        35,
        1
      ]
    ]
  },
  "txpdr_txrq_sch_debug": {
    "type": "register",
    "block": "txpdr",
    "width": 1,
    "desc": "Flow control to SCH debug indications",
    "fields": [
      [
        "txrq_sch_fc",
        0,
        1
      ]
    ]
  },
  "txpdr_mcemdb_req_debug": {
    "type": "register",
    "block": "txpdr",
    "width": 8,
    "desc": "MC-EMDB request fifo (pending for results) debug indications",
    "fields": [
      [
        "mcemdb_req_fifo_wmk",
        0,
        8
      ]
    ]
  },
  "txpdr_mcid_cache_configuration": {
    "type": "register",
    "block": "txpdr",
    "width": 26,
    "desc": "MC-EMDB cache configuration - stores last 8 accesses",
    "fields": [
      [
        "disable_cache",
        0,
        1
      ],
      [
        "cache_reset_cycle",
        1,
        24
      ],
      [
        "cache_reset_trig",
        25,
        1
      ]
    ]
  },
  "txpdr_link_bitmap_configuration": {
    "type": "register",
    "block": "txpdr",
    "width": 4,
    "desc": "Not functional feature, the register value should not be changed",
    "fields": [
      [
        "bitmap_use_tc_profile",
        0,
        1
      ],
      [
        "bitmap_tc_profile",
        1,
        3
      ]
    ]
  },
  "txpdr_internal_fifo_alm_full": {
    "type": "register",
    "block": "txpdr",
    "width": 12,
    "desc": "Internal TxPDR fifos size settings. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "mcemdb_req_alm_full",
        0,
        7
      ],
      [
        "bitmap_oqg_map_alm_full",
        7,
        3
      ],
      [
        "uc_fifo_alm_full",
        10,
        2
      ]
    ]
  },
  "txpdr_txpdr_last_pd_sel_cfg": {
    "type": "register",
    "block": "txpdr",
    "width": 3,
    "desc": "Last packet descriptors bit select configuration at TxPDR in stage.",
    "fields": [
      [
        "txpdr_last_pd_sel",
        0,
        3
      ]
    ]
  },
  "txpdr_txpdr_last_pd_data": {
    "type": "register",
    "block": "txpdr",
    "width": 32,
    "desc": "Last packet descriptor selected data",
    "fields": [
      [
        "txpdr_last_pd",
        0,
        32
      ]
    ]
  },
  "txpdr_internal_debug_cfg": {
    "type": "register",
    "block": "txpdr",
    "width": 9,
    "desc": "Internal TxPDR fifos size settings. This register was used for tuning parameters during the design phase. The value of this field is optimized for the current silicon, thus the user is not expected to change its value unless instructed by Cisco Systems, Inc.",
    "fields": [
      [
        "txcgm_cbt_alm_full_cfg",
        0,
        3
      ],
      [
        "rxpdr_cbt_alm_full_cfg",
        3,
        5
      ],
      [
        "disable_ucdv_res",
        8,
        1
      ]
    ]
  },
  "txpdr_cbt_not_ready_counter": {
    "type": "register",
    "block": "txpdr",
    "width": 64,
    "desc": "Counters of back pressure clocks of the outgoing interfaces",
    "fields": [
      [
        "txcgm_cbt_not_ready_cnt",
        0,
        32
      ],
      [
        "rxpdr_cbt_not_ready_cnt",
        32,
        32
      ]
    ]
  },
  "txpdr_null_copy_counter": {
    "type": "register",
    "block": "txpdr",
    "width": 16,
    "desc": "Counter of silent dropped copies as a result of null MC-EMDB entry - this doesn\ufffdt imply congestion, but SW configuration of the MC-EMDB",
    "fields": [
      [
        "null_copy_cnt",
        0,
        16
      ]
    ]
  },
  "txpdr_debug_pd_field_value_cfg": {
    "type": "register",
    "block": "txpdr",
    "width": 156,
    "desc": "PD debugger - programmable counter based on any PD field. For example, the user can count number of PDs  with OutColor = 2",
    "fields": [
      [
        "debug_pd_field_value",
        0,
        156
      ]
    ]
  },
  "txpdr_debug_pd_field_mask_cfg": {
    "type": "register",
    "block": "txpdr",
    "width": 156,
    "desc": "PD debugger",
    "fields": [
      [
        "debug_pd_field_mask",
        0,
        156
      ]
    ]
  },
  "txpdr_debug_pd_field_status": {
    "type": "register",
    "block": "txpdr",
    "width": 96,
    "desc": "PD debug counters",
    "fields": [
      [
        "debug_pd_field_cnt",
        0,
        32
      ],
      [
        "debug_pd_total_pd_cnt",
        32,
        32
      ],
      [
        "debug_pd_total_byte_cnt",
        64,
        32
      ]
    ]
  },
  "txpdr_mc_list_size": {
    "type": "memory",
    "block": "txpdr",
    "width": 44,
    "desc": "MC group list size. Entry per 4 consecutive MC groups. Each 11b in the entry is the list size of MC group in MC-EMDB entries units",
    "fields": [
      [
        "mc_list_size_data",
        0,
        44
      ]
    ]
  },
  "txpdr_txrq": {
    "type": "memory",
    "block": "txpdr",
    "width": 29,
    "desc": "TX replication queues. Each entry holds the data needed for replication engine (see description per field)",
    "fields": [
      [
        "format",
        0,
        1
      ],
      [
        "mc_id",
        1,
        16
      ],
      [
        "list_size",
        17,
        11
      ],
      [
        "is_rcy",
        28,
        1
      ]
    ]
  },
  "txpdr_txrq_pdm": {
    "type": "memory",
    "block": "txpdr",
    "width": 86,
    "desc": "Stores the entire PD of the replicated packet in Txrq table",
    "fields": [
      [
        "source_slice",
        0,
        3
      ],
      [
        "ucdv",
        3,
        14
      ],
      [
        "packet_id",
        17,
        18
      ],
      [
        "packet_size",
        35,
        14
      ],
      [
        "congestion",
        49,
        1
      ],
      [
        "tc",
        50,
        3
      ],
      [
        "color",
        53,
        2
      ],
      [
        "cgm_counter_type",
        55,
        3
      ],
      [
        "lm_request",
        58,
        1
      ],
      [
        "elephant",
        59,
        1
      ],
      [
        "fabric_context",
        60,
        2
      ],
      [
        "lb_key",
        62,
        16
      ],
      [
        "lm_counter_index",
        78,
        2
      ],
      [
        "is_mirror",
        80,
        1
      ],
      [
        "mirror_cmd",
        81,
        5
      ]
    ]
  },
  "txpdr_mcemdb_req_fifo": {
    "type": "memory",
    "block": "txpdr",
    "width": 112,
    "desc": "MC-EMDB request fifo (pending for MC-EMDB results)",
    "fields": [
      [
        "pd",
        0,
        86
      ],
      [
        "last",
        86,
        1
      ],
      [
        "txrq_id",
        87,
        2
      ],
      [
        "format",
        89,
        1
      ],
      [
        "bitmap",
        90,
        18
      ],
      [
        "cache_hit",
        108,
        1
      ],
      [
        "cache_hit_index",
        109,
        3
      ]
    ]
  },
  "txpdr_mcemdb_reply_fifo": {
    "type": "memory",
    "block": "txpdr",
    "width": 73,
    "desc": "MC-EMDB reply fifo - holds the returned results",
    "fields": [
      [
        "data",
        0,
        73
      ]
    ]
  },
  "txpdr_mirror_map": {
    "type": "memory",
    "block": "txpdr",
    "width": 17,
    "desc": "MC mirror table. For each mirror copy, returns whether  mirror copy is MC type, and if so its MC-ID",
    "fields": [
      [
        "mc_mirror_mcid",
        0,
        16
      ],
      [
        "mc_mirror_is_mc",
        16,
        1
      ]
    ]
  },
  "txpdr_tc_profile_map": {
    "type": "memory",
    "block": "txpdr",
    "width": 3,
    "desc": "Defines OQG (TM port) offset of the copy, accessed with {TC-map-profile from MC-EMDB, packet TC}",
    "fields": [
      [
        "tc_profile_map_data",
        0,
        3
      ]
    ]
  },
  "txpdr_bitmap_oqg_map": {
    "type": "memory",
    "block": "txpdr",
    "width": 8,
    "desc": "Used for bitmap format of the MC-EMDB. The bitmap format uses 192b bitmap (4 entries with 48b each). For each asserted bit, the table returns destination OQG (TM port). Last 18 entries are used for FE link bitmap",
    "fields": [
      [
        "oq_group_id",
        0,
        8
      ]
    ]
  },
  "txpdr_fabric_link_map": {
    "type": "memory",
    "block": "txpdr",
    "width": 6,
    "desc": "Relevant for LC fabric slice only, maps PD.RlbTxFabricLink to OQG that represent this link",
    "fields": [
      [
        "fabric_link_port_map",
        0,
        6
      ]
    ]
  },
  "sim_access_i2c_testing_dummy_reg": {
    "type": "register",
    "block": "sim_access",
    "width": 32,
    "desc": "Dummy register for i2c testing",
    "fields": [
      [
        "i2c_testing_dummy_reg_field",
        0,
        32
      ]
    ]
  },
  "sim_access_nsim_command_mem": {
    "type": "memory",
    "block": "sim_access",
    "width": 32,
    "desc": "Memory for NSIM command structure",
    "fields": [
      [
        "nsim_command_mem_line",
        0,
        32
      ]
    ]
  },
  "sim_access_mem_address_place_udk": {
    "type": "memory",
    "block": "sim_access",
    "width": 16384,
    "desc": "Memory for NSIM Place UDK command",
    "fields": [
      [
        "nsim_command_mem_line",
        0,
        16384
      ]
    ]
  }
}