// Seed: 4030890671
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output tri0 id_2,
    output supply0 id_3,
    input wor id_4,
    input wor id_5,
    output supply1 id_6
);
  wire id_8;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    output tri1 id_2,
    output uwire id_3,
    output supply1 void id_4,
    input tri0 id_5,
    input supply0 id_6,
    inout wire id_7,
    output supply0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply0 id_11,
    input uwire id_12,
    input tri id_13,
    output wor id_14,
    input wand id_15,
    input supply0 id_16,
    input wor id_17,
    output tri1 id_18,
    input wand id_19
);
  uwire id_21, id_22, id_23 = id_6;
  module_0(
      id_21, id_11, id_21, id_21, id_11, id_12, id_14
  );
  assign id_18 = id_19;
  assign id_2.id_16 = 1'b0;
endmodule
