// Seed: 3314078436
module module_0;
  always @(posedge id_0 or posedge id_0) begin
    id_1 <= -id_0;
  end
  logic id_2 = 1'b0, id_3, id_4;
  type_6(
      id_3, 1
  );
  assign id_2 = id_3;
endmodule
