#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Nov  7 11:26:39 2022
# Process ID: 997064
# Current directory: /media/SSD2TB/wd/my_repos/DL_Benchmarking/tflite_scripts_imgnt_accuracy_and_weight_extraction
# Command line: vivado
# Log file: /media/SSD2TB/wd/my_repos/DL_Benchmarking/tflite_scripts_imgnt_accuracy_and_weight_extraction/vivado.log
# Journal file: /media/SSD2TB/wd/my_repos/DL_Benchmarking/tflite_scripts_imgnt_accuracy_and_weight_extraction/vivado.jou
# Running On: fareed-OptiPlex-7090, OS: Linux, CPU Frequency: 2900.000 MHz, CPU Physical cores: 8, Host memory: 33395 MB
#-----------------------------------------------------------
start_gui
create_project simple_design /media/SSD2TB/wd/vivado_projects/simple_design -part xczu9eg-ffvb1156-2-e
set_property board_part xilinx.com:zcu102:part0:3.4 [current_project]
set_property platform.extensible true [current_project]
create_bd_design "simple_design_zcu102"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP0 {0} CONFIG.PSU__USE__M_AXI_GP1 {0}] [get_bd_cells zynq_ultra_ps_e_0]
validate_bd_design
make_wrapper -files [get_files /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd] -top
add_files -norecurse /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.gen/sources_1/bd/simple_design_zcu102/hdl/simple_design_zcu102_wrapper.v
generate_target all [get_files  /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd]
catch { config_ip_cache -export [get_ips -all simple_design_zcu102_zynq_ultra_ps_e_0_0] }
export_ip_user_files -of_objects [get_files /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd]
launch_runs simple_design_zcu102_zynq_ultra_ps_e_0_0_synth_1 -jobs 8
wait_on_run simple_design_zcu102_zynq_ultra_ps_e_0_0_synth_1
export_simulation -of_objects [get_files /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd] -directory /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.ip_user_files/sim_scripts -ip_user_files_dir /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.ip_user_files -ipstatic_source_dir /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/modelsim} {questa=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/questa} {xcelium=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/xcelium} {vcs=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/vcs} {riviera=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd]
set_property synth_checkpoint_mode None [get_files  /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd]
generate_target all [get_files  /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd]
export_ip_user_files -of_objects [get_files /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd] -directory /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.ip_user_files/sim_scripts -ip_user_files_dir /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.ip_user_files -ipstatic_source_dir /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/modelsim} {questa=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/questa} {xcelium=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/xcelium} {vcs=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/vcs} {riviera=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property pfm_name {xilinx:zcu102:simple_design_zcu102_plt:0.0} [get_files -all {/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd}]
set_property platform.name {simple_design_zcu102_plt} [current_project]
set_property platform.design_intent.embedded {true} [current_project]
set_property platform.design_intent.datacenter {false} [current_project]
set_property platform.design_intent.server_managed {false} [current_project]
set_property platform.design_intent.external_host {false} [current_project]
set_property platform.default_output_type {sd_card} [current_project]
set_property platform.uses_pr {false} [current_project]
write_hw_platform -hw -force -file /media/SSD2TB/wd/vivado_projects/simple_design/simple_design_zcu102_wrapper.xsa
set_property PFM.AXI_PORT {M_AXI_HPM0_FPD {memport "M_AXI_GP" sptag "" memory "" is_range "false"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "false" proc_sys_reset "" status "fixed" freq_hz "99990005"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "true" proc_sys_reset "" status "fixed" freq_hz "99990005"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "true" proc_sys_reset "" status "fixed" freq_hz "99990005"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "false" proc_sys_reset "" status "fixed" freq_hz "99990005"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "true" proc_sys_reset "" status "fixed" freq_hz "99990005"}} [get_bd_cells /zynq_ultra_ps_e_0]
generate_target all [get_files  /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd]
export_ip_user_files -of_objects [get_files /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd] -directory /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.ip_user_files/sim_scripts -ip_user_files_dir /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.ip_user_files -ipstatic_source_dir /media/SSD2TB/wd/vivado_projects/simple_design/simple_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/modelsim} {questa=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/questa} {xcelium=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/xcelium} {vcs=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/vcs} {riviera=/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property pfm_name {xilinx:zcu102:simple_design_zcu102_plt:0.0} [get_files -all {/media/SSD2TB/wd/vivado_projects/simple_design/simple_design.srcs/sources_1/bd/simple_design_zcu102/simple_design_zcu102.bd}]
set_property platform.uses_pr {false} [current_project]
write_hw_platform -hw -force -file /media/SSD2TB/wd/vivado_projects/simple_design/simple_design_zcu102_wrapper.xsa
set_property platform.extensible false [current_project]
write_hw_platform -fixed -force -file /media/SSD2TB/wd/vivado_projects/simple_design/simple_design_zcu102_wrapper.xsa
