
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.429579                       # Number of seconds simulated
sim_ticks                                429578568000                       # Number of ticks simulated
final_tick                               1135645368500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 139229                       # Simulator instruction rate (inst/s)
host_op_rate                                   147707                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29904842                       # Simulator tick rate (ticks/s)
host_mem_usage                                3443080                       # Number of bytes of host memory used
host_seconds                                 14364.85                       # Real time elapsed on the host
sim_insts                                  2000000006                       # Number of instructions simulated
sim_ops                                    2121795553                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1135645368500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        91584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     24999936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25091520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        91584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         91584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8895296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8895296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       390624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              392055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        138989                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             138989                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       213195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     58196423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              58409618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       213195                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           213195                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20707029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20707029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20707029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       213195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     58196423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             79116647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      392055                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     138989                       # Number of write requests accepted
system.mem_ctrls.readBursts                    392055                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   138989                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               25065920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   25600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8893440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25091520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8895296                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    400                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             23128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            23972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            23950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9248                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  429577395500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                392055                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               138989                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  334694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       142504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.304160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.499745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.335246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        58426     41.00%     41.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        50556     35.48%     76.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7109      4.99%     81.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6007      4.22%     85.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3406      2.39%     88.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2870      2.01%     90.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2749      1.93%     92.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2103      1.48%     93.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9278      6.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       142504                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8173                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.793956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.757541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    305.004437                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          8127     99.44%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           11      0.13%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            5      0.06%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            6      0.07%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            4      0.05%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.01%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.01%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            2      0.02%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            3      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            7      0.09%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            3      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8173                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.002325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.971638                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.023521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4099     50.15%     50.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              108      1.32%     51.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3833     46.90%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              115      1.41%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.21%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8173                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  12714615750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             20058147000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1958275000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     32463.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51213.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        58.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     58.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   272849                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  115261                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.93                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     808929.95                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                537520620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                285698985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1385531280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              360613260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         26562282240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          10086484590                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1192796640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     84459092790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     30164661600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      37358746890                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           192399549405                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            447.879765                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         404337764250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1977574250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   11276324000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 140568051000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  78554906750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   11985361000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 185216351000                       # Time in different power states
system.mem_ctrls_1.actEnergy                479965080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                255103695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1410885420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              364757940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         22806217200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           8873025840                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            956170560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     75937658340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     24693285600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      45184812870                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           180970915575                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            421.275475                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         407610291000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1514281250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    9678368000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 176774672000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  64305909250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   10774612500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 166530725000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1135645368500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1135645368500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1135645368500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1135645368500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1135645368500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1135645368500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1135645368500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           6689731                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           383447943                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6690755                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             57.310116                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.149685                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.850315                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000146                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999854                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          706                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         807847571                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        807847571                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1135645368500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    265025264                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       265025264                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    118002181                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      118002181                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data            6                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    383027445                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        383027445                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    383027445                       # number of overall hits
system.cpu.dcache.overall_hits::total       383027445                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     16479066                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      16479066                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1072397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1072397                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     17551463                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17551463                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     17551463                       # number of overall misses
system.cpu.dcache.overall_misses::total      17551463                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 218253993000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 218253993000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  69614468374                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  69614468374                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       214000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       214000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 287868461374                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 287868461374                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 287868461374                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 287868461374                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    281504330                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    281504330                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    119074578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    119074578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    400578908                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    400578908                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    400578908                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    400578908                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.058539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058539                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.009006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009006                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.043815                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043815                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.043815                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043815                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 13244.318155                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13244.318155                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 64914.829465                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64914.829465                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 71333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 16401.394082                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16401.394082                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 16401.394082                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16401.394082                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       288268                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1151                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             23605                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.212158                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets         1151                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3642168                       # number of writebacks
system.cpu.dcache.writebacks::total           3642168                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      9988478                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      9988478                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       873257                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       873257                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     10861735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10861735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     10861735                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10861735                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      6490588                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6490588                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       199140                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       199140                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      6689728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6689728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      6689728                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6689728                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 103397076500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 103397076500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  10925425961                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10925425961                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       211000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       211000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 114322502461                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 114322502461                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 114322502461                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 114322502461                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.023057                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023057                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001672                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001672                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.016700                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016700                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.016700                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016700                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 15930.309627                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15930.309627                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 54863.040881                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54863.040881                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 70333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 17089.260200                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17089.260200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 17089.260200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17089.260200                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1135645368500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1991                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1043090818                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2503                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          416736.243708                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   248.220686                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   263.779314                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.484806                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.515194                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         533522091                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        533522091                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1135645368500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    266757837                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       266757837                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    266757837                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        266757837                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    266757837                       # number of overall hits
system.cpu.icache.overall_hits::total       266757837                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         2213                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2213                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         2213                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2213                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         2213                       # number of overall misses
system.cpu.icache.overall_misses::total          2213                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    180239999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    180239999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    180239999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    180239999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    180239999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    180239999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    266760050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    266760050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    266760050                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    266760050                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    266760050                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    266760050                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 81446.000452                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81446.000452                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 81446.000452                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81446.000452                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 81446.000452                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81446.000452                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          185                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    92.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1991                       # number of writebacks
system.cpu.icache.writebacks::total              1991                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          222                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          222                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          222                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          222                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          222                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          222                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1991                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1991                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         1991                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1991                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         1991                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1991                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    159512500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    159512500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    159512500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    159512500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    159512500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    159512500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 80116.775490                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80116.775490                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 80116.775490                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80116.775490                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 80116.775490                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80116.775490                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1135645368500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    393605                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    22788265                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    426373                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     53.446783                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       65.302316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          8.239438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8709.478352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    46.977164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 23938.002730                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.265792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.001434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.730530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3713                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28644                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 107416717                       # Number of tag accesses
system.l2.tags.data_accesses                107416717                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1135645368500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3642168                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3642168                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         1990                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1990                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       100915                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                100915                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst          556                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                556                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      6198189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6198189                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst           556                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       6299104                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6299660                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst          556                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      6299104                       # number of overall hits
system.l2.overall_hits::total                 6299660                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data        98225                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               98225                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         1435                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1435                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       292402                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          292402                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         1435                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       390627                       # number of demand (read+write) misses
system.l2.demand_misses::total                 392062                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1435                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       390627                       # number of overall misses
system.l2.overall_misses::total                392062                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data   9558683000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9558683000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    150500500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    150500500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data  28259654000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  28259654000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    150500500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  37818337000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37968837500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    150500500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  37818337000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37968837500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3642168                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3642168                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         1990                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1990                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       199140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            199140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst         1991                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1991                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      6490591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6490591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         1991                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      6689731                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6691722                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         1991                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      6689731                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6691722                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.493246                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.493246                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.720743                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.720743                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.045050                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.045050                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.720743                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.058392                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058589                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.720743                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.058392                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058589                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 97314.156274                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97314.156274                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 104878.397213                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104878.397213                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 96646.582445                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96646.582445                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 104878.397213                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 96814.447030                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96843.962179                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 104878.397213                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 96814.447030                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96843.962179                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               138989                       # number of writebacks
system.l2.writebacks::total                    138989                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data        98225                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          98225                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         1431                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1431                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       292399                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       292399                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       390624                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            392055                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       390624                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           392055                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   8576433000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8576433000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    135909500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    135909500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  25335488000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25335488000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    135909500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  33911921000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  34047830500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    135909500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  33911921000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34047830500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.493246                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.493246                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.718734                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.718734                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.045050                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.045050                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.718734                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.058392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058588                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.718734                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.058392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.058588                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 87314.156274                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87314.156274                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 94975.192173                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94975.192173                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 86646.972117                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86646.972117                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 94975.192173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 86814.740006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86844.525641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 94975.192173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 86814.740006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86844.525641                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        784006                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       392007                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1135645368500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             293830                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       138989                       # Transaction distribution
system.membus.trans_dist::CleanEvict           252962                       # Transaction distribution
system.membus.trans_dist::ReadExReq             98225                       # Transaction distribution
system.membus.trans_dist::ReadExResp            98225                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        293830                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1176061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1176061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33986816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33986816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            392055                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  392055    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              392055                       # Request fanout histogram
system.membus.reqLayer0.occupancy           669981000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1055697500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        48064359                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     44774559                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      3565889                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     36190464                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        19655894                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     54.312357                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          232786                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        11027                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits         1447                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         9580                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted          103                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1135645368500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1135645368500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1135645368500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1135645368500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1135645368500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                859157138                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    268928019                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1087188244                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            48064359                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     19890127                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             586448506                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         7155706                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          136                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         266760050                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1225409                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    858954528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.282513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.282243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        344652377     40.12%     40.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        201400475     23.45%     63.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         38485303      4.48%     68.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        274416373     31.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    858954528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.055944                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.265413                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        243983639                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     122616011                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         472041328                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      16738275                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        3575265                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     17574841                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          3017                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1075922480                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       9165307                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        3575265                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        258159326                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        65004153                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         3011                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         473398530                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      58814235                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1064157646                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       4581627                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      11013927                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         578322                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       34692933                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       12345771                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents           62                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1547846490                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8392406592                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    694227304                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    944161392                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1471139075                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         76707333                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts           20                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          34041367                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    300140151                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    122122577                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      4935940                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2526195                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1059158464                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded           38                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1043973076                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1189842                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     48291747                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    133284091                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    858954528                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.215400                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.223140                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    332921501     38.76%     38.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    198814823     23.15%     61.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    172916483     20.13%     82.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    127080877     14.79%     96.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     18571566      2.16%     98.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      8217406      0.96%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       329038      0.04%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        87538      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        15296      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    858954528                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        18907861     28.42%     28.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           6537      0.01%     28.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               6      0.00%     28.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     28.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     28.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     28.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     28.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     28.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     28.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     28.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     28.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     28.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     28.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     28.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     28.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     28.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     28.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     28.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     28.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     28.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     28.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     28.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd     11202679     16.84%     45.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     45.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp       292379      0.44%     45.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt       235460      0.35%     46.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv       105151      0.16%     46.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc      1890289      2.84%     49.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      7647308     11.49%     60.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      1516166      2.28%     62.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt      3266367      4.91%     67.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       17653419     26.53%     94.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3810301      5.73%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     198252760     18.99%     18.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       432567      0.04%     19.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            38      0.00%     19.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     19.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     19.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     19.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     19.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     19.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     19.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     19.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     19.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     19.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     19.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     19.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     19.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     19.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     19.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     19.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     19.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     19.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     19.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     19.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd    175901263     16.85%     35.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     35.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     18765551      1.80%     37.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4254345      0.41%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv     15915663      1.52%     39.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     25053197      2.40%     42.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult    128919005     12.35%     54.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     43006462      4.12%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt     15632111      1.50%     59.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     72145612      6.91%     66.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     22614843      2.17%     69.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    225124719     21.56%     90.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     97954940      9.38%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1043973076                       # Type of FU issued
system.switch_cpus.iq.rate                   1.215113                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            66533923                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.063731                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   1525011445                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    364799065                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    305149443                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1489612994                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    742665482                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    729513751                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      352661404                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       757845595                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     11793865                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     18184609                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        37660                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        14506                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      2982332                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1582                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        56964                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        3575265                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        22515957                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      11992867                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1059158522                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     300140151                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    122122577                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts           20                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          82476                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      11815475                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        14506                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2030127                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1758135                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      3788262                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1037390105                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     293438363                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      6582965                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                    20                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            413452644                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         39809058                       # Number of branches executed
system.switch_cpus.iew.exec_stores          120014281                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.207451                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1034879147                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1034663194                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         490190541                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         667147409                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.204277                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.734756                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     43674274                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           27                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      3563301                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    851782727                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.186766                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.081737                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    534091184     62.70%     62.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     71077555      8.34%     71.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     99958006     11.74%     82.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     63362221      7.44%     90.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     13627033      1.60%     91.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     15920731      1.87%     93.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      4203588      0.49%     94.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      5886085      0.69%     94.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     43656324      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    851782727                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000019                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1010866732                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              401095779                       # Number of memory references committed
system.switch_cpus.commit.loads             281955534                       # Number of loads committed
system.switch_cpus.commit.membars                  12                       # Number of memory barriers committed
system.switch_cpus.commit.branches           37219807                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          728430353                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         550203137                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       160940                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    183214808     18.12%     18.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       425768      0.04%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           21      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd    175724153     17.38%     35.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     35.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     18365572      1.82%     37.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4212182      0.42%     37.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv     15915490      1.57%     39.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     24475261      2.42%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult    128865138     12.75%     54.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     42940452      4.25%     58.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt     15632108      1.55%     60.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     59220798      5.86%     66.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     21209412      2.10%     68.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    222734736     22.03%     90.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     97930833      9.69%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1010866732                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      43656324                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1862667292                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2116261182                       # The number of ROB writes
system.switch_cpus.timesIdled                    1960                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  202610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000005                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1010866718                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.859157                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.859157                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.163931                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.163931                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        667418375                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       200646607                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         934407144                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        617126085                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4009650314                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        285528161                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      5957793799                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      401650826                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     13383444                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6691723                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         5555                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1654                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1654                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1135645368500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6492582                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3781157                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1991                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3302179                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           199140                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          199140                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1991                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6490591                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5973                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     20069193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20075166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       254848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    661241536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              661496384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          393605                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8895296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7085327                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001018                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031884                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7078117     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7210      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7085327                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10335881000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2994484                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10034598995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
