<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="367500fs"></ZoomStartTime>
      <ZoomEndTime time="13747501fs"></ZoomEndTime>
      <Cursor1Time time="2597500fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="253"></NameColumnWidth>
      <ValueColumnWidth column_width="76"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="7" />
   <wvobject type="divider" fp_name="divider67">
      <obj_property name="label">TestBench</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">#FFFF00</obj_property>
   </wvobject>
   <wvobject fp_name="group65" type="group">
      <obj_property name="label">TB SIGNALS</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/testbench/sys_clk_p" type="logic">
         <obj_property name="ElementShortName">sys_clk_p</obj_property>
         <obj_property name="ObjectShortName">sys_clk_p</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/sys_clk_n" type="logic">
         <obj_property name="ElementShortName">sys_clk_n</obj_property>
         <obj_property name="ObjectShortName">sys_clk_n</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/gpio_buttons" type="array">
         <obj_property name="ElementShortName">gpio_buttons[1:0]</obj_property>
         <obj_property name="ObjectShortName">gpio_buttons[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/gpio_switch" type="logic">
         <obj_property name="ElementShortName">gpio_switch</obj_property>
         <obj_property name="ObjectShortName">gpio_switch</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/leds_n" type="array">
         <obj_property name="ElementShortName">leds_n[3:0]</obj_property>
         <obj_property name="ObjectShortName">leds_n[3:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider68">
      <obj_property name="label">SineGen</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group66" type="group">
      <obj_property name="label">DUT SIGNALS</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/testbench/dut/sine" type="array">
         <obj_property name="DisplayName">FullPathName</obj_property>
         <obj_property name="ElementShortName">sine[19:0]</obj_property>
         <obj_property name="ObjectShortName">sine[19:0]</obj_property>
         <obj_property name="WaveformStyle">STYLE_ANALOG</obj_property>
         <obj_property name="CellHeight">100</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/sineSel" type="array">
         <obj_property name="DisplayName">FullPathName</obj_property>
         <obj_property name="ElementShortName">sineSel[1:0]</obj_property>
         <obj_property name="ObjectShortName">sineSel[1:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group69" type="group">
      <obj_property name="label">Inputs</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/testbench/dut/U_SINEGEN/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/U_SINEGEN/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/U_SINEGEN/sel" type="array">
         <obj_property name="ElementShortName">sel[1:0]</obj_property>
         <obj_property name="ObjectShortName">sel[1:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group70" type="group">
      <obj_property name="label">Outputs</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/testbench/dut/U_SINEGEN/sine" type="array">
         <obj_property name="DisplayName">FullPathName</obj_property>
         <obj_property name="ElementShortName">sine[19:0]</obj_property>
         <obj_property name="ObjectShortName">sine[19:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group71" type="group">
      <obj_property name="label">InternalSignals</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/testbench/dut/U_SINEGEN/sine_m_plus_l" type="array">
         <obj_property name="ElementShortName">sine_m_plus_l[19:0]</obj_property>
         <obj_property name="ObjectShortName">sine_m_plus_l[19:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/U_SINEGEN/m_axis_data_tdata_sine_low" type="array">
         <obj_property name="ElementShortName">m_axis_data_tdata_sine_low[15:0]</obj_property>
         <obj_property name="ObjectShortName">m_axis_data_tdata_sine_low[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/U_SINEGEN/m_axis_data_tdata_sine_high" type="array">
         <obj_property name="ElementShortName">m_axis_data_tdata_sine_high[23:0]</obj_property>
         <obj_property name="ObjectShortName">m_axis_data_tdata_sine_high[23:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/U_SINEGEN/count" type="array">
         <obj_property name="ElementShortName">count[9:0]</obj_property>
         <obj_property name="ObjectShortName">count[9:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/U_SINEGEN/aresetn_sig_rrr" type="logic">
         <obj_property name="ElementShortName">aresetn_sig_rrr</obj_property>
         <obj_property name="ObjectShortName">aresetn_sig_rrr</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/U_SINEGEN/aresetn_sig_rr" type="logic">
         <obj_property name="ElementShortName">aresetn_sig_rr</obj_property>
         <obj_property name="ObjectShortName">aresetn_sig_rr</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/U_SINEGEN/aresetn_sig_r" type="logic">
         <obj_property name="ElementShortName">aresetn_sig_r</obj_property>
         <obj_property name="ObjectShortName">aresetn_sig_r</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/U_SINEGEN/aresetn_sig" type="logic">
         <obj_property name="ElementShortName">aresetn_sig</obj_property>
         <obj_property name="ObjectShortName">aresetn_sig</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/U_SINEGEN/aresetn" type="logic">
         <obj_property name="ElementShortName">aresetn</obj_property>
         <obj_property name="ObjectShortName">aresetn</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/U_SINEGEN/aclk" type="logic">
         <obj_property name="ElementShortName">aclk</obj_property>
         <obj_property name="ObjectShortName">aclk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/U_SINEGEN/s_axis_phase_tdata_sine_high" type="array">
         <obj_property name="ElementShortName">s_axis_phase_tdata_sine_high[15:0]</obj_property>
         <obj_property name="ObjectShortName">s_axis_phase_tdata_sine_high[15:0]</obj_property>
         <obj_property name="Radix">BINARYRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/U_SINEGEN/s_axis_phase_tdata_sine_mid" type="array">
         <obj_property name="ElementShortName">s_axis_phase_tdata_sine_mid[7:0]</obj_property>
         <obj_property name="ObjectShortName">s_axis_phase_tdata_sine_mid[7:0]</obj_property>
         <obj_property name="Radix">BINARYRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/U_SINEGEN/s_axis_phase_tdata_sine_low" type="array">
         <obj_property name="ElementShortName">s_axis_phase_tdata_sine_low[7:0]</obj_property>
         <obj_property name="ObjectShortName">s_axis_phase_tdata_sine_low[7:0]</obj_property>
         <obj_property name="Radix">BINARYRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/U_SINEGEN/sine_l" type="array">
         <obj_property name="ElementShortName">sine_l[15:0]</obj_property>
         <obj_property name="ObjectShortName">sine_l[15:0]</obj_property>
         <obj_property name="WaveformStyle">STYLE_ANALOG</obj_property>
         <obj_property name="CellHeight">100</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
