# 32b Brent Kung adder in VHDL
## Abstract
This project implements a 32 bit Brent Kung adder in VHDL using the structural architecture. The delay values used in the architecture are given below. 
* XOR gate    : 381 ps
* AND gate    : 344 ps
* OR  gate    : 331 ps
* AND-OR gate : 381 ps

## Code details
* 32b_adder.vhdl : code for the 32 bit Brent Kung adder
* tb_32b_adder.vhd : a sample testbench for the adder
## Results
A sample testbench output is given below.

![Brent Kung Result](https://github.com/shyama95/32b-brent-kung-adder/blob/master/sample-output.png)
