<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>TRON</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>TRN_DAC_3482_IC_INTERFACE</spirit:name>
  <spirit:version>1.8</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">9</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S01_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S01_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S01_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S01_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S01_AXIS_CLK.ASSOCIATED_BUSIF">S01_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S01_AXIS_CLK.ASSOCIATED_RESET">s01_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>TRN_DAC_3482_IC_INTERFACE_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a89bd37f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>TRN_DAC_3482_IC_INTERFACE_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a89bd37f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7698642f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9246e8a2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>abaaaaac</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>dat_frm_dvc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fsync_frm_dvc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="7" spirit:rangeType="long">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S01_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S01 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH">16</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_20dc6536</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/TRN_DAC_3482_IC_INTERFACE_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/TRN_DAC_3482_IC_INTERFACE_v1_0_S00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/TRN_DAC_3482_IC_INTERFACE_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_488a0c09</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/TRN_DAC_3482_IC_INTERFACE_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/TRN_DAC_3482_IC_INTERFACE_v1_0_S00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/TRN_DAC_3482_IC_INTERFACE_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/TRN_DAC_3482_IC_INTERFACE_v1_0/data/TRN_DAC_3482_IC_INTERFACE.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TRN_DAC_3482_IC_INTERFACE_v1_0/data/TRN_DAC_3482_IC_INTERFACE.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TRN_DAC_3482_IC_INTERFACE_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TRN_DAC_3482_IC_INTERFACE_v1_0/src/TRN_DAC_3482_IC_INTERFACE.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TRN_DAC_3482_IC_INTERFACE_v1_0/src/TRN_DAC_3482_IC_INTERFACE.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TRN_DAC_3482_IC_INTERFACE_v1_0/src/TRN_DAC_3482_IC_INTERFACE_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/TRN_DAC_3482_IC_INTERFACE_v1_8.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_9246e8a2</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>gui/TRN_DAC_3482_IC_INTERFACE_v1_5.gtcl</spirit:name>
        <spirit:userFileType>GTCL</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>DAC 3482 Driver</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:minimum="0" spirit:maximum="20" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_20dc6536" spirit:order="7">16</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">TRN_DAC_3482_IC_INTERFACE_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S01 AXIS DATA WIDTH</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_20dc6536">16</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S01_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>TRN_DAC_3482_IC_INTERFACE_v1.8</xilinx:displayName>
      <xilinx:vendorDisplayName>TRON</xilinx:vendorDisplayName>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:TRN_DAC_3482_IC_INTERFACE:1.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>TRON:user:TRN_DAC_3482_IC_INTERFACE:1.1</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>TRON:user:TRN_DAC_3482_IC_INTERFACE:1.2</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>TRON:user:TRN_DAC_3482_IC_INTERFACE:1.3</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>TRON:user:TRN_DAC_3482_IC_INTERFACE:1.4</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>TRON:user:TRN_DAC_3482_IC_INTERFACE:1.5</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>TRON:user:TRN_DAC_3482_IC_INTERFACE:1.6</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>TRON:user:TRN_DAC_3482_IC_INTERFACE:1.7</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2022-10-08T12:16:17Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@310c3f30_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29730c95_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1983c417_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38cef7e6_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e242d9b_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55cb2ccd_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17608267_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@576b1024_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3605900e_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@657f0d5e_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1efeded_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@251a3b7c_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c706ce1_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218a20bf_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b2c323_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470db407_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50eb66c1_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1776b80d_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fcb8a95_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f548d31_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0fc317_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a584e7b_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6d1144_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0d5553_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22ac1169_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e45060_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe69d1d_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@195484d0_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d37b6bf_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a76956c_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35c0432a_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e82c33c_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c8f611_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b806d_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56e08f14_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@655d0913_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b11245c_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d5da5e1_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29dce6cb_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a944e9_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a078478_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a1fdf8_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@794e891d_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60cc5390_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@327381d6_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11211b34_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db1c39_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e2099d0_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c5d58a_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d22cfd_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@368dc38b_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3670d141_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650b248d_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5965a2fa_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@303b9fcf_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f151e5a_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273365ce_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@476a703a_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4abda55b_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7961f9b8_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a342826_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26b0e363_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2edd5018_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289f36b5_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60cc3561_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7e1946_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f110087_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@345a95d1_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e256f5a_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb76787_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5937eed8_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eb9e065_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c904cf_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e234e1_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f9a848_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7751a7e3_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1049a6e6_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32ce5b37_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@549695c1_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73418b40_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@312a8fe3_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b9175aa_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67842e20_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b42d385_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29df57b8_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a1f990a_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f6c8cfd_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64bb9d58_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ae722a_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157fbe17_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582fa68_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58a669cb_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e762473_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cbbb56c_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ee8845_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4199be89_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b7518b_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d3507f_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a7daca5_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@602998f6_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70cdaf69_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b049f3f_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b687b9_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29560ff7_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51006378_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66904a5f_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c379af_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391a92d9_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b9f050_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc989d6_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e917af4_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bd9a743_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@137dba9c_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b050ed3_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15941fb_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63d219e1_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f47e77_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2764d1c9_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d46cd64_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4046f0b5_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2babd30c_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@720e3216_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d67e5cf_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@201b60ea_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73bc1c7e_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b20a3d_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f66b2e7_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35599918_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0252a0_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f992041_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75a3b1a0_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2091974c_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c9b91cb_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c633f2f_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a70e081_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39cc1384_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6461316c_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23ac4a7e_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ecf3c00_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21fc752c_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f0df5d_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@179e130f_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd52c46_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c5cdd_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c51b89_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70adb5e4_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47367ab1_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ea6c23_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b11ebd0_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@461c5c_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ff30cf_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c6910c0_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@152070a9_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb93775_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc23206_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db9e52e_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cae62c4_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38bc2f0d_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ae2d96_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b6fbf7_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a4905aa_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f0282f7_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2467e62b_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd25bce_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18bb11b6_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@790ba66_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed54b0e_ARCHIVE_LOCATION">c:/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d6f9db9_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@209a4aad_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4902e4c5_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a1b0028_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7eb613a8_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ef26bf1_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b46182_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ea3cf70_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20bfea02_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b0a720c_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51cca7fd_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fb72713_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c8571c_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d421737_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cee5f0_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57ecb7ac_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bbf8d51_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b742a2b_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a9406bd_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1acedb40_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@483d8718_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b2dfc53_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7604fd80_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f72325f_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b068b58_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55ac08c1_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c3ed28e_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64abd8ca_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1486836a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d9faab1_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c8940f4_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b22bda9_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@210ecadc_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3909e9af_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a242556_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f804ed4_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bd98178_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10a14d66_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b742d9d_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59e4994_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1777d22f_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41a4c564_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14e31ce2_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e615d57_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b4085e8_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19496eb_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@795d0161_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f208ff0_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59310937_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@345ffc6a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18b330af_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@366ec583_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46c05a7_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74a5c38d_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e929450_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7aec61a1_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23ab0bd8_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e2c2d3b_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c6ff0ab_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38168688_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fe4a4b9_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e746196_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7eb1916e_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47c0d081_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@711d103f_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c7df80e_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d536109_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24023b2_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3381f4c9_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3af05162_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1da0f89d_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@493463d_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6948112d_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a0eafed_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65b0fe5d_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@705b9681_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38a257a5_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2015c073_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63190dfa_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7637aefc_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c292215_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69bbf5e_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e6c7bb5_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e1870cf_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79834df8_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d2550f2_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27bd596a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1481626a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71dfe128_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e69d78d_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@753362a2_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d8d7642_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42bde102_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68f0a4d9_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57da5c60_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c4d7dbc_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ea42222_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6475584b_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13d6eaf2_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1024e183_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6595dbca_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17f90046_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fb301a2_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11944c56_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45015811_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4715b671_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d71133e_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@424d026f_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@554cc527_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b9e2a86_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b0b0a47_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4644447d_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f7a6791_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ee39033_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d7e0f1a_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18501f2d_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70e53421_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9af4afc_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d617a36_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32666c65_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b517bd7_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f18d1da_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74ec13f1_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57975abd_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a0b4788_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@379ac59a_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27b6fdd1_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2265b492_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c602004_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d80d8c_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ab883d9_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6acfd47_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7868919c_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bdd37f4_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e45710_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d779c9_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_DAC_3482_IC_INTERFACE_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="8a9a758a"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="de272a90"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d3915e18"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="73c0ebec"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="6d4b18be"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
