

================================================================
== Vitis HLS Report for 'gsm_norm'
================================================================
* Date:           Wed Jul  9 03:57:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.874 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.51>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/gsm.tcl:16]   --->   Operation 3 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105)   --->   "%trunc_ln16 = trunc i64 %a_read" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/gsm.tcl:16]   --->   Operation 4 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.14ns)   --->   "%icmp_ln107 = icmp_slt  i64 %a_read, i64 18446744072635809793" [data/benchmarks/gsm/gsm_add.c:107]   --->   Operation 5 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %a_read, i32 63" [data/benchmarks/gsm/gsm_add.c:105]   --->   Operation 6 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105)   --->   "%select_ln105 = select i1 %tmp, i32 4294967295, i32 0" [data/benchmarks/gsm/gsm_add.c:105]   --->   Operation 7 'select' 'select_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node xor_ln112_2)   --->   "%trunc_ln105 = trunc i64 %a_read" [data/benchmarks/gsm/gsm_add.c:105]   --->   Operation 8 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node xor_ln112_2)   --->   "%select_ln105_1 = select i1 %tmp, i16 65535, i16 0" [data/benchmarks/gsm/gsm_add.c:105]   --->   Operation 9 'select' 'select_ln105_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node xor_ln112_1)   --->   "%trunc_ln105_1 = trunc i64 %a_read" [data/benchmarks/gsm/gsm_add.c:105]   --->   Operation 10 'trunc' 'trunc_ln105_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node xor_ln112_1)   --->   "%select_ln105_2 = select i1 %tmp, i8 255, i8 0" [data/benchmarks/gsm/gsm_add.c:105]   --->   Operation 11 'select' 'select_ln105_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node xor_ln112)   --->   "%trunc_ln105_2 = trunc i64 %a_read" [data/benchmarks/gsm/gsm_add.c:105]   --->   Operation 12 'trunc' 'trunc_ln105_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node xor_ln112)   --->   "%select_ln105_3 = select i1 %tmp, i24 16777215, i24 0" [data/benchmarks/gsm/gsm_add.c:105]   --->   Operation 13 'select' 'select_ln105_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln105 = xor i32 %select_ln105, i32 %trunc_ln16" [data/benchmarks/gsm/gsm_add.c:105]   --->   Operation 14 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln112 = xor i24 %select_ln105_3, i24 %trunc_ln105_2" [data/benchmarks/gsm/gsm_add.c:112]   --->   Operation 15 'xor' 'xor_ln112' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln112_1 = xor i8 %select_ln105_2, i8 %trunc_ln105_1" [data/benchmarks/gsm/gsm_add.c:112]   --->   Operation 16 'xor' 'xor_ln112_1' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.29ns) (out node of the LUT)   --->   "%xor_ln112_2 = xor i16 %select_ln105_1, i16 %trunc_ln105" [data/benchmarks/gsm/gsm_add.c:112]   --->   Operation 17 'xor' 'xor_ln112_2' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln105, i32 16, i32 31" [data/benchmarks/gsm/gsm_add.c:112]   --->   Operation 18 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.78ns)   --->   "%icmp_ln112 = icmp_eq  i16 %tmp_1, i16 0" [data/benchmarks/gsm/gsm_add.c:112]   --->   Operation 19 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln105, i32 24, i32 31" [data/benchmarks/gsm/gsm_add.c:113]   --->   Operation 20 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%icmp_ln113 = icmp_eq  i8 %tmp_2, i8 0" [data/benchmarks/gsm/gsm_add.c:113]   --->   Operation 21 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i8 %xor_ln112_1" [data/benchmarks/gsm/gsm_add.c:115]   --->   Operation 22 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bitoff_addr = getelementptr i4 %bitoff, i64 0, i64 %zext_ln115" [data/benchmarks/gsm/gsm_add.c:115]   --->   Operation 23 'getelementptr' 'bitoff_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.61ns)   --->   "%bitoff_load = load i8 %bitoff_addr" [data/benchmarks/gsm/gsm_add.c:115]   --->   Operation 24 'load' 'bitoff_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln112_2, i32 8, i32 15" [data/benchmarks/gsm/gsm_add.c:115]   --->   Operation 25 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i8 %trunc_ln2" [data/benchmarks/gsm/gsm_add.c:115]   --->   Operation 26 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bitoff_addr_1 = getelementptr i4 %bitoff, i64 0, i64 %zext_ln115_1" [data/benchmarks/gsm/gsm_add.c:115]   --->   Operation 27 'getelementptr' 'bitoff_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.61ns)   --->   "%bitoff_load_1 = load i8 %bitoff_addr_1" [data/benchmarks/gsm/gsm_add.c:115]   --->   Operation 28 'load' 'bitoff_load_1' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln112, i32 16, i32 23" [data/benchmarks/gsm/gsm_add.c:114]   --->   Operation 29 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i8 %trunc_ln3" [data/benchmarks/gsm/gsm_add.c:114]   --->   Operation 30 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%bitoff_addr_2 = getelementptr i4 %bitoff, i64 0, i64 %zext_ln114" [data/benchmarks/gsm/gsm_add.c:114]   --->   Operation 31 'getelementptr' 'bitoff_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.61ns)   --->   "%bitoff_load_2 = load i8 %bitoff_addr_2" [data/benchmarks/gsm/gsm_add.c:114]   --->   Operation 32 'load' 'bitoff_load_2' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i8 %tmp_2" [data/benchmarks/gsm/gsm_add.c:113]   --->   Operation 33 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%bitoff_addr_3 = getelementptr i4 %bitoff, i64 0, i64 %zext_ln113_1" [data/benchmarks/gsm/gsm_add.c:113]   --->   Operation 34 'getelementptr' 'bitoff_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (0.61ns)   --->   "%bitoff_load_3 = load i8 %bitoff_addr_3" [data/benchmarks/gsm/gsm_add.c:113]   --->   Operation 35 'load' 'bitoff_load_3' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_1 : Operation 36 [1/1] (0.12ns)   --->   "%xor_ln107 = xor i1 %icmp_ln107, i1 1" [data/benchmarks/gsm/gsm_add.c:107]   --->   Operation 36 'xor' 'xor_ln107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %xor_ln105, i32 8, i32 31" [data/benchmarks/gsm/gsm_add.c:115]   --->   Operation 37 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.83ns)   --->   "%icmp_ln115 = icmp_eq  i24 %tmp_3, i24 0" [data/benchmarks/gsm/gsm_add.c:115]   --->   Operation 38 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.12ns)   --->   "%and_ln107 = and i1 %icmp_ln115, i1 %xor_ln107" [data/benchmarks/gsm/gsm_add.c:107]   --->   Operation 39 'and' 'and_ln107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%icmp_ln115_1 = icmp_ne  i8 %trunc_ln2, i8 0" [data/benchmarks/gsm/gsm_add.c:115]   --->   Operation 40 'icmp' 'icmp_ln115_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln107)   --->   "%and_ln107_1 = and i1 %icmp_ln115_1, i1 %xor_ln107" [data/benchmarks/gsm/gsm_add.c:107]   --->   Operation 41 'and' 'and_ln107_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln107)   --->   "%and_ln107_2 = and i1 %and_ln107_1, i1 %icmp_ln112" [data/benchmarks/gsm/gsm_add.c:107]   --->   Operation 42 'and' 'and_ln107_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_4)   --->   "%xor_ln112_3 = xor i1 %icmp_ln112, i1 1" [data/benchmarks/gsm/gsm_add.c:112]   --->   Operation 43 'xor' 'xor_ln112_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_4)   --->   "%and_ln107_3 = and i1 %xor_ln112_3, i1 %xor_ln107" [data/benchmarks/gsm/gsm_add.c:107]   --->   Operation 44 'and' 'and_ln107_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln107_4 = and i1 %and_ln107_3, i1 %icmp_ln113" [data/benchmarks/gsm/gsm_add.c:107]   --->   Operation 45 'and' 'and_ln107_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln107 = or i1 %and_ln107_4, i1 %and_ln107_2" [data/benchmarks/gsm/gsm_add.c:107]   --->   Operation 46 'or' 'or_ln107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/gsm.tcl:16]   --->   Operation 47 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (0.61ns)   --->   "%bitoff_load = load i8 %bitoff_addr" [data/benchmarks/gsm/gsm_add.c:115]   --->   Operation 48 'load' 'bitoff_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i4 %bitoff_load" [data/benchmarks/gsm/gsm_add.c:112]   --->   Operation 49 'zext' 'zext_ln112' <Predicate = (and_ln107 & !or_ln107)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.70ns)   --->   "%add_ln112 = add i5 %zext_ln112, i5 23" [data/benchmarks/gsm/gsm_add.c:112]   --->   Operation 50 'add' 'add_ln112' <Predicate = (and_ln107 & !or_ln107)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/2] (0.61ns)   --->   "%bitoff_load_1 = load i8 %bitoff_addr_1" [data/benchmarks/gsm/gsm_add.c:115]   --->   Operation 51 'load' 'bitoff_load_1' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i4 %bitoff_load_1" [data/benchmarks/gsm/gsm_add.c:112]   --->   Operation 52 'zext' 'zext_ln112_1' <Predicate = (!and_ln107_4 & or_ln107)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln112_1 = add i5 %zext_ln112_1, i5 15" [data/benchmarks/gsm/gsm_add.c:112]   --->   Operation 53 'add' 'add_ln112_1' <Predicate = (!and_ln107_4 & or_ln107)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/2] (0.61ns)   --->   "%bitoff_load_2 = load i8 %bitoff_addr_2" [data/benchmarks/gsm/gsm_add.c:114]   --->   Operation 54 'load' 'bitoff_load_2' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_2 : Operation 55 [1/1] (0.70ns)   --->   "%add_ln112_2 = add i4 %bitoff_load_2, i4 7" [data/benchmarks/gsm/gsm_add.c:112]   --->   Operation 55 'add' 'add_ln112_2' <Predicate = (and_ln107_4 & or_ln107)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_2)   --->   "%zext_ln113 = zext i4 %add_ln112_2" [data/benchmarks/gsm/gsm_add.c:113]   --->   Operation 56 'zext' 'zext_ln113' <Predicate = (and_ln107_4 & or_ln107)> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (0.61ns)   --->   "%bitoff_load_3 = load i8 %bitoff_addr_3" [data/benchmarks/gsm/gsm_add.c:113]   --->   Operation 57 'load' 'bitoff_load_3' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_2 : Operation 58 [1/1] (0.70ns)   --->   "%add_ln112_3 = add i4 %bitoff_load_3, i4 15" [data/benchmarks/gsm/gsm_add.c:112]   --->   Operation 58 'add' 'add_ln112_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_3)   --->   "%sext_ln107 = sext i4 %add_ln112_3" [data/benchmarks/gsm/gsm_add.c:107]   --->   Operation 59 'sext' 'sext_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_2)   --->   "%select_ln107 = select i1 %and_ln107_4, i5 %zext_ln113, i5 %add_ln112_1" [data/benchmarks/gsm/gsm_add.c:107]   --->   Operation 60 'select' 'select_ln107' <Predicate = (or_ln107)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_2)   --->   "%select_ln107_1 = select i1 %and_ln107, i5 %add_ln112, i5 0" [data/benchmarks/gsm/gsm_add.c:107]   --->   Operation 61 'select' 'select_ln107_1' <Predicate = (!or_ln107)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_3)   --->   "%or_ln107_1 = or i1 %and_ln107, i1 %icmp_ln107" [data/benchmarks/gsm/gsm_add.c:107]   --->   Operation 62 'or' 'or_ln107_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln107_2 = select i1 %or_ln107, i5 %select_ln107, i5 %select_ln107_1" [data/benchmarks/gsm/gsm_add.c:107]   --->   Operation 63 'select' 'select_ln107_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_3)   --->   "%zext_ln107 = zext i5 %select_ln107_2" [data/benchmarks/gsm/gsm_add.c:107]   --->   Operation 64 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_3)   --->   "%or_ln107_2 = or i1 %or_ln107, i1 %or_ln107_1" [data/benchmarks/gsm/gsm_add.c:107]   --->   Operation 65 'or' 'or_ln107_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln107_3 = select i1 %or_ln107_2, i6 %zext_ln107, i6 %sext_ln107" [data/benchmarks/gsm/gsm_add.c:107]   --->   Operation 66 'select' 'select_ln107_3' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln116 = ret i6 %select_ln107_3" [data/benchmarks/gsm/gsm_add.c:116]   --->   Operation 67 'ret' 'ret_ln116' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bitoff]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_read            (read         ) [ 000]
trunc_ln16        (trunc        ) [ 000]
icmp_ln107        (icmp         ) [ 001]
tmp               (bitselect    ) [ 000]
select_ln105      (select       ) [ 000]
trunc_ln105       (trunc        ) [ 000]
select_ln105_1    (select       ) [ 000]
trunc_ln105_1     (trunc        ) [ 000]
select_ln105_2    (select       ) [ 000]
trunc_ln105_2     (trunc        ) [ 000]
select_ln105_3    (select       ) [ 000]
xor_ln105         (xor          ) [ 000]
xor_ln112         (xor          ) [ 000]
xor_ln112_1       (xor          ) [ 000]
xor_ln112_2       (xor          ) [ 000]
tmp_1             (partselect   ) [ 000]
icmp_ln112        (icmp         ) [ 000]
tmp_2             (partselect   ) [ 000]
icmp_ln113        (icmp         ) [ 000]
zext_ln115        (zext         ) [ 000]
bitoff_addr       (getelementptr) [ 001]
trunc_ln2         (partselect   ) [ 000]
zext_ln115_1      (zext         ) [ 000]
bitoff_addr_1     (getelementptr) [ 001]
trunc_ln3         (partselect   ) [ 000]
zext_ln114        (zext         ) [ 000]
bitoff_addr_2     (getelementptr) [ 001]
zext_ln113_1      (zext         ) [ 000]
bitoff_addr_3     (getelementptr) [ 001]
xor_ln107         (xor          ) [ 000]
tmp_3             (partselect   ) [ 000]
icmp_ln115        (icmp         ) [ 000]
and_ln107         (and          ) [ 001]
icmp_ln115_1      (icmp         ) [ 000]
and_ln107_1       (and          ) [ 000]
and_ln107_2       (and          ) [ 000]
xor_ln112_3       (xor          ) [ 000]
and_ln107_3       (and          ) [ 000]
and_ln107_4       (and          ) [ 001]
or_ln107          (or           ) [ 001]
specpipeline_ln16 (specpipeline ) [ 000]
bitoff_load       (load         ) [ 000]
zext_ln112        (zext         ) [ 000]
add_ln112         (add          ) [ 000]
bitoff_load_1     (load         ) [ 000]
zext_ln112_1      (zext         ) [ 000]
add_ln112_1       (add          ) [ 000]
bitoff_load_2     (load         ) [ 000]
add_ln112_2       (add          ) [ 000]
zext_ln113        (zext         ) [ 000]
bitoff_load_3     (load         ) [ 000]
add_ln112_3       (add          ) [ 000]
sext_ln107        (sext         ) [ 000]
select_ln107      (select       ) [ 000]
select_ln107_1    (select       ) [ 000]
or_ln107_1        (or           ) [ 000]
select_ln107_2    (select       ) [ 000]
zext_ln107        (zext         ) [ 000]
or_ln107_2        (or           ) [ 000]
select_ln107_3    (select       ) [ 000]
ret_ln116         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bitoff">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitoff"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="a_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="bitoff_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="8" slack="0"/>
<pin id="80" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bitoff_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="0"/>
<pin id="88" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="89" dir="0" index="5" bw="4" slack="0"/>
<pin id="90" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="8" bw="8" slack="0"/>
<pin id="93" dir="0" index="9" bw="4" slack="2147483647"/>
<pin id="94" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="97" dir="0" index="13" bw="4" slack="2147483647"/>
<pin id="98" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
<pin id="91" dir="1" index="7" bw="4" slack="0"/>
<pin id="95" dir="1" index="11" bw="4" slack="0"/>
<pin id="99" dir="1" index="15" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bitoff_load/1 bitoff_load_1/1 bitoff_load_2/1 bitoff_load_3/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="bitoff_addr_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="8" slack="0"/>
<pin id="105" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bitoff_addr_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="bitoff_addr_2_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bitoff_addr_2/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="bitoff_addr_3_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="8" slack="0"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bitoff_addr_3/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="trunc_ln16_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln107_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="0" index="1" bw="31" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="64" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="select_ln105_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln105/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="trunc_ln105_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="select_ln105_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln105_1/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln105_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="select_ln105_2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln105_2/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="trunc_ln105_2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_2/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="select_ln105_3_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln105_3/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="xor_ln105_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="xor_ln112_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="24" slack="0"/>
<pin id="195" dir="0" index="1" bw="24" slack="0"/>
<pin id="196" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="xor_ln112_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="0"/>
<pin id="202" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_1/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="xor_ln112_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="0"/>
<pin id="208" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_2/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="6" slack="0"/>
<pin id="215" dir="0" index="3" bw="6" slack="0"/>
<pin id="216" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln112_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="0" index="3" bw="6" slack="0"/>
<pin id="232" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln113_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln115_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="0" index="2" bw="5" slack="0"/>
<pin id="252" dir="0" index="3" bw="5" slack="0"/>
<pin id="253" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln115_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_1/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="24" slack="0"/>
<pin id="266" dir="0" index="2" bw="6" slack="0"/>
<pin id="267" dir="0" index="3" bw="6" slack="0"/>
<pin id="268" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln114_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln113_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_1/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="xor_ln107_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln107/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_3_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="24" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="0" index="2" bw="5" slack="0"/>
<pin id="293" dir="0" index="3" bw="6" slack="0"/>
<pin id="294" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln115_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="24" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="and_ln107_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln107/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln115_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115_1/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="and_ln107_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln107_1/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="and_ln107_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln107_2/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="xor_ln112_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_3/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="and_ln107_3_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln107_3/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="and_ln107_4_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln107_4/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="or_ln107_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln112_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln112_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="0" index="1" bw="5" slack="0"/>
<pin id="360" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln112_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_1/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln112_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="0" index="1" bw="5" slack="0"/>
<pin id="370" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln112_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="0" index="1" bw="4" slack="0"/>
<pin id="376" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_2/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln113_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln112_3_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_3/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sext_ln107_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln107/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln107_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="0" index="1" bw="4" slack="0"/>
<pin id="396" dir="0" index="2" bw="5" slack="0"/>
<pin id="397" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="select_ln107_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="1"/>
<pin id="402" dir="0" index="1" bw="5" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107_1/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="or_ln107_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="0" index="1" bw="1" slack="1"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107_1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln107_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="0" index="1" bw="5" slack="0"/>
<pin id="414" dir="0" index="2" bw="5" slack="0"/>
<pin id="415" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107_2/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln107_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="or_ln107_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107_2/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln107_3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="5" slack="0"/>
<pin id="430" dir="0" index="2" bw="4" slack="0"/>
<pin id="431" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107_3/2 "/>
</bind>
</comp>

<comp id="435" class="1005" name="icmp_ln107_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln107 "/>
</bind>
</comp>

<comp id="440" class="1005" name="bitoff_addr_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="1"/>
<pin id="442" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bitoff_addr "/>
</bind>
</comp>

<comp id="445" class="1005" name="bitoff_addr_1_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="1"/>
<pin id="447" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bitoff_addr_1 "/>
</bind>
</comp>

<comp id="450" class="1005" name="bitoff_addr_2_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="1"/>
<pin id="452" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bitoff_addr_2 "/>
</bind>
</comp>

<comp id="455" class="1005" name="bitoff_addr_3_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="1"/>
<pin id="457" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bitoff_addr_3 "/>
</bind>
</comp>

<comp id="460" class="1005" name="and_ln107_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln107 "/>
</bind>
</comp>

<comp id="466" class="1005" name="and_ln107_4_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="1"/>
<pin id="468" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln107_4 "/>
</bind>
</comp>

<comp id="471" class="1005" name="or_ln107_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln107 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="100"><net_src comp="76" pin="3"/><net_sink comp="83" pin=8"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="101" pin="3"/><net_sink comp="83" pin=5"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="38" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="38" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="117" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="128"><net_src comp="70" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="70" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="70" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="148"><net_src comp="135" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="70" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="135" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="166"><net_src comp="70" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="135" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="70" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="135" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="143" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="125" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="179" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="175" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="167" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="163" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="155" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="151" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="187" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="225"><net_src comp="211" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="18" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="187" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="241"><net_src comp="227" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="199" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="205" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="42" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="261"><net_src comp="248" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="269"><net_src comp="46" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="193" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="30" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="276"><net_src comp="263" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="281"><net_src comp="227" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="287"><net_src comp="129" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="50" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="187" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="298"><net_src comp="32" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="303"><net_src comp="289" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="26" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="283" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="248" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="22" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="283" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="221" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="221" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="50" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="283" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="237" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="323" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="83" pin="15"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="60" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="83" pin="11"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="62" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="83" pin="7"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="64" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="83" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="66" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="383" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="379" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="399"><net_src comp="367" pin="2"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="357" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="406"><net_src comp="68" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="416"><net_src comp="393" pin="3"/><net_sink comp="411" pin=1"/></net>

<net id="417"><net_src comp="400" pin="3"/><net_sink comp="411" pin=2"/></net>

<net id="421"><net_src comp="411" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="407" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="418" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="389" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="129" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="443"><net_src comp="76" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="83" pin=8"/></net>

<net id="448"><net_src comp="101" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="83" pin=5"/></net>

<net id="453"><net_src comp="109" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="458"><net_src comp="117" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="463"><net_src comp="305" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="469"><net_src comp="341" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="474"><net_src comp="347" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="422" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: gsm_norm : a | {1 }
	Port: gsm_norm : bitoff | {1 2 }
  - Chain level:
	State 1
		select_ln105 : 1
		select_ln105_1 : 1
		select_ln105_2 : 1
		select_ln105_3 : 1
		xor_ln105 : 2
		xor_ln112 : 2
		xor_ln112_1 : 2
		xor_ln112_2 : 2
		tmp_1 : 2
		icmp_ln112 : 3
		tmp_2 : 2
		icmp_ln113 : 3
		zext_ln115 : 2
		bitoff_addr : 3
		bitoff_load : 4
		trunc_ln2 : 2
		zext_ln115_1 : 3
		bitoff_addr_1 : 4
		bitoff_load_1 : 5
		trunc_ln3 : 2
		zext_ln114 : 3
		bitoff_addr_2 : 4
		bitoff_load_2 : 5
		zext_ln113_1 : 3
		bitoff_addr_3 : 4
		bitoff_load_3 : 5
		xor_ln107 : 1
		tmp_3 : 2
		icmp_ln115 : 3
		and_ln107 : 4
		icmp_ln115_1 : 3
		and_ln107_1 : 4
		and_ln107_2 : 4
		xor_ln112_3 : 4
		and_ln107_3 : 4
		and_ln107_4 : 4
		or_ln107 : 4
	State 2
		zext_ln112 : 1
		add_ln112 : 2
		zext_ln112_1 : 1
		add_ln112_1 : 2
		add_ln112_2 : 1
		zext_ln113 : 2
		add_ln112_3 : 1
		sext_ln107 : 2
		select_ln107 : 3
		select_ln107_1 : 3
		select_ln107_2 : 4
		zext_ln107 : 5
		select_ln107_3 : 6
		ret_ln116 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln107_fu_129   |    0    |    71   |
|          |   icmp_ln112_fu_221   |    0    |    23   |
|   icmp   |   icmp_ln113_fu_237   |    0    |    15   |
|          |   icmp_ln115_fu_299   |    0    |    31   |
|          |  icmp_ln115_1_fu_311  |    0    |    15   |
|----------|-----------------------|---------|---------|
|          |    xor_ln105_fu_187   |    0    |    32   |
|          |    xor_ln112_fu_193   |    0    |    24   |
|    xor   |   xor_ln112_1_fu_199  |    0    |    8    |
|          |   xor_ln112_2_fu_205  |    0    |    16   |
|          |    xor_ln107_fu_283   |    0    |    2    |
|          |   xor_ln112_3_fu_329  |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    add_ln112_fu_357   |    0    |    12   |
|    add   |   add_ln112_1_fu_367  |    0    |    12   |
|          |   add_ln112_2_fu_373  |    0    |    12   |
|          |   add_ln112_3_fu_383  |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |  select_ln105_fu_143  |    0    |    2    |
|          | select_ln105_1_fu_155 |    0    |    2    |
|          | select_ln105_2_fu_167 |    0    |    2    |
|  select  | select_ln105_3_fu_179 |    0    |    2    |
|          |  select_ln107_fu_393  |    0    |    5    |
|          | select_ln107_1_fu_400 |    0    |    5    |
|          | select_ln107_2_fu_411 |    0    |    5    |
|          | select_ln107_3_fu_427 |    0    |    5    |
|----------|-----------------------|---------|---------|
|          |    and_ln107_fu_305   |    0    |    2    |
|          |   and_ln107_1_fu_317  |    0    |    2    |
|    and   |   and_ln107_2_fu_323  |    0    |    2    |
|          |   and_ln107_3_fu_335  |    0    |    2    |
|          |   and_ln107_4_fu_341  |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    or_ln107_fu_347    |    0    |    2    |
|    or    |   or_ln107_1_fu_407   |    0    |    2    |
|          |   or_ln107_2_fu_422   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   |   a_read_read_fu_70   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   trunc_ln16_fu_125   |    0    |    0    |
|   trunc  |   trunc_ln105_fu_151  |    0    |    0    |
|          |  trunc_ln105_1_fu_163 |    0    |    0    |
|          |  trunc_ln105_2_fu_175 |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|       tmp_fu_135      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      tmp_1_fu_211     |    0    |    0    |
|          |      tmp_2_fu_227     |    0    |    0    |
|partselect|    trunc_ln2_fu_248   |    0    |    0    |
|          |    trunc_ln3_fu_263   |    0    |    0    |
|          |      tmp_3_fu_289     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln115_fu_243   |    0    |    0    |
|          |  zext_ln115_1_fu_258  |    0    |    0    |
|          |   zext_ln114_fu_273   |    0    |    0    |
|   zext   |  zext_ln113_1_fu_278  |    0    |    0    |
|          |   zext_ln112_fu_353   |    0    |    0    |
|          |  zext_ln112_1_fu_363  |    0    |    0    |
|          |   zext_ln113_fu_379   |    0    |    0    |
|          |   zext_ln107_fu_418   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |   sext_ln107_fu_389   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   331   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| and_ln107_4_reg_466 |    1   |
|  and_ln107_reg_460  |    1   |
|bitoff_addr_1_reg_445|    8   |
|bitoff_addr_2_reg_450|    8   |
|bitoff_addr_3_reg_455|    8   |
| bitoff_addr_reg_440 |    8   |
|  icmp_ln107_reg_435 |    1   |
|   or_ln107_reg_471  |    1   |
+---------------------+--------+
|        Total        |   36   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_83 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_83 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_83 |  p5  |   2  |   4  |    8   ||    9    |
| grp_access_fu_83 |  p8  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  1.548  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   331  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   36   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   36   |   367  |
+-----------+--------+--------+--------+
