Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 10 13:36:48 2025
| Host         : CS152A-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ddr_timing_summary_routed.rpt -pb ddr_timing_summary_routed.pb -rpx ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : ddr
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_display/lfsr_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_display/lfsr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_display/lfsr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_display/lfsr_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.164        0.000                      0                  153        0.168        0.000                      0                  153        4.500        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.164        0.000                      0                  145        0.168        0.000                      0                  145        4.500        0.000                       0                   119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.183        0.000                      0                    8        0.577        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 u_display/arrow_refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/arrow_refresh_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 2.457ns (42.249%)  route 3.359ns (57.751%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.620     5.141    u_display/CLK
    SLICE_X58Y63         FDCE                                         r  u_display/arrow_refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  u_display/arrow_refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.811     6.408    u_display/arrow_refresh_counter_reg[1]
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.532 r  u_display/next_arrow[1]_P_i_7/O
                         net (fo=1, routed)           0.947     7.479    u_display/next_arrow[1]_P_i_7_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.603 f  u_display/next_arrow[1]_P_i_3/O
                         net (fo=1, routed)           0.720     8.324    u_display/next_arrow[1]_P_i_3_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.448 r  u_display/next_arrow[1]_P_i_2/O
                         net (fo=34, routed)          0.880     9.327    u_display/next_arrow[1]_P_i_2_n_0
    SLICE_X58Y63         LUT2 (Prop_lut2_I1_O)        0.124     9.451 r  u_display/arrow_refresh_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.451    u_display/arrow_refresh_counter[0]_i_5_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.001 r  u_display/arrow_refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.001    u_display/arrow_refresh_counter_reg[0]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.115 r  u_display/arrow_refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    u_display/arrow_refresh_counter_reg[4]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.229 r  u_display/arrow_refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.229    u_display/arrow_refresh_counter_reg[8]_i_1_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.343 r  u_display/arrow_refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.343    u_display/arrow_refresh_counter_reg[12]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.457 r  u_display/arrow_refresh_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    u_display/arrow_refresh_counter_reg[16]_i_1_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.571 r  u_display/arrow_refresh_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.571    u_display/arrow_refresh_counter_reg[20]_i_1_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.685 r  u_display/arrow_refresh_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.685    u_display/xlnx_opt_
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.956 r  u_display/CARRY4/CO[0]
                         net (fo=1, routed)           0.000    10.956    u_display/arrow_refresh_counter_reg[24]_i_1_n_0
    SLICE_X58Y70         FDCE                                         r  u_display/arrow_refresh_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.497    14.838    u_display/CLK
    SLICE_X58Y70         FDCE                                         r  u_display/arrow_refresh_counter_reg[28]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X58Y70         FDCE (Setup_fdce_C_D)        0.046    15.121    u_display/arrow_refresh_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -10.956    
  -------------------------------------------------------------------
                         slack                                  4.164    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 u_display/arrow_refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/arrow_refresh_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 2.406ns (41.738%)  route 3.359ns (58.262%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.620     5.141    u_display/CLK
    SLICE_X58Y63         FDCE                                         r  u_display/arrow_refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  u_display/arrow_refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.811     6.408    u_display/arrow_refresh_counter_reg[1]
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.532 r  u_display/next_arrow[1]_P_i_7/O
                         net (fo=1, routed)           0.947     7.479    u_display/next_arrow[1]_P_i_7_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.603 f  u_display/next_arrow[1]_P_i_3/O
                         net (fo=1, routed)           0.720     8.324    u_display/next_arrow[1]_P_i_3_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.448 r  u_display/next_arrow[1]_P_i_2/O
                         net (fo=34, routed)          0.880     9.327    u_display/next_arrow[1]_P_i_2_n_0
    SLICE_X58Y63         LUT2 (Prop_lut2_I1_O)        0.124     9.451 r  u_display/arrow_refresh_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.451    u_display/arrow_refresh_counter[0]_i_5_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.001 r  u_display/arrow_refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.001    u_display/arrow_refresh_counter_reg[0]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.115 r  u_display/arrow_refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    u_display/arrow_refresh_counter_reg[4]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.229 r  u_display/arrow_refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.229    u_display/arrow_refresh_counter_reg[8]_i_1_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.343 r  u_display/arrow_refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.343    u_display/arrow_refresh_counter_reg[12]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.457 r  u_display/arrow_refresh_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    u_display/arrow_refresh_counter_reg[16]_i_1_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.571 r  u_display/arrow_refresh_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.571    u_display/arrow_refresh_counter_reg[20]_i_1_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.905 r  u_display/arrow_refresh_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.905    u_display/arrow_refresh_counter_reg[24]_i_1_n_6
    SLICE_X58Y69         FDCE                                         r  u_display/arrow_refresh_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.497    14.838    u_display/CLK
    SLICE_X58Y69         FDCE                                         r  u_display/arrow_refresh_counter_reg[25]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X58Y69         FDCE (Setup_fdce_C_D)        0.062    15.137    u_display/arrow_refresh_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.905    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 u_display/arrow_refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/arrow_refresh_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 2.385ns (41.525%)  route 3.359ns (58.475%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.620     5.141    u_display/CLK
    SLICE_X58Y63         FDCE                                         r  u_display/arrow_refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  u_display/arrow_refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.811     6.408    u_display/arrow_refresh_counter_reg[1]
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.532 r  u_display/next_arrow[1]_P_i_7/O
                         net (fo=1, routed)           0.947     7.479    u_display/next_arrow[1]_P_i_7_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.603 f  u_display/next_arrow[1]_P_i_3/O
                         net (fo=1, routed)           0.720     8.324    u_display/next_arrow[1]_P_i_3_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.448 r  u_display/next_arrow[1]_P_i_2/O
                         net (fo=34, routed)          0.880     9.327    u_display/next_arrow[1]_P_i_2_n_0
    SLICE_X58Y63         LUT2 (Prop_lut2_I1_O)        0.124     9.451 r  u_display/arrow_refresh_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.451    u_display/arrow_refresh_counter[0]_i_5_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.001 r  u_display/arrow_refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.001    u_display/arrow_refresh_counter_reg[0]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.115 r  u_display/arrow_refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    u_display/arrow_refresh_counter_reg[4]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.229 r  u_display/arrow_refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.229    u_display/arrow_refresh_counter_reg[8]_i_1_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.343 r  u_display/arrow_refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.343    u_display/arrow_refresh_counter_reg[12]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.457 r  u_display/arrow_refresh_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    u_display/arrow_refresh_counter_reg[16]_i_1_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.571 r  u_display/arrow_refresh_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.571    u_display/arrow_refresh_counter_reg[20]_i_1_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.884 r  u_display/arrow_refresh_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.884    u_display/arrow_refresh_counter_reg[24]_i_1_n_4
    SLICE_X58Y69         FDCE                                         r  u_display/arrow_refresh_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.497    14.838    u_display/CLK
    SLICE_X58Y69         FDCE                                         r  u_display/arrow_refresh_counter_reg[27]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X58Y69         FDCE (Setup_fdce_C_D)        0.062    15.137    u_display/arrow_refresh_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 u_display/arrow_refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/arrow_refresh_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 2.311ns (40.762%)  route 3.359ns (59.238%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.620     5.141    u_display/CLK
    SLICE_X58Y63         FDCE                                         r  u_display/arrow_refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  u_display/arrow_refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.811     6.408    u_display/arrow_refresh_counter_reg[1]
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.532 r  u_display/next_arrow[1]_P_i_7/O
                         net (fo=1, routed)           0.947     7.479    u_display/next_arrow[1]_P_i_7_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.603 f  u_display/next_arrow[1]_P_i_3/O
                         net (fo=1, routed)           0.720     8.324    u_display/next_arrow[1]_P_i_3_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.448 r  u_display/next_arrow[1]_P_i_2/O
                         net (fo=34, routed)          0.880     9.327    u_display/next_arrow[1]_P_i_2_n_0
    SLICE_X58Y63         LUT2 (Prop_lut2_I1_O)        0.124     9.451 r  u_display/arrow_refresh_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.451    u_display/arrow_refresh_counter[0]_i_5_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.001 r  u_display/arrow_refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.001    u_display/arrow_refresh_counter_reg[0]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.115 r  u_display/arrow_refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    u_display/arrow_refresh_counter_reg[4]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.229 r  u_display/arrow_refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.229    u_display/arrow_refresh_counter_reg[8]_i_1_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.343 r  u_display/arrow_refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.343    u_display/arrow_refresh_counter_reg[12]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.457 r  u_display/arrow_refresh_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    u_display/arrow_refresh_counter_reg[16]_i_1_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.571 r  u_display/arrow_refresh_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.571    u_display/arrow_refresh_counter_reg[20]_i_1_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.810 r  u_display/arrow_refresh_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.810    u_display/arrow_refresh_counter_reg[24]_i_1_n_5
    SLICE_X58Y69         FDCE                                         r  u_display/arrow_refresh_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.497    14.838    u_display/CLK
    SLICE_X58Y69         FDCE                                         r  u_display/arrow_refresh_counter_reg[26]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X58Y69         FDCE (Setup_fdce_C_D)        0.062    15.137    u_display/arrow_refresh_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 u_display/arrow_refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/arrow_refresh_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 2.295ns (40.594%)  route 3.359ns (59.406%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.620     5.141    u_display/CLK
    SLICE_X58Y63         FDCE                                         r  u_display/arrow_refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  u_display/arrow_refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.811     6.408    u_display/arrow_refresh_counter_reg[1]
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.532 r  u_display/next_arrow[1]_P_i_7/O
                         net (fo=1, routed)           0.947     7.479    u_display/next_arrow[1]_P_i_7_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.603 f  u_display/next_arrow[1]_P_i_3/O
                         net (fo=1, routed)           0.720     8.324    u_display/next_arrow[1]_P_i_3_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.448 r  u_display/next_arrow[1]_P_i_2/O
                         net (fo=34, routed)          0.880     9.327    u_display/next_arrow[1]_P_i_2_n_0
    SLICE_X58Y63         LUT2 (Prop_lut2_I1_O)        0.124     9.451 r  u_display/arrow_refresh_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.451    u_display/arrow_refresh_counter[0]_i_5_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.001 r  u_display/arrow_refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.001    u_display/arrow_refresh_counter_reg[0]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.115 r  u_display/arrow_refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    u_display/arrow_refresh_counter_reg[4]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.229 r  u_display/arrow_refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.229    u_display/arrow_refresh_counter_reg[8]_i_1_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.343 r  u_display/arrow_refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.343    u_display/arrow_refresh_counter_reg[12]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.457 r  u_display/arrow_refresh_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    u_display/arrow_refresh_counter_reg[16]_i_1_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.571 r  u_display/arrow_refresh_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.571    u_display/arrow_refresh_counter_reg[20]_i_1_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.794 r  u_display/arrow_refresh_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.794    u_display/arrow_refresh_counter_reg[24]_i_1_n_7
    SLICE_X58Y69         FDCE                                         r  u_display/arrow_refresh_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.497    14.838    u_display/CLK
    SLICE_X58Y69         FDCE                                         r  u_display/arrow_refresh_counter_reg[24]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X58Y69         FDCE (Setup_fdce_C_D)        0.062    15.137    u_display/arrow_refresh_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 u_display/arrow_refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/arrow_refresh_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 2.292ns (40.562%)  route 3.359ns (59.438%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.620     5.141    u_display/CLK
    SLICE_X58Y63         FDCE                                         r  u_display/arrow_refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  u_display/arrow_refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.811     6.408    u_display/arrow_refresh_counter_reg[1]
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.532 r  u_display/next_arrow[1]_P_i_7/O
                         net (fo=1, routed)           0.947     7.479    u_display/next_arrow[1]_P_i_7_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.603 f  u_display/next_arrow[1]_P_i_3/O
                         net (fo=1, routed)           0.720     8.324    u_display/next_arrow[1]_P_i_3_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.448 r  u_display/next_arrow[1]_P_i_2/O
                         net (fo=34, routed)          0.880     9.327    u_display/next_arrow[1]_P_i_2_n_0
    SLICE_X58Y63         LUT2 (Prop_lut2_I1_O)        0.124     9.451 r  u_display/arrow_refresh_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.451    u_display/arrow_refresh_counter[0]_i_5_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.001 r  u_display/arrow_refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.001    u_display/arrow_refresh_counter_reg[0]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.115 r  u_display/arrow_refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    u_display/arrow_refresh_counter_reg[4]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.229 r  u_display/arrow_refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.229    u_display/arrow_refresh_counter_reg[8]_i_1_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.343 r  u_display/arrow_refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.343    u_display/arrow_refresh_counter_reg[12]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.457 r  u_display/arrow_refresh_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    u_display/arrow_refresh_counter_reg[16]_i_1_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.791 r  u_display/arrow_refresh_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.791    u_display/arrow_refresh_counter_reg[20]_i_1_n_6
    SLICE_X58Y68         FDCE                                         r  u_display/arrow_refresh_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.498    14.839    u_display/CLK
    SLICE_X58Y68         FDCE                                         r  u_display/arrow_refresh_counter_reg[21]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X58Y68         FDCE (Setup_fdce_C_D)        0.062    15.138    u_display/arrow_refresh_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             4.367ns  (required time - arrival time)
  Source:                 u_display/arrow_refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/arrow_refresh_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 2.271ns (40.341%)  route 3.359ns (59.659%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.620     5.141    u_display/CLK
    SLICE_X58Y63         FDCE                                         r  u_display/arrow_refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  u_display/arrow_refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.811     6.408    u_display/arrow_refresh_counter_reg[1]
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.532 r  u_display/next_arrow[1]_P_i_7/O
                         net (fo=1, routed)           0.947     7.479    u_display/next_arrow[1]_P_i_7_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.603 f  u_display/next_arrow[1]_P_i_3/O
                         net (fo=1, routed)           0.720     8.324    u_display/next_arrow[1]_P_i_3_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.448 r  u_display/next_arrow[1]_P_i_2/O
                         net (fo=34, routed)          0.880     9.327    u_display/next_arrow[1]_P_i_2_n_0
    SLICE_X58Y63         LUT2 (Prop_lut2_I1_O)        0.124     9.451 r  u_display/arrow_refresh_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.451    u_display/arrow_refresh_counter[0]_i_5_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.001 r  u_display/arrow_refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.001    u_display/arrow_refresh_counter_reg[0]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.115 r  u_display/arrow_refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    u_display/arrow_refresh_counter_reg[4]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.229 r  u_display/arrow_refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.229    u_display/arrow_refresh_counter_reg[8]_i_1_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.343 r  u_display/arrow_refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.343    u_display/arrow_refresh_counter_reg[12]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.457 r  u_display/arrow_refresh_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    u_display/arrow_refresh_counter_reg[16]_i_1_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.770 r  u_display/arrow_refresh_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.770    u_display/arrow_refresh_counter_reg[20]_i_1_n_4
    SLICE_X58Y68         FDCE                                         r  u_display/arrow_refresh_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.498    14.839    u_display/CLK
    SLICE_X58Y68         FDCE                                         r  u_display/arrow_refresh_counter_reg[23]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X58Y68         FDCE (Setup_fdce_C_D)        0.062    15.138    u_display/arrow_refresh_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  4.367    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 u_display/arrow_refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/arrow_refresh_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 2.197ns (39.546%)  route 3.359ns (60.454%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.620     5.141    u_display/CLK
    SLICE_X58Y63         FDCE                                         r  u_display/arrow_refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  u_display/arrow_refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.811     6.408    u_display/arrow_refresh_counter_reg[1]
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.532 r  u_display/next_arrow[1]_P_i_7/O
                         net (fo=1, routed)           0.947     7.479    u_display/next_arrow[1]_P_i_7_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.603 f  u_display/next_arrow[1]_P_i_3/O
                         net (fo=1, routed)           0.720     8.324    u_display/next_arrow[1]_P_i_3_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.448 r  u_display/next_arrow[1]_P_i_2/O
                         net (fo=34, routed)          0.880     9.327    u_display/next_arrow[1]_P_i_2_n_0
    SLICE_X58Y63         LUT2 (Prop_lut2_I1_O)        0.124     9.451 r  u_display/arrow_refresh_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.451    u_display/arrow_refresh_counter[0]_i_5_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.001 r  u_display/arrow_refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.001    u_display/arrow_refresh_counter_reg[0]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.115 r  u_display/arrow_refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    u_display/arrow_refresh_counter_reg[4]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.229 r  u_display/arrow_refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.229    u_display/arrow_refresh_counter_reg[8]_i_1_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.343 r  u_display/arrow_refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.343    u_display/arrow_refresh_counter_reg[12]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.457 r  u_display/arrow_refresh_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    u_display/arrow_refresh_counter_reg[16]_i_1_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.696 r  u_display/arrow_refresh_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.696    u_display/arrow_refresh_counter_reg[20]_i_1_n_5
    SLICE_X58Y68         FDCE                                         r  u_display/arrow_refresh_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.498    14.839    u_display/CLK
    SLICE_X58Y68         FDCE                                         r  u_display/arrow_refresh_counter_reg[22]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X58Y68         FDCE (Setup_fdce_C_D)        0.062    15.138    u_display/arrow_refresh_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 u_display/arrow_refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/arrow_refresh_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.181ns (39.371%)  route 3.359ns (60.629%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.620     5.141    u_display/CLK
    SLICE_X58Y63         FDCE                                         r  u_display/arrow_refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  u_display/arrow_refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.811     6.408    u_display/arrow_refresh_counter_reg[1]
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.532 r  u_display/next_arrow[1]_P_i_7/O
                         net (fo=1, routed)           0.947     7.479    u_display/next_arrow[1]_P_i_7_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.603 f  u_display/next_arrow[1]_P_i_3/O
                         net (fo=1, routed)           0.720     8.324    u_display/next_arrow[1]_P_i_3_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.448 r  u_display/next_arrow[1]_P_i_2/O
                         net (fo=34, routed)          0.880     9.327    u_display/next_arrow[1]_P_i_2_n_0
    SLICE_X58Y63         LUT2 (Prop_lut2_I1_O)        0.124     9.451 r  u_display/arrow_refresh_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.451    u_display/arrow_refresh_counter[0]_i_5_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.001 r  u_display/arrow_refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.001    u_display/arrow_refresh_counter_reg[0]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.115 r  u_display/arrow_refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    u_display/arrow_refresh_counter_reg[4]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.229 r  u_display/arrow_refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.229    u_display/arrow_refresh_counter_reg[8]_i_1_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.343 r  u_display/arrow_refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.343    u_display/arrow_refresh_counter_reg[12]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.457 r  u_display/arrow_refresh_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.457    u_display/arrow_refresh_counter_reg[16]_i_1_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.680 r  u_display/arrow_refresh_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.680    u_display/arrow_refresh_counter_reg[20]_i_1_n_7
    SLICE_X58Y68         FDCE                                         r  u_display/arrow_refresh_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.498    14.839    u_display/CLK
    SLICE_X58Y68         FDCE                                         r  u_display/arrow_refresh_counter_reg[20]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X58Y68         FDCE (Setup_fdce_C_D)        0.062    15.138    u_display/arrow_refresh_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 u_display/arrow_refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/arrow_refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 2.178ns (39.338%)  route 3.359ns (60.661%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.620     5.141    u_display/CLK
    SLICE_X58Y63         FDCE                                         r  u_display/arrow_refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  u_display/arrow_refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.811     6.408    u_display/arrow_refresh_counter_reg[1]
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.532 r  u_display/next_arrow[1]_P_i_7/O
                         net (fo=1, routed)           0.947     7.479    u_display/next_arrow[1]_P_i_7_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.603 f  u_display/next_arrow[1]_P_i_3/O
                         net (fo=1, routed)           0.720     8.324    u_display/next_arrow[1]_P_i_3_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.448 r  u_display/next_arrow[1]_P_i_2/O
                         net (fo=34, routed)          0.880     9.327    u_display/next_arrow[1]_P_i_2_n_0
    SLICE_X58Y63         LUT2 (Prop_lut2_I1_O)        0.124     9.451 r  u_display/arrow_refresh_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.451    u_display/arrow_refresh_counter[0]_i_5_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.001 r  u_display/arrow_refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.001    u_display/arrow_refresh_counter_reg[0]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.115 r  u_display/arrow_refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    u_display/arrow_refresh_counter_reg[4]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.229 r  u_display/arrow_refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.229    u_display/arrow_refresh_counter_reg[8]_i_1_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.343 r  u_display/arrow_refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.343    u_display/arrow_refresh_counter_reg[12]_i_1_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.677 r  u_display/arrow_refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.677    u_display/arrow_refresh_counter_reg[16]_i_1_n_6
    SLICE_X58Y67         FDCE                                         r  u_display/arrow_refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.500    14.841    u_display/CLK
    SLICE_X58Y67         FDCE                                         r  u_display/arrow_refresh_counter_reg[17]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X58Y67         FDCE (Setup_fdce_C_D)        0.062    15.140    u_display/arrow_refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                  4.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_display/next_arrow_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/current_arrow_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.579%)  route 0.137ns (42.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.555     1.438    u_display/CLK
    SLICE_X55Y70         FDCE                                         r  u_display/next_arrow_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  u_display/next_arrow_reg[1]_C/Q
                         net (fo=3, routed)           0.137     1.716    u_display/next_arrow_reg[1]_C_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I2_O)        0.045     1.761 r  u_display/current_arrow[1]_C_i_1/O
                         net (fo=1, routed)           0.000     1.761    u_display/current_arrow[1]_C_i_1_n_0
    SLICE_X56Y70         FDCE                                         r  u_display/current_arrow_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.823     1.951    u_display/CLK
    SLICE_X56Y70         FDCE                                         r  u_display/current_arrow_reg[1]_C/C
                         clock pessimism             -0.478     1.473    
    SLICE_X56Y70         FDCE (Hold_fdce_C_D)         0.120     1.593    u_display/current_arrow_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u1/current_led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/led_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.799%)  route 0.074ns (26.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.588     1.471    u1/CLK
    SLICE_X64Y66         FDCE                                         r  u1/current_led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  u1/current_led_reg[3]/Q
                         net (fo=6, routed)           0.074     1.709    u1/current_led_reg_n_0_[3]
    SLICE_X65Y66         LUT6 (Prop_lut6_I3_O)        0.045     1.754 r  u1/led[15]_i_1/O
                         net (fo=1, routed)           0.000     1.754    u1/led[15]_i_1_n_0
    SLICE_X65Y66         FDCE                                         r  u1/led_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.856     1.984    u1/CLK
    SLICE_X65Y66         FDCE                                         r  u1/led_reg[15]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X65Y66         FDCE (Hold_fdce_C_D)         0.091     1.575    u1/led_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_display/lfsr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/lfsr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.427%)  route 0.133ns (48.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.582     1.465    u_display/CLK
    SLICE_X59Y72         FDCE                                         r  u_display/lfsr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  u_display/lfsr_reg[3]/Q
                         net (fo=4, routed)           0.133     1.739    u_display/p_0_in[1]
    SLICE_X59Y71         FDCE                                         r  u_display/lfsr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.850     1.977    u_display/CLK
    SLICE_X59Y71         FDCE                                         r  u_display/lfsr_reg[4]/C
                         clock pessimism             -0.498     1.479    
    SLICE_X59Y71         FDCE (Hold_fdce_C_D)         0.076     1.555    u_display/lfsr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_display/lfsr_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/lfsr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.070%)  route 0.146ns (50.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.582     1.465    u_display/CLK
    SLICE_X59Y71         FDPE                                         r  u_display/lfsr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.606 r  u_display/lfsr_reg[2]/Q
                         net (fo=4, routed)           0.146     1.753    u_display/p_0_in[0]
    SLICE_X59Y72         FDCE                                         r  u_display/lfsr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.849     1.976    u_display/CLK
    SLICE_X59Y72         FDCE                                         r  u_display/lfsr_reg[3]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X59Y72         FDCE (Hold_fdce_C_D)         0.070     1.548    u_display/lfsr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_display/next_arrow_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/current_arrow_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.556     1.439    u_display/CLK
    SLICE_X56Y71         FDCE                                         r  u_display/next_arrow_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  u_display/next_arrow_reg[0]_C/Q
                         net (fo=3, routed)           0.104     1.708    u_display/next_arrow_reg[0]_C_n_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I2_O)        0.045     1.753 r  u_display/current_arrow[0]_C_i_1/O
                         net (fo=1, routed)           0.000     1.753    u_display/current_arrow[0]_C_i_1_n_0
    SLICE_X57Y71         FDCE                                         r  u_display/current_arrow_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.822     1.950    u_display/CLK
    SLICE_X57Y71         FDCE                                         r  u_display/current_arrow_reg[0]_C/C
                         clock pessimism             -0.498     1.452    
    SLICE_X57Y71         FDCE (Hold_fdce_C_D)         0.091     1.543    u_display/current_arrow_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_display/lfsr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/lfsr_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.229ns (69.730%)  route 0.099ns (30.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.582     1.465    u_display/CLK
    SLICE_X59Y71         FDCE                                         r  u_display/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDCE (Prop_fdce_C_Q)         0.128     1.593 r  u_display/lfsr_reg[4]/Q
                         net (fo=3, routed)           0.099     1.693    u_display/lfsr_reg_n_0_[4]
    SLICE_X59Y71         LUT2 (Prop_lut2_I0_O)        0.101     1.794 r  u_display/lfsr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.794    u_display/lfsr[5]
    SLICE_X59Y71         FDPE                                         r  u_display/lfsr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.850     1.977    u_display/CLK
    SLICE_X59Y71         FDPE                                         r  u_display/lfsr_reg[5]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X59Y71         FDPE (Hold_fdpe_C_D)         0.107     1.572    u_display/lfsr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_display/lfsr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/lfsr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.230ns (69.610%)  route 0.100ns (30.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.582     1.465    u_display/CLK
    SLICE_X59Y71         FDCE                                         r  u_display/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDCE (Prop_fdce_C_Q)         0.128     1.593 r  u_display/lfsr_reg[4]/Q
                         net (fo=3, routed)           0.100     1.694    u_display/lfsr_reg_n_0_[4]
    SLICE_X59Y71         LUT5 (Prop_lut5_I1_O)        0.102     1.796 r  u_display/lfsr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    u_display/lfsr[0]
    SLICE_X59Y71         FDPE                                         r  u_display/lfsr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.850     1.977    u_display/CLK
    SLICE_X59Y71         FDPE                                         r  u_display/lfsr_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X59Y71         FDPE (Hold_fdpe_C_D)         0.104     1.569    u_display/lfsr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_scoring/score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_scoring/score_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.212ns (60.083%)  route 0.141ns (39.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.585     1.468    u_scoring/CLK
    SLICE_X64Y69         FDCE                                         r  u_scoring/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  u_scoring/score_reg[1]/Q
                         net (fo=15, routed)          0.141     1.773    u_scoring/score_reg__0[1]
    SLICE_X65Y69         LUT5 (Prop_lut5_I2_O)        0.048     1.821 r  u_scoring/score[4]_i_1/O
                         net (fo=1, routed)           0.000     1.821    u_scoring/p_0_in[4]
    SLICE_X65Y69         FDCE                                         r  u_scoring/score_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.853     1.981    u_scoring/CLK
    SLICE_X65Y69         FDCE                                         r  u_scoring/score_reg[4]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X65Y69         FDCE (Hold_fdce_C_D)         0.107     1.588    u_scoring/score_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u1/current_led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/current_led_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.353%)  route 0.149ns (41.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.588     1.471    u1/CLK
    SLICE_X64Y66         FDCE                                         r  u1/current_led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  u1/current_led_reg[3]/Q
                         net (fo=6, routed)           0.149     1.784    u1/current_led_reg_n_0_[3]
    SLICE_X64Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.829 r  u1/current_led[3]_i_1/O
                         net (fo=1, routed)           0.000     1.829    u1/current_led[3]_i_1_n_0
    SLICE_X64Y66         FDCE                                         r  u1/current_led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.856     1.984    u1/CLK
    SLICE_X64Y66         FDCE                                         r  u1/current_led_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y66         FDCE (Hold_fdce_C_D)         0.121     1.592    u1/current_led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u1/current_led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/current_led_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.831%)  route 0.117ns (32.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.588     1.471    u1/CLK
    SLICE_X64Y66         FDCE                                         r  u1/current_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDCE (Prop_fdce_C_Q)         0.148     1.619 r  u1/current_led_reg[2]/Q
                         net (fo=16, routed)          0.117     1.736    u1/current_led_reg_n_0_[2]
    SLICE_X64Y66         LUT6 (Prop_lut6_I3_O)        0.098     1.834 r  u1/current_led[4]_i_2/O
                         net (fo=1, routed)           0.000     1.834    u1/current_led[4]_i_2_n_0
    SLICE_X64Y66         FDCE                                         r  u1/current_led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.856     1.984    u1/CLK
    SLICE_X64Y66         FDCE                                         r  u1/current_led_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y66         FDCE (Hold_fdce_C_D)         0.121     1.592    u1/current_led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y63   u1/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y65   u1/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y66   u1/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y66   u1/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y66   u1/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y65   u1/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y66   u1/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y66   u1/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y65   u1/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   u1/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   u1/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   u1/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y64   u1/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y64   u1/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y64   u1/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y64   u1/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y64   u1/current_led_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y61   u1/led_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y62   u1/led_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   u_display/arrow_refresh_counter_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   u_display/arrow_refresh_counter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   u_display/arrow_refresh_counter_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   u_display/arrow_refresh_counter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   u_display/arrow_refresh_counter_reg[22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   u_display/arrow_refresh_counter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   u_display/arrow_refresh_counter_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   u_display/arrow_refresh_counter_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y69   u_display/arrow_refresh_counter_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y69   u_display/arrow_refresh_counter_reg[25]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.183ns  (required time - arrival time)
  Source:                 u_display/lfsr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/current_arrow_reg[0]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.580ns (25.499%)  route 1.695ns (74.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.611     5.132    u_display/CLK
    SLICE_X59Y71         FDPE                                         r  u_display/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDPE (Prop_fdpe_C_Q)         0.456     5.588 r  u_display/lfsr_reg[0]/Q
                         net (fo=6, routed)           1.063     6.651    u_display/lfsr[1]
    SLICE_X57Y71         LUT2 (Prop_lut2_I1_O)        0.124     6.775 f  u_display/current_arrow_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.632     7.406    u_display/current_arrow_reg[0]_LDC_i_2_n_0
    SLICE_X57Y71         FDCE                                         f  u_display/current_arrow_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.431    14.772    u_display/CLK
    SLICE_X57Y71         FDCE                                         r  u_display/current_arrow_reg[0]_C/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X57Y71         FDCE (Recov_fdce_C_CLR)     -0.405    14.590    u_display/current_arrow_reg[0]_C
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                  7.183    

Slack (MET) :             7.303ns  (required time - arrival time)
  Source:                 u_display/lfsr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/next_arrow_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.580ns (26.875%)  route 1.578ns (73.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.608     5.129    u_display/CLK
    SLICE_X59Y72         FDCE                                         r  u_display/lfsr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  u_display/lfsr_reg[3]/Q
                         net (fo=4, routed)           0.829     6.414    u_display/p_0_in[1]
    SLICE_X59Y72         LUT2 (Prop_lut2_I1_O)        0.124     6.538 f  u_display/next_arrow_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.749     7.287    u_display/next_arrow_reg[1]_LDC_i_2_n_0
    SLICE_X55Y70         FDCE                                         f  u_display/next_arrow_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.431    14.772    u_display/CLK
    SLICE_X55Y70         FDCE                                         r  u_display/next_arrow_reg[1]_C/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X55Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.590    u_display/next_arrow_reg[1]_C
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  7.303    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 u_display/lfsr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/current_arrow_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.718ns (34.849%)  route 1.342ns (65.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.612     5.133    u_display/CLK
    SLICE_X58Y70         FDCE                                         r  u_display/lfsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDCE (Prop_fdce_C_Q)         0.419     5.552 r  u_display/lfsr_reg[1]/Q
                         net (fo=6, routed)           0.803     6.355    u_display/lfsr_reg_n_0_[1]
    SLICE_X56Y70         LUT2 (Prop_lut2_I1_O)        0.299     6.654 f  u_display/current_arrow_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.539     7.193    u_display/current_arrow_reg[1]_LDC_i_2_n_0
    SLICE_X56Y70         FDCE                                         f  u_display/current_arrow_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.432    14.773    u_display/CLK
    SLICE_X56Y70         FDCE                                         r  u_display/current_arrow_reg[1]_C/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X56Y70         FDCE (Recov_fdce_C_CLR)     -0.319    14.677    u_display/current_arrow_reg[1]_C
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -7.193    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.624ns  (required time - arrival time)
  Source:                 u_display/lfsr_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/next_arrow_reg[0]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.580ns (30.212%)  route 1.340ns (69.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.611     5.132    u_display/CLK
    SLICE_X59Y71         FDPE                                         r  u_display/lfsr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDPE (Prop_fdpe_C_Q)         0.456     5.588 r  u_display/lfsr_reg[2]/Q
                         net (fo=4, routed)           0.705     6.293    u_display/p_0_in[0]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124     6.417 f  u_display/next_arrow_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.635     7.052    u_display/next_arrow_reg[0]_LDC_i_2_n_0
    SLICE_X56Y71         FDCE                                         f  u_display/next_arrow_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.431    14.772    u_display/CLK
    SLICE_X56Y71         FDCE                                         r  u_display/next_arrow_reg[0]_C/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X56Y71         FDCE (Recov_fdce_C_CLR)     -0.319    14.676    u_display/next_arrow_reg[0]_C
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  7.624    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 u_display/lfsr_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/next_arrow_reg[0]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.580ns (32.357%)  route 1.213ns (67.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.611     5.132    u_display/CLK
    SLICE_X59Y71         FDPE                                         r  u_display/lfsr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDPE (Prop_fdpe_C_Q)         0.456     5.588 f  u_display/lfsr_reg[2]/Q
                         net (fo=4, routed)           0.315     5.903    u_display/p_0_in[0]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124     6.027 f  u_display/next_arrow_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.897     6.924    u_display/next_arrow_reg[0]_LDC_i_1_n_0
    SLICE_X57Y70         FDPE                                         f  u_display/next_arrow_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.432    14.773    u_display/CLK
    SLICE_X57Y70         FDPE                                         r  u_display/next_arrow_reg[0]_P/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X57Y70         FDPE (Recov_fdpe_C_PRE)     -0.359    14.637    u_display/next_arrow_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 u_display/lfsr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/current_arrow_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.718ns (42.508%)  route 0.971ns (57.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.612     5.133    u_display/CLK
    SLICE_X58Y70         FDCE                                         r  u_display/lfsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDCE (Prop_fdce_C_Q)         0.419     5.552 f  u_display/lfsr_reg[1]/Q
                         net (fo=6, routed)           0.434     5.985    u_display/lfsr_reg_n_0_[1]
    SLICE_X60Y70         LUT2 (Prop_lut2_I1_O)        0.299     6.284 f  u_display/current_arrow_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.537     6.822    u_display/current_arrow_reg[1]_LDC_i_1_n_0
    SLICE_X61Y68         FDPE                                         f  u_display/current_arrow_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.498    14.839    u_display/CLK
    SLICE_X61Y68         FDPE                                         r  u_display/current_arrow_reg[1]_P/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X61Y68         FDPE (Recov_fdpe_C_PRE)     -0.359    14.717    u_display/current_arrow_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.971ns  (required time - arrival time)
  Source:                 u_display/lfsr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/current_arrow_reg[0]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.580ns (36.029%)  route 1.030ns (63.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.611     5.132    u_display/CLK
    SLICE_X59Y71         FDPE                                         r  u_display/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDPE (Prop_fdpe_C_Q)         0.456     5.588 f  u_display/lfsr_reg[0]/Q
                         net (fo=6, routed)           0.489     6.077    u_display/lfsr[1]
    SLICE_X60Y71         LUT2 (Prop_lut2_I1_O)        0.124     6.201 f  u_display/current_arrow_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.541     6.742    u_display/current_arrow_reg[0]_LDC_i_1_n_0
    SLICE_X60Y71         FDPE                                         f  u_display/current_arrow_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.496    14.837    u_display/CLK
    SLICE_X60Y71         FDPE                                         r  u_display/current_arrow_reg[0]_P/C
                         clock pessimism              0.272    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X60Y71         FDPE (Recov_fdpe_C_PRE)     -0.361    14.713    u_display/current_arrow_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  7.971    

Slack (MET) :             8.109ns  (required time - arrival time)
  Source:                 u_display/lfsr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/next_arrow_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.580ns (39.282%)  route 0.897ns (60.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.608     5.129    u_display/CLK
    SLICE_X59Y72         FDCE                                         r  u_display/lfsr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.456     5.585 f  u_display/lfsr_reg[3]/Q
                         net (fo=4, routed)           0.316     5.901    u_display/p_0_in[1]
    SLICE_X59Y72         LUT2 (Prop_lut2_I1_O)        0.124     6.025 f  u_display/next_arrow_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.580     6.605    u_display/next_arrow_reg[1]_LDC_i_1_n_0
    SLICE_X58Y71         FDPE                                         f  u_display/next_arrow_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.496    14.837    u_display/CLK
    SLICE_X58Y71         FDPE                                         r  u_display/next_arrow_reg[1]_P/C
                         clock pessimism              0.272    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X58Y71         FDPE (Recov_fdpe_C_PRE)     -0.359    14.715    u_display/next_arrow_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -6.605    
  -------------------------------------------------------------------
                         slack                                  8.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 u_display/lfsr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/next_arrow_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.538%)  route 0.310ns (62.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.582     1.465    u_display/CLK
    SLICE_X59Y72         FDCE                                         r  u_display/lfsr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  u_display/lfsr_reg[3]/Q
                         net (fo=4, routed)           0.126     1.733    u_display/p_0_in[1]
    SLICE_X59Y72         LUT2 (Prop_lut2_I1_O)        0.045     1.778 f  u_display/next_arrow_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.183     1.961    u_display/next_arrow_reg[1]_LDC_i_1_n_0
    SLICE_X58Y71         FDPE                                         f  u_display/next_arrow_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.850     1.977    u_display/CLK
    SLICE_X58Y71         FDPE                                         r  u_display/next_arrow_reg[1]_P/C
                         clock pessimism             -0.498     1.479    
    SLICE_X58Y71         FDPE (Remov_fdpe_C_PRE)     -0.095     1.384    u_display/next_arrow_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 u_display/lfsr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/current_arrow_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.525%)  route 0.369ns (66.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.582     1.465    u_display/CLK
    SLICE_X59Y71         FDPE                                         r  u_display/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.606 f  u_display/lfsr_reg[0]/Q
                         net (fo=6, routed)           0.182     1.788    u_display/lfsr[1]
    SLICE_X60Y71         LUT2 (Prop_lut2_I1_O)        0.045     1.833 f  u_display/current_arrow_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.187     2.020    u_display/current_arrow_reg[0]_LDC_i_1_n_0
    SLICE_X60Y71         FDPE                                         f  u_display/current_arrow_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.850     1.977    u_display/CLK
    SLICE_X60Y71         FDPE                                         r  u_display/current_arrow_reg[0]_P/C
                         clock pessimism             -0.498     1.479    
    SLICE_X60Y71         FDPE (Remov_fdpe_C_PRE)     -0.071     1.408    u_display/current_arrow_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 u_display/lfsr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/current_arrow_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.227ns (39.888%)  route 0.342ns (60.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.583     1.466    u_display/CLK
    SLICE_X58Y70         FDCE                                         r  u_display/lfsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDCE (Prop_fdce_C_Q)         0.128     1.594 f  u_display/lfsr_reg[1]/Q
                         net (fo=6, routed)           0.155     1.749    u_display/lfsr_reg_n_0_[1]
    SLICE_X60Y70         LUT2 (Prop_lut2_I1_O)        0.099     1.848 f  u_display/current_arrow_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.187     2.035    u_display/current_arrow_reg[1]_LDC_i_1_n_0
    SLICE_X61Y68         FDPE                                         f  u_display/current_arrow_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.853     1.980    u_display/CLK
    SLICE_X61Y68         FDPE                                         r  u_display/current_arrow_reg[1]_P/C
                         clock pessimism             -0.498     1.482    
    SLICE_X61Y68         FDPE (Remov_fdpe_C_PRE)     -0.095     1.387    u_display/current_arrow_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 u_display/lfsr_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/next_arrow_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.700%)  route 0.538ns (74.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.582     1.465    u_display/CLK
    SLICE_X59Y71         FDPE                                         r  u_display/lfsr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.606 r  u_display/lfsr_reg[2]/Q
                         net (fo=4, routed)           0.261     1.867    u_display/p_0_in[0]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.045     1.912 f  u_display/next_arrow_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.277     2.189    u_display/next_arrow_reg[0]_LDC_i_2_n_0
    SLICE_X56Y71         FDCE                                         f  u_display/next_arrow_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.822     1.950    u_display/CLK
    SLICE_X56Y71         FDCE                                         r  u_display/next_arrow_reg[0]_C/C
                         clock pessimism             -0.478     1.472    
    SLICE_X56Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.405    u_display/next_arrow_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 u_display/lfsr_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/next_arrow_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.290%)  route 0.522ns (73.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.582     1.465    u_display/CLK
    SLICE_X59Y71         FDPE                                         r  u_display/lfsr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.606 f  u_display/lfsr_reg[2]/Q
                         net (fo=4, routed)           0.133     1.739    u_display/p_0_in[0]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.045     1.784 f  u_display/next_arrow_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.388     2.173    u_display/next_arrow_reg[0]_LDC_i_1_n_0
    SLICE_X57Y70         FDPE                                         f  u_display/next_arrow_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.823     1.951    u_display/CLK
    SLICE_X57Y70         FDPE                                         r  u_display/next_arrow_reg[0]_P/C
                         clock pessimism             -0.478     1.473    
    SLICE_X57Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     1.378    u_display/next_arrow_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 u_display/lfsr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/current_arrow_reg[1]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.227ns (30.830%)  route 0.509ns (69.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.583     1.466    u_display/CLK
    SLICE_X58Y70         FDCE                                         r  u_display/lfsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDCE (Prop_fdce_C_Q)         0.128     1.594 r  u_display/lfsr_reg[1]/Q
                         net (fo=6, routed)           0.324     1.918    u_display/lfsr_reg_n_0_[1]
    SLICE_X56Y70         LUT2 (Prop_lut2_I1_O)        0.099     2.017 f  u_display/current_arrow_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.185     2.203    u_display/current_arrow_reg[1]_LDC_i_2_n_0
    SLICE_X56Y70         FDCE                                         f  u_display/current_arrow_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.823     1.951    u_display/CLK
    SLICE_X56Y70         FDCE                                         r  u_display/current_arrow_reg[1]_C/C
                         clock pessimism             -0.478     1.473    
    SLICE_X56Y70         FDCE (Remov_fdce_C_CLR)     -0.067     1.406    u_display/current_arrow_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 u_display/lfsr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/next_arrow_reg[1]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.186ns (23.016%)  route 0.622ns (76.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.582     1.465    u_display/CLK
    SLICE_X59Y72         FDCE                                         r  u_display/lfsr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  u_display/lfsr_reg[3]/Q
                         net (fo=4, routed)           0.295     1.902    u_display/p_0_in[1]
    SLICE_X59Y72         LUT2 (Prop_lut2_I1_O)        0.045     1.947 f  u_display/next_arrow_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.327     2.273    u_display/next_arrow_reg[1]_LDC_i_2_n_0
    SLICE_X55Y70         FDCE                                         f  u_display/next_arrow_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.823     1.951    u_display/CLK
    SLICE_X55Y70         FDCE                                         r  u_display/next_arrow_reg[1]_C/C
                         clock pessimism             -0.478     1.473    
    SLICE_X55Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    u_display/next_arrow_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 u_display/lfsr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_display/current_arrow_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.218%)  route 0.691ns (78.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.582     1.465    u_display/CLK
    SLICE_X59Y71         FDPE                                         r  u_display/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.606 r  u_display/lfsr_reg[0]/Q
                         net (fo=6, routed)           0.450     2.056    u_display/lfsr[1]
    SLICE_X57Y71         LUT2 (Prop_lut2_I1_O)        0.045     2.101 f  u_display/current_arrow_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.241     2.342    u_display/current_arrow_reg[0]_LDC_i_2_n_0
    SLICE_X57Y71         FDCE                                         f  u_display/current_arrow_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.822     1.950    u_display/CLK
    SLICE_X57Y71         FDCE                                         r  u_display/current_arrow_reg[0]_C/C
                         clock pessimism             -0.478     1.472    
    SLICE_X57Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.380    u_display/current_arrow_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.962    





