INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TimeMachine/Desktop/Architecture/task2/src/CPU.srcs/sources_1/new/cpu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TimeMachine/Desktop/Architecture/task2/src/CPU.srcs/sources_1/new/cpu_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TimeMachine/Desktop/Architecture/task2/src/CPU.srcs/sources_1/new/cpu_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TimeMachine/Desktop/Architecture/task2/src/CPU.srcs/sources_1/new/cpu_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TimeMachine/Desktop/Architecture/task2/src/CPU.srcs/sources_1/new/cpu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TimeMachine/Desktop/Architecture/task2/src/CPU.srcs/sources_1/new/instcache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstCache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TimeMachine/Desktop/Architecture/task2/src/CPU.srcs/sources_1/new/reg_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TimeMachine/Desktop/Architecture/task2/src/CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TimeMachine/Desktop/Architecture/task2/src/CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TimeMachine/Desktop/Architecture/task2/src/CPU.srcs/sim_1/new/test0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test0
