<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: cdnsusbhs_data_sync_tx</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_cdnsusbhs_data_sync_tx'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_cdnsusbhs_data_sync_tx')">cdnsusbhs_data_sync_tx</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.37</td>
<td class="s10 cl rt"><a href="mod1356.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1356.html#Toggle" > 89.12</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_main/design/ip/USB/rtl/usbhs/meta/cdnsusbhs_data_sync_tx.v')">/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_main/design/ip/USB/rtl/usbhs/meta/cdnsusbhs_data_sync_tx.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_6.html#inst_tag_98926"  onclick="showContent('inst_tag_98926')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s4 cl rt"> 49.79</td>
<td class="s7 cl rt"><a href="mod1356_6.html#inst_tag_98926_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1356_6.html#inst_tag_98926_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_6.html#inst_tag_98926_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_6.html#inst_tag_98918"  onclick="showContent('inst_tag_98918')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s5 cl rt"> 50.56</td>
<td class="s7 cl rt"><a href="mod1356_6.html#inst_tag_98918_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1356_6.html#inst_tag_98918_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_6.html#inst_tag_98918_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_7.html#inst_tag_98929"  onclick="showContent('inst_tag_98929')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s5 cl rt"> 50.56</td>
<td class="s7 cl rt"><a href="mod1356_7.html#inst_tag_98929_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1356_7.html#inst_tag_98929_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_7.html#inst_tag_98929_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_0.html#inst_tag_98835"  onclick="showContent('inst_tag_98835')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s5 cl rt"> 51.39</td>
<td class="s7 cl rt"><a href="mod1356_0.html#inst_tag_98835_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1356_0.html#inst_tag_98835_Toggle" > 12.50</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_0.html#inst_tag_98835_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_0.html#inst_tag_98833"  onclick="showContent('inst_tag_98833')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s5 cl rt"> 51.98</td>
<td class="s7 cl rt"><a href="mod1356_0.html#inst_tag_98833_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1356_0.html#inst_tag_98833_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_0.html#inst_tag_98833_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_0.html#inst_tag_98834"  onclick="showContent('inst_tag_98834')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s5 cl rt"> 51.98</td>
<td class="s7 cl rt"><a href="mod1356_0.html#inst_tag_98834_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1356_0.html#inst_tag_98834_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_0.html#inst_tag_98834_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_0.html#inst_tag_98840"  onclick="showContent('inst_tag_98840')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s5 cl rt"> 51.98</td>
<td class="s7 cl rt"><a href="mod1356_0.html#inst_tag_98840_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1356_0.html#inst_tag_98840_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_0.html#inst_tag_98840_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_1.html#inst_tag_98844"  onclick="showContent('inst_tag_98844')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s5 cl rt"> 51.98</td>
<td class="s7 cl rt"><a href="mod1356_1.html#inst_tag_98844_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1356_1.html#inst_tag_98844_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_1.html#inst_tag_98844_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_1.html#inst_tag_98848"  onclick="showContent('inst_tag_98848')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s5 cl rt"> 51.98</td>
<td class="s7 cl rt"><a href="mod1356_1.html#inst_tag_98848_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1356_1.html#inst_tag_98848_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_1.html#inst_tag_98848_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_1.html#inst_tag_98852"  onclick="showContent('inst_tag_98852')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s5 cl rt"> 51.98</td>
<td class="s7 cl rt"><a href="mod1356_1.html#inst_tag_98852_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1356_1.html#inst_tag_98852_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_1.html#inst_tag_98852_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_1.html#inst_tag_98856"  onclick="showContent('inst_tag_98856')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s5 cl rt"> 51.98</td>
<td class="s7 cl rt"><a href="mod1356_1.html#inst_tag_98856_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1356_1.html#inst_tag_98856_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_1.html#inst_tag_98856_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_2.html#inst_tag_98860"  onclick="showContent('inst_tag_98860')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s5 cl rt"> 51.98</td>
<td class="s7 cl rt"><a href="mod1356_2.html#inst_tag_98860_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1356_2.html#inst_tag_98860_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_2.html#inst_tag_98860_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_2.html#inst_tag_98864"  onclick="showContent('inst_tag_98864')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s5 cl rt"> 51.98</td>
<td class="s7 cl rt"><a href="mod1356_2.html#inst_tag_98864_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1356_2.html#inst_tag_98864_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_2.html#inst_tag_98864_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_3.html#inst_tag_98872"  onclick="showContent('inst_tag_98872')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s5 cl rt"> 51.98</td>
<td class="s7 cl rt"><a href="mod1356_3.html#inst_tag_98872_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1356_3.html#inst_tag_98872_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_3.html#inst_tag_98872_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_3.html#inst_tag_98876"  onclick="showContent('inst_tag_98876')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s5 cl rt"> 51.98</td>
<td class="s7 cl rt"><a href="mod1356_3.html#inst_tag_98876_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1356_3.html#inst_tag_98876_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_3.html#inst_tag_98876_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_3.html#inst_tag_98880"  onclick="showContent('inst_tag_98880')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s5 cl rt"> 51.98</td>
<td class="s7 cl rt"><a href="mod1356_3.html#inst_tag_98880_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1356_3.html#inst_tag_98880_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_3.html#inst_tag_98880_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_3.html#inst_tag_98884"  onclick="showContent('inst_tag_98884')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s5 cl rt"> 51.98</td>
<td class="s7 cl rt"><a href="mod1356_3.html#inst_tag_98884_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1356_3.html#inst_tag_98884_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_3.html#inst_tag_98884_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_4.html#inst_tag_98888"  onclick="showContent('inst_tag_98888')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s5 cl rt"> 51.98</td>
<td class="s7 cl rt"><a href="mod1356_4.html#inst_tag_98888_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1356_4.html#inst_tag_98888_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_4.html#inst_tag_98888_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_4.html#inst_tag_98892"  onclick="showContent('inst_tag_98892')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s5 cl rt"> 51.98</td>
<td class="s7 cl rt"><a href="mod1356_4.html#inst_tag_98892_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1356_4.html#inst_tag_98892_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_4.html#inst_tag_98892_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_4.html#inst_tag_98896"  onclick="showContent('inst_tag_98896')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s5 cl rt"> 51.98</td>
<td class="s7 cl rt"><a href="mod1356_4.html#inst_tag_98896_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1356_4.html#inst_tag_98896_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_4.html#inst_tag_98896_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_5.html#inst_tag_98900"  onclick="showContent('inst_tag_98900')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s5 cl rt"> 51.98</td>
<td class="s7 cl rt"><a href="mod1356_5.html#inst_tag_98900_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1356_5.html#inst_tag_98900_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_5.html#inst_tag_98900_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_7.html#inst_tag_98932"  onclick="showContent('inst_tag_98932')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s5 cl rt"> 53.89</td>
<td class="s7 cl rt"><a href="mod1356_7.html#inst_tag_98932_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1356_7.html#inst_tag_98932_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_7.html#inst_tag_98932_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_6.html#inst_tag_98919"  onclick="showContent('inst_tag_98919')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98919_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1356_6.html#inst_tag_98919_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98919_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_6.html#inst_tag_98925"  onclick="showContent('inst_tag_98925')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s7 cl rt"> 75.93</td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98925_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1356_6.html#inst_tag_98925_Toggle" > 27.78</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98925_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_6.html#inst_tag_98917"  onclick="showContent('inst_tag_98917')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s7 cl rt"> 76.67</td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98917_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1356_6.html#inst_tag_98917_Toggle" > 30.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98917_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_6.html#inst_tag_98920"  onclick="showContent('inst_tag_98920')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s7 cl rt"> 78.33</td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98920_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1356_6.html#inst_tag_98920_Toggle" > 35.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98920_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_7.html#inst_tag_98928"  onclick="showContent('inst_tag_98928')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s8 cl rt"> 81.48</td>
<td class="s10 cl rt"><a href="mod1356_7.html#inst_tag_98928_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1356_7.html#inst_tag_98928_Toggle" > 44.44</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_7.html#inst_tag_98928_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_2.html#inst_tag_98868"  onclick="showContent('inst_tag_98868')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s8 cl rt"> 85.71</td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98868_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1356_2.html#inst_tag_98868_Toggle" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98868_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_7.html#inst_tag_98933"  onclick="showContent('inst_tag_98933')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s8 cl rt"> 86.11</td>
<td class="s10 cl rt"><a href="mod1356_7.html#inst_tag_98933_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1356_7.html#inst_tag_98933_Toggle" > 58.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_7.html#inst_tag_98933_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_7.html#inst_tag_98930"  onclick="showContent('inst_tag_98930')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s8 cl rt"> 87.50</td>
<td class="s10 cl rt"><a href="mod1356_7.html#inst_tag_98930_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1356_7.html#inst_tag_98930_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_7.html#inst_tag_98930_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_7.html#inst_tag_98927"  onclick="showContent('inst_tag_98927')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt"><a href="mod1356_7.html#inst_tag_98927_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1356_7.html#inst_tag_98927_Toggle" > 70.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_7.html#inst_tag_98927_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_6.html#inst_tag_98922"  onclick="showContent('inst_tag_98922')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98922_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1356_6.html#inst_tag_98922_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98922_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_0.html#inst_tag_98838"  onclick="showContent('inst_tag_98838')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98838_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1356_0.html#inst_tag_98838_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98838_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_0.html#inst_tag_98842"  onclick="showContent('inst_tag_98842')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98842_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1356_0.html#inst_tag_98842_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98842_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_1.html#inst_tag_98850"  onclick="showContent('inst_tag_98850')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98850_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1356_1.html#inst_tag_98850_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98850_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_1.html#inst_tag_98854"  onclick="showContent('inst_tag_98854')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98854_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1356_1.html#inst_tag_98854_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98854_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_2.html#inst_tag_98858"  onclick="showContent('inst_tag_98858')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98858_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1356_2.html#inst_tag_98858_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98858_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_2.html#inst_tag_98862"  onclick="showContent('inst_tag_98862')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98862_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1356_2.html#inst_tag_98862_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98862_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_2.html#inst_tag_98870"  onclick="showContent('inst_tag_98870')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98870_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1356_2.html#inst_tag_98870_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98870_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_3.html#inst_tag_98874"  onclick="showContent('inst_tag_98874')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98874_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1356_3.html#inst_tag_98874_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98874_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_3.html#inst_tag_98878"  onclick="showContent('inst_tag_98878')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98878_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1356_3.html#inst_tag_98878_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98878_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_3.html#inst_tag_98882"  onclick="showContent('inst_tag_98882')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98882_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1356_3.html#inst_tag_98882_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98882_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_4.html#inst_tag_98886"  onclick="showContent('inst_tag_98886')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98886_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1356_4.html#inst_tag_98886_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98886_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_4.html#inst_tag_98890"  onclick="showContent('inst_tag_98890')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98890_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1356_4.html#inst_tag_98890_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98890_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_6.html#inst_tag_98921"  onclick="showContent('inst_tag_98921')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98921_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1356_6.html#inst_tag_98921_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98921_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_6.html#inst_tag_98923"  onclick="showContent('inst_tag_98923')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98923_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1356_6.html#inst_tag_98923_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98923_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_4.html#inst_tag_98898"  onclick="showContent('inst_tag_98898')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s9 cl rt"> 95.00</td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98898_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1356_4.html#inst_tag_98898_Toggle" > 85.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98898_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_1.html#inst_tag_98846"  onclick="showContent('inst_tag_98846')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98846_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1356_1.html#inst_tag_98846_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98846_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_2.html#inst_tag_98866"  onclick="showContent('inst_tag_98866')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98866_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1356_2.html#inst_tag_98866_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98866_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_4.html#inst_tag_98894"  onclick="showContent('inst_tag_98894')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98894_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1356_4.html#inst_tag_98894_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98894_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_0.html#inst_tag_98829"  onclick="showContent('inst_tag_98829')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98829_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98829_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98829_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_0.html#inst_tag_98830"  onclick="showContent('inst_tag_98830')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98830_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98830_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98830_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_0.html#inst_tag_98831"  onclick="showContent('inst_tag_98831')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98831_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98831_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98831_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_0.html#inst_tag_98832"  onclick="showContent('inst_tag_98832')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98832_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98832_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98832_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_0.html#inst_tag_98836"  onclick="showContent('inst_tag_98836')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98836_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98836_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98836_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_0.html#inst_tag_98837"  onclick="showContent('inst_tag_98837')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98837_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98837_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98837_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_0.html#inst_tag_98839"  onclick="showContent('inst_tag_98839')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98839_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98839_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98839_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_0.html#inst_tag_98841"  onclick="showContent('inst_tag_98841')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98841_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98841_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_0.html#inst_tag_98841_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_1.html#inst_tag_98843"  onclick="showContent('inst_tag_98843')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98843_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98843_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98843_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_1.html#inst_tag_98845"  onclick="showContent('inst_tag_98845')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98845_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98845_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98845_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_1.html#inst_tag_98847"  onclick="showContent('inst_tag_98847')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98847_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98847_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98847_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_1.html#inst_tag_98849"  onclick="showContent('inst_tag_98849')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98849_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98849_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98849_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_1.html#inst_tag_98851"  onclick="showContent('inst_tag_98851')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98851_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98851_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98851_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_1.html#inst_tag_98853"  onclick="showContent('inst_tag_98853')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98853_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98853_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98853_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_1.html#inst_tag_98855"  onclick="showContent('inst_tag_98855')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98855_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98855_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_1.html#inst_tag_98855_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_2.html#inst_tag_98857"  onclick="showContent('inst_tag_98857')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98857_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98857_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98857_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_2.html#inst_tag_98859"  onclick="showContent('inst_tag_98859')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98859_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98859_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98859_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_2.html#inst_tag_98861"  onclick="showContent('inst_tag_98861')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98861_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98861_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98861_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_2.html#inst_tag_98863"  onclick="showContent('inst_tag_98863')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98863_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98863_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98863_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_2.html#inst_tag_98865"  onclick="showContent('inst_tag_98865')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98865_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98865_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98865_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_2.html#inst_tag_98867"  onclick="showContent('inst_tag_98867')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98867_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98867_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98867_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_2.html#inst_tag_98869"  onclick="showContent('inst_tag_98869')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98869_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98869_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_2.html#inst_tag_98869_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_3.html#inst_tag_98871"  onclick="showContent('inst_tag_98871')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98871_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98871_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98871_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_3.html#inst_tag_98873"  onclick="showContent('inst_tag_98873')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98873_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98873_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98873_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_3.html#inst_tag_98875"  onclick="showContent('inst_tag_98875')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98875_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98875_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98875_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_3.html#inst_tag_98877"  onclick="showContent('inst_tag_98877')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98877_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98877_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98877_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_3.html#inst_tag_98879"  onclick="showContent('inst_tag_98879')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98879_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98879_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98879_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_3.html#inst_tag_98881"  onclick="showContent('inst_tag_98881')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98881_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98881_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98881_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_3.html#inst_tag_98883"  onclick="showContent('inst_tag_98883')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98883_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98883_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_3.html#inst_tag_98883_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_4.html#inst_tag_98885"  onclick="showContent('inst_tag_98885')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98885_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98885_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98885_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_4.html#inst_tag_98887"  onclick="showContent('inst_tag_98887')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98887_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98887_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98887_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_4.html#inst_tag_98889"  onclick="showContent('inst_tag_98889')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98889_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98889_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98889_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_4.html#inst_tag_98891"  onclick="showContent('inst_tag_98891')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98891_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98891_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98891_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_4.html#inst_tag_98893"  onclick="showContent('inst_tag_98893')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98893_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98893_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98893_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_4.html#inst_tag_98895"  onclick="showContent('inst_tag_98895')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98895_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98895_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98895_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_4.html#inst_tag_98897"  onclick="showContent('inst_tag_98897')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98897_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98897_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_4.html#inst_tag_98897_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_5.html#inst_tag_98899"  onclick="showContent('inst_tag_98899')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98899_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98899_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98899_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_5.html#inst_tag_98901"  onclick="showContent('inst_tag_98901')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98901_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98901_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98901_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_5.html#inst_tag_98902"  onclick="showContent('inst_tag_98902')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98902_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98902_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98902_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_5.html#inst_tag_98903"  onclick="showContent('inst_tag_98903')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98903_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98903_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98903_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_5.html#inst_tag_98904"  onclick="showContent('inst_tag_98904')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98904_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98904_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98904_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_5.html#inst_tag_98905"  onclick="showContent('inst_tag_98905')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98905_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98905_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98905_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_5.html#inst_tag_98906"  onclick="showContent('inst_tag_98906')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98906_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98906_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98906_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_5.html#inst_tag_98907"  onclick="showContent('inst_tag_98907')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98907_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98907_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98907_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_5.html#inst_tag_98908"  onclick="showContent('inst_tag_98908')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98908_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98908_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98908_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_5.html#inst_tag_98909"  onclick="showContent('inst_tag_98909')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98909_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98909_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98909_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_5.html#inst_tag_98910"  onclick="showContent('inst_tag_98910')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98910_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98910_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98910_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_5.html#inst_tag_98911"  onclick="showContent('inst_tag_98911')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98911_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98911_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98911_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_5.html#inst_tag_98912"  onclick="showContent('inst_tag_98912')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98912_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98912_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_5.html#inst_tag_98912_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_6.html#inst_tag_98913"  onclick="showContent('inst_tag_98913')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98913_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98913_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98913_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_6.html#inst_tag_98914"  onclick="showContent('inst_tag_98914')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98914_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98914_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98914_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_6.html#inst_tag_98915"  onclick="showContent('inst_tag_98915')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98915_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98915_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98915_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_6.html#inst_tag_98916"  onclick="showContent('inst_tag_98916')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98916_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98916_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98916_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_6.html#inst_tag_98924"  onclick="showContent('inst_tag_98924')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98924_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98924_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_6.html#inst_tag_98924_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_7.html#inst_tag_98931"  onclick="showContent('inst_tag_98931')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_7.html#inst_tag_98931_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_7.html#inst_tag_98931_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_7.html#inst_tag_98931_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1356_7.html#inst_tag_98934"  onclick="showContent('inst_tag_98934')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1356_7.html#inst_tag_98934_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_7.html#inst_tag_98934_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1356_7.html#inst_tag_98934_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_cdnsusbhs_data_sync_tx'>
<a name="Line"></a>
Line Coverage for Module : <a name="1033185289"></a>
<a href="mod1356.html" >cdnsusbhs_data_sync_tx</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>96</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78                          begin : REQ_DATA_PROC
79         1/1              if `CDNSUSBHS_RESET(txrst)
80                            begin
81         1/1                cdc_req &lt;= 1'b0;
82                            end
83                          else
84                            begin
85         1/1                if (cdc_change == 1'b1)
86                              begin
87         1/1                  cdc_req &lt;= ~cdc_req;
88                              end
                        MISSING_ELSE
89                            end
90                          end
91                      
92                      
93                      
94                        `CDNSUSBHS_ALWAYS(txclk,txrst)
95                          begin : DATA_HOLD_PROC
96         1/1              if `CDNSUSBHS_RESET(txrst)
97                            begin
98         1/1                cdc_data &lt;= {DATA_SYNC_WIDTH{1'b0}};
99                            end
100                         else
101                           begin
102        1/1                if (cdc_change == 1'b1)
103                             begin
104        1/1                  cdc_data &lt;= txdata;
105                             end
                        MISSING_ELSE
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1566063693"></a>
<a href="mod1356.html" >cdnsusbhs_data_sync_tx ( parameter DATA_SYNC_WIDTH=6 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.39</td>
<td class="s1 cl rt"> 12.50</td>
</tr></table>
<span class=inst><a href="mod1356_0.html#inst_tag_98832_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_7.html#inst_tag_98931_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>txclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1190563573"></a>
<a href="mod1356.html" >cdnsusbhs_data_sync_tx ( parameter DATA_SYNC_WIDTH=8 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1356_0.html#inst_tag_98835_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1356_0.html#inst_tag_98839_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod1356_1.html#inst_tag_98843_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1356_1.html#inst_tag_98847_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1356_1.html#inst_tag_98851_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1356_2.html#inst_tag_98855_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1356_2.html#inst_tag_98859_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod1356_2.html#inst_tag_98863_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1356_2.html#inst_tag_98867_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1356_3.html#inst_tag_98871_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1356_3.html#inst_tag_98875_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1356_3.html#inst_tag_98879_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1356_4.html#inst_tag_98883_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1356_4.html#inst_tag_98887_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod1356_4.html#inst_tag_98891_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.00</td>
<td class="s8 cl rt"> 85.00</td>
</tr></table>
<span class=inst><a href="mod1356_4.html#inst_tag_98895_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.67</td>
<td class="s3 cl rt"> 30.00</td>
</tr></table>
<span class=inst><a href="mod1356_6.html#inst_tag_98914_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.56</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1356_6.html#inst_tag_98915_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1356_6.html#inst_tag_98916_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.33</td>
<td class="s3 cl rt"> 35.00</td>
</tr></table>
<span class=inst><a href="mod1356_6.html#inst_tag_98917_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1356_6.html#inst_tag_98918_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.56</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1356_7.html#inst_tag_98926_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">40</td>
<td class="rt">40</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">20</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">20</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">40</td>
<td class="rt">40</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">20</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">20</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>txclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1257398554"></a>
<a href="mod1356.html" >cdnsusbhs_data_sync_tx ( parameter DATA_SYNC_WIDTH=16 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.93</td>
<td class="s2 cl rt"> 27.78</td>
</tr></table>
<span class=inst><a href="mod1356_6.html#inst_tag_98922_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">72</td>
<td class="rt">20</td>
<td class="rt">27.78 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">36</td>
<td class="rt">10</td>
<td class="rt">27.78 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">36</td>
<td class="rt">10</td>
<td class="rt">27.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">72</td>
<td class="rt">20</td>
<td class="rt">27.78 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">36</td>
<td class="rt">10</td>
<td class="rt">27.78 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">36</td>
<td class="rt">10</td>
<td class="rt">27.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>txclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[15:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[15:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="796893678"></a>
<a href="mod1356.html" >cdnsusbhs_data_sync_tx ( parameter DATA_SYNC_WIDTH=5 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.98</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1356_0.html#inst_tag_98830_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.98</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1356_0.html#inst_tag_98831_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.98</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1356_0.html#inst_tag_98837_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.98</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1356_1.html#inst_tag_98841_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.98</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1356_1.html#inst_tag_98845_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.98</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1356_1.html#inst_tag_98849_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.98</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1356_1.html#inst_tag_98853_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.98</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1356_2.html#inst_tag_98857_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.98</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1356_2.html#inst_tag_98861_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 85.71</td>
<td class="s5 cl rt"> 57.14</td>
</tr></table>
<span class=inst><a href="mod1356_2.html#inst_tag_98865_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.98</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1356_3.html#inst_tag_98869_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.98</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1356_3.html#inst_tag_98873_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.98</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1356_3.html#inst_tag_98877_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.98</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1356_3.html#inst_tag_98881_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.98</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1356_4.html#inst_tag_98885_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.98</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1356_4.html#inst_tag_98889_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.98</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1356_4.html#inst_tag_98893_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.98</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1356_5.html#inst_tag_98897_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod1356_6.html#inst_tag_98919_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_7.html#inst_tag_98928_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>txclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1959733588"></a>
<a href="mod1356.html" >cdnsusbhs_data_sync_tx ( parameter DATA_SYNC_WIDTH=7 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_0.html#inst_tag_98826_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_0.html#inst_tag_98827_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_0.html#inst_tag_98828_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 81.48</td>
<td class="s4 cl rt"> 44.44</td>
</tr></table>
<span class=inst><a href="mod1356_7.html#inst_tag_98925_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">36</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">36</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>txclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="421393558"></a>
<a href="mod1356.html" >cdnsusbhs_data_sync_tx ( parameter DATA_SYNC_WIDTH=9 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_0.html#inst_tag_98833_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">44</td>
<td class="rt">44</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">44</td>
<td class="rt">44</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>txclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1555936105"></a>
<a href="mod1356.html" >cdnsusbhs_data_sync_tx ( parameter DATA_SYNC_WIDTH=13 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_5.html#inst_tag_98898_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_5.html#inst_tag_98899_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_5.html#inst_tag_98900_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_5.html#inst_tag_98901_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_5.html#inst_tag_98902_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_5.html#inst_tag_98903_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_5.html#inst_tag_98904_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_5.html#inst_tag_98905_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_5.html#inst_tag_98906_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_5.html#inst_tag_98907_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_5.html#inst_tag_98908_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_5.html#inst_tag_98909_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_6.html#inst_tag_98910_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_6.html#inst_tag_98911_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_6.html#inst_tag_98912_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_6.html#inst_tag_98913_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">60</td>
<td class="rt">60</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">30</td>
<td class="rt">30</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">30</td>
<td class="rt">30</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">60</td>
<td class="rt">60</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">30</td>
<td class="rt">30</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">30</td>
<td class="rt">30</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>txclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="27723663"></a>
<a href="mod1356.html" >cdnsusbhs_data_sync_tx ( parameter DATA_SYNC_WIDTH=4 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_0.html#inst_tag_98829_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_0.html#inst_tag_98836_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_1.html#inst_tag_98840_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_1.html#inst_tag_98844_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_1.html#inst_tag_98848_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_1.html#inst_tag_98852_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_2.html#inst_tag_98856_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_2.html#inst_tag_98860_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_2.html#inst_tag_98864_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_3.html#inst_tag_98868_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_3.html#inst_tag_98872_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_3.html#inst_tag_98876_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_3.html#inst_tag_98880_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_4.html#inst_tag_98884_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_4.html#inst_tag_98888_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_4.html#inst_tag_98892_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_5.html#inst_tag_98896_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.11</td>
<td class="s5 cl rt"> 58.33</td>
</tr></table>
<span class=inst><a href="mod1356_7.html#inst_tag_98930_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">24</td>
<td class="rt">24</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">24</td>
<td class="rt">24</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>txclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="741446352"></a>
<a href="mod1356.html" >cdnsusbhs_data_sync_tx ( parameter DATA_SYNC_WIDTH=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1356_6.html#inst_tag_98920_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.00</td>
<td class="s7 cl rt"> 70.00</td>
</tr></table>
<span class=inst><a href="mod1356_7.html#inst_tag_98924_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 53.89</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod1356_7.html#inst_tag_98929_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>txclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1510616367"></a>
<a href="mod1356.html" >cdnsusbhs_data_sync_tx ( parameter DATA_SYNC_WIDTH=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 87.50</td>
<td class="s6 cl rt"> 62.50</td>
</tr></table>
<span class=inst><a href="mod1356_7.html#inst_tag_98927_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>txclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="509815944"></a>
<a href="mod1356.html" >cdnsusbhs_data_sync_tx ( parameter DATA_SYNC_WIDTH=11 + DATA_SYNC_WIDTH=11 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_0.html#inst_tag_98834_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_0.html#inst_tag_98838_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_1.html#inst_tag_98842_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_1.html#inst_tag_98846_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_1.html#inst_tag_98850_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_2.html#inst_tag_98854_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_2.html#inst_tag_98858_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_2.html#inst_tag_98862_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_2.html#inst_tag_98866_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_3.html#inst_tag_98870_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_3.html#inst_tag_98874_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_3.html#inst_tag_98878_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_4.html#inst_tag_98882_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_4.html#inst_tag_98886_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_4.html#inst_tag_98890_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_4.html#inst_tag_98894_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1356_6.html#inst_tag_98921_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 49.79</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1356_6.html#inst_tag_98923_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DATA_SYNC_TX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">52</td>
<td class="rt">52</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">26</td>
<td class="rt">26</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">26</td>
<td class="rt">26</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">52</td>
<td class="rt">52</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">26</td>
<td class="rt">26</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">26</td>
<td class="rt">26</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>txclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txdata[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1033185289"></a>
<a href="mod1356.html" >cdnsusbhs_data_sync_tx</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">79</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">96</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
79             if `CDNSUSBHS_RESET(txrst)
               <font color = "green">-1-</font>  
80               begin
81               cdc_req <= 1'b0;
           <font color = "green">      ==></font>
82               end
83             else
84               begin
85               if (cdc_change == 1'b1)
                 <font color = "green">-2-</font>  
86                 begin
87                 cdc_req <= ~cdc_req;
           <font color = "green">        ==></font>
88                 end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
96             if `CDNSUSBHS_RESET(txrst)
               <font color = "green">-1-</font>  
97               begin
98               cdc_data <= {DATA_SYNC_WIDTH{1'b0}};
           <font color = "green">      ==></font>
99               end
100            else
101              begin
102              if (cdc_change == 1'b1)
                 <font color = "green">-2-</font>  
103                begin
104                cdc_data <= txdata;
           <font color = "green">        ==></font>
105                end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
