

================================================================
== Vivado HLS Report for 'jedi_dnn3_float_float_dense3_config_s'
================================================================
* Date:           Sun Jul 18 16:11:21 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.845 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    10793|    10793| 63.085 us | 63.085 us |  10793|  10793|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dnn3_float_float_dense3_config_s_fu_121  |dnn3_float_float_dense3_config_s  |      260|      260| 1.520 us | 1.520 us |  260|  260|   none  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       10|       10|         1|          -|          -|    10|    no    |
        |- Loop 2     |    10520|    10520|      1052|          -|          -|    10|    no    |
        | + Loop 2.1  |     1050|     1050|         7|          -|          -|   150|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       71|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |       48|   3209|   323675|   235823|     -|
|Memory               |        0|      -|       64|        5|     0|
|Multiplexer          |        -|      -|        -|      149|     -|
|Register             |        -|      -|      162|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       48|   3209|   323901|   236048|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        3|    104|       37|       54|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |     26|        9|       13|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-------------------------------------+---------+-------+--------+--------+-----+
    |                   Instance                  |                Module               | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
    +---------------------------------------------+-------------------------------------+---------+-------+--------+--------+-----+
    |grp_dnn3_float_float_dense3_config_s_fu_121  |dnn3_float_float_dense3_config_s     |       48|   3207|  323444|  235598|    0|
    |jedi_fadd_32ns_32ns_32_4_full_dsp_1_U4578    |jedi_fadd_32ns_32ns_32_4_full_dsp_1  |        0|      2|     231|     225|    0|
    +---------------------------------------------+-------------------------------------+---------+-------+--------+--------+-----+
    |Total                                        |                                     |       48|   3209|  323675|  235823|    0|
    +---------------------------------------------+-------------------------------------+---------+-------+--------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |                    Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |O_sum_U  |jedi_dnn3_float_float_dense3_config_s_O_sum  |        0|  64|   5|    0|    10|   32|     1|          320|
    +---------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                                             |        0|  64|   5|    0|    10|   32|     1|          320|
    +---------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln395_fu_155_p2   |     +    |      0|  0|  11|          11|           8|
    |add_ln397_fu_194_p2   |     +    |      0|  0|  11|          11|          11|
    |cols_fu_184_p2        |     +    |      0|  0|   8|           8|           1|
    |i_fu_144_p2           |     +    |      0|  0|   6|           4|           1|
    |rows_fu_167_p2        |     +    |      0|  0|   6|           4|           1|
    |icmp_ln390_fu_138_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln395_fu_161_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln396_fu_178_p2  |   icmp   |      0|  0|  11|           8|           8|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  71|          54|          38|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |O_sum_address0  |  21|          4|    4|         16|
    |O_sum_ce0       |  15|          3|    1|          3|
    |O_sum_ce1       |   9|          2|    1|          2|
    |O_sum_d0        |  15|          3|   32|         96|
    |ap_NS_fsm       |  53|         12|    1|         12|
    |cols_0_reg_110  |   9|          2|    8|         16|
    |i_0_reg_76      |   9|          2|    4|          8|
    |phi_mul_reg_98  |   9|          2|   11|         22|
    |rows_0_reg_87   |   9|          2|    4|          8|
    +----------------+----+-----------+-----+-----------+
    |Total           | 149|         32|   66|        183|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |O_load_reg_244                                            |  32|   0|   32|          0|
    |O_sum_addr_1_reg_226                                      |   4|   0|    4|          0|
    |O_sum_load_reg_249                                        |  32|   0|   32|          0|
    |add_ln395_reg_213                                         |  11|   0|   11|          0|
    |ap_CS_fsm                                                 |  11|   0|   11|          0|
    |cols_0_reg_110                                            |   8|   0|    8|          0|
    |cols_reg_234                                              |   8|   0|    8|          0|
    |grp_dnn3_float_float_dense3_config_s_fu_121_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_76                                                |   4|   0|    4|          0|
    |phi_mul_reg_98                                            |  11|   0|   11|          0|
    |rows_0_reg_87                                             |   4|   0|    4|          0|
    |rows_reg_221                                              |   4|   0|    4|          0|
    |tmp_reg_254                                               |  32|   0|   32|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 162|   0|  162|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | jedi_dnn3<float, float, dense3_config> | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | jedi_dnn3<float, float, dense3_config> | return value |
|ap_start      |  in |    1| ap_ctrl_hs | jedi_dnn3<float, float, dense3_config> | return value |
|ap_done       | out |    1| ap_ctrl_hs | jedi_dnn3<float, float, dense3_config> | return value |
|ap_idle       | out |    1| ap_ctrl_hs | jedi_dnn3<float, float, dense3_config> | return value |
|ap_ready      | out |    1| ap_ctrl_hs | jedi_dnn3<float, float, dense3_config> | return value |
|O_address0    | out |   11|  ap_memory |                    O                   |     array    |
|O_ce0         | out |    1|  ap_memory |                    O                   |     array    |
|O_q0          |  in |   32|  ap_memory |                    O                   |     array    |
|res_address0  | out |    3|  ap_memory |                   res                  |     array    |
|res_ce0       | out |    1|  ap_memory |                   res                  |     array    |
|res_we0       | out |    1|  ap_memory |                   res                  |     array    |
|res_d0        | out |   32|  ap_memory |                   res                  |     array    |
|res_address1  | out |    3|  ap_memory |                   res                  |     array    |
|res_ce1       | out |    1|  ap_memory |                   res                  |     array    |
|res_we1       | out |    1|  ap_memory |                   res                  |     array    |
|res_d1        | out |   32|  ap_memory |                   res                  |     array    |
+--------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 11 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 4 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 12 [1/1] (0.59ns)   --->   "%O_sum = alloca [10 x float], align 16" [../../nnet_utils/nnet_jedi.h:389]   --->   Operation 12 'alloca' 'O_sum' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "br label %1" [../../nnet_utils/nnet_jedi.h:390]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.65ns)   --->   "%icmp_ln390 = icmp eq i4 %i_0, -6" [../../nnet_utils/nnet_jedi.h:390]   --->   Operation 15 'icmp' 'icmp_ln390' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.33ns)   --->   "%i = add i4 %i_0, 1" [../../nnet_utils/nnet_jedi.h:390]   --->   Operation 17 'add' 'i' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln390, label %.preheader1.preheader, label %2" [../../nnet_utils/nnet_jedi.h:390]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln391 = zext i4 %i_0 to i64" [../../nnet_utils/nnet_jedi.h:391]   --->   Operation 19 'zext' 'zext_ln391' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%O_sum_addr = getelementptr inbounds [10 x float]* %O_sum, i64 0, i64 %zext_ln391" [../../nnet_utils/nnet_jedi.h:391]   --->   Operation 20 'getelementptr' 'O_sum_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.59ns)   --->   "store float 0.000000e+00, float* %O_sum_addr, align 4" [../../nnet_utils/nnet_jedi.h:391]   --->   Operation 21 'store' <Predicate = (!icmp_ln390)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br label %1" [../../nnet_utils/nnet_jedi.h:390]   --->   Operation 22 'br' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.60ns)   --->   "br label %.preheader1" [../../nnet_utils/nnet_jedi.h:395]   --->   Operation 23 'br' <Predicate = (icmp_ln390)> <Delay = 0.60>

State 3 <SV = 2> <Delay = 0.65>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%rows_0 = phi i4 [ %rows, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 24 'phi' 'rows_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ %add_ln395, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]" [../../nnet_utils/nnet_jedi.h:395]   --->   Operation 25 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.53ns)   --->   "%add_ln395 = add i11 %phi_mul, 150" [../../nnet_utils/nnet_jedi.h:395]   --->   Operation 26 'add' 'add_ln395' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.65ns)   --->   "%icmp_ln395 = icmp eq i4 %rows_0, -6" [../../nnet_utils/nnet_jedi.h:395]   --->   Operation 27 'icmp' 'icmp_ln395' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 28 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.33ns)   --->   "%rows = add i4 %rows_0, 1" [../../nnet_utils/nnet_jedi.h:395]   --->   Operation 29 'add' 'rows' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln395, label %4, label %.preheader.preheader" [../../nnet_utils/nnet_jedi.h:395]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln397 = zext i4 %rows_0 to i64" [../../nnet_utils/nnet_jedi.h:397]   --->   Operation 31 'zext' 'zext_ln397' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%O_sum_addr_1 = getelementptr inbounds [10 x float]* %O_sum, i64 0, i64 %zext_ln397" [../../nnet_utils/nnet_jedi.h:397]   --->   Operation 32 'getelementptr' 'O_sum_addr_1' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.60ns)   --->   "br label %.preheader" [../../nnet_utils/nnet_jedi.h:396]   --->   Operation 33 'br' <Predicate = (!icmp_ln395)> <Delay = 0.60>
ST_3 : Operation 34 [2/2] (0.00ns)   --->   "call fastcc void @"dnn3<float, float, dense3_config>"([10 x float]* %O_sum, [5 x float]* %res)" [../../nnet_utils/nnet_jedi.h:401]   --->   Operation 34 'call' <Predicate = (icmp_ln395)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.69>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%cols_0 = phi i8 [ %cols, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 35 'phi' 'cols_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.58ns)   --->   "%icmp_ln396 = icmp eq i8 %cols_0, -106" [../../nnet_utils/nnet_jedi.h:396]   --->   Operation 36 'icmp' 'icmp_ln396' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 150, i64 150, i64 150)"   --->   Operation 37 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.48ns)   --->   "%cols = add i8 %cols_0, 1" [../../nnet_utils/nnet_jedi.h:396]   --->   Operation 38 'add' 'cols' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln396, label %.preheader1.loopexit, label %3" [../../nnet_utils/nnet_jedi.h:396]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln397_1 = zext i8 %cols_0 to i11" [../../nnet_utils/nnet_jedi.h:397]   --->   Operation 40 'zext' 'zext_ln397_1' <Predicate = (!icmp_ln396)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.53ns)   --->   "%add_ln397 = add i11 %phi_mul, %zext_ln397_1" [../../nnet_utils/nnet_jedi.h:397]   --->   Operation 41 'add' 'add_ln397' <Predicate = (!icmp_ln396)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln397_2 = zext i11 %add_ln397 to i64" [../../nnet_utils/nnet_jedi.h:397]   --->   Operation 42 'zext' 'zext_ln397_2' <Predicate = (!icmp_ln396)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%O_addr = getelementptr [1500 x float]* %O, i64 0, i64 %zext_ln397_2" [../../nnet_utils/nnet_jedi.h:397]   --->   Operation 43 'getelementptr' 'O_addr' <Predicate = (!icmp_ln396)> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (1.15ns)   --->   "%O_load = load float* %O_addr, align 4" [../../nnet_utils/nnet_jedi.h:397]   --->   Operation 44 'load' 'O_load' <Predicate = (!icmp_ln396)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 45 [2/2] (0.59ns)   --->   "%O_sum_load = load float* %O_sum_addr_1, align 4" [../../nnet_utils/nnet_jedi.h:397]   --->   Operation 45 'load' 'O_sum_load' <Predicate = (!icmp_ln396)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 46 'br' <Predicate = (icmp_ln396)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.15>
ST_5 : Operation 47 [1/2] (1.15ns)   --->   "%O_load = load float* %O_addr, align 4" [../../nnet_utils/nnet_jedi.h:397]   --->   Operation 47 'load' 'O_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 48 [1/2] (0.59ns)   --->   "%O_sum_load = load float* %O_sum_addr_1, align 4" [../../nnet_utils/nnet_jedi.h:397]   --->   Operation 48 'load' 'O_sum_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 3.86>
ST_6 : Operation 49 [4/4] (3.86ns)   --->   "%tmp = fadd float %O_sum_load, %O_load" [../../nnet_utils/nnet_jedi.h:397]   --->   Operation 49 'fadd' 'tmp' <Predicate = true> <Delay = 3.86> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.86>
ST_7 : Operation 50 [3/4] (3.86ns)   --->   "%tmp = fadd float %O_sum_load, %O_load" [../../nnet_utils/nnet_jedi.h:397]   --->   Operation 50 'fadd' 'tmp' <Predicate = true> <Delay = 3.86> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.86>
ST_8 : Operation 51 [2/4] (3.86ns)   --->   "%tmp = fadd float %O_sum_load, %O_load" [../../nnet_utils/nnet_jedi.h:397]   --->   Operation 51 'fadd' 'tmp' <Predicate = true> <Delay = 3.86> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.86>
ST_9 : Operation 52 [1/4] (3.86ns)   --->   "%tmp = fadd float %O_sum_load, %O_load" [../../nnet_utils/nnet_jedi.h:397]   --->   Operation 52 'fadd' 'tmp' <Predicate = true> <Delay = 3.86> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.59>
ST_10 : Operation 53 [1/1] (0.59ns)   --->   "store float %tmp, float* %O_sum_addr_1, align 4" [../../nnet_utils/nnet_jedi.h:397]   --->   Operation 53 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "br label %.preheader" [../../nnet_utils/nnet_jedi.h:396]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.00>
ST_11 : Operation 55 [1/2] (0.00ns)   --->   "call fastcc void @"dnn3<float, float, dense3_config>"([10 x float]* %O_sum, [5 x float]* %res)" [../../nnet_utils/nnet_jedi.h:401]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "ret void" [../../nnet_utils/nnet_jedi.h:403]   --->   Operation 56 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ O]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ selu_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[111111111111111111111111111111]; IO mode=ap_memory:ce=0
Port [ selu_table3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[111111111111111]; IO mode=ap_memory:ce=0
Port [ selu_table5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
O_sum        (alloca           ) [ 001111111111]
br_ln390     (br               ) [ 011000000000]
i_0          (phi              ) [ 001000000000]
icmp_ln390   (icmp             ) [ 001000000000]
empty        (speclooptripcount) [ 000000000000]
i            (add              ) [ 011000000000]
br_ln390     (br               ) [ 000000000000]
zext_ln391   (zext             ) [ 000000000000]
O_sum_addr   (getelementptr    ) [ 000000000000]
store_ln391  (store            ) [ 000000000000]
br_ln390     (br               ) [ 011000000000]
br_ln395     (br               ) [ 001111111110]
rows_0       (phi              ) [ 000100000000]
phi_mul      (phi              ) [ 000111111110]
add_ln395    (add              ) [ 001111111110]
icmp_ln395   (icmp             ) [ 000111111110]
empty_42     (speclooptripcount) [ 000000000000]
rows         (add              ) [ 001111111110]
br_ln395     (br               ) [ 000000000000]
zext_ln397   (zext             ) [ 000000000000]
O_sum_addr_1 (getelementptr    ) [ 000011111110]
br_ln396     (br               ) [ 000111111110]
cols_0       (phi              ) [ 000010000000]
icmp_ln396   (icmp             ) [ 000111111110]
empty_43     (speclooptripcount) [ 000000000000]
cols         (add              ) [ 000111111110]
br_ln396     (br               ) [ 000000000000]
zext_ln397_1 (zext             ) [ 000000000000]
add_ln397    (add              ) [ 000000000000]
zext_ln397_2 (zext             ) [ 000000000000]
O_addr       (getelementptr    ) [ 000001000000]
br_ln0       (br               ) [ 001111111110]
O_load       (load             ) [ 000000111100]
O_sum_load   (load             ) [ 000000111100]
tmp          (fadd             ) [ 000000000010]
store_ln397  (store            ) [ 000000000000]
br_ln396     (br               ) [ 000111111110]
call_ln401   (call             ) [ 000000000000]
ret_ln403    (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="O">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="selu_table1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="selu_table1"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="selu_table3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="selu_table3"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="selu_table5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="selu_table5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dnn3<float, float, dense3_config>"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="O_sum_alloca_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="O_sum/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="O_sum_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="4" slack="0"/>
<pin id="48" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="O_sum_addr/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_access_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="4" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="54" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln391/2 O_sum_load/4 store_ln397/10 "/>
</bind>
</comp>

<comp id="57" class="1004" name="O_sum_addr_1_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="4" slack="0"/>
<pin id="61" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="O_sum_addr_1/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="O_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="11" slack="0"/>
<pin id="67" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="O_addr/4 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="11" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="O_load/4 "/>
</bind>
</comp>

<comp id="76" class="1005" name="i_0_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="1"/>
<pin id="78" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_0_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="1"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="4" slack="0"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="87" class="1005" name="rows_0_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="1"/>
<pin id="89" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="rows_0 (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="rows_0_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="1" slack="1"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rows_0/3 "/>
</bind>
</comp>

<comp id="98" class="1005" name="phi_mul_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="11" slack="1"/>
<pin id="100" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="phi_mul_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="11" slack="0"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="1" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="110" class="1005" name="cols_0_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="1"/>
<pin id="112" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cols_0 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="cols_0_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cols_0/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_dnn3_float_float_dense3_config_s_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="0" index="3" bw="32" slack="0"/>
<pin id="126" dir="0" index="4" bw="32" slack="0"/>
<pin id="127" dir="0" index="5" bw="32" slack="0"/>
<pin id="128" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln401/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="0" index="1" bw="32" slack="1"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln390_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln390/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln391_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln391/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln395_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="0"/>
<pin id="157" dir="0" index="1" bw="9" slack="0"/>
<pin id="158" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln395/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln395_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln395/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="rows_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rows/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln397_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln396_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln396/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="cols_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cols/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln397_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_1/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln397_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="1"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln397/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln397_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_2/4 "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="213" class="1005" name="add_ln395_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln395 "/>
</bind>
</comp>

<comp id="221" class="1005" name="rows_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="rows "/>
</bind>
</comp>

<comp id="226" class="1005" name="O_sum_addr_1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="1"/>
<pin id="228" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="O_sum_addr_1 "/>
</bind>
</comp>

<comp id="234" class="1005" name="cols_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="cols "/>
</bind>
</comp>

<comp id="239" class="1005" name="O_addr_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="1"/>
<pin id="241" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="O_addr "/>
</bind>
</comp>

<comp id="244" class="1005" name="O_load_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="O_load "/>
</bind>
</comp>

<comp id="249" class="1005" name="O_sum_load_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="O_sum_load "/>
</bind>
</comp>

<comp id="254" class="1005" name="tmp_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="22" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="24" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="62"><net_src comp="22" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="22" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="109"><net_src comp="102" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="121" pin=4"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="121" pin=5"/></net>

<net id="142"><net_src comp="80" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="80" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="80" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="159"><net_src comp="102" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="91" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="91" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="91" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="182"><net_src comp="114" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="114" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="114" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="98" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="211"><net_src comp="144" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="216"><net_src comp="155" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="224"><net_src comp="167" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="229"><net_src comp="57" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="237"><net_src comp="184" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="242"><net_src comp="63" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="247"><net_src comp="70" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="252"><net_src comp="50" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="257"><net_src comp="134" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="50" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {3 11 }
	Port: selu_table1 | {}
	Port: selu_table3 | {}
	Port: selu_table5 | {}
 - Input state : 
	Port: jedi_dnn3<float, float, dense3_config> : O | {4 5 }
	Port: jedi_dnn3<float, float, dense3_config> : res | {}
	Port: jedi_dnn3<float, float, dense3_config> : selu_table1 | {3 11 }
	Port: jedi_dnn3<float, float, dense3_config> : selu_table3 | {3 11 }
	Port: jedi_dnn3<float, float, dense3_config> : selu_table5 | {3 11 }
  - Chain level:
	State 1
	State 2
		icmp_ln390 : 1
		i : 1
		br_ln390 : 2
		zext_ln391 : 1
		O_sum_addr : 2
		store_ln391 : 3
	State 3
		add_ln395 : 1
		icmp_ln395 : 1
		rows : 1
		br_ln395 : 2
		zext_ln397 : 1
		O_sum_addr_1 : 2
	State 4
		icmp_ln396 : 1
		cols : 1
		br_ln396 : 2
		zext_ln397_1 : 1
		add_ln397 : 2
		zext_ln397_2 : 3
		O_addr : 4
		O_load : 5
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dnn3_float_float_dense3_config_s_fu_121 |   3207  | 287.691 |  287871 |  210432 |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fadd   |                  grp_fu_134                 |    2    |    0    |   231   |   225   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                   i_fu_144                  |    0    |    0    |    0    |    6    |
|          |               add_ln395_fu_155              |    0    |    0    |    0    |    11   |
|    add   |                 rows_fu_167                 |    0    |    0    |    0    |    6    |
|          |                 cols_fu_184                 |    0    |    0    |    0    |    8    |
|          |               add_ln397_fu_194              |    0    |    0    |    0    |    11   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              icmp_ln390_fu_138              |    0    |    0    |    0    |    9    |
|   icmp   |              icmp_ln395_fu_161              |    0    |    0    |    0    |    9    |
|          |              icmp_ln396_fu_178              |    0    |    0    |    0    |    11   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              zext_ln391_fu_150              |    0    |    0    |    0    |    0    |
|   zext   |              zext_ln397_fu_173              |    0    |    0    |    0    |    0    |
|          |             zext_ln397_1_fu_190             |    0    |    0    |    0    |    0    |
|          |             zext_ln397_2_fu_200             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |   3209  | 287.691 |  288102 |  210728 |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|O_sum|    0   |   64   |    5   |    0   |
+-----+--------+--------+--------+--------+
|Total|    0   |   64   |    5   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   O_addr_reg_239   |   11   |
|   O_load_reg_244   |   32   |
|O_sum_addr_1_reg_226|    4   |
| O_sum_load_reg_249 |   32   |
|  add_ln395_reg_213 |   11   |
|   cols_0_reg_110   |    8   |
|    cols_reg_234    |    8   |
|     i_0_reg_76     |    4   |
|      i_reg_208     |    4   |
|   phi_mul_reg_98   |   11   |
|    rows_0_reg_87   |    4   |
|    rows_reg_221    |    4   |
|     tmp_reg_254    |   32   |
+--------------------+--------+
|        Total       |   165  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_50 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_50 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_70 |  p0  |   2  |  11  |   22   ||    9    |
|  phi_mul_reg_98  |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   116  ||  2.412  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |  3209  |   287  | 288102 | 210728 |    -   |
|   Memory  |    0   |    -   |    -   |   64   |    5   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   165  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |  3209  |   290  | 288331 | 210769 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
