

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Wed Nov 22 05:25:21 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        dft256
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   393493|   393493|  3.935 ms|  3.935 ms|  393494|  393494|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                          |                                              |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                         Instance                         |                    Module                    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +----------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_dft_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_46_4_fu_1074  |dft_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_46_4  |   393232|   393232|  3.932 ms|  3.932 ms|  393232|  393232|       no|
        |grp_dft_Pipeline_VITIS_LOOP_55_5_fu_2110                  |dft_Pipeline_VITIS_LOOP_55_5                  |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        +----------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      516|    5|   17756|   4259|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    173|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      518|    5|   17762|   4432|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |      185|    2|      16|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+----------------------------------------------+---------+----+-------+------+-----+
    |                         Instance                         |                    Module                    | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +----------------------------------------------------------+----------------------------------------------+---------+----+-------+------+-----+
    |control_s_axi_U                                           |control_s_axi                                 |        4|   0|    196|   180|    0|
    |grp_dft_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_46_4_fu_1074  |dft_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_46_4  |      512|   5|  17539|  4014|    0|
    |grp_dft_Pipeline_VITIS_LOOP_55_5_fu_2110                  |dft_Pipeline_VITIS_LOOP_55_5                  |        0|   0|     21|    65|    0|
    +----------------------------------------------------------+----------------------------------------------+---------+----+-------+------+-----+
    |Total                                                     |                                              |      516|   5|  17756|  4259|    0|
    +----------------------------------------------------------+----------------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |real_temp_U  |real_temp_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |imag_temp_U  |real_temp_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        2|  0|   0|    0|   512|   64|     2|        16384|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  25|          5|    1|          5|
    |imag_sample_address0  |  14|          3|    8|         24|
    |imag_sample_ce0       |  14|          3|    1|          3|
    |imag_sample_we0       |   9|          2|    1|          2|
    |imag_temp_address0    |  14|          3|    8|         24|
    |imag_temp_ce0         |  14|          3|    1|          3|
    |imag_temp_we0         |   9|          2|    1|          2|
    |real_sample_address0  |  14|          3|    8|         24|
    |real_sample_ce0       |  14|          3|    1|          3|
    |real_sample_we0       |   9|          2|    1|          2|
    |real_temp_address0    |  14|          3|    8|         24|
    |real_temp_ce0         |  14|          3|    1|          3|
    |real_temp_we0         |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 173|         37|   41|        121|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                 | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                              |  4|   0|    4|          0|
    |grp_dft_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_46_4_fu_1074_ap_start_reg  |  1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_55_5_fu_2110_ap_start_reg                  |  1|   0|    1|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                  |  6|   0|    6|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   12|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   12|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           dft|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           dft|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

