// Seed: 3111854149
macromodule module_0 (
    output supply0 id_0
);
  wire id_2;
  module_2 modCall_1 (id_2);
  assign module_1.id_0 = 0;
  wire id_3;
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1,
    input  tri   id_2
);
  module_0 modCall_1 (id_0);
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_2;
endmodule
module module_3 (
    input tri id_0,
    output supply1 id_1,
    input tri0 id_2,
    output tri id_3,
    input supply1 id_4,
    input supply0 id_5
);
  wire id_7;
  module_2 modCall_1 (id_7);
  uwire id_8 = id_5;
  assign id_7 = id_2 - id_7;
endmodule
