#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x560890dd5ed0 .scope module, "tb_core" "tb_core" 2 2;
 .timescale -9 -11;
v0x560890e1e490_0 .var "clk", 0 0;
v0x560890e1e530_0 .var "rst_n", 0 0;
S_0x560890dcdb00 .scope module, "m_core" "core" 2 7, 3 1 0, S_0x560890dd5ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x560890de96e0 .param/l "ROM_ADDR_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x560890de9720 .param/l "ROM_DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000100000>;
L_0x560890e2eaf0 .functor OR 1, v0x560890e1e3b0_0, L_0x560890e31260, C4<0>, C4<0>;
L_0x560890e2f550 .functor BUFZ 1, v0x560890e191b0_0, C4<0>, C4<0>, C4<0>;
v0x560890e1ae50_0 .net "PCSrc", 0 0, L_0x560890e31260;  1 drivers
v0x560890e1aef0_0 .net "Rs", 31 0, L_0x560890e2f9e0;  1 drivers
v0x560890e1afd0_0 .net "Rt", 31 0, L_0x560890e2fc40;  1 drivers
v0x560890e1b0c0_0 .net *"_ivl_3", 5 0, L_0x560890e1e6e0;  1 drivers
v0x560890e1b1a0_0 .net *"_ivl_5", 5 0, L_0x560890e1e780;  1 drivers
v0x560890e1b2d0_0 .net *"_ivl_66", 4 0, L_0x560890e2f8b0;  1 drivers
L_0x7fe0d7694210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560890e1b3b0_0 .net *"_ivl_70", 26 0, L_0x7fe0d7694210;  1 drivers
v0x560890e1b490_0 .net *"_ivl_72", 4 0, L_0x560890e2fb00;  1 drivers
L_0x7fe0d7694258 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560890e1b570_0 .net *"_ivl_76", 26 0, L_0x7fe0d7694258;  1 drivers
L_0x7fe0d76942e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560890e1b650_0 .net/2u *"_ivl_79", 1 0, L_0x7fe0d76942e8;  1 drivers
v0x560890e1b730_0 .net "addr_pc", 31 0, v0x560890e0bdf0_0;  1 drivers
v0x560890e1b7f0_0 .net "addr_reg_write", 4 0, L_0x560890e31940;  1 drivers
v0x560890e1b900_0 .net "alu_zero", 0 0, L_0x560890e31850;  1 drivers
v0x560890e1b9f0_0 .net "c_aluControl", 3 0, L_0x560890e2f080;  1 drivers
v0x560890e1bab0_0 .net "c_aluOp", 1 0, v0x560890e08920_0;  1 drivers
v0x560890e1bba0_0 .net "c_aluSrc", 0 0, L_0x560890e2ef40;  1 drivers
v0x560890e1bc40_0 .net "c_bit", 11 0, L_0x560890e1e9f0;  1 drivers
v0x560890e1bdf0_0 .net "c_branch", 0 0, L_0x560890e2ee50;  1 drivers
v0x560890e1be90_0 .var "c_forwardA", 1 0;
v0x560890e1bf30_0 .var "c_forwardB", 1 0;
v0x560890e1c000_0 .net "c_jump", 0 0, L_0x560890e2ed20;  1 drivers
v0x560890e1c0f0_0 .net "c_memRead", 0 0, L_0x560890e2f2c0;  1 drivers
v0x560890e1c190_0 .net "c_memToReg", 0 0, L_0x560890e2f3d0;  1 drivers
v0x560890e1c230_0 .net "c_memWrite", 0 0, L_0x560890e2f1d0;  1 drivers
v0x560890e1c300_0 .net "c_regDst", 0 0, L_0x560890e2ec40;  1 drivers
v0x560890e1c3d0_0 .net "c_regWrite", 0 0, L_0x560890e2f550;  1 drivers
v0x560890e1c4a0_0 .net "clk", 0 0, v0x560890e1e490_0;  1 drivers
v0x560890e1c750_0 .net "forwardA", 31 0, v0x560890e0f6e0_0;  1 drivers
v0x560890e1c7f0_0 .net "forwardB", 31 0, v0x560890e10160_0;  1 drivers
v0x560890e1c890_0 .net "func", 5 0, L_0x560890e1e5f0;  1 drivers
v0x560890e1c960_0 .net "i_regEx", 11 0, L_0x560890de1fb0;  1 drivers
v0x560890e1ca50_0 .net "instrCode", 11 0, L_0x560890e1e8b0;  1 drivers
v0x560890e1caf0_0 .net "mux_alu", 31 0, L_0x560890e32090;  1 drivers
v0x560890e1cdf0_0 .net "new_addr_pc", 31 0, L_0x560890e2f360;  1 drivers
v0x560890e1cee0_0 .net "next_addr_pc", 31 0, L_0x560890e2fd80;  1 drivers
v0x560890e1cff0_0 .net "o_data_memory", 31 0, L_0x560890e33cf0;  1 drivers
v0x560890e1d100_0 .net "o_rdata1", 31 0, L_0x560890e32220;  1 drivers
v0x560890e1d210_0 .net "o_rdata2", 31 0, L_0x560890e32850;  1 drivers
v0x560890e1d320_0 .net "pc", 31 0, L_0x560890e30160;  1 drivers
v0x560890e1d430_0 .net "pc_jump", 29 0, v0x560890e0a4d0_0;  1 drivers
v0x560890e1d540_0 .net "regFile_wdata", 31 0, L_0x560890e33fa0;  1 drivers
v0x560890e1d600_0 .net "reg_A", 31 0, v0x560890e13530_0;  1 drivers
v0x560890e1d6c0_0 .net "reg_ALUout", 31 0, v0x560890e13e20_0;  1 drivers
v0x560890e1d7d0_0 .net "reg_B", 31 0, v0x560890e14730_0;  1 drivers
v0x560890e1d890_0 .net "reg_D", 31 0, v0x560890e14ff0_0;  1 drivers
v0x560890e1d9a0_0 .net "reg_Ex", 11 0, v0x560890e15950_0;  1 drivers
v0x560890e1da60_0 .net "reg_Imm", 15 0, v0x560890e19ad0_0;  1 drivers
v0x560890e1db50_0 .net "reg_Mem", 3 0, v0x560890e16380_0;  1 drivers
v0x560890e1dc10_0 .net "reg_Rd2", 4 0, v0x560890e16c90_0;  1 drivers
v0x560890e1dd00_0 .net "reg_Rd3", 4 0, v0x560890e176b0_0;  1 drivers
v0x560890e1de10_0 .net "reg_Rd4", 4 0, v0x560890e17fc0_0;  1 drivers
v0x560890e1df20_0 .net "reg_WBData", 31 0, v0x560890e188b0_0;  1 drivers
v0x560890e1dfe0_0 .net "reg_Wb", 0 0, v0x560890e191b0_0;  1 drivers
v0x560890e1e080_0 .net "reg_instr", 31 0, v0x560890e1a410_0;  1 drivers
v0x560890e1e120_0 .net "result_alu", 31 0, v0x560890e07970_0;  1 drivers
v0x560890e1e250_0 .net "rst_n", 0 0, v0x560890e1e530_0;  1 drivers
v0x560890e1e2f0_0 .net "sE_mux_1", 31 0, L_0x560890e34070;  1 drivers
v0x560890e1e3b0_0 .var "stall", 0 0;
E_0x560890d9c7f0/0 .event edge, v0x560890e1afd0_0, v0x560890e16c90_0, v0x560890e15950_0, v0x560890e176b0_0;
E_0x560890d9c7f0/1 .event edge, v0x560890e16380_0, v0x560890e0dea0_0, v0x560890e191b0_0;
E_0x560890d9c7f0 .event/or E_0x560890d9c7f0/0, E_0x560890d9c7f0/1;
E_0x560890dd30c0/0 .event edge, v0x560890e1aef0_0, v0x560890e16c90_0, v0x560890e15950_0, v0x560890e176b0_0;
E_0x560890dd30c0/1 .event edge, v0x560890e16380_0, v0x560890e0dea0_0, v0x560890e191b0_0;
E_0x560890dd30c0 .event/or E_0x560890dd30c0/0, E_0x560890dd30c0/1;
E_0x560890da9c40 .event edge, v0x560890e0bd30_0, v0x560890e15950_0, v0x560890e0f270_0, v0x560890e0fc70_0;
L_0x560890e1e5f0 .part v0x560890e1a410_0, 0, 6;
L_0x560890e1e6e0 .part v0x560890e1a410_0, 26, 6;
L_0x560890e1e780 .part v0x560890e1a410_0, 0, 6;
L_0x560890e1e8b0 .concat [ 6 6 0 0], L_0x560890e1e780, L_0x560890e1e6e0;
LS_0x560890e1e9f0_0_0 .concat8 [ 1 1 1 1], v0x560890e08fc0_0, v0x560890e08cf0_0, v0x560890e08c30_0, v0x560890e08db0_0;
LS_0x560890e1e9f0_0_4 .concat8 [ 4 1 1 1], v0x560890e083e0_0, v0x560890e089e0_0, v0x560890e08a80_0, v0x560890e08b20_0;
LS_0x560890e1e9f0_0_8 .concat8 [ 1 0 0 0], v0x560890e08e70_0;
L_0x560890e1e9f0 .concat8 [ 4 7 1 0], LS_0x560890e1e9f0_0_0, LS_0x560890e1e9f0_0_4, LS_0x560890e1e9f0_0_8;
L_0x560890e2ec40 .part L_0x560890e1e9f0, 11, 1;
L_0x560890e2ed20 .part L_0x560890e1e9f0, 10, 1;
L_0x560890e2ee50 .part L_0x560890e1e9f0, 9, 1;
L_0x560890e2ef40 .part v0x560890e15950_0, 8, 1;
L_0x560890e2f080 .part v0x560890e15950_0, 4, 4;
L_0x560890e2f1d0 .part v0x560890e16380_0, 3, 1;
L_0x560890e2f2c0 .part v0x560890e16380_0, 2, 1;
L_0x560890e2f3d0 .part v0x560890e16380_0, 1, 1;
L_0x560890e2f660 .part v0x560890e15950_0, 0, 4;
L_0x560890e2f810 .part v0x560890e16380_0, 0, 1;
L_0x560890e2f8b0 .part v0x560890e1a410_0, 21, 5;
L_0x560890e2f9e0 .concat [ 5 27 0 0], L_0x560890e2f8b0, L_0x7fe0d7694210;
L_0x560890e2fb00 .part v0x560890e1a410_0, 16, 5;
L_0x560890e2fc40 .concat [ 5 27 0 0], L_0x560890e2fb00, L_0x7fe0d7694258;
L_0x560890e2fe20 .concat [ 30 2 0 0], v0x560890e0a4d0_0, L_0x7fe0d76942e8;
L_0x560890e30220 .part v0x560890e0bdf0_0, 0, 8;
L_0x560890e303a0 .reduce/nor v0x560890e1e3b0_0;
L_0x560890e31300 .part v0x560890e0bdf0_0, 0, 30;
L_0x560890e313a0 .part v0x560890e1a410_0, 0, 26;
L_0x560890e319b0 .part v0x560890e1a410_0, 16, 5;
L_0x560890e31a50 .part v0x560890e1a410_0, 11, 5;
L_0x560890e329f0 .part v0x560890e1a410_0, 21, 5;
L_0x560890e32a90 .part v0x560890e1a410_0, 16, 5;
L_0x560890e32c20 .part v0x560890e1a410_0, 0, 16;
L_0x560890e33db0 .part v0x560890e13e20_0, 0, 5;
S_0x560890df2240 .scope module, "mod_adder" "adder" 3 183, 4 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "i_op1";
    .port_info 1 /INPUT 32 "i_op2";
    .port_info 2 /OUTPUT 32 "o_result";
v0x560890de7a00_0 .net "i_op1", 31 0, v0x560890e0bdf0_0;  alias, 1 drivers
L_0x7fe0d76942a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560890deeea0_0 .net "i_op2", 31 0, L_0x7fe0d76942a0;  1 drivers
v0x560890deef40_0 .net "o_result", 31 0, L_0x560890e2fd80;  alias, 1 drivers
L_0x560890e2fd80 .arith/sum 32, v0x560890e0bdf0_0, L_0x7fe0d76942a0;
S_0x560890dd5ca0 .scope module, "mod_alu" "alu" 3 324, 5 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "i_op1";
    .port_info 1 /INPUT 32 "i_op2";
    .port_info 2 /INPUT 4 "i_control";
    .port_info 3 /OUTPUT 32 "o_result";
    .port_info 4 /OUTPUT 1 "o_zf";
P_0x560890dc7c60 .param/l "ADD" 1 5 3, C4<0010>;
P_0x560890dc7ca0 .param/l "AND" 1 5 3, C4<0000>;
P_0x560890dc7ce0 .param/l "NOR" 1 5 4, C4<1100>;
P_0x560890dc7d20 .param/l "OR" 1 5 3, C4<0001>;
P_0x560890dc7d60 .param/l "SOLT" 1 5 4, C4<0111>;
P_0x560890dc7da0 .param/l "SUB" 1 5 4, C4<0110>;
v0x560890de67d0_0 .net *"_ivl_1", 0 0, L_0x560890e33400;  1 drivers
L_0x7fe0d7694918 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x560890de68d0_0 .net/2s *"_ivl_2", 1 0, L_0x7fe0d7694918;  1 drivers
L_0x7fe0d7694960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560890de2cb0_0 .net/2s *"_ivl_4", 1 0, L_0x7fe0d7694960;  1 drivers
v0x560890deacc0_0 .net *"_ivl_6", 1 0, L_0x560890e33740;  1 drivers
v0x560890e07680_0 .net "i_control", 3 0, L_0x560890e2f080;  alias, 1 drivers
v0x560890e077b0_0 .net "i_op1", 31 0, v0x560890e13530_0;  alias, 1 drivers
v0x560890e07890_0 .net "i_op2", 31 0, L_0x560890e32090;  alias, 1 drivers
v0x560890e07970_0 .var "o_result", 31 0;
v0x560890e07a50_0 .net "o_zf", 0 0, L_0x560890e33900;  1 drivers
E_0x560890dd89d0 .event edge, v0x560890e07680_0, v0x560890e077b0_0, v0x560890e07890_0;
L_0x560890e33400 .reduce/nor v0x560890e07970_0;
L_0x560890e33740 .functor MUXZ 2, L_0x7fe0d7694960, L_0x7fe0d7694918, L_0x560890e33400, C4<>;
L_0x560890e33900 .part L_0x560890e33740, 0, 1;
S_0x560890e07bb0 .scope module, "mod_aluControl" "aluControl" 3 93, 6 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 2 "i_aluOp";
    .port_info 1 /INPUT 6 "i_func";
    .port_info 2 /OUTPUT 4 "o_aluControl";
P_0x560890e07d40 .param/l "ADD" 1 6 7, C4<0010>;
P_0x560890e07d80 .param/l "AND" 1 6 7, C4<0000>;
P_0x560890e07dc0 .param/l "NOR" 1 6 8, C4<1100>;
P_0x560890e07e00 .param/l "OR" 1 6 7, C4<0001>;
P_0x560890e07e40 .param/l "SOLT" 1 6 8, C4<0111>;
P_0x560890e07e80 .param/l "SUB" 1 6 8, C4<0110>;
v0x560890e08200_0 .net "i_aluOp", 1 0, v0x560890e08920_0;  alias, 1 drivers
v0x560890e08300_0 .net "i_func", 5 0, L_0x560890e1e5f0;  alias, 1 drivers
v0x560890e083e0_0 .var "o_aluControl", 3 0;
E_0x560890dca280 .event edge, v0x560890e08200_0, v0x560890e08300_0;
S_0x560890e08520 .scope module, "mod_control" "control" 3 82, 7 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 12 "i_instrCode";
    .port_info 1 /OUTPUT 1 "o_regDst";
    .port_info 2 /OUTPUT 1 "o_jump";
    .port_info 3 /OUTPUT 1 "o_branch";
    .port_info 4 /OUTPUT 1 "o_memToReg";
    .port_info 5 /OUTPUT 2 "o_aluOp";
    .port_info 6 /OUTPUT 1 "o_memWrite";
    .port_info 7 /OUTPUT 1 "o_memRead";
    .port_info 8 /OUTPUT 1 "o_aluSrc";
    .port_info 9 /OUTPUT 1 "o_regWrite";
v0x560890e08820_0 .net "i_instrCode", 11 0, L_0x560890e1e8b0;  alias, 1 drivers
v0x560890e08920_0 .var "o_aluOp", 1 0;
v0x560890e089e0_0 .var "o_aluSrc", 0 0;
v0x560890e08a80_0 .var "o_branch", 0 0;
v0x560890e08b20_0 .var "o_jump", 0 0;
v0x560890e08c30_0 .var "o_memRead", 0 0;
v0x560890e08cf0_0 .var "o_memToReg", 0 0;
v0x560890e08db0_0 .var "o_memWrite", 0 0;
v0x560890e08e70_0 .var "o_regDst", 0 0;
v0x560890e08fc0_0 .var "o_regWrite", 0 0;
E_0x560890d9c980 .event edge, v0x560890e08820_0;
S_0x560890e09220 .scope module, "mod_equally" "equally" 3 234, 8 1 0, S_0x560890dcdb00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_dat0";
    .port_info 1 /INPUT 32 "i_dat1";
    .port_info 2 /OUTPUT 1 "o_equ";
v0x560890e09470_0 .net *"_ivl_0", 0 0, L_0x560890e315a0;  1 drivers
L_0x7fe0d7694408 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x560890e09550_0 .net/2s *"_ivl_2", 1 0, L_0x7fe0d7694408;  1 drivers
L_0x7fe0d7694450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560890e09630_0 .net/2s *"_ivl_4", 1 0, L_0x7fe0d7694450;  1 drivers
v0x560890e096f0_0 .net *"_ivl_6", 1 0, L_0x560890e31760;  1 drivers
v0x560890e097d0_0 .net "i_dat0", 31 0, v0x560890e0f6e0_0;  alias, 1 drivers
v0x560890e09900_0 .net "i_dat1", 31 0, v0x560890e10160_0;  alias, 1 drivers
v0x560890e099e0_0 .net "o_equ", 0 0, L_0x560890e31850;  alias, 1 drivers
L_0x560890e315a0 .cmp/eq 32, v0x560890e0f6e0_0, v0x560890e10160_0;
L_0x560890e31760 .functor MUXZ 2, L_0x7fe0d7694450, L_0x7fe0d7694408, L_0x560890e315a0, C4<>;
L_0x560890e31850 .part L_0x560890e31760, 0, 1;
S_0x560890e09b20 .scope module, "mod_nextpc" "nextpc" 3 225, 9 1 0, S_0x560890dcdb00;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "i_PC";
    .port_info 1 /INPUT 26 "i_Imm";
    .port_info 2 /INPUT 1 "i_zero";
    .port_info 3 /INPUT 1 "i_Bne";
    .port_info 4 /INPUT 1 "i_Beq";
    .port_info 5 /INPUT 1 "i_J";
    .port_info 6 /OUTPUT 30 "o_PC";
    .port_info 7 /OUTPUT 1 "o_PCSrc";
L_0x7fe0d76943c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560890e30e00 .functor AND 1, L_0x560890e30fb0, L_0x7fe0d76943c0, C4<1>, C4<1>;
L_0x560890e310a0 .functor OR 1, L_0x560890e30e00, L_0x560890e2ed20, C4<0>, C4<0>;
L_0x560890e31160 .functor AND 1, L_0x560890e31850, L_0x560890e2ee50, C4<1>, C4<1>;
L_0x560890e31260 .functor OR 1, L_0x560890e310a0, L_0x560890e31160, C4<0>, C4<0>;
v0x560890e0a680_0 .net *"_ivl_1", 3 0, L_0x560890e30600;  1 drivers
v0x560890e0a780_0 .net *"_ivl_10", 28 0, L_0x560890e30ac0;  1 drivers
L_0x7fe0d7694378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560890e0a860_0 .net *"_ivl_15", 0 0, L_0x7fe0d7694378;  1 drivers
v0x560890e0a920_0 .net *"_ivl_19", 0 0, L_0x560890e30fb0;  1 drivers
v0x560890e0a9e0_0 .net *"_ivl_20", 0 0, L_0x560890e30e00;  1 drivers
v0x560890e0ab10_0 .net *"_ivl_22", 0 0, L_0x560890e310a0;  1 drivers
v0x560890e0abf0_0 .net *"_ivl_24", 0 0, L_0x560890e31160;  1 drivers
v0x560890e0acd0_0 .net *"_ivl_5", 0 0, L_0x560890e307d0;  1 drivers
v0x560890e0adb0_0 .net *"_ivl_6", 13 0, L_0x560890e30870;  1 drivers
v0x560890e0ae90_0 .net *"_ivl_9", 14 0, L_0x560890e30a20;  1 drivers
v0x560890e0af70_0 .net "i_Beq", 0 0, L_0x560890e2ee50;  alias, 1 drivers
v0x560890e0b030_0 .net "i_Bne", 0 0, L_0x7fe0d76943c0;  1 drivers
v0x560890e0b0f0_0 .net "i_Imm", 25 0, L_0x560890e313a0;  1 drivers
v0x560890e0b1d0_0 .net "i_J", 0 0, L_0x560890e2ed20;  alias, 1 drivers
v0x560890e0b270_0 .net "i_PC", 29 0, L_0x560890e31300;  1 drivers
v0x560890e0b330_0 .net "i_zero", 0 0, L_0x560890e31850;  alias, 1 drivers
v0x560890e0b400_0 .net "mux0", 29 0, L_0x560890e30d60;  1 drivers
v0x560890e0b4d0_0 .net "o_PC", 29 0, v0x560890e0a4d0_0;  alias, 1 drivers
v0x560890e0b5a0_0 .net "o_PCSrc", 0 0, L_0x560890e31260;  alias, 1 drivers
v0x560890e0b640_0 .net "se", 29 0, L_0x560890e30c20;  1 drivers
L_0x560890e30600 .part L_0x560890e31300, 26, 4;
L_0x560890e306d0 .concat [ 26 4 0 0], L_0x560890e313a0, L_0x560890e30600;
L_0x560890e307d0 .part L_0x560890e313a0, 15, 1;
LS_0x560890e30870_0_0 .concat [ 1 1 1 1], L_0x560890e307d0, L_0x560890e307d0, L_0x560890e307d0, L_0x560890e307d0;
LS_0x560890e30870_0_4 .concat [ 1 1 1 1], L_0x560890e307d0, L_0x560890e307d0, L_0x560890e307d0, L_0x560890e307d0;
LS_0x560890e30870_0_8 .concat [ 1 1 1 1], L_0x560890e307d0, L_0x560890e307d0, L_0x560890e307d0, L_0x560890e307d0;
LS_0x560890e30870_0_12 .concat [ 1 1 0 0], L_0x560890e307d0, L_0x560890e307d0;
L_0x560890e30870 .concat [ 4 4 4 2], LS_0x560890e30870_0_0, LS_0x560890e30870_0_4, LS_0x560890e30870_0_8, LS_0x560890e30870_0_12;
L_0x560890e30a20 .part L_0x560890e313a0, 0, 15;
L_0x560890e30ac0 .concat [ 15 14 0 0], L_0x560890e30a20, L_0x560890e30870;
L_0x560890e30c20 .concat [ 29 1 0 0], L_0x560890e30ac0, L_0x7fe0d7694378;
L_0x560890e30d60 .arith/sum 30, L_0x560890e31300, L_0x560890e30c20;
L_0x560890e30fb0 .reduce/nor L_0x560890e31850;
S_0x560890e09e20 .scope module, "mux_next_pc" "mux2in1" 9 13, 10 1 0, S_0x560890e09b20;
 .timescale -9 -11;
    .port_info 0 /INPUT 30 "i_dat0";
    .port_info 1 /INPUT 30 "i_dat1";
    .port_info 2 /INPUT 1 "i_control";
    .port_info 3 /OUTPUT 30 "o_dat";
P_0x560890e0a000 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000011110>;
v0x560890e0a170_0 .net "i_control", 0 0, L_0x560890e2ed20;  alias, 1 drivers
v0x560890e0a250_0 .net "i_dat0", 29 0, L_0x560890e30d60;  alias, 1 drivers
v0x560890e0a330_0 .net "i_dat1", 29 0, L_0x560890e306d0;  1 drivers
v0x560890e0a3f0_0 .net "o_dat", 29 0, v0x560890e0a4d0_0;  alias, 1 drivers
v0x560890e0a4d0_0 .var "o_reg", 29 0;
E_0x560890d9cc10 .event edge, v0x560890e0a170_0, v0x560890e0a250_0, v0x560890e0a330_0;
S_0x560890e0b820 .scope module, "mod_pc" "pc" 3 192, 11 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_en_n";
    .port_info 3 /INPUT 32 "i_pc";
    .port_info 4 /OUTPUT 32 "o_pc";
v0x560890e0baa0_0 .net "i_clk", 0 0, v0x560890e1e490_0;  alias, 1 drivers
v0x560890e0bb80_0 .net "i_en_n", 0 0, v0x560890e1e3b0_0;  1 drivers
v0x560890e0bc40_0 .net "i_pc", 31 0, L_0x560890e2f360;  alias, 1 drivers
v0x560890e0bd30_0 .net "i_rst_n", 0 0, v0x560890e1e530_0;  alias, 1 drivers
v0x560890e0bdf0_0 .var "o_pc", 31 0;
E_0x560890d4c640/0 .event negedge, v0x560890e0bd30_0;
E_0x560890d4c640/1 .event posedge, v0x560890e0baa0_0;
E_0x560890d4c640 .event/or E_0x560890d4c640/0, E_0x560890d4c640/1;
S_0x560890e0bfb0 .scope module, "mod_ram" "ram" 3 358, 12 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 5 "i_addr";
    .port_info 2 /INPUT 32 "i_data";
    .port_info 3 /INPUT 1 "i_we";
    .port_info 4 /OUTPUT 32 "o_data";
P_0x560890e0a0a0 .param/l "ADDR_WIDTH" 0 12 3, +C4<00000000000000000000000000000101>;
P_0x560890e0a0e0 .param/l "DATA_WIDTH" 0 12 2, +C4<00000000000000000000000000100000>;
L_0x560890e33cf0 .functor BUFZ 32, L_0x560890e33a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560890e0c3e0_0 .net *"_ivl_0", 31 0, L_0x560890e33a80;  1 drivers
v0x560890e0c4e0_0 .net *"_ivl_2", 6 0, L_0x560890e33b80;  1 drivers
L_0x7fe0d7694b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560890e0c5c0_0 .net *"_ivl_5", 1 0, L_0x7fe0d7694b58;  1 drivers
v0x560890e0c6b0_0 .net "i_addr", 4 0, L_0x560890e33db0;  1 drivers
v0x560890e0c790_0 .net "i_clk", 0 0, v0x560890e1e490_0;  alias, 1 drivers
v0x560890e0c880_0 .net "i_data", 31 0, v0x560890e14ff0_0;  alias, 1 drivers
v0x560890e0c940_0 .net "i_we", 0 0, L_0x560890e2f1d0;  alias, 1 drivers
v0x560890e0ca00 .array "m_ram", 31 0, 31 0;
v0x560890e0cac0_0 .net "o_data", 31 0, L_0x560890e33cf0;  alias, 1 drivers
E_0x560890dfa670 .event posedge, v0x560890e0baa0_0;
L_0x560890e33a80 .array/port v0x560890e0ca00, L_0x560890e33b80;
L_0x560890e33b80 .concat [ 5 2 0 0], L_0x560890e33db0, L_0x7fe0d7694b58;
S_0x560890e0cc70 .scope module, "mod_regFile" "regFile" 3 245, 13 2 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 5 "i_raddr1";
    .port_info 2 /INPUT 5 "i_raddr2";
    .port_info 3 /INPUT 5 "i_waddr";
    .port_info 4 /INPUT 32 "i_wdata";
    .port_info 5 /INPUT 1 "i_we";
    .port_info 6 /OUTPUT 32 "o_rdata1";
    .port_info 7 /OUTPUT 32 "o_rdata2";
v0x560890e0cf60_0 .net *"_ivl_1", 0 0, L_0x560890e31bd0;  1 drivers
L_0x7fe0d7694528 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x560890e0d040_0 .net/2u *"_ivl_10", 6 0, L_0x7fe0d7694528;  1 drivers
v0x560890e0d120_0 .net *"_ivl_12", 6 0, L_0x560890e31ff0;  1 drivers
v0x560890e0d1e0_0 .net *"_ivl_17", 0 0, L_0x560890e323b0;  1 drivers
L_0x7fe0d7694570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560890e0d2a0_0 .net/2u *"_ivl_18", 31 0, L_0x7fe0d7694570;  1 drivers
L_0x7fe0d7694498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560890e0d3d0_0 .net/2u *"_ivl_2", 31 0, L_0x7fe0d7694498;  1 drivers
v0x560890e0d4b0_0 .net *"_ivl_20", 31 0, L_0x560890e32490;  1 drivers
v0x560890e0d590_0 .net *"_ivl_22", 6 0, L_0x560890e32530;  1 drivers
L_0x7fe0d76945b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560890e0d670_0 .net *"_ivl_25", 1 0, L_0x7fe0d76945b8;  1 drivers
L_0x7fe0d7694600 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x560890e0d7e0_0 .net/2u *"_ivl_26", 6 0, L_0x7fe0d7694600;  1 drivers
v0x560890e0d8c0_0 .net *"_ivl_28", 6 0, L_0x560890e326c0;  1 drivers
v0x560890e0d9a0_0 .net *"_ivl_4", 31 0, L_0x560890e31d80;  1 drivers
v0x560890e0da80_0 .net *"_ivl_6", 6 0, L_0x560890e31e80;  1 drivers
L_0x7fe0d76944e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560890e0db60_0 .net *"_ivl_9", 1 0, L_0x7fe0d76944e0;  1 drivers
v0x560890e0dc40_0 .net "i_clk", 0 0, v0x560890e1e490_0;  alias, 1 drivers
v0x560890e0dce0_0 .net "i_raddr1", 4 0, L_0x560890e329f0;  1 drivers
v0x560890e0ddc0_0 .net "i_raddr2", 4 0, L_0x560890e32a90;  1 drivers
v0x560890e0dea0_0 .net "i_waddr", 4 0, v0x560890e17fc0_0;  alias, 1 drivers
v0x560890e0df80_0 .net "i_wdata", 31 0, v0x560890e188b0_0;  alias, 1 drivers
v0x560890e0e060_0 .net "i_we", 0 0, L_0x560890e2f550;  alias, 1 drivers
v0x560890e0e120 .array "mem", 31 1, 31 0;
v0x560890e0e1e0_0 .net "o_rdata1", 31 0, L_0x560890e32220;  alias, 1 drivers
v0x560890e0e2c0_0 .net "o_rdata2", 31 0, L_0x560890e32850;  alias, 1 drivers
L_0x560890e31bd0 .reduce/nor L_0x560890e329f0;
L_0x560890e31d80 .array/port v0x560890e0e120, L_0x560890e31ff0;
L_0x560890e31e80 .concat [ 5 2 0 0], L_0x560890e329f0, L_0x7fe0d76944e0;
L_0x560890e31ff0 .arith/sub 7, L_0x560890e31e80, L_0x7fe0d7694528;
L_0x560890e32220 .functor MUXZ 32, L_0x560890e31d80, L_0x7fe0d7694498, L_0x560890e31bd0, C4<>;
L_0x560890e323b0 .reduce/nor L_0x560890e32a90;
L_0x560890e32490 .array/port v0x560890e0e120, L_0x560890e326c0;
L_0x560890e32530 .concat [ 5 2 0 0], L_0x560890e32a90, L_0x7fe0d76945b8;
L_0x560890e326c0 .arith/sub 7, L_0x560890e32530, L_0x7fe0d7694600;
L_0x560890e32850 .functor MUXZ 32, L_0x560890e32490, L_0x7fe0d7694570, L_0x560890e323b0, C4<>;
S_0x560890e0e4f0 .scope module, "mod_signEntend" "signExtend" 3 314, 14 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "i_data";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 32 "o_data";
L_0x560890e34070 .functor BUFT 32, L_0x560890e33230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560890e0e6f0_0 .net *"_ivl_1", 0 0, L_0x560890e32d20;  1 drivers
v0x560890e0e7f0_0 .net *"_ivl_2", 15 0, L_0x560890e32df0;  1 drivers
v0x560890e0e8d0_0 .net *"_ivl_4", 31 0, L_0x560890e33230;  1 drivers
L_0x7fe0d7694888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560890e0e990_0 .net/2u *"_ivl_6", 15 0, L_0x7fe0d7694888;  1 drivers
v0x560890e0ea70_0 .net *"_ivl_8", 31 0, L_0x560890e332d0;  1 drivers
L_0x7fe0d76948d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560890e0eba0_0 .net "en", 0 0, L_0x7fe0d76948d0;  1 drivers
v0x560890e0ec60_0 .net "i_data", 15 0, v0x560890e19ad0_0;  alias, 1 drivers
v0x560890e0ed40_0 .net "o_data", 31 0, L_0x560890e34070;  alias, 1 drivers
L_0x560890e32d20 .part v0x560890e19ad0_0, 15, 1;
LS_0x560890e32df0_0_0 .concat [ 1 1 1 1], L_0x560890e32d20, L_0x560890e32d20, L_0x560890e32d20, L_0x560890e32d20;
LS_0x560890e32df0_0_4 .concat [ 1 1 1 1], L_0x560890e32d20, L_0x560890e32d20, L_0x560890e32d20, L_0x560890e32d20;
LS_0x560890e32df0_0_8 .concat [ 1 1 1 1], L_0x560890e32d20, L_0x560890e32d20, L_0x560890e32d20, L_0x560890e32d20;
LS_0x560890e32df0_0_12 .concat [ 1 1 1 1], L_0x560890e32d20, L_0x560890e32d20, L_0x560890e32d20, L_0x560890e32d20;
L_0x560890e32df0 .concat [ 4 4 4 4], LS_0x560890e32df0_0_0, LS_0x560890e32df0_0_4, LS_0x560890e32df0_0_8, LS_0x560890e32df0_0_12;
L_0x560890e33230 .concat [ 16 16 0 0], v0x560890e19ad0_0, L_0x560890e32df0;
L_0x560890e332d0 .concat [ 16 16 0 0], v0x560890e19ad0_0, L_0x7fe0d7694888;
S_0x560890e0eea0 .scope module, "mux_ForwardA" "mux4in1" 3 258, 15 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "i_dat0";
    .port_info 1 /INPUT 32 "i_dat1";
    .port_info 2 /INPUT 32 "i_dat2";
    .port_info 3 /INPUT 32 "i_dat3";
    .port_info 4 /INPUT 2 "i_control";
    .port_info 5 /OUTPUT 32 "o_dat";
P_0x560890e0f080 .param/l "WIDTH" 0 15 3, +C4<00000000000000000000000000100000>;
v0x560890e0f270_0 .net "i_control", 1 0, v0x560890e1be90_0;  1 drivers
v0x560890e0f370_0 .net "i_dat0", 31 0, L_0x560890e32220;  alias, 1 drivers
v0x560890e0f430_0 .net "i_dat1", 31 0, v0x560890e07970_0;  alias, 1 drivers
v0x560890e0f530_0 .net "i_dat2", 31 0, L_0x560890e33fa0;  alias, 1 drivers
v0x560890e0f5d0_0 .net "i_dat3", 31 0, v0x560890e188b0_0;  alias, 1 drivers
v0x560890e0f6e0_0 .var "o_dat", 31 0;
E_0x560890e0f200/0 .event edge, v0x560890e0f270_0, v0x560890e0e1e0_0, v0x560890e07970_0, v0x560890e0f530_0;
E_0x560890e0f200/1 .event edge, v0x560890e0df80_0;
E_0x560890e0f200 .event/or E_0x560890e0f200/0, E_0x560890e0f200/1;
S_0x560890e0f890 .scope module, "mux_ForwardB" "mux4in1" 3 266, 15 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "i_dat0";
    .port_info 1 /INPUT 32 "i_dat1";
    .port_info 2 /INPUT 32 "i_dat2";
    .port_info 3 /INPUT 32 "i_dat3";
    .port_info 4 /INPUT 2 "i_control";
    .port_info 5 /OUTPUT 32 "o_dat";
P_0x560890e0fa70 .param/l "WIDTH" 0 15 3, +C4<00000000000000000000000000100000>;
v0x560890e0fc70_0 .net "i_control", 1 0, v0x560890e1bf30_0;  1 drivers
v0x560890e0fd70_0 .net "i_dat0", 31 0, L_0x560890e32850;  alias, 1 drivers
v0x560890e0fe60_0 .net "i_dat1", 31 0, v0x560890e07970_0;  alias, 1 drivers
v0x560890e0ff80_0 .net "i_dat2", 31 0, L_0x560890e33fa0;  alias, 1 drivers
v0x560890e10020_0 .net "i_dat3", 31 0, v0x560890e188b0_0;  alias, 1 drivers
v0x560890e10160_0 .var "o_dat", 31 0;
E_0x560890e0fbe0/0 .event edge, v0x560890e0fc70_0, v0x560890e0e2c0_0, v0x560890e07970_0, v0x560890e0f530_0;
E_0x560890e0fbe0/1 .event edge, v0x560890e0df80_0;
E_0x560890e0fbe0 .event/or E_0x560890e0fbe0/0, E_0x560890e0fbe0/1;
S_0x560890e10300 .scope module, "mux_alu_" "mux2in1" 3 318, 10 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "i_dat0";
    .port_info 1 /INPUT 32 "i_dat1";
    .port_info 2 /INPUT 1 "i_control";
    .port_info 3 /OUTPUT 32 "o_dat";
P_0x560890e104e0 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000100000>;
L_0x560890e32090 .functor BUFZ 32, v0x560890e10980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560890e105f0_0 .net "i_control", 0 0, L_0x560890e2ef40;  alias, 1 drivers
v0x560890e106d0_0 .net "i_dat0", 31 0, v0x560890e14730_0;  alias, 1 drivers
v0x560890e107b0_0 .net "i_dat1", 31 0, L_0x560890e34070;  alias, 1 drivers
v0x560890e108b0_0 .net "o_dat", 31 0, L_0x560890e32090;  alias, 1 drivers
v0x560890e10980_0 .var "o_reg", 31 0;
E_0x560890e0f120 .event edge, v0x560890e105f0_0, v0x560890e106d0_0, v0x560890e0ed40_0;
S_0x560890e10b10 .scope module, "mux_alu_memory" "mux2in1" 3 364, 10 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "i_dat0";
    .port_info 1 /INPUT 32 "i_dat1";
    .port_info 2 /INPUT 1 "i_control";
    .port_info 3 /OUTPUT 32 "o_dat";
P_0x560890e10cf0 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000100000>;
L_0x560890e33fa0 .functor BUFZ 32, v0x560890e111f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560890e10e40_0 .net "i_control", 0 0, L_0x560890e2f3d0;  alias, 1 drivers
v0x560890e10f20_0 .net "i_dat0", 31 0, v0x560890e13e20_0;  alias, 1 drivers
v0x560890e11000_0 .net "i_dat1", 31 0, L_0x560890e33cf0;  alias, 1 drivers
v0x560890e11100_0 .net "o_dat", 31 0, L_0x560890e33fa0;  alias, 1 drivers
v0x560890e111f0_0 .var "o_reg", 31 0;
E_0x560890e10dc0 .event edge, v0x560890e10e40_0, v0x560890e10f20_0, v0x560890e0cac0_0;
S_0x560890e113a0 .scope module, "mux_control" "mux2in1" 3 98, 10 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 12 "i_dat0";
    .port_info 1 /INPUT 12 "i_dat1";
    .port_info 2 /INPUT 1 "i_control";
    .port_info 3 /OUTPUT 12 "o_dat";
P_0x560890e11580 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000001100>;
L_0x560890de1fb0 .functor BUFZ 12, v0x560890e11a30_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x560890e116a0_0 .net "i_control", 0 0, L_0x560890e2eaf0;  1 drivers
v0x560890e11780_0 .net "i_dat0", 11 0, L_0x560890e1e9f0;  alias, 1 drivers
L_0x7fe0d7694018 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x560890e11860_0 .net "i_dat1", 11 0, L_0x7fe0d7694018;  1 drivers
v0x560890e11950_0 .net "o_dat", 11 0, L_0x560890de1fb0;  alias, 1 drivers
v0x560890e11a30_0 .var "o_reg", 11 0;
E_0x560890e11620 .event edge, v0x560890e116a0_0, v0x560890e11780_0, v0x560890e11860_0;
S_0x560890e11be0 .scope module, "mux_new_pc" "mux2in1" 3 187, 10 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "i_dat0";
    .port_info 1 /INPUT 32 "i_dat1";
    .port_info 2 /INPUT 1 "i_control";
    .port_info 3 /OUTPUT 32 "o_dat";
P_0x560890e11dc0 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000100000>;
L_0x560890e2f360 .functor BUFZ 32, v0x560890e12290_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560890e11f10_0 .net "i_control", 0 0, L_0x560890e31260;  alias, 1 drivers
v0x560890e12000_0 .net "i_dat0", 31 0, L_0x560890e2fd80;  alias, 1 drivers
v0x560890e120d0_0 .net "i_dat1", 31 0, L_0x560890e2fe20;  1 drivers
v0x560890e121a0_0 .net "o_dat", 31 0, L_0x560890e2f360;  alias, 1 drivers
v0x560890e12290_0 .var "o_reg", 31 0;
E_0x560890e11e90 .event edge, v0x560890e0b5a0_0, v0x560890deef40_0, v0x560890e120d0_0;
S_0x560890e12420 .scope module, "mux_pc_reg" "mux2in1" 3 239, 10 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 5 "i_dat0";
    .port_info 1 /INPUT 5 "i_dat1";
    .port_info 2 /INPUT 1 "i_control";
    .port_info 3 /OUTPUT 5 "o_dat";
P_0x560890e12710 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000000101>;
L_0x560890e31940 .functor BUFZ 5, v0x560890e12bf0_0, C4<00000>, C4<00000>, C4<00000>;
v0x560890e12860_0 .net "i_control", 0 0, L_0x560890e2ec40;  alias, 1 drivers
v0x560890e12940_0 .net "i_dat0", 4 0, L_0x560890e319b0;  1 drivers
v0x560890e12a20_0 .net "i_dat1", 4 0, L_0x560890e31a50;  1 drivers
v0x560890e12b10_0 .net "o_dat", 4 0, L_0x560890e31940;  alias, 1 drivers
v0x560890e12bf0_0 .var "o_reg", 4 0;
E_0x560890e127e0 .event edge, v0x560890e12860_0, v0x560890e12940_0, v0x560890e12a20_0;
S_0x560890e12da0 .scope module, "r_A" "register" 3 289, 16 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_srst";
    .port_info 3 /INPUT 1 "i_en";
    .port_info 4 /INPUT 32 "i_reg";
    .port_info 5 /OUTPUT 32 "o_reg";
P_0x560890e12f80 .param/l "REG_DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
v0x560890e13100_0 .net "i_clk", 0 0, v0x560890e1e490_0;  alias, 1 drivers
L_0x7fe0d7694720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560890e131c0_0 .net "i_en", 0 0, L_0x7fe0d7694720;  1 drivers
v0x560890e13280_0 .net "i_reg", 31 0, v0x560890e0f6e0_0;  alias, 1 drivers
v0x560890e133a0_0 .net "i_rst_n", 0 0, v0x560890e1e530_0;  alias, 1 drivers
L_0x7fe0d76946d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560890e13440_0 .net "i_srst", 0 0, L_0x7fe0d76946d8;  1 drivers
v0x560890e13530_0 .var "o_reg", 31 0;
S_0x560890e136d0 .scope module, "r_ALUout" "register" 3 333, 16 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_srst";
    .port_info 3 /INPUT 1 "i_en";
    .port_info 4 /INPUT 32 "i_reg";
    .port_info 5 /OUTPUT 32 "o_reg";
P_0x560890e138b0 .param/l "REG_DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
v0x560890e13a20_0 .net "i_clk", 0 0, v0x560890e1e490_0;  alias, 1 drivers
L_0x7fe0d76949f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560890e13ae0_0 .net "i_en", 0 0, L_0x7fe0d76949f0;  1 drivers
v0x560890e13ba0_0 .net "i_reg", 31 0, v0x560890e07970_0;  alias, 1 drivers
v0x560890e13c70_0 .net "i_rst_n", 0 0, v0x560890e1e530_0;  alias, 1 drivers
L_0x7fe0d76949a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560890e13d10_0 .net "i_srst", 0 0, L_0x7fe0d76949a8;  1 drivers
v0x560890e13e20_0 .var "o_reg", 31 0;
S_0x560890e13fc0 .scope module, "r_B" "register" 3 296, 16 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_srst";
    .port_info 3 /INPUT 1 "i_en";
    .port_info 4 /INPUT 32 "i_reg";
    .port_info 5 /OUTPUT 32 "o_reg";
P_0x560890e141a0 .param/l "REG_DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
v0x560890e142e0_0 .net "i_clk", 0 0, v0x560890e1e490_0;  alias, 1 drivers
L_0x7fe0d76947b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560890e143a0_0 .net "i_en", 0 0, L_0x7fe0d76947b0;  1 drivers
v0x560890e14460_0 .net "i_reg", 31 0, v0x560890e10160_0;  alias, 1 drivers
v0x560890e14580_0 .net "i_rst_n", 0 0, v0x560890e1e530_0;  alias, 1 drivers
L_0x7fe0d7694768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560890e14620_0 .net "i_srst", 0 0, L_0x7fe0d7694768;  1 drivers
v0x560890e14730_0 .var "o_reg", 31 0;
S_0x560890e148d0 .scope module, "r_D" "register" 3 340, 16 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_srst";
    .port_info 3 /INPUT 1 "i_en";
    .port_info 4 /INPUT 32 "i_reg";
    .port_info 5 /OUTPUT 32 "o_reg";
P_0x560890e14ab0 .param/l "REG_DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
v0x560890e14bf0_0 .net "i_clk", 0 0, v0x560890e1e490_0;  alias, 1 drivers
L_0x7fe0d7694a80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560890e14cb0_0 .net "i_en", 0 0, L_0x7fe0d7694a80;  1 drivers
v0x560890e14d70_0 .net "i_reg", 31 0, v0x560890e14730_0;  alias, 1 drivers
v0x560890e14e90_0 .net "i_rst_n", 0 0, v0x560890e1e530_0;  alias, 1 drivers
L_0x7fe0d7694a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560890e14f30_0 .net "i_srst", 0 0, L_0x7fe0d7694a38;  1 drivers
v0x560890e14ff0_0 .var "o_reg", 31 0;
S_0x560890e15190 .scope module, "r_Ex" "register" 3 116, 16 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_srst";
    .port_info 3 /INPUT 1 "i_en";
    .port_info 4 /INPUT 12 "i_reg";
    .port_info 5 /OUTPUT 12 "o_reg";
P_0x560890e15370 .param/l "REG_DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000001100>;
v0x560890e15540_0 .net "i_clk", 0 0, v0x560890e1e490_0;  alias, 1 drivers
L_0x7fe0d76940a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560890e15600_0 .net "i_en", 0 0, L_0x7fe0d76940a8;  1 drivers
v0x560890e156c0_0 .net "i_reg", 11 0, L_0x560890de1fb0;  alias, 1 drivers
v0x560890e157c0_0 .net "i_rst_n", 0 0, v0x560890e1e530_0;  alias, 1 drivers
L_0x7fe0d7694060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560890e15860_0 .net "i_srst", 0 0, L_0x7fe0d7694060;  1 drivers
v0x560890e15950_0 .var "o_reg", 11 0;
S_0x560890e15b30 .scope module, "r_Mem" "register" 3 123, 16 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_srst";
    .port_info 3 /INPUT 1 "i_en";
    .port_info 4 /INPUT 4 "i_reg";
    .port_info 5 /OUTPUT 4 "o_reg";
P_0x560890e15d10 .param/l "REG_DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000000100>;
v0x560890e15e50_0 .net "i_clk", 0 0, v0x560890e1e490_0;  alias, 1 drivers
L_0x7fe0d7694138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560890e16020_0 .net "i_en", 0 0, L_0x7fe0d7694138;  1 drivers
v0x560890e160e0_0 .net "i_reg", 3 0, L_0x560890e2f660;  1 drivers
v0x560890e161d0_0 .net "i_rst_n", 0 0, v0x560890e1e530_0;  alias, 1 drivers
L_0x7fe0d76940f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560890e16270_0 .net "i_srst", 0 0, L_0x7fe0d76940f0;  1 drivers
v0x560890e16380_0 .var "o_reg", 3 0;
S_0x560890e16560 .scope module, "r_Rd2" "register" 3 303, 16 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_srst";
    .port_info 3 /INPUT 1 "i_en";
    .port_info 4 /INPUT 5 "i_reg";
    .port_info 5 /OUTPUT 5 "o_reg";
P_0x560890e16740 .param/l "REG_DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000000101>;
v0x560890e16880_0 .net "i_clk", 0 0, v0x560890e1e490_0;  alias, 1 drivers
L_0x7fe0d7694840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560890e16940_0 .net "i_en", 0 0, L_0x7fe0d7694840;  1 drivers
v0x560890e16a00_0 .net "i_reg", 4 0, L_0x560890e31940;  alias, 1 drivers
v0x560890e16b00_0 .net "i_rst_n", 0 0, v0x560890e1e530_0;  alias, 1 drivers
L_0x7fe0d76947f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560890e16ba0_0 .net "i_srst", 0 0, L_0x7fe0d76947f8;  1 drivers
v0x560890e16c90_0 .var "o_reg", 4 0;
S_0x560890e16e70 .scope module, "r_Rd3" "register" 3 347, 16 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_srst";
    .port_info 3 /INPUT 1 "i_en";
    .port_info 4 /INPUT 5 "i_reg";
    .port_info 5 /OUTPUT 5 "o_reg";
P_0x560890e17050 .param/l "REG_DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000000101>;
v0x560890e17190_0 .net "i_clk", 0 0, v0x560890e1e490_0;  alias, 1 drivers
L_0x7fe0d7694b10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560890e17250_0 .net "i_en", 0 0, L_0x7fe0d7694b10;  1 drivers
v0x560890e17310_0 .net "i_reg", 4 0, v0x560890e16c90_0;  alias, 1 drivers
v0x560890e17410_0 .net "i_rst_n", 0 0, v0x560890e1e530_0;  alias, 1 drivers
L_0x7fe0d7694ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560890e175c0_0 .net "i_srst", 0 0, L_0x7fe0d7694ac8;  1 drivers
v0x560890e176b0_0 .var "o_reg", 4 0;
S_0x560890e17890 .scope module, "r_Rd4" "register" 3 379, 16 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_srst";
    .port_info 3 /INPUT 1 "i_en";
    .port_info 4 /INPUT 5 "i_reg";
    .port_info 5 /OUTPUT 5 "o_reg";
P_0x560890e17a70 .param/l "REG_DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000000101>;
v0x560890e17bb0_0 .net "i_clk", 0 0, v0x560890e1e490_0;  alias, 1 drivers
L_0x7fe0d7694c78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560890e17c70_0 .net "i_en", 0 0, L_0x7fe0d7694c78;  1 drivers
v0x560890e17d30_0 .net "i_reg", 4 0, v0x560890e176b0_0;  alias, 1 drivers
v0x560890e17e30_0 .net "i_rst_n", 0 0, v0x560890e1e530_0;  alias, 1 drivers
L_0x7fe0d7694c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560890e17ed0_0 .net "i_srst", 0 0, L_0x7fe0d7694c30;  1 drivers
v0x560890e17fc0_0 .var "o_reg", 4 0;
S_0x560890e18160 .scope module, "r_WBData" "register" 3 372, 16 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_srst";
    .port_info 3 /INPUT 1 "i_en";
    .port_info 4 /INPUT 32 "i_reg";
    .port_info 5 /OUTPUT 32 "o_reg";
P_0x560890e18340 .param/l "REG_DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
v0x560890e184b0_0 .net "i_clk", 0 0, v0x560890e1e490_0;  alias, 1 drivers
L_0x7fe0d7694be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560890e18570_0 .net "i_en", 0 0, L_0x7fe0d7694be8;  1 drivers
v0x560890e18630_0 .net "i_reg", 31 0, L_0x560890e33fa0;  alias, 1 drivers
v0x560890e18700_0 .net "i_rst_n", 0 0, v0x560890e1e530_0;  alias, 1 drivers
L_0x7fe0d7694ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560890e187a0_0 .net "i_srst", 0 0, L_0x7fe0d7694ba0;  1 drivers
v0x560890e188b0_0 .var "o_reg", 31 0;
S_0x560890e18a70 .scope module, "r_Wb" "register" 3 130, 16 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_srst";
    .port_info 3 /INPUT 1 "i_en";
    .port_info 4 /INPUT 1 "i_reg";
    .port_info 5 /OUTPUT 1 "o_reg";
P_0x560890e18c50 .param/l "REG_DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000000001>;
v0x560890e18d90_0 .net "i_clk", 0 0, v0x560890e1e490_0;  alias, 1 drivers
L_0x7fe0d76941c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560890e18e50_0 .net "i_en", 0 0, L_0x7fe0d76941c8;  1 drivers
v0x560890e18f10_0 .net "i_reg", 0 0, L_0x560890e2f810;  1 drivers
v0x560890e19000_0 .net "i_rst_n", 0 0, v0x560890e1e530_0;  alias, 1 drivers
L_0x7fe0d7694180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560890e190a0_0 .net "i_srst", 0 0, L_0x7fe0d7694180;  1 drivers
v0x560890e191b0_0 .var "o_reg", 0 0;
S_0x560890e19390 .scope module, "r_imm" "register" 3 282, 16 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_srst";
    .port_info 3 /INPUT 1 "i_en";
    .port_info 4 /INPUT 16 "i_reg";
    .port_info 5 /OUTPUT 16 "o_reg";
P_0x560890e19570 .param/l "REG_DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000010000>;
v0x560890e196b0_0 .net "i_clk", 0 0, v0x560890e1e490_0;  alias, 1 drivers
L_0x7fe0d7694690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560890e19770_0 .net "i_en", 0 0, L_0x7fe0d7694690;  1 drivers
v0x560890e19830_0 .net "i_reg", 15 0, L_0x560890e32c20;  1 drivers
v0x560890e19920_0 .net "i_rst_n", 0 0, v0x560890e1e530_0;  alias, 1 drivers
L_0x7fe0d7694648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560890e199c0_0 .net "i_srst", 0 0, L_0x7fe0d7694648;  1 drivers
v0x560890e19ad0_0 .var "o_reg", 15 0;
S_0x560890e19c70 .scope module, "r_instruction" "register" 3 214, 16 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_srst";
    .port_info 3 /INPUT 1 "i_en";
    .port_info 4 /INPUT 32 "i_reg";
    .port_info 5 /OUTPUT 32 "o_reg";
P_0x560890e19e50 .param/l "REG_DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
v0x560890e19fc0_0 .net "i_clk", 0 0, v0x560890e1e490_0;  alias, 1 drivers
v0x560890e1a080_0 .net "i_en", 0 0, L_0x560890e303a0;  1 drivers
v0x560890e1a140_0 .net "i_reg", 31 0, L_0x560890e30160;  alias, 1 drivers
v0x560890e1a230_0 .net "i_rst_n", 0 0, v0x560890e1e530_0;  alias, 1 drivers
v0x560890e1a2d0_0 .net "i_srst", 0 0, L_0x560890e31260;  alias, 1 drivers
v0x560890e1a410_0 .var "o_reg", 31 0;
S_0x560890e1a5f0 .scope module, "rom_im" "rom" 3 201, 17 1 0, S_0x560890dcdb00;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "i_addr";
    .port_info 1 /OUTPUT 32 "o_data";
P_0x560890e0d710 .param/l "ADDR_WIDTH" 0 17 2, +C4<00000000000000000000000000001000>;
P_0x560890e0d750 .param/l "DATA_WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
L_0x560890e30160 .functor BUFZ 32, L_0x560890e2fba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560890e1a890_0 .net *"_ivl_0", 31 0, L_0x560890e2fba0;  1 drivers
v0x560890e1a990_0 .net *"_ivl_2", 9 0, L_0x560890e2fff0;  1 drivers
L_0x7fe0d7694330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560890e1aa70_0 .net *"_ivl_5", 1 0, L_0x7fe0d7694330;  1 drivers
v0x560890e1ab60_0 .net "i_addr", 7 0, L_0x560890e30220;  1 drivers
v0x560890e1ac40 .array "m_rom", 255 0, 31 0;
v0x560890e1ad50_0 .net "o_data", 31 0, L_0x560890e30160;  alias, 1 drivers
L_0x560890e2fba0 .array/port v0x560890e1ac40, L_0x560890e2fff0;
L_0x560890e2fff0 .concat [ 8 2 0 0], L_0x560890e30220, L_0x7fe0d7694330;
    .scope S_0x560890e08520;
T_0 ;
    %wait E_0x560890d9c980;
    %load/vec4 v0x560890e08820_0;
    %dup/vec4;
    %pushi/vec4 0, 63, 12;
    %cmp/z;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 256, 63, 12;
    %cmp/z;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2752, 63, 12;
    %cmp/z;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 2240, 63, 12;
    %cmp/z;
    %jmp/1 T_0.3, 4;
    %dup/vec4;
    %pushi/vec4 512, 127, 12;
    %cmp/z;
    %jmp/1 T_0.4, 4;
    %dup/vec4;
    %pushi/vec4 128, 63, 12;
    %cmp/z;
    %jmp/1 T_0.5, 4;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560890e08e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560890e08fc0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x560890e08920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e089e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08cf0_0, 0;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x560890e08e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08fc0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x560890e08920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e089e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560890e08a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08c30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x560890e08cf0_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x560890e08e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08fc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560890e08920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560890e089e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560890e08db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08c30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x560890e08cf0_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560890e08fc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560890e08920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560890e089e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560890e08c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560890e08cf0_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560890e08fc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560890e08920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560890e089e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08cf0_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x560890e08e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08fc0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x560890e08920_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x560890e089e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560890e08b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e08c30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x560890e08cf0_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x560890e07bb0;
T_1 ;
    %wait E_0x560890dca280;
    %load/vec4 v0x560890e08200_0;
    %load/vec4 v0x560890e08300_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 63, 8;
    %cmp/z;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 64, 63, 8;
    %cmp/z;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 128, 48, 8;
    %cmp/z;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 130, 48, 8;
    %cmp/z;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 132, 48, 8;
    %cmp/z;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 133, 48, 8;
    %cmp/z;
    %jmp/1 T_1.5, 4;
    %dup/vec4;
    %pushi/vec4 138, 48, 8;
    %cmp/z;
    %jmp/1 T_1.6, 4;
    %dup/vec4;
    %pushi/vec4 135, 48, 8;
    %cmp/z;
    %jmp/1 T_1.7, 4;
    %jmp T_1.8;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x560890e083e0_0, 0, 4;
    %jmp T_1.8;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x560890e083e0_0, 0, 4;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x560890e083e0_0, 0, 4;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x560890e083e0_0, 0, 4;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560890e083e0_0, 0, 4;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x560890e083e0_0, 0, 4;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x560890e083e0_0, 0, 4;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x560890e083e0_0, 0, 4;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x560890e113a0;
T_2 ;
    %wait E_0x560890e11620;
    %load/vec4 v0x560890e116a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0x560890e11780_0;
    %assign/vec4 v0x560890e11a30_0, 0;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v0x560890e11860_0;
    %assign/vec4 v0x560890e11a30_0, 0;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x560890e15190;
T_3 ;
    %wait E_0x560890d4c640;
    %load/vec4 v0x560890e157c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x560890e15950_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x560890e15860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x560890e15950_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x560890e15600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x560890e156c0_0;
    %assign/vec4 v0x560890e15950_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560890e15b30;
T_4 ;
    %wait E_0x560890d4c640;
    %load/vec4 v0x560890e161d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560890e16380_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x560890e16270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560890e16380_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x560890e16020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x560890e160e0_0;
    %assign/vec4 v0x560890e16380_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560890e18a70;
T_5 ;
    %wait E_0x560890d4c640;
    %load/vec4 v0x560890e19000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e191b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x560890e190a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e191b0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x560890e18e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x560890e18f10_0;
    %assign/vec4 v0x560890e191b0_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560890e11be0;
T_6 ;
    %wait E_0x560890e11e90;
    %load/vec4 v0x560890e11f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x560890e12000_0;
    %assign/vec4 v0x560890e12290_0, 0;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x560890e120d0_0;
    %assign/vec4 v0x560890e12290_0, 0;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x560890e0b820;
T_7 ;
    %wait E_0x560890d4c640;
    %load/vec4 v0x560890e0bd30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560890e0bdf0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560890e0bb80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x560890e0bc40_0;
    %assign/vec4 v0x560890e0bdf0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x560890e1a5f0;
T_8 ;
    %vpi_call 17 11 "$readmemh", "rom_init.dat", v0x560890e1ac40 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x560890e19c70;
T_9 ;
    %wait E_0x560890d4c640;
    %load/vec4 v0x560890e1a230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560890e1a410_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x560890e1a2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560890e1a410_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x560890e1a080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x560890e1a140_0;
    %assign/vec4 v0x560890e1a410_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x560890e09e20;
T_10 ;
    %wait E_0x560890d9cc10;
    %load/vec4 v0x560890e0a170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0x560890e0a250_0;
    %assign/vec4 v0x560890e0a4d0_0, 0;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v0x560890e0a330_0;
    %assign/vec4 v0x560890e0a4d0_0, 0;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x560890e12420;
T_11 ;
    %wait E_0x560890e127e0;
    %load/vec4 v0x560890e12860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0x560890e12940_0;
    %assign/vec4 v0x560890e12bf0_0, 0;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0x560890e12a20_0;
    %assign/vec4 v0x560890e12bf0_0, 0;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x560890e0cc70;
T_12 ;
    %wait E_0x560890dfa670;
    %load/vec4 v0x560890e0e060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x560890e0dea0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x560890e0df80_0;
    %load/vec4 v0x560890e0dea0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560890e0e120, 0, 4;
T_12.2 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x560890e0eea0;
T_13 ;
    %wait E_0x560890e0f200;
    %load/vec4 v0x560890e0f270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x560890e0f370_0;
    %assign/vec4 v0x560890e0f6e0_0, 0;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x560890e0f430_0;
    %assign/vec4 v0x560890e0f6e0_0, 0;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x560890e0f530_0;
    %assign/vec4 v0x560890e0f6e0_0, 0;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0x560890e0f5d0_0;
    %assign/vec4 v0x560890e0f6e0_0, 0;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x560890e0f890;
T_14 ;
    %wait E_0x560890e0fbe0;
    %load/vec4 v0x560890e0fc70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x560890e0fd70_0;
    %assign/vec4 v0x560890e10160_0, 0;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x560890e0fe60_0;
    %assign/vec4 v0x560890e10160_0, 0;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x560890e0ff80_0;
    %assign/vec4 v0x560890e10160_0, 0;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v0x560890e10020_0;
    %assign/vec4 v0x560890e10160_0, 0;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x560890e19390;
T_15 ;
    %wait E_0x560890d4c640;
    %load/vec4 v0x560890e19920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560890e19ad0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x560890e199c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560890e19ad0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x560890e19770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x560890e19830_0;
    %assign/vec4 v0x560890e19ad0_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x560890e12da0;
T_16 ;
    %wait E_0x560890d4c640;
    %load/vec4 v0x560890e133a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560890e13530_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x560890e13440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560890e13530_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x560890e131c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x560890e13280_0;
    %assign/vec4 v0x560890e13530_0, 0;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x560890e13fc0;
T_17 ;
    %wait E_0x560890d4c640;
    %load/vec4 v0x560890e14580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560890e14730_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x560890e14620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560890e14730_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x560890e143a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x560890e14460_0;
    %assign/vec4 v0x560890e14730_0, 0;
T_17.4 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x560890e16560;
T_18 ;
    %wait E_0x560890d4c640;
    %load/vec4 v0x560890e16b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560890e16c90_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x560890e16ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560890e16c90_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x560890e16940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x560890e16a00_0;
    %assign/vec4 v0x560890e16c90_0, 0;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x560890e10300;
T_19 ;
    %wait E_0x560890e0f120;
    %load/vec4 v0x560890e105f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %jmp T_19.2;
T_19.0 ;
    %load/vec4 v0x560890e106d0_0;
    %assign/vec4 v0x560890e10980_0, 0;
    %jmp T_19.2;
T_19.1 ;
    %load/vec4 v0x560890e107b0_0;
    %assign/vec4 v0x560890e10980_0, 0;
    %jmp T_19.2;
T_19.2 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x560890dd5ca0;
T_20 ;
    %wait E_0x560890dd89d0;
    %load/vec4 v0x560890e07680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560890e07970_0, 0;
    %jmp T_20.7;
T_20.0 ;
    %load/vec4 v0x560890e077b0_0;
    %load/vec4 v0x560890e07890_0;
    %and;
    %assign/vec4 v0x560890e07970_0, 0;
    %jmp T_20.7;
T_20.1 ;
    %load/vec4 v0x560890e077b0_0;
    %load/vec4 v0x560890e07890_0;
    %or;
    %assign/vec4 v0x560890e07970_0, 0;
    %jmp T_20.7;
T_20.2 ;
    %load/vec4 v0x560890e077b0_0;
    %load/vec4 v0x560890e07890_0;
    %add;
    %assign/vec4 v0x560890e07970_0, 0;
    %jmp T_20.7;
T_20.3 ;
    %load/vec4 v0x560890e077b0_0;
    %load/vec4 v0x560890e07890_0;
    %sub;
    %assign/vec4 v0x560890e07970_0, 0;
    %jmp T_20.7;
T_20.4 ;
    %load/vec4 v0x560890e077b0_0;
    %load/vec4 v0x560890e07890_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_20.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_20.9, 8;
T_20.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_20.9, 8;
 ; End of false expr.
    %blend;
T_20.9;
    %store/vec4 v0x560890e07970_0, 0, 32;
    %jmp T_20.7;
T_20.5 ;
    %load/vec4 v0x560890e077b0_0;
    %load/vec4 v0x560890e07890_0;
    %or;
    %inv;
    %assign/vec4 v0x560890e07970_0, 0;
    %jmp T_20.7;
T_20.7 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x560890e136d0;
T_21 ;
    %wait E_0x560890d4c640;
    %load/vec4 v0x560890e13c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560890e13e20_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x560890e13d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560890e13e20_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x560890e13ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x560890e13ba0_0;
    %assign/vec4 v0x560890e13e20_0, 0;
T_21.4 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x560890e148d0;
T_22 ;
    %wait E_0x560890d4c640;
    %load/vec4 v0x560890e14e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560890e14ff0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x560890e14f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560890e14ff0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x560890e14cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x560890e14d70_0;
    %assign/vec4 v0x560890e14ff0_0, 0;
T_22.4 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x560890e16e70;
T_23 ;
    %wait E_0x560890d4c640;
    %load/vec4 v0x560890e17410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560890e176b0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x560890e175c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560890e176b0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x560890e17250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x560890e17310_0;
    %assign/vec4 v0x560890e176b0_0, 0;
T_23.4 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x560890e0bfb0;
T_24 ;
    %vpi_call 12 13 "$readmemh", "ram_init.dat", v0x560890e0ca00 {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x560890e0bfb0;
T_25 ;
    %wait E_0x560890dfa670;
    %load/vec4 v0x560890e0c940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x560890e0c880_0;
    %load/vec4 v0x560890e0c6b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x560890e0ca00, 4, 0;
    %vpi_call 12 20 "$writememh", "Debug/ram_result.dat", v0x560890e0ca00 {0 0 0};
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x560890e10b10;
T_26 ;
    %wait E_0x560890e10dc0;
    %load/vec4 v0x560890e10e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %jmp T_26.2;
T_26.0 ;
    %load/vec4 v0x560890e10f20_0;
    %assign/vec4 v0x560890e111f0_0, 0;
    %jmp T_26.2;
T_26.1 ;
    %load/vec4 v0x560890e11000_0;
    %assign/vec4 v0x560890e111f0_0, 0;
    %jmp T_26.2;
T_26.2 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x560890e18160;
T_27 ;
    %wait E_0x560890d4c640;
    %load/vec4 v0x560890e18700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560890e188b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x560890e187a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560890e188b0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x560890e18570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x560890e18630_0;
    %assign/vec4 v0x560890e188b0_0, 0;
T_27.4 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x560890e17890;
T_28 ;
    %wait E_0x560890d4c640;
    %load/vec4 v0x560890e17e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560890e17fc0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x560890e17ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560890e17fc0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x560890e17c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v0x560890e17d30_0;
    %assign/vec4 v0x560890e17fc0_0, 0;
T_28.4 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x560890dcdb00;
T_29 ;
    %wait E_0x560890da9c40;
    %load/vec4 v0x560890e1e250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e1e3b0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x560890e1d9a0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x560890e1be90_0;
    %cmpi/ne 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v0x560890e1bf30_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_29.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560890e1e3b0_0, 0;
T_29.4 ;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560890e1e3b0_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x560890dcdb00;
T_30 ;
    %wait E_0x560890dd30c0;
    %load/vec4 v0x560890e1aef0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x560890e1aef0_0;
    %load/vec4 v0x560890e1dc10_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x560890e1d9a0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x560890e1be90_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x560890e1aef0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x560890e1aef0_0;
    %load/vec4 v0x560890e1dd00_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x560890e1db50_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x560890e1be90_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x560890e1aef0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x560890e1aef0_0;
    %load/vec4 v0x560890e1de10_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x560890e1dfe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x560890e1be90_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560890e1be90_0, 0;
T_30.5 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x560890dcdb00;
T_31 ;
    %wait E_0x560890d9c7f0;
    %load/vec4 v0x560890e1afd0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x560890e1afd0_0;
    %load/vec4 v0x560890e1dc10_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x560890e1d9a0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x560890e1bf30_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x560890e1afd0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x560890e1afd0_0;
    %load/vec4 v0x560890e1dd00_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x560890e1db50_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x560890e1bf30_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x560890e1afd0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x560890e1afd0_0;
    %load/vec4 v0x560890e1de10_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x560890e1dfe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x560890e1bf30_0, 0;
    %jmp T_31.5;
T_31.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560890e1bf30_0, 0;
T_31.5 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x560890dd5ed0;
T_32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560890e1e530_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560890e1e530_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560890e1e530_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x560890dd5ed0;
T_33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560890e1e490_0, 0, 1;
T_33.0 ;
    %delay 2000, 0;
    %load/vec4 v0x560890e1e490_0;
    %inv;
    %store/vec4 v0x560890e1e490_0, 0, 1;
    %jmp T_33.0;
    %end;
    .thread T_33;
    .scope S_0x560890dd5ed0;
T_34 ;
    %delay 1000000, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_34;
    .scope S_0x560890dd5ed0;
T_35 ;
    %vpi_call 2 29 "$dumpfile", "Debug/core.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars" {0 0 0};
    %end;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "tb_core.v";
    "core.v";
    "Components/adder.v";
    "Components/alu.v";
    "Components/aluControl.v";
    "Components/control.v";
    "equally.v";
    "nextpc.v";
    "Components/mux2in1.v";
    "Components/pc.v";
    "Components/ram.v";
    "Components/regFile.v";
    "Components/signExtend.v";
    "Components/mux4in1.v";
    "Components/register.v";
    "Components/rom.v";
