Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : eBike
Version: P-2019.03
Date   : Tue Dec 10 18:47:16 2019
****************************************

Operating Conditions: tt0p85v25c   Library: saed32rvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: A2D_intf/batt_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PID/drv_mag_ff1_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32rvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A2D_intf/batt_reg[4]/CLK (DFFARX1_RVT)                  0.00       0.00 r
  A2D_intf/batt_reg[4]/QN (DFFARX1_RVT)                   0.09       0.09 f
  U2768/Y (OR2X1_RVT)                                     0.07       0.16 f
  U2769/Y (AO21X1_RVT)                                    0.07       0.23 f
  U2770/Y (AO21X1_RVT)                                    0.07       0.31 f
  U2033/Y (AO21X1_RVT)                                    0.09       0.39 f
  U2689/Y (NOR2X1_RVT)                                    0.09       0.49 r
  U2929/Y (OR2X1_RVT)                                     0.06       0.54 r
  U2930/Y (AO22X1_RVT)                                    0.07       0.62 r
  U2931/Y (AO22X1_RVT)                                    0.08       0.69 r
  U2932/Y (AO22X1_RVT)                                    0.08       0.77 r
  U2933/Y (AO22X1_RVT)                                    0.08       0.85 r
  U2934/Y (AO22X1_RVT)                                    0.08       0.93 r
  U2935/Y (AO22X1_RVT)                                    0.08       1.02 r
  U2936/Y (AO22X1_RVT)                                    0.08       1.10 r
  U2937/Y (AO22X1_RVT)                                    0.08       1.17 r
  U2938/Y (AO22X1_RVT)                                    0.08       1.25 r
  U2939/Y (OA21X1_RVT)                                    0.07       1.32 r
  U2446/Y (AO21X1_RVT)                                    0.06       1.38 r
  U2445/Y (XNOR3X2_RVT)                                   0.18       1.56 r
  U2948/Y (NOR4X1_RVT)                                    0.12       1.67 f
  U2244/Y (NOR2X2_RVT)                                    0.09       1.77 r
  U2960/Y (AO21X1_RVT)                                    0.06       1.83 r
  U2961/Y (OR2X1_RVT)                                     0.06       1.89 r
  U2962/Y (AO22X1_RVT)                                    0.08       1.97 r
  U2963/Y (AO22X1_RVT)                                    0.08       2.04 r
  U2964/Y (AO22X1_RVT)                                    0.08       2.12 r
  U2965/Y (AO22X1_RVT)                                    0.08       2.20 r
  U2966/Y (AO22X1_RVT)                                    0.08       2.28 r
  U2967/Y (AO22X1_RVT)                                    0.08       2.36 r
  U2968/Y (AO22X1_RVT)                                    0.08       2.43 r
  U2969/Y (AO22X1_RVT)                                    0.08       2.51 r
  U2970/Y (AO22X1_RVT)                                    0.08       2.59 r
  U2971/Y (AO22X1_RVT)                                    0.09       2.68 r
  U2973/Y (OA21X1_RVT)                                    0.07       2.75 r
  U2974/Y (AO21X1_RVT)                                    0.06       2.81 r
  U2975/Y (XNOR3X2_RVT)                                   0.12       2.92 f
  U2678/Y (AND2X1_RVT)                                    0.11       3.03 f
  U2983/Y (AO21X1_RVT)                                    0.06       3.09 f
  PID/drv_mag_ff1_reg[6]/D (DFFX1_RVT)                    0.01       3.10 f
  data arrival time                                                  3.10

  clock clk (rise edge)                                   3.30       3.30
  clock network delay (ideal)                             0.00       3.30
  clock uncertainty                                      -0.15       3.15
  PID/drv_mag_ff1_reg[6]/CLK (DFFX1_RVT)                  0.00       3.15 r
  library setup time                                     -0.05       3.10
  data required time                                                 3.10
  --------------------------------------------------------------------------
  data required time                                                 3.10
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
