
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1-1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: L-EQSS42R

Implementation : syn_results

# Written on Sun Feb 27 15:20:54 2022

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                        Requested     Requested     Clock        Clock                   Clock
Level     Clock                        Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------------
0 -       System                       150.0 MHz     6.667         system       system_clkgroup         0    
                                                                                                             
0 -       pcie_mfx1_top|ix_clk_125     150.0 MHz     6.667         inferred     Inferred_clkgroup_0     6354 
=============================================================================================================


Clock Load Summary
******************

                             Clock     Source               Clock Pin                                                                                                                                                                                     Non-clock Pin     Non-clock Pin
Clock                        Load      Pin                  Seq Example                                                                                                                                                                                   Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                       0         -                    -                                                                                                                                                                                             -                 -            
                                                                                                                                                                                                                                                                                         
pcie_mfx1_top|ix_clk_125     6354      ix_clk_125(port)     U1_PCIE_SUBS.I55AD3DB98631F7D24697571C1AE7D521.IDD4356A81322E2CDA89609EEA437DC75.I306E1714C5A033192CADB7DE24CB682F.I50905559064282CED274D62360FCE175\.I5C932555D8570D3003C70AC0892028C4.C     -                 -            
=========================================================================================================================================================================================================================================================================================
