INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/RX_UART.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RX_UART'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sim_1/new/RX_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RX_Sim'
