
Blackshield_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cc8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .app_section  00000000  08010000  08010000  00009058  2**0
                  CONTENTS
  3 .rodata       000004e4  08006e58  08006e58  00007e58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  0800733c  0800733c  00009058  2**0
                  CONTENTS, READONLY
  5 .ARM          00000008  0800733c  0800733c  0000833c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08007344  08007344  00009058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08007344  08007344  00008344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  08007348  08007348  00008348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         00000058  20000000  0800734c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .ccmram       00000000  10000000  10000000  00009058  2**0
                  CONTENTS
 11 .bss          00000bec  20000058  20000058  00009058  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20000c44  20000c44  00009058  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00009058  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000ca96  00000000  00000000  00009088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000018db  00000000  00000000  00015b1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000558  00000000  00000000  00017400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000003fd  00000000  00000000  00017958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00001c5a  00000000  00000000  00017d55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00009464  00000000  00000000  000199af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000909bd  00000000  00000000  00022e13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  000b37d0  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00001b08  00000000  00000000  000b3814  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000054  00000000  00000000  000b531c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000058 	.word	0x20000058
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006e40 	.word	0x08006e40

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000005c 	.word	0x2000005c
 80001cc:	08006e40 	.word	0x08006e40

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2iz>:
 8000b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b34:	d215      	bcs.n	8000b62 <__aeabi_d2iz+0x36>
 8000b36:	d511      	bpl.n	8000b5c <__aeabi_d2iz+0x30>
 8000b38:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d912      	bls.n	8000b68 <__aeabi_d2iz+0x3c>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	bf18      	it	ne
 8000b58:	4240      	negne	r0, r0
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d105      	bne.n	8000b74 <__aeabi_d2iz+0x48>
 8000b68:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b6c:	bf08      	it	eq
 8000b6e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2lz>:
 8000b7c:	b538      	push	{r3, r4, r5, lr}
 8000b7e:	2200      	movs	r2, #0
 8000b80:	2300      	movs	r3, #0
 8000b82:	4604      	mov	r4, r0
 8000b84:	460d      	mov	r5, r1
 8000b86:	f7ff ffa9 	bl	8000adc <__aeabi_dcmplt>
 8000b8a:	b928      	cbnz	r0, 8000b98 <__aeabi_d2lz+0x1c>
 8000b8c:	4620      	mov	r0, r4
 8000b8e:	4629      	mov	r1, r5
 8000b90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b94:	f000 b80a 	b.w	8000bac <__aeabi_d2ulz>
 8000b98:	4620      	mov	r0, r4
 8000b9a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b9e:	f000 f805 	bl	8000bac <__aeabi_d2ulz>
 8000ba2:	4240      	negs	r0, r0
 8000ba4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ba8:	bd38      	pop	{r3, r4, r5, pc}
 8000baa:	bf00      	nop

08000bac <__aeabi_d2ulz>:
 8000bac:	b5d0      	push	{r4, r6, r7, lr}
 8000bae:	4b0c      	ldr	r3, [pc, #48]	@ (8000be0 <__aeabi_d2ulz+0x34>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4606      	mov	r6, r0
 8000bb4:	460f      	mov	r7, r1
 8000bb6:	f7ff fd1f 	bl	80005f8 <__aeabi_dmul>
 8000bba:	f000 f815 	bl	8000be8 <__aeabi_d2uiz>
 8000bbe:	4604      	mov	r4, r0
 8000bc0:	f7ff fca0 	bl	8000504 <__aeabi_ui2d>
 8000bc4:	4b07      	ldr	r3, [pc, #28]	@ (8000be4 <__aeabi_d2ulz+0x38>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	f7ff fd16 	bl	80005f8 <__aeabi_dmul>
 8000bcc:	4602      	mov	r2, r0
 8000bce:	460b      	mov	r3, r1
 8000bd0:	4630      	mov	r0, r6
 8000bd2:	4639      	mov	r1, r7
 8000bd4:	f7ff fb58 	bl	8000288 <__aeabi_dsub>
 8000bd8:	f000 f806 	bl	8000be8 <__aeabi_d2uiz>
 8000bdc:	4621      	mov	r1, r4
 8000bde:	bdd0      	pop	{r4, r6, r7, pc}
 8000be0:	3df00000 	.word	0x3df00000
 8000be4:	41f00000 	.word	0x41f00000

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <CRC_Init>:


#include "CRC.h"

void CRC_Init(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_CRCEN;
 8000c2c:	4b05      	ldr	r3, [pc, #20]	@ (8000c44 <CRC_Init+0x1c>)
 8000c2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c30:	4a04      	ldr	r2, [pc, #16]	@ (8000c44 <CRC_Init+0x1c>)
 8000c32:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c36:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000c38:	bf00      	nop
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	40023800 	.word	0x40023800

08000c48 <CRC_Reset>:

void CRC_Reset(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
	CRC->CR |= CRC_CR_RESET;
 8000c4c:	4b05      	ldr	r3, [pc, #20]	@ (8000c64 <CRC_Reset+0x1c>)
 8000c4e:	689b      	ldr	r3, [r3, #8]
 8000c50:	4a04      	ldr	r2, [pc, #16]	@ (8000c64 <CRC_Reset+0x1c>)
 8000c52:	f043 0301 	orr.w	r3, r3, #1
 8000c56:	6093      	str	r3, [r2, #8]
}
 8000c58:	bf00      	nop
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	40023000 	.word	0x40023000

08000c68 <CRC_Compute_8Bit_Block>:
	CRC->DR = (uint32_t)(word);
	return (CRC->DR);
}

uint32_t CRC_Compute_8Bit_Block(volatile uint8_t *wordBlock, size_t length)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
 8000c70:	6039      	str	r1, [r7, #0]
	uint8_t temp=0;
 8000c72:	2300      	movs	r3, #0
 8000c74:	72fb      	strb	r3, [r7, #11]
	CRC_Reset();
 8000c76:	f7ff ffe7 	bl	8000c48 <CRC_Reset>
	for(uint32_t i = 0; i < length; i++)
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	60fb      	str	r3, [r7, #12]
 8000c7e:	e00a      	b.n	8000c96 <CRC_Compute_8Bit_Block+0x2e>
	{
		temp = wordBlock[i];
 8000c80:	687a      	ldr	r2, [r7, #4]
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	4413      	add	r3, r2
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	72fb      	strb	r3, [r7, #11]
		CRC -> DR = 0x00000000 | (temp);
 8000c8a:	4a08      	ldr	r2, [pc, #32]	@ (8000cac <CRC_Compute_8Bit_Block+0x44>)
 8000c8c:	7afb      	ldrb	r3, [r7, #11]
 8000c8e:	6013      	str	r3, [r2, #0]
	for(uint32_t i = 0; i < length; i++)
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	3301      	adds	r3, #1
 8000c94:	60fb      	str	r3, [r7, #12]
 8000c96:	68fa      	ldr	r2, [r7, #12]
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	429a      	cmp	r2, r3
 8000c9c:	d3f0      	bcc.n	8000c80 <CRC_Compute_8Bit_Block+0x18>

	}
	return (CRC -> DR);
 8000c9e:	4b03      	ldr	r3, [pc, #12]	@ (8000cac <CRC_Compute_8Bit_Block+0x44>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	3710      	adds	r7, #16
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	40023000 	.word	0x40023000

08000cb0 <Console_IRQ>:
//
//        rx_flag = 1; // Set the flag indicating data reception is complete
//    }
//}

void Console_IRQ(void){
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
    if (rx_get_flag == 1) { // Check if reception is active
 8000cb4:	4b1b      	ldr	r3, [pc, #108]	@ (8000d24 <Console_IRQ+0x74>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	2b01      	cmp	r3, #1
 8000cba:	d12d      	bne.n	8000d18 <Console_IRQ+0x68>
        (void)UART4->SR; // Read the status register to clear flags
 8000cbc:	4b1a      	ldr	r3, [pc, #104]	@ (8000d28 <Console_IRQ+0x78>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
        (void)UART4->DR; // Read the data register to clear flags
 8000cc0:	4b19      	ldr	r3, [pc, #100]	@ (8000d28 <Console_IRQ+0x78>)
 8000cc2:	685b      	ldr	r3, [r3, #4]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cc4:	b672      	cpsid	i
}
 8000cc6:	bf00      	nop

        __disable_irq(); // Disable interrupts to safely update DMA configurations

        // Disable DMA stream
        serial.USART_DMA_Instance_RX.Request.Stream->CR &= ~DMA_SxCR_EN;
 8000cc8:	4b18      	ldr	r3, [pc, #96]	@ (8000d2c <Console_IRQ+0x7c>)
 8000cca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	4b17      	ldr	r3, [pc, #92]	@ (8000d2c <Console_IRQ+0x7c>)
 8000cd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000cd2:	f022 0201 	bic.w	r2, r2, #1
 8000cd6:	601a      	str	r2, [r3, #0]

        // Calculate the length of received data
        RX_Length = RX_Buffer_Length - serial.USART_DMA_Instance_RX.Request.Stream->NDTR;
 8000cd8:	4b14      	ldr	r3, [pc, #80]	@ (8000d2c <Console_IRQ+0x7c>)
 8000cda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	f1c3 03c8 	rsb	r3, r3, #200	@ 0xc8
 8000ce2:	461a      	mov	r2, r3
 8000ce4:	4b12      	ldr	r3, [pc, #72]	@ (8000d30 <Console_IRQ+0x80>)
 8000ce6:	601a      	str	r2, [r3, #0]

        // Prevent buffer overflow
        if (RX_Length > RX_Buffer_Length) {
 8000ce8:	4b11      	ldr	r3, [pc, #68]	@ (8000d30 <Console_IRQ+0x80>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	2bc8      	cmp	r3, #200	@ 0xc8
 8000cee:	dd02      	ble.n	8000cf6 <Console_IRQ+0x46>
            RX_Length = RX_Buffer_Length;
 8000cf0:	4b0f      	ldr	r3, [pc, #60]	@ (8000d30 <Console_IRQ+0x80>)
 8000cf2:	22c8      	movs	r2, #200	@ 0xc8
 8000cf4:	601a      	str	r2, [r3, #0]
        }

        // Reset DMA stream for the next reception
        serial.USART_DMA_Instance_RX.Request.Stream->NDTR = RX_Buffer_Length;
 8000cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8000d2c <Console_IRQ+0x7c>)
 8000cf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000cfa:	22c8      	movs	r2, #200	@ 0xc8
 8000cfc:	605a      	str	r2, [r3, #4]
        serial.USART_DMA_Instance_RX.Request.Stream->CR |= DMA_SxCR_EN;
 8000cfe:	4b0b      	ldr	r3, [pc, #44]	@ (8000d2c <Console_IRQ+0x7c>)
 8000d00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	4b09      	ldr	r3, [pc, #36]	@ (8000d2c <Console_IRQ+0x7c>)
 8000d06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000d08:	f042 0201 	orr.w	r2, r2, #1
 8000d0c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000d0e:	b662      	cpsie	i
}
 8000d10:	bf00      	nop

        __enable_irq(); // Re-enable interrupts

        rx_flag = 1; // Set the flag indicating data reception is complete
 8000d12:	4b08      	ldr	r3, [pc, #32]	@ (8000d34 <Console_IRQ+0x84>)
 8000d14:	2201      	movs	r2, #1
 8000d16:	601a      	str	r2, [r3, #0]
    }
}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	20000074 	.word	0x20000074
 8000d28:	40004c00 	.word	0x40004c00
 8000d2c:	20000148 	.word	0x20000148
 8000d30:	2000007c 	.word	0x2000007c
 8000d34:	20000078 	.word	0x20000078

08000d38 <Console_Init>:
 * This function configures UART4 for communication, sets up DMA for
 * data handling, and prepares the GPIO pins for UART communication.
 *
 * @param baudrate Desired baud rate for UART communication.
 */
void Console_Init(int32_t baudrate) {
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
    // Reset USART configuration to default values
    USART_Config_Reset(&serial);
 8000d40:	4815      	ldr	r0, [pc, #84]	@ (8000d98 <Console_Init+0x60>)
 8000d42:	f002 fe33 	bl	80039ac <USART_Config_Reset>

    // Configure USART parameters
    serial.Port = UART4; // Use UART4 for console communication
 8000d46:	4b14      	ldr	r3, [pc, #80]	@ (8000d98 <Console_Init+0x60>)
 8000d48:	4a14      	ldr	r2, [pc, #80]	@ (8000d9c <Console_Init+0x64>)
 8000d4a:	601a      	str	r2, [r3, #0]
    serial.baudrate = baudrate; // Set the baud rate
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	4a12      	ldr	r2, [pc, #72]	@ (8000d98 <Console_Init+0x60>)
 8000d50:	6053      	str	r3, [r2, #4]
    serial.mode = USART_Configuration.Mode.Asynchronous; // Asynchronous mode
 8000d52:	2201      	movs	r2, #1
 8000d54:	4b10      	ldr	r3, [pc, #64]	@ (8000d98 <Console_Init+0x60>)
 8000d56:	721a      	strb	r2, [r3, #8]
    serial.stop_bits = USART_Configuration.Stop_Bits.Bit_1; // 1 stop bit
 8000d58:	2300      	movs	r3, #0
 8000d5a:	b2da      	uxtb	r2, r3
 8000d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d98 <Console_Init+0x60>)
 8000d5e:	741a      	strb	r2, [r3, #16]
    serial.TX_Pin = UART4_TX_Pin.PC10; // TX pin is PC10
 8000d60:	220a      	movs	r2, #10
 8000d62:	4b0d      	ldr	r3, [pc, #52]	@ (8000d98 <Console_Init+0x60>)
 8000d64:	725a      	strb	r2, [r3, #9]
    serial.RX_Pin = UART4_RX_Pin.PC11; // RX pin is PC11
 8000d66:	220b      	movs	r2, #11
 8000d68:	4b0b      	ldr	r3, [pc, #44]	@ (8000d98 <Console_Init+0x60>)
 8000d6a:	729a      	strb	r2, [r3, #10]
    serial.interrupt = USART_Configuration.Interrupt_Type.IDLE_Enable; // Enable IDLE interrupt
 8000d6c:	2310      	movs	r3, #16
 8000d6e:	b2da      	uxtb	r2, r3
 8000d70:	4b09      	ldr	r3, [pc, #36]	@ (8000d98 <Console_Init+0x60>)
 8000d72:	739a      	strb	r2, [r3, #14]
    serial.dma_enable = USART_Configuration.DMA_Enable.TX_Enable | USART_Configuration.DMA_Enable.RX_Enable; // Enable DMA for TX and RX
 8000d74:	2201      	movs	r2, #1
 8000d76:	2302      	movs	r3, #2
 8000d78:	4313      	orrs	r3, r2
 8000d7a:	b2da      	uxtb	r2, r3
 8000d7c:	4b06      	ldr	r3, [pc, #24]	@ (8000d98 <Console_Init+0x60>)
 8000d7e:	745a      	strb	r2, [r3, #17]
    serial.ISR_Routines.Idle_Line_ISR = Console_IRQ;
 8000d80:	4b05      	ldr	r3, [pc, #20]	@ (8000d98 <Console_Init+0x60>)
 8000d82:	4a07      	ldr	r2, [pc, #28]	@ (8000da0 <Console_Init+0x68>)
 8000d84:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    // Initialize USART
    if (USART_Init(&serial) != true) {
 8000d88:	4803      	ldr	r0, [pc, #12]	@ (8000d98 <Console_Init+0x60>)
 8000d8a:	f003 fc4d 	bl	8004628 <USART_Init>
        // Handle USART initialization failure (e.g., log error or halt execution)
    }
}
 8000d8e:	bf00      	nop
 8000d90:	3708      	adds	r7, #8
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	20000148 	.word	0x20000148
 8000d9c:	40004c00 	.word	0x40004c00
 8000da0:	08000cb1 	.word	0x08000cb1

08000da4 <printConsole>:
  * using DMA. It supports formatted strings with variable arguments.
  *
  * @param msg Format string for the message to send.
  * @param ... Variable arguments for the format string.
  */
 void printConsole(char *msg, ...) {
 8000da4:	b40f      	push	{r0, r1, r2, r3}
 8000da6:	b580      	push	{r7, lr}
 8000da8:	b082      	sub	sp, #8
 8000daa:	af00      	add	r7, sp, #0
     va_list args;
     va_start(args, msg);
 8000dac:	f107 0314 	add.w	r3, r7, #20
 8000db0:	603b      	str	r3, [r7, #0]

     // Format the message and store it in the transmission buffer
//     vsprintf((char *)TRX_Buffer, msg, args);

     vsnprintf((char *)TRX_Buffer, RX_Buffer_Length, msg, args);
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	693a      	ldr	r2, [r7, #16]
 8000db6:	21c8      	movs	r1, #200	@ 0xc8
 8000db8:	480a      	ldr	r0, [pc, #40]	@ (8000de4 <printConsole+0x40>)
 8000dba:	f005 fb41 	bl	8006440 <vsniprintf>

     // Get the length of the formatted string
     uint16_t len = strlen((char *)TRX_Buffer);
 8000dbe:	4809      	ldr	r0, [pc, #36]	@ (8000de4 <printConsole+0x40>)
 8000dc0:	f7ff fa06 	bl	80001d0 <strlen>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	80fb      	strh	r3, [r7, #6]

     // Transmit the buffer using DMA
     USART_TX_Buffer(&serial, (uint8_t *)&TRX_Buffer[0], len);
 8000dc8:	88fb      	ldrh	r3, [r7, #6]
 8000dca:	461a      	mov	r2, r3
 8000dcc:	4905      	ldr	r1, [pc, #20]	@ (8000de4 <printConsole+0x40>)
 8000dce:	4806      	ldr	r0, [pc, #24]	@ (8000de8 <printConsole+0x44>)
 8000dd0:	f004 f88c 	bl	8004eec <USART_TX_Buffer>

     va_end(args);
 }
 8000dd4:	bf00      	nop
 8000dd6:	3708      	adds	r7, #8
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000dde:	b004      	add	sp, #16
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	20000080 	.word	0x20000080
 8000de8:	20000148 	.word	0x20000148

08000dec <Custom_Console_IRQ>:
volatile uint8_t Custom_TRX_Buffer[Custom_RX_Buffer_Length]; // Buffer for received and transmitted data

// USART configuration structure
USART_Config Custom_Comm;

void Custom_Console_IRQ(void){
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
	if (custom_rx_get_flag == 1) { // Check if reception is active
 8000df0:	4b1c      	ldr	r3, [pc, #112]	@ (8000e64 <Custom_Console_IRQ+0x78>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	2b01      	cmp	r3, #1
 8000df6:	d130      	bne.n	8000e5a <Custom_Console_IRQ+0x6e>
		(void)UART4->SR; // Read the status register to clear flags
 8000df8:	4b1b      	ldr	r3, [pc, #108]	@ (8000e68 <Custom_Console_IRQ+0x7c>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
		(void)UART4->DR; // Read the data register to clear flags
 8000dfc:	4b1a      	ldr	r3, [pc, #104]	@ (8000e68 <Custom_Console_IRQ+0x7c>)
 8000dfe:	685b      	ldr	r3, [r3, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8000e00:	b672      	cpsid	i
}
 8000e02:	bf00      	nop

		__disable_irq(); // Disable interrupts to safely update DMA configurations

		// Disable DMA stream
		Custom_Comm.USART_DMA_Instance_RX.Request.Stream->CR &= ~DMA_SxCR_EN;
 8000e04:	4b19      	ldr	r3, [pc, #100]	@ (8000e6c <Custom_Console_IRQ+0x80>)
 8000e06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	4b18      	ldr	r3, [pc, #96]	@ (8000e6c <Custom_Console_IRQ+0x80>)
 8000e0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000e0e:	f022 0201 	bic.w	r2, r2, #1
 8000e12:	601a      	str	r2, [r3, #0]

		// Calculate the length of received data
		Custom_RX_Length = Custom_RX_Buffer_Length - Custom_Comm.USART_DMA_Instance_RX.Request.Stream->NDTR;
 8000e14:	4b15      	ldr	r3, [pc, #84]	@ (8000e6c <Custom_Console_IRQ+0x80>)
 8000e16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	f5c3 73fa 	rsb	r3, r3, #500	@ 0x1f4
 8000e1e:	461a      	mov	r2, r3
 8000e20:	4b13      	ldr	r3, [pc, #76]	@ (8000e70 <Custom_Console_IRQ+0x84>)
 8000e22:	601a      	str	r2, [r3, #0]

		// Prevent buffer overflow
		if (Custom_RX_Length > Custom_RX_Buffer_Length) {
 8000e24:	4b12      	ldr	r3, [pc, #72]	@ (8000e70 <Custom_Console_IRQ+0x84>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000e2c:	dd03      	ble.n	8000e36 <Custom_Console_IRQ+0x4a>
			Custom_RX_Length = Custom_RX_Buffer_Length;
 8000e2e:	4b10      	ldr	r3, [pc, #64]	@ (8000e70 <Custom_Console_IRQ+0x84>)
 8000e30:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000e34:	601a      	str	r2, [r3, #0]
		}

		// Reset DMA stream for the next reception
		Custom_Comm.USART_DMA_Instance_RX.Request.Stream->NDTR = Custom_RX_Buffer_Length;
 8000e36:	4b0d      	ldr	r3, [pc, #52]	@ (8000e6c <Custom_Console_IRQ+0x80>)
 8000e38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000e3a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000e3e:	605a      	str	r2, [r3, #4]
		Custom_Comm.USART_DMA_Instance_RX.Request.Stream->CR |= DMA_SxCR_EN;
 8000e40:	4b0a      	ldr	r3, [pc, #40]	@ (8000e6c <Custom_Console_IRQ+0x80>)
 8000e42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	4b09      	ldr	r3, [pc, #36]	@ (8000e6c <Custom_Console_IRQ+0x80>)
 8000e48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000e4a:	f042 0201 	orr.w	r2, r2, #1
 8000e4e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000e50:	b662      	cpsie	i
}
 8000e52:	bf00      	nop

		__enable_irq(); // Re-enable interrupts

		custom_rx_flag = 1; // Set the flag indicating data reception is complete
 8000e54:	4b07      	ldr	r3, [pc, #28]	@ (8000e74 <Custom_Console_IRQ+0x88>)
 8000e56:	2201      	movs	r2, #1
 8000e58:	601a      	str	r2, [r3, #0]
	}
}
 8000e5a:	bf00      	nop
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr
 8000e64:	2000022c 	.word	0x2000022c
 8000e68:	40004c00 	.word	0x40004c00
 8000e6c:	2000042c 	.word	0x2000042c
 8000e70:	20000234 	.word	0x20000234
 8000e74:	20000230 	.word	0x20000230

08000e78 <Custom_Comm_Init>:


void Custom_Comm_Init(int32_t baudrate) {
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
	// Reset USART configuration to default values
	USART_Config_Reset(&Custom_Comm);
 8000e80:	4815      	ldr	r0, [pc, #84]	@ (8000ed8 <Custom_Comm_Init+0x60>)
 8000e82:	f002 fd93 	bl	80039ac <USART_Config_Reset>

	// Configure USART parameters
	Custom_Comm.Port = UART4; // Use UART4 for console communication
 8000e86:	4b14      	ldr	r3, [pc, #80]	@ (8000ed8 <Custom_Comm_Init+0x60>)
 8000e88:	4a14      	ldr	r2, [pc, #80]	@ (8000edc <Custom_Comm_Init+0x64>)
 8000e8a:	601a      	str	r2, [r3, #0]
	Custom_Comm.baudrate = baudrate; // Set the baud rate
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	4a12      	ldr	r2, [pc, #72]	@ (8000ed8 <Custom_Comm_Init+0x60>)
 8000e90:	6053      	str	r3, [r2, #4]
	Custom_Comm.mode = USART_Configuration.Mode.Asynchronous; // Asynchronous mode
 8000e92:	2201      	movs	r2, #1
 8000e94:	4b10      	ldr	r3, [pc, #64]	@ (8000ed8 <Custom_Comm_Init+0x60>)
 8000e96:	721a      	strb	r2, [r3, #8]
	Custom_Comm.stop_bits = USART_Configuration.Stop_Bits.Bit_1; // 1 stop bit
 8000e98:	2300      	movs	r3, #0
 8000e9a:	b2da      	uxtb	r2, r3
 8000e9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed8 <Custom_Comm_Init+0x60>)
 8000e9e:	741a      	strb	r2, [r3, #16]
	Custom_Comm.TX_Pin = UART4_TX_Pin.PC10; // TX pin is PC10
 8000ea0:	220a      	movs	r2, #10
 8000ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ed8 <Custom_Comm_Init+0x60>)
 8000ea4:	725a      	strb	r2, [r3, #9]
	Custom_Comm.RX_Pin = UART4_RX_Pin.PC11; // RX pin is PC11
 8000ea6:	220b      	movs	r2, #11
 8000ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed8 <Custom_Comm_Init+0x60>)
 8000eaa:	729a      	strb	r2, [r3, #10]
	Custom_Comm.interrupt = USART_Configuration.Interrupt_Type.IDLE_Enable; // Enable IDLE interrupt
 8000eac:	2310      	movs	r3, #16
 8000eae:	b2da      	uxtb	r2, r3
 8000eb0:	4b09      	ldr	r3, [pc, #36]	@ (8000ed8 <Custom_Comm_Init+0x60>)
 8000eb2:	739a      	strb	r2, [r3, #14]
	Custom_Comm.dma_enable = USART_Configuration.DMA_Enable.TX_Enable | USART_Configuration.DMA_Enable.RX_Enable; // Enable DMA for TX and RX
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	2302      	movs	r3, #2
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	b2da      	uxtb	r2, r3
 8000ebc:	4b06      	ldr	r3, [pc, #24]	@ (8000ed8 <Custom_Comm_Init+0x60>)
 8000ebe:	745a      	strb	r2, [r3, #17]
	Custom_Comm.ISR_Routines.Idle_Line_ISR = Custom_Console_IRQ;
 8000ec0:	4b05      	ldr	r3, [pc, #20]	@ (8000ed8 <Custom_Comm_Init+0x60>)
 8000ec2:	4a07      	ldr	r2, [pc, #28]	@ (8000ee0 <Custom_Comm_Init+0x68>)
 8000ec4:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
	// Initialize USART
	if (USART_Init(&Custom_Comm) != true) {}
 8000ec8:	4803      	ldr	r0, [pc, #12]	@ (8000ed8 <Custom_Comm_Init+0x60>)
 8000eca:	f003 fbad 	bl	8004628 <USART_Init>
}
 8000ece:	bf00      	nop
 8000ed0:	3708      	adds	r7, #8
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	2000042c 	.word	0x2000042c
 8000edc:	40004c00 	.word	0x40004c00
 8000ee0:	08000ded 	.word	0x08000ded

08000ee4 <Custom_Comm_Send>:


void Custom_Comm_Send(volatile uint8_t *buffer, size_t buffer_size) {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6039      	str	r1, [r7, #0]

	if(buffer_size == 1)
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	2b01      	cmp	r3, #1
 8000ef2:	d106      	bne.n	8000f02 <Custom_Comm_Send+0x1e>
	{
		USART_TX_Single_Byte(&Custom_Comm, buffer[0]);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	4619      	mov	r1, r3
 8000efc:	4806      	ldr	r0, [pc, #24]	@ (8000f18 <Custom_Comm_Send+0x34>)
 8000efe:	f004 fa27 	bl	8005350 <USART_TX_Single_Byte>
	}

	// Transmit the buffer using DMA
	USART_TX_Buffer(&Custom_Comm, (uint8_t *)&buffer[0], buffer_size);
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	b29b      	uxth	r3, r3
 8000f06:	461a      	mov	r2, r3
 8000f08:	6879      	ldr	r1, [r7, #4]
 8000f0a:	4803      	ldr	r0, [pc, #12]	@ (8000f18 <Custom_Comm_Send+0x34>)
 8000f0c:	f003 ffee 	bl	8004eec <USART_TX_Buffer>

}
 8000f10:	bf00      	nop
 8000f12:	3708      	adds	r7, #8
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	2000042c 	.word	0x2000042c

08000f1c <Custom_Comm_Receive>:


uint16_t Custom_Comm_Receive(volatile uint8_t *buffer)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b088      	sub	sp, #32
 8000f20:	af04      	add	r7, sp, #16
 8000f22:	6078      	str	r0, [r7, #4]
	int result;

	custom_rx_get_flag = 1; // Enable reception
 8000f24:	4b1c      	ldr	r3, [pc, #112]	@ (8000f98 <Custom_Comm_Receive+0x7c>)
 8000f26:	2201      	movs	r2, #1
 8000f28:	601a      	str	r2, [r3, #0]

	// Start DMA reception
	USART_RX_Buffer(&Custom_Comm, (uint8_t *)Custom_TRX_Buffer, Custom_RX_Buffer_Length, 0);
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000f30:	491a      	ldr	r1, [pc, #104]	@ (8000f9c <Custom_Comm_Receive+0x80>)
 8000f32:	481b      	ldr	r0, [pc, #108]	@ (8000fa0 <Custom_Comm_Receive+0x84>)
 8000f34:	f004 f8ea 	bl	800510c <USART_RX_Buffer>

	// Wait until data reception is complete
	while (custom_rx_flag == 0) {
 8000f38:	bf00      	nop
 8000f3a:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa4 <Custom_Comm_Receive+0x88>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d0fb      	beq.n	8000f3a <Custom_Comm_Receive+0x1e>
		// Wait loop
	}

	// Check for valid input length
	if (Custom_RX_Length < 2) {
 8000f42:	4b19      	ldr	r3, [pc, #100]	@ (8000fa8 <Custom_Comm_Receive+0x8c>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	2b01      	cmp	r3, #1
 8000f48:	dc08      	bgt.n	8000f5c <Custom_Comm_Receive+0x40>
		// Reset flags and return error
		custom_rx_get_flag = 0;
 8000f4a:	4b13      	ldr	r3, [pc, #76]	@ (8000f98 <Custom_Comm_Receive+0x7c>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]
		custom_rx_flag = 0;
 8000f50:	4b14      	ldr	r3, [pc, #80]	@ (8000fa4 <Custom_Comm_Receive+0x88>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	601a      	str	r2, [r3, #0]
		return -1;
 8000f56:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f5a:	e018      	b.n	8000f8e <Custom_Comm_Receive+0x72>
	}

	result = Custom_RX_Length;
 8000f5c:	4b12      	ldr	r3, [pc, #72]	@ (8000fa8 <Custom_Comm_Receive+0x8c>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	60fb      	str	r3, [r7, #12]

	DMA_Memory_To_Memory_Transfer(Custom_TRX_Buffer, 8,1,  buffer, 8, 1, Custom_RX_Length);
 8000f62:	4b11      	ldr	r3, [pc, #68]	@ (8000fa8 <Custom_Comm_Receive+0x8c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	b29b      	uxth	r3, r3
 8000f68:	9302      	str	r3, [sp, #8]
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	9301      	str	r3, [sp, #4]
 8000f6e:	2308      	movs	r3, #8
 8000f70:	9300      	str	r3, [sp, #0]
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	2201      	movs	r2, #1
 8000f76:	2108      	movs	r1, #8
 8000f78:	4808      	ldr	r0, [pc, #32]	@ (8000f9c <Custom_Comm_Receive+0x80>)
 8000f7a:	f001 feb5 	bl	8002ce8 <DMA_Memory_To_Memory_Transfer>

	custom_rx_get_flag = 0; // Indicates if the reception is active
 8000f7e:	4b06      	ldr	r3, [pc, #24]	@ (8000f98 <Custom_Comm_Receive+0x7c>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
	custom_rx_flag = 0;
 8000f84:	4b07      	ldr	r3, [pc, #28]	@ (8000fa4 <Custom_Comm_Receive+0x88>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	601a      	str	r2, [r3, #0]


	return result;
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	b29b      	uxth	r3, r3


}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3710      	adds	r7, #16
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	2000022c 	.word	0x2000022c
 8000f9c:	20000238 	.word	0x20000238
 8000fa0:	2000042c 	.word	0x2000042c
 8000fa4:	20000230 	.word	0x20000230
 8000fa8:	20000234 	.word	0x20000234

08000fac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	db0b      	blt.n	8000fd6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fbe:	79fb      	ldrb	r3, [r7, #7]
 8000fc0:	f003 021f 	and.w	r2, r3, #31
 8000fc4:	4907      	ldr	r1, [pc, #28]	@ (8000fe4 <__NVIC_EnableIRQ+0x38>)
 8000fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fca:	095b      	lsrs	r3, r3, #5
 8000fcc:	2001      	movs	r0, #1
 8000fce:	fa00 f202 	lsl.w	r2, r0, r2
 8000fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fd6:	bf00      	nop
 8000fd8:	370c      	adds	r7, #12
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	e000e100 	.word	0xe000e100

08000fe8 <DMA1_Stream0_IRQHandler>:
volatile uint32_t DMA_LISR = 0;
volatile uint32_t DMA_HISR = 0;


void DMA1_Stream0_IRQHandler(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
	DMA_LISR = DMA1 -> LISR;
 8000fec:	4b60      	ldr	r3, [pc, #384]	@ (8001170 <DMA1_Stream0_IRQHandler+0x188>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a60      	ldr	r2, [pc, #384]	@ (8001174 <DMA1_Stream0_IRQHandler+0x18c>)
 8000ff2:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF0)
 8000ff4:	4b5f      	ldr	r3, [pc, #380]	@ (8001174 <DMA1_Stream0_IRQHandler+0x18c>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f003 0301 	and.w	r3, r3, #1
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d015      	beq.n	800102c <DMA1_Stream0_IRQHandler+0x44>
	{

		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8001000:	4b5d      	ldr	r3, [pc, #372]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	69db      	ldr	r3, [r3, #28]
 8001006:	2280      	movs	r2, #128	@ 0x80
 8001008:	4013      	ands	r3, r2
 800100a:	2b00      	cmp	r3, #0
 800100c:	d00e      	beq.n	800102c <DMA1_Stream0_IRQHandler+0x44>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.FIFO_Error_ISR)
 800100e:	4b5a      	ldr	r3, [pc, #360]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001014:	2b00      	cmp	r3, #0
 8001016:	d009      	beq.n	800102c <DMA1_Stream0_IRQHandler+0x44>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8001018:	4b57      	ldr	r3, [pc, #348]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800101e:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CFEIF0;
 8001020:	4b53      	ldr	r3, [pc, #332]	@ (8001170 <DMA1_Stream0_IRQHandler+0x188>)
 8001022:	689b      	ldr	r3, [r3, #8]
 8001024:	4a52      	ldr	r2, [pc, #328]	@ (8001170 <DMA1_Stream0_IRQHandler+0x188>)
 8001026:	f043 0301 	orr.w	r3, r3, #1
 800102a:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF0)
 800102c:	4b51      	ldr	r3, [pc, #324]	@ (8001174 <DMA1_Stream0_IRQHandler+0x18c>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f003 0304 	and.w	r3, r3, #4
 8001034:	2b00      	cmp	r3, #0
 8001036:	d015      	beq.n	8001064 <DMA1_Stream0_IRQHandler+0x7c>
	{
		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8001038:	4b4f      	ldr	r3, [pc, #316]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	69db      	ldr	r3, [r3, #28]
 800103e:	2202      	movs	r2, #2
 8001040:	4013      	ands	r3, r2
 8001042:	2b00      	cmp	r3, #0
 8001044:	d00e      	beq.n	8001064 <DMA1_Stream0_IRQHandler+0x7c>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8001046:	4b4c      	ldr	r3, [pc, #304]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800104c:	2b00      	cmp	r3, #0
 800104e:	d009      	beq.n	8001064 <DMA1_Stream0_IRQHandler+0x7c>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001050:	4b49      	ldr	r3, [pc, #292]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001056:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF0;
 8001058:	4b45      	ldr	r3, [pc, #276]	@ (8001170 <DMA1_Stream0_IRQHandler+0x188>)
 800105a:	689b      	ldr	r3, [r3, #8]
 800105c:	4a44      	ldr	r2, [pc, #272]	@ (8001170 <DMA1_Stream0_IRQHandler+0x188>)
 800105e:	f043 0304 	orr.w	r3, r3, #4
 8001062:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF0)
 8001064:	4b43      	ldr	r3, [pc, #268]	@ (8001174 <DMA1_Stream0_IRQHandler+0x18c>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f003 0308 	and.w	r3, r3, #8
 800106c:	2b00      	cmp	r3, #0
 800106e:	d015      	beq.n	800109c <DMA1_Stream0_IRQHandler+0xb4>
	{
		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8001070:	4b41      	ldr	r3, [pc, #260]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	69db      	ldr	r3, [r3, #28]
 8001076:	2204      	movs	r2, #4
 8001078:	4013      	ands	r3, r2
 800107a:	2b00      	cmp	r3, #0
 800107c:	d00e      	beq.n	800109c <DMA1_Stream0_IRQHandler+0xb4>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.Transfer_Error_ISR)
 800107e:	4b3e      	ldr	r3, [pc, #248]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001084:	2b00      	cmp	r3, #0
 8001086:	d009      	beq.n	800109c <DMA1_Stream0_IRQHandler+0xb4>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8001088:	4b3b      	ldr	r3, [pc, #236]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800108e:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTEIF0;
 8001090:	4b37      	ldr	r3, [pc, #220]	@ (8001170 <DMA1_Stream0_IRQHandler+0x188>)
 8001092:	689b      	ldr	r3, [r3, #8]
 8001094:	4a36      	ldr	r2, [pc, #216]	@ (8001170 <DMA1_Stream0_IRQHandler+0x188>)
 8001096:	f043 0308 	orr.w	r3, r3, #8
 800109a:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF0)
 800109c:	4b35      	ldr	r3, [pc, #212]	@ (8001174 <DMA1_Stream0_IRQHandler+0x18c>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f003 0310 	and.w	r3, r3, #16
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d02d      	beq.n	8001104 <DMA1_Stream0_IRQHandler+0x11c>
	{
		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 80010a8:	4b33      	ldr	r3, [pc, #204]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	69db      	ldr	r3, [r3, #28]
 80010ae:	2208      	movs	r2, #8
 80010b0:	4013      	ands	r3, r2
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d026      	beq.n	8001104 <DMA1_Stream0_IRQHandler+0x11c>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 80010b6:	4b30      	ldr	r3, [pc, #192]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d021      	beq.n	8001104 <DMA1_Stream0_IRQHandler+0x11c>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80010c0:	4b2d      	ldr	r3, [pc, #180]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010c6:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CHTIF0;
 80010c8:	4b29      	ldr	r3, [pc, #164]	@ (8001170 <DMA1_Stream0_IRQHandler+0x188>)
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	4a28      	ldr	r2, [pc, #160]	@ (8001170 <DMA1_Stream0_IRQHandler+0x188>)
 80010ce:	f043 0310 	orr.w	r3, r3, #16
 80010d2:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream0_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80010d4:	4b28      	ldr	r3, [pc, #160]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80010da:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80010de:	4293      	cmp	r3, r2
 80010e0:	d110      	bne.n	8001104 <DMA1_Stream0_IRQHandler+0x11c>
				{
					if((__DMA1_Stream0_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80010e2:	4b25      	ldr	r3, [pc, #148]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d004      	beq.n	80010fc <DMA1_Stream0_IRQHandler+0x114>
					{
						__DMA1_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80010f2:	4b21      	ldr	r3, [pc, #132]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80010f8:	4798      	blx	r3
 80010fa:	e003      	b.n	8001104 <DMA1_Stream0_IRQHandler+0x11c>
					}
					else
					{
						__DMA1_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80010fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001102:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF0)
 8001104:	4b1b      	ldr	r3, [pc, #108]	@ (8001174 <DMA1_Stream0_IRQHandler+0x18c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f003 0320 	and.w	r3, r3, #32
 800110c:	2b00      	cmp	r3, #0
 800110e:	d02d      	beq.n	800116c <DMA1_Stream0_IRQHandler+0x184>
	{
		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 8001110:	4b19      	ldr	r3, [pc, #100]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	69db      	ldr	r3, [r3, #28]
 8001116:	2210      	movs	r2, #16
 8001118:	4013      	ands	r3, r2
 800111a:	2b00      	cmp	r3, #0
 800111c:	d026      	beq.n	800116c <DMA1_Stream0_IRQHandler+0x184>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 800111e:	4b16      	ldr	r3, [pc, #88]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001124:	2b00      	cmp	r3, #0
 8001126:	d021      	beq.n	800116c <DMA1_Stream0_IRQHandler+0x184>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8001128:	4b13      	ldr	r3, [pc, #76]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112e:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTCIF0;
 8001130:	4b0f      	ldr	r3, [pc, #60]	@ (8001170 <DMA1_Stream0_IRQHandler+0x188>)
 8001132:	689b      	ldr	r3, [r3, #8]
 8001134:	4a0e      	ldr	r2, [pc, #56]	@ (8001170 <DMA1_Stream0_IRQHandler+0x188>)
 8001136:	f043 0320 	orr.w	r3, r3, #32
 800113a:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream0_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 800113c:	4b0e      	ldr	r3, [pc, #56]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001142:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001146:	4293      	cmp	r3, r2
 8001148:	d110      	bne.n	800116c <DMA1_Stream0_IRQHandler+0x184>
				{
					if((__DMA1_Stream0_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800114a:	4b0b      	ldr	r3, [pc, #44]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001156:	2b00      	cmp	r3, #0
 8001158:	d004      	beq.n	8001164 <DMA1_Stream0_IRQHandler+0x17c>
					{
						__DMA1_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800115a:	4b07      	ldr	r3, [pc, #28]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001160:	4798      	blx	r3
				}
			}
		}

	}
}
 8001162:	e003      	b.n	800116c <DMA1_Stream0_IRQHandler+0x184>
						__DMA1_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001164:	4b04      	ldr	r3, [pc, #16]	@ (8001178 <DMA1_Stream0_IRQHandler+0x190>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800116a:	4798      	blx	r3
}
 800116c:	bf00      	nop
 800116e:	bd80      	pop	{r7, pc}
 8001170:	40026000 	.word	0x40026000
 8001174:	20000550 	.word	0x20000550
 8001178:	20000510 	.word	0x20000510

0800117c <DMA1_Stream1_IRQHandler>:

void DMA1_Stream1_IRQHandler(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
	DMA_LISR = DMA1 -> LISR;
 8001180:	4b60      	ldr	r3, [pc, #384]	@ (8001304 <DMA1_Stream1_IRQHandler+0x188>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a60      	ldr	r2, [pc, #384]	@ (8001308 <DMA1_Stream1_IRQHandler+0x18c>)
 8001186:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF1)
 8001188:	4b5f      	ldr	r3, [pc, #380]	@ (8001308 <DMA1_Stream1_IRQHandler+0x18c>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001190:	2b00      	cmp	r3, #0
 8001192:	d015      	beq.n	80011c0 <DMA1_Stream1_IRQHandler+0x44>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8001194:	4b5d      	ldr	r3, [pc, #372]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	69db      	ldr	r3, [r3, #28]
 800119a:	2280      	movs	r2, #128	@ 0x80
 800119c:	4013      	ands	r3, r2
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d00e      	beq.n	80011c0 <DMA1_Stream1_IRQHandler+0x44>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.FIFO_Error_ISR)
 80011a2:	4b5a      	ldr	r3, [pc, #360]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d009      	beq.n	80011c0 <DMA1_Stream1_IRQHandler+0x44>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.FIFO_Error_ISR();
 80011ac:	4b57      	ldr	r3, [pc, #348]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011b2:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CFEIF1;
 80011b4:	4b53      	ldr	r3, [pc, #332]	@ (8001304 <DMA1_Stream1_IRQHandler+0x188>)
 80011b6:	689b      	ldr	r3, [r3, #8]
 80011b8:	4a52      	ldr	r2, [pc, #328]	@ (8001304 <DMA1_Stream1_IRQHandler+0x188>)
 80011ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011be:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF1)
 80011c0:	4b51      	ldr	r3, [pc, #324]	@ (8001308 <DMA1_Stream1_IRQHandler+0x18c>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d015      	beq.n	80011f8 <DMA1_Stream1_IRQHandler+0x7c>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 80011cc:	4b4f      	ldr	r3, [pc, #316]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	69db      	ldr	r3, [r3, #28]
 80011d2:	2202      	movs	r2, #2
 80011d4:	4013      	ands	r3, r2
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d00e      	beq.n	80011f8 <DMA1_Stream1_IRQHandler+0x7c>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 80011da:	4b4c      	ldr	r3, [pc, #304]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d009      	beq.n	80011f8 <DMA1_Stream1_IRQHandler+0x7c>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 80011e4:	4b49      	ldr	r3, [pc, #292]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ea:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF1;
 80011ec:	4b45      	ldr	r3, [pc, #276]	@ (8001304 <DMA1_Stream1_IRQHandler+0x188>)
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	4a44      	ldr	r2, [pc, #272]	@ (8001304 <DMA1_Stream1_IRQHandler+0x188>)
 80011f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011f6:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF1)
 80011f8:	4b43      	ldr	r3, [pc, #268]	@ (8001308 <DMA1_Stream1_IRQHandler+0x18c>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001200:	2b00      	cmp	r3, #0
 8001202:	d015      	beq.n	8001230 <DMA1_Stream1_IRQHandler+0xb4>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8001204:	4b41      	ldr	r3, [pc, #260]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	69db      	ldr	r3, [r3, #28]
 800120a:	2204      	movs	r2, #4
 800120c:	4013      	ands	r3, r2
 800120e:	2b00      	cmp	r3, #0
 8001210:	d00e      	beq.n	8001230 <DMA1_Stream1_IRQHandler+0xb4>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001212:	4b3e      	ldr	r3, [pc, #248]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001218:	2b00      	cmp	r3, #0
 800121a:	d009      	beq.n	8001230 <DMA1_Stream1_IRQHandler+0xb4>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.Transfer_Error_ISR();
 800121c:	4b3b      	ldr	r3, [pc, #236]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001222:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTEIF1;
 8001224:	4b37      	ldr	r3, [pc, #220]	@ (8001304 <DMA1_Stream1_IRQHandler+0x188>)
 8001226:	689b      	ldr	r3, [r3, #8]
 8001228:	4a36      	ldr	r2, [pc, #216]	@ (8001304 <DMA1_Stream1_IRQHandler+0x188>)
 800122a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800122e:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF1)
 8001230:	4b35      	ldr	r3, [pc, #212]	@ (8001308 <DMA1_Stream1_IRQHandler+0x18c>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001238:	2b00      	cmp	r3, #0
 800123a:	d02d      	beq.n	8001298 <DMA1_Stream1_IRQHandler+0x11c>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 800123c:	4b33      	ldr	r3, [pc, #204]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	69db      	ldr	r3, [r3, #28]
 8001242:	2208      	movs	r2, #8
 8001244:	4013      	ands	r3, r2
 8001246:	2b00      	cmp	r3, #0
 8001248:	d026      	beq.n	8001298 <DMA1_Stream1_IRQHandler+0x11c>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 800124a:	4b30      	ldr	r3, [pc, #192]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001250:	2b00      	cmp	r3, #0
 8001252:	d021      	beq.n	8001298 <DMA1_Stream1_IRQHandler+0x11c>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001254:	4b2d      	ldr	r3, [pc, #180]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800125a:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CHTIF1;
 800125c:	4b29      	ldr	r3, [pc, #164]	@ (8001304 <DMA1_Stream1_IRQHandler+0x188>)
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	4a28      	ldr	r2, [pc, #160]	@ (8001304 <DMA1_Stream1_IRQHandler+0x188>)
 8001262:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001266:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream1_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001268:	4b28      	ldr	r3, [pc, #160]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800126e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001272:	4293      	cmp	r3, r2
 8001274:	d110      	bne.n	8001298 <DMA1_Stream1_IRQHandler+0x11c>
				{
					if((__DMA1_Stream1_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001276:	4b25      	ldr	r3, [pc, #148]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001282:	2b00      	cmp	r3, #0
 8001284:	d004      	beq.n	8001290 <DMA1_Stream1_IRQHandler+0x114>
					{
						__DMA1_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001286:	4b21      	ldr	r3, [pc, #132]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800128c:	4798      	blx	r3
 800128e:	e003      	b.n	8001298 <DMA1_Stream1_IRQHandler+0x11c>
					}
					else
					{
						__DMA1_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001290:	4b1e      	ldr	r3, [pc, #120]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001296:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF1)
 8001298:	4b1b      	ldr	r3, [pc, #108]	@ (8001308 <DMA1_Stream1_IRQHandler+0x18c>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d02d      	beq.n	8001300 <DMA1_Stream1_IRQHandler+0x184>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 80012a4:	4b19      	ldr	r3, [pc, #100]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	69db      	ldr	r3, [r3, #28]
 80012aa:	2210      	movs	r2, #16
 80012ac:	4013      	ands	r3, r2
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d026      	beq.n	8001300 <DMA1_Stream1_IRQHandler+0x184>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 80012b2:	4b16      	ldr	r3, [pc, #88]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d021      	beq.n	8001300 <DMA1_Stream1_IRQHandler+0x184>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 80012bc:	4b13      	ldr	r3, [pc, #76]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012c2:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTCIF1;
 80012c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001304 <DMA1_Stream1_IRQHandler+0x188>)
 80012c6:	689b      	ldr	r3, [r3, #8]
 80012c8:	4a0e      	ldr	r2, [pc, #56]	@ (8001304 <DMA1_Stream1_IRQHandler+0x188>)
 80012ca:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80012ce:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream1_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80012d0:	4b0e      	ldr	r3, [pc, #56]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80012d6:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80012da:	4293      	cmp	r3, r2
 80012dc:	d110      	bne.n	8001300 <DMA1_Stream1_IRQHandler+0x184>
				{
					if((__DMA1_Stream1_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80012de:	4b0b      	ldr	r3, [pc, #44]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d004      	beq.n	80012f8 <DMA1_Stream1_IRQHandler+0x17c>
					{
						__DMA1_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80012ee:	4b07      	ldr	r3, [pc, #28]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80012f4:	4798      	blx	r3
					}
				}
			}
		}
	}
}
 80012f6:	e003      	b.n	8001300 <DMA1_Stream1_IRQHandler+0x184>
						__DMA1_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80012f8:	4b04      	ldr	r3, [pc, #16]	@ (800130c <DMA1_Stream1_IRQHandler+0x190>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012fe:	4798      	blx	r3
}
 8001300:	bf00      	nop
 8001302:	bd80      	pop	{r7, pc}
 8001304:	40026000 	.word	0x40026000
 8001308:	20000550 	.word	0x20000550
 800130c:	20000514 	.word	0x20000514

08001310 <DMA1_Stream2_IRQHandler>:


void DMA1_Stream2_IRQHandler(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
	DMA_LISR = DMA1 -> LISR;
 8001314:	4b64      	ldr	r3, [pc, #400]	@ (80014a8 <DMA1_Stream2_IRQHandler+0x198>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a64      	ldr	r2, [pc, #400]	@ (80014ac <DMA1_Stream2_IRQHandler+0x19c>)
 800131a:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF2)
 800131c:	4b63      	ldr	r3, [pc, #396]	@ (80014ac <DMA1_Stream2_IRQHandler+0x19c>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001324:	2b00      	cmp	r3, #0
 8001326:	d015      	beq.n	8001354 <DMA1_Stream2_IRQHandler+0x44>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8001328:	4b61      	ldr	r3, [pc, #388]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	69db      	ldr	r3, [r3, #28]
 800132e:	2280      	movs	r2, #128	@ 0x80
 8001330:	4013      	ands	r3, r2
 8001332:	2b00      	cmp	r3, #0
 8001334:	d00e      	beq.n	8001354 <DMA1_Stream2_IRQHandler+0x44>
		{
			if (__DMA1_Stream2_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8001336:	4b5e      	ldr	r3, [pc, #376]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800133c:	2b00      	cmp	r3, #0
 800133e:	d009      	beq.n	8001354 <DMA1_Stream2_IRQHandler+0x44>
			{
				__DMA1_Stream2_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8001340:	4b5b      	ldr	r3, [pc, #364]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001346:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CFEIF2;
 8001348:	4b57      	ldr	r3, [pc, #348]	@ (80014a8 <DMA1_Stream2_IRQHandler+0x198>)
 800134a:	689b      	ldr	r3, [r3, #8]
 800134c:	4a56      	ldr	r2, [pc, #344]	@ (80014a8 <DMA1_Stream2_IRQHandler+0x198>)
 800134e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001352:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF2)
 8001354:	4b55      	ldr	r3, [pc, #340]	@ (80014ac <DMA1_Stream2_IRQHandler+0x19c>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800135c:	2b00      	cmp	r3, #0
 800135e:	d015      	beq.n	800138c <DMA1_Stream2_IRQHandler+0x7c>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8001360:	4b53      	ldr	r3, [pc, #332]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	69db      	ldr	r3, [r3, #28]
 8001366:	2202      	movs	r2, #2
 8001368:	4013      	ands	r3, r2
 800136a:	2b00      	cmp	r3, #0
 800136c:	d00e      	beq.n	800138c <DMA1_Stream2_IRQHandler+0x7c>
		{
			if (__DMA1_Stream2_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 800136e:	4b50      	ldr	r3, [pc, #320]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001374:	2b00      	cmp	r3, #0
 8001376:	d009      	beq.n	800138c <DMA1_Stream2_IRQHandler+0x7c>
			{
				__DMA1_Stream2_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001378:	4b4d      	ldr	r3, [pc, #308]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800137e:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF2;
 8001380:	4b49      	ldr	r3, [pc, #292]	@ (80014a8 <DMA1_Stream2_IRQHandler+0x198>)
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	4a48      	ldr	r2, [pc, #288]	@ (80014a8 <DMA1_Stream2_IRQHandler+0x198>)
 8001386:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800138a:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF2)
 800138c:	4b47      	ldr	r3, [pc, #284]	@ (80014ac <DMA1_Stream2_IRQHandler+0x19c>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001394:	2b00      	cmp	r3, #0
 8001396:	d01c      	beq.n	80013d2 <DMA1_Stream2_IRQHandler+0xc2>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8001398:	4b45      	ldr	r3, [pc, #276]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	69db      	ldr	r3, [r3, #28]
 800139e:	2204      	movs	r2, #4
 80013a0:	4013      	ands	r3, r2
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d015      	beq.n	80013d2 <DMA1_Stream2_IRQHandler+0xc2>
		{
			if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 80013a6:	4b42      	ldr	r3, [pc, #264]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	69db      	ldr	r3, [r3, #28]
 80013ac:	2204      	movs	r2, #4
 80013ae:	4013      	ands	r3, r2
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d00e      	beq.n	80013d2 <DMA1_Stream2_IRQHandler+0xc2>
			{
				if (__DMA1_Stream2_Config__ -> ISR_Routines.Transfer_Error_ISR)
 80013b4:	4b3e      	ldr	r3, [pc, #248]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d009      	beq.n	80013d2 <DMA1_Stream2_IRQHandler+0xc2>
				{
					__DMA1_Stream2_Config__ ->ISR_Routines.Transfer_Error_ISR();
 80013be:	4b3c      	ldr	r3, [pc, #240]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013c4:	4798      	blx	r3
					DMA1 -> LIFCR |= DMA_LIFCR_CTEIF2;
 80013c6:	4b38      	ldr	r3, [pc, #224]	@ (80014a8 <DMA1_Stream2_IRQHandler+0x198>)
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	4a37      	ldr	r2, [pc, #220]	@ (80014a8 <DMA1_Stream2_IRQHandler+0x198>)
 80013cc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80013d0:	6093      	str	r3, [r2, #8]
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF2)
 80013d2:	4b36      	ldr	r3, [pc, #216]	@ (80014ac <DMA1_Stream2_IRQHandler+0x19c>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d02d      	beq.n	800143a <DMA1_Stream2_IRQHandler+0x12a>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 80013de:	4b34      	ldr	r3, [pc, #208]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	69db      	ldr	r3, [r3, #28]
 80013e4:	2208      	movs	r2, #8
 80013e6:	4013      	ands	r3, r2
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d026      	beq.n	800143a <DMA1_Stream2_IRQHandler+0x12a>
		{
			if (__DMA1_Stream2_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 80013ec:	4b30      	ldr	r3, [pc, #192]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d021      	beq.n	800143a <DMA1_Stream2_IRQHandler+0x12a>
			{
				__DMA1_Stream2_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80013f6:	4b2e      	ldr	r3, [pc, #184]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80013fc:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CHTIF2;
 80013fe:	4b2a      	ldr	r3, [pc, #168]	@ (80014a8 <DMA1_Stream2_IRQHandler+0x198>)
 8001400:	689b      	ldr	r3, [r3, #8]
 8001402:	4a29      	ldr	r2, [pc, #164]	@ (80014a8 <DMA1_Stream2_IRQHandler+0x198>)
 8001404:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001408:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream2_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 800140a:	4b29      	ldr	r3, [pc, #164]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001410:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001414:	4293      	cmp	r3, r2
 8001416:	d110      	bne.n	800143a <DMA1_Stream2_IRQHandler+0x12a>
				{
					if((__DMA1_Stream2_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001418:	4b25      	ldr	r3, [pc, #148]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001424:	2b00      	cmp	r3, #0
 8001426:	d004      	beq.n	8001432 <DMA1_Stream2_IRQHandler+0x122>
					{
						__DMA1_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001428:	4b21      	ldr	r3, [pc, #132]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800142e:	4798      	blx	r3
 8001430:	e003      	b.n	800143a <DMA1_Stream2_IRQHandler+0x12a>
					}
					else
					{
						__DMA1_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001432:	4b1f      	ldr	r3, [pc, #124]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001438:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF2)
 800143a:	4b1c      	ldr	r3, [pc, #112]	@ (80014ac <DMA1_Stream2_IRQHandler+0x19c>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001442:	2b00      	cmp	r3, #0
 8001444:	d02d      	beq.n	80014a2 <DMA1_Stream2_IRQHandler+0x192>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 8001446:	4b1a      	ldr	r3, [pc, #104]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	69db      	ldr	r3, [r3, #28]
 800144c:	2210      	movs	r2, #16
 800144e:	4013      	ands	r3, r2
 8001450:	2b00      	cmp	r3, #0
 8001452:	d026      	beq.n	80014a2 <DMA1_Stream2_IRQHandler+0x192>
		{
			if (__DMA1_Stream2_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001454:	4b16      	ldr	r3, [pc, #88]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800145a:	2b00      	cmp	r3, #0
 800145c:	d021      	beq.n	80014a2 <DMA1_Stream2_IRQHandler+0x192>
			{
				__DMA1_Stream2_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 800145e:	4b14      	ldr	r3, [pc, #80]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001464:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTCIF2;
 8001466:	4b10      	ldr	r3, [pc, #64]	@ (80014a8 <DMA1_Stream2_IRQHandler+0x198>)
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	4a0f      	ldr	r2, [pc, #60]	@ (80014a8 <DMA1_Stream2_IRQHandler+0x198>)
 800146c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001470:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream2_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001472:	4b0f      	ldr	r3, [pc, #60]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001478:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800147c:	4293      	cmp	r3, r2
 800147e:	d110      	bne.n	80014a2 <DMA1_Stream2_IRQHandler+0x192>
				{
					if((__DMA1_Stream2_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001480:	4b0b      	ldr	r3, [pc, #44]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800148c:	2b00      	cmp	r3, #0
 800148e:	d004      	beq.n	800149a <DMA1_Stream2_IRQHandler+0x18a>
					{
						__DMA1_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001490:	4b07      	ldr	r3, [pc, #28]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001496:	4798      	blx	r3
					}
				}
			}
		}
	}
}
 8001498:	e003      	b.n	80014a2 <DMA1_Stream2_IRQHandler+0x192>
						__DMA1_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 800149a:	4b05      	ldr	r3, [pc, #20]	@ (80014b0 <DMA1_Stream2_IRQHandler+0x1a0>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014a0:	4798      	blx	r3
}
 80014a2:	bf00      	nop
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	40026000 	.word	0x40026000
 80014ac:	20000550 	.word	0x20000550
 80014b0:	20000518 	.word	0x20000518

080014b4 <DMA1_Stream3_IRQHandler>:

void DMA1_Stream3_IRQHandler(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
	DMA_LISR = DMA1 -> LISR;
 80014b8:	4b60      	ldr	r3, [pc, #384]	@ (800163c <DMA1_Stream3_IRQHandler+0x188>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a60      	ldr	r2, [pc, #384]	@ (8001640 <DMA1_Stream3_IRQHandler+0x18c>)
 80014be:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF3)
 80014c0:	4b5f      	ldr	r3, [pc, #380]	@ (8001640 <DMA1_Stream3_IRQHandler+0x18c>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d015      	beq.n	80014f8 <DMA1_Stream3_IRQHandler+0x44>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 80014cc:	4b5d      	ldr	r3, [pc, #372]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	69db      	ldr	r3, [r3, #28]
 80014d2:	2280      	movs	r2, #128	@ 0x80
 80014d4:	4013      	ands	r3, r2
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d00e      	beq.n	80014f8 <DMA1_Stream3_IRQHandler+0x44>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.FIFO_Error_ISR)
 80014da:	4b5a      	ldr	r3, [pc, #360]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d009      	beq.n	80014f8 <DMA1_Stream3_IRQHandler+0x44>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.FIFO_Error_ISR();
 80014e4:	4b57      	ldr	r3, [pc, #348]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014ea:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CFEIF3;
 80014ec:	4b53      	ldr	r3, [pc, #332]	@ (800163c <DMA1_Stream3_IRQHandler+0x188>)
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	4a52      	ldr	r2, [pc, #328]	@ (800163c <DMA1_Stream3_IRQHandler+0x188>)
 80014f2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014f6:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_DMEIF3)
 80014f8:	4b51      	ldr	r3, [pc, #324]	@ (8001640 <DMA1_Stream3_IRQHandler+0x18c>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001500:	2b00      	cmp	r3, #0
 8001502:	d015      	beq.n	8001530 <DMA1_Stream3_IRQHandler+0x7c>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8001504:	4b4f      	ldr	r3, [pc, #316]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	69db      	ldr	r3, [r3, #28]
 800150a:	2202      	movs	r2, #2
 800150c:	4013      	ands	r3, r2
 800150e:	2b00      	cmp	r3, #0
 8001510:	d00e      	beq.n	8001530 <DMA1_Stream3_IRQHandler+0x7c>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8001512:	4b4c      	ldr	r3, [pc, #304]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001518:	2b00      	cmp	r3, #0
 800151a:	d009      	beq.n	8001530 <DMA1_Stream3_IRQHandler+0x7c>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 800151c:	4b49      	ldr	r3, [pc, #292]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001522:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF3;
 8001524:	4b45      	ldr	r3, [pc, #276]	@ (800163c <DMA1_Stream3_IRQHandler+0x188>)
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	4a44      	ldr	r2, [pc, #272]	@ (800163c <DMA1_Stream3_IRQHandler+0x188>)
 800152a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800152e:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_TEIF3)
 8001530:	4b43      	ldr	r3, [pc, #268]	@ (8001640 <DMA1_Stream3_IRQHandler+0x18c>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001538:	2b00      	cmp	r3, #0
 800153a:	d015      	beq.n	8001568 <DMA1_Stream3_IRQHandler+0xb4>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 800153c:	4b41      	ldr	r3, [pc, #260]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	69db      	ldr	r3, [r3, #28]
 8001542:	2204      	movs	r2, #4
 8001544:	4013      	ands	r3, r2
 8001546:	2b00      	cmp	r3, #0
 8001548:	d00e      	beq.n	8001568 <DMA1_Stream3_IRQHandler+0xb4>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.Transfer_Error_ISR)
 800154a:	4b3e      	ldr	r3, [pc, #248]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001550:	2b00      	cmp	r3, #0
 8001552:	d009      	beq.n	8001568 <DMA1_Stream3_IRQHandler+0xb4>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8001554:	4b3b      	ldr	r3, [pc, #236]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800155a:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTEIF3;
 800155c:	4b37      	ldr	r3, [pc, #220]	@ (800163c <DMA1_Stream3_IRQHandler+0x188>)
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	4a36      	ldr	r2, [pc, #216]	@ (800163c <DMA1_Stream3_IRQHandler+0x188>)
 8001562:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001566:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF3)
 8001568:	4b35      	ldr	r3, [pc, #212]	@ (8001640 <DMA1_Stream3_IRQHandler+0x18c>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001570:	2b00      	cmp	r3, #0
 8001572:	d02d      	beq.n	80015d0 <DMA1_Stream3_IRQHandler+0x11c>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 8001574:	4b33      	ldr	r3, [pc, #204]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	2208      	movs	r2, #8
 800157c:	4013      	ands	r3, r2
 800157e:	2b00      	cmp	r3, #0
 8001580:	d026      	beq.n	80015d0 <DMA1_Stream3_IRQHandler+0x11c>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8001582:	4b30      	ldr	r3, [pc, #192]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001588:	2b00      	cmp	r3, #0
 800158a:	d021      	beq.n	80015d0 <DMA1_Stream3_IRQHandler+0x11c>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 800158c:	4b2d      	ldr	r3, [pc, #180]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001592:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CHTIF3;
 8001594:	4b29      	ldr	r3, [pc, #164]	@ (800163c <DMA1_Stream3_IRQHandler+0x188>)
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	4a28      	ldr	r2, [pc, #160]	@ (800163c <DMA1_Stream3_IRQHandler+0x188>)
 800159a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800159e:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream3_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80015a0:	4b28      	ldr	r3, [pc, #160]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015a6:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d110      	bne.n	80015d0 <DMA1_Stream3_IRQHandler+0x11c>
				{
					if((__DMA1_Stream3_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80015ae:	4b25      	ldr	r3, [pc, #148]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d004      	beq.n	80015c8 <DMA1_Stream3_IRQHandler+0x114>
					{
						__DMA1_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80015be:	4b21      	ldr	r3, [pc, #132]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80015c4:	4798      	blx	r3
 80015c6:	e003      	b.n	80015d0 <DMA1_Stream3_IRQHandler+0x11c>
					}
					else
					{
						__DMA1_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80015c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015ce:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF3)
 80015d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001640 <DMA1_Stream3_IRQHandler+0x18c>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d02d      	beq.n	8001638 <DMA1_Stream3_IRQHandler+0x184>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 80015dc:	4b19      	ldr	r3, [pc, #100]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	69db      	ldr	r3, [r3, #28]
 80015e2:	2210      	movs	r2, #16
 80015e4:	4013      	ands	r3, r2
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d026      	beq.n	8001638 <DMA1_Stream3_IRQHandler+0x184>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 80015ea:	4b16      	ldr	r3, [pc, #88]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d021      	beq.n	8001638 <DMA1_Stream3_IRQHandler+0x184>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 80015f4:	4b13      	ldr	r3, [pc, #76]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015fa:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTCIF3;
 80015fc:	4b0f      	ldr	r3, [pc, #60]	@ (800163c <DMA1_Stream3_IRQHandler+0x188>)
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	4a0e      	ldr	r2, [pc, #56]	@ (800163c <DMA1_Stream3_IRQHandler+0x188>)
 8001602:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001606:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream3_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001608:	4b0e      	ldr	r3, [pc, #56]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800160e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001612:	4293      	cmp	r3, r2
 8001614:	d110      	bne.n	8001638 <DMA1_Stream3_IRQHandler+0x184>
				{
					if((__DMA1_Stream3_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001616:	4b0b      	ldr	r3, [pc, #44]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001622:	2b00      	cmp	r3, #0
 8001624:	d004      	beq.n	8001630 <DMA1_Stream3_IRQHandler+0x17c>
					{
						__DMA1_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001626:	4b07      	ldr	r3, [pc, #28]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800162c:	4798      	blx	r3
					}
				}
			}
		}
	}
}
 800162e:	e003      	b.n	8001638 <DMA1_Stream3_IRQHandler+0x184>
						__DMA1_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001630:	4b04      	ldr	r3, [pc, #16]	@ (8001644 <DMA1_Stream3_IRQHandler+0x190>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001636:	4798      	blx	r3
}
 8001638:	bf00      	nop
 800163a:	bd80      	pop	{r7, pc}
 800163c:	40026000 	.word	0x40026000
 8001640:	20000550 	.word	0x20000550
 8001644:	2000051c 	.word	0x2000051c

08001648 <DMA1_Stream4_IRQHandler>:

void DMA1_Stream4_IRQHandler(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
	DMA_HISR = DMA1 -> HISR;
 800164c:	4b4f      	ldr	r3, [pc, #316]	@ (800178c <DMA1_Stream4_IRQHandler+0x144>)
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	4a4f      	ldr	r2, [pc, #316]	@ (8001790 <DMA1_Stream4_IRQHandler+0x148>)
 8001652:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF4)
 8001654:	4b4e      	ldr	r3, [pc, #312]	@ (8001790 <DMA1_Stream4_IRQHandler+0x148>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f003 0301 	and.w	r3, r3, #1
 800165c:	2b00      	cmp	r3, #0
 800165e:	d00e      	beq.n	800167e <DMA1_Stream4_IRQHandler+0x36>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8001660:	4b4c      	ldr	r3, [pc, #304]	@ (8001794 <DMA1_Stream4_IRQHandler+0x14c>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001666:	2b00      	cmp	r3, #0
 8001668:	d009      	beq.n	800167e <DMA1_Stream4_IRQHandler+0x36>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.FIFO_Error_ISR();
 800166a:	4b4a      	ldr	r3, [pc, #296]	@ (8001794 <DMA1_Stream4_IRQHandler+0x14c>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001670:	4798      	blx	r3
			DMA1 -> LIFCR |= DMA_HIFCR_CFEIF5;
 8001672:	4b46      	ldr	r3, [pc, #280]	@ (800178c <DMA1_Stream4_IRQHandler+0x144>)
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	4a45      	ldr	r2, [pc, #276]	@ (800178c <DMA1_Stream4_IRQHandler+0x144>)
 8001678:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800167c:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF4)
 800167e:	4b44      	ldr	r3, [pc, #272]	@ (8001790 <DMA1_Stream4_IRQHandler+0x148>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f003 0304 	and.w	r3, r3, #4
 8001686:	2b00      	cmp	r3, #0
 8001688:	d00e      	beq.n	80016a8 <DMA1_Stream4_IRQHandler+0x60>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 800168a:	4b42      	ldr	r3, [pc, #264]	@ (8001794 <DMA1_Stream4_IRQHandler+0x14c>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001690:	2b00      	cmp	r3, #0
 8001692:	d009      	beq.n	80016a8 <DMA1_Stream4_IRQHandler+0x60>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001694:	4b3f      	ldr	r3, [pc, #252]	@ (8001794 <DMA1_Stream4_IRQHandler+0x14c>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800169a:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF4;
 800169c:	4b3b      	ldr	r3, [pc, #236]	@ (800178c <DMA1_Stream4_IRQHandler+0x144>)
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	4a3a      	ldr	r2, [pc, #232]	@ (800178c <DMA1_Stream4_IRQHandler+0x144>)
 80016a2:	f043 0304 	orr.w	r3, r3, #4
 80016a6:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF4)
 80016a8:	4b39      	ldr	r3, [pc, #228]	@ (8001790 <DMA1_Stream4_IRQHandler+0x148>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f003 0308 	and.w	r3, r3, #8
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d00e      	beq.n	80016d2 <DMA1_Stream4_IRQHandler+0x8a>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.Transfer_Error_ISR)
 80016b4:	4b37      	ldr	r3, [pc, #220]	@ (8001794 <DMA1_Stream4_IRQHandler+0x14c>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d009      	beq.n	80016d2 <DMA1_Stream4_IRQHandler+0x8a>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.Transfer_Error_ISR();
 80016be:	4b35      	ldr	r3, [pc, #212]	@ (8001794 <DMA1_Stream4_IRQHandler+0x14c>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016c4:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTEIF4;
 80016c6:	4b31      	ldr	r3, [pc, #196]	@ (800178c <DMA1_Stream4_IRQHandler+0x144>)
 80016c8:	68db      	ldr	r3, [r3, #12]
 80016ca:	4a30      	ldr	r2, [pc, #192]	@ (800178c <DMA1_Stream4_IRQHandler+0x144>)
 80016cc:	f043 0308 	orr.w	r3, r3, #8
 80016d0:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF4)
 80016d2:	4b2f      	ldr	r3, [pc, #188]	@ (8001790 <DMA1_Stream4_IRQHandler+0x148>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 0310 	and.w	r3, r3, #16
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d026      	beq.n	800172c <DMA1_Stream4_IRQHandler+0xe4>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 80016de:	4b2d      	ldr	r3, [pc, #180]	@ (8001794 <DMA1_Stream4_IRQHandler+0x14c>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d021      	beq.n	800172c <DMA1_Stream4_IRQHandler+0xe4>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80016e8:	4b2a      	ldr	r3, [pc, #168]	@ (8001794 <DMA1_Stream4_IRQHandler+0x14c>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016ee:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CHTIF4;
 80016f0:	4b26      	ldr	r3, [pc, #152]	@ (800178c <DMA1_Stream4_IRQHandler+0x144>)
 80016f2:	68db      	ldr	r3, [r3, #12]
 80016f4:	4a25      	ldr	r2, [pc, #148]	@ (800178c <DMA1_Stream4_IRQHandler+0x144>)
 80016f6:	f043 0310 	orr.w	r3, r3, #16
 80016fa:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream4_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80016fc:	4b25      	ldr	r3, [pc, #148]	@ (8001794 <DMA1_Stream4_IRQHandler+0x14c>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001702:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001706:	4293      	cmp	r3, r2
 8001708:	d110      	bne.n	800172c <DMA1_Stream4_IRQHandler+0xe4>
			{
				if((__DMA1_Stream4_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800170a:	4b22      	ldr	r3, [pc, #136]	@ (8001794 <DMA1_Stream4_IRQHandler+0x14c>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001716:	2b00      	cmp	r3, #0
 8001718:	d004      	beq.n	8001724 <DMA1_Stream4_IRQHandler+0xdc>
				{
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800171a:	4b1e      	ldr	r3, [pc, #120]	@ (8001794 <DMA1_Stream4_IRQHandler+0x14c>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001720:	4798      	blx	r3
 8001722:	e003      	b.n	800172c <DMA1_Stream4_IRQHandler+0xe4>
				}
				else
				{
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001724:	4b1b      	ldr	r3, [pc, #108]	@ (8001794 <DMA1_Stream4_IRQHandler+0x14c>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800172a:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF4)
 800172c:	4b18      	ldr	r3, [pc, #96]	@ (8001790 <DMA1_Stream4_IRQHandler+0x148>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f003 0320 	and.w	r3, r3, #32
 8001734:	2b00      	cmp	r3, #0
 8001736:	d026      	beq.n	8001786 <DMA1_Stream4_IRQHandler+0x13e>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001738:	4b16      	ldr	r3, [pc, #88]	@ (8001794 <DMA1_Stream4_IRQHandler+0x14c>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800173e:	2b00      	cmp	r3, #0
 8001740:	d021      	beq.n	8001786 <DMA1_Stream4_IRQHandler+0x13e>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8001742:	4b14      	ldr	r3, [pc, #80]	@ (8001794 <DMA1_Stream4_IRQHandler+0x14c>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001748:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTCIF4;
 800174a:	4b10      	ldr	r3, [pc, #64]	@ (800178c <DMA1_Stream4_IRQHandler+0x144>)
 800174c:	68db      	ldr	r3, [r3, #12]
 800174e:	4a0f      	ldr	r2, [pc, #60]	@ (800178c <DMA1_Stream4_IRQHandler+0x144>)
 8001750:	f043 0320 	orr.w	r3, r3, #32
 8001754:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream4_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001756:	4b0f      	ldr	r3, [pc, #60]	@ (8001794 <DMA1_Stream4_IRQHandler+0x14c>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800175c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001760:	4293      	cmp	r3, r2
 8001762:	d110      	bne.n	8001786 <DMA1_Stream4_IRQHandler+0x13e>
			{
				if((__DMA1_Stream4_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001764:	4b0b      	ldr	r3, [pc, #44]	@ (8001794 <DMA1_Stream4_IRQHandler+0x14c>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001770:	2b00      	cmp	r3, #0
 8001772:	d004      	beq.n	800177e <DMA1_Stream4_IRQHandler+0x136>
				{
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001774:	4b07      	ldr	r3, [pc, #28]	@ (8001794 <DMA1_Stream4_IRQHandler+0x14c>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800177a:	4798      	blx	r3
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 800177c:	e003      	b.n	8001786 <DMA1_Stream4_IRQHandler+0x13e>
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 800177e:	4b05      	ldr	r3, [pc, #20]	@ (8001794 <DMA1_Stream4_IRQHandler+0x14c>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001784:	4798      	blx	r3
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40026000 	.word	0x40026000
 8001790:	20000554 	.word	0x20000554
 8001794:	20000520 	.word	0x20000520

08001798 <DMA1_Stream5_IRQHandler>:




void DMA1_Stream5_IRQHandler(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
	DMA_HISR = DMA1 -> HISR;
 800179c:	4b4f      	ldr	r3, [pc, #316]	@ (80018dc <DMA1_Stream5_IRQHandler+0x144>)
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	4a4f      	ldr	r2, [pc, #316]	@ (80018e0 <DMA1_Stream5_IRQHandler+0x148>)
 80017a2:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF5)
 80017a4:	4b4e      	ldr	r3, [pc, #312]	@ (80018e0 <DMA1_Stream5_IRQHandler+0x148>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d00e      	beq.n	80017ce <DMA1_Stream5_IRQHandler+0x36>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.FIFO_Error_ISR)
 80017b0:	4b4c      	ldr	r3, [pc, #304]	@ (80018e4 <DMA1_Stream5_IRQHandler+0x14c>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d009      	beq.n	80017ce <DMA1_Stream5_IRQHandler+0x36>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.FIFO_Error_ISR();
 80017ba:	4b4a      	ldr	r3, [pc, #296]	@ (80018e4 <DMA1_Stream5_IRQHandler+0x14c>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017c0:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CFEIF5;
 80017c2:	4b46      	ldr	r3, [pc, #280]	@ (80018dc <DMA1_Stream5_IRQHandler+0x144>)
 80017c4:	68db      	ldr	r3, [r3, #12]
 80017c6:	4a45      	ldr	r2, [pc, #276]	@ (80018dc <DMA1_Stream5_IRQHandler+0x144>)
 80017c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80017cc:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF5)
 80017ce:	4b44      	ldr	r3, [pc, #272]	@ (80018e0 <DMA1_Stream5_IRQHandler+0x148>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d00e      	beq.n	80017f8 <DMA1_Stream5_IRQHandler+0x60>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 80017da:	4b42      	ldr	r3, [pc, #264]	@ (80018e4 <DMA1_Stream5_IRQHandler+0x14c>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d009      	beq.n	80017f8 <DMA1_Stream5_IRQHandler+0x60>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 80017e4:	4b3f      	ldr	r3, [pc, #252]	@ (80018e4 <DMA1_Stream5_IRQHandler+0x14c>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ea:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF5;
 80017ec:	4b3b      	ldr	r3, [pc, #236]	@ (80018dc <DMA1_Stream5_IRQHandler+0x144>)
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	4a3a      	ldr	r2, [pc, #232]	@ (80018dc <DMA1_Stream5_IRQHandler+0x144>)
 80017f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017f6:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF5)
 80017f8:	4b39      	ldr	r3, [pc, #228]	@ (80018e0 <DMA1_Stream5_IRQHandler+0x148>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001800:	2b00      	cmp	r3, #0
 8001802:	d00e      	beq.n	8001822 <DMA1_Stream5_IRQHandler+0x8a>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001804:	4b37      	ldr	r3, [pc, #220]	@ (80018e4 <DMA1_Stream5_IRQHandler+0x14c>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800180a:	2b00      	cmp	r3, #0
 800180c:	d009      	beq.n	8001822 <DMA1_Stream5_IRQHandler+0x8a>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.Transfer_Error_ISR();
 800180e:	4b35      	ldr	r3, [pc, #212]	@ (80018e4 <DMA1_Stream5_IRQHandler+0x14c>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001814:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTEIF5;
 8001816:	4b31      	ldr	r3, [pc, #196]	@ (80018dc <DMA1_Stream5_IRQHandler+0x144>)
 8001818:	68db      	ldr	r3, [r3, #12]
 800181a:	4a30      	ldr	r2, [pc, #192]	@ (80018dc <DMA1_Stream5_IRQHandler+0x144>)
 800181c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001820:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF5)
 8001822:	4b2f      	ldr	r3, [pc, #188]	@ (80018e0 <DMA1_Stream5_IRQHandler+0x148>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800182a:	2b00      	cmp	r3, #0
 800182c:	d026      	beq.n	800187c <DMA1_Stream5_IRQHandler+0xe4>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 800182e:	4b2d      	ldr	r3, [pc, #180]	@ (80018e4 <DMA1_Stream5_IRQHandler+0x14c>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001834:	2b00      	cmp	r3, #0
 8001836:	d021      	beq.n	800187c <DMA1_Stream5_IRQHandler+0xe4>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001838:	4b2a      	ldr	r3, [pc, #168]	@ (80018e4 <DMA1_Stream5_IRQHandler+0x14c>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800183e:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CHTIF5;
 8001840:	4b26      	ldr	r3, [pc, #152]	@ (80018dc <DMA1_Stream5_IRQHandler+0x144>)
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	4a25      	ldr	r2, [pc, #148]	@ (80018dc <DMA1_Stream5_IRQHandler+0x144>)
 8001846:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800184a:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream5_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 800184c:	4b25      	ldr	r3, [pc, #148]	@ (80018e4 <DMA1_Stream5_IRQHandler+0x14c>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001852:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001856:	4293      	cmp	r3, r2
 8001858:	d110      	bne.n	800187c <DMA1_Stream5_IRQHandler+0xe4>
			{
				if((__DMA1_Stream5_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800185a:	4b22      	ldr	r3, [pc, #136]	@ (80018e4 <DMA1_Stream5_IRQHandler+0x14c>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001866:	2b00      	cmp	r3, #0
 8001868:	d004      	beq.n	8001874 <DMA1_Stream5_IRQHandler+0xdc>
				{
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800186a:	4b1e      	ldr	r3, [pc, #120]	@ (80018e4 <DMA1_Stream5_IRQHandler+0x14c>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001870:	4798      	blx	r3
 8001872:	e003      	b.n	800187c <DMA1_Stream5_IRQHandler+0xe4>
				}
				else
				{
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001874:	4b1b      	ldr	r3, [pc, #108]	@ (80018e4 <DMA1_Stream5_IRQHandler+0x14c>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800187a:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF5)
 800187c:	4b18      	ldr	r3, [pc, #96]	@ (80018e0 <DMA1_Stream5_IRQHandler+0x148>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001884:	2b00      	cmp	r3, #0
 8001886:	d026      	beq.n	80018d6 <DMA1_Stream5_IRQHandler+0x13e>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001888:	4b16      	ldr	r3, [pc, #88]	@ (80018e4 <DMA1_Stream5_IRQHandler+0x14c>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800188e:	2b00      	cmp	r3, #0
 8001890:	d021      	beq.n	80018d6 <DMA1_Stream5_IRQHandler+0x13e>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8001892:	4b14      	ldr	r3, [pc, #80]	@ (80018e4 <DMA1_Stream5_IRQHandler+0x14c>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001898:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTCIF5;
 800189a:	4b10      	ldr	r3, [pc, #64]	@ (80018dc <DMA1_Stream5_IRQHandler+0x144>)
 800189c:	68db      	ldr	r3, [r3, #12]
 800189e:	4a0f      	ldr	r2, [pc, #60]	@ (80018dc <DMA1_Stream5_IRQHandler+0x144>)
 80018a0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80018a4:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream5_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80018a6:	4b0f      	ldr	r3, [pc, #60]	@ (80018e4 <DMA1_Stream5_IRQHandler+0x14c>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018ac:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d110      	bne.n	80018d6 <DMA1_Stream5_IRQHandler+0x13e>
			{
				if((__DMA1_Stream5_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80018b4:	4b0b      	ldr	r3, [pc, #44]	@ (80018e4 <DMA1_Stream5_IRQHandler+0x14c>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d004      	beq.n	80018ce <DMA1_Stream5_IRQHandler+0x136>
				{
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80018c4:	4b07      	ldr	r3, [pc, #28]	@ (80018e4 <DMA1_Stream5_IRQHandler+0x14c>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018ca:	4798      	blx	r3
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 80018cc:	e003      	b.n	80018d6 <DMA1_Stream5_IRQHandler+0x13e>
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80018ce:	4b05      	ldr	r3, [pc, #20]	@ (80018e4 <DMA1_Stream5_IRQHandler+0x14c>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018d4:	4798      	blx	r3
}
 80018d6:	bf00      	nop
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	40026000 	.word	0x40026000
 80018e0:	20000554 	.word	0x20000554
 80018e4:	20000524 	.word	0x20000524

080018e8 <DMA1_Stream6_IRQHandler>:



void DMA1_Stream6_IRQHandler(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
	DMA_HISR = DMA1 -> HISR;
 80018ec:	4b4f      	ldr	r3, [pc, #316]	@ (8001a2c <DMA1_Stream6_IRQHandler+0x144>)
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	4a4f      	ldr	r2, [pc, #316]	@ (8001a30 <DMA1_Stream6_IRQHandler+0x148>)
 80018f2:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF6)
 80018f4:	4b4e      	ldr	r3, [pc, #312]	@ (8001a30 <DMA1_Stream6_IRQHandler+0x148>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d00e      	beq.n	800191e <DMA1_Stream6_IRQHandler+0x36>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8001900:	4b4c      	ldr	r3, [pc, #304]	@ (8001a34 <DMA1_Stream6_IRQHandler+0x14c>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001906:	2b00      	cmp	r3, #0
 8001908:	d009      	beq.n	800191e <DMA1_Stream6_IRQHandler+0x36>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.FIFO_Error_ISR();
 800190a:	4b4a      	ldr	r3, [pc, #296]	@ (8001a34 <DMA1_Stream6_IRQHandler+0x14c>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001910:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CFEIF6;
 8001912:	4b46      	ldr	r3, [pc, #280]	@ (8001a2c <DMA1_Stream6_IRQHandler+0x144>)
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	4a45      	ldr	r2, [pc, #276]	@ (8001a2c <DMA1_Stream6_IRQHandler+0x144>)
 8001918:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800191c:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF6)
 800191e:	4b44      	ldr	r3, [pc, #272]	@ (8001a30 <DMA1_Stream6_IRQHandler+0x148>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d00e      	beq.n	8001948 <DMA1_Stream6_IRQHandler+0x60>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 800192a:	4b42      	ldr	r3, [pc, #264]	@ (8001a34 <DMA1_Stream6_IRQHandler+0x14c>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001930:	2b00      	cmp	r3, #0
 8001932:	d009      	beq.n	8001948 <DMA1_Stream6_IRQHandler+0x60>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001934:	4b3f      	ldr	r3, [pc, #252]	@ (8001a34 <DMA1_Stream6_IRQHandler+0x14c>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800193a:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF6;
 800193c:	4b3b      	ldr	r3, [pc, #236]	@ (8001a2c <DMA1_Stream6_IRQHandler+0x144>)
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	4a3a      	ldr	r2, [pc, #232]	@ (8001a2c <DMA1_Stream6_IRQHandler+0x144>)
 8001942:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001946:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF6)
 8001948:	4b39      	ldr	r3, [pc, #228]	@ (8001a30 <DMA1_Stream6_IRQHandler+0x148>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001950:	2b00      	cmp	r3, #0
 8001952:	d00e      	beq.n	8001972 <DMA1_Stream6_IRQHandler+0x8a>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001954:	4b37      	ldr	r3, [pc, #220]	@ (8001a34 <DMA1_Stream6_IRQHandler+0x14c>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800195a:	2b00      	cmp	r3, #0
 800195c:	d009      	beq.n	8001972 <DMA1_Stream6_IRQHandler+0x8a>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.Transfer_Error_ISR();
 800195e:	4b35      	ldr	r3, [pc, #212]	@ (8001a34 <DMA1_Stream6_IRQHandler+0x14c>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001964:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTEIF6;
 8001966:	4b31      	ldr	r3, [pc, #196]	@ (8001a2c <DMA1_Stream6_IRQHandler+0x144>)
 8001968:	68db      	ldr	r3, [r3, #12]
 800196a:	4a30      	ldr	r2, [pc, #192]	@ (8001a2c <DMA1_Stream6_IRQHandler+0x144>)
 800196c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001970:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF6)
 8001972:	4b2f      	ldr	r3, [pc, #188]	@ (8001a30 <DMA1_Stream6_IRQHandler+0x148>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800197a:	2b00      	cmp	r3, #0
 800197c:	d026      	beq.n	80019cc <DMA1_Stream6_IRQHandler+0xe4>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 800197e:	4b2d      	ldr	r3, [pc, #180]	@ (8001a34 <DMA1_Stream6_IRQHandler+0x14c>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001984:	2b00      	cmp	r3, #0
 8001986:	d021      	beq.n	80019cc <DMA1_Stream6_IRQHandler+0xe4>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001988:	4b2a      	ldr	r3, [pc, #168]	@ (8001a34 <DMA1_Stream6_IRQHandler+0x14c>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800198e:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CHTIF6;
 8001990:	4b26      	ldr	r3, [pc, #152]	@ (8001a2c <DMA1_Stream6_IRQHandler+0x144>)
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	4a25      	ldr	r2, [pc, #148]	@ (8001a2c <DMA1_Stream6_IRQHandler+0x144>)
 8001996:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800199a:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream6_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 800199c:	4b25      	ldr	r3, [pc, #148]	@ (8001a34 <DMA1_Stream6_IRQHandler+0x14c>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019a2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d110      	bne.n	80019cc <DMA1_Stream6_IRQHandler+0xe4>
			{
				if((__DMA1_Stream6_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80019aa:	4b22      	ldr	r3, [pc, #136]	@ (8001a34 <DMA1_Stream6_IRQHandler+0x14c>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d004      	beq.n	80019c4 <DMA1_Stream6_IRQHandler+0xdc>
				{
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80019ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001a34 <DMA1_Stream6_IRQHandler+0x14c>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80019c0:	4798      	blx	r3
 80019c2:	e003      	b.n	80019cc <DMA1_Stream6_IRQHandler+0xe4>
				}
				else
				{
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80019c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a34 <DMA1_Stream6_IRQHandler+0x14c>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019ca:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF6)
 80019cc:	4b18      	ldr	r3, [pc, #96]	@ (8001a30 <DMA1_Stream6_IRQHandler+0x148>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d026      	beq.n	8001a26 <DMA1_Stream6_IRQHandler+0x13e>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 80019d8:	4b16      	ldr	r3, [pc, #88]	@ (8001a34 <DMA1_Stream6_IRQHandler+0x14c>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d021      	beq.n	8001a26 <DMA1_Stream6_IRQHandler+0x13e>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 80019e2:	4b14      	ldr	r3, [pc, #80]	@ (8001a34 <DMA1_Stream6_IRQHandler+0x14c>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019e8:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTCIF6;
 80019ea:	4b10      	ldr	r3, [pc, #64]	@ (8001a2c <DMA1_Stream6_IRQHandler+0x144>)
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	4a0f      	ldr	r2, [pc, #60]	@ (8001a2c <DMA1_Stream6_IRQHandler+0x144>)
 80019f0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019f4:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream6_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80019f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001a34 <DMA1_Stream6_IRQHandler+0x14c>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019fc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d110      	bne.n	8001a26 <DMA1_Stream6_IRQHandler+0x13e>
			{
				if((__DMA1_Stream6_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001a04:	4b0b      	ldr	r3, [pc, #44]	@ (8001a34 <DMA1_Stream6_IRQHandler+0x14c>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d004      	beq.n	8001a1e <DMA1_Stream6_IRQHandler+0x136>
				{
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001a14:	4b07      	ldr	r3, [pc, #28]	@ (8001a34 <DMA1_Stream6_IRQHandler+0x14c>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a1a:	4798      	blx	r3
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8001a1c:	e003      	b.n	8001a26 <DMA1_Stream6_IRQHandler+0x13e>
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001a1e:	4b05      	ldr	r3, [pc, #20]	@ (8001a34 <DMA1_Stream6_IRQHandler+0x14c>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a24:	4798      	blx	r3
}
 8001a26:	bf00      	nop
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	40026000 	.word	0x40026000
 8001a30:	20000554 	.word	0x20000554
 8001a34:	20000528 	.word	0x20000528

08001a38 <DMA1_Stream7_IRQHandler>:


void DMA1_Stream7_IRQHandler(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
	DMA_HISR = DMA1 -> HISR;
 8001a3c:	4b4f      	ldr	r3, [pc, #316]	@ (8001b7c <DMA1_Stream7_IRQHandler+0x144>)
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	4a4f      	ldr	r2, [pc, #316]	@ (8001b80 <DMA1_Stream7_IRQHandler+0x148>)
 8001a42:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF7)
 8001a44:	4b4e      	ldr	r3, [pc, #312]	@ (8001b80 <DMA1_Stream7_IRQHandler+0x148>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d00e      	beq.n	8001a6e <DMA1_Stream7_IRQHandler+0x36>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8001a50:	4b4c      	ldr	r3, [pc, #304]	@ (8001b84 <DMA1_Stream7_IRQHandler+0x14c>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d009      	beq.n	8001a6e <DMA1_Stream7_IRQHandler+0x36>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8001a5a:	4b4a      	ldr	r3, [pc, #296]	@ (8001b84 <DMA1_Stream7_IRQHandler+0x14c>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a60:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CFEIF7;
 8001a62:	4b46      	ldr	r3, [pc, #280]	@ (8001b7c <DMA1_Stream7_IRQHandler+0x144>)
 8001a64:	68db      	ldr	r3, [r3, #12]
 8001a66:	4a45      	ldr	r2, [pc, #276]	@ (8001b7c <DMA1_Stream7_IRQHandler+0x144>)
 8001a68:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001a6c:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF7)
 8001a6e:	4b44      	ldr	r3, [pc, #272]	@ (8001b80 <DMA1_Stream7_IRQHandler+0x148>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d00e      	beq.n	8001a98 <DMA1_Stream7_IRQHandler+0x60>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8001a7a:	4b42      	ldr	r3, [pc, #264]	@ (8001b84 <DMA1_Stream7_IRQHandler+0x14c>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d009      	beq.n	8001a98 <DMA1_Stream7_IRQHandler+0x60>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001a84:	4b3f      	ldr	r3, [pc, #252]	@ (8001b84 <DMA1_Stream7_IRQHandler+0x14c>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a8a:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF7;
 8001a8c:	4b3b      	ldr	r3, [pc, #236]	@ (8001b7c <DMA1_Stream7_IRQHandler+0x144>)
 8001a8e:	68db      	ldr	r3, [r3, #12]
 8001a90:	4a3a      	ldr	r2, [pc, #232]	@ (8001b7c <DMA1_Stream7_IRQHandler+0x144>)
 8001a92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a96:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF7)
 8001a98:	4b39      	ldr	r3, [pc, #228]	@ (8001b80 <DMA1_Stream7_IRQHandler+0x148>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d00e      	beq.n	8001ac2 <DMA1_Stream7_IRQHandler+0x8a>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001aa4:	4b37      	ldr	r3, [pc, #220]	@ (8001b84 <DMA1_Stream7_IRQHandler+0x14c>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d009      	beq.n	8001ac2 <DMA1_Stream7_IRQHandler+0x8a>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8001aae:	4b35      	ldr	r3, [pc, #212]	@ (8001b84 <DMA1_Stream7_IRQHandler+0x14c>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ab4:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTEIF7;
 8001ab6:	4b31      	ldr	r3, [pc, #196]	@ (8001b7c <DMA1_Stream7_IRQHandler+0x144>)
 8001ab8:	68db      	ldr	r3, [r3, #12]
 8001aba:	4a30      	ldr	r2, [pc, #192]	@ (8001b7c <DMA1_Stream7_IRQHandler+0x144>)
 8001abc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ac0:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF7)
 8001ac2:	4b2f      	ldr	r3, [pc, #188]	@ (8001b80 <DMA1_Stream7_IRQHandler+0x148>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d026      	beq.n	8001b1c <DMA1_Stream7_IRQHandler+0xe4>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8001ace:	4b2d      	ldr	r3, [pc, #180]	@ (8001b84 <DMA1_Stream7_IRQHandler+0x14c>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d021      	beq.n	8001b1c <DMA1_Stream7_IRQHandler+0xe4>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001ad8:	4b2a      	ldr	r3, [pc, #168]	@ (8001b84 <DMA1_Stream7_IRQHandler+0x14c>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ade:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CHTIF7;
 8001ae0:	4b26      	ldr	r3, [pc, #152]	@ (8001b7c <DMA1_Stream7_IRQHandler+0x144>)
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	4a25      	ldr	r2, [pc, #148]	@ (8001b7c <DMA1_Stream7_IRQHandler+0x144>)
 8001ae6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001aea:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream7_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001aec:	4b25      	ldr	r3, [pc, #148]	@ (8001b84 <DMA1_Stream7_IRQHandler+0x14c>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001af2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d110      	bne.n	8001b1c <DMA1_Stream7_IRQHandler+0xe4>
			{
				if((__DMA1_Stream7_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001afa:	4b22      	ldr	r3, [pc, #136]	@ (8001b84 <DMA1_Stream7_IRQHandler+0x14c>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d004      	beq.n	8001b14 <DMA1_Stream7_IRQHandler+0xdc>
				{
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001b0a:	4b1e      	ldr	r3, [pc, #120]	@ (8001b84 <DMA1_Stream7_IRQHandler+0x14c>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b10:	4798      	blx	r3
 8001b12:	e003      	b.n	8001b1c <DMA1_Stream7_IRQHandler+0xe4>
				}
				else
				{
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001b14:	4b1b      	ldr	r3, [pc, #108]	@ (8001b84 <DMA1_Stream7_IRQHandler+0x14c>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b1a:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF7)
 8001b1c:	4b18      	ldr	r3, [pc, #96]	@ (8001b80 <DMA1_Stream7_IRQHandler+0x148>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d026      	beq.n	8001b76 <DMA1_Stream7_IRQHandler+0x13e>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001b28:	4b16      	ldr	r3, [pc, #88]	@ (8001b84 <DMA1_Stream7_IRQHandler+0x14c>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d021      	beq.n	8001b76 <DMA1_Stream7_IRQHandler+0x13e>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8001b32:	4b14      	ldr	r3, [pc, #80]	@ (8001b84 <DMA1_Stream7_IRQHandler+0x14c>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b38:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTCIF7;
 8001b3a:	4b10      	ldr	r3, [pc, #64]	@ (8001b7c <DMA1_Stream7_IRQHandler+0x144>)
 8001b3c:	68db      	ldr	r3, [r3, #12]
 8001b3e:	4a0f      	ldr	r2, [pc, #60]	@ (8001b7c <DMA1_Stream7_IRQHandler+0x144>)
 8001b40:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001b44:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream7_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001b46:	4b0f      	ldr	r3, [pc, #60]	@ (8001b84 <DMA1_Stream7_IRQHandler+0x14c>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b4c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d110      	bne.n	8001b76 <DMA1_Stream7_IRQHandler+0x13e>
			{
				if((__DMA1_Stream7_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001b54:	4b0b      	ldr	r3, [pc, #44]	@ (8001b84 <DMA1_Stream7_IRQHandler+0x14c>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d004      	beq.n	8001b6e <DMA1_Stream7_IRQHandler+0x136>
				{
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001b64:	4b07      	ldr	r3, [pc, #28]	@ (8001b84 <DMA1_Stream7_IRQHandler+0x14c>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b6a:	4798      	blx	r3
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8001b6c:	e003      	b.n	8001b76 <DMA1_Stream7_IRQHandler+0x13e>
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001b6e:	4b05      	ldr	r3, [pc, #20]	@ (8001b84 <DMA1_Stream7_IRQHandler+0x14c>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b74:	4798      	blx	r3
}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	40026000 	.word	0x40026000
 8001b80:	20000554 	.word	0x20000554
 8001b84:	2000052c 	.word	0x2000052c

08001b88 <DMA2_Stream0_IRQHandler>:

void DMA2_Stream0_IRQHandler(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
	DMA_LISR = DMA2 -> LISR;
 8001b8c:	4b60      	ldr	r3, [pc, #384]	@ (8001d10 <DMA2_Stream0_IRQHandler+0x188>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a60      	ldr	r2, [pc, #384]	@ (8001d14 <DMA2_Stream0_IRQHandler+0x18c>)
 8001b92:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF0)
 8001b94:	4b5f      	ldr	r3, [pc, #380]	@ (8001d14 <DMA2_Stream0_IRQHandler+0x18c>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f003 0301 	and.w	r3, r3, #1
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d015      	beq.n	8001bcc <DMA2_Stream0_IRQHandler+0x44>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8001ba0:	4b5d      	ldr	r3, [pc, #372]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	69db      	ldr	r3, [r3, #28]
 8001ba6:	2280      	movs	r2, #128	@ 0x80
 8001ba8:	4013      	ands	r3, r2
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d00e      	beq.n	8001bcc <DMA2_Stream0_IRQHandler+0x44>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8001bae:	4b5a      	ldr	r3, [pc, #360]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d009      	beq.n	8001bcc <DMA2_Stream0_IRQHandler+0x44>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8001bb8:	4b57      	ldr	r3, [pc, #348]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bbe:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CFEIF0;
 8001bc0:	4b53      	ldr	r3, [pc, #332]	@ (8001d10 <DMA2_Stream0_IRQHandler+0x188>)
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	4a52      	ldr	r2, [pc, #328]	@ (8001d10 <DMA2_Stream0_IRQHandler+0x188>)
 8001bc6:	f043 0301 	orr.w	r3, r3, #1
 8001bca:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_DMEIF0)
 8001bcc:	4b51      	ldr	r3, [pc, #324]	@ (8001d14 <DMA2_Stream0_IRQHandler+0x18c>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 0304 	and.w	r3, r3, #4
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d015      	beq.n	8001c04 <DMA2_Stream0_IRQHandler+0x7c>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8001bd8:	4b4f      	ldr	r3, [pc, #316]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	69db      	ldr	r3, [r3, #28]
 8001bde:	2202      	movs	r2, #2
 8001be0:	4013      	ands	r3, r2
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d00e      	beq.n	8001c04 <DMA2_Stream0_IRQHandler+0x7c>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8001be6:	4b4c      	ldr	r3, [pc, #304]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d009      	beq.n	8001c04 <DMA2_Stream0_IRQHandler+0x7c>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001bf0:	4b49      	ldr	r3, [pc, #292]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf6:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF0;
 8001bf8:	4b45      	ldr	r3, [pc, #276]	@ (8001d10 <DMA2_Stream0_IRQHandler+0x188>)
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	4a44      	ldr	r2, [pc, #272]	@ (8001d10 <DMA2_Stream0_IRQHandler+0x188>)
 8001bfe:	f043 0304 	orr.w	r3, r3, #4
 8001c02:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_TEIF0)
 8001c04:	4b43      	ldr	r3, [pc, #268]	@ (8001d14 <DMA2_Stream0_IRQHandler+0x18c>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f003 0308 	and.w	r3, r3, #8
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d015      	beq.n	8001c3c <DMA2_Stream0_IRQHandler+0xb4>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8001c10:	4b41      	ldr	r3, [pc, #260]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	69db      	ldr	r3, [r3, #28]
 8001c16:	2204      	movs	r2, #4
 8001c18:	4013      	ands	r3, r2
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d00e      	beq.n	8001c3c <DMA2_Stream0_IRQHandler+0xb4>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001c1e:	4b3e      	ldr	r3, [pc, #248]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d009      	beq.n	8001c3c <DMA2_Stream0_IRQHandler+0xb4>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8001c28:	4b3b      	ldr	r3, [pc, #236]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c2e:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CTEIF0;
 8001c30:	4b37      	ldr	r3, [pc, #220]	@ (8001d10 <DMA2_Stream0_IRQHandler+0x188>)
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	4a36      	ldr	r2, [pc, #216]	@ (8001d10 <DMA2_Stream0_IRQHandler+0x188>)
 8001c36:	f043 0308 	orr.w	r3, r3, #8
 8001c3a:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_HTIF0)
 8001c3c:	4b35      	ldr	r3, [pc, #212]	@ (8001d14 <DMA2_Stream0_IRQHandler+0x18c>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f003 0310 	and.w	r3, r3, #16
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d02d      	beq.n	8001ca4 <DMA2_Stream0_IRQHandler+0x11c>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 8001c48:	4b33      	ldr	r3, [pc, #204]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	69db      	ldr	r3, [r3, #28]
 8001c4e:	2208      	movs	r2, #8
 8001c50:	4013      	ands	r3, r2
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d026      	beq.n	8001ca4 <DMA2_Stream0_IRQHandler+0x11c>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8001c56:	4b30      	ldr	r3, [pc, #192]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d021      	beq.n	8001ca4 <DMA2_Stream0_IRQHandler+0x11c>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001c60:	4b2d      	ldr	r3, [pc, #180]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c66:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CHTIF0;
 8001c68:	4b29      	ldr	r3, [pc, #164]	@ (8001d10 <DMA2_Stream0_IRQHandler+0x188>)
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	4a28      	ldr	r2, [pc, #160]	@ (8001d10 <DMA2_Stream0_IRQHandler+0x188>)
 8001c6e:	f043 0310 	orr.w	r3, r3, #16
 8001c72:	6093      	str	r3, [r2, #8]

				if(__DMA2_Stream0_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001c74:	4b28      	ldr	r3, [pc, #160]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c7a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d110      	bne.n	8001ca4 <DMA2_Stream0_IRQHandler+0x11c>
				{
					if((__DMA2_Stream0_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001c82:	4b25      	ldr	r3, [pc, #148]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d004      	beq.n	8001c9c <DMA2_Stream0_IRQHandler+0x114>
					{
						__DMA2_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001c92:	4b21      	ldr	r3, [pc, #132]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c98:	4798      	blx	r3
 8001c9a:	e003      	b.n	8001ca4 <DMA2_Stream0_IRQHandler+0x11c>
					}
					else
					{
						__DMA2_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001c9c:	4b1e      	ldr	r3, [pc, #120]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ca2:	4798      	blx	r3
			}
		}

	}

	if(DMA_LISR & DMA_LISR_TCIF0)
 8001ca4:	4b1b      	ldr	r3, [pc, #108]	@ (8001d14 <DMA2_Stream0_IRQHandler+0x18c>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0320 	and.w	r3, r3, #32
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d02d      	beq.n	8001d0c <DMA2_Stream0_IRQHandler+0x184>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 8001cb0:	4b19      	ldr	r3, [pc, #100]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	69db      	ldr	r3, [r3, #28]
 8001cb6:	2210      	movs	r2, #16
 8001cb8:	4013      	ands	r3, r2
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d026      	beq.n	8001d0c <DMA2_Stream0_IRQHandler+0x184>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001cbe:	4b16      	ldr	r3, [pc, #88]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d021      	beq.n	8001d0c <DMA2_Stream0_IRQHandler+0x184>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8001cc8:	4b13      	ldr	r3, [pc, #76]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cce:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CTCIF0;
 8001cd0:	4b0f      	ldr	r3, [pc, #60]	@ (8001d10 <DMA2_Stream0_IRQHandler+0x188>)
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	4a0e      	ldr	r2, [pc, #56]	@ (8001d10 <DMA2_Stream0_IRQHandler+0x188>)
 8001cd6:	f043 0320 	orr.w	r3, r3, #32
 8001cda:	6093      	str	r3, [r2, #8]

				if(__DMA2_Stream0_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001cdc:	4b0e      	ldr	r3, [pc, #56]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ce2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d110      	bne.n	8001d0c <DMA2_Stream0_IRQHandler+0x184>
				{
					if((__DMA2_Stream0_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001cea:	4b0b      	ldr	r3, [pc, #44]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d004      	beq.n	8001d04 <DMA2_Stream0_IRQHandler+0x17c>
					{
						__DMA2_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001cfa:	4b07      	ldr	r3, [pc, #28]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d00:	4798      	blx	r3
				}
			}
		}

	}
}
 8001d02:	e003      	b.n	8001d0c <DMA2_Stream0_IRQHandler+0x184>
						__DMA2_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001d04:	4b04      	ldr	r3, [pc, #16]	@ (8001d18 <DMA2_Stream0_IRQHandler+0x190>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d0a:	4798      	blx	r3
}
 8001d0c:	bf00      	nop
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	40026400 	.word	0x40026400
 8001d14:	20000550 	.word	0x20000550
 8001d18:	20000530 	.word	0x20000530

08001d1c <DMA2_Stream1_IRQHandler>:

void DMA2_Stream1_IRQHandler(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
	DMA_LISR = DMA2 -> LISR;
 8001d20:	4b4f      	ldr	r3, [pc, #316]	@ (8001e60 <DMA2_Stream1_IRQHandler+0x144>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a4f      	ldr	r2, [pc, #316]	@ (8001e64 <DMA2_Stream1_IRQHandler+0x148>)
 8001d26:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF1)
 8001d28:	4b4e      	ldr	r3, [pc, #312]	@ (8001e64 <DMA2_Stream1_IRQHandler+0x148>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d00e      	beq.n	8001d52 <DMA2_Stream1_IRQHandler+0x36>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8001d34:	4b4c      	ldr	r3, [pc, #304]	@ (8001e68 <DMA2_Stream1_IRQHandler+0x14c>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d009      	beq.n	8001d52 <DMA2_Stream1_IRQHandler+0x36>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8001d3e:	4b4a      	ldr	r3, [pc, #296]	@ (8001e68 <DMA2_Stream1_IRQHandler+0x14c>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d44:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CFEIF1;
 8001d46:	4b46      	ldr	r3, [pc, #280]	@ (8001e60 <DMA2_Stream1_IRQHandler+0x144>)
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	4a45      	ldr	r2, [pc, #276]	@ (8001e60 <DMA2_Stream1_IRQHandler+0x144>)
 8001d4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d50:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF1)
 8001d52:	4b44      	ldr	r3, [pc, #272]	@ (8001e64 <DMA2_Stream1_IRQHandler+0x148>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d00e      	beq.n	8001d7c <DMA2_Stream1_IRQHandler+0x60>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8001d5e:	4b42      	ldr	r3, [pc, #264]	@ (8001e68 <DMA2_Stream1_IRQHandler+0x14c>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d009      	beq.n	8001d7c <DMA2_Stream1_IRQHandler+0x60>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001d68:	4b3f      	ldr	r3, [pc, #252]	@ (8001e68 <DMA2_Stream1_IRQHandler+0x14c>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6e:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF1;
 8001d70:	4b3b      	ldr	r3, [pc, #236]	@ (8001e60 <DMA2_Stream1_IRQHandler+0x144>)
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	4a3a      	ldr	r2, [pc, #232]	@ (8001e60 <DMA2_Stream1_IRQHandler+0x144>)
 8001d76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d7a:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF1)
 8001d7c:	4b39      	ldr	r3, [pc, #228]	@ (8001e64 <DMA2_Stream1_IRQHandler+0x148>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d00e      	beq.n	8001da6 <DMA2_Stream1_IRQHandler+0x8a>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001d88:	4b37      	ldr	r3, [pc, #220]	@ (8001e68 <DMA2_Stream1_IRQHandler+0x14c>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d009      	beq.n	8001da6 <DMA2_Stream1_IRQHandler+0x8a>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8001d92:	4b35      	ldr	r3, [pc, #212]	@ (8001e68 <DMA2_Stream1_IRQHandler+0x14c>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d98:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CTEIF1;
 8001d9a:	4b31      	ldr	r3, [pc, #196]	@ (8001e60 <DMA2_Stream1_IRQHandler+0x144>)
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	4a30      	ldr	r2, [pc, #192]	@ (8001e60 <DMA2_Stream1_IRQHandler+0x144>)
 8001da0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001da4:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF1)
 8001da6:	4b2f      	ldr	r3, [pc, #188]	@ (8001e64 <DMA2_Stream1_IRQHandler+0x148>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d026      	beq.n	8001e00 <DMA2_Stream1_IRQHandler+0xe4>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8001db2:	4b2d      	ldr	r3, [pc, #180]	@ (8001e68 <DMA2_Stream1_IRQHandler+0x14c>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d021      	beq.n	8001e00 <DMA2_Stream1_IRQHandler+0xe4>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001dbc:	4b2a      	ldr	r3, [pc, #168]	@ (8001e68 <DMA2_Stream1_IRQHandler+0x14c>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dc2:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CHTIF1;
 8001dc4:	4b26      	ldr	r3, [pc, #152]	@ (8001e60 <DMA2_Stream1_IRQHandler+0x144>)
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	4a25      	ldr	r2, [pc, #148]	@ (8001e60 <DMA2_Stream1_IRQHandler+0x144>)
 8001dca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dce:	6093      	str	r3, [r2, #8]

			if(__DMA2_Stream1_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001dd0:	4b25      	ldr	r3, [pc, #148]	@ (8001e68 <DMA2_Stream1_IRQHandler+0x14c>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dd6:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d110      	bne.n	8001e00 <DMA2_Stream1_IRQHandler+0xe4>
			{
				if((__DMA2_Stream1_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001dde:	4b22      	ldr	r3, [pc, #136]	@ (8001e68 <DMA2_Stream1_IRQHandler+0x14c>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d004      	beq.n	8001df8 <DMA2_Stream1_IRQHandler+0xdc>
				{
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001dee:	4b1e      	ldr	r3, [pc, #120]	@ (8001e68 <DMA2_Stream1_IRQHandler+0x14c>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001df4:	4798      	blx	r3
 8001df6:	e003      	b.n	8001e00 <DMA2_Stream1_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001df8:	4b1b      	ldr	r3, [pc, #108]	@ (8001e68 <DMA2_Stream1_IRQHandler+0x14c>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dfe:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF1)
 8001e00:	4b18      	ldr	r3, [pc, #96]	@ (8001e64 <DMA2_Stream1_IRQHandler+0x148>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d026      	beq.n	8001e5a <DMA2_Stream1_IRQHandler+0x13e>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001e0c:	4b16      	ldr	r3, [pc, #88]	@ (8001e68 <DMA2_Stream1_IRQHandler+0x14c>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d021      	beq.n	8001e5a <DMA2_Stream1_IRQHandler+0x13e>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8001e16:	4b14      	ldr	r3, [pc, #80]	@ (8001e68 <DMA2_Stream1_IRQHandler+0x14c>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e1c:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CTCIF1;
 8001e1e:	4b10      	ldr	r3, [pc, #64]	@ (8001e60 <DMA2_Stream1_IRQHandler+0x144>)
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	4a0f      	ldr	r2, [pc, #60]	@ (8001e60 <DMA2_Stream1_IRQHandler+0x144>)
 8001e24:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e28:	6093      	str	r3, [r2, #8]

			if(__DMA2_Stream1_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001e2a:	4b0f      	ldr	r3, [pc, #60]	@ (8001e68 <DMA2_Stream1_IRQHandler+0x14c>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e30:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d110      	bne.n	8001e5a <DMA2_Stream1_IRQHandler+0x13e>
			{
				if((__DMA2_Stream1_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001e38:	4b0b      	ldr	r3, [pc, #44]	@ (8001e68 <DMA2_Stream1_IRQHandler+0x14c>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d004      	beq.n	8001e52 <DMA2_Stream1_IRQHandler+0x136>
				{
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001e48:	4b07      	ldr	r3, [pc, #28]	@ (8001e68 <DMA2_Stream1_IRQHandler+0x14c>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e4e:	4798      	blx	r3
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8001e50:	e003      	b.n	8001e5a <DMA2_Stream1_IRQHandler+0x13e>
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001e52:	4b05      	ldr	r3, [pc, #20]	@ (8001e68 <DMA2_Stream1_IRQHandler+0x14c>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e58:	4798      	blx	r3
}
 8001e5a:	bf00      	nop
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	40026400 	.word	0x40026400
 8001e64:	20000550 	.word	0x20000550
 8001e68:	20000534 	.word	0x20000534

08001e6c <DMA2_Stream2_IRQHandler>:


void DMA2_Stream2_IRQHandler(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
	DMA_LISR = DMA2 -> LISR;
 8001e70:	4b4f      	ldr	r3, [pc, #316]	@ (8001fb0 <DMA2_Stream2_IRQHandler+0x144>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a4f      	ldr	r2, [pc, #316]	@ (8001fb4 <DMA2_Stream2_IRQHandler+0x148>)
 8001e76:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF2)
 8001e78:	4b4e      	ldr	r3, [pc, #312]	@ (8001fb4 <DMA2_Stream2_IRQHandler+0x148>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d00e      	beq.n	8001ea2 <DMA2_Stream2_IRQHandler+0x36>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8001e84:	4b4c      	ldr	r3, [pc, #304]	@ (8001fb8 <DMA2_Stream2_IRQHandler+0x14c>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d009      	beq.n	8001ea2 <DMA2_Stream2_IRQHandler+0x36>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8001e8e:	4b4a      	ldr	r3, [pc, #296]	@ (8001fb8 <DMA2_Stream2_IRQHandler+0x14c>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e94:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CFEIF2;
 8001e96:	4b46      	ldr	r3, [pc, #280]	@ (8001fb0 <DMA2_Stream2_IRQHandler+0x144>)
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	4a45      	ldr	r2, [pc, #276]	@ (8001fb0 <DMA2_Stream2_IRQHandler+0x144>)
 8001e9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ea0:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF2)
 8001ea2:	4b44      	ldr	r3, [pc, #272]	@ (8001fb4 <DMA2_Stream2_IRQHandler+0x148>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d00e      	beq.n	8001ecc <DMA2_Stream2_IRQHandler+0x60>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8001eae:	4b42      	ldr	r3, [pc, #264]	@ (8001fb8 <DMA2_Stream2_IRQHandler+0x14c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d009      	beq.n	8001ecc <DMA2_Stream2_IRQHandler+0x60>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001eb8:	4b3f      	ldr	r3, [pc, #252]	@ (8001fb8 <DMA2_Stream2_IRQHandler+0x14c>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ebe:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF2;
 8001ec0:	4b3b      	ldr	r3, [pc, #236]	@ (8001fb0 <DMA2_Stream2_IRQHandler+0x144>)
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	4a3a      	ldr	r2, [pc, #232]	@ (8001fb0 <DMA2_Stream2_IRQHandler+0x144>)
 8001ec6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001eca:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF2)
 8001ecc:	4b39      	ldr	r3, [pc, #228]	@ (8001fb4 <DMA2_Stream2_IRQHandler+0x148>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d00e      	beq.n	8001ef6 <DMA2_Stream2_IRQHandler+0x8a>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001ed8:	4b37      	ldr	r3, [pc, #220]	@ (8001fb8 <DMA2_Stream2_IRQHandler+0x14c>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d009      	beq.n	8001ef6 <DMA2_Stream2_IRQHandler+0x8a>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8001ee2:	4b35      	ldr	r3, [pc, #212]	@ (8001fb8 <DMA2_Stream2_IRQHandler+0x14c>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ee8:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CTEIF2;
 8001eea:	4b31      	ldr	r3, [pc, #196]	@ (8001fb0 <DMA2_Stream2_IRQHandler+0x144>)
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	4a30      	ldr	r2, [pc, #192]	@ (8001fb0 <DMA2_Stream2_IRQHandler+0x144>)
 8001ef0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001ef4:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF2)
 8001ef6:	4b2f      	ldr	r3, [pc, #188]	@ (8001fb4 <DMA2_Stream2_IRQHandler+0x148>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d026      	beq.n	8001f50 <DMA2_Stream2_IRQHandler+0xe4>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8001f02:	4b2d      	ldr	r3, [pc, #180]	@ (8001fb8 <DMA2_Stream2_IRQHandler+0x14c>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d021      	beq.n	8001f50 <DMA2_Stream2_IRQHandler+0xe4>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001f0c:	4b2a      	ldr	r3, [pc, #168]	@ (8001fb8 <DMA2_Stream2_IRQHandler+0x14c>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f12:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CHTIF2;
 8001f14:	4b26      	ldr	r3, [pc, #152]	@ (8001fb0 <DMA2_Stream2_IRQHandler+0x144>)
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	4a25      	ldr	r2, [pc, #148]	@ (8001fb0 <DMA2_Stream2_IRQHandler+0x144>)
 8001f1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001f1e:	6093      	str	r3, [r2, #8]

			if(__DMA2_Stream2_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001f20:	4b25      	ldr	r3, [pc, #148]	@ (8001fb8 <DMA2_Stream2_IRQHandler+0x14c>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f26:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d110      	bne.n	8001f50 <DMA2_Stream2_IRQHandler+0xe4>
			{
				if((__DMA2_Stream2_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001f2e:	4b22      	ldr	r3, [pc, #136]	@ (8001fb8 <DMA2_Stream2_IRQHandler+0x14c>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d004      	beq.n	8001f48 <DMA2_Stream2_IRQHandler+0xdc>
				{
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001f3e:	4b1e      	ldr	r3, [pc, #120]	@ (8001fb8 <DMA2_Stream2_IRQHandler+0x14c>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f44:	4798      	blx	r3
 8001f46:	e003      	b.n	8001f50 <DMA2_Stream2_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001f48:	4b1b      	ldr	r3, [pc, #108]	@ (8001fb8 <DMA2_Stream2_IRQHandler+0x14c>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f4e:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF2)
 8001f50:	4b18      	ldr	r3, [pc, #96]	@ (8001fb4 <DMA2_Stream2_IRQHandler+0x148>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d026      	beq.n	8001faa <DMA2_Stream2_IRQHandler+0x13e>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001f5c:	4b16      	ldr	r3, [pc, #88]	@ (8001fb8 <DMA2_Stream2_IRQHandler+0x14c>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d021      	beq.n	8001faa <DMA2_Stream2_IRQHandler+0x13e>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8001f66:	4b14      	ldr	r3, [pc, #80]	@ (8001fb8 <DMA2_Stream2_IRQHandler+0x14c>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f6c:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CTCIF2;
 8001f6e:	4b10      	ldr	r3, [pc, #64]	@ (8001fb0 <DMA2_Stream2_IRQHandler+0x144>)
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	4a0f      	ldr	r2, [pc, #60]	@ (8001fb0 <DMA2_Stream2_IRQHandler+0x144>)
 8001f74:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f78:	6093      	str	r3, [r2, #8]

			if(__DMA2_Stream2_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001f7a:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb8 <DMA2_Stream2_IRQHandler+0x14c>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f80:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d110      	bne.n	8001faa <DMA2_Stream2_IRQHandler+0x13e>
			{
				if((__DMA2_Stream2_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001f88:	4b0b      	ldr	r3, [pc, #44]	@ (8001fb8 <DMA2_Stream2_IRQHandler+0x14c>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d004      	beq.n	8001fa2 <DMA2_Stream2_IRQHandler+0x136>
				{
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001f98:	4b07      	ldr	r3, [pc, #28]	@ (8001fb8 <DMA2_Stream2_IRQHandler+0x14c>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f9e:	4798      	blx	r3
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8001fa0:	e003      	b.n	8001faa <DMA2_Stream2_IRQHandler+0x13e>
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001fa2:	4b05      	ldr	r3, [pc, #20]	@ (8001fb8 <DMA2_Stream2_IRQHandler+0x14c>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fa8:	4798      	blx	r3
}
 8001faa:	bf00      	nop
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	40026400 	.word	0x40026400
 8001fb4:	20000550 	.word	0x20000550
 8001fb8:	20000538 	.word	0x20000538

08001fbc <DMA2_Stream3_IRQHandler>:

void DMA2_Stream3_IRQHandler(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
	DMA_LISR = DMA2 -> LISR;
 8001fc0:	4b60      	ldr	r3, [pc, #384]	@ (8002144 <DMA2_Stream3_IRQHandler+0x188>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a60      	ldr	r2, [pc, #384]	@ (8002148 <DMA2_Stream3_IRQHandler+0x18c>)
 8001fc6:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF3)
 8001fc8:	4b5f      	ldr	r3, [pc, #380]	@ (8002148 <DMA2_Stream3_IRQHandler+0x18c>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d015      	beq.n	8002000 <DMA2_Stream3_IRQHandler+0x44>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8001fd4:	4b5d      	ldr	r3, [pc, #372]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	69db      	ldr	r3, [r3, #28]
 8001fda:	2280      	movs	r2, #128	@ 0x80
 8001fdc:	4013      	ands	r3, r2
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d00e      	beq.n	8002000 <DMA2_Stream3_IRQHandler+0x44>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8001fe2:	4b5a      	ldr	r3, [pc, #360]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d009      	beq.n	8002000 <DMA2_Stream3_IRQHandler+0x44>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8001fec:	4b57      	ldr	r3, [pc, #348]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ff2:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CFEIF3;
 8001ff4:	4b53      	ldr	r3, [pc, #332]	@ (8002144 <DMA2_Stream3_IRQHandler+0x188>)
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	4a52      	ldr	r2, [pc, #328]	@ (8002144 <DMA2_Stream3_IRQHandler+0x188>)
 8001ffa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001ffe:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF3)
 8002000:	4b51      	ldr	r3, [pc, #324]	@ (8002148 <DMA2_Stream3_IRQHandler+0x18c>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d015      	beq.n	8002038 <DMA2_Stream3_IRQHandler+0x7c>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 800200c:	4b4f      	ldr	r3, [pc, #316]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	69db      	ldr	r3, [r3, #28]
 8002012:	2202      	movs	r2, #2
 8002014:	4013      	ands	r3, r2
 8002016:	2b00      	cmp	r3, #0
 8002018:	d00e      	beq.n	8002038 <DMA2_Stream3_IRQHandler+0x7c>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 800201a:	4b4c      	ldr	r3, [pc, #304]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002020:	2b00      	cmp	r3, #0
 8002022:	d009      	beq.n	8002038 <DMA2_Stream3_IRQHandler+0x7c>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8002024:	4b49      	ldr	r3, [pc, #292]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202a:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF3;
 800202c:	4b45      	ldr	r3, [pc, #276]	@ (8002144 <DMA2_Stream3_IRQHandler+0x188>)
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	4a44      	ldr	r2, [pc, #272]	@ (8002144 <DMA2_Stream3_IRQHandler+0x188>)
 8002032:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002036:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF3)
 8002038:	4b43      	ldr	r3, [pc, #268]	@ (8002148 <DMA2_Stream3_IRQHandler+0x18c>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002040:	2b00      	cmp	r3, #0
 8002042:	d015      	beq.n	8002070 <DMA2_Stream3_IRQHandler+0xb4>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8002044:	4b41      	ldr	r3, [pc, #260]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	69db      	ldr	r3, [r3, #28]
 800204a:	2204      	movs	r2, #4
 800204c:	4013      	ands	r3, r2
 800204e:	2b00      	cmp	r3, #0
 8002050:	d00e      	beq.n	8002070 <DMA2_Stream3_IRQHandler+0xb4>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8002052:	4b3e      	ldr	r3, [pc, #248]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002058:	2b00      	cmp	r3, #0
 800205a:	d009      	beq.n	8002070 <DMA2_Stream3_IRQHandler+0xb4>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.Transfer_Error_ISR();
 800205c:	4b3b      	ldr	r3, [pc, #236]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002062:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CTEIF3;
 8002064:	4b37      	ldr	r3, [pc, #220]	@ (8002144 <DMA2_Stream3_IRQHandler+0x188>)
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	4a36      	ldr	r2, [pc, #216]	@ (8002144 <DMA2_Stream3_IRQHandler+0x188>)
 800206a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800206e:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF3)
 8002070:	4b35      	ldr	r3, [pc, #212]	@ (8002148 <DMA2_Stream3_IRQHandler+0x18c>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002078:	2b00      	cmp	r3, #0
 800207a:	d02d      	beq.n	80020d8 <DMA2_Stream3_IRQHandler+0x11c>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 800207c:	4b33      	ldr	r3, [pc, #204]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	69db      	ldr	r3, [r3, #28]
 8002082:	2208      	movs	r2, #8
 8002084:	4013      	ands	r3, r2
 8002086:	2b00      	cmp	r3, #0
 8002088:	d026      	beq.n	80020d8 <DMA2_Stream3_IRQHandler+0x11c>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 800208a:	4b30      	ldr	r3, [pc, #192]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002090:	2b00      	cmp	r3, #0
 8002092:	d021      	beq.n	80020d8 <DMA2_Stream3_IRQHandler+0x11c>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8002094:	4b2d      	ldr	r3, [pc, #180]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800209a:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CHTIF3;
 800209c:	4b29      	ldr	r3, [pc, #164]	@ (8002144 <DMA2_Stream3_IRQHandler+0x188>)
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	4a28      	ldr	r2, [pc, #160]	@ (8002144 <DMA2_Stream3_IRQHandler+0x188>)
 80020a2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80020a6:	6093      	str	r3, [r2, #8]

				if(__DMA2_Stream3_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80020a8:	4b28      	ldr	r3, [pc, #160]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020ae:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d110      	bne.n	80020d8 <DMA2_Stream3_IRQHandler+0x11c>
				{
					if((__DMA2_Stream3_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80020b6:	4b25      	ldr	r3, [pc, #148]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d004      	beq.n	80020d0 <DMA2_Stream3_IRQHandler+0x114>
					{
						__DMA2_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80020c6:	4b21      	ldr	r3, [pc, #132]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020cc:	4798      	blx	r3
 80020ce:	e003      	b.n	80020d8 <DMA2_Stream3_IRQHandler+0x11c>
					}
					else
					{
						__DMA2_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80020d0:	4b1e      	ldr	r3, [pc, #120]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020d6:	4798      	blx	r3
			}
		}

	}

	if(DMA_LISR & DMA_LISR_TCIF3)
 80020d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002148 <DMA2_Stream3_IRQHandler+0x18c>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d02d      	beq.n	8002140 <DMA2_Stream3_IRQHandler+0x184>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 80020e4:	4b19      	ldr	r3, [pc, #100]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	69db      	ldr	r3, [r3, #28]
 80020ea:	2210      	movs	r2, #16
 80020ec:	4013      	ands	r3, r2
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d026      	beq.n	8002140 <DMA2_Stream3_IRQHandler+0x184>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 80020f2:	4b16      	ldr	r3, [pc, #88]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d021      	beq.n	8002140 <DMA2_Stream3_IRQHandler+0x184>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 80020fc:	4b13      	ldr	r3, [pc, #76]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002102:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CTCIF3;
 8002104:	4b0f      	ldr	r3, [pc, #60]	@ (8002144 <DMA2_Stream3_IRQHandler+0x188>)
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	4a0e      	ldr	r2, [pc, #56]	@ (8002144 <DMA2_Stream3_IRQHandler+0x188>)
 800210a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800210e:	6093      	str	r3, [r2, #8]

				if(__DMA2_Stream3_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8002110:	4b0e      	ldr	r3, [pc, #56]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002116:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800211a:	4293      	cmp	r3, r2
 800211c:	d110      	bne.n	8002140 <DMA2_Stream3_IRQHandler+0x184>
				{
					if((__DMA2_Stream3_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800211e:	4b0b      	ldr	r3, [pc, #44]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d004      	beq.n	8002138 <DMA2_Stream3_IRQHandler+0x17c>
					{
						__DMA2_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800212e:	4b07      	ldr	r3, [pc, #28]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002134:	4798      	blx	r3
					}
				}
			}
		}
	}
}
 8002136:	e003      	b.n	8002140 <DMA2_Stream3_IRQHandler+0x184>
						__DMA2_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8002138:	4b04      	ldr	r3, [pc, #16]	@ (800214c <DMA2_Stream3_IRQHandler+0x190>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800213e:	4798      	blx	r3
}
 8002140:	bf00      	nop
 8002142:	bd80      	pop	{r7, pc}
 8002144:	40026400 	.word	0x40026400
 8002148:	20000550 	.word	0x20000550
 800214c:	2000053c 	.word	0x2000053c

08002150 <DMA2_Stream4_IRQHandler>:

void DMA2_Stream4_IRQHandler(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
	DMA_HISR = DMA2 -> HISR;
 8002154:	4b4f      	ldr	r3, [pc, #316]	@ (8002294 <DMA2_Stream4_IRQHandler+0x144>)
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	4a4f      	ldr	r2, [pc, #316]	@ (8002298 <DMA2_Stream4_IRQHandler+0x148>)
 800215a:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF4)
 800215c:	4b4e      	ldr	r3, [pc, #312]	@ (8002298 <DMA2_Stream4_IRQHandler+0x148>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0301 	and.w	r3, r3, #1
 8002164:	2b00      	cmp	r3, #0
 8002166:	d00e      	beq.n	8002186 <DMA2_Stream4_IRQHandler+0x36>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8002168:	4b4c      	ldr	r3, [pc, #304]	@ (800229c <DMA2_Stream4_IRQHandler+0x14c>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800216e:	2b00      	cmp	r3, #0
 8002170:	d009      	beq.n	8002186 <DMA2_Stream4_IRQHandler+0x36>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8002172:	4b4a      	ldr	r3, [pc, #296]	@ (800229c <DMA2_Stream4_IRQHandler+0x14c>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002178:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_HIFCR_CFEIF5;
 800217a:	4b46      	ldr	r3, [pc, #280]	@ (8002294 <DMA2_Stream4_IRQHandler+0x144>)
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	4a45      	ldr	r2, [pc, #276]	@ (8002294 <DMA2_Stream4_IRQHandler+0x144>)
 8002180:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002184:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF4)
 8002186:	4b44      	ldr	r3, [pc, #272]	@ (8002298 <DMA2_Stream4_IRQHandler+0x148>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 0304 	and.w	r3, r3, #4
 800218e:	2b00      	cmp	r3, #0
 8002190:	d00e      	beq.n	80021b0 <DMA2_Stream4_IRQHandler+0x60>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8002192:	4b42      	ldr	r3, [pc, #264]	@ (800229c <DMA2_Stream4_IRQHandler+0x14c>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002198:	2b00      	cmp	r3, #0
 800219a:	d009      	beq.n	80021b0 <DMA2_Stream4_IRQHandler+0x60>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 800219c:	4b3f      	ldr	r3, [pc, #252]	@ (800229c <DMA2_Stream4_IRQHandler+0x14c>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a2:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF4;
 80021a4:	4b3b      	ldr	r3, [pc, #236]	@ (8002294 <DMA2_Stream4_IRQHandler+0x144>)
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	4a3a      	ldr	r2, [pc, #232]	@ (8002294 <DMA2_Stream4_IRQHandler+0x144>)
 80021aa:	f043 0304 	orr.w	r3, r3, #4
 80021ae:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF4)
 80021b0:	4b39      	ldr	r3, [pc, #228]	@ (8002298 <DMA2_Stream4_IRQHandler+0x148>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0308 	and.w	r3, r3, #8
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d00e      	beq.n	80021da <DMA2_Stream4_IRQHandler+0x8a>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.Transfer_Error_ISR)
 80021bc:	4b37      	ldr	r3, [pc, #220]	@ (800229c <DMA2_Stream4_IRQHandler+0x14c>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d009      	beq.n	80021da <DMA2_Stream4_IRQHandler+0x8a>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.Transfer_Error_ISR();
 80021c6:	4b35      	ldr	r3, [pc, #212]	@ (800229c <DMA2_Stream4_IRQHandler+0x14c>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021cc:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTEIF4;
 80021ce:	4b31      	ldr	r3, [pc, #196]	@ (8002294 <DMA2_Stream4_IRQHandler+0x144>)
 80021d0:	68db      	ldr	r3, [r3, #12]
 80021d2:	4a30      	ldr	r2, [pc, #192]	@ (8002294 <DMA2_Stream4_IRQHandler+0x144>)
 80021d4:	f043 0308 	orr.w	r3, r3, #8
 80021d8:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF4)
 80021da:	4b2f      	ldr	r3, [pc, #188]	@ (8002298 <DMA2_Stream4_IRQHandler+0x148>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0310 	and.w	r3, r3, #16
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d026      	beq.n	8002234 <DMA2_Stream4_IRQHandler+0xe4>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 80021e6:	4b2d      	ldr	r3, [pc, #180]	@ (800229c <DMA2_Stream4_IRQHandler+0x14c>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d021      	beq.n	8002234 <DMA2_Stream4_IRQHandler+0xe4>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80021f0:	4b2a      	ldr	r3, [pc, #168]	@ (800229c <DMA2_Stream4_IRQHandler+0x14c>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021f6:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CHTIF4;
 80021f8:	4b26      	ldr	r3, [pc, #152]	@ (8002294 <DMA2_Stream4_IRQHandler+0x144>)
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	4a25      	ldr	r2, [pc, #148]	@ (8002294 <DMA2_Stream4_IRQHandler+0x144>)
 80021fe:	f043 0310 	orr.w	r3, r3, #16
 8002202:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream4_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8002204:	4b25      	ldr	r3, [pc, #148]	@ (800229c <DMA2_Stream4_IRQHandler+0x14c>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800220a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800220e:	4293      	cmp	r3, r2
 8002210:	d110      	bne.n	8002234 <DMA2_Stream4_IRQHandler+0xe4>
			{
				if((__DMA2_Stream4_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8002212:	4b22      	ldr	r3, [pc, #136]	@ (800229c <DMA2_Stream4_IRQHandler+0x14c>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800221e:	2b00      	cmp	r3, #0
 8002220:	d004      	beq.n	800222c <DMA2_Stream4_IRQHandler+0xdc>
				{
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8002222:	4b1e      	ldr	r3, [pc, #120]	@ (800229c <DMA2_Stream4_IRQHandler+0x14c>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002228:	4798      	blx	r3
 800222a:	e003      	b.n	8002234 <DMA2_Stream4_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 800222c:	4b1b      	ldr	r3, [pc, #108]	@ (800229c <DMA2_Stream4_IRQHandler+0x14c>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002232:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF4)
 8002234:	4b18      	ldr	r3, [pc, #96]	@ (8002298 <DMA2_Stream4_IRQHandler+0x148>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0320 	and.w	r3, r3, #32
 800223c:	2b00      	cmp	r3, #0
 800223e:	d026      	beq.n	800228e <DMA2_Stream4_IRQHandler+0x13e>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8002240:	4b16      	ldr	r3, [pc, #88]	@ (800229c <DMA2_Stream4_IRQHandler+0x14c>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002246:	2b00      	cmp	r3, #0
 8002248:	d021      	beq.n	800228e <DMA2_Stream4_IRQHandler+0x13e>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 800224a:	4b14      	ldr	r3, [pc, #80]	@ (800229c <DMA2_Stream4_IRQHandler+0x14c>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002250:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTCIF4;
 8002252:	4b10      	ldr	r3, [pc, #64]	@ (8002294 <DMA2_Stream4_IRQHandler+0x144>)
 8002254:	68db      	ldr	r3, [r3, #12]
 8002256:	4a0f      	ldr	r2, [pc, #60]	@ (8002294 <DMA2_Stream4_IRQHandler+0x144>)
 8002258:	f043 0320 	orr.w	r3, r3, #32
 800225c:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream4_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 800225e:	4b0f      	ldr	r3, [pc, #60]	@ (800229c <DMA2_Stream4_IRQHandler+0x14c>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002264:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002268:	4293      	cmp	r3, r2
 800226a:	d110      	bne.n	800228e <DMA2_Stream4_IRQHandler+0x13e>
			{
				if((__DMA2_Stream4_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800226c:	4b0b      	ldr	r3, [pc, #44]	@ (800229c <DMA2_Stream4_IRQHandler+0x14c>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002278:	2b00      	cmp	r3, #0
 800227a:	d004      	beq.n	8002286 <DMA2_Stream4_IRQHandler+0x136>
				{
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800227c:	4b07      	ldr	r3, [pc, #28]	@ (800229c <DMA2_Stream4_IRQHandler+0x14c>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002282:	4798      	blx	r3
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8002284:	e003      	b.n	800228e <DMA2_Stream4_IRQHandler+0x13e>
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8002286:	4b05      	ldr	r3, [pc, #20]	@ (800229c <DMA2_Stream4_IRQHandler+0x14c>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800228c:	4798      	blx	r3
}
 800228e:	bf00      	nop
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	40026400 	.word	0x40026400
 8002298:	20000554 	.word	0x20000554
 800229c:	20000540 	.word	0x20000540

080022a0 <DMA2_Stream5_IRQHandler>:




void DMA2_Stream5_IRQHandler(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
	DMA_HISR = DMA2 -> HISR;
 80022a4:	4b4f      	ldr	r3, [pc, #316]	@ (80023e4 <DMA2_Stream5_IRQHandler+0x144>)
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	4a4f      	ldr	r2, [pc, #316]	@ (80023e8 <DMA2_Stream5_IRQHandler+0x148>)
 80022aa:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF5)
 80022ac:	4b4e      	ldr	r3, [pc, #312]	@ (80023e8 <DMA2_Stream5_IRQHandler+0x148>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d00e      	beq.n	80022d6 <DMA2_Stream5_IRQHandler+0x36>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.FIFO_Error_ISR)
 80022b8:	4b4c      	ldr	r3, [pc, #304]	@ (80023ec <DMA2_Stream5_IRQHandler+0x14c>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d009      	beq.n	80022d6 <DMA2_Stream5_IRQHandler+0x36>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.FIFO_Error_ISR();
 80022c2:	4b4a      	ldr	r3, [pc, #296]	@ (80023ec <DMA2_Stream5_IRQHandler+0x14c>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022c8:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CFEIF5;
 80022ca:	4b46      	ldr	r3, [pc, #280]	@ (80023e4 <DMA2_Stream5_IRQHandler+0x144>)
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	4a45      	ldr	r2, [pc, #276]	@ (80023e4 <DMA2_Stream5_IRQHandler+0x144>)
 80022d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022d4:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF5)
 80022d6:	4b44      	ldr	r3, [pc, #272]	@ (80023e8 <DMA2_Stream5_IRQHandler+0x148>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d00e      	beq.n	8002300 <DMA2_Stream5_IRQHandler+0x60>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 80022e2:	4b42      	ldr	r3, [pc, #264]	@ (80023ec <DMA2_Stream5_IRQHandler+0x14c>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d009      	beq.n	8002300 <DMA2_Stream5_IRQHandler+0x60>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 80022ec:	4b3f      	ldr	r3, [pc, #252]	@ (80023ec <DMA2_Stream5_IRQHandler+0x14c>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f2:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF5;
 80022f4:	4b3b      	ldr	r3, [pc, #236]	@ (80023e4 <DMA2_Stream5_IRQHandler+0x144>)
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	4a3a      	ldr	r2, [pc, #232]	@ (80023e4 <DMA2_Stream5_IRQHandler+0x144>)
 80022fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022fe:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF5)
 8002300:	4b39      	ldr	r3, [pc, #228]	@ (80023e8 <DMA2_Stream5_IRQHandler+0x148>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002308:	2b00      	cmp	r3, #0
 800230a:	d00e      	beq.n	800232a <DMA2_Stream5_IRQHandler+0x8a>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.Transfer_Error_ISR)
 800230c:	4b37      	ldr	r3, [pc, #220]	@ (80023ec <DMA2_Stream5_IRQHandler+0x14c>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002312:	2b00      	cmp	r3, #0
 8002314:	d009      	beq.n	800232a <DMA2_Stream5_IRQHandler+0x8a>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8002316:	4b35      	ldr	r3, [pc, #212]	@ (80023ec <DMA2_Stream5_IRQHandler+0x14c>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800231c:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTEIF5;
 800231e:	4b31      	ldr	r3, [pc, #196]	@ (80023e4 <DMA2_Stream5_IRQHandler+0x144>)
 8002320:	68db      	ldr	r3, [r3, #12]
 8002322:	4a30      	ldr	r2, [pc, #192]	@ (80023e4 <DMA2_Stream5_IRQHandler+0x144>)
 8002324:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002328:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF5)
 800232a:	4b2f      	ldr	r3, [pc, #188]	@ (80023e8 <DMA2_Stream5_IRQHandler+0x148>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002332:	2b00      	cmp	r3, #0
 8002334:	d026      	beq.n	8002384 <DMA2_Stream5_IRQHandler+0xe4>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8002336:	4b2d      	ldr	r3, [pc, #180]	@ (80023ec <DMA2_Stream5_IRQHandler+0x14c>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800233c:	2b00      	cmp	r3, #0
 800233e:	d021      	beq.n	8002384 <DMA2_Stream5_IRQHandler+0xe4>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8002340:	4b2a      	ldr	r3, [pc, #168]	@ (80023ec <DMA2_Stream5_IRQHandler+0x14c>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002346:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CHTIF5;
 8002348:	4b26      	ldr	r3, [pc, #152]	@ (80023e4 <DMA2_Stream5_IRQHandler+0x144>)
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	4a25      	ldr	r2, [pc, #148]	@ (80023e4 <DMA2_Stream5_IRQHandler+0x144>)
 800234e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002352:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream5_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8002354:	4b25      	ldr	r3, [pc, #148]	@ (80023ec <DMA2_Stream5_IRQHandler+0x14c>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800235a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800235e:	4293      	cmp	r3, r2
 8002360:	d110      	bne.n	8002384 <DMA2_Stream5_IRQHandler+0xe4>
			{
				if((__DMA2_Stream5_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8002362:	4b22      	ldr	r3, [pc, #136]	@ (80023ec <DMA2_Stream5_IRQHandler+0x14c>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800236e:	2b00      	cmp	r3, #0
 8002370:	d004      	beq.n	800237c <DMA2_Stream5_IRQHandler+0xdc>
				{
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8002372:	4b1e      	ldr	r3, [pc, #120]	@ (80023ec <DMA2_Stream5_IRQHandler+0x14c>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002378:	4798      	blx	r3
 800237a:	e003      	b.n	8002384 <DMA2_Stream5_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 800237c:	4b1b      	ldr	r3, [pc, #108]	@ (80023ec <DMA2_Stream5_IRQHandler+0x14c>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002382:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF5)
 8002384:	4b18      	ldr	r3, [pc, #96]	@ (80023e8 <DMA2_Stream5_IRQHandler+0x148>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800238c:	2b00      	cmp	r3, #0
 800238e:	d026      	beq.n	80023de <DMA2_Stream5_IRQHandler+0x13e>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8002390:	4b16      	ldr	r3, [pc, #88]	@ (80023ec <DMA2_Stream5_IRQHandler+0x14c>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002396:	2b00      	cmp	r3, #0
 8002398:	d021      	beq.n	80023de <DMA2_Stream5_IRQHandler+0x13e>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 800239a:	4b14      	ldr	r3, [pc, #80]	@ (80023ec <DMA2_Stream5_IRQHandler+0x14c>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023a0:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTCIF5;
 80023a2:	4b10      	ldr	r3, [pc, #64]	@ (80023e4 <DMA2_Stream5_IRQHandler+0x144>)
 80023a4:	68db      	ldr	r3, [r3, #12]
 80023a6:	4a0f      	ldr	r2, [pc, #60]	@ (80023e4 <DMA2_Stream5_IRQHandler+0x144>)
 80023a8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80023ac:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream5_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80023ae:	4b0f      	ldr	r3, [pc, #60]	@ (80023ec <DMA2_Stream5_IRQHandler+0x14c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023b4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d110      	bne.n	80023de <DMA2_Stream5_IRQHandler+0x13e>
			{
				if((__DMA2_Stream5_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80023bc:	4b0b      	ldr	r3, [pc, #44]	@ (80023ec <DMA2_Stream5_IRQHandler+0x14c>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d004      	beq.n	80023d6 <DMA2_Stream5_IRQHandler+0x136>
				{
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80023cc:	4b07      	ldr	r3, [pc, #28]	@ (80023ec <DMA2_Stream5_IRQHandler+0x14c>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023d2:	4798      	blx	r3
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 80023d4:	e003      	b.n	80023de <DMA2_Stream5_IRQHandler+0x13e>
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80023d6:	4b05      	ldr	r3, [pc, #20]	@ (80023ec <DMA2_Stream5_IRQHandler+0x14c>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023dc:	4798      	blx	r3
}
 80023de:	bf00      	nop
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	40026400 	.word	0x40026400
 80023e8:	20000554 	.word	0x20000554
 80023ec:	20000544 	.word	0x20000544

080023f0 <DMA2_Stream6_IRQHandler>:



void DMA2_Stream6_IRQHandler(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0
	DMA_HISR = DMA2 -> HISR;
 80023f4:	4b4f      	ldr	r3, [pc, #316]	@ (8002534 <DMA2_Stream6_IRQHandler+0x144>)
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	4a4f      	ldr	r2, [pc, #316]	@ (8002538 <DMA2_Stream6_IRQHandler+0x148>)
 80023fa:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF6)
 80023fc:	4b4e      	ldr	r3, [pc, #312]	@ (8002538 <DMA2_Stream6_IRQHandler+0x148>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d00e      	beq.n	8002426 <DMA2_Stream6_IRQHandler+0x36>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8002408:	4b4c      	ldr	r3, [pc, #304]	@ (800253c <DMA2_Stream6_IRQHandler+0x14c>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800240e:	2b00      	cmp	r3, #0
 8002410:	d009      	beq.n	8002426 <DMA2_Stream6_IRQHandler+0x36>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8002412:	4b4a      	ldr	r3, [pc, #296]	@ (800253c <DMA2_Stream6_IRQHandler+0x14c>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002418:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CFEIF6;
 800241a:	4b46      	ldr	r3, [pc, #280]	@ (8002534 <DMA2_Stream6_IRQHandler+0x144>)
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	4a45      	ldr	r2, [pc, #276]	@ (8002534 <DMA2_Stream6_IRQHandler+0x144>)
 8002420:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002424:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF6)
 8002426:	4b44      	ldr	r3, [pc, #272]	@ (8002538 <DMA2_Stream6_IRQHandler+0x148>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800242e:	2b00      	cmp	r3, #0
 8002430:	d00e      	beq.n	8002450 <DMA2_Stream6_IRQHandler+0x60>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8002432:	4b42      	ldr	r3, [pc, #264]	@ (800253c <DMA2_Stream6_IRQHandler+0x14c>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002438:	2b00      	cmp	r3, #0
 800243a:	d009      	beq.n	8002450 <DMA2_Stream6_IRQHandler+0x60>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 800243c:	4b3f      	ldr	r3, [pc, #252]	@ (800253c <DMA2_Stream6_IRQHandler+0x14c>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002442:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF6;
 8002444:	4b3b      	ldr	r3, [pc, #236]	@ (8002534 <DMA2_Stream6_IRQHandler+0x144>)
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	4a3a      	ldr	r2, [pc, #232]	@ (8002534 <DMA2_Stream6_IRQHandler+0x144>)
 800244a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800244e:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF6)
 8002450:	4b39      	ldr	r3, [pc, #228]	@ (8002538 <DMA2_Stream6_IRQHandler+0x148>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d00e      	beq.n	800247a <DMA2_Stream6_IRQHandler+0x8a>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.Transfer_Error_ISR)
 800245c:	4b37      	ldr	r3, [pc, #220]	@ (800253c <DMA2_Stream6_IRQHandler+0x14c>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002462:	2b00      	cmp	r3, #0
 8002464:	d009      	beq.n	800247a <DMA2_Stream6_IRQHandler+0x8a>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8002466:	4b35      	ldr	r3, [pc, #212]	@ (800253c <DMA2_Stream6_IRQHandler+0x14c>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800246c:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTEIF6;
 800246e:	4b31      	ldr	r3, [pc, #196]	@ (8002534 <DMA2_Stream6_IRQHandler+0x144>)
 8002470:	68db      	ldr	r3, [r3, #12]
 8002472:	4a30      	ldr	r2, [pc, #192]	@ (8002534 <DMA2_Stream6_IRQHandler+0x144>)
 8002474:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002478:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF6)
 800247a:	4b2f      	ldr	r3, [pc, #188]	@ (8002538 <DMA2_Stream6_IRQHandler+0x148>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d026      	beq.n	80024d4 <DMA2_Stream6_IRQHandler+0xe4>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8002486:	4b2d      	ldr	r3, [pc, #180]	@ (800253c <DMA2_Stream6_IRQHandler+0x14c>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800248c:	2b00      	cmp	r3, #0
 800248e:	d021      	beq.n	80024d4 <DMA2_Stream6_IRQHandler+0xe4>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8002490:	4b2a      	ldr	r3, [pc, #168]	@ (800253c <DMA2_Stream6_IRQHandler+0x14c>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002496:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CHTIF6;
 8002498:	4b26      	ldr	r3, [pc, #152]	@ (8002534 <DMA2_Stream6_IRQHandler+0x144>)
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	4a25      	ldr	r2, [pc, #148]	@ (8002534 <DMA2_Stream6_IRQHandler+0x144>)
 800249e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80024a2:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream6_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80024a4:	4b25      	ldr	r3, [pc, #148]	@ (800253c <DMA2_Stream6_IRQHandler+0x14c>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024aa:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d110      	bne.n	80024d4 <DMA2_Stream6_IRQHandler+0xe4>
			{
				if((__DMA2_Stream6_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80024b2:	4b22      	ldr	r3, [pc, #136]	@ (800253c <DMA2_Stream6_IRQHandler+0x14c>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d004      	beq.n	80024cc <DMA2_Stream6_IRQHandler+0xdc>
				{
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80024c2:	4b1e      	ldr	r3, [pc, #120]	@ (800253c <DMA2_Stream6_IRQHandler+0x14c>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80024c8:	4798      	blx	r3
 80024ca:	e003      	b.n	80024d4 <DMA2_Stream6_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80024cc:	4b1b      	ldr	r3, [pc, #108]	@ (800253c <DMA2_Stream6_IRQHandler+0x14c>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024d2:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF6)
 80024d4:	4b18      	ldr	r3, [pc, #96]	@ (8002538 <DMA2_Stream6_IRQHandler+0x148>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d026      	beq.n	800252e <DMA2_Stream6_IRQHandler+0x13e>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 80024e0:	4b16      	ldr	r3, [pc, #88]	@ (800253c <DMA2_Stream6_IRQHandler+0x14c>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d021      	beq.n	800252e <DMA2_Stream6_IRQHandler+0x13e>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 80024ea:	4b14      	ldr	r3, [pc, #80]	@ (800253c <DMA2_Stream6_IRQHandler+0x14c>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024f0:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTCIF6;
 80024f2:	4b10      	ldr	r3, [pc, #64]	@ (8002534 <DMA2_Stream6_IRQHandler+0x144>)
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	4a0f      	ldr	r2, [pc, #60]	@ (8002534 <DMA2_Stream6_IRQHandler+0x144>)
 80024f8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80024fc:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream6_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80024fe:	4b0f      	ldr	r3, [pc, #60]	@ (800253c <DMA2_Stream6_IRQHandler+0x14c>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002504:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002508:	4293      	cmp	r3, r2
 800250a:	d110      	bne.n	800252e <DMA2_Stream6_IRQHandler+0x13e>
			{
				if((__DMA2_Stream6_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800250c:	4b0b      	ldr	r3, [pc, #44]	@ (800253c <DMA2_Stream6_IRQHandler+0x14c>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002518:	2b00      	cmp	r3, #0
 800251a:	d004      	beq.n	8002526 <DMA2_Stream6_IRQHandler+0x136>
				{
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800251c:	4b07      	ldr	r3, [pc, #28]	@ (800253c <DMA2_Stream6_IRQHandler+0x14c>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002522:	4798      	blx	r3
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8002524:	e003      	b.n	800252e <DMA2_Stream6_IRQHandler+0x13e>
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8002526:	4b05      	ldr	r3, [pc, #20]	@ (800253c <DMA2_Stream6_IRQHandler+0x14c>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800252c:	4798      	blx	r3
}
 800252e:	bf00      	nop
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	40026400 	.word	0x40026400
 8002538:	20000554 	.word	0x20000554
 800253c:	20000548 	.word	0x20000548

08002540 <DMA2_Stream7_IRQHandler>:


void DMA2_Stream7_IRQHandler(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
	DMA_HISR = DMA2 -> HISR;
 8002544:	4b4f      	ldr	r3, [pc, #316]	@ (8002684 <DMA2_Stream7_IRQHandler+0x144>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	4a4f      	ldr	r2, [pc, #316]	@ (8002688 <DMA2_Stream7_IRQHandler+0x148>)
 800254a:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF7)
 800254c:	4b4e      	ldr	r3, [pc, #312]	@ (8002688 <DMA2_Stream7_IRQHandler+0x148>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d00e      	beq.n	8002576 <DMA2_Stream7_IRQHandler+0x36>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8002558:	4b4c      	ldr	r3, [pc, #304]	@ (800268c <DMA2_Stream7_IRQHandler+0x14c>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800255e:	2b00      	cmp	r3, #0
 8002560:	d009      	beq.n	8002576 <DMA2_Stream7_IRQHandler+0x36>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8002562:	4b4a      	ldr	r3, [pc, #296]	@ (800268c <DMA2_Stream7_IRQHandler+0x14c>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002568:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CFEIF7;
 800256a:	4b46      	ldr	r3, [pc, #280]	@ (8002684 <DMA2_Stream7_IRQHandler+0x144>)
 800256c:	68db      	ldr	r3, [r3, #12]
 800256e:	4a45      	ldr	r2, [pc, #276]	@ (8002684 <DMA2_Stream7_IRQHandler+0x144>)
 8002570:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002574:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF7)
 8002576:	4b44      	ldr	r3, [pc, #272]	@ (8002688 <DMA2_Stream7_IRQHandler+0x148>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800257e:	2b00      	cmp	r3, #0
 8002580:	d00e      	beq.n	80025a0 <DMA2_Stream7_IRQHandler+0x60>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8002582:	4b42      	ldr	r3, [pc, #264]	@ (800268c <DMA2_Stream7_IRQHandler+0x14c>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002588:	2b00      	cmp	r3, #0
 800258a:	d009      	beq.n	80025a0 <DMA2_Stream7_IRQHandler+0x60>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 800258c:	4b3f      	ldr	r3, [pc, #252]	@ (800268c <DMA2_Stream7_IRQHandler+0x14c>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002592:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF7;
 8002594:	4b3b      	ldr	r3, [pc, #236]	@ (8002684 <DMA2_Stream7_IRQHandler+0x144>)
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	4a3a      	ldr	r2, [pc, #232]	@ (8002684 <DMA2_Stream7_IRQHandler+0x144>)
 800259a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800259e:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF7)
 80025a0:	4b39      	ldr	r3, [pc, #228]	@ (8002688 <DMA2_Stream7_IRQHandler+0x148>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d00e      	beq.n	80025ca <DMA2_Stream7_IRQHandler+0x8a>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.Transfer_Error_ISR)
 80025ac:	4b37      	ldr	r3, [pc, #220]	@ (800268c <DMA2_Stream7_IRQHandler+0x14c>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d009      	beq.n	80025ca <DMA2_Stream7_IRQHandler+0x8a>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.Transfer_Error_ISR();
 80025b6:	4b35      	ldr	r3, [pc, #212]	@ (800268c <DMA2_Stream7_IRQHandler+0x14c>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025bc:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTEIF7;
 80025be:	4b31      	ldr	r3, [pc, #196]	@ (8002684 <DMA2_Stream7_IRQHandler+0x144>)
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	4a30      	ldr	r2, [pc, #192]	@ (8002684 <DMA2_Stream7_IRQHandler+0x144>)
 80025c4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80025c8:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF7)
 80025ca:	4b2f      	ldr	r3, [pc, #188]	@ (8002688 <DMA2_Stream7_IRQHandler+0x148>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d026      	beq.n	8002624 <DMA2_Stream7_IRQHandler+0xe4>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 80025d6:	4b2d      	ldr	r3, [pc, #180]	@ (800268c <DMA2_Stream7_IRQHandler+0x14c>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d021      	beq.n	8002624 <DMA2_Stream7_IRQHandler+0xe4>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80025e0:	4b2a      	ldr	r3, [pc, #168]	@ (800268c <DMA2_Stream7_IRQHandler+0x14c>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025e6:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CHTIF7;
 80025e8:	4b26      	ldr	r3, [pc, #152]	@ (8002684 <DMA2_Stream7_IRQHandler+0x144>)
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	4a25      	ldr	r2, [pc, #148]	@ (8002684 <DMA2_Stream7_IRQHandler+0x144>)
 80025ee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80025f2:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream7_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80025f4:	4b25      	ldr	r3, [pc, #148]	@ (800268c <DMA2_Stream7_IRQHandler+0x14c>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025fa:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80025fe:	4293      	cmp	r3, r2
 8002600:	d110      	bne.n	8002624 <DMA2_Stream7_IRQHandler+0xe4>
			{
				if((__DMA2_Stream7_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8002602:	4b22      	ldr	r3, [pc, #136]	@ (800268c <DMA2_Stream7_IRQHandler+0x14c>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d004      	beq.n	800261c <DMA2_Stream7_IRQHandler+0xdc>
				{
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8002612:	4b1e      	ldr	r3, [pc, #120]	@ (800268c <DMA2_Stream7_IRQHandler+0x14c>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002618:	4798      	blx	r3
 800261a:	e003      	b.n	8002624 <DMA2_Stream7_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 800261c:	4b1b      	ldr	r3, [pc, #108]	@ (800268c <DMA2_Stream7_IRQHandler+0x14c>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002622:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF7)
 8002624:	4b18      	ldr	r3, [pc, #96]	@ (8002688 <DMA2_Stream7_IRQHandler+0x148>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800262c:	2b00      	cmp	r3, #0
 800262e:	d026      	beq.n	800267e <DMA2_Stream7_IRQHandler+0x13e>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8002630:	4b16      	ldr	r3, [pc, #88]	@ (800268c <DMA2_Stream7_IRQHandler+0x14c>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002636:	2b00      	cmp	r3, #0
 8002638:	d021      	beq.n	800267e <DMA2_Stream7_IRQHandler+0x13e>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 800263a:	4b14      	ldr	r3, [pc, #80]	@ (800268c <DMA2_Stream7_IRQHandler+0x14c>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002640:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTCIF7;
 8002642:	4b10      	ldr	r3, [pc, #64]	@ (8002684 <DMA2_Stream7_IRQHandler+0x144>)
 8002644:	68db      	ldr	r3, [r3, #12]
 8002646:	4a0f      	ldr	r2, [pc, #60]	@ (8002684 <DMA2_Stream7_IRQHandler+0x144>)
 8002648:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800264c:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream7_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 800264e:	4b0f      	ldr	r3, [pc, #60]	@ (800268c <DMA2_Stream7_IRQHandler+0x14c>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002654:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002658:	4293      	cmp	r3, r2
 800265a:	d110      	bne.n	800267e <DMA2_Stream7_IRQHandler+0x13e>
			{
				if((__DMA2_Stream7_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800265c:	4b0b      	ldr	r3, [pc, #44]	@ (800268c <DMA2_Stream7_IRQHandler+0x14c>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002668:	2b00      	cmp	r3, #0
 800266a:	d004      	beq.n	8002676 <DMA2_Stream7_IRQHandler+0x136>
				{
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800266c:	4b07      	ldr	r3, [pc, #28]	@ (800268c <DMA2_Stream7_IRQHandler+0x14c>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002672:	4798      	blx	r3
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8002674:	e003      	b.n	800267e <DMA2_Stream7_IRQHandler+0x13e>
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8002676:	4b05      	ldr	r3, [pc, #20]	@ (800268c <DMA2_Stream7_IRQHandler+0x14c>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800267c:	4798      	blx	r3
}
 800267e:	bf00      	nop
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	40026400 	.word	0x40026400
 8002688:	20000554 	.word	0x20000554
 800268c:	2000054c 	.word	0x2000054c

08002690 <DMA_Clock_Enable>:
 * the RCC AHB1 peripheral clock enable register.
 *
 * @param[in] config Pointer to the `DMA_Config` structure that contains the DMA controller configuration.
 */
void DMA_Clock_Enable(DMA_Config *config)
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
	if(config -> Request.Controller == DMA1){
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a0c      	ldr	r2, [pc, #48]	@ (80026d0 <DMA_Clock_Enable+0x40>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d105      	bne.n	80026ae <DMA_Clock_Enable+0x1e>
		RCC -> AHB1ENR |= RCC_AHB1ENR_DMA1EN;
 80026a2:	4b0c      	ldr	r3, [pc, #48]	@ (80026d4 <DMA_Clock_Enable+0x44>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a6:	4a0b      	ldr	r2, [pc, #44]	@ (80026d4 <DMA_Clock_Enable+0x44>)
 80026a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80026ac:	6313      	str	r3, [r2, #48]	@ 0x30
	}
	if(config -> Request.Controller == DMA2)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a09      	ldr	r2, [pc, #36]	@ (80026d8 <DMA_Clock_Enable+0x48>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d105      	bne.n	80026c4 <DMA_Clock_Enable+0x34>
	{
		RCC -> AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 80026b8:	4b06      	ldr	r3, [pc, #24]	@ (80026d4 <DMA_Clock_Enable+0x44>)
 80026ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026bc:	4a05      	ldr	r2, [pc, #20]	@ (80026d4 <DMA_Clock_Enable+0x44>)
 80026be:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80026c2:	6313      	str	r3, [r2, #48]	@ 0x30
	}
}
 80026c4:	bf00      	nop
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr
 80026d0:	40026000 	.word	0x40026000
 80026d4:	40023800 	.word	0x40023800
 80026d8:	40026400 	.word	0x40026400

080026dc <DMA_Init>:
 * @param[in] config Pointer to the `DMA_Config` structure containing the configuration parameters.
 *
 * @return int8_t Returns 1 on successful initialization, or -1 if an error occurs.
 */
int8_t DMA_Init(DMA_Config *config)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
	//	DMA_Clock_Disable(config);
	DMA_Clock_Enable(config);  // Enable the clock for the specified DMA controller
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f7ff ffd3 	bl	8002690 <DMA_Clock_Enable>

	if (config->Request.Stream->CR & DMA_SxCR_EN)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f003 0301 	and.w	r3, r3, #1
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d00f      	beq.n	8002718 <DMA_Init+0x3c>
	{
		config->Request.Stream->CR &= ~DMA_SxCR_EN;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	f022 0201 	bic.w	r2, r2, #1
 8002706:	601a      	str	r2, [r3, #0]
		while (config->Request.Stream->CR & DMA_SxCR_EN);  // Wait until disabled
 8002708:	bf00      	nop
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0301 	and.w	r3, r3, #1
 8002714:	2b00      	cmp	r3, #0
 8002716:	d1f8      	bne.n	800270a <DMA_Init+0x2e>
	}


	config->Request.Stream->CR |= config->Request.channel << DMA_SxCR_CHSEL_Pos;  // Set the DMA channel
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	6819      	ldr	r1, [r3, #0]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	7a1b      	ldrb	r3, [r3, #8]
 8002722:	065a      	lsls	r2, r3, #25
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	430a      	orrs	r2, r1
 800272a:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->circular_mode;  // Configure circular mode
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	6819      	ldr	r1, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	699a      	ldr	r2, [r3, #24]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	430a      	orrs	r2, r1
 800273c:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->flow_control;  // Set flow control
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	6819      	ldr	r1, [r3, #0]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	68da      	ldr	r2, [r3, #12]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	430a      	orrs	r2, r1
 800274e:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->priority_level;  // Set priority level
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	6819      	ldr	r1, [r3, #0]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	695a      	ldr	r2, [r3, #20]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	430a      	orrs	r2, r1
 8002760:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->memory_data_size;  // Set memory data size
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	6819      	ldr	r1, [r3, #0]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	430a      	orrs	r2, r1
 8002772:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->peripheral_data_size;  // Set peripheral data size
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	6819      	ldr	r1, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	430a      	orrs	r2, r1
 8002784:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->transfer_direction;  // Set transfer direction
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	6819      	ldr	r1, [r3, #0]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	691a      	ldr	r2, [r3, #16]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	430a      	orrs	r2, r1
 8002796:	601a      	str	r2, [r3, #0]

	// Configure DMA interrupts if enabled


	if(config->interrupts != DMA_Configuration.DMA_Interrupts.Disable)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	69db      	ldr	r3, [r3, #28]
 800279c:	2200      	movs	r2, #0
 800279e:	4293      	cmp	r3, r2
 80027a0:	f000 8110 	beq.w	80029c4 <DMA_Init+0x2e8>
	{

		if(config->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	69db      	ldr	r3, [r3, #28]
 80027a8:	2280      	movs	r2, #128	@ 0x80
 80027aa:	4013      	ands	r3, r2
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d008      	beq.n	80027c2 <DMA_Init+0xe6>
		{
			config->Request.Stream->FCR |= config->interrupts;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	6959      	ldr	r1, [r3, #20]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	69da      	ldr	r2, [r3, #28]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	430a      	orrs	r2, r1
 80027c0:	615a      	str	r2, [r3, #20]
		}

		if(config->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	69db      	ldr	r3, [r3, #28]
 80027c6:	2210      	movs	r2, #16
 80027c8:	4013      	ands	r3, r2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d007      	beq.n	80027de <DMA_Init+0x102>
		{
			config->Request.Stream->CR |= DMA_SxCR_TCIE;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f042 0210 	orr.w	r2, r2, #16
 80027dc:	601a      	str	r2, [r3, #0]
		}

		if(config->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	69db      	ldr	r3, [r3, #28]
 80027e2:	2208      	movs	r2, #8
 80027e4:	4013      	ands	r3, r2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d007      	beq.n	80027fa <DMA_Init+0x11e>
		{
			config->Request.Stream->CR |= DMA_SxCR_HTIE;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	f042 0208 	orr.w	r2, r2, #8
 80027f8:	601a      	str	r2, [r3, #0]
		}

		if(config->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	69db      	ldr	r3, [r3, #28]
 80027fe:	2204      	movs	r2, #4
 8002800:	4013      	ands	r3, r2
 8002802:	2b00      	cmp	r3, #0
 8002804:	d007      	beq.n	8002816 <DMA_Init+0x13a>
		{
			config->Request.Stream->CR |= DMA_SxCR_TEIE;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f042 0204 	orr.w	r2, r2, #4
 8002814:	601a      	str	r2, [r3, #0]
		}
		if(config->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	69db      	ldr	r3, [r3, #28]
 800281a:	2202      	movs	r2, #2
 800281c:	4013      	ands	r3, r2
 800281e:	2b00      	cmp	r3, #0
 8002820:	d007      	beq.n	8002832 <DMA_Init+0x156>
		{
			config->Request.Stream->CR |= DMA_SxCR_DMEIE;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f042 0202 	orr.w	r2, r2, #2
 8002830:	601a      	str	r2, [r3, #0]
		}

		// Enable the corresponding NVIC interrupt for the DMA stream
		if(config->Request.Controller == DMA1)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a80      	ldr	r2, [pc, #512]	@ (8002a38 <DMA_Init+0x35c>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d15f      	bne.n	80028fc <DMA_Init+0x220>
		{
			if(config->Request.Stream == DMA1_Stream0){
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	4a7e      	ldr	r2, [pc, #504]	@ (8002a3c <DMA_Init+0x360>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d106      	bne.n	8002854 <DMA_Init+0x178>
				__DMA1_Stream0_Config__ = config;
 8002846:	4a7e      	ldr	r2, [pc, #504]	@ (8002a40 <DMA_Init+0x364>)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800284c:	200b      	movs	r0, #11
 800284e:	f7fe fbad 	bl	8000fac <__NVIC_EnableIRQ>
 8002852:	e0b7      	b.n	80029c4 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream1){
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	4a7a      	ldr	r2, [pc, #488]	@ (8002a44 <DMA_Init+0x368>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d106      	bne.n	800286c <DMA_Init+0x190>
				__DMA1_Stream1_Config__ = config;
 800285e:	4a7a      	ldr	r2, [pc, #488]	@ (8002a48 <DMA_Init+0x36c>)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002864:	200c      	movs	r0, #12
 8002866:	f7fe fba1 	bl	8000fac <__NVIC_EnableIRQ>
 800286a:	e0ab      	b.n	80029c4 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream2){
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	4a76      	ldr	r2, [pc, #472]	@ (8002a4c <DMA_Init+0x370>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d106      	bne.n	8002884 <DMA_Init+0x1a8>
				__DMA1_Stream2_Config__ = config;
 8002876:	4a76      	ldr	r2, [pc, #472]	@ (8002a50 <DMA_Init+0x374>)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800287c:	200d      	movs	r0, #13
 800287e:	f7fe fb95 	bl	8000fac <__NVIC_EnableIRQ>
 8002882:	e09f      	b.n	80029c4 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream3){
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	4a72      	ldr	r2, [pc, #456]	@ (8002a54 <DMA_Init+0x378>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d106      	bne.n	800289c <DMA_Init+0x1c0>
				__DMA1_Stream3_Config__ = config;
 800288e:	4a72      	ldr	r2, [pc, #456]	@ (8002a58 <DMA_Init+0x37c>)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002894:	200e      	movs	r0, #14
 8002896:	f7fe fb89 	bl	8000fac <__NVIC_EnableIRQ>
 800289a:	e093      	b.n	80029c4 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream4){
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	4a6e      	ldr	r2, [pc, #440]	@ (8002a5c <DMA_Init+0x380>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d106      	bne.n	80028b4 <DMA_Init+0x1d8>
				__DMA1_Stream4_Config__ = config;
 80028a6:	4a6e      	ldr	r2, [pc, #440]	@ (8002a60 <DMA_Init+0x384>)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80028ac:	200f      	movs	r0, #15
 80028ae:	f7fe fb7d 	bl	8000fac <__NVIC_EnableIRQ>
 80028b2:	e087      	b.n	80029c4 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream5){
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	4a6a      	ldr	r2, [pc, #424]	@ (8002a64 <DMA_Init+0x388>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d106      	bne.n	80028cc <DMA_Init+0x1f0>
				__DMA1_Stream5_Config__ = config;
 80028be:	4a6a      	ldr	r2, [pc, #424]	@ (8002a68 <DMA_Init+0x38c>)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80028c4:	2010      	movs	r0, #16
 80028c6:	f7fe fb71 	bl	8000fac <__NVIC_EnableIRQ>
 80028ca:	e07b      	b.n	80029c4 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream6) {
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	4a66      	ldr	r2, [pc, #408]	@ (8002a6c <DMA_Init+0x390>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d106      	bne.n	80028e4 <DMA_Init+0x208>
				__DMA1_Stream6_Config__ = config;
 80028d6:	4a66      	ldr	r2, [pc, #408]	@ (8002a70 <DMA_Init+0x394>)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80028dc:	2011      	movs	r0, #17
 80028de:	f7fe fb65 	bl	8000fac <__NVIC_EnableIRQ>
 80028e2:	e06f      	b.n	80029c4 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream7){
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	4a62      	ldr	r2, [pc, #392]	@ (8002a74 <DMA_Init+0x398>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d16a      	bne.n	80029c4 <DMA_Init+0x2e8>
				__DMA1_Stream7_Config__ = config;
 80028ee:	4a62      	ldr	r2, [pc, #392]	@ (8002a78 <DMA_Init+0x39c>)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80028f4:	202f      	movs	r0, #47	@ 0x2f
 80028f6:	f7fe fb59 	bl	8000fac <__NVIC_EnableIRQ>
 80028fa:	e063      	b.n	80029c4 <DMA_Init+0x2e8>
			}
		}
		else if(config->Request.Controller == DMA2)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a5e      	ldr	r2, [pc, #376]	@ (8002a7c <DMA_Init+0x3a0>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d15e      	bne.n	80029c4 <DMA_Init+0x2e8>
		{
			if(config->Request.Stream == DMA2_Stream0){
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	4a5d      	ldr	r2, [pc, #372]	@ (8002a80 <DMA_Init+0x3a4>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d106      	bne.n	800291e <DMA_Init+0x242>
				__DMA2_Stream0_Config__ = config;
 8002910:	4a5c      	ldr	r2, [pc, #368]	@ (8002a84 <DMA_Init+0x3a8>)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002916:	2038      	movs	r0, #56	@ 0x38
 8002918:	f7fe fb48 	bl	8000fac <__NVIC_EnableIRQ>
 800291c:	e052      	b.n	80029c4 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream1){
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	4a59      	ldr	r2, [pc, #356]	@ (8002a88 <DMA_Init+0x3ac>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d106      	bne.n	8002936 <DMA_Init+0x25a>
				__DMA2_Stream1_Config__ = config;
 8002928:	4a58      	ldr	r2, [pc, #352]	@ (8002a8c <DMA_Init+0x3b0>)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800292e:	2039      	movs	r0, #57	@ 0x39
 8002930:	f7fe fb3c 	bl	8000fac <__NVIC_EnableIRQ>
 8002934:	e046      	b.n	80029c4 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream2){
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	4a55      	ldr	r2, [pc, #340]	@ (8002a90 <DMA_Init+0x3b4>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d106      	bne.n	800294e <DMA_Init+0x272>
				__DMA2_Stream2_Config__ = config;
 8002940:	4a54      	ldr	r2, [pc, #336]	@ (8002a94 <DMA_Init+0x3b8>)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002946:	203a      	movs	r0, #58	@ 0x3a
 8002948:	f7fe fb30 	bl	8000fac <__NVIC_EnableIRQ>
 800294c:	e03a      	b.n	80029c4 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream3){
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	4a51      	ldr	r2, [pc, #324]	@ (8002a98 <DMA_Init+0x3bc>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d106      	bne.n	8002966 <DMA_Init+0x28a>
				__DMA2_Stream3_Config__ = config;
 8002958:	4a50      	ldr	r2, [pc, #320]	@ (8002a9c <DMA_Init+0x3c0>)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800295e:	203b      	movs	r0, #59	@ 0x3b
 8002960:	f7fe fb24 	bl	8000fac <__NVIC_EnableIRQ>
 8002964:	e02e      	b.n	80029c4 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream4){
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	4a4d      	ldr	r2, [pc, #308]	@ (8002aa0 <DMA_Init+0x3c4>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d106      	bne.n	800297e <DMA_Init+0x2a2>
				__DMA2_Stream4_Config__ = config;
 8002970:	4a4c      	ldr	r2, [pc, #304]	@ (8002aa4 <DMA_Init+0x3c8>)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8002976:	203c      	movs	r0, #60	@ 0x3c
 8002978:	f7fe fb18 	bl	8000fac <__NVIC_EnableIRQ>
 800297c:	e022      	b.n	80029c4 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream5){
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	4a49      	ldr	r2, [pc, #292]	@ (8002aa8 <DMA_Init+0x3cc>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d106      	bne.n	8002996 <DMA_Init+0x2ba>
				__DMA2_Stream5_Config__ = config;
 8002988:	4a48      	ldr	r2, [pc, #288]	@ (8002aac <DMA_Init+0x3d0>)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 800298e:	2044      	movs	r0, #68	@ 0x44
 8002990:	f7fe fb0c 	bl	8000fac <__NVIC_EnableIRQ>
 8002994:	e016      	b.n	80029c4 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream6){
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	4a45      	ldr	r2, [pc, #276]	@ (8002ab0 <DMA_Init+0x3d4>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d106      	bne.n	80029ae <DMA_Init+0x2d2>
				__DMA2_Stream6_Config__ = config;
 80029a0:	4a44      	ldr	r2, [pc, #272]	@ (8002ab4 <DMA_Init+0x3d8>)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80029a6:	2045      	movs	r0, #69	@ 0x45
 80029a8:	f7fe fb00 	bl	8000fac <__NVIC_EnableIRQ>
 80029ac:	e00a      	b.n	80029c4 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream7){
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	4a41      	ldr	r2, [pc, #260]	@ (8002ab8 <DMA_Init+0x3dc>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d105      	bne.n	80029c4 <DMA_Init+0x2e8>
				__DMA2_Stream7_Config__ = config;
 80029b8:	4a40      	ldr	r2, [pc, #256]	@ (8002abc <DMA_Init+0x3e0>)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6013      	str	r3, [r2, #0]
				//            	NVIC_SetPriority(DMA2_Stream7_IRQn,0);
				NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80029be:	2046      	movs	r0, #70	@ 0x46
 80029c0:	f7fe faf4 	bl	8000fac <__NVIC_EnableIRQ>
			}
		}
	}

	// Configure memory and peripheral pointer increments
	config->Request.Stream->CR |= config->memory_pointer_increment;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	8c1b      	ldrh	r3, [r3, #32]
 80029ce:	4619      	mov	r1, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	430a      	orrs	r2, r1
 80029d6:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->peripheral_pointer_increment;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80029e2:	4619      	mov	r1, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	430a      	orrs	r2, r1
 80029ea:	601a      	str	r2, [r3, #0]

	// Configure circular mode
	if(config->circular_mode == DMA_Configuration.Circular_Mode.Enable)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	699b      	ldr	r3, [r3, #24]
 80029f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d108      	bne.n	8002a0a <DMA_Init+0x32e>
	{
		config->Request.Stream->CR |= DMA_SxCR_CIRC;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a06:	601a      	str	r2, [r3, #0]
 8002a08:	e010      	b.n	8002a2c <DMA_Init+0x350>
	}
	else if(config->circular_mode == DMA_Configuration.Circular_Mode.Disable)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	699b      	ldr	r3, [r3, #24]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d108      	bne.n	8002a26 <DMA_Init+0x34a>
	{
		config->Request.Stream->CR &= ~DMA_SxCR_CIRC;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002a22:	601a      	str	r2, [r3, #0]
 8002a24:	e002      	b.n	8002a2c <DMA_Init+0x350>
	}
	else
	{
		return -1;  // Return -1 if circular mode configuration is invalid
 8002a26:	f04f 33ff 	mov.w	r3, #4294967295
 8002a2a:	e000      	b.n	8002a2e <DMA_Init+0x352>
	}

	return 1;  // Return 1 on successful initialization
 8002a2c:	2301      	movs	r3, #1
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3708      	adds	r7, #8
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	40026000 	.word	0x40026000
 8002a3c:	40026010 	.word	0x40026010
 8002a40:	20000510 	.word	0x20000510
 8002a44:	40026028 	.word	0x40026028
 8002a48:	20000514 	.word	0x20000514
 8002a4c:	40026040 	.word	0x40026040
 8002a50:	20000518 	.word	0x20000518
 8002a54:	40026058 	.word	0x40026058
 8002a58:	2000051c 	.word	0x2000051c
 8002a5c:	40026070 	.word	0x40026070
 8002a60:	20000520 	.word	0x20000520
 8002a64:	40026088 	.word	0x40026088
 8002a68:	20000524 	.word	0x20000524
 8002a6c:	400260a0 	.word	0x400260a0
 8002a70:	20000528 	.word	0x20000528
 8002a74:	400260b8 	.word	0x400260b8
 8002a78:	2000052c 	.word	0x2000052c
 8002a7c:	40026400 	.word	0x40026400
 8002a80:	40026410 	.word	0x40026410
 8002a84:	20000530 	.word	0x20000530
 8002a88:	40026428 	.word	0x40026428
 8002a8c:	20000534 	.word	0x20000534
 8002a90:	40026440 	.word	0x40026440
 8002a94:	20000538 	.word	0x20000538
 8002a98:	40026458 	.word	0x40026458
 8002a9c:	2000053c 	.word	0x2000053c
 8002aa0:	40026470 	.word	0x40026470
 8002aa4:	20000540 	.word	0x20000540
 8002aa8:	40026488 	.word	0x40026488
 8002aac:	20000544 	.word	0x20000544
 8002ab0:	400264a0 	.word	0x400264a0
 8002ab4:	20000548 	.word	0x20000548
 8002ab8:	400264b8 	.word	0x400264b8
 8002abc:	2000054c 	.word	0x2000054c

08002ac0 <DMA_Set_Target>:
 * memory increment before applying the new settings.
 *
 * @param[in] config Pointer to the `DMA_Config` structure containing the target configuration.
 */
void DMA_Set_Target(DMA_Config *config)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
	config -> Request.Stream -> CR &= ~DMA_SxCR_EN;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f022 0201 	bic.w	r2, r2, #1
 8002ad6:	601a      	str	r2, [r3, #0]



	if(config -> circular_mode == DMA_Configuration.Circular_Mode.Disable)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	699b      	ldr	r3, [r3, #24]
 8002adc:	2200      	movs	r2, #0
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d108      	bne.n	8002af4 <DMA_Set_Target+0x34>
	{
		config -> Request.Stream -> CR &= ~DMA_SxCR_CIRC;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002af0:	601a      	str	r2, [r3, #0]
 8002af2:	e00d      	b.n	8002b10 <DMA_Set_Target+0x50>
	}
	else if(config -> circular_mode == DMA_Configuration.Circular_Mode.Enable)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	699b      	ldr	r3, [r3, #24]
 8002af8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d107      	bne.n	8002b10 <DMA_Set_Target+0x50>
	{
		config -> Request.Stream -> CR |= DMA_SxCR_CIRC;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b0e:	601a      	str	r2, [r3, #0]
	}

	// Clear previous data size and memory increment settings
	config -> Request.Stream -> CR &= ~(DMA_SxCR_MSIZE | DMA_SxCR_PSIZE | DMA_SxCR_MINC);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	f422 42f8 	bic.w	r2, r2, #31744	@ 0x7c00
 8002b1e:	601a      	str	r2, [r3, #0]

	// Set the peripheral data size
	config -> Request.Stream -> CR |= config -> peripheral_data_size;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	6819      	ldr	r1, [r3, #0]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	430a      	orrs	r2, r1
 8002b30:	601a      	str	r2, [r3, #0]

	// Set the memory data size
	config -> Request.Stream -> CR |= config -> memory_data_size;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	6819      	ldr	r1, [r3, #0]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	430a      	orrs	r2, r1
 8002b42:	601a      	str	r2, [r3, #0]

	// Set the number of data items to be transferred
	config -> Request.Stream -> NDTR = config -> buffer_length;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	605a      	str	r2, [r3, #4]

	// Set memory pointer increment mode
	config -> Request.Stream -> CR |= DMA_SxCR_MINC;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002b5c:	601a      	str	r2, [r3, #0]

	// Set the memory address
	config -> Request.Stream -> M0AR = (uint32_t)config->memory_address;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	687a      	ldr	r2, [r7, #4]
 8002b64:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002b66:	60da      	str	r2, [r3, #12]

	// Set the peripheral address
	config -> Request.Stream -> PAR = (uint32_t)config->peripheral_address;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	687a      	ldr	r2, [r7, #4]
 8002b6e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002b70:	609a      	str	r2, [r3, #8]
}
 8002b72:	bf00      	nop
 8002b74:	370c      	adds	r7, #12
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr
	...

08002b80 <DMA_Set_Trigger>:
 * number and the DMA controller (DMA1 or DMA2).
 *
 * @param[in] config Pointer to the `DMA_Config` structure that contains the configuration settings.
 */
void DMA_Set_Trigger(DMA_Config *config)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b087      	sub	sp, #28
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
	// Bit shift values for streams 0 to 7
	static const uint8_t LIFCR_Shifts[4] = {0, 6, 16, 22};
	static const uint8_t HIFCR_Shifts[4] = {0, 6, 16, 22};

	DMA_TypeDef *controller = config->Request.Controller;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	617b      	str	r3, [r7, #20]
	DMA_Stream_TypeDef *stream = config->Request.Stream;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	613b      	str	r3, [r7, #16]
	uint32_t shift;

	if (controller == DMA1 || controller == DMA2)
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	4a43      	ldr	r2, [pc, #268]	@ (8002ca4 <DMA_Set_Trigger+0x124>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d003      	beq.n	8002ba4 <DMA_Set_Trigger+0x24>
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	4a42      	ldr	r2, [pc, #264]	@ (8002ca8 <DMA_Set_Trigger+0x128>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d178      	bne.n	8002c96 <DMA_Set_Trigger+0x116>
	{
		// Determine the correct shift value and clear the corresponding flags in LIFCR or HIFCR
		if (stream >= DMA1_Stream0 && stream <= DMA1_Stream3)
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	4a41      	ldr	r2, [pc, #260]	@ (8002cac <DMA_Set_Trigger+0x12c>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d918      	bls.n	8002bde <DMA_Set_Trigger+0x5e>
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	4a40      	ldr	r2, [pc, #256]	@ (8002cb0 <DMA_Set_Trigger+0x130>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d814      	bhi.n	8002bde <DMA_Set_Trigger+0x5e>
		{
			shift = LIFCR_Shifts[stream - DMA1_Stream0];
 8002bb4:	693a      	ldr	r2, [r7, #16]
 8002bb6:	4b3f      	ldr	r3, [pc, #252]	@ (8002cb4 <DMA_Set_Trigger+0x134>)
 8002bb8:	4413      	add	r3, r2
 8002bba:	10db      	asrs	r3, r3, #3
 8002bbc:	4a3e      	ldr	r2, [pc, #248]	@ (8002cb8 <DMA_Set_Trigger+0x138>)
 8002bbe:	fb02 f303 	mul.w	r3, r2, r3
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	4b3d      	ldr	r3, [pc, #244]	@ (8002cbc <DMA_Set_Trigger+0x13c>)
 8002bc6:	5c9b      	ldrb	r3, [r3, r2]
 8002bc8:	60fb      	str	r3, [r7, #12]
			controller->LIFCR |= 0x3F << shift;  // Clear interrupt flags for the stream
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	213f      	movs	r1, #63	@ 0x3f
 8002bd0:	68fa      	ldr	r2, [r7, #12]
 8002bd2:	fa01 f202 	lsl.w	r2, r1, r2
 8002bd6:	431a      	orrs	r2, r3
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	609a      	str	r2, [r3, #8]
 8002bdc:	e055      	b.n	8002c8a <DMA_Set_Trigger+0x10a>
		}
		else if (stream >= DMA1_Stream4 && stream <= DMA1_Stream7)
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	4a37      	ldr	r2, [pc, #220]	@ (8002cc0 <DMA_Set_Trigger+0x140>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d918      	bls.n	8002c18 <DMA_Set_Trigger+0x98>
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	4a36      	ldr	r2, [pc, #216]	@ (8002cc4 <DMA_Set_Trigger+0x144>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d814      	bhi.n	8002c18 <DMA_Set_Trigger+0x98>
		{
			shift = HIFCR_Shifts[stream - DMA1_Stream4];
 8002bee:	693a      	ldr	r2, [r7, #16]
 8002bf0:	4b35      	ldr	r3, [pc, #212]	@ (8002cc8 <DMA_Set_Trigger+0x148>)
 8002bf2:	4413      	add	r3, r2
 8002bf4:	10db      	asrs	r3, r3, #3
 8002bf6:	4a30      	ldr	r2, [pc, #192]	@ (8002cb8 <DMA_Set_Trigger+0x138>)
 8002bf8:	fb02 f303 	mul.w	r3, r2, r3
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	4b33      	ldr	r3, [pc, #204]	@ (8002ccc <DMA_Set_Trigger+0x14c>)
 8002c00:	5c9b      	ldrb	r3, [r3, r2]
 8002c02:	60fb      	str	r3, [r7, #12]
			controller->HIFCR |= 0x3F << shift;  // Clear interrupt flags for the stream
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	213f      	movs	r1, #63	@ 0x3f
 8002c0a:	68fa      	ldr	r2, [r7, #12]
 8002c0c:	fa01 f202 	lsl.w	r2, r1, r2
 8002c10:	431a      	orrs	r2, r3
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	60da      	str	r2, [r3, #12]
 8002c16:	e038      	b.n	8002c8a <DMA_Set_Trigger+0x10a>
		}
		else if (stream >= DMA2_Stream0 && stream <= DMA2_Stream3)
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	4a2d      	ldr	r2, [pc, #180]	@ (8002cd0 <DMA_Set_Trigger+0x150>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d918      	bls.n	8002c52 <DMA_Set_Trigger+0xd2>
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	4a2c      	ldr	r2, [pc, #176]	@ (8002cd4 <DMA_Set_Trigger+0x154>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d814      	bhi.n	8002c52 <DMA_Set_Trigger+0xd2>
		{
			shift = LIFCR_Shifts[stream - DMA2_Stream0];
 8002c28:	693a      	ldr	r2, [r7, #16]
 8002c2a:	4b2b      	ldr	r3, [pc, #172]	@ (8002cd8 <DMA_Set_Trigger+0x158>)
 8002c2c:	4413      	add	r3, r2
 8002c2e:	10db      	asrs	r3, r3, #3
 8002c30:	4a21      	ldr	r2, [pc, #132]	@ (8002cb8 <DMA_Set_Trigger+0x138>)
 8002c32:	fb02 f303 	mul.w	r3, r2, r3
 8002c36:	461a      	mov	r2, r3
 8002c38:	4b20      	ldr	r3, [pc, #128]	@ (8002cbc <DMA_Set_Trigger+0x13c>)
 8002c3a:	5c9b      	ldrb	r3, [r3, r2]
 8002c3c:	60fb      	str	r3, [r7, #12]
			controller->LIFCR |= 0x3F << shift;  // Clear interrupt flags for the stream
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	213f      	movs	r1, #63	@ 0x3f
 8002c44:	68fa      	ldr	r2, [r7, #12]
 8002c46:	fa01 f202 	lsl.w	r2, r1, r2
 8002c4a:	431a      	orrs	r2, r3
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	609a      	str	r2, [r3, #8]
 8002c50:	e01b      	b.n	8002c8a <DMA_Set_Trigger+0x10a>
		}
		else if (stream >= DMA2_Stream4 && stream <= DMA2_Stream7)
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	4a21      	ldr	r2, [pc, #132]	@ (8002cdc <DMA_Set_Trigger+0x15c>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d917      	bls.n	8002c8a <DMA_Set_Trigger+0x10a>
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	4a20      	ldr	r2, [pc, #128]	@ (8002ce0 <DMA_Set_Trigger+0x160>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d813      	bhi.n	8002c8a <DMA_Set_Trigger+0x10a>
		{
			shift = HIFCR_Shifts[stream - DMA2_Stream4];
 8002c62:	693a      	ldr	r2, [r7, #16]
 8002c64:	4b1f      	ldr	r3, [pc, #124]	@ (8002ce4 <DMA_Set_Trigger+0x164>)
 8002c66:	4413      	add	r3, r2
 8002c68:	10db      	asrs	r3, r3, #3
 8002c6a:	4a13      	ldr	r2, [pc, #76]	@ (8002cb8 <DMA_Set_Trigger+0x138>)
 8002c6c:	fb02 f303 	mul.w	r3, r2, r3
 8002c70:	461a      	mov	r2, r3
 8002c72:	4b16      	ldr	r3, [pc, #88]	@ (8002ccc <DMA_Set_Trigger+0x14c>)
 8002c74:	5c9b      	ldrb	r3, [r3, r2]
 8002c76:	60fb      	str	r3, [r7, #12]
			controller->HIFCR |= 0x3F << shift;  // Clear interrupt flags for the stream
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	213f      	movs	r1, #63	@ 0x3f
 8002c7e:	68fa      	ldr	r2, [r7, #12]
 8002c80:	fa01 f202 	lsl.w	r2, r1, r2
 8002c84:	431a      	orrs	r2, r3
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	60da      	str	r2, [r3, #12]
		}

		stream->CR |= DMA_SxCR_EN;  // Enable the DMA stream
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f043 0201 	orr.w	r2, r3, #1
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	601a      	str	r2, [r3, #0]
	}
}
 8002c96:	bf00      	nop
 8002c98:	371c      	adds	r7, #28
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
 8002ca2:	bf00      	nop
 8002ca4:	40026000 	.word	0x40026000
 8002ca8:	40026400 	.word	0x40026400
 8002cac:	4002600f 	.word	0x4002600f
 8002cb0:	40026058 	.word	0x40026058
 8002cb4:	bffd9ff0 	.word	0xbffd9ff0
 8002cb8:	aaaaaaab 	.word	0xaaaaaaab
 8002cbc:	08006ea0 	.word	0x08006ea0
 8002cc0:	4002606f 	.word	0x4002606f
 8002cc4:	400260b8 	.word	0x400260b8
 8002cc8:	bffd9f90 	.word	0xbffd9f90
 8002ccc:	08006ea4 	.word	0x08006ea4
 8002cd0:	4002640f 	.word	0x4002640f
 8002cd4:	40026458 	.word	0x40026458
 8002cd8:	bffd9bf0 	.word	0xbffd9bf0
 8002cdc:	4002646f 	.word	0x4002646f
 8002ce0:	400264b8 	.word	0x400264b8
 8002ce4:	bffd9b90 	.word	0xbffd9b90

08002ce8 <DMA_Memory_To_Memory_Transfer>:

void DMA_Memory_To_Memory_Transfer(volatile void *source,
		uint8_t source_data_size, bool source_increment,
		volatile void *destination, uint8_t dest_data_size,
		bool destination_increment, uint16_t length)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b085      	sub	sp, #20
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	607b      	str	r3, [r7, #4]
 8002cf2:	460b      	mov	r3, r1
 8002cf4:	72fb      	strb	r3, [r7, #11]
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	72bb      	strb	r3, [r7, #10]
	// Enable DMA2 clock
	RCC -> AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 8002cfa:	4b5d      	ldr	r3, [pc, #372]	@ (8002e70 <DMA_Memory_To_Memory_Transfer+0x188>)
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cfe:	4a5c      	ldr	r2, [pc, #368]	@ (8002e70 <DMA_Memory_To_Memory_Transfer+0x188>)
 8002d00:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002d04:	6313      	str	r3, [r2, #48]	@ 0x30

	// Clear the channel selection and set the transfer direction to memory-to-memory
	DMA2_Stream0->CR &= (DMA_SxCR_CHSEL);
 8002d06:	4b5b      	ldr	r3, [pc, #364]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a5a      	ldr	r2, [pc, #360]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d0c:	f003 6360 	and.w	r3, r3, #234881024	@ 0xe000000
 8002d10:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_Configuration.Transfer_Direction.Memory_to_memory;
 8002d12:	4b58      	ldr	r3, [pc, #352]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	2180      	movs	r1, #128	@ 0x80
 8002d18:	4a56      	ldr	r2, [pc, #344]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d1a:	430b      	orrs	r3, r1
 8002d1c:	6013      	str	r3, [r2, #0]

	// Set the transfer complete interrupt and priority level
	DMA2_Stream0->CR |= (DMA_SxCR_TCIE | DMA_SxCR_PL);
 8002d1e:	4b55      	ldr	r3, [pc, #340]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a54      	ldr	r2, [pc, #336]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d24:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 8002d28:	f043 0310 	orr.w	r3, r3, #16
 8002d2c:	6013      	str	r3, [r2, #0]

	// Set the peripheral data size based on the source data size
	if(source_data_size == 32)
 8002d2e:	7afb      	ldrb	r3, [r7, #11]
 8002d30:	2b20      	cmp	r3, #32
 8002d32:	d106      	bne.n	8002d42 <DMA_Memory_To_Memory_Transfer+0x5a>
	{
		DMA2_Stream0->CR |= DMA_SxCR_PSIZE;
 8002d34:	4b4f      	ldr	r3, [pc, #316]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a4e      	ldr	r2, [pc, #312]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d3a:	f443 53c0 	orr.w	r3, r3, #6144	@ 0x1800
 8002d3e:	6013      	str	r3, [r2, #0]
 8002d40:	e015      	b.n	8002d6e <DMA_Memory_To_Memory_Transfer+0x86>
	}
	else if(source_data_size == 16)
 8002d42:	7afb      	ldrb	r3, [r7, #11]
 8002d44:	2b10      	cmp	r3, #16
 8002d46:	d10c      	bne.n	8002d62 <DMA_Memory_To_Memory_Transfer+0x7a>
	{
		DMA2_Stream0->CR |= DMA_SxCR_PSIZE_0;
 8002d48:	4b4a      	ldr	r3, [pc, #296]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a49      	ldr	r2, [pc, #292]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d4e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002d52:	6013      	str	r3, [r2, #0]
		DMA2_Stream0->CR &= ~DMA_SxCR_PSIZE_1;
 8002d54:	4b47      	ldr	r3, [pc, #284]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a46      	ldr	r2, [pc, #280]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d5a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002d5e:	6013      	str	r3, [r2, #0]
 8002d60:	e005      	b.n	8002d6e <DMA_Memory_To_Memory_Transfer+0x86>
	}
	else
	{
		DMA2_Stream0->CR &= ~DMA_SxCR_PSIZE;
 8002d62:	4b44      	ldr	r3, [pc, #272]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a43      	ldr	r2, [pc, #268]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d68:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 8002d6c:	6013      	str	r3, [r2, #0]
	}

	// Set the memory data size based on the destination data size
	if(dest_data_size == 32)
 8002d6e:	7e3b      	ldrb	r3, [r7, #24]
 8002d70:	2b20      	cmp	r3, #32
 8002d72:	d106      	bne.n	8002d82 <DMA_Memory_To_Memory_Transfer+0x9a>
	{
		DMA2_Stream0->CR |= DMA_SxCR_MSIZE;
 8002d74:	4b3f      	ldr	r3, [pc, #252]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a3e      	ldr	r2, [pc, #248]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d7a:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8002d7e:	6013      	str	r3, [r2, #0]
 8002d80:	e015      	b.n	8002dae <DMA_Memory_To_Memory_Transfer+0xc6>
	}
	else if(dest_data_size == 16)
 8002d82:	7e3b      	ldrb	r3, [r7, #24]
 8002d84:	2b10      	cmp	r3, #16
 8002d86:	d10c      	bne.n	8002da2 <DMA_Memory_To_Memory_Transfer+0xba>
	{
		DMA2_Stream0->CR |= DMA_SxCR_MSIZE_0;
 8002d88:	4b3a      	ldr	r3, [pc, #232]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a39      	ldr	r2, [pc, #228]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d8e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002d92:	6013      	str	r3, [r2, #0]
		DMA2_Stream0->CR &= ~DMA_SxCR_MSIZE_1;
 8002d94:	4b37      	ldr	r3, [pc, #220]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a36      	ldr	r2, [pc, #216]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d9a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002d9e:	6013      	str	r3, [r2, #0]
 8002da0:	e005      	b.n	8002dae <DMA_Memory_To_Memory_Transfer+0xc6>
	}
	else
	{
		DMA2_Stream0->CR &= ~DMA_SxCR_MSIZE;
 8002da2:	4b34      	ldr	r3, [pc, #208]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a33      	ldr	r2, [pc, #204]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002da8:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 8002dac:	6013      	str	r3, [r2, #0]
	}

	// Configure source address increment mode
	if(source_increment)
 8002dae:	7abb      	ldrb	r3, [r7, #10]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d006      	beq.n	8002dc2 <DMA_Memory_To_Memory_Transfer+0xda>
	{
		DMA2_Stream0->CR |= DMA_SxCR_PINC;
 8002db4:	4b2f      	ldr	r3, [pc, #188]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a2e      	ldr	r2, [pc, #184]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002dba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002dbe:	6013      	str	r3, [r2, #0]
 8002dc0:	e005      	b.n	8002dce <DMA_Memory_To_Memory_Transfer+0xe6>
	}
	else
	{
		DMA2_Stream0->CR &= ~DMA_SxCR_PINC;
 8002dc2:	4b2c      	ldr	r3, [pc, #176]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a2b      	ldr	r2, [pc, #172]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002dc8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002dcc:	6013      	str	r3, [r2, #0]
	}

	// Configure destination address increment mode
	if(destination_increment)
 8002dce:	7f3b      	ldrb	r3, [r7, #28]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d006      	beq.n	8002de2 <DMA_Memory_To_Memory_Transfer+0xfa>
	{
		DMA2_Stream0->CR |= DMA_SxCR_MINC;
 8002dd4:	4b27      	ldr	r3, [pc, #156]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a26      	ldr	r2, [pc, #152]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002dda:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002dde:	6013      	str	r3, [r2, #0]
 8002de0:	e005      	b.n	8002dee <DMA_Memory_To_Memory_Transfer+0x106>
	}
	else
	{
		DMA2_Stream0->CR &= ~DMA_SxCR_MINC;
 8002de2:	4b24      	ldr	r3, [pc, #144]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a23      	ldr	r2, [pc, #140]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002de8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002dec:	6013      	str	r3, [r2, #0]
	}

	DMA2_Stream0->FCR |= DMA_SxFCR_DMDIS;
 8002dee:	4b21      	ldr	r3, [pc, #132]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002df0:	695b      	ldr	r3, [r3, #20]
 8002df2:	4a20      	ldr	r2, [pc, #128]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002df4:	f043 0304 	orr.w	r3, r3, #4
 8002df8:	6153      	str	r3, [r2, #20]

	// Set the peripheral address (source)
	DMA2_Stream0->PAR = (uint32_t)(source);
 8002dfa:	4a1e      	ldr	r2, [pc, #120]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6093      	str	r3, [r2, #8]

	// Set the memory address (destination)
	DMA2_Stream0->M0AR = (uint32_t)(destination);
 8002e00:	4a1c      	ldr	r2, [pc, #112]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	60d3      	str	r3, [r2, #12]

	// Set the number of data items to transfer
	DMA2_Stream0->NDTR = (uint16_t)length;
 8002e06:	4a1b      	ldr	r2, [pc, #108]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e08:	8c3b      	ldrh	r3, [r7, #32]
 8002e0a:	6053      	str	r3, [r2, #4]

	// Enable the DMA stream
	DMA2_Stream0->CR |= DMA_SxCR_EN;
 8002e0c:	4b19      	ldr	r3, [pc, #100]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a18      	ldr	r2, [pc, #96]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e12:	f043 0301 	orr.w	r3, r3, #1
 8002e16:	6013      	str	r3, [r2, #0]

	// Wait for the transfer to complete
	while((DMA2->LISR & (DMA_LISR_TCIF0_Msk)) == 0) {}
 8002e18:	bf00      	nop
 8002e1a:	4b17      	ldr	r3, [pc, #92]	@ (8002e78 <DMA_Memory_To_Memory_Transfer+0x190>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 0320 	and.w	r3, r3, #32
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d0f9      	beq.n	8002e1a <DMA_Memory_To_Memory_Transfer+0x132>

	// Clear the transfer complete flag
	DMA2->LIFCR |= DMA_LIFCR_CTCIF0 | DMA_LIFCR_CHTIF0;
 8002e26:	4b14      	ldr	r3, [pc, #80]	@ (8002e78 <DMA_Memory_To_Memory_Transfer+0x190>)
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	4a13      	ldr	r2, [pc, #76]	@ (8002e78 <DMA_Memory_To_Memory_Transfer+0x190>)
 8002e2c:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002e30:	6093      	str	r3, [r2, #8]

	// Disable the DMA stream

	DMA2_Stream0->CR = 0;
 8002e32:	4b10      	ldr	r3, [pc, #64]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e34:	2200      	movs	r2, #0
 8002e36:	601a      	str	r2, [r3, #0]
	DMA2_Stream0->FCR = 0;
 8002e38:	4b0e      	ldr	r3, [pc, #56]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	615a      	str	r2, [r3, #20]
	DMA2_Stream0->M0AR = 0;
 8002e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	60da      	str	r2, [r3, #12]
	DMA2_Stream0->M1AR = 0;
 8002e44:	4b0b      	ldr	r3, [pc, #44]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	611a      	str	r2, [r3, #16]
	DMA2_Stream0->NDTR= 0;
 8002e4a:	4b0a      	ldr	r3, [pc, #40]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	605a      	str	r2, [r3, #4]
	DMA2_Stream0->PAR = 0;
 8002e50:	4b08      	ldr	r3, [pc, #32]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	609a      	str	r2, [r3, #8]

	DMA2_Stream0->CR &= ~DMA_SxCR_EN;
 8002e56:	4b07      	ldr	r3, [pc, #28]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a06      	ldr	r2, [pc, #24]	@ (8002e74 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e5c:	f023 0301 	bic.w	r3, r3, #1
 8002e60:	6013      	str	r3, [r2, #0]
}
 8002e62:	bf00      	nop
 8002e64:	3714      	adds	r7, #20
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	40023800 	.word	0x40023800
 8002e74:	40026410 	.word	0x40026410
 8002e78:	40026400 	.word	0x40026400

08002e7c <Flash_Unlock>:
#define FLASH_KEY1 0x45670123
#define FLASH_KEY2 0xCDEF89AB


void Flash_Unlock(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	af00      	add	r7, sp, #0
	if (FLASH->CR & FLASH_CR_LOCK) {
 8002e80:	4b0a      	ldr	r3, [pc, #40]	@ (8002eac <Flash_Unlock+0x30>)
 8002e82:	691b      	ldr	r3, [r3, #16]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	da0c      	bge.n	8002ea2 <Flash_Unlock+0x26>
		FLASH->KEYR = FLASH_KEY1;
 8002e88:	4b08      	ldr	r3, [pc, #32]	@ (8002eac <Flash_Unlock+0x30>)
 8002e8a:	4a09      	ldr	r2, [pc, #36]	@ (8002eb0 <Flash_Unlock+0x34>)
 8002e8c:	605a      	str	r2, [r3, #4]
		FLASH->KEYR = FLASH_KEY2;
 8002e8e:	4b07      	ldr	r3, [pc, #28]	@ (8002eac <Flash_Unlock+0x30>)
 8002e90:	4a08      	ldr	r2, [pc, #32]	@ (8002eb4 <Flash_Unlock+0x38>)
 8002e92:	605a      	str	r2, [r3, #4]
		while (FLASH->SR & FLASH_SR_BSY) {}
 8002e94:	bf00      	nop
 8002e96:	4b05      	ldr	r3, [pc, #20]	@ (8002eac <Flash_Unlock+0x30>)
 8002e98:	68db      	ldr	r3, [r3, #12]
 8002e9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d1f9      	bne.n	8002e96 <Flash_Unlock+0x1a>
	}
}
 8002ea2:	bf00      	nop
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr
 8002eac:	40023c00 	.word	0x40023c00
 8002eb0:	45670123 	.word	0x45670123
 8002eb4:	cdef89ab 	.word	0xcdef89ab

08002eb8 <Flash_Lock>:

void Flash_Lock(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 8002ebc:	4b05      	ldr	r3, [pc, #20]	@ (8002ed4 <Flash_Lock+0x1c>)
 8002ebe:	691b      	ldr	r3, [r3, #16]
 8002ec0:	4a04      	ldr	r2, [pc, #16]	@ (8002ed4 <Flash_Lock+0x1c>)
 8002ec2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002ec6:	6113      	str	r3, [r2, #16]
}
 8002ec8:	bf00      	nop
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	40023c00 	.word	0x40023c00

08002ed8 <Flash_Write_Enable>:


void Flash_Write_Enable(void)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	af00      	add	r7, sp, #0
    FLASH->CR &= ~FLASH_CR_PSIZE;
 8002edc:	4b0a      	ldr	r3, [pc, #40]	@ (8002f08 <Flash_Write_Enable+0x30>)
 8002ede:	691b      	ldr	r3, [r3, #16]
 8002ee0:	4a09      	ldr	r2, [pc, #36]	@ (8002f08 <Flash_Write_Enable+0x30>)
 8002ee2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ee6:	6113      	str	r3, [r2, #16]
    FLASH->CR |= (0 << FLASH_CR_PSIZE_Pos);
 8002ee8:	4b07      	ldr	r3, [pc, #28]	@ (8002f08 <Flash_Write_Enable+0x30>)
 8002eea:	4a07      	ldr	r2, [pc, #28]	@ (8002f08 <Flash_Write_Enable+0x30>)
 8002eec:	691b      	ldr	r3, [r3, #16]
 8002eee:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 8002ef0:	4b05      	ldr	r3, [pc, #20]	@ (8002f08 <Flash_Write_Enable+0x30>)
 8002ef2:	691b      	ldr	r3, [r3, #16]
 8002ef4:	4a04      	ldr	r2, [pc, #16]	@ (8002f08 <Flash_Write_Enable+0x30>)
 8002ef6:	f043 0301 	orr.w	r3, r3, #1
 8002efa:	6113      	str	r3, [r2, #16]
}
 8002efc:	bf00      	nop
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	40023c00 	.word	0x40023c00

08002f0c <Flash_Write_Disable>:
void Flash_Write_Disable(void)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	af00      	add	r7, sp, #0
	FLASH->SR |= FLASH_SR_EOP;  /* clear */
 8002f10:	4b08      	ldr	r3, [pc, #32]	@ (8002f34 <Flash_Write_Disable+0x28>)
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	4a07      	ldr	r2, [pc, #28]	@ (8002f34 <Flash_Write_Disable+0x28>)
 8002f16:	f043 0301 	orr.w	r3, r3, #1
 8002f1a:	60d3      	str	r3, [r2, #12]
	FLASH->CR &= ~FLASH_CR_PG;
 8002f1c:	4b05      	ldr	r3, [pc, #20]	@ (8002f34 <Flash_Write_Disable+0x28>)
 8002f1e:	691b      	ldr	r3, [r3, #16]
 8002f20:	4a04      	ldr	r2, [pc, #16]	@ (8002f34 <Flash_Write_Disable+0x28>)
 8002f22:	f023 0301 	bic.w	r3, r3, #1
 8002f26:	6113      	str	r3, [r2, #16]
}
 8002f28:	bf00      	nop
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	40023c00 	.word	0x40023c00

08002f38 <Flash_Read_Single_Word>:
{
	DMA_Memory_To_Memory_Transfer(desitnation_buffer, data_length, 1, Flash_Address, data_length, 1, length);
}

uint32_t Flash_Read_Single_Word(uint32_t Flash_Address)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
	return *(__IO uint32_t *)Flash_Address;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	370c      	adds	r7, #12
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr

08002f50 <Flash_Read_Single_Byte>:
{
	return *(__IO uint32_t *)Flash_Address;
}

uint8_t Flash_Read_Single_Byte(uint32_t Flash_Address)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b083      	sub	sp, #12
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
	return *(__IO uint32_t *)Flash_Address;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	b2db      	uxtb	r3, r3
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	370c      	adds	r7, #12
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr
	...

08002f6c <Flash_Erase_Sector>:

void Flash_Erase_Sector(Flash_Sectors_Typedef sector_number)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	4603      	mov	r3, r0
 8002f74:	71fb      	strb	r3, [r7, #7]
	while (FLASH->SR & FLASH_SR_BSY); // Wait if busy
 8002f76:	bf00      	nop
 8002f78:	4b18      	ldr	r3, [pc, #96]	@ (8002fdc <Flash_Erase_Sector+0x70>)
 8002f7a:	68db      	ldr	r3, [r3, #12]
 8002f7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d1f9      	bne.n	8002f78 <Flash_Erase_Sector+0xc>

	FLASH->CR &= ~FLASH_CR_SNB;
 8002f84:	4b15      	ldr	r3, [pc, #84]	@ (8002fdc <Flash_Erase_Sector+0x70>)
 8002f86:	691b      	ldr	r3, [r3, #16]
 8002f88:	4a14      	ldr	r2, [pc, #80]	@ (8002fdc <Flash_Erase_Sector+0x70>)
 8002f8a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002f8e:	6113      	str	r3, [r2, #16]
	FLASH->CR |= (sector_number << FLASH_CR_SNB_Pos);
 8002f90:	4b12      	ldr	r3, [pc, #72]	@ (8002fdc <Flash_Erase_Sector+0x70>)
 8002f92:	691a      	ldr	r2, [r3, #16]
 8002f94:	79fb      	ldrb	r3, [r7, #7]
 8002f96:	00db      	lsls	r3, r3, #3
 8002f98:	4910      	ldr	r1, [pc, #64]	@ (8002fdc <Flash_Erase_Sector+0x70>)
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	610b      	str	r3, [r1, #16]
	FLASH->CR |= FLASH_CR_SER;  // Sector erase
 8002f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8002fdc <Flash_Erase_Sector+0x70>)
 8002fa0:	691b      	ldr	r3, [r3, #16]
 8002fa2:	4a0e      	ldr	r2, [pc, #56]	@ (8002fdc <Flash_Erase_Sector+0x70>)
 8002fa4:	f043 0302 	orr.w	r3, r3, #2
 8002fa8:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_STRT;
 8002faa:	4b0c      	ldr	r3, [pc, #48]	@ (8002fdc <Flash_Erase_Sector+0x70>)
 8002fac:	691b      	ldr	r3, [r3, #16]
 8002fae:	4a0b      	ldr	r2, [pc, #44]	@ (8002fdc <Flash_Erase_Sector+0x70>)
 8002fb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fb4:	6113      	str	r3, [r2, #16]

	while (FLASH->SR & FLASH_SR_BSY); // Wait for completion
 8002fb6:	bf00      	nop
 8002fb8:	4b08      	ldr	r3, [pc, #32]	@ (8002fdc <Flash_Erase_Sector+0x70>)
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d1f9      	bne.n	8002fb8 <Flash_Erase_Sector+0x4c>

	FLASH->CR &= ~FLASH_CR_SER; // Clear SER
 8002fc4:	4b05      	ldr	r3, [pc, #20]	@ (8002fdc <Flash_Erase_Sector+0x70>)
 8002fc6:	691b      	ldr	r3, [r3, #16]
 8002fc8:	4a04      	ldr	r2, [pc, #16]	@ (8002fdc <Flash_Erase_Sector+0x70>)
 8002fca:	f023 0302 	bic.w	r3, r3, #2
 8002fce:	6113      	str	r3, [r2, #16]
}
 8002fd0:	bf00      	nop
 8002fd2:	370c      	adds	r7, #12
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr
 8002fdc:	40023c00 	.word	0x40023c00

08002fe0 <EXTI0_IRQHandler>:
 * @brief Interrupt handler for EXTI line 0.
 *
 * This ISR handles interrupts for pin 0, invoking the associated callback
 * function if one is registered.
 */
void EXTI0_IRQHandler(void) {
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	af00      	add	r7, sp, #0
    if (EXTI_ISR[0]) EXTI_ISR[0](); // Invoke registered callback
 8002fe4:	4b07      	ldr	r3, [pc, #28]	@ (8003004 <EXTI0_IRQHandler+0x24>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d002      	beq.n	8002ff2 <EXTI0_IRQHandler+0x12>
 8002fec:	4b05      	ldr	r3, [pc, #20]	@ (8003004 <EXTI0_IRQHandler+0x24>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR0;        // Clear interrupt flag
 8002ff2:	4b05      	ldr	r3, [pc, #20]	@ (8003008 <EXTI0_IRQHandler+0x28>)
 8002ff4:	695b      	ldr	r3, [r3, #20]
 8002ff6:	4a04      	ldr	r2, [pc, #16]	@ (8003008 <EXTI0_IRQHandler+0x28>)
 8002ff8:	f043 0301 	orr.w	r3, r3, #1
 8002ffc:	6153      	str	r3, [r2, #20]
}
 8002ffe:	bf00      	nop
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	20000558 	.word	0x20000558
 8003008:	40013c00 	.word	0x40013c00

0800300c <EXTI1_IRQHandler>:

/**
 * @brief Interrupt handler for EXTI line 1.
 */
void EXTI1_IRQHandler(void) {
 800300c:	b580      	push	{r7, lr}
 800300e:	af00      	add	r7, sp, #0
    if (EXTI_ISR[1]) EXTI_ISR[1]();
 8003010:	4b07      	ldr	r3, [pc, #28]	@ (8003030 <EXTI1_IRQHandler+0x24>)
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d002      	beq.n	800301e <EXTI1_IRQHandler+0x12>
 8003018:	4b05      	ldr	r3, [pc, #20]	@ (8003030 <EXTI1_IRQHandler+0x24>)
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR1;
 800301e:	4b05      	ldr	r3, [pc, #20]	@ (8003034 <EXTI1_IRQHandler+0x28>)
 8003020:	695b      	ldr	r3, [r3, #20]
 8003022:	4a04      	ldr	r2, [pc, #16]	@ (8003034 <EXTI1_IRQHandler+0x28>)
 8003024:	f043 0302 	orr.w	r3, r3, #2
 8003028:	6153      	str	r3, [r2, #20]
}
 800302a:	bf00      	nop
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	20000558 	.word	0x20000558
 8003034:	40013c00 	.word	0x40013c00

08003038 <EXTI2_IRQHandler>:

/**
 * @brief Interrupt handler for EXTI line 2.
 */
void EXTI2_IRQHandler(void) {
 8003038:	b580      	push	{r7, lr}
 800303a:	af00      	add	r7, sp, #0
    if (EXTI_ISR[2]) EXTI_ISR[2]();
 800303c:	4b07      	ldr	r3, [pc, #28]	@ (800305c <EXTI2_IRQHandler+0x24>)
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d002      	beq.n	800304a <EXTI2_IRQHandler+0x12>
 8003044:	4b05      	ldr	r3, [pc, #20]	@ (800305c <EXTI2_IRQHandler+0x24>)
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR2;
 800304a:	4b05      	ldr	r3, [pc, #20]	@ (8003060 <EXTI2_IRQHandler+0x28>)
 800304c:	695b      	ldr	r3, [r3, #20]
 800304e:	4a04      	ldr	r2, [pc, #16]	@ (8003060 <EXTI2_IRQHandler+0x28>)
 8003050:	f043 0304 	orr.w	r3, r3, #4
 8003054:	6153      	str	r3, [r2, #20]
}
 8003056:	bf00      	nop
 8003058:	bd80      	pop	{r7, pc}
 800305a:	bf00      	nop
 800305c:	20000558 	.word	0x20000558
 8003060:	40013c00 	.word	0x40013c00

08003064 <EXTI3_IRQHandler>:

/**
 * @brief Interrupt handler for EXTI line 3.
 */
void EXTI3_IRQHandler(void) {
 8003064:	b580      	push	{r7, lr}
 8003066:	af00      	add	r7, sp, #0
    if (EXTI_ISR[3]) EXTI_ISR[3]();
 8003068:	4b07      	ldr	r3, [pc, #28]	@ (8003088 <EXTI3_IRQHandler+0x24>)
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d002      	beq.n	8003076 <EXTI3_IRQHandler+0x12>
 8003070:	4b05      	ldr	r3, [pc, #20]	@ (8003088 <EXTI3_IRQHandler+0x24>)
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR3;
 8003076:	4b05      	ldr	r3, [pc, #20]	@ (800308c <EXTI3_IRQHandler+0x28>)
 8003078:	695b      	ldr	r3, [r3, #20]
 800307a:	4a04      	ldr	r2, [pc, #16]	@ (800308c <EXTI3_IRQHandler+0x28>)
 800307c:	f043 0308 	orr.w	r3, r3, #8
 8003080:	6153      	str	r3, [r2, #20]
}
 8003082:	bf00      	nop
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	20000558 	.word	0x20000558
 800308c:	40013c00 	.word	0x40013c00

08003090 <EXTI4_IRQHandler>:

/**
 * @brief Interrupt handler for EXTI line 4.
 */
void EXTI4_IRQHandler(void) {
 8003090:	b580      	push	{r7, lr}
 8003092:	af00      	add	r7, sp, #0
    if (EXTI_ISR[4]) EXTI_ISR[4]();
 8003094:	4b07      	ldr	r3, [pc, #28]	@ (80030b4 <EXTI4_IRQHandler+0x24>)
 8003096:	691b      	ldr	r3, [r3, #16]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d002      	beq.n	80030a2 <EXTI4_IRQHandler+0x12>
 800309c:	4b05      	ldr	r3, [pc, #20]	@ (80030b4 <EXTI4_IRQHandler+0x24>)
 800309e:	691b      	ldr	r3, [r3, #16]
 80030a0:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR4;
 80030a2:	4b05      	ldr	r3, [pc, #20]	@ (80030b8 <EXTI4_IRQHandler+0x28>)
 80030a4:	695b      	ldr	r3, [r3, #20]
 80030a6:	4a04      	ldr	r2, [pc, #16]	@ (80030b8 <EXTI4_IRQHandler+0x28>)
 80030a8:	f043 0310 	orr.w	r3, r3, #16
 80030ac:	6153      	str	r3, [r2, #20]
}
 80030ae:	bf00      	nop
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	20000558 	.word	0x20000558
 80030b8:	40013c00 	.word	0x40013c00

080030bc <EXTI9_5_IRQHandler>:
/**
 * @brief Interrupt handler for EXTI lines 5 to 9.
 *
 * Handles interrupts for pins 5 to 9, checking each pin for active flags.
 */
void EXTI9_5_IRQHandler(void) {
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
    for (int i = 5; i <= 9; ++i) {
 80030c2:	2305      	movs	r3, #5
 80030c4:	607b      	str	r3, [r7, #4]
 80030c6:	e020      	b.n	800310a <EXTI9_5_IRQHandler+0x4e>
        if ((EXTI->PR & (1 << i)) && EXTI_ISR[i]) {
 80030c8:	4b14      	ldr	r3, [pc, #80]	@ (800311c <EXTI9_5_IRQHandler+0x60>)
 80030ca:	695b      	ldr	r3, [r3, #20]
 80030cc:	2101      	movs	r1, #1
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	fa01 f202 	lsl.w	r2, r1, r2
 80030d4:	4013      	ands	r3, r2
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d014      	beq.n	8003104 <EXTI9_5_IRQHandler+0x48>
 80030da:	4a11      	ldr	r2, [pc, #68]	@ (8003120 <EXTI9_5_IRQHandler+0x64>)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d00e      	beq.n	8003104 <EXTI9_5_IRQHandler+0x48>
            EXTI_ISR[i]();        // Invoke callback for pin `i`
 80030e6:	4a0e      	ldr	r2, [pc, #56]	@ (8003120 <EXTI9_5_IRQHandler+0x64>)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030ee:	4798      	blx	r3
            EXTI->PR |= (1 << i); // Clear interrupt flag
 80030f0:	4b0a      	ldr	r3, [pc, #40]	@ (800311c <EXTI9_5_IRQHandler+0x60>)
 80030f2:	695b      	ldr	r3, [r3, #20]
 80030f4:	2101      	movs	r1, #1
 80030f6:	687a      	ldr	r2, [r7, #4]
 80030f8:	fa01 f202 	lsl.w	r2, r1, r2
 80030fc:	4611      	mov	r1, r2
 80030fe:	4a07      	ldr	r2, [pc, #28]	@ (800311c <EXTI9_5_IRQHandler+0x60>)
 8003100:	430b      	orrs	r3, r1
 8003102:	6153      	str	r3, [r2, #20]
    for (int i = 5; i <= 9; ++i) {
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	3301      	adds	r3, #1
 8003108:	607b      	str	r3, [r7, #4]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2b09      	cmp	r3, #9
 800310e:	dddb      	ble.n	80030c8 <EXTI9_5_IRQHandler+0xc>
        }
    }
}
 8003110:	bf00      	nop
 8003112:	bf00      	nop
 8003114:	3708      	adds	r7, #8
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	40013c00 	.word	0x40013c00
 8003120:	20000558 	.word	0x20000558

08003124 <EXTI15_10_IRQHandler>:
/**
 * @brief Interrupt handler for EXTI lines 10 to 15.
 *
 * Handles interrupts for pins 10 to 15, checking each pin for active flags.
 */
void EXTI15_10_IRQHandler(void) {
 8003124:	b580      	push	{r7, lr}
 8003126:	b082      	sub	sp, #8
 8003128:	af00      	add	r7, sp, #0
    for (int i = 10; i <= 15; ++i) {
 800312a:	230a      	movs	r3, #10
 800312c:	607b      	str	r3, [r7, #4]
 800312e:	e020      	b.n	8003172 <EXTI15_10_IRQHandler+0x4e>
        if ((EXTI->PR & (1 << i)) && EXTI_ISR[i]) {
 8003130:	4b14      	ldr	r3, [pc, #80]	@ (8003184 <EXTI15_10_IRQHandler+0x60>)
 8003132:	695b      	ldr	r3, [r3, #20]
 8003134:	2101      	movs	r1, #1
 8003136:	687a      	ldr	r2, [r7, #4]
 8003138:	fa01 f202 	lsl.w	r2, r1, r2
 800313c:	4013      	ands	r3, r2
 800313e:	2b00      	cmp	r3, #0
 8003140:	d014      	beq.n	800316c <EXTI15_10_IRQHandler+0x48>
 8003142:	4a11      	ldr	r2, [pc, #68]	@ (8003188 <EXTI15_10_IRQHandler+0x64>)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d00e      	beq.n	800316c <EXTI15_10_IRQHandler+0x48>
            EXTI_ISR[i]();        // Invoke callback for pin `i`
 800314e:	4a0e      	ldr	r2, [pc, #56]	@ (8003188 <EXTI15_10_IRQHandler+0x64>)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003156:	4798      	blx	r3
            EXTI->PR |= (1 << i); // Clear interrupt flag
 8003158:	4b0a      	ldr	r3, [pc, #40]	@ (8003184 <EXTI15_10_IRQHandler+0x60>)
 800315a:	695b      	ldr	r3, [r3, #20]
 800315c:	2101      	movs	r1, #1
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	fa01 f202 	lsl.w	r2, r1, r2
 8003164:	4611      	mov	r1, r2
 8003166:	4a07      	ldr	r2, [pc, #28]	@ (8003184 <EXTI15_10_IRQHandler+0x60>)
 8003168:	430b      	orrs	r3, r1
 800316a:	6153      	str	r3, [r2, #20]
    for (int i = 10; i <= 15; ++i) {
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	3301      	adds	r3, #1
 8003170:	607b      	str	r3, [r7, #4]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2b0f      	cmp	r3, #15
 8003176:	dddb      	ble.n	8003130 <EXTI15_10_IRQHandler+0xc>
        }
    }
}
 8003178:	bf00      	nop
 800317a:	bf00      	nop
 800317c:	3708      	adds	r7, #8
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	40013c00 	.word	0x40013c00
 8003188:	20000558 	.word	0x20000558

0800318c <GPIO_Clock_Enable>:
 * @brief Enables the clock for a specific GPIO port.
 *
 * @param PORT Pointer to GPIO port base address.
 * @return GPIO_SUCCESS on success, GPIO_INVALID_PORT on failure.
 */
int GPIO_Clock_Enable(GPIO_TypeDef *PORT) {
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)PORT) {
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	4a30      	ldr	r2, [pc, #192]	@ (8003258 <GPIO_Clock_Enable+0xcc>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d04b      	beq.n	8003234 <GPIO_Clock_Enable+0xa8>
 800319c:	4a2e      	ldr	r2, [pc, #184]	@ (8003258 <GPIO_Clock_Enable+0xcc>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d84f      	bhi.n	8003242 <GPIO_Clock_Enable+0xb6>
 80031a2:	4a2e      	ldr	r2, [pc, #184]	@ (800325c <GPIO_Clock_Enable+0xd0>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d03e      	beq.n	8003226 <GPIO_Clock_Enable+0x9a>
 80031a8:	4a2c      	ldr	r2, [pc, #176]	@ (800325c <GPIO_Clock_Enable+0xd0>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d849      	bhi.n	8003242 <GPIO_Clock_Enable+0xb6>
 80031ae:	4a2c      	ldr	r2, [pc, #176]	@ (8003260 <GPIO_Clock_Enable+0xd4>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d031      	beq.n	8003218 <GPIO_Clock_Enable+0x8c>
 80031b4:	4a2a      	ldr	r2, [pc, #168]	@ (8003260 <GPIO_Clock_Enable+0xd4>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d843      	bhi.n	8003242 <GPIO_Clock_Enable+0xb6>
 80031ba:	4a2a      	ldr	r2, [pc, #168]	@ (8003264 <GPIO_Clock_Enable+0xd8>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d024      	beq.n	800320a <GPIO_Clock_Enable+0x7e>
 80031c0:	4a28      	ldr	r2, [pc, #160]	@ (8003264 <GPIO_Clock_Enable+0xd8>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d83d      	bhi.n	8003242 <GPIO_Clock_Enable+0xb6>
 80031c6:	4a28      	ldr	r2, [pc, #160]	@ (8003268 <GPIO_Clock_Enable+0xdc>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d017      	beq.n	80031fc <GPIO_Clock_Enable+0x70>
 80031cc:	4a26      	ldr	r2, [pc, #152]	@ (8003268 <GPIO_Clock_Enable+0xdc>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d837      	bhi.n	8003242 <GPIO_Clock_Enable+0xb6>
 80031d2:	4a26      	ldr	r2, [pc, #152]	@ (800326c <GPIO_Clock_Enable+0xe0>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d003      	beq.n	80031e0 <GPIO_Clock_Enable+0x54>
 80031d8:	4a25      	ldr	r2, [pc, #148]	@ (8003270 <GPIO_Clock_Enable+0xe4>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d007      	beq.n	80031ee <GPIO_Clock_Enable+0x62>
 80031de:	e030      	b.n	8003242 <GPIO_Clock_Enable+0xb6>
        case (uint32_t)GPIOA: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN; break;
 80031e0:	4b24      	ldr	r3, [pc, #144]	@ (8003274 <GPIO_Clock_Enable+0xe8>)
 80031e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e4:	4a23      	ldr	r2, [pc, #140]	@ (8003274 <GPIO_Clock_Enable+0xe8>)
 80031e6:	f043 0301 	orr.w	r3, r3, #1
 80031ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80031ec:	e02c      	b.n	8003248 <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOB: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN; break;
 80031ee:	4b21      	ldr	r3, [pc, #132]	@ (8003274 <GPIO_Clock_Enable+0xe8>)
 80031f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f2:	4a20      	ldr	r2, [pc, #128]	@ (8003274 <GPIO_Clock_Enable+0xe8>)
 80031f4:	f043 0302 	orr.w	r3, r3, #2
 80031f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80031fa:	e025      	b.n	8003248 <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOC: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN; break;
 80031fc:	4b1d      	ldr	r3, [pc, #116]	@ (8003274 <GPIO_Clock_Enable+0xe8>)
 80031fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003200:	4a1c      	ldr	r2, [pc, #112]	@ (8003274 <GPIO_Clock_Enable+0xe8>)
 8003202:	f043 0304 	orr.w	r3, r3, #4
 8003206:	6313      	str	r3, [r2, #48]	@ 0x30
 8003208:	e01e      	b.n	8003248 <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOD: RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN; break;
 800320a:	4b1a      	ldr	r3, [pc, #104]	@ (8003274 <GPIO_Clock_Enable+0xe8>)
 800320c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800320e:	4a19      	ldr	r2, [pc, #100]	@ (8003274 <GPIO_Clock_Enable+0xe8>)
 8003210:	f043 0308 	orr.w	r3, r3, #8
 8003214:	6313      	str	r3, [r2, #48]	@ 0x30
 8003216:	e017      	b.n	8003248 <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOE: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN; break;
 8003218:	4b16      	ldr	r3, [pc, #88]	@ (8003274 <GPIO_Clock_Enable+0xe8>)
 800321a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800321c:	4a15      	ldr	r2, [pc, #84]	@ (8003274 <GPIO_Clock_Enable+0xe8>)
 800321e:	f043 0310 	orr.w	r3, r3, #16
 8003222:	6313      	str	r3, [r2, #48]	@ 0x30
 8003224:	e010      	b.n	8003248 <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOF: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOFEN; break;
 8003226:	4b13      	ldr	r3, [pc, #76]	@ (8003274 <GPIO_Clock_Enable+0xe8>)
 8003228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800322a:	4a12      	ldr	r2, [pc, #72]	@ (8003274 <GPIO_Clock_Enable+0xe8>)
 800322c:	f043 0320 	orr.w	r3, r3, #32
 8003230:	6313      	str	r3, [r2, #48]	@ 0x30
 8003232:	e009      	b.n	8003248 <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOH: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOHEN; break;
 8003234:	4b0f      	ldr	r3, [pc, #60]	@ (8003274 <GPIO_Clock_Enable+0xe8>)
 8003236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003238:	4a0e      	ldr	r2, [pc, #56]	@ (8003274 <GPIO_Clock_Enable+0xe8>)
 800323a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800323e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003240:	e002      	b.n	8003248 <GPIO_Clock_Enable+0xbc>
        default: return GPIO_INVALID_PORT;
 8003242:	f04f 33ff 	mov.w	r3, #4294967295
 8003246:	e000      	b.n	800324a <GPIO_Clock_Enable+0xbe>
    }
    return GPIO_SUCCESS;
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	40021c00 	.word	0x40021c00
 800325c:	40021400 	.word	0x40021400
 8003260:	40021000 	.word	0x40021000
 8003264:	40020c00 	.word	0x40020c00
 8003268:	40020800 	.word	0x40020800
 800326c:	40020000 	.word	0x40020000
 8003270:	40020400 	.word	0x40020400
 8003274:	40023800 	.word	0x40023800

08003278 <GPIO_Pin_Init>:


GPIO_Status GPIO_Pin_Init(GPIO_TypeDef *Port, uint8_t pin, uint8_t mode, uint8_t output_type, uint8_t speed, uint8_t pull, uint8_t alternate_function) {
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	4608      	mov	r0, r1
 8003282:	4611      	mov	r1, r2
 8003284:	461a      	mov	r2, r3
 8003286:	4603      	mov	r3, r0
 8003288:	70fb      	strb	r3, [r7, #3]
 800328a:	460b      	mov	r3, r1
 800328c:	70bb      	strb	r3, [r7, #2]
 800328e:	4613      	mov	r3, r2
 8003290:	707b      	strb	r3, [r7, #1]
//    if (pin > 15 || mode > 3 || speed > 3 || pull > 2) return GPIO_INVALID_PIN;

    GPIO_Clock_Enable(Port);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f7ff ff7a 	bl	800318c <GPIO_Clock_Enable>

    // Reset and set mode
    Port->MODER &= ~(3 << PIN_POS(pin));
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	78fa      	ldrb	r2, [r7, #3]
 800329e:	0052      	lsls	r2, r2, #1
 80032a0:	2103      	movs	r1, #3
 80032a2:	fa01 f202 	lsl.w	r2, r1, r2
 80032a6:	43d2      	mvns	r2, r2
 80032a8:	401a      	ands	r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	601a      	str	r2, [r3, #0]
    Port->MODER |= mode << PIN_POS(pin);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	78b9      	ldrb	r1, [r7, #2]
 80032b4:	78fa      	ldrb	r2, [r7, #3]
 80032b6:	0052      	lsls	r2, r2, #1
 80032b8:	fa01 f202 	lsl.w	r2, r1, r2
 80032bc:	431a      	orrs	r2, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	601a      	str	r2, [r3, #0]

    // Reset and set output type
    Port->OTYPER &= ~(1 << pin);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	78fa      	ldrb	r2, [r7, #3]
 80032c8:	2101      	movs	r1, #1
 80032ca:	fa01 f202 	lsl.w	r2, r1, r2
 80032ce:	43d2      	mvns	r2, r2
 80032d0:	401a      	ands	r2, r3
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	605a      	str	r2, [r3, #4]
    if (output_type != GPIO_Configuration.Output_Type.None) {
 80032d6:	2202      	movs	r2, #2
 80032d8:	787b      	ldrb	r3, [r7, #1]
 80032da:	4293      	cmp	r3, r2
 80032dc:	d008      	beq.n	80032f0 <GPIO_Pin_Init+0x78>
        Port->OTYPER |= output_type << pin;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	7879      	ldrb	r1, [r7, #1]
 80032e4:	78fa      	ldrb	r2, [r7, #3]
 80032e6:	fa01 f202 	lsl.w	r2, r1, r2
 80032ea:	431a      	orrs	r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	605a      	str	r2, [r3, #4]
    }

    // Reset and set speed
    Port->OSPEEDR &= ~(3 << PIN_POS(pin));
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	78fa      	ldrb	r2, [r7, #3]
 80032f6:	0052      	lsls	r2, r2, #1
 80032f8:	2103      	movs	r1, #3
 80032fa:	fa01 f202 	lsl.w	r2, r1, r2
 80032fe:	43d2      	mvns	r2, r2
 8003300:	401a      	ands	r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	609a      	str	r2, [r3, #8]
    if (speed != GPIO_Configuration.Speed.None) {
 8003306:	2204      	movs	r2, #4
 8003308:	7c3b      	ldrb	r3, [r7, #16]
 800330a:	4293      	cmp	r3, r2
 800330c:	d009      	beq.n	8003322 <GPIO_Pin_Init+0xaa>
        Port->OSPEEDR |= speed << PIN_POS(pin);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	7c39      	ldrb	r1, [r7, #16]
 8003314:	78fa      	ldrb	r2, [r7, #3]
 8003316:	0052      	lsls	r2, r2, #1
 8003318:	fa01 f202 	lsl.w	r2, r1, r2
 800331c:	431a      	orrs	r2, r3
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	609a      	str	r2, [r3, #8]
    }

    // Reset and set pull-up/pull-down
    Port->PUPDR &= ~(3 << PIN_POS(pin));
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	68db      	ldr	r3, [r3, #12]
 8003326:	78fa      	ldrb	r2, [r7, #3]
 8003328:	0052      	lsls	r2, r2, #1
 800332a:	2103      	movs	r1, #3
 800332c:	fa01 f202 	lsl.w	r2, r1, r2
 8003330:	43d2      	mvns	r2, r2
 8003332:	401a      	ands	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	60da      	str	r2, [r3, #12]
    if (pull != GPIO_Configuration.Pull.None) {
 8003338:	2204      	movs	r2, #4
 800333a:	7d3b      	ldrb	r3, [r7, #20]
 800333c:	4293      	cmp	r3, r2
 800333e:	d009      	beq.n	8003354 <GPIO_Pin_Init+0xdc>
        Port->PUPDR |= pull << PIN_POS(pin);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	7d39      	ldrb	r1, [r7, #20]
 8003346:	78fa      	ldrb	r2, [r7, #3]
 8003348:	0052      	lsls	r2, r2, #1
 800334a:	fa01 f202 	lsl.w	r2, r1, r2
 800334e:	431a      	orrs	r2, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	60da      	str	r2, [r3, #12]
    }

    // Set alternate function
    if (mode == GPIO_Configuration.Mode.Alternate_Function) {
 8003354:	2202      	movs	r2, #2
 8003356:	78bb      	ldrb	r3, [r7, #2]
 8003358:	4293      	cmp	r3, r2
 800335a:	d12f      	bne.n	80033bc <GPIO_Pin_Init+0x144>
        if (pin < GPIO_AF_SPLIT_POINT) {
 800335c:	78fb      	ldrb	r3, [r7, #3]
 800335e:	2b07      	cmp	r3, #7
 8003360:	d815      	bhi.n	800338e <GPIO_Pin_Init+0x116>
            Port->AFR[0] &= ~(0xF << (pin * 4));
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6a1b      	ldr	r3, [r3, #32]
 8003366:	78fa      	ldrb	r2, [r7, #3]
 8003368:	0092      	lsls	r2, r2, #2
 800336a:	210f      	movs	r1, #15
 800336c:	fa01 f202 	lsl.w	r2, r1, r2
 8003370:	43d2      	mvns	r2, r2
 8003372:	401a      	ands	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	621a      	str	r2, [r3, #32]
            Port->AFR[0] |= alternate_function << (pin * 4);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a1b      	ldr	r3, [r3, #32]
 800337c:	7e39      	ldrb	r1, [r7, #24]
 800337e:	78fa      	ldrb	r2, [r7, #3]
 8003380:	0092      	lsls	r2, r2, #2
 8003382:	fa01 f202 	lsl.w	r2, r1, r2
 8003386:	431a      	orrs	r2, r3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	621a      	str	r2, [r3, #32]
 800338c:	e016      	b.n	80033bc <GPIO_Pin_Init+0x144>
        } else {
            Port->AFR[1] &= ~(0xF << ((pin - GPIO_AF_SPLIT_POINT) * 4));
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003392:	78fa      	ldrb	r2, [r7, #3]
 8003394:	3a08      	subs	r2, #8
 8003396:	0092      	lsls	r2, r2, #2
 8003398:	210f      	movs	r1, #15
 800339a:	fa01 f202 	lsl.w	r2, r1, r2
 800339e:	43d2      	mvns	r2, r2
 80033a0:	401a      	ands	r2, r3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	625a      	str	r2, [r3, #36]	@ 0x24
            Port->AFR[1] |= alternate_function << ((pin - GPIO_AF_SPLIT_POINT) * 4);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033aa:	7e39      	ldrb	r1, [r7, #24]
 80033ac:	78fa      	ldrb	r2, [r7, #3]
 80033ae:	3a08      	subs	r2, #8
 80033b0:	0092      	lsls	r2, r2, #2
 80033b2:	fa01 f202 	lsl.w	r2, r1, r2
 80033b6:	431a      	orrs	r2, r3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    }

    return GPIO_SUCCESS;
 80033bc:	2300      	movs	r3, #0
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3708      	adds	r7, #8
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
	...

080033c8 <SysTick_Handler>:
#define SRAM_SIZE  ((uint32_t)0x00020000)  // 128 KB
#define SRAM_END   ((uint32_t)0x2001FFC0)

volatile uint8_t systick_flag = 0;

void SysTick_Handler(void) {
 80033c8:	b480      	push	{r7}
 80033ca:	af00      	add	r7, sp, #0
	systick_flag = 1;
 80033cc:	4b05      	ldr	r3, [pc, #20]	@ (80033e4 <SysTick_Handler+0x1c>)
 80033ce:	2201      	movs	r2, #1
 80033d0:	701a      	strb	r2, [r3, #0]
	SysTick->CTRL = 0;  // disable SysTick
 80033d2:	4b05      	ldr	r3, [pc, #20]	@ (80033e8 <SysTick_Handler+0x20>)
 80033d4:	2200      	movs	r2, #0
 80033d6:	601a      	str	r2, [r3, #0]
}
 80033d8:	bf00      	nop
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop
 80033e4:	20000598 	.word	0x20000598
 80033e8:	e000e010 	.word	0xe000e010

080033ec <__NVIC_EnableIRQ>:
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	4603      	mov	r3, r0
 80033f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	db0b      	blt.n	8003416 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033fe:	79fb      	ldrb	r3, [r7, #7]
 8003400:	f003 021f 	and.w	r2, r3, #31
 8003404:	4907      	ldr	r1, [pc, #28]	@ (8003424 <__NVIC_EnableIRQ+0x38>)
 8003406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800340a:	095b      	lsrs	r3, r3, #5
 800340c:	2001      	movs	r0, #1
 800340e:	fa00 f202 	lsl.w	r2, r0, r2
 8003412:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003416:	bf00      	nop
 8003418:	370c      	adds	r7, #12
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr
 8003422:	bf00      	nop
 8003424:	e000e100 	.word	0xe000e100

08003428 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003428:	b480      	push	{r7}
 800342a:	b083      	sub	sp, #12
 800342c:	af00      	add	r7, sp, #0
 800342e:	4603      	mov	r3, r0
 8003430:	6039      	str	r1, [r7, #0]
 8003432:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003438:	2b00      	cmp	r3, #0
 800343a:	db0a      	blt.n	8003452 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	b2da      	uxtb	r2, r3
 8003440:	490c      	ldr	r1, [pc, #48]	@ (8003474 <__NVIC_SetPriority+0x4c>)
 8003442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003446:	0112      	lsls	r2, r2, #4
 8003448:	b2d2      	uxtb	r2, r2
 800344a:	440b      	add	r3, r1
 800344c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003450:	e00a      	b.n	8003468 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	b2da      	uxtb	r2, r3
 8003456:	4908      	ldr	r1, [pc, #32]	@ (8003478 <__NVIC_SetPriority+0x50>)
 8003458:	79fb      	ldrb	r3, [r7, #7]
 800345a:	f003 030f 	and.w	r3, r3, #15
 800345e:	3b04      	subs	r3, #4
 8003460:	0112      	lsls	r2, r2, #4
 8003462:	b2d2      	uxtb	r2, r2
 8003464:	440b      	add	r3, r1
 8003466:	761a      	strb	r2, [r3, #24]
}
 8003468:	bf00      	nop
 800346a:	370c      	adds	r7, #12
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr
 8003474:	e000e100 	.word	0xe000e100
 8003478:	e000ed00 	.word	0xe000ed00

0800347c <SystemAPB1_Clock_Speed>:


void BSP_Init(void);

__STATIC_INLINE int32_t SystemAPB1_Clock_Speed(void)
{
 800347c:	b480      	push	{r7}
 800347e:	af00      	add	r7, sp, #0
	return (SystemCoreClock >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003480:	4b07      	ldr	r3, [pc, #28]	@ (80034a0 <SystemAPB1_Clock_Speed+0x24>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a07      	ldr	r2, [pc, #28]	@ (80034a4 <SystemAPB1_Clock_Speed+0x28>)
 8003486:	6892      	ldr	r2, [r2, #8]
 8003488:	0a92      	lsrs	r2, r2, #10
 800348a:	f002 0207 	and.w	r2, r2, #7
 800348e:	4906      	ldr	r1, [pc, #24]	@ (80034a8 <SystemAPB1_Clock_Speed+0x2c>)
 8003490:	5c8a      	ldrb	r2, [r1, r2]
 8003492:	40d3      	lsrs	r3, r2
}
 8003494:	4618      	mov	r0, r3
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	20000004 	.word	0x20000004
 80034a4:	40023800 	.word	0x40023800
 80034a8:	08007300 	.word	0x08007300

080034ac <SystemAPB2_Clock_Speed>:

__STATIC_INLINE int32_t SystemAPB2_Clock_Speed(void)
{
 80034ac:	b480      	push	{r7}
 80034ae:	af00      	add	r7, sp, #0
	return (SystemCoreClock >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80034b0:	4b07      	ldr	r3, [pc, #28]	@ (80034d0 <SystemAPB2_Clock_Speed+0x24>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a07      	ldr	r2, [pc, #28]	@ (80034d4 <SystemAPB2_Clock_Speed+0x28>)
 80034b6:	6892      	ldr	r2, [r2, #8]
 80034b8:	0b52      	lsrs	r2, r2, #13
 80034ba:	f002 0207 	and.w	r2, r2, #7
 80034be:	4906      	ldr	r1, [pc, #24]	@ (80034d8 <SystemAPB2_Clock_Speed+0x2c>)
 80034c0:	5c8a      	ldrb	r2, [r1, r2]
 80034c2:	40d3      	lsrs	r3, r2
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr
 80034ce:	bf00      	nop
 80034d0:	20000004 	.word	0x20000004
 80034d4:	40023800 	.word	0x40023800
 80034d8:	08007300 	.word	0x08007300

080034dc <separateFractionAndIntegral>:
	float temp = 0;
	temp = (float)(SysTick->VAL / (SystemCoreClock));
	return temp;
}

__STATIC_INLINE	void separateFractionAndIntegral(double number, double *fractionalPart, double *integralPart) {
 80034dc:	b580      	push	{r7, lr}
 80034de:	b084      	sub	sp, #16
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	ed87 0b02 	vstr	d0, [r7, #8]
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
    *integralPart = (double)((int64_t)number);
 80034ea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80034ee:	f7fd fb45 	bl	8000b7c <__aeabi_d2lz>
 80034f2:	4602      	mov	r2, r0
 80034f4:	460b      	mov	r3, r1
 80034f6:	4610      	mov	r0, r2
 80034f8:	4619      	mov	r1, r3
 80034fa:	f7fd f84f 	bl	800059c <__aeabi_l2d>
 80034fe:	4602      	mov	r2, r0
 8003500:	460b      	mov	r3, r1
 8003502:	6839      	ldr	r1, [r7, #0]
 8003504:	e9c1 2300 	strd	r2, r3, [r1]
    *fractionalPart = number - *integralPart;
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800350e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003512:	f7fc feb9 	bl	8000288 <__aeabi_dsub>
 8003516:	4602      	mov	r2, r0
 8003518:	460b      	mov	r3, r1
 800351a:	6879      	ldr	r1, [r7, #4]
 800351c:	e9c1 2300 	strd	r2, r3, [r1]
}
 8003520:	bf00      	nop
 8003522:	3710      	adds	r7, #16
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}

08003528 <USART1_TX_ISR>:
volatile bool U5RX_Complete = 0;

volatile bool U6TX_Complete = 0;
volatile bool U6RX_Complete = 0;

void USART1_TX_ISR() {
 8003528:	b480      	push	{r7}
 800352a:	af00      	add	r7, sp, #0
	U1TX_Complete = 1;
 800352c:	4b03      	ldr	r3, [pc, #12]	@ (800353c <USART1_TX_ISR+0x14>)
 800352e:	2201      	movs	r2, #1
 8003530:	701a      	strb	r2, [r3, #0]
}
 8003532:	bf00      	nop
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr
 800353c:	200009d6 	.word	0x200009d6

08003540 <USART1_RX_ISR>:

void USART1_RX_ISR() {
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
	U1RX_Complete = 1;
 8003544:	4b03      	ldr	r3, [pc, #12]	@ (8003554 <USART1_RX_ISR+0x14>)
 8003546:	2201      	movs	r2, #1
 8003548:	701a      	strb	r2, [r3, #0]
}
 800354a:	bf00      	nop
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr
 8003554:	200009d7 	.word	0x200009d7

08003558 <USART2_TX_ISR>:

void USART2_TX_ISR() {
 8003558:	b480      	push	{r7}
 800355a:	af00      	add	r7, sp, #0
	U2TX_Complete = 1;
 800355c:	4b03      	ldr	r3, [pc, #12]	@ (800356c <USART2_TX_ISR+0x14>)
 800355e:	2201      	movs	r2, #1
 8003560:	701a      	strb	r2, [r3, #0]
}
 8003562:	bf00      	nop
 8003564:	46bd      	mov	sp, r7
 8003566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356a:	4770      	bx	lr
 800356c:	200009d8 	.word	0x200009d8

08003570 <USART2_RX_ISR>:

void USART2_RX_ISR() {
 8003570:	b480      	push	{r7}
 8003572:	af00      	add	r7, sp, #0
	U2RX_Complete = 1;
 8003574:	4b03      	ldr	r3, [pc, #12]	@ (8003584 <USART2_RX_ISR+0x14>)
 8003576:	2201      	movs	r2, #1
 8003578:	701a      	strb	r2, [r3, #0]
}
 800357a:	bf00      	nop
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr
 8003584:	200009d9 	.word	0x200009d9

08003588 <USART3_TX_ISR>:

void USART3_TX_ISR() {
 8003588:	b480      	push	{r7}
 800358a:	af00      	add	r7, sp, #0
	U3TX_Complete = 1;
 800358c:	4b03      	ldr	r3, [pc, #12]	@ (800359c <USART3_TX_ISR+0x14>)
 800358e:	2201      	movs	r2, #1
 8003590:	701a      	strb	r2, [r3, #0]
}
 8003592:	bf00      	nop
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr
 800359c:	200009da 	.word	0x200009da

080035a0 <USART3_RX_ISR>:

void USART3_RX_ISR() {
 80035a0:	b480      	push	{r7}
 80035a2:	af00      	add	r7, sp, #0
	U3RX_Complete = 1;
 80035a4:	4b03      	ldr	r3, [pc, #12]	@ (80035b4 <USART3_RX_ISR+0x14>)
 80035a6:	2201      	movs	r2, #1
 80035a8:	701a      	strb	r2, [r3, #0]
}
 80035aa:	bf00      	nop
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr
 80035b4:	200009db 	.word	0x200009db

080035b8 <USART4_TX_ISR>:

void USART4_TX_ISR() {
 80035b8:	b480      	push	{r7}
 80035ba:	af00      	add	r7, sp, #0
	U4TX_Complete = 1;
 80035bc:	4b03      	ldr	r3, [pc, #12]	@ (80035cc <USART4_TX_ISR+0x14>)
 80035be:	2201      	movs	r2, #1
 80035c0:	701a      	strb	r2, [r3, #0]
}
 80035c2:	bf00      	nop
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr
 80035cc:	200009dc 	.word	0x200009dc

080035d0 <USART4_RX_ISR>:

void USART4_RX_ISR() {
 80035d0:	b480      	push	{r7}
 80035d2:	af00      	add	r7, sp, #0
	U4RX_Complete = 1;
 80035d4:	4b03      	ldr	r3, [pc, #12]	@ (80035e4 <USART4_RX_ISR+0x14>)
 80035d6:	2201      	movs	r2, #1
 80035d8:	701a      	strb	r2, [r3, #0]
}
 80035da:	bf00      	nop
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr
 80035e4:	200009dd 	.word	0x200009dd

080035e8 <USART5_TX_ISR>:

void USART5_TX_ISR() {
 80035e8:	b480      	push	{r7}
 80035ea:	af00      	add	r7, sp, #0
	U5TX_Complete = 1;
 80035ec:	4b03      	ldr	r3, [pc, #12]	@ (80035fc <USART5_TX_ISR+0x14>)
 80035ee:	2201      	movs	r2, #1
 80035f0:	701a      	strb	r2, [r3, #0]
}
 80035f2:	bf00      	nop
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr
 80035fc:	200009de 	.word	0x200009de

08003600 <USART5_RX_ISR>:

void USART5_RX_ISR() {
 8003600:	b480      	push	{r7}
 8003602:	af00      	add	r7, sp, #0
	U5RX_Complete = 1;
 8003604:	4b03      	ldr	r3, [pc, #12]	@ (8003614 <USART5_RX_ISR+0x14>)
 8003606:	2201      	movs	r2, #1
 8003608:	701a      	strb	r2, [r3, #0]
}
 800360a:	bf00      	nop
 800360c:	46bd      	mov	sp, r7
 800360e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003612:	4770      	bx	lr
 8003614:	200009df 	.word	0x200009df

08003618 <USART6_TX_ISR>:

void USART6_TX_ISR() {
 8003618:	b480      	push	{r7}
 800361a:	af00      	add	r7, sp, #0
	U6TX_Complete = 1;
 800361c:	4b03      	ldr	r3, [pc, #12]	@ (800362c <USART6_TX_ISR+0x14>)
 800361e:	2201      	movs	r2, #1
 8003620:	701a      	strb	r2, [r3, #0]
}
 8003622:	bf00      	nop
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr
 800362c:	200009e0 	.word	0x200009e0

08003630 <USART6_RX_ISR>:

void USART6_RX_ISR() {
 8003630:	b480      	push	{r7}
 8003632:	af00      	add	r7, sp, #0
	U6RX_Complete = 1;
 8003634:	4b03      	ldr	r3, [pc, #12]	@ (8003644 <USART6_RX_ISR+0x14>)
 8003636:	2201      	movs	r2, #1
 8003638:	701a      	strb	r2, [r3, #0]
}
 800363a:	bf00      	nop
 800363c:	46bd      	mov	sp, r7
 800363e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003642:	4770      	bx	lr
 8003644:	200009e1 	.word	0x200009e1

08003648 <UART4_IRQHandler>:




void UART4_IRQHandler(void)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	af00      	add	r7, sp, #0
	USART_SR = UART4 -> SR;
 800364c:	4b57      	ldr	r3, [pc, #348]	@ (80037ac <UART4_IRQHandler+0x164>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	b29a      	uxth	r2, r3
 8003652:	4b57      	ldr	r3, [pc, #348]	@ (80037b0 <UART4_IRQHandler+0x168>)
 8003654:	801a      	strh	r2, [r3, #0]
	if(USART_SR & USART_SR_CTS)
 8003656:	4b56      	ldr	r3, [pc, #344]	@ (80037b0 <UART4_IRQHandler+0x168>)
 8003658:	881b      	ldrh	r3, [r3, #0]
 800365a:	b29b      	uxth	r3, r3
 800365c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003660:	2b00      	cmp	r3, #0
 8003662:	d010      	beq.n	8003686 <UART4_IRQHandler+0x3e>
	{
		if (__usart_4_config__ ->ISR_Routines.CTS_ISR) {
 8003664:	4b53      	ldr	r3, [pc, #332]	@ (80037b4 <UART4_IRQHandler+0x16c>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800366c:	2b00      	cmp	r3, #0
 800366e:	d00a      	beq.n	8003686 <UART4_IRQHandler+0x3e>
			__usart_4_config__ ->ISR_Routines.CTS_ISR();
 8003670:	4b50      	ldr	r3, [pc, #320]	@ (80037b4 <UART4_IRQHandler+0x16c>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003678:	4798      	blx	r3
			UART4->SR &= ~USART_SR_CTS;  // Clear the Break interrupt flag
 800367a:	4b4c      	ldr	r3, [pc, #304]	@ (80037ac <UART4_IRQHandler+0x164>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a4b      	ldr	r2, [pc, #300]	@ (80037ac <UART4_IRQHandler+0x164>)
 8003680:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003684:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_LBD)
 8003686:	4b4a      	ldr	r3, [pc, #296]	@ (80037b0 <UART4_IRQHandler+0x168>)
 8003688:	881b      	ldrh	r3, [r3, #0]
 800368a:	b29b      	uxth	r3, r3
 800368c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003690:	2b00      	cmp	r3, #0
 8003692:	d010      	beq.n	80036b6 <UART4_IRQHandler+0x6e>
	{
		if (__usart_4_config__ ->ISR_Routines.LIN_Break_Detection_ISR) {
 8003694:	4b47      	ldr	r3, [pc, #284]	@ (80037b4 <UART4_IRQHandler+0x16c>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800369c:	2b00      	cmp	r3, #0
 800369e:	d00a      	beq.n	80036b6 <UART4_IRQHandler+0x6e>
			__usart_4_config__ ->ISR_Routines.LIN_Break_Detection_ISR();
 80036a0:	4b44      	ldr	r3, [pc, #272]	@ (80037b4 <UART4_IRQHandler+0x16c>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80036a8:	4798      	blx	r3
			UART4->SR &= ~USART_SR_LBD;  // Clear the Break interrupt flag
 80036aa:	4b40      	ldr	r3, [pc, #256]	@ (80037ac <UART4_IRQHandler+0x164>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a3f      	ldr	r2, [pc, #252]	@ (80037ac <UART4_IRQHandler+0x164>)
 80036b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80036b4:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_TXE)
 80036b6:	4b3e      	ldr	r3, [pc, #248]	@ (80037b0 <UART4_IRQHandler+0x168>)
 80036b8:	881b      	ldrh	r3, [r3, #0]
 80036ba:	b29b      	uxth	r3, r3
 80036bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d010      	beq.n	80036e6 <UART4_IRQHandler+0x9e>
	{
		if (__usart_4_config__ ->ISR_Routines.Transmit_Empty_ISR) {
 80036c4:	4b3b      	ldr	r3, [pc, #236]	@ (80037b4 <UART4_IRQHandler+0x16c>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d00a      	beq.n	80036e6 <UART4_IRQHandler+0x9e>
			__usart_4_config__ ->ISR_Routines.Transmit_Empty_ISR();
 80036d0:	4b38      	ldr	r3, [pc, #224]	@ (80037b4 <UART4_IRQHandler+0x16c>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80036d8:	4798      	blx	r3
			UART4->SR &= ~USART_SR_TXE;  // Clear the Break interrupt flag
 80036da:	4b34      	ldr	r3, [pc, #208]	@ (80037ac <UART4_IRQHandler+0x164>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a33      	ldr	r2, [pc, #204]	@ (80037ac <UART4_IRQHandler+0x164>)
 80036e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80036e4:	6013      	str	r3, [r2, #0]
		}
	}


	if(USART_SR & USART_SR_TC)
 80036e6:	4b32      	ldr	r3, [pc, #200]	@ (80037b0 <UART4_IRQHandler+0x168>)
 80036e8:	881b      	ldrh	r3, [r3, #0]
 80036ea:	b29b      	uxth	r3, r3
 80036ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d010      	beq.n	8003716 <UART4_IRQHandler+0xce>
	{
		if (__usart_4_config__ ->ISR_Routines.Transmission_Complete_ISR) {
 80036f4:	4b2f      	ldr	r3, [pc, #188]	@ (80037b4 <UART4_IRQHandler+0x16c>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d00a      	beq.n	8003716 <UART4_IRQHandler+0xce>
			__usart_4_config__ ->ISR_Routines.Transmission_Complete_ISR();
 8003700:	4b2c      	ldr	r3, [pc, #176]	@ (80037b4 <UART4_IRQHandler+0x16c>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8003708:	4798      	blx	r3
			UART4->SR &= ~USART_SR_TC;  // Clear the Break interrupt flag
 800370a:	4b28      	ldr	r3, [pc, #160]	@ (80037ac <UART4_IRQHandler+0x164>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a27      	ldr	r2, [pc, #156]	@ (80037ac <UART4_IRQHandler+0x164>)
 8003710:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003714:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_RXNE)
 8003716:	4b26      	ldr	r3, [pc, #152]	@ (80037b0 <UART4_IRQHandler+0x168>)
 8003718:	881b      	ldrh	r3, [r3, #0]
 800371a:	b29b      	uxth	r3, r3
 800371c:	f003 0320 	and.w	r3, r3, #32
 8003720:	2b00      	cmp	r3, #0
 8003722:	d010      	beq.n	8003746 <UART4_IRQHandler+0xfe>
	{
		if (__usart_4_config__ ->ISR_Routines.Receiver_Empty_ISR) {
 8003724:	4b23      	ldr	r3, [pc, #140]	@ (80037b4 <UART4_IRQHandler+0x16c>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d00a      	beq.n	8003746 <UART4_IRQHandler+0xfe>
			__usart_4_config__ ->ISR_Routines.Receiver_Empty_ISR();
 8003730:	4b20      	ldr	r3, [pc, #128]	@ (80037b4 <UART4_IRQHandler+0x16c>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003738:	4798      	blx	r3
			UART4->SR &= ~USART_SR_RXNE;  // Clear the Break interrupt flag
 800373a:	4b1c      	ldr	r3, [pc, #112]	@ (80037ac <UART4_IRQHandler+0x164>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a1b      	ldr	r2, [pc, #108]	@ (80037ac <UART4_IRQHandler+0x164>)
 8003740:	f023 0320 	bic.w	r3, r3, #32
 8003744:	6013      	str	r3, [r2, #0]
		}
	}


	if(USART_SR & USART_SR_IDLE)
 8003746:	4b1a      	ldr	r3, [pc, #104]	@ (80037b0 <UART4_IRQHandler+0x168>)
 8003748:	881b      	ldrh	r3, [r3, #0]
 800374a:	b29b      	uxth	r3, r3
 800374c:	f003 0310 	and.w	r3, r3, #16
 8003750:	2b00      	cmp	r3, #0
 8003752:	d010      	beq.n	8003776 <UART4_IRQHandler+0x12e>
	{
		if (__usart_4_config__ ->ISR_Routines.Idle_Line_ISR) {
 8003754:	4b17      	ldr	r3, [pc, #92]	@ (80037b4 <UART4_IRQHandler+0x16c>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800375c:	2b00      	cmp	r3, #0
 800375e:	d00a      	beq.n	8003776 <UART4_IRQHandler+0x12e>
			__usart_4_config__ ->ISR_Routines.Idle_Line_ISR();
 8003760:	4b14      	ldr	r3, [pc, #80]	@ (80037b4 <UART4_IRQHandler+0x16c>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003768:	4798      	blx	r3
			UART4->SR &= ~USART_SR_IDLE;  // Clear the Break interrupt flag
 800376a:	4b10      	ldr	r3, [pc, #64]	@ (80037ac <UART4_IRQHandler+0x164>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a0f      	ldr	r2, [pc, #60]	@ (80037ac <UART4_IRQHandler+0x164>)
 8003770:	f023 0310 	bic.w	r3, r3, #16
 8003774:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_PE)
 8003776:	4b0e      	ldr	r3, [pc, #56]	@ (80037b0 <UART4_IRQHandler+0x168>)
 8003778:	881b      	ldrh	r3, [r3, #0]
 800377a:	b29b      	uxth	r3, r3
 800377c:	f003 0301 	and.w	r3, r3, #1
 8003780:	2b00      	cmp	r3, #0
 8003782:	d010      	beq.n	80037a6 <UART4_IRQHandler+0x15e>
	{
		if (__usart_4_config__ ->ISR_Routines.Parity_ISR) {
 8003784:	4b0b      	ldr	r3, [pc, #44]	@ (80037b4 <UART4_IRQHandler+0x16c>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800378c:	2b00      	cmp	r3, #0
 800378e:	d00a      	beq.n	80037a6 <UART4_IRQHandler+0x15e>
			__usart_4_config__ ->ISR_Routines.Parity_ISR();
 8003790:	4b08      	ldr	r3, [pc, #32]	@ (80037b4 <UART4_IRQHandler+0x16c>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003798:	4798      	blx	r3
			UART4->SR &= ~USART_SR_PE;  // Clear the Break interrupt flag
 800379a:	4b04      	ldr	r3, [pc, #16]	@ (80037ac <UART4_IRQHandler+0x164>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a03      	ldr	r2, [pc, #12]	@ (80037ac <UART4_IRQHandler+0x164>)
 80037a0:	f023 0301 	bic.w	r3, r3, #1
 80037a4:	6013      	str	r3, [r2, #0]
		}
	}

}
 80037a6:	bf00      	nop
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	40004c00 	.word	0x40004c00
 80037b0:	200009d4 	.word	0x200009d4
 80037b4:	200009cc 	.word	0x200009cc

080037b8 <USART1_IRQHandler>:


void USART1_IRQHandler(void)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	af00      	add	r7, sp, #0
	USART_SR = USART1 -> SR;
 80037bc:	4b57      	ldr	r3, [pc, #348]	@ (800391c <USART1_IRQHandler+0x164>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	b29a      	uxth	r2, r3
 80037c2:	4b57      	ldr	r3, [pc, #348]	@ (8003920 <USART1_IRQHandler+0x168>)
 80037c4:	801a      	strh	r2, [r3, #0]
	if(USART_SR & USART_SR_CTS)
 80037c6:	4b56      	ldr	r3, [pc, #344]	@ (8003920 <USART1_IRQHandler+0x168>)
 80037c8:	881b      	ldrh	r3, [r3, #0]
 80037ca:	b29b      	uxth	r3, r3
 80037cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d010      	beq.n	80037f6 <USART1_IRQHandler+0x3e>
	{
		if (__usart_1_config__ ->ISR_Routines.CTS_ISR) {
 80037d4:	4b53      	ldr	r3, [pc, #332]	@ (8003924 <USART1_IRQHandler+0x16c>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00a      	beq.n	80037f6 <USART1_IRQHandler+0x3e>
			__usart_1_config__ ->ISR_Routines.CTS_ISR();
 80037e0:	4b50      	ldr	r3, [pc, #320]	@ (8003924 <USART1_IRQHandler+0x16c>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80037e8:	4798      	blx	r3
			USART1->SR &= ~USART_SR_CTS;  // Clear the Break interrupt flag
 80037ea:	4b4c      	ldr	r3, [pc, #304]	@ (800391c <USART1_IRQHandler+0x164>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a4b      	ldr	r2, [pc, #300]	@ (800391c <USART1_IRQHandler+0x164>)
 80037f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80037f4:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_LBD)
 80037f6:	4b4a      	ldr	r3, [pc, #296]	@ (8003920 <USART1_IRQHandler+0x168>)
 80037f8:	881b      	ldrh	r3, [r3, #0]
 80037fa:	b29b      	uxth	r3, r3
 80037fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003800:	2b00      	cmp	r3, #0
 8003802:	d010      	beq.n	8003826 <USART1_IRQHandler+0x6e>
	{
		if (__usart_1_config__ ->ISR_Routines.LIN_Break_Detection_ISR) {
 8003804:	4b47      	ldr	r3, [pc, #284]	@ (8003924 <USART1_IRQHandler+0x16c>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800380c:	2b00      	cmp	r3, #0
 800380e:	d00a      	beq.n	8003826 <USART1_IRQHandler+0x6e>
			__usart_1_config__ ->ISR_Routines.LIN_Break_Detection_ISR();
 8003810:	4b44      	ldr	r3, [pc, #272]	@ (8003924 <USART1_IRQHandler+0x16c>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003818:	4798      	blx	r3
			USART1->SR &= ~USART_SR_LBD;  // Clear the Break interrupt flag
 800381a:	4b40      	ldr	r3, [pc, #256]	@ (800391c <USART1_IRQHandler+0x164>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a3f      	ldr	r2, [pc, #252]	@ (800391c <USART1_IRQHandler+0x164>)
 8003820:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003824:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_TXE)
 8003826:	4b3e      	ldr	r3, [pc, #248]	@ (8003920 <USART1_IRQHandler+0x168>)
 8003828:	881b      	ldrh	r3, [r3, #0]
 800382a:	b29b      	uxth	r3, r3
 800382c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003830:	2b00      	cmp	r3, #0
 8003832:	d010      	beq.n	8003856 <USART1_IRQHandler+0x9e>
	{
		if (__usart_1_config__ ->ISR_Routines.Transmit_Empty_ISR) {
 8003834:	4b3b      	ldr	r3, [pc, #236]	@ (8003924 <USART1_IRQHandler+0x16c>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800383c:	2b00      	cmp	r3, #0
 800383e:	d00a      	beq.n	8003856 <USART1_IRQHandler+0x9e>
			__usart_1_config__ ->ISR_Routines.Transmit_Empty_ISR();
 8003840:	4b38      	ldr	r3, [pc, #224]	@ (8003924 <USART1_IRQHandler+0x16c>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003848:	4798      	blx	r3
			USART1->SR &= ~USART_SR_TXE;  // Clear the Break interrupt flag
 800384a:	4b34      	ldr	r3, [pc, #208]	@ (800391c <USART1_IRQHandler+0x164>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a33      	ldr	r2, [pc, #204]	@ (800391c <USART1_IRQHandler+0x164>)
 8003850:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003854:	6013      	str	r3, [r2, #0]
		}
	}


	if(USART_SR & USART_SR_TC)
 8003856:	4b32      	ldr	r3, [pc, #200]	@ (8003920 <USART1_IRQHandler+0x168>)
 8003858:	881b      	ldrh	r3, [r3, #0]
 800385a:	b29b      	uxth	r3, r3
 800385c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003860:	2b00      	cmp	r3, #0
 8003862:	d010      	beq.n	8003886 <USART1_IRQHandler+0xce>
	{
		if (__usart_1_config__ ->ISR_Routines.Transmission_Complete_ISR) {
 8003864:	4b2f      	ldr	r3, [pc, #188]	@ (8003924 <USART1_IRQHandler+0x16c>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800386c:	2b00      	cmp	r3, #0
 800386e:	d00a      	beq.n	8003886 <USART1_IRQHandler+0xce>
			__usart_1_config__ ->ISR_Routines.Transmission_Complete_ISR();
 8003870:	4b2c      	ldr	r3, [pc, #176]	@ (8003924 <USART1_IRQHandler+0x16c>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8003878:	4798      	blx	r3
			USART1->SR &= ~USART_SR_TC;  // Clear the Break interrupt flag
 800387a:	4b28      	ldr	r3, [pc, #160]	@ (800391c <USART1_IRQHandler+0x164>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a27      	ldr	r2, [pc, #156]	@ (800391c <USART1_IRQHandler+0x164>)
 8003880:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003884:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_RXNE)
 8003886:	4b26      	ldr	r3, [pc, #152]	@ (8003920 <USART1_IRQHandler+0x168>)
 8003888:	881b      	ldrh	r3, [r3, #0]
 800388a:	b29b      	uxth	r3, r3
 800388c:	f003 0320 	and.w	r3, r3, #32
 8003890:	2b00      	cmp	r3, #0
 8003892:	d010      	beq.n	80038b6 <USART1_IRQHandler+0xfe>
	{
		if (__usart_1_config__ ->ISR_Routines.Receiver_Empty_ISR) {
 8003894:	4b23      	ldr	r3, [pc, #140]	@ (8003924 <USART1_IRQHandler+0x16c>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d00a      	beq.n	80038b6 <USART1_IRQHandler+0xfe>
			__usart_1_config__ ->ISR_Routines.Receiver_Empty_ISR();
 80038a0:	4b20      	ldr	r3, [pc, #128]	@ (8003924 <USART1_IRQHandler+0x16c>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80038a8:	4798      	blx	r3
			USART1->SR &= ~USART_SR_RXNE;  // Clear the Break interrupt flag
 80038aa:	4b1c      	ldr	r3, [pc, #112]	@ (800391c <USART1_IRQHandler+0x164>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a1b      	ldr	r2, [pc, #108]	@ (800391c <USART1_IRQHandler+0x164>)
 80038b0:	f023 0320 	bic.w	r3, r3, #32
 80038b4:	6013      	str	r3, [r2, #0]
		}
	}


	if(USART_SR & USART_SR_IDLE)
 80038b6:	4b1a      	ldr	r3, [pc, #104]	@ (8003920 <USART1_IRQHandler+0x168>)
 80038b8:	881b      	ldrh	r3, [r3, #0]
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	f003 0310 	and.w	r3, r3, #16
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d010      	beq.n	80038e6 <USART1_IRQHandler+0x12e>
	{
		if (__usart_1_config__ ->ISR_Routines.Idle_Line_ISR) {
 80038c4:	4b17      	ldr	r3, [pc, #92]	@ (8003924 <USART1_IRQHandler+0x16c>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d00a      	beq.n	80038e6 <USART1_IRQHandler+0x12e>
			__usart_1_config__ ->ISR_Routines.Idle_Line_ISR();
 80038d0:	4b14      	ldr	r3, [pc, #80]	@ (8003924 <USART1_IRQHandler+0x16c>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80038d8:	4798      	blx	r3
			USART1->SR &= ~USART_SR_IDLE;  // Clear the Break interrupt flag
 80038da:	4b10      	ldr	r3, [pc, #64]	@ (800391c <USART1_IRQHandler+0x164>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a0f      	ldr	r2, [pc, #60]	@ (800391c <USART1_IRQHandler+0x164>)
 80038e0:	f023 0310 	bic.w	r3, r3, #16
 80038e4:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_PE)
 80038e6:	4b0e      	ldr	r3, [pc, #56]	@ (8003920 <USART1_IRQHandler+0x168>)
 80038e8:	881b      	ldrh	r3, [r3, #0]
 80038ea:	b29b      	uxth	r3, r3
 80038ec:	f003 0301 	and.w	r3, r3, #1
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d010      	beq.n	8003916 <USART1_IRQHandler+0x15e>
	{
		if (__usart_1_config__ ->ISR_Routines.Parity_ISR) {
 80038f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003924 <USART1_IRQHandler+0x16c>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d00a      	beq.n	8003916 <USART1_IRQHandler+0x15e>
			__usart_1_config__ ->ISR_Routines.Parity_ISR();
 8003900:	4b08      	ldr	r3, [pc, #32]	@ (8003924 <USART1_IRQHandler+0x16c>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003908:	4798      	blx	r3
			USART1->SR &= ~USART_SR_PE;  // Clear the Break interrupt flag
 800390a:	4b04      	ldr	r3, [pc, #16]	@ (800391c <USART1_IRQHandler+0x164>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a03      	ldr	r2, [pc, #12]	@ (800391c <USART1_IRQHandler+0x164>)
 8003910:	f023 0301 	bic.w	r3, r3, #1
 8003914:	6013      	str	r3, [r2, #0]
		}
	}

}
 8003916:	bf00      	nop
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	40011000 	.word	0x40011000
 8003920:	200009d4 	.word	0x200009d4
 8003924:	200009c0 	.word	0x200009c0

08003928 <USART_Get_Instance_Number>:



int8_t USART_Get_Instance_Number(USART_Config *config)
{
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
	if(config->Port == USART1) {return 0;}
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a17      	ldr	r2, [pc, #92]	@ (8003994 <USART_Get_Instance_Number+0x6c>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d101      	bne.n	800393e <USART_Get_Instance_Number+0x16>
 800393a:	2300      	movs	r3, #0
 800393c:	e024      	b.n	8003988 <USART_Get_Instance_Number+0x60>
	else if(config->Port == USART2) {return 1;}
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a15      	ldr	r2, [pc, #84]	@ (8003998 <USART_Get_Instance_Number+0x70>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d101      	bne.n	800394c <USART_Get_Instance_Number+0x24>
 8003948:	2301      	movs	r3, #1
 800394a:	e01d      	b.n	8003988 <USART_Get_Instance_Number+0x60>
	else if(config->Port == USART3) {return 2;}
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a12      	ldr	r2, [pc, #72]	@ (800399c <USART_Get_Instance_Number+0x74>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d101      	bne.n	800395a <USART_Get_Instance_Number+0x32>
 8003956:	2302      	movs	r3, #2
 8003958:	e016      	b.n	8003988 <USART_Get_Instance_Number+0x60>
	else if(config->Port == UART4) {return 3;}
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a10      	ldr	r2, [pc, #64]	@ (80039a0 <USART_Get_Instance_Number+0x78>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d101      	bne.n	8003968 <USART_Get_Instance_Number+0x40>
 8003964:	2303      	movs	r3, #3
 8003966:	e00f      	b.n	8003988 <USART_Get_Instance_Number+0x60>
	else if(config->Port == UART5) {return 4;}
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a0d      	ldr	r2, [pc, #52]	@ (80039a4 <USART_Get_Instance_Number+0x7c>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d101      	bne.n	8003976 <USART_Get_Instance_Number+0x4e>
 8003972:	2304      	movs	r3, #4
 8003974:	e008      	b.n	8003988 <USART_Get_Instance_Number+0x60>
	else if(config->Port == USART6) {return 5;}
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a0b      	ldr	r2, [pc, #44]	@ (80039a8 <USART_Get_Instance_Number+0x80>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d101      	bne.n	8003984 <USART_Get_Instance_Number+0x5c>
 8003980:	2305      	movs	r3, #5
 8003982:	e001      	b.n	8003988 <USART_Get_Instance_Number+0x60>
	else {return -1;}
 8003984:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003988:	4618      	mov	r0, r3
 800398a:	370c      	adds	r7, #12
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr
 8003994:	40011000 	.word	0x40011000
 8003998:	40004400 	.word	0x40004400
 800399c:	40004800 	.word	0x40004800
 80039a0:	40004c00 	.word	0x40004c00
 80039a4:	40005000 	.word	0x40005000
 80039a8:	40011400 	.word	0x40011400

080039ac <USART_Config_Reset>:

void USART_Config_Reset(USART_Config *config)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b083      	sub	sp, #12
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
	config->mode = USART_Configuration.Mode.Disable;
 80039b4:	2200      	movs	r2, #0
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	721a      	strb	r2, [r3, #8]
	config->hardware_flow = USART_Configuration.Hardware_Flow.Disable;
 80039ba:	2200      	movs	r2, #0
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	73da      	strb	r2, [r3, #15]
	config->baudrate = 9600;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80039c6:	605a      	str	r2, [r3, #4]
	config->dma_enable = USART_Configuration.DMA_Enable.RX_Disable | USART_Configuration.DMA_Enable.TX_Disable;
 80039c8:	2200      	movs	r2, #0
 80039ca:	2300      	movs	r3, #0
 80039cc:	4313      	orrs	r3, r2
 80039ce:	b2da      	uxtb	r2, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	745a      	strb	r2, [r3, #17]
	config->interrupt = USART_Configuration.Interrupt_Type.Disable;
 80039d4:	2300      	movs	r3, #0
 80039d6:	b2da      	uxtb	r2, r3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	739a      	strb	r2, [r3, #14]
}
 80039dc:	bf00      	nop
 80039de:	370c      	adds	r7, #12
 80039e0:	46bd      	mov	sp, r7
 80039e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e6:	4770      	bx	lr

080039e8 <USART_Clock_Enable>:


int8_t USART_Clock_Enable(USART_Config *config)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b083      	sub	sp, #12
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
	if(config->Port == USART1)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a27      	ldr	r2, [pc, #156]	@ (8003a94 <USART_Clock_Enable+0xac>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d106      	bne.n	8003a08 <USART_Clock_Enable+0x20>
	{
		RCC -> APB2ENR |= RCC_APB2ENR_USART1EN;
 80039fa:	4b27      	ldr	r3, [pc, #156]	@ (8003a98 <USART_Clock_Enable+0xb0>)
 80039fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039fe:	4a26      	ldr	r2, [pc, #152]	@ (8003a98 <USART_Clock_Enable+0xb0>)
 8003a00:	f043 0310 	orr.w	r3, r3, #16
 8003a04:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a06:	e03e      	b.n	8003a86 <USART_Clock_Enable+0x9e>
	}
	else if(config->Port == USART2)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a23      	ldr	r2, [pc, #140]	@ (8003a9c <USART_Clock_Enable+0xb4>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d106      	bne.n	8003a20 <USART_Clock_Enable+0x38>
	{
		RCC -> APB1ENR |= RCC_APB1ENR_USART2EN;
 8003a12:	4b21      	ldr	r3, [pc, #132]	@ (8003a98 <USART_Clock_Enable+0xb0>)
 8003a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a16:	4a20      	ldr	r2, [pc, #128]	@ (8003a98 <USART_Clock_Enable+0xb0>)
 8003a18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a1e:	e032      	b.n	8003a86 <USART_Clock_Enable+0x9e>
	}
	else if(config->Port == USART3)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a1e      	ldr	r2, [pc, #120]	@ (8003aa0 <USART_Clock_Enable+0xb8>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d106      	bne.n	8003a38 <USART_Clock_Enable+0x50>
	{
		RCC -> APB1ENR |= RCC_APB1ENR_USART3EN;
 8003a2a:	4b1b      	ldr	r3, [pc, #108]	@ (8003a98 <USART_Clock_Enable+0xb0>)
 8003a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a2e:	4a1a      	ldr	r2, [pc, #104]	@ (8003a98 <USART_Clock_Enable+0xb0>)
 8003a30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a34:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a36:	e026      	b.n	8003a86 <USART_Clock_Enable+0x9e>
	}
	else if(config->Port == UART4)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a19      	ldr	r2, [pc, #100]	@ (8003aa4 <USART_Clock_Enable+0xbc>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d106      	bne.n	8003a50 <USART_Clock_Enable+0x68>
	{
		RCC -> APB1ENR |= RCC_APB1ENR_UART4EN;
 8003a42:	4b15      	ldr	r3, [pc, #84]	@ (8003a98 <USART_Clock_Enable+0xb0>)
 8003a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a46:	4a14      	ldr	r2, [pc, #80]	@ (8003a98 <USART_Clock_Enable+0xb0>)
 8003a48:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003a4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a4e:	e01a      	b.n	8003a86 <USART_Clock_Enable+0x9e>
	}
	else if(config->Port == UART5)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a14      	ldr	r2, [pc, #80]	@ (8003aa8 <USART_Clock_Enable+0xc0>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d106      	bne.n	8003a68 <USART_Clock_Enable+0x80>
	{
		RCC -> APB1ENR |= RCC_APB1ENR_UART5EN;
 8003a5a:	4b0f      	ldr	r3, [pc, #60]	@ (8003a98 <USART_Clock_Enable+0xb0>)
 8003a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a5e:	4a0e      	ldr	r2, [pc, #56]	@ (8003a98 <USART_Clock_Enable+0xb0>)
 8003a60:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a64:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a66:	e00e      	b.n	8003a86 <USART_Clock_Enable+0x9e>
	}
	else if(config->Port == USART6)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a0f      	ldr	r2, [pc, #60]	@ (8003aac <USART_Clock_Enable+0xc4>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d106      	bne.n	8003a80 <USART_Clock_Enable+0x98>
	{
		RCC -> APB2ENR |= RCC_APB2ENR_USART6EN;
 8003a72:	4b09      	ldr	r3, [pc, #36]	@ (8003a98 <USART_Clock_Enable+0xb0>)
 8003a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a76:	4a08      	ldr	r2, [pc, #32]	@ (8003a98 <USART_Clock_Enable+0xb0>)
 8003a78:	f043 0320 	orr.w	r3, r3, #32
 8003a7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a7e:	e002      	b.n	8003a86 <USART_Clock_Enable+0x9e>
	}
	else
	{
		return -1;
 8003a80:	f04f 33ff 	mov.w	r3, #4294967295
 8003a84:	e000      	b.n	8003a88 <USART_Clock_Enable+0xa0>
	}
	return 1;
 8003a86:	2301      	movs	r3, #1
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr
 8003a94:	40011000 	.word	0x40011000
 8003a98:	40023800 	.word	0x40023800
 8003a9c:	40004400 	.word	0x40004400
 8003aa0:	40004800 	.word	0x40004800
 8003aa4:	40004c00 	.word	0x40004c00
 8003aa8:	40005000 	.word	0x40005000
 8003aac:	40011400 	.word	0x40011400

08003ab0 <PIN_Setup>:
	}
	return 1;
}

static void PIN_Setup(USART_Config *config)
{
 8003ab0:	b5b0      	push	{r4, r5, r7, lr}
 8003ab2:	b086      	sub	sp, #24
 8003ab4:	af04      	add	r7, sp, #16
 8003ab6:	6078      	str	r0, [r7, #4]
	if(config->Port == USART1)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4aa4      	ldr	r2, [pc, #656]	@ (8003d50 <PIN_Setup+0x2a0>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	f040 8112 	bne.w	8003ce8 <PIN_Setup+0x238>
	{
		__usart_1_config__ = config;
 8003ac4:	4aa3      	ldr	r2, [pc, #652]	@ (8003d54 <PIN_Setup+0x2a4>)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6013      	str	r3, [r2, #0]

		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	7a1b      	ldrb	r3, [r3, #8]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d00f      	beq.n	8003af4 <PIN_Setup+0x44>
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	7a1b      	ldrb	r3, [r3, #8]
 8003ad8:	2202      	movs	r2, #2
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d00a      	beq.n	8003af4 <PIN_Setup+0x44>
				(config->mode == USART_Configuration.Mode.IrDA) ||
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	7a1b      	ldrb	r3, [r3, #8]
 8003ae2:	2204      	movs	r2, #4
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d005      	beq.n	8003af4 <PIN_Setup+0x44>
				(config->mode == USART_Configuration.Mode.LIN) )
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	7a1b      	ldrb	r3, [r3, #8]
 8003aec:	2205      	movs	r2, #5
				(config->mode == USART_Configuration.Mode.IrDA) ||
 8003aee:	4293      	cmp	r3, r2
 8003af0:	f040 80bf 	bne.w	8003c72 <PIN_Setup+0x1c2>
		{
			if(config->TX_Pin == USART1_TX_Pin.PA9)GPIO_Pin_Init(GPIOA, USART1_TX_Pin.PA9, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	7a5b      	ldrb	r3, [r3, #9]
 8003af8:	2209      	movs	r2, #9
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d10f      	bne.n	8003b1e <PIN_Setup+0x6e>
 8003afe:	2009      	movs	r0, #9
 8003b00:	2402      	movs	r4, #2
 8003b02:	2500      	movs	r5, #0
 8003b04:	2302      	movs	r3, #2
 8003b06:	2200      	movs	r2, #0
 8003b08:	2107      	movs	r1, #7
 8003b0a:	9102      	str	r1, [sp, #8]
 8003b0c:	9201      	str	r2, [sp, #4]
 8003b0e:	9300      	str	r3, [sp, #0]
 8003b10:	462b      	mov	r3, r5
 8003b12:	4622      	mov	r2, r4
 8003b14:	4601      	mov	r1, r0
 8003b16:	4890      	ldr	r0, [pc, #576]	@ (8003d58 <PIN_Setup+0x2a8>)
 8003b18:	f7ff fbae 	bl	8003278 <GPIO_Pin_Init>
 8003b1c:	e013      	b.n	8003b46 <PIN_Setup+0x96>
			else if(config->TX_Pin == USART1_TX_Pin.PB6)GPIO_Pin_Init(GPIOB, USART1_TX_Pin.PB6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	7a5b      	ldrb	r3, [r3, #9]
 8003b22:	2206      	movs	r2, #6
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d10e      	bne.n	8003b46 <PIN_Setup+0x96>
 8003b28:	2006      	movs	r0, #6
 8003b2a:	2402      	movs	r4, #2
 8003b2c:	2500      	movs	r5, #0
 8003b2e:	2302      	movs	r3, #2
 8003b30:	2200      	movs	r2, #0
 8003b32:	2107      	movs	r1, #7
 8003b34:	9102      	str	r1, [sp, #8]
 8003b36:	9201      	str	r2, [sp, #4]
 8003b38:	9300      	str	r3, [sp, #0]
 8003b3a:	462b      	mov	r3, r5
 8003b3c:	4622      	mov	r2, r4
 8003b3e:	4601      	mov	r1, r0
 8003b40:	4886      	ldr	r0, [pc, #536]	@ (8003d5c <PIN_Setup+0x2ac>)
 8003b42:	f7ff fb99 	bl	8003278 <GPIO_Pin_Init>

			if(config->RX_Pin == USART1_RX_Pin.PA10)GPIO_Pin_Init(GPIOA, USART1_RX_Pin.PA10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	7a9b      	ldrb	r3, [r3, #10]
 8003b4a:	220a      	movs	r2, #10
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d10f      	bne.n	8003b70 <PIN_Setup+0xc0>
 8003b50:	200a      	movs	r0, #10
 8003b52:	2402      	movs	r4, #2
 8003b54:	2500      	movs	r5, #0
 8003b56:	2302      	movs	r3, #2
 8003b58:	2200      	movs	r2, #0
 8003b5a:	2107      	movs	r1, #7
 8003b5c:	9102      	str	r1, [sp, #8]
 8003b5e:	9201      	str	r2, [sp, #4]
 8003b60:	9300      	str	r3, [sp, #0]
 8003b62:	462b      	mov	r3, r5
 8003b64:	4622      	mov	r2, r4
 8003b66:	4601      	mov	r1, r0
 8003b68:	487b      	ldr	r0, [pc, #492]	@ (8003d58 <PIN_Setup+0x2a8>)
 8003b6a:	f7ff fb85 	bl	8003278 <GPIO_Pin_Init>
 8003b6e:	e013      	b.n	8003b98 <PIN_Setup+0xe8>
			else if(config->RX_Pin == USART1_RX_Pin.PB7)GPIO_Pin_Init(GPIOB, USART1_RX_Pin.PB7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	7a9b      	ldrb	r3, [r3, #10]
 8003b74:	2207      	movs	r2, #7
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d10e      	bne.n	8003b98 <PIN_Setup+0xe8>
 8003b7a:	2007      	movs	r0, #7
 8003b7c:	2402      	movs	r4, #2
 8003b7e:	2500      	movs	r5, #0
 8003b80:	2302      	movs	r3, #2
 8003b82:	2200      	movs	r2, #0
 8003b84:	2107      	movs	r1, #7
 8003b86:	9102      	str	r1, [sp, #8]
 8003b88:	9201      	str	r2, [sp, #4]
 8003b8a:	9300      	str	r3, [sp, #0]
 8003b8c:	462b      	mov	r3, r5
 8003b8e:	4622      	mov	r2, r4
 8003b90:	4601      	mov	r1, r0
 8003b92:	4872      	ldr	r0, [pc, #456]	@ (8003d5c <PIN_Setup+0x2ac>)
 8003b94:	f7ff fb70 	bl	8003278 <GPIO_Pin_Init>

			if((config->mode == USART_Configuration.Mode.Synchronous))if(config->CLK_Pin == USART1_CLK_Pin.PA8)GPIO_Pin_Init(GPIOA, USART1_CLK_Pin.PA8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	7a1b      	ldrb	r3, [r3, #8]
 8003b9c:	2202      	movs	r2, #2
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d113      	bne.n	8003bca <PIN_Setup+0x11a>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	7adb      	ldrb	r3, [r3, #11]
 8003ba6:	2208      	movs	r2, #8
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d10e      	bne.n	8003bca <PIN_Setup+0x11a>
 8003bac:	2008      	movs	r0, #8
 8003bae:	2402      	movs	r4, #2
 8003bb0:	2500      	movs	r5, #0
 8003bb2:	2302      	movs	r3, #2
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	2107      	movs	r1, #7
 8003bb8:	9102      	str	r1, [sp, #8]
 8003bba:	9201      	str	r2, [sp, #4]
 8003bbc:	9300      	str	r3, [sp, #0]
 8003bbe:	462b      	mov	r3, r5
 8003bc0:	4622      	mov	r2, r4
 8003bc2:	4601      	mov	r1, r0
 8003bc4:	4864      	ldr	r0, [pc, #400]	@ (8003d58 <PIN_Setup+0x2a8>)
 8003bc6:	f7ff fb57 	bl	8003278 <GPIO_Pin_Init>

			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	7bdb      	ldrb	r3, [r3, #15]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	f000 851a 	beq.w	800460a <PIN_Setup+0xb5a>
			{
				if(config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_Enable)GPIO_Pin_Init(GPIOA, USART1_CTS_Pin.PA11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	7bdb      	ldrb	r3, [r3, #15]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d10e      	bne.n	8003bfe <PIN_Setup+0x14e>
 8003be0:	200b      	movs	r0, #11
 8003be2:	2402      	movs	r4, #2
 8003be4:	2500      	movs	r5, #0
 8003be6:	2302      	movs	r3, #2
 8003be8:	2200      	movs	r2, #0
 8003bea:	2107      	movs	r1, #7
 8003bec:	9102      	str	r1, [sp, #8]
 8003bee:	9201      	str	r2, [sp, #4]
 8003bf0:	9300      	str	r3, [sp, #0]
 8003bf2:	462b      	mov	r3, r5
 8003bf4:	4622      	mov	r2, r4
 8003bf6:	4601      	mov	r1, r0
 8003bf8:	4857      	ldr	r0, [pc, #348]	@ (8003d58 <PIN_Setup+0x2a8>)
 8003bfa:	f7ff fb3d 	bl	8003278 <GPIO_Pin_Init>
				if(config->hardware_flow == USART_Configuration.Hardware_Flow.RTS_Enable)GPIO_Pin_Init(GPIOA, USART1_RTS_Pin.PA12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	7bdb      	ldrb	r3, [r3, #15]
 8003c02:	2202      	movs	r2, #2
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d10e      	bne.n	8003c26 <PIN_Setup+0x176>
 8003c08:	200c      	movs	r0, #12
 8003c0a:	2402      	movs	r4, #2
 8003c0c:	2500      	movs	r5, #0
 8003c0e:	2302      	movs	r3, #2
 8003c10:	2200      	movs	r2, #0
 8003c12:	2107      	movs	r1, #7
 8003c14:	9102      	str	r1, [sp, #8]
 8003c16:	9201      	str	r2, [sp, #4]
 8003c18:	9300      	str	r3, [sp, #0]
 8003c1a:	462b      	mov	r3, r5
 8003c1c:	4622      	mov	r2, r4
 8003c1e:	4601      	mov	r1, r0
 8003c20:	484d      	ldr	r0, [pc, #308]	@ (8003d58 <PIN_Setup+0x2a8>)
 8003c22:	f7ff fb29 	bl	8003278 <GPIO_Pin_Init>
				if(config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	7bdb      	ldrb	r3, [r3, #15]
 8003c2a:	2203      	movs	r2, #3
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	f040 84ec 	bne.w	800460a <PIN_Setup+0xb5a>
				{
					GPIO_Pin_Init(GPIOA, USART1_CTS_Pin.PA11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003c32:	200b      	movs	r0, #11
 8003c34:	2402      	movs	r4, #2
 8003c36:	2500      	movs	r5, #0
 8003c38:	2302      	movs	r3, #2
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	2107      	movs	r1, #7
 8003c3e:	9102      	str	r1, [sp, #8]
 8003c40:	9201      	str	r2, [sp, #4]
 8003c42:	9300      	str	r3, [sp, #0]
 8003c44:	462b      	mov	r3, r5
 8003c46:	4622      	mov	r2, r4
 8003c48:	4601      	mov	r1, r0
 8003c4a:	4843      	ldr	r0, [pc, #268]	@ (8003d58 <PIN_Setup+0x2a8>)
 8003c4c:	f7ff fb14 	bl	8003278 <GPIO_Pin_Init>
					GPIO_Pin_Init(GPIOA, USART1_RTS_Pin.PA12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003c50:	200c      	movs	r0, #12
 8003c52:	2402      	movs	r4, #2
 8003c54:	2500      	movs	r5, #0
 8003c56:	2302      	movs	r3, #2
 8003c58:	2200      	movs	r2, #0
 8003c5a:	2107      	movs	r1, #7
 8003c5c:	9102      	str	r1, [sp, #8]
 8003c5e:	9201      	str	r2, [sp, #4]
 8003c60:	9300      	str	r3, [sp, #0]
 8003c62:	462b      	mov	r3, r5
 8003c64:	4622      	mov	r2, r4
 8003c66:	4601      	mov	r1, r0
 8003c68:	483b      	ldr	r0, [pc, #236]	@ (8003d58 <PIN_Setup+0x2a8>)
 8003c6a:	f7ff fb05 	bl	8003278 <GPIO_Pin_Init>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 8003c6e:	f000 bccc 	b.w	800460a <PIN_Setup+0xb5a>
				}
			}
		}
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	7a1b      	ldrb	r3, [r3, #8]
 8003c76:	2206      	movs	r2, #6
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d00a      	beq.n	8003c92 <PIN_Setup+0x1e2>
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	7a1b      	ldrb	r3, [r3, #8]
 8003c80:	2207      	movs	r2, #7
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d005      	beq.n	8003c92 <PIN_Setup+0x1e2>
				(config->mode == USART_Configuration.Mode.Single_Wire_Half_Duplex) )
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	7a1b      	ldrb	r3, [r3, #8]
 8003c8a:	2203      	movs	r2, #3
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	f040 84c1 	bne.w	8004614 <PIN_Setup+0xb64>
		{
			if(config->TX_Pin == USART1_TX_Pin.PA9)GPIO_Pin_Init(GPIOA, USART1_TX_Pin.PA9, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	7a5b      	ldrb	r3, [r3, #9]
 8003c96:	2209      	movs	r2, #9
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d10e      	bne.n	8003cba <PIN_Setup+0x20a>
 8003c9c:	2009      	movs	r0, #9
 8003c9e:	2402      	movs	r4, #2
 8003ca0:	2500      	movs	r5, #0
 8003ca2:	2302      	movs	r3, #2
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	2107      	movs	r1, #7
 8003ca8:	9102      	str	r1, [sp, #8]
 8003caa:	9201      	str	r2, [sp, #4]
 8003cac:	9300      	str	r3, [sp, #0]
 8003cae:	462b      	mov	r3, r5
 8003cb0:	4622      	mov	r2, r4
 8003cb2:	4601      	mov	r1, r0
 8003cb4:	4828      	ldr	r0, [pc, #160]	@ (8003d58 <PIN_Setup+0x2a8>)
 8003cb6:	f7ff fadf 	bl	8003278 <GPIO_Pin_Init>
			if((config->mode == USART_Configuration.Mode.SmartCard_Clock))GPIO_Pin_Init(GPIOA, USART1_CLK_Pin.PA8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	7a1b      	ldrb	r3, [r3, #8]
 8003cbe:	2207      	movs	r2, #7
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	f040 84a7 	bne.w	8004614 <PIN_Setup+0xb64>
 8003cc6:	2008      	movs	r0, #8
 8003cc8:	2402      	movs	r4, #2
 8003cca:	2500      	movs	r5, #0
 8003ccc:	2302      	movs	r3, #2
 8003cce:	2200      	movs	r2, #0
 8003cd0:	2107      	movs	r1, #7
 8003cd2:	9102      	str	r1, [sp, #8]
 8003cd4:	9201      	str	r2, [sp, #4]
 8003cd6:	9300      	str	r3, [sp, #0]
 8003cd8:	462b      	mov	r3, r5
 8003cda:	4622      	mov	r2, r4
 8003cdc:	4601      	mov	r1, r0
 8003cde:	481e      	ldr	r0, [pc, #120]	@ (8003d58 <PIN_Setup+0x2a8>)
 8003ce0:	f7ff faca 	bl	8003278 <GPIO_Pin_Init>

		}
	}


}
 8003ce4:	f000 bc96 	b.w	8004614 <PIN_Setup+0xb64>
	else if(config->Port == USART2)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a1c      	ldr	r2, [pc, #112]	@ (8003d60 <PIN_Setup+0x2b0>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	f040 8182 	bne.w	8003ff8 <PIN_Setup+0x548>
		__usart_2_config__ = config;
 8003cf4:	4a1b      	ldr	r2, [pc, #108]	@ (8003d64 <PIN_Setup+0x2b4>)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6013      	str	r3, [r2, #0]
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	7a1b      	ldrb	r3, [r3, #8]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d00f      	beq.n	8003d24 <PIN_Setup+0x274>
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	7a1b      	ldrb	r3, [r3, #8]
 8003d08:	2202      	movs	r2, #2
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d00a      	beq.n	8003d24 <PIN_Setup+0x274>
				(config->mode == USART_Configuration.Mode.IrDA) ||
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	7a1b      	ldrb	r3, [r3, #8]
 8003d12:	2204      	movs	r2, #4
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d005      	beq.n	8003d24 <PIN_Setup+0x274>
				(config->mode == USART_Configuration.Mode.LIN) )
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	7a1b      	ldrb	r3, [r3, #8]
 8003d1c:	2205      	movs	r2, #5
				(config->mode == USART_Configuration.Mode.IrDA) ||
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	f040 80fc 	bne.w	8003f1c <PIN_Setup+0x46c>
			if(config->TX_Pin == USART2_TX_Pin.PA2)GPIO_Pin_Init(GPIOA, USART2_TX_Pin.PA2, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	7a5b      	ldrb	r3, [r3, #9]
 8003d28:	2202      	movs	r2, #2
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d11c      	bne.n	8003d68 <PIN_Setup+0x2b8>
 8003d2e:	2002      	movs	r0, #2
 8003d30:	2402      	movs	r4, #2
 8003d32:	2500      	movs	r5, #0
 8003d34:	2302      	movs	r3, #2
 8003d36:	2200      	movs	r2, #0
 8003d38:	2107      	movs	r1, #7
 8003d3a:	9102      	str	r1, [sp, #8]
 8003d3c:	9201      	str	r2, [sp, #4]
 8003d3e:	9300      	str	r3, [sp, #0]
 8003d40:	462b      	mov	r3, r5
 8003d42:	4622      	mov	r2, r4
 8003d44:	4601      	mov	r1, r0
 8003d46:	4804      	ldr	r0, [pc, #16]	@ (8003d58 <PIN_Setup+0x2a8>)
 8003d48:	f7ff fa96 	bl	8003278 <GPIO_Pin_Init>
 8003d4c:	e020      	b.n	8003d90 <PIN_Setup+0x2e0>
 8003d4e:	bf00      	nop
 8003d50:	40011000 	.word	0x40011000
 8003d54:	200009c0 	.word	0x200009c0
 8003d58:	40020000 	.word	0x40020000
 8003d5c:	40020400 	.word	0x40020400
 8003d60:	40004400 	.word	0x40004400
 8003d64:	200009c4 	.word	0x200009c4
			else if(config->TX_Pin == USART2_TX_Pin.PD5)GPIO_Pin_Init(GPIOD, USART2_TX_Pin.PD5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	7a5b      	ldrb	r3, [r3, #9]
 8003d6c:	2205      	movs	r2, #5
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d10e      	bne.n	8003d90 <PIN_Setup+0x2e0>
 8003d72:	2005      	movs	r0, #5
 8003d74:	2402      	movs	r4, #2
 8003d76:	2500      	movs	r5, #0
 8003d78:	2302      	movs	r3, #2
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	2107      	movs	r1, #7
 8003d7e:	9102      	str	r1, [sp, #8]
 8003d80:	9201      	str	r2, [sp, #4]
 8003d82:	9300      	str	r3, [sp, #0]
 8003d84:	462b      	mov	r3, r5
 8003d86:	4622      	mov	r2, r4
 8003d88:	4601      	mov	r1, r0
 8003d8a:	4899      	ldr	r0, [pc, #612]	@ (8003ff0 <PIN_Setup+0x540>)
 8003d8c:	f7ff fa74 	bl	8003278 <GPIO_Pin_Init>
			if(config->RX_Pin == USART2_RX_Pin.PA3)GPIO_Pin_Init(GPIOA, USART2_RX_Pin.PA3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	7a9b      	ldrb	r3, [r3, #10]
 8003d94:	2203      	movs	r2, #3
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d10f      	bne.n	8003dba <PIN_Setup+0x30a>
 8003d9a:	2003      	movs	r0, #3
 8003d9c:	2402      	movs	r4, #2
 8003d9e:	2500      	movs	r5, #0
 8003da0:	2302      	movs	r3, #2
 8003da2:	2200      	movs	r2, #0
 8003da4:	2107      	movs	r1, #7
 8003da6:	9102      	str	r1, [sp, #8]
 8003da8:	9201      	str	r2, [sp, #4]
 8003daa:	9300      	str	r3, [sp, #0]
 8003dac:	462b      	mov	r3, r5
 8003dae:	4622      	mov	r2, r4
 8003db0:	4601      	mov	r1, r0
 8003db2:	4890      	ldr	r0, [pc, #576]	@ (8003ff4 <PIN_Setup+0x544>)
 8003db4:	f7ff fa60 	bl	8003278 <GPIO_Pin_Init>
 8003db8:	e013      	b.n	8003de2 <PIN_Setup+0x332>
			else if(config->RX_Pin == USART2_RX_Pin.PD6)GPIO_Pin_Init(GPIOD, USART2_RX_Pin.PD6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	7a9b      	ldrb	r3, [r3, #10]
 8003dbe:	2206      	movs	r2, #6
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d10e      	bne.n	8003de2 <PIN_Setup+0x332>
 8003dc4:	2006      	movs	r0, #6
 8003dc6:	2402      	movs	r4, #2
 8003dc8:	2500      	movs	r5, #0
 8003dca:	2302      	movs	r3, #2
 8003dcc:	2200      	movs	r2, #0
 8003dce:	2107      	movs	r1, #7
 8003dd0:	9102      	str	r1, [sp, #8]
 8003dd2:	9201      	str	r2, [sp, #4]
 8003dd4:	9300      	str	r3, [sp, #0]
 8003dd6:	462b      	mov	r3, r5
 8003dd8:	4622      	mov	r2, r4
 8003dda:	4601      	mov	r1, r0
 8003ddc:	4884      	ldr	r0, [pc, #528]	@ (8003ff0 <PIN_Setup+0x540>)
 8003dde:	f7ff fa4b 	bl	8003278 <GPIO_Pin_Init>
			if((config->mode == USART_Configuration.Mode.Synchronous)){
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	7a1b      	ldrb	r3, [r3, #8]
 8003de6:	2202      	movs	r2, #2
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d128      	bne.n	8003e3e <PIN_Setup+0x38e>
				if(config->CLK_Pin == USART2_CLK_Pin.PA4)GPIO_Pin_Init(GPIOA, USART2_CLK_Pin.PA4, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	7adb      	ldrb	r3, [r3, #11]
 8003df0:	2204      	movs	r2, #4
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d10f      	bne.n	8003e16 <PIN_Setup+0x366>
 8003df6:	2004      	movs	r0, #4
 8003df8:	2402      	movs	r4, #2
 8003dfa:	2500      	movs	r5, #0
 8003dfc:	2302      	movs	r3, #2
 8003dfe:	2200      	movs	r2, #0
 8003e00:	2107      	movs	r1, #7
 8003e02:	9102      	str	r1, [sp, #8]
 8003e04:	9201      	str	r2, [sp, #4]
 8003e06:	9300      	str	r3, [sp, #0]
 8003e08:	462b      	mov	r3, r5
 8003e0a:	4622      	mov	r2, r4
 8003e0c:	4601      	mov	r1, r0
 8003e0e:	4879      	ldr	r0, [pc, #484]	@ (8003ff4 <PIN_Setup+0x544>)
 8003e10:	f7ff fa32 	bl	8003278 <GPIO_Pin_Init>
 8003e14:	e013      	b.n	8003e3e <PIN_Setup+0x38e>
				else if(config->CLK_Pin == USART2_CLK_Pin.PD7)GPIO_Pin_Init(GPIOA, USART2_CLK_Pin.PD7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	7adb      	ldrb	r3, [r3, #11]
 8003e1a:	2207      	movs	r2, #7
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d10e      	bne.n	8003e3e <PIN_Setup+0x38e>
 8003e20:	2007      	movs	r0, #7
 8003e22:	2402      	movs	r4, #2
 8003e24:	2500      	movs	r5, #0
 8003e26:	2302      	movs	r3, #2
 8003e28:	2200      	movs	r2, #0
 8003e2a:	2107      	movs	r1, #7
 8003e2c:	9102      	str	r1, [sp, #8]
 8003e2e:	9201      	str	r2, [sp, #4]
 8003e30:	9300      	str	r3, [sp, #0]
 8003e32:	462b      	mov	r3, r5
 8003e34:	4622      	mov	r2, r4
 8003e36:	4601      	mov	r1, r0
 8003e38:	486e      	ldr	r0, [pc, #440]	@ (8003ff4 <PIN_Setup+0x544>)
 8003e3a:	f7ff fa1d 	bl	8003278 <GPIO_Pin_Init>
			if((config->hardware_flow != USART_Configuration.Hardware_Flow.Disable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	7bdb      	ldrb	r3, [r3, #15]
 8003e42:	2200      	movs	r2, #0
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d105      	bne.n	8003e54 <PIN_Setup+0x3a4>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	7bdb      	ldrb	r3, [r3, #15]
 8003e4c:	2203      	movs	r2, #3
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	f040 83dd 	bne.w	800460e <PIN_Setup+0xb5e>
				if(config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_Enable)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	7bdb      	ldrb	r3, [r3, #15]
 8003e58:	2201      	movs	r2, #1
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d128      	bne.n	8003eb0 <PIN_Setup+0x400>
					if(config->CLK_Pin == USART2_CTS_Pin.PA0)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	7adb      	ldrb	r3, [r3, #11]
 8003e62:	2200      	movs	r2, #0
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d10f      	bne.n	8003e88 <PIN_Setup+0x3d8>
						GPIO_Pin_Init(GPIOA, USART2_CTS_Pin.PA0, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003e68:	2000      	movs	r0, #0
 8003e6a:	2402      	movs	r4, #2
 8003e6c:	2500      	movs	r5, #0
 8003e6e:	2302      	movs	r3, #2
 8003e70:	2200      	movs	r2, #0
 8003e72:	2107      	movs	r1, #7
 8003e74:	9102      	str	r1, [sp, #8]
 8003e76:	9201      	str	r2, [sp, #4]
 8003e78:	9300      	str	r3, [sp, #0]
 8003e7a:	462b      	mov	r3, r5
 8003e7c:	4622      	mov	r2, r4
 8003e7e:	4601      	mov	r1, r0
 8003e80:	485c      	ldr	r0, [pc, #368]	@ (8003ff4 <PIN_Setup+0x544>)
 8003e82:	f7ff f9f9 	bl	8003278 <GPIO_Pin_Init>
 8003e86:	e013      	b.n	8003eb0 <PIN_Setup+0x400>
					else if(config->CLK_Pin == USART2_CTS_Pin.PD3)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	7adb      	ldrb	r3, [r3, #11]
 8003e8c:	2203      	movs	r2, #3
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d10e      	bne.n	8003eb0 <PIN_Setup+0x400>
						GPIO_Pin_Init(GPIOD, USART2_CTS_Pin.PD3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003e92:	2003      	movs	r0, #3
 8003e94:	2402      	movs	r4, #2
 8003e96:	2500      	movs	r5, #0
 8003e98:	2302      	movs	r3, #2
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	2107      	movs	r1, #7
 8003e9e:	9102      	str	r1, [sp, #8]
 8003ea0:	9201      	str	r2, [sp, #4]
 8003ea2:	9300      	str	r3, [sp, #0]
 8003ea4:	462b      	mov	r3, r5
 8003ea6:	4622      	mov	r2, r4
 8003ea8:	4601      	mov	r1, r0
 8003eaa:	4851      	ldr	r0, [pc, #324]	@ (8003ff0 <PIN_Setup+0x540>)
 8003eac:	f7ff f9e4 	bl	8003278 <GPIO_Pin_Init>
				if((config->hardware_flow == USART_Configuration.Hardware_Flow.RTS_Enable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	7bdb      	ldrb	r3, [r3, #15]
 8003eb4:	2202      	movs	r2, #2
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d005      	beq.n	8003ec6 <PIN_Setup+0x416>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	7bdb      	ldrb	r3, [r3, #15]
 8003ebe:	2203      	movs	r2, #3
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	f040 83a4 	bne.w	800460e <PIN_Setup+0xb5e>
					if(config->CLK_Pin == USART2_RTS_Pin.PA1)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	7adb      	ldrb	r3, [r3, #11]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d10f      	bne.n	8003ef0 <PIN_Setup+0x440>
						GPIO_Pin_Init(GPIOA, USART2_RTS_Pin.PA1, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003ed0:	2001      	movs	r0, #1
 8003ed2:	2402      	movs	r4, #2
 8003ed4:	2500      	movs	r5, #0
 8003ed6:	2302      	movs	r3, #2
 8003ed8:	2200      	movs	r2, #0
 8003eda:	2107      	movs	r1, #7
 8003edc:	9102      	str	r1, [sp, #8]
 8003ede:	9201      	str	r2, [sp, #4]
 8003ee0:	9300      	str	r3, [sp, #0]
 8003ee2:	462b      	mov	r3, r5
 8003ee4:	4622      	mov	r2, r4
 8003ee6:	4601      	mov	r1, r0
 8003ee8:	4842      	ldr	r0, [pc, #264]	@ (8003ff4 <PIN_Setup+0x544>)
 8003eea:	f7ff f9c5 	bl	8003278 <GPIO_Pin_Init>
			if((config->hardware_flow != USART_Configuration.Hardware_Flow.Disable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 8003eee:	e38e      	b.n	800460e <PIN_Setup+0xb5e>
					else if(config->CLK_Pin == USART2_RTS_Pin.PD4)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	7adb      	ldrb	r3, [r3, #11]
 8003ef4:	2204      	movs	r2, #4
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	f040 8389 	bne.w	800460e <PIN_Setup+0xb5e>
						GPIO_Pin_Init(GPIOD, USART2_RTS_Pin.PD4, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003efc:	2004      	movs	r0, #4
 8003efe:	2402      	movs	r4, #2
 8003f00:	2500      	movs	r5, #0
 8003f02:	2302      	movs	r3, #2
 8003f04:	2200      	movs	r2, #0
 8003f06:	2107      	movs	r1, #7
 8003f08:	9102      	str	r1, [sp, #8]
 8003f0a:	9201      	str	r2, [sp, #4]
 8003f0c:	9300      	str	r3, [sp, #0]
 8003f0e:	462b      	mov	r3, r5
 8003f10:	4622      	mov	r2, r4
 8003f12:	4601      	mov	r1, r0
 8003f14:	4836      	ldr	r0, [pc, #216]	@ (8003ff0 <PIN_Setup+0x540>)
 8003f16:	f7ff f9af 	bl	8003278 <GPIO_Pin_Init>
			if((config->hardware_flow != USART_Configuration.Hardware_Flow.Disable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 8003f1a:	e378      	b.n	800460e <PIN_Setup+0xb5e>
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	7a1b      	ldrb	r3, [r3, #8]
 8003f20:	2206      	movs	r2, #6
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d00a      	beq.n	8003f3c <PIN_Setup+0x48c>
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	7a1b      	ldrb	r3, [r3, #8]
 8003f2a:	2207      	movs	r2, #7
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d005      	beq.n	8003f3c <PIN_Setup+0x48c>
				(config->mode == USART_Configuration.Mode.Single_Wire_Half_Duplex))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	7a1b      	ldrb	r3, [r3, #8]
 8003f34:	2203      	movs	r2, #3
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 8003f36:	4293      	cmp	r3, r2
 8003f38:	f040 836c 	bne.w	8004614 <PIN_Setup+0xb64>
			if(config->TX_Pin == USART2_TX_Pin.PA2)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	7a5b      	ldrb	r3, [r3, #9]
 8003f40:	2202      	movs	r2, #2
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d10f      	bne.n	8003f66 <PIN_Setup+0x4b6>
				GPIO_Pin_Init(GPIOA, USART2_TX_Pin.PA2, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003f46:	2002      	movs	r0, #2
 8003f48:	2402      	movs	r4, #2
 8003f4a:	2500      	movs	r5, #0
 8003f4c:	2302      	movs	r3, #2
 8003f4e:	2200      	movs	r2, #0
 8003f50:	2107      	movs	r1, #7
 8003f52:	9102      	str	r1, [sp, #8]
 8003f54:	9201      	str	r2, [sp, #4]
 8003f56:	9300      	str	r3, [sp, #0]
 8003f58:	462b      	mov	r3, r5
 8003f5a:	4622      	mov	r2, r4
 8003f5c:	4601      	mov	r1, r0
 8003f5e:	4825      	ldr	r0, [pc, #148]	@ (8003ff4 <PIN_Setup+0x544>)
 8003f60:	f7ff f98a 	bl	8003278 <GPIO_Pin_Init>
 8003f64:	e013      	b.n	8003f8e <PIN_Setup+0x4de>
			else if(config->TX_Pin == USART2_TX_Pin.PD5)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	7a5b      	ldrb	r3, [r3, #9]
 8003f6a:	2205      	movs	r2, #5
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d10e      	bne.n	8003f8e <PIN_Setup+0x4de>
				GPIO_Pin_Init(GPIOD, USART2_TX_Pin.PD5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003f70:	2005      	movs	r0, #5
 8003f72:	2402      	movs	r4, #2
 8003f74:	2500      	movs	r5, #0
 8003f76:	2302      	movs	r3, #2
 8003f78:	2200      	movs	r2, #0
 8003f7a:	2107      	movs	r1, #7
 8003f7c:	9102      	str	r1, [sp, #8]
 8003f7e:	9201      	str	r2, [sp, #4]
 8003f80:	9300      	str	r3, [sp, #0]
 8003f82:	462b      	mov	r3, r5
 8003f84:	4622      	mov	r2, r4
 8003f86:	4601      	mov	r1, r0
 8003f88:	4819      	ldr	r0, [pc, #100]	@ (8003ff0 <PIN_Setup+0x540>)
 8003f8a:	f7ff f975 	bl	8003278 <GPIO_Pin_Init>
			if((config->mode == USART_Configuration.Mode.SmartCard_Clock))
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	7a1b      	ldrb	r3, [r3, #8]
 8003f92:	2207      	movs	r2, #7
 8003f94:	4293      	cmp	r3, r2
 8003f96:	f040 833d 	bne.w	8004614 <PIN_Setup+0xb64>
				if(config->CLK_Pin == USART2_CLK_Pin.PA4)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	7adb      	ldrb	r3, [r3, #11]
 8003f9e:	2204      	movs	r2, #4
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d10f      	bne.n	8003fc4 <PIN_Setup+0x514>
					GPIO_Pin_Init(GPIOA, USART2_CLK_Pin.PA4, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003fa4:	2004      	movs	r0, #4
 8003fa6:	2402      	movs	r4, #2
 8003fa8:	2500      	movs	r5, #0
 8003faa:	2302      	movs	r3, #2
 8003fac:	2200      	movs	r2, #0
 8003fae:	2107      	movs	r1, #7
 8003fb0:	9102      	str	r1, [sp, #8]
 8003fb2:	9201      	str	r2, [sp, #4]
 8003fb4:	9300      	str	r3, [sp, #0]
 8003fb6:	462b      	mov	r3, r5
 8003fb8:	4622      	mov	r2, r4
 8003fba:	4601      	mov	r1, r0
 8003fbc:	480d      	ldr	r0, [pc, #52]	@ (8003ff4 <PIN_Setup+0x544>)
 8003fbe:	f7ff f95b 	bl	8003278 <GPIO_Pin_Init>
}
 8003fc2:	e327      	b.n	8004614 <PIN_Setup+0xb64>
				else if(config->CLK_Pin == USART2_CLK_Pin.PD7)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	7adb      	ldrb	r3, [r3, #11]
 8003fc8:	2207      	movs	r2, #7
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	f040 8322 	bne.w	8004614 <PIN_Setup+0xb64>
					GPIO_Pin_Init(GPIOA, USART2_CLK_Pin.PD7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003fd0:	2007      	movs	r0, #7
 8003fd2:	2402      	movs	r4, #2
 8003fd4:	2500      	movs	r5, #0
 8003fd6:	2302      	movs	r3, #2
 8003fd8:	2200      	movs	r2, #0
 8003fda:	2107      	movs	r1, #7
 8003fdc:	9102      	str	r1, [sp, #8]
 8003fde:	9201      	str	r2, [sp, #4]
 8003fe0:	9300      	str	r3, [sp, #0]
 8003fe2:	462b      	mov	r3, r5
 8003fe4:	4622      	mov	r2, r4
 8003fe6:	4601      	mov	r1, r0
 8003fe8:	4802      	ldr	r0, [pc, #8]	@ (8003ff4 <PIN_Setup+0x544>)
 8003fea:	f7ff f945 	bl	8003278 <GPIO_Pin_Init>
}
 8003fee:	e311      	b.n	8004614 <PIN_Setup+0xb64>
 8003ff0:	40020c00 	.word	0x40020c00
 8003ff4:	40020000 	.word	0x40020000
	else if(config->Port == USART3)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a9a      	ldr	r2, [pc, #616]	@ (8004268 <PIN_Setup+0x7b8>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	f040 81b5 	bne.w	800436e <PIN_Setup+0x8be>
		__usart_3_config__ = config;
 8004004:	4a99      	ldr	r2, [pc, #612]	@ (800426c <PIN_Setup+0x7bc>)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6013      	str	r3, [r2, #0]
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	7a1b      	ldrb	r3, [r3, #8]
 800400e:	2201      	movs	r2, #1
 8004010:	4293      	cmp	r3, r2
 8004012:	d00f      	beq.n	8004034 <PIN_Setup+0x584>
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	7a1b      	ldrb	r3, [r3, #8]
 8004018:	2202      	movs	r2, #2
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 800401a:	4293      	cmp	r3, r2
 800401c:	d00a      	beq.n	8004034 <PIN_Setup+0x584>
				(config->mode == USART_Configuration.Mode.IrDA) ||
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	7a1b      	ldrb	r3, [r3, #8]
 8004022:	2204      	movs	r2, #4
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 8004024:	4293      	cmp	r3, r2
 8004026:	d005      	beq.n	8004034 <PIN_Setup+0x584>
				(config->mode == USART_Configuration.Mode.LIN) )
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	7a1b      	ldrb	r3, [r3, #8]
 800402c:	2205      	movs	r2, #5
				(config->mode == USART_Configuration.Mode.IrDA) ||
 800402e:	4293      	cmp	r3, r2
 8004030:	f040 8124 	bne.w	800427c <PIN_Setup+0x7cc>
			if(config->TX_Pin == USART3_TX_Pin.PB11)GPIO_Pin_Init(GPIOA, USART3_TX_Pin.PB11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	7a5b      	ldrb	r3, [r3, #9]
 8004038:	220b      	movs	r2, #11
 800403a:	4293      	cmp	r3, r2
 800403c:	d10f      	bne.n	800405e <PIN_Setup+0x5ae>
 800403e:	200b      	movs	r0, #11
 8004040:	2402      	movs	r4, #2
 8004042:	2500      	movs	r5, #0
 8004044:	2302      	movs	r3, #2
 8004046:	2200      	movs	r2, #0
 8004048:	2107      	movs	r1, #7
 800404a:	9102      	str	r1, [sp, #8]
 800404c:	9201      	str	r2, [sp, #4]
 800404e:	9300      	str	r3, [sp, #0]
 8004050:	462b      	mov	r3, r5
 8004052:	4622      	mov	r2, r4
 8004054:	4601      	mov	r1, r0
 8004056:	4886      	ldr	r0, [pc, #536]	@ (8004270 <PIN_Setup+0x7c0>)
 8004058:	f7ff f90e 	bl	8003278 <GPIO_Pin_Init>
 800405c:	e028      	b.n	80040b0 <PIN_Setup+0x600>
			else if(config->TX_Pin == USART3_TX_Pin.PC10)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PC10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	7a5b      	ldrb	r3, [r3, #9]
 8004062:	220a      	movs	r2, #10
 8004064:	4293      	cmp	r3, r2
 8004066:	d10f      	bne.n	8004088 <PIN_Setup+0x5d8>
 8004068:	200a      	movs	r0, #10
 800406a:	2402      	movs	r4, #2
 800406c:	2500      	movs	r5, #0
 800406e:	2302      	movs	r3, #2
 8004070:	2200      	movs	r2, #0
 8004072:	2107      	movs	r1, #7
 8004074:	9102      	str	r1, [sp, #8]
 8004076:	9201      	str	r2, [sp, #4]
 8004078:	9300      	str	r3, [sp, #0]
 800407a:	462b      	mov	r3, r5
 800407c:	4622      	mov	r2, r4
 800407e:	4601      	mov	r1, r0
 8004080:	487c      	ldr	r0, [pc, #496]	@ (8004274 <PIN_Setup+0x7c4>)
 8004082:	f7ff f8f9 	bl	8003278 <GPIO_Pin_Init>
 8004086:	e013      	b.n	80040b0 <PIN_Setup+0x600>
			else if(config->TX_Pin == USART3_TX_Pin.PD8)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PD8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	7a5b      	ldrb	r3, [r3, #9]
 800408c:	2208      	movs	r2, #8
 800408e:	4293      	cmp	r3, r2
 8004090:	d10e      	bne.n	80040b0 <PIN_Setup+0x600>
 8004092:	2008      	movs	r0, #8
 8004094:	2402      	movs	r4, #2
 8004096:	2500      	movs	r5, #0
 8004098:	2302      	movs	r3, #2
 800409a:	2200      	movs	r2, #0
 800409c:	2107      	movs	r1, #7
 800409e:	9102      	str	r1, [sp, #8]
 80040a0:	9201      	str	r2, [sp, #4]
 80040a2:	9300      	str	r3, [sp, #0]
 80040a4:	462b      	mov	r3, r5
 80040a6:	4622      	mov	r2, r4
 80040a8:	4601      	mov	r1, r0
 80040aa:	4872      	ldr	r0, [pc, #456]	@ (8004274 <PIN_Setup+0x7c4>)
 80040ac:	f7ff f8e4 	bl	8003278 <GPIO_Pin_Init>
			if(config->RX_Pin == USART3_RX_Pin.PB10)GPIO_Pin_Init(GPIOA, USART3_RX_Pin.PB10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	7a9b      	ldrb	r3, [r3, #10]
 80040b4:	220a      	movs	r2, #10
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d10f      	bne.n	80040da <PIN_Setup+0x62a>
 80040ba:	200a      	movs	r0, #10
 80040bc:	2402      	movs	r4, #2
 80040be:	2500      	movs	r5, #0
 80040c0:	2302      	movs	r3, #2
 80040c2:	2200      	movs	r2, #0
 80040c4:	2107      	movs	r1, #7
 80040c6:	9102      	str	r1, [sp, #8]
 80040c8:	9201      	str	r2, [sp, #4]
 80040ca:	9300      	str	r3, [sp, #0]
 80040cc:	462b      	mov	r3, r5
 80040ce:	4622      	mov	r2, r4
 80040d0:	4601      	mov	r1, r0
 80040d2:	4867      	ldr	r0, [pc, #412]	@ (8004270 <PIN_Setup+0x7c0>)
 80040d4:	f7ff f8d0 	bl	8003278 <GPIO_Pin_Init>
 80040d8:	e028      	b.n	800412c <PIN_Setup+0x67c>
			else if(config->RX_Pin == USART3_RX_Pin.PC11)GPIO_Pin_Init(GPIOB, USART3_RX_Pin.PC11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	7a9b      	ldrb	r3, [r3, #10]
 80040de:	220b      	movs	r2, #11
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d10f      	bne.n	8004104 <PIN_Setup+0x654>
 80040e4:	200b      	movs	r0, #11
 80040e6:	2402      	movs	r4, #2
 80040e8:	2500      	movs	r5, #0
 80040ea:	2302      	movs	r3, #2
 80040ec:	2200      	movs	r2, #0
 80040ee:	2107      	movs	r1, #7
 80040f0:	9102      	str	r1, [sp, #8]
 80040f2:	9201      	str	r2, [sp, #4]
 80040f4:	9300      	str	r3, [sp, #0]
 80040f6:	462b      	mov	r3, r5
 80040f8:	4622      	mov	r2, r4
 80040fa:	4601      	mov	r1, r0
 80040fc:	485d      	ldr	r0, [pc, #372]	@ (8004274 <PIN_Setup+0x7c4>)
 80040fe:	f7ff f8bb 	bl	8003278 <GPIO_Pin_Init>
 8004102:	e013      	b.n	800412c <PIN_Setup+0x67c>
			else if(config->TX_Pin == USART3_TX_Pin.PD8)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PD8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	7a5b      	ldrb	r3, [r3, #9]
 8004108:	2208      	movs	r2, #8
 800410a:	4293      	cmp	r3, r2
 800410c:	d10e      	bne.n	800412c <PIN_Setup+0x67c>
 800410e:	2008      	movs	r0, #8
 8004110:	2402      	movs	r4, #2
 8004112:	2500      	movs	r5, #0
 8004114:	2302      	movs	r3, #2
 8004116:	2200      	movs	r2, #0
 8004118:	2107      	movs	r1, #7
 800411a:	9102      	str	r1, [sp, #8]
 800411c:	9201      	str	r2, [sp, #4]
 800411e:	9300      	str	r3, [sp, #0]
 8004120:	462b      	mov	r3, r5
 8004122:	4622      	mov	r2, r4
 8004124:	4601      	mov	r1, r0
 8004126:	4853      	ldr	r0, [pc, #332]	@ (8004274 <PIN_Setup+0x7c4>)
 8004128:	f7ff f8a6 	bl	8003278 <GPIO_Pin_Init>
			if((config->mode == USART_Configuration.Mode.Synchronous))
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	7a1b      	ldrb	r3, [r3, #8]
 8004130:	2202      	movs	r2, #2
 8004132:	4293      	cmp	r3, r2
 8004134:	d128      	bne.n	8004188 <PIN_Setup+0x6d8>
				if(config->CLK_Pin == USART3_CLK_Pin.PB12)GPIO_Pin_Init(GPIOB, USART3_CLK_Pin.PB12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	7adb      	ldrb	r3, [r3, #11]
 800413a:	220c      	movs	r2, #12
 800413c:	4293      	cmp	r3, r2
 800413e:	d10f      	bne.n	8004160 <PIN_Setup+0x6b0>
 8004140:	200c      	movs	r0, #12
 8004142:	2402      	movs	r4, #2
 8004144:	2500      	movs	r5, #0
 8004146:	2302      	movs	r3, #2
 8004148:	2200      	movs	r2, #0
 800414a:	2107      	movs	r1, #7
 800414c:	9102      	str	r1, [sp, #8]
 800414e:	9201      	str	r2, [sp, #4]
 8004150:	9300      	str	r3, [sp, #0]
 8004152:	462b      	mov	r3, r5
 8004154:	4622      	mov	r2, r4
 8004156:	4601      	mov	r1, r0
 8004158:	4846      	ldr	r0, [pc, #280]	@ (8004274 <PIN_Setup+0x7c4>)
 800415a:	f7ff f88d 	bl	8003278 <GPIO_Pin_Init>
 800415e:	e013      	b.n	8004188 <PIN_Setup+0x6d8>
				else if(config->CLK_Pin == USART3_CLK_Pin.PD10)GPIO_Pin_Init(GPIOD, USART3_CLK_Pin.PD10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	7adb      	ldrb	r3, [r3, #11]
 8004164:	220a      	movs	r2, #10
 8004166:	4293      	cmp	r3, r2
 8004168:	d10e      	bne.n	8004188 <PIN_Setup+0x6d8>
 800416a:	200a      	movs	r0, #10
 800416c:	2402      	movs	r4, #2
 800416e:	2500      	movs	r5, #0
 8004170:	2302      	movs	r3, #2
 8004172:	2200      	movs	r2, #0
 8004174:	2107      	movs	r1, #7
 8004176:	9102      	str	r1, [sp, #8]
 8004178:	9201      	str	r2, [sp, #4]
 800417a:	9300      	str	r3, [sp, #0]
 800417c:	462b      	mov	r3, r5
 800417e:	4622      	mov	r2, r4
 8004180:	4601      	mov	r1, r0
 8004182:	483d      	ldr	r0, [pc, #244]	@ (8004278 <PIN_Setup+0x7c8>)
 8004184:	f7ff f878 	bl	8003278 <GPIO_Pin_Init>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	7bdb      	ldrb	r3, [r3, #15]
 800418c:	2200      	movs	r2, #0
 800418e:	4293      	cmp	r3, r2
 8004190:	f000 823f 	beq.w	8004612 <PIN_Setup+0xb62>
				if((config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_Enable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	7bdb      	ldrb	r3, [r3, #15]
 8004198:	2201      	movs	r2, #1
 800419a:	4293      	cmp	r3, r2
 800419c:	d004      	beq.n	80041a8 <PIN_Setup+0x6f8>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	7bdb      	ldrb	r3, [r3, #15]
 80041a2:	2203      	movs	r2, #3
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d128      	bne.n	80041fa <PIN_Setup+0x74a>
					if(config->CLK_Pin == USART3_CTS_Pin.PB13)GPIO_Pin_Init(GPIOB, USART3_CTS_Pin.PB13, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	7adb      	ldrb	r3, [r3, #11]
 80041ac:	2200      	movs	r2, #0
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d10f      	bne.n	80041d2 <PIN_Setup+0x722>
 80041b2:	2000      	movs	r0, #0
 80041b4:	2402      	movs	r4, #2
 80041b6:	2500      	movs	r5, #0
 80041b8:	2302      	movs	r3, #2
 80041ba:	2200      	movs	r2, #0
 80041bc:	2107      	movs	r1, #7
 80041be:	9102      	str	r1, [sp, #8]
 80041c0:	9201      	str	r2, [sp, #4]
 80041c2:	9300      	str	r3, [sp, #0]
 80041c4:	462b      	mov	r3, r5
 80041c6:	4622      	mov	r2, r4
 80041c8:	4601      	mov	r1, r0
 80041ca:	482a      	ldr	r0, [pc, #168]	@ (8004274 <PIN_Setup+0x7c4>)
 80041cc:	f7ff f854 	bl	8003278 <GPIO_Pin_Init>
 80041d0:	e013      	b.n	80041fa <PIN_Setup+0x74a>
					else if(config->CLK_Pin == USART3_CTS_Pin.PD11)GPIO_Pin_Init(GPIOD, USART3_CTS_Pin.PD11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	7adb      	ldrb	r3, [r3, #11]
 80041d6:	2203      	movs	r2, #3
 80041d8:	4293      	cmp	r3, r2
 80041da:	d10e      	bne.n	80041fa <PIN_Setup+0x74a>
 80041dc:	2003      	movs	r0, #3
 80041de:	2402      	movs	r4, #2
 80041e0:	2500      	movs	r5, #0
 80041e2:	2302      	movs	r3, #2
 80041e4:	2200      	movs	r2, #0
 80041e6:	2107      	movs	r1, #7
 80041e8:	9102      	str	r1, [sp, #8]
 80041ea:	9201      	str	r2, [sp, #4]
 80041ec:	9300      	str	r3, [sp, #0]
 80041ee:	462b      	mov	r3, r5
 80041f0:	4622      	mov	r2, r4
 80041f2:	4601      	mov	r1, r0
 80041f4:	4820      	ldr	r0, [pc, #128]	@ (8004278 <PIN_Setup+0x7c8>)
 80041f6:	f7ff f83f 	bl	8003278 <GPIO_Pin_Init>
				if((config->hardware_flow == USART_Configuration.Hardware_Flow.RTS_Enable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	7bdb      	ldrb	r3, [r3, #15]
 80041fe:	2202      	movs	r2, #2
 8004200:	4293      	cmp	r3, r2
 8004202:	d005      	beq.n	8004210 <PIN_Setup+0x760>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	7bdb      	ldrb	r3, [r3, #15]
 8004208:	2203      	movs	r2, #3
 800420a:	4293      	cmp	r3, r2
 800420c:	f040 8201 	bne.w	8004612 <PIN_Setup+0xb62>
					if(config->CLK_Pin == USART3_RTS_Pin.PB14)GPIO_Pin_Init(GPIOB, USART3_RTS_Pin.PB14, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	7adb      	ldrb	r3, [r3, #11]
 8004214:	2201      	movs	r2, #1
 8004216:	4293      	cmp	r3, r2
 8004218:	d10f      	bne.n	800423a <PIN_Setup+0x78a>
 800421a:	2001      	movs	r0, #1
 800421c:	2402      	movs	r4, #2
 800421e:	2500      	movs	r5, #0
 8004220:	2302      	movs	r3, #2
 8004222:	2200      	movs	r2, #0
 8004224:	2107      	movs	r1, #7
 8004226:	9102      	str	r1, [sp, #8]
 8004228:	9201      	str	r2, [sp, #4]
 800422a:	9300      	str	r3, [sp, #0]
 800422c:	462b      	mov	r3, r5
 800422e:	4622      	mov	r2, r4
 8004230:	4601      	mov	r1, r0
 8004232:	4810      	ldr	r0, [pc, #64]	@ (8004274 <PIN_Setup+0x7c4>)
 8004234:	f7ff f820 	bl	8003278 <GPIO_Pin_Init>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 8004238:	e1eb      	b.n	8004612 <PIN_Setup+0xb62>
					else if(config->CLK_Pin == USART3_RTS_Pin.PD12)GPIO_Pin_Init(GPIOD, USART3_RTS_Pin.PD12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	7adb      	ldrb	r3, [r3, #11]
 800423e:	2204      	movs	r2, #4
 8004240:	4293      	cmp	r3, r2
 8004242:	f040 81e6 	bne.w	8004612 <PIN_Setup+0xb62>
 8004246:	2004      	movs	r0, #4
 8004248:	2402      	movs	r4, #2
 800424a:	2500      	movs	r5, #0
 800424c:	2302      	movs	r3, #2
 800424e:	2200      	movs	r2, #0
 8004250:	2107      	movs	r1, #7
 8004252:	9102      	str	r1, [sp, #8]
 8004254:	9201      	str	r2, [sp, #4]
 8004256:	9300      	str	r3, [sp, #0]
 8004258:	462b      	mov	r3, r5
 800425a:	4622      	mov	r2, r4
 800425c:	4601      	mov	r1, r0
 800425e:	4806      	ldr	r0, [pc, #24]	@ (8004278 <PIN_Setup+0x7c8>)
 8004260:	f7ff f80a 	bl	8003278 <GPIO_Pin_Init>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 8004264:	e1d5      	b.n	8004612 <PIN_Setup+0xb62>
 8004266:	bf00      	nop
 8004268:	40004800 	.word	0x40004800
 800426c:	200009c8 	.word	0x200009c8
 8004270:	40020000 	.word	0x40020000
 8004274:	40020400 	.word	0x40020400
 8004278:	40020c00 	.word	0x40020c00
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	7a1b      	ldrb	r3, [r3, #8]
 8004280:	2206      	movs	r2, #6
 8004282:	4293      	cmp	r3, r2
 8004284:	d00a      	beq.n	800429c <PIN_Setup+0x7ec>
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	7a1b      	ldrb	r3, [r3, #8]
 800428a:	2207      	movs	r2, #7
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 800428c:	4293      	cmp	r3, r2
 800428e:	d005      	beq.n	800429c <PIN_Setup+0x7ec>
				(config->mode == USART_Configuration.Mode.Single_Wire_Half_Duplex) )
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	7a1b      	ldrb	r3, [r3, #8]
 8004294:	2203      	movs	r2, #3
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 8004296:	4293      	cmp	r3, r2
 8004298:	f040 81bc 	bne.w	8004614 <PIN_Setup+0xb64>
			if(config->TX_Pin == USART3_TX_Pin.PB11)GPIO_Pin_Init(GPIOA, USART3_TX_Pin.PB11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	7a5b      	ldrb	r3, [r3, #9]
 80042a0:	220b      	movs	r2, #11
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d10f      	bne.n	80042c6 <PIN_Setup+0x816>
 80042a6:	200b      	movs	r0, #11
 80042a8:	2402      	movs	r4, #2
 80042aa:	2500      	movs	r5, #0
 80042ac:	2302      	movs	r3, #2
 80042ae:	2200      	movs	r2, #0
 80042b0:	2107      	movs	r1, #7
 80042b2:	9102      	str	r1, [sp, #8]
 80042b4:	9201      	str	r2, [sp, #4]
 80042b6:	9300      	str	r3, [sp, #0]
 80042b8:	462b      	mov	r3, r5
 80042ba:	4622      	mov	r2, r4
 80042bc:	4601      	mov	r1, r0
 80042be:	4883      	ldr	r0, [pc, #524]	@ (80044cc <PIN_Setup+0xa1c>)
 80042c0:	f7fe ffda 	bl	8003278 <GPIO_Pin_Init>
 80042c4:	e028      	b.n	8004318 <PIN_Setup+0x868>
			else if(config->TX_Pin == USART3_TX_Pin.PC10)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PC10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	7a5b      	ldrb	r3, [r3, #9]
 80042ca:	220a      	movs	r2, #10
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d10f      	bne.n	80042f0 <PIN_Setup+0x840>
 80042d0:	200a      	movs	r0, #10
 80042d2:	2402      	movs	r4, #2
 80042d4:	2500      	movs	r5, #0
 80042d6:	2302      	movs	r3, #2
 80042d8:	2200      	movs	r2, #0
 80042da:	2107      	movs	r1, #7
 80042dc:	9102      	str	r1, [sp, #8]
 80042de:	9201      	str	r2, [sp, #4]
 80042e0:	9300      	str	r3, [sp, #0]
 80042e2:	462b      	mov	r3, r5
 80042e4:	4622      	mov	r2, r4
 80042e6:	4601      	mov	r1, r0
 80042e8:	4879      	ldr	r0, [pc, #484]	@ (80044d0 <PIN_Setup+0xa20>)
 80042ea:	f7fe ffc5 	bl	8003278 <GPIO_Pin_Init>
 80042ee:	e013      	b.n	8004318 <PIN_Setup+0x868>
			else if(config->TX_Pin == USART3_TX_Pin.PD8)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PD8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	7a5b      	ldrb	r3, [r3, #9]
 80042f4:	2208      	movs	r2, #8
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d10e      	bne.n	8004318 <PIN_Setup+0x868>
 80042fa:	2008      	movs	r0, #8
 80042fc:	2402      	movs	r4, #2
 80042fe:	2500      	movs	r5, #0
 8004300:	2302      	movs	r3, #2
 8004302:	2200      	movs	r2, #0
 8004304:	2107      	movs	r1, #7
 8004306:	9102      	str	r1, [sp, #8]
 8004308:	9201      	str	r2, [sp, #4]
 800430a:	9300      	str	r3, [sp, #0]
 800430c:	462b      	mov	r3, r5
 800430e:	4622      	mov	r2, r4
 8004310:	4601      	mov	r1, r0
 8004312:	486f      	ldr	r0, [pc, #444]	@ (80044d0 <PIN_Setup+0xa20>)
 8004314:	f7fe ffb0 	bl	8003278 <GPIO_Pin_Init>
			if(config->CLK_Pin == USART3_CLK_Pin.PB12)GPIO_Pin_Init(GPIOB, USART3_CLK_Pin.PB12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	7adb      	ldrb	r3, [r3, #11]
 800431c:	220c      	movs	r2, #12
 800431e:	4293      	cmp	r3, r2
 8004320:	d10f      	bne.n	8004342 <PIN_Setup+0x892>
 8004322:	200c      	movs	r0, #12
 8004324:	2402      	movs	r4, #2
 8004326:	2500      	movs	r5, #0
 8004328:	2302      	movs	r3, #2
 800432a:	2200      	movs	r2, #0
 800432c:	2107      	movs	r1, #7
 800432e:	9102      	str	r1, [sp, #8]
 8004330:	9201      	str	r2, [sp, #4]
 8004332:	9300      	str	r3, [sp, #0]
 8004334:	462b      	mov	r3, r5
 8004336:	4622      	mov	r2, r4
 8004338:	4601      	mov	r1, r0
 800433a:	4865      	ldr	r0, [pc, #404]	@ (80044d0 <PIN_Setup+0xa20>)
 800433c:	f7fe ff9c 	bl	8003278 <GPIO_Pin_Init>
}
 8004340:	e168      	b.n	8004614 <PIN_Setup+0xb64>
			else if(config->CLK_Pin == USART3_CLK_Pin.PD10)GPIO_Pin_Init(GPIOD, USART3_CLK_Pin.PD10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	7adb      	ldrb	r3, [r3, #11]
 8004346:	220a      	movs	r2, #10
 8004348:	4293      	cmp	r3, r2
 800434a:	f040 8163 	bne.w	8004614 <PIN_Setup+0xb64>
 800434e:	200a      	movs	r0, #10
 8004350:	2402      	movs	r4, #2
 8004352:	2500      	movs	r5, #0
 8004354:	2302      	movs	r3, #2
 8004356:	2200      	movs	r2, #0
 8004358:	2107      	movs	r1, #7
 800435a:	9102      	str	r1, [sp, #8]
 800435c:	9201      	str	r2, [sp, #4]
 800435e:	9300      	str	r3, [sp, #0]
 8004360:	462b      	mov	r3, r5
 8004362:	4622      	mov	r2, r4
 8004364:	4601      	mov	r1, r0
 8004366:	485b      	ldr	r0, [pc, #364]	@ (80044d4 <PIN_Setup+0xa24>)
 8004368:	f7fe ff86 	bl	8003278 <GPIO_Pin_Init>
}
 800436c:	e152      	b.n	8004614 <PIN_Setup+0xb64>
	else if(config -> Port == UART4)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a59      	ldr	r2, [pc, #356]	@ (80044d8 <PIN_Setup+0xa28>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d166      	bne.n	8004446 <PIN_Setup+0x996>
		__usart_4_config__ = config;
 8004378:	4a58      	ldr	r2, [pc, #352]	@ (80044dc <PIN_Setup+0xa2c>)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6013      	str	r3, [r2, #0]
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	7a1b      	ldrb	r3, [r3, #8]
 8004382:	2201      	movs	r2, #1
 8004384:	4293      	cmp	r3, r2
 8004386:	d00a      	beq.n	800439e <PIN_Setup+0x8ee>
				(config->mode == USART_Configuration.Mode.IrDA) ||
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	7a1b      	ldrb	r3, [r3, #8]
 800438c:	2204      	movs	r2, #4
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 800438e:	4293      	cmp	r3, r2
 8004390:	d005      	beq.n	800439e <PIN_Setup+0x8ee>
				(config->mode == USART_Configuration.Mode.LIN))
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	7a1b      	ldrb	r3, [r3, #8]
 8004396:	2205      	movs	r2, #5
				(config->mode == USART_Configuration.Mode.IrDA) ||
 8004398:	4293      	cmp	r3, r2
 800439a:	f040 813b 	bne.w	8004614 <PIN_Setup+0xb64>
			if(config->TX_Pin == UART4_TX_Pin.PA0)GPIO_Pin_Init(GPIOA, UART4_TX_Pin.PA0, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_4);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	7a5b      	ldrb	r3, [r3, #9]
 80043a2:	2200      	movs	r2, #0
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d10f      	bne.n	80043c8 <PIN_Setup+0x918>
 80043a8:	2000      	movs	r0, #0
 80043aa:	2402      	movs	r4, #2
 80043ac:	2500      	movs	r5, #0
 80043ae:	2302      	movs	r3, #2
 80043b0:	2200      	movs	r2, #0
 80043b2:	2108      	movs	r1, #8
 80043b4:	9102      	str	r1, [sp, #8]
 80043b6:	9201      	str	r2, [sp, #4]
 80043b8:	9300      	str	r3, [sp, #0]
 80043ba:	462b      	mov	r3, r5
 80043bc:	4622      	mov	r2, r4
 80043be:	4601      	mov	r1, r0
 80043c0:	4842      	ldr	r0, [pc, #264]	@ (80044cc <PIN_Setup+0xa1c>)
 80043c2:	f7fe ff59 	bl	8003278 <GPIO_Pin_Init>
 80043c6:	e013      	b.n	80043f0 <PIN_Setup+0x940>
			else if(config->TX_Pin == UART4_TX_Pin.PC10)GPIO_Pin_Init(GPIOC, UART4_TX_Pin.PC10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_4);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	7a5b      	ldrb	r3, [r3, #9]
 80043cc:	220a      	movs	r2, #10
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d10e      	bne.n	80043f0 <PIN_Setup+0x940>
 80043d2:	200a      	movs	r0, #10
 80043d4:	2402      	movs	r4, #2
 80043d6:	2500      	movs	r5, #0
 80043d8:	2302      	movs	r3, #2
 80043da:	2200      	movs	r2, #0
 80043dc:	2108      	movs	r1, #8
 80043de:	9102      	str	r1, [sp, #8]
 80043e0:	9201      	str	r2, [sp, #4]
 80043e2:	9300      	str	r3, [sp, #0]
 80043e4:	462b      	mov	r3, r5
 80043e6:	4622      	mov	r2, r4
 80043e8:	4601      	mov	r1, r0
 80043ea:	483d      	ldr	r0, [pc, #244]	@ (80044e0 <PIN_Setup+0xa30>)
 80043ec:	f7fe ff44 	bl	8003278 <GPIO_Pin_Init>
			if(config->RX_Pin == UART4_RX_Pin.PA1)GPIO_Pin_Init(GPIOA, UART4_RX_Pin.PA1, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_4);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	7a9b      	ldrb	r3, [r3, #10]
 80043f4:	2201      	movs	r2, #1
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d10f      	bne.n	800441a <PIN_Setup+0x96a>
 80043fa:	2001      	movs	r0, #1
 80043fc:	2402      	movs	r4, #2
 80043fe:	2500      	movs	r5, #0
 8004400:	2302      	movs	r3, #2
 8004402:	2200      	movs	r2, #0
 8004404:	2108      	movs	r1, #8
 8004406:	9102      	str	r1, [sp, #8]
 8004408:	9201      	str	r2, [sp, #4]
 800440a:	9300      	str	r3, [sp, #0]
 800440c:	462b      	mov	r3, r5
 800440e:	4622      	mov	r2, r4
 8004410:	4601      	mov	r1, r0
 8004412:	482e      	ldr	r0, [pc, #184]	@ (80044cc <PIN_Setup+0xa1c>)
 8004414:	f7fe ff30 	bl	8003278 <GPIO_Pin_Init>
}
 8004418:	e0fc      	b.n	8004614 <PIN_Setup+0xb64>
			else if(config->RX_Pin == UART4_RX_Pin.PC11)GPIO_Pin_Init(GPIOC, UART4_RX_Pin.PC11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_4);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	7a9b      	ldrb	r3, [r3, #10]
 800441e:	220b      	movs	r2, #11
 8004420:	4293      	cmp	r3, r2
 8004422:	f040 80f7 	bne.w	8004614 <PIN_Setup+0xb64>
 8004426:	200b      	movs	r0, #11
 8004428:	2402      	movs	r4, #2
 800442a:	2500      	movs	r5, #0
 800442c:	2302      	movs	r3, #2
 800442e:	2200      	movs	r2, #0
 8004430:	2108      	movs	r1, #8
 8004432:	9102      	str	r1, [sp, #8]
 8004434:	9201      	str	r2, [sp, #4]
 8004436:	9300      	str	r3, [sp, #0]
 8004438:	462b      	mov	r3, r5
 800443a:	4622      	mov	r2, r4
 800443c:	4601      	mov	r1, r0
 800443e:	4828      	ldr	r0, [pc, #160]	@ (80044e0 <PIN_Setup+0xa30>)
 8004440:	f7fe ff1a 	bl	8003278 <GPIO_Pin_Init>
}
 8004444:	e0e6      	b.n	8004614 <PIN_Setup+0xb64>
	else if(config -> Port == UART5)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a26      	ldr	r2, [pc, #152]	@ (80044e4 <PIN_Setup+0xa34>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d14d      	bne.n	80044ec <PIN_Setup+0xa3c>
		__usart_5_config__ = config;
 8004450:	4a25      	ldr	r2, [pc, #148]	@ (80044e8 <PIN_Setup+0xa38>)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6013      	str	r3, [r2, #0]
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	7a1b      	ldrb	r3, [r3, #8]
 800445a:	2201      	movs	r2, #1
 800445c:	4293      	cmp	r3, r2
 800445e:	d00a      	beq.n	8004476 <PIN_Setup+0x9c6>
				(config->mode == USART_Configuration.Mode.IrDA) ||
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	7a1b      	ldrb	r3, [r3, #8]
 8004464:	2204      	movs	r2, #4
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8004466:	4293      	cmp	r3, r2
 8004468:	d005      	beq.n	8004476 <PIN_Setup+0x9c6>
				(config->mode == USART_Configuration.Mode.LIN))
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	7a1b      	ldrb	r3, [r3, #8]
 800446e:	2205      	movs	r2, #5
				(config->mode == USART_Configuration.Mode.IrDA) ||
 8004470:	4293      	cmp	r3, r2
 8004472:	f040 80cf 	bne.w	8004614 <PIN_Setup+0xb64>
			if(config->TX_Pin == UART5_TX_Pin.PD2)GPIO_Pin_Init(GPIOA, UART5_TX_Pin.PD2, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.UART_5);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	7a5b      	ldrb	r3, [r3, #9]
 800447a:	2202      	movs	r2, #2
 800447c:	4293      	cmp	r3, r2
 800447e:	d10e      	bne.n	800449e <PIN_Setup+0x9ee>
 8004480:	2002      	movs	r0, #2
 8004482:	2402      	movs	r4, #2
 8004484:	2500      	movs	r5, #0
 8004486:	2302      	movs	r3, #2
 8004488:	2200      	movs	r2, #0
 800448a:	2108      	movs	r1, #8
 800448c:	9102      	str	r1, [sp, #8]
 800448e:	9201      	str	r2, [sp, #4]
 8004490:	9300      	str	r3, [sp, #0]
 8004492:	462b      	mov	r3, r5
 8004494:	4622      	mov	r2, r4
 8004496:	4601      	mov	r1, r0
 8004498:	480c      	ldr	r0, [pc, #48]	@ (80044cc <PIN_Setup+0xa1c>)
 800449a:	f7fe feed 	bl	8003278 <GPIO_Pin_Init>
			if(config->RX_Pin == UART5_RX_Pin.PC12)GPIO_Pin_Init(GPIOA, UART5_RX_Pin.PC12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.UART_5);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	7a9b      	ldrb	r3, [r3, #10]
 80044a2:	220c      	movs	r2, #12
 80044a4:	4293      	cmp	r3, r2
 80044a6:	f040 80b5 	bne.w	8004614 <PIN_Setup+0xb64>
 80044aa:	200c      	movs	r0, #12
 80044ac:	2402      	movs	r4, #2
 80044ae:	2500      	movs	r5, #0
 80044b0:	2302      	movs	r3, #2
 80044b2:	2200      	movs	r2, #0
 80044b4:	2108      	movs	r1, #8
 80044b6:	9102      	str	r1, [sp, #8]
 80044b8:	9201      	str	r2, [sp, #4]
 80044ba:	9300      	str	r3, [sp, #0]
 80044bc:	462b      	mov	r3, r5
 80044be:	4622      	mov	r2, r4
 80044c0:	4601      	mov	r1, r0
 80044c2:	4802      	ldr	r0, [pc, #8]	@ (80044cc <PIN_Setup+0xa1c>)
 80044c4:	f7fe fed8 	bl	8003278 <GPIO_Pin_Init>
}
 80044c8:	e0a4      	b.n	8004614 <PIN_Setup+0xb64>
 80044ca:	bf00      	nop
 80044cc:	40020000 	.word	0x40020000
 80044d0:	40020400 	.word	0x40020400
 80044d4:	40020c00 	.word	0x40020c00
 80044d8:	40004c00 	.word	0x40004c00
 80044dc:	200009cc 	.word	0x200009cc
 80044e0:	40020800 	.word	0x40020800
 80044e4:	40005000 	.word	0x40005000
 80044e8:	200009d0 	.word	0x200009d0
	else if(config->Port == USART6)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a4a      	ldr	r2, [pc, #296]	@ (800461c <PIN_Setup+0xb6c>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	f040 808e 	bne.w	8004614 <PIN_Setup+0xb64>
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	7a1b      	ldrb	r3, [r3, #8]
 80044fc:	2201      	movs	r2, #1
 80044fe:	4293      	cmp	r3, r2
 8004500:	d00e      	beq.n	8004520 <PIN_Setup+0xa70>
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	7a1b      	ldrb	r3, [r3, #8]
 8004506:	2202      	movs	r2, #2
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8004508:	4293      	cmp	r3, r2
 800450a:	d009      	beq.n	8004520 <PIN_Setup+0xa70>
				(config->mode == USART_Configuration.Mode.IrDA) ||
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	7a1b      	ldrb	r3, [r3, #8]
 8004510:	2204      	movs	r2, #4
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 8004512:	4293      	cmp	r3, r2
 8004514:	d004      	beq.n	8004520 <PIN_Setup+0xa70>
				(config->mode == USART_Configuration.Mode.LIN) )
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	7a1b      	ldrb	r3, [r3, #8]
 800451a:	2205      	movs	r2, #5
				(config->mode == USART_Configuration.Mode.IrDA) ||
 800451c:	4293      	cmp	r3, r2
 800451e:	d13c      	bne.n	800459a <PIN_Setup+0xaea>
			if(config->TX_Pin == USART6_TX_Pin.PC6)GPIO_Pin_Init(GPIOC, USART6_TX_Pin.PC6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_6);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	7a5b      	ldrb	r3, [r3, #9]
 8004524:	2206      	movs	r2, #6
 8004526:	4293      	cmp	r3, r2
 8004528:	d10e      	bne.n	8004548 <PIN_Setup+0xa98>
 800452a:	2006      	movs	r0, #6
 800452c:	2402      	movs	r4, #2
 800452e:	2500      	movs	r5, #0
 8004530:	2302      	movs	r3, #2
 8004532:	2200      	movs	r2, #0
 8004534:	2108      	movs	r1, #8
 8004536:	9102      	str	r1, [sp, #8]
 8004538:	9201      	str	r2, [sp, #4]
 800453a:	9300      	str	r3, [sp, #0]
 800453c:	462b      	mov	r3, r5
 800453e:	4622      	mov	r2, r4
 8004540:	4601      	mov	r1, r0
 8004542:	4837      	ldr	r0, [pc, #220]	@ (8004620 <PIN_Setup+0xb70>)
 8004544:	f7fe fe98 	bl	8003278 <GPIO_Pin_Init>
			if(config->RX_Pin == USART6_RX_Pin.PC7)GPIO_Pin_Init(GPIOC, USART6_RX_Pin.PC7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_6);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	7a9b      	ldrb	r3, [r3, #10]
 800454c:	2207      	movs	r2, #7
 800454e:	4293      	cmp	r3, r2
 8004550:	d10e      	bne.n	8004570 <PIN_Setup+0xac0>
 8004552:	2007      	movs	r0, #7
 8004554:	2402      	movs	r4, #2
 8004556:	2500      	movs	r5, #0
 8004558:	2302      	movs	r3, #2
 800455a:	2200      	movs	r2, #0
 800455c:	2108      	movs	r1, #8
 800455e:	9102      	str	r1, [sp, #8]
 8004560:	9201      	str	r2, [sp, #4]
 8004562:	9300      	str	r3, [sp, #0]
 8004564:	462b      	mov	r3, r5
 8004566:	4622      	mov	r2, r4
 8004568:	4601      	mov	r1, r0
 800456a:	482d      	ldr	r0, [pc, #180]	@ (8004620 <PIN_Setup+0xb70>)
 800456c:	f7fe fe84 	bl	8003278 <GPIO_Pin_Init>
			if(config->CLK_Pin == USART6_CLK_Pin.PC8)GPIO_Pin_Init(GPIOC, USART6_CLK_Pin.PC8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_6);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	7adb      	ldrb	r3, [r3, #11]
 8004574:	2208      	movs	r2, #8
 8004576:	4293      	cmp	r3, r2
 8004578:	d14c      	bne.n	8004614 <PIN_Setup+0xb64>
 800457a:	2008      	movs	r0, #8
 800457c:	2402      	movs	r4, #2
 800457e:	2500      	movs	r5, #0
 8004580:	2302      	movs	r3, #2
 8004582:	2200      	movs	r2, #0
 8004584:	2108      	movs	r1, #8
 8004586:	9102      	str	r1, [sp, #8]
 8004588:	9201      	str	r2, [sp, #4]
 800458a:	9300      	str	r3, [sp, #0]
 800458c:	462b      	mov	r3, r5
 800458e:	4622      	mov	r2, r4
 8004590:	4601      	mov	r1, r0
 8004592:	4823      	ldr	r0, [pc, #140]	@ (8004620 <PIN_Setup+0xb70>)
 8004594:	f7fe fe70 	bl	8003278 <GPIO_Pin_Init>
 8004598:	e03c      	b.n	8004614 <PIN_Setup+0xb64>
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	7a1b      	ldrb	r3, [r3, #8]
 800459e:	2206      	movs	r2, #6
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d009      	beq.n	80045b8 <PIN_Setup+0xb08>
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	7a1b      	ldrb	r3, [r3, #8]
 80045a8:	2207      	movs	r2, #7
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d004      	beq.n	80045b8 <PIN_Setup+0xb08>
				(config->mode == USART_Configuration.Mode.Single_Wire_Half_Duplex) )
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	7a1b      	ldrb	r3, [r3, #8]
 80045b2:	2203      	movs	r2, #3
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d12d      	bne.n	8004614 <PIN_Setup+0xb64>
			if(config->TX_Pin == USART6_TX_Pin.PC6)GPIO_Pin_Init(GPIOA, USART6_TX_Pin.PC6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_6);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	7a5b      	ldrb	r3, [r3, #9]
 80045bc:	2206      	movs	r2, #6
 80045be:	4293      	cmp	r3, r2
 80045c0:	d10e      	bne.n	80045e0 <PIN_Setup+0xb30>
 80045c2:	2006      	movs	r0, #6
 80045c4:	2402      	movs	r4, #2
 80045c6:	2500      	movs	r5, #0
 80045c8:	2302      	movs	r3, #2
 80045ca:	2200      	movs	r2, #0
 80045cc:	2108      	movs	r1, #8
 80045ce:	9102      	str	r1, [sp, #8]
 80045d0:	9201      	str	r2, [sp, #4]
 80045d2:	9300      	str	r3, [sp, #0]
 80045d4:	462b      	mov	r3, r5
 80045d6:	4622      	mov	r2, r4
 80045d8:	4601      	mov	r1, r0
 80045da:	4812      	ldr	r0, [pc, #72]	@ (8004624 <PIN_Setup+0xb74>)
 80045dc:	f7fe fe4c 	bl	8003278 <GPIO_Pin_Init>
			if((config->mode == USART_Configuration.Mode.SmartCard_Clock))GPIO_Pin_Init(GPIOA, USART6_CLK_Pin.PC8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_6);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	7a1b      	ldrb	r3, [r3, #8]
 80045e4:	2207      	movs	r2, #7
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d114      	bne.n	8004614 <PIN_Setup+0xb64>
 80045ea:	2008      	movs	r0, #8
 80045ec:	2402      	movs	r4, #2
 80045ee:	2500      	movs	r5, #0
 80045f0:	2302      	movs	r3, #2
 80045f2:	2200      	movs	r2, #0
 80045f4:	2108      	movs	r1, #8
 80045f6:	9102      	str	r1, [sp, #8]
 80045f8:	9201      	str	r2, [sp, #4]
 80045fa:	9300      	str	r3, [sp, #0]
 80045fc:	462b      	mov	r3, r5
 80045fe:	4622      	mov	r2, r4
 8004600:	4601      	mov	r1, r0
 8004602:	4808      	ldr	r0, [pc, #32]	@ (8004624 <PIN_Setup+0xb74>)
 8004604:	f7fe fe38 	bl	8003278 <GPIO_Pin_Init>
}
 8004608:	e004      	b.n	8004614 <PIN_Setup+0xb64>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 800460a:	bf00      	nop
 800460c:	e002      	b.n	8004614 <PIN_Setup+0xb64>
			if((config->hardware_flow != USART_Configuration.Hardware_Flow.Disable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 800460e:	bf00      	nop
 8004610:	e000      	b.n	8004614 <PIN_Setup+0xb64>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 8004612:	bf00      	nop
}
 8004614:	bf00      	nop
 8004616:	3708      	adds	r7, #8
 8004618:	46bd      	mov	sp, r7
 800461a:	bdb0      	pop	{r4, r5, r7, pc}
 800461c:	40011400 	.word	0x40011400
 8004620:	40020800 	.word	0x40020800
 8004624:	40020000 	.word	0x40020000

08004628 <USART_Init>:


int8_t USART_Init(USART_Config *config)
{
 8004628:	b5b0      	push	{r4, r5, r7, lr}
 800462a:	b08e      	sub	sp, #56	@ 0x38
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
	USART_Clock_Enable(config);
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	f7ff f9d9 	bl	80039e8 <USART_Clock_Enable>
	PIN_Setup(config);
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f7ff fa3a 	bl	8003ab0 <PIN_Setup>

	usart_dma_instance_number = USART_Get_Instance_Number(config);
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	f7ff f973 	bl	8003928 <USART_Get_Instance_Number>
 8004642:	4603      	mov	r3, r0
 8004644:	461a      	mov	r2, r3
 8004646:	4b74      	ldr	r3, [pc, #464]	@ (8004818 <USART_Init+0x1f0>)
 8004648:	701a      	strb	r2, [r3, #0]
	if(usart_dma_instance_number == -1) return -1;
 800464a:	4b73      	ldr	r3, [pc, #460]	@ (8004818 <USART_Init+0x1f0>)
 800464c:	f993 3000 	ldrsb.w	r3, [r3]
 8004650:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004654:	d103      	bne.n	800465e <USART_Init+0x36>
 8004656:	f04f 33ff 	mov.w	r3, #4294967295
 800465a:	f000 bc26 	b.w	8004eaa <USART_Init+0x882>
	double brr;
	double div_frac, mantissa;
	int div_frac_1;
	int mantissa_1;

	if((config -> Port == USART1) || (config -> Port == USART6))
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a6e      	ldr	r2, [pc, #440]	@ (800481c <USART_Init+0x1f4>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d004      	beq.n	8004672 <USART_Init+0x4a>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a6c      	ldr	r2, [pc, #432]	@ (8004820 <USART_Init+0x1f8>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d150      	bne.n	8004714 <USART_Init+0xec>
	{
		uint32_t freq = SystemAPB2_Clock_Speed();
 8004672:	f7fe ff1b 	bl	80034ac <SystemAPB2_Clock_Speed>
 8004676:	4603      	mov	r3, r0
 8004678:	61fb      	str	r3, [r7, #28]
		brr = (freq/ (16.0 * 2.0 * (double)(config->baudrate)));
 800467a:	69f8      	ldr	r0, [r7, #28]
 800467c:	f7fb ff42 	bl	8000504 <__aeabi_ui2d>
 8004680:	4604      	mov	r4, r0
 8004682:	460d      	mov	r5, r1
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	4618      	mov	r0, r3
 800468a:	f7fb ff3b 	bl	8000504 <__aeabi_ui2d>
 800468e:	f04f 0200 	mov.w	r2, #0
 8004692:	4b64      	ldr	r3, [pc, #400]	@ (8004824 <USART_Init+0x1fc>)
 8004694:	f7fb ffb0 	bl	80005f8 <__aeabi_dmul>
 8004698:	4602      	mov	r2, r0
 800469a:	460b      	mov	r3, r1
 800469c:	4620      	mov	r0, r4
 800469e:	4629      	mov	r1, r5
 80046a0:	f7fc f8d4 	bl	800084c <__aeabi_ddiv>
 80046a4:	4602      	mov	r2, r0
 80046a6:	460b      	mov	r3, r1
 80046a8:	e9c7 2308 	strd	r2, r3, [r7, #32]
		separateFractionAndIntegral(brr, &div_frac, &mantissa);
 80046ac:	f107 0208 	add.w	r2, r7, #8
 80046b0:	f107 0310 	add.w	r3, r7, #16
 80046b4:	4611      	mov	r1, r2
 80046b6:	4618      	mov	r0, r3
 80046b8:	ed97 0b08 	vldr	d0, [r7, #32]
 80046bc:	f7fe ff0e 	bl	80034dc <separateFractionAndIntegral>
		div_frac_1 = (int)(ceil(div_frac*16.0));
 80046c0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80046c4:	f04f 0200 	mov.w	r2, #0
 80046c8:	4b57      	ldr	r3, [pc, #348]	@ (8004828 <USART_Init+0x200>)
 80046ca:	f7fb ff95 	bl	80005f8 <__aeabi_dmul>
 80046ce:	4602      	mov	r2, r0
 80046d0:	460b      	mov	r3, r1
 80046d2:	ec43 2b17 	vmov	d7, r2, r3
 80046d6:	eeb0 0a47 	vmov.f32	s0, s14
 80046da:	eef0 0a67 	vmov.f32	s1, s15
 80046de:	f002 fb33 	bl	8006d48 <ceil>
 80046e2:	ec53 2b10 	vmov	r2, r3, d0
 80046e6:	4610      	mov	r0, r2
 80046e8:	4619      	mov	r1, r3
 80046ea:	f7fc fa1f 	bl	8000b2c <__aeabi_d2iz>
 80046ee:	4603      	mov	r3, r0
 80046f0:	637b      	str	r3, [r7, #52]	@ 0x34
		mantissa_1 = (int)(ceil(mantissa));
 80046f2:	ed97 7b02 	vldr	d7, [r7, #8]
 80046f6:	eeb0 0a47 	vmov.f32	s0, s14
 80046fa:	eef0 0a67 	vmov.f32	s1, s15
 80046fe:	f002 fb23 	bl	8006d48 <ceil>
 8004702:	ec53 2b10 	vmov	r2, r3, d0
 8004706:	4610      	mov	r0, r2
 8004708:	4619      	mov	r1, r3
 800470a:	f7fc fa0f 	bl	8000b2c <__aeabi_d2iz>
 800470e:	4603      	mov	r3, r0
 8004710:	633b      	str	r3, [r7, #48]	@ 0x30
	{
 8004712:	e04f      	b.n	80047b4 <USART_Init+0x18c>
	}
	else
	{
		uint32_t freq = SystemAPB1_Clock_Speed();
 8004714:	f7fe feb2 	bl	800347c <SystemAPB1_Clock_Speed>
 8004718:	4603      	mov	r3, r0
 800471a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		brr = ((double)freq/ (16.0 * (double)(config->baudrate)));
 800471c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800471e:	f7fb fef1 	bl	8000504 <__aeabi_ui2d>
 8004722:	4604      	mov	r4, r0
 8004724:	460d      	mov	r5, r1
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	4618      	mov	r0, r3
 800472c:	f7fb feea 	bl	8000504 <__aeabi_ui2d>
 8004730:	f04f 0200 	mov.w	r2, #0
 8004734:	4b3c      	ldr	r3, [pc, #240]	@ (8004828 <USART_Init+0x200>)
 8004736:	f7fb ff5f 	bl	80005f8 <__aeabi_dmul>
 800473a:	4602      	mov	r2, r0
 800473c:	460b      	mov	r3, r1
 800473e:	4620      	mov	r0, r4
 8004740:	4629      	mov	r1, r5
 8004742:	f7fc f883 	bl	800084c <__aeabi_ddiv>
 8004746:	4602      	mov	r2, r0
 8004748:	460b      	mov	r3, r1
 800474a:	e9c7 2308 	strd	r2, r3, [r7, #32]
		separateFractionAndIntegral(brr, &div_frac, &mantissa);
 800474e:	f107 0208 	add.w	r2, r7, #8
 8004752:	f107 0310 	add.w	r3, r7, #16
 8004756:	4611      	mov	r1, r2
 8004758:	4618      	mov	r0, r3
 800475a:	ed97 0b08 	vldr	d0, [r7, #32]
 800475e:	f7fe febd 	bl	80034dc <separateFractionAndIntegral>
		div_frac_1 = (int)(ceil(div_frac*16.0));
 8004762:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004766:	f04f 0200 	mov.w	r2, #0
 800476a:	4b2f      	ldr	r3, [pc, #188]	@ (8004828 <USART_Init+0x200>)
 800476c:	f7fb ff44 	bl	80005f8 <__aeabi_dmul>
 8004770:	4602      	mov	r2, r0
 8004772:	460b      	mov	r3, r1
 8004774:	ec43 2b17 	vmov	d7, r2, r3
 8004778:	eeb0 0a47 	vmov.f32	s0, s14
 800477c:	eef0 0a67 	vmov.f32	s1, s15
 8004780:	f002 fae2 	bl	8006d48 <ceil>
 8004784:	ec53 2b10 	vmov	r2, r3, d0
 8004788:	4610      	mov	r0, r2
 800478a:	4619      	mov	r1, r3
 800478c:	f7fc f9ce 	bl	8000b2c <__aeabi_d2iz>
 8004790:	4603      	mov	r3, r0
 8004792:	637b      	str	r3, [r7, #52]	@ 0x34
		mantissa_1 = (int)(ceil(mantissa));
 8004794:	ed97 7b02 	vldr	d7, [r7, #8]
 8004798:	eeb0 0a47 	vmov.f32	s0, s14
 800479c:	eef0 0a67 	vmov.f32	s1, s15
 80047a0:	f002 fad2 	bl	8006d48 <ceil>
 80047a4:	ec53 2b10 	vmov	r2, r3, d0
 80047a8:	4610      	mov	r0, r2
 80047aa:	4619      	mov	r1, r3
 80047ac:	f7fc f9be 	bl	8000b2c <__aeabi_d2iz>
 80047b0:	4603      	mov	r3, r0
 80047b2:	633b      	str	r3, [r7, #48]	@ 0x30

	}

	config->Port->BRR = (mantissa_1<<4)|(div_frac_1);
 80047b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b6:	011a      	lsls	r2, r3, #4
 80047b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047ba:	431a      	orrs	r2, r3
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	609a      	str	r2, [r3, #8]
	config->Port->CR1 |= config->parity ;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	68da      	ldr	r2, [r3, #12]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	7c9b      	ldrb	r3, [r3, #18]
 80047cc:	4619      	mov	r1, r3
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	430a      	orrs	r2, r1
 80047d4:	60da      	str	r2, [r3, #12]

	if(config -> interrupt == USART_Configuration.Interrupt_Type.Disable)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	7b9b      	ldrb	r3, [r3, #14]
 80047da:	461a      	mov	r2, r3
 80047dc:	2300      	movs	r3, #0
 80047de:	429a      	cmp	r2, r3
 80047e0:	d124      	bne.n	800482c <USART_Init+0x204>
	{
		config -> Port -> CR1 &= ~(USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE | USART_CR1_RXNEIE | USART_CR1_IDLEIE);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	68da      	ldr	r2, [r3, #12]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f422 72f8 	bic.w	r2, r2, #496	@ 0x1f0
 80047f0:	60da      	str	r2, [r3, #12]
		config -> Port -> CR2 &= ~(USART_CR2_LBDIE);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	691a      	ldr	r2, [r3, #16]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004800:	611a      	str	r2, [r3, #16]
		config -> Port -> CR3 &= ~(USART_CR3_CTSIE | USART_CR3_EIE);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	695b      	ldr	r3, [r3, #20]
 8004808:	687a      	ldr	r2, [r7, #4]
 800480a:	6812      	ldr	r2, [r2, #0]
 800480c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004810:	f023 0301 	bic.w	r3, r3, #1
 8004814:	6153      	str	r3, [r2, #20]
 8004816:	e0c8      	b.n	80049aa <USART_Init+0x382>
 8004818:	200009bc 	.word	0x200009bc
 800481c:	40011000 	.word	0x40011000
 8004820:	40011400 	.word	0x40011400
 8004824:	40400000 	.word	0x40400000
 8004828:	40300000 	.word	0x40300000
	}
	else
	{
		if((config->interrupt & USART_Configuration.Interrupt_Type.Parity_Enable) == USART_Configuration.Interrupt_Type.Parity_Enable)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	7b9b      	ldrb	r3, [r3, #14]
 8004830:	461a      	mov	r2, r3
 8004832:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004836:	4013      	ands	r3, r2
 8004838:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800483c:	4293      	cmp	r3, r2
 800483e:	d107      	bne.n	8004850 <USART_Init+0x228>
		{
			config -> Port -> CR1 |= USART_CR1_PEIE;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	68da      	ldr	r2, [r3, #12]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800484e:	60da      	str	r2, [r3, #12]
		}
		if((config->interrupt & USART_Configuration.Interrupt_Type.Transmit_Empty_Enable) == USART_Configuration.Interrupt_Type.Transmit_Empty_Enable)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	7b9b      	ldrb	r3, [r3, #14]
 8004854:	461a      	mov	r2, r3
 8004856:	2380      	movs	r3, #128	@ 0x80
 8004858:	4013      	ands	r3, r2
 800485a:	2280      	movs	r2, #128	@ 0x80
 800485c:	4293      	cmp	r3, r2
 800485e:	d107      	bne.n	8004870 <USART_Init+0x248>
		{
			config -> Port -> CR1 |= USART_CR1_TXEIE;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	68da      	ldr	r2, [r3, #12]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800486e:	60da      	str	r2, [r3, #12]
		}
		if((config->interrupt & USART_Configuration.Interrupt_Type.Transmission_Complete_Enable) == USART_Configuration.Interrupt_Type.Transmission_Complete_Enable)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	7b9b      	ldrb	r3, [r3, #14]
 8004874:	461a      	mov	r2, r3
 8004876:	2340      	movs	r3, #64	@ 0x40
 8004878:	4013      	ands	r3, r2
 800487a:	2240      	movs	r2, #64	@ 0x40
 800487c:	4293      	cmp	r3, r2
 800487e:	d107      	bne.n	8004890 <USART_Init+0x268>
		{
			config -> Port -> CR1 |= USART_CR1_TCIE;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	68da      	ldr	r2, [r3, #12]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800488e:	60da      	str	r2, [r3, #12]
		}
		if((config->interrupt & USART_Configuration.Interrupt_Type.Receiver_Empty_Enable) == USART_Configuration.Interrupt_Type.Receiver_Empty_Enable)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	7b9b      	ldrb	r3, [r3, #14]
 8004894:	461a      	mov	r2, r3
 8004896:	2320      	movs	r3, #32
 8004898:	4013      	ands	r3, r2
 800489a:	2220      	movs	r2, #32
 800489c:	4293      	cmp	r3, r2
 800489e:	d107      	bne.n	80048b0 <USART_Init+0x288>
		{
			config -> Port -> CR1 |= USART_CR1_RXNEIE;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	68da      	ldr	r2, [r3, #12]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f042 0220 	orr.w	r2, r2, #32
 80048ae:	60da      	str	r2, [r3, #12]
		}
		if((config->interrupt & USART_Configuration.Interrupt_Type.IDLE_Enable) == USART_Configuration.Interrupt_Type.IDLE_Enable)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	7b9b      	ldrb	r3, [r3, #14]
 80048b4:	461a      	mov	r2, r3
 80048b6:	2310      	movs	r3, #16
 80048b8:	4013      	ands	r3, r2
 80048ba:	2210      	movs	r2, #16
 80048bc:	4293      	cmp	r3, r2
 80048be:	d107      	bne.n	80048d0 <USART_Init+0x2a8>
		{
			config -> Port -> CR1 |= USART_CR1_IDLEIE;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	68da      	ldr	r2, [r3, #12]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f042 0210 	orr.w	r2, r2, #16
 80048ce:	60da      	str	r2, [r3, #12]
		}

		if((config->interrupt & USART_Configuration.Interrupt_Type.LIN_Break_Detection_Enable) == USART_Configuration.Interrupt_Type.LIN_Break_Detection_Enable)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	7b9b      	ldrb	r3, [r3, #14]
 80048d4:	461a      	mov	r2, r3
 80048d6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80048da:	4013      	ands	r3, r2
 80048dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d107      	bne.n	80048f4 <USART_Init+0x2cc>
		{
			config -> Port -> CR2 |= USART_CR2_LBDIE;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	691a      	ldr	r2, [r3, #16]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048f2:	611a      	str	r2, [r3, #16]
		}

		if((config->interrupt & USART_Configuration.Interrupt_Type.CTS_Enable) == USART_Configuration.Interrupt_Type.CTS_Enable)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	7b9b      	ldrb	r3, [r3, #14]
 80048f8:	461a      	mov	r2, r3
 80048fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80048fe:	4013      	ands	r3, r2
 8004900:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004904:	4293      	cmp	r3, r2
 8004906:	d107      	bne.n	8004918 <USART_Init+0x2f0>
		{
			config -> Port -> CR3 |= USART_CR3_CTSIE;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	695a      	ldr	r2, [r3, #20]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004916:	615a      	str	r2, [r3, #20]
		}
		if((config->interrupt & USART_Configuration.Interrupt_Type.Error_Enable) == USART_Configuration.Interrupt_Type.Error_Enable)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	7b9b      	ldrb	r3, [r3, #14]
 800491c:	461a      	mov	r2, r3
 800491e:	2301      	movs	r3, #1
 8004920:	4013      	ands	r3, r2
 8004922:	2201      	movs	r2, #1
 8004924:	4293      	cmp	r3, r2
 8004926:	d107      	bne.n	8004938 <USART_Init+0x310>
		{
			config -> Port -> CR3 |= USART_CR3_EIE;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	695a      	ldr	r2, [r3, #20]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f042 0201 	orr.w	r2, r2, #1
 8004936:	615a      	str	r2, [r3, #20]
		}

		if(config -> Port == USART1)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4aa4      	ldr	r2, [pc, #656]	@ (8004bd0 <USART_Init+0x5a8>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d107      	bne.n	8004952 <USART_Init+0x32a>
		{
			NVIC_SetPriority(USART1_IRQn, 0);
 8004942:	2100      	movs	r1, #0
 8004944:	2025      	movs	r0, #37	@ 0x25
 8004946:	f7fe fd6f 	bl	8003428 <__NVIC_SetPriority>
			NVIC_EnableIRQ(USART1_IRQn);
 800494a:	2025      	movs	r0, #37	@ 0x25
 800494c:	f7fe fd4e 	bl	80033ec <__NVIC_EnableIRQ>
 8004950:	e02b      	b.n	80049aa <USART_Init+0x382>
		}
		else if(config -> Port == USART2)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a9f      	ldr	r2, [pc, #636]	@ (8004bd4 <USART_Init+0x5ac>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d103      	bne.n	8004964 <USART_Init+0x33c>
		{
			NVIC_EnableIRQ(USART2_IRQn);
 800495c:	2026      	movs	r0, #38	@ 0x26
 800495e:	f7fe fd45 	bl	80033ec <__NVIC_EnableIRQ>
 8004962:	e022      	b.n	80049aa <USART_Init+0x382>
		}
		else if(config -> Port == USART3)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a9b      	ldr	r2, [pc, #620]	@ (8004bd8 <USART_Init+0x5b0>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d103      	bne.n	8004976 <USART_Init+0x34e>
		{
			NVIC_EnableIRQ(USART3_IRQn);
 800496e:	2027      	movs	r0, #39	@ 0x27
 8004970:	f7fe fd3c 	bl	80033ec <__NVIC_EnableIRQ>
 8004974:	e019      	b.n	80049aa <USART_Init+0x382>
		}
		else if(config -> Port == UART4)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a98      	ldr	r2, [pc, #608]	@ (8004bdc <USART_Init+0x5b4>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d103      	bne.n	8004988 <USART_Init+0x360>
		{
			NVIC_EnableIRQ(UART4_IRQn);
 8004980:	2034      	movs	r0, #52	@ 0x34
 8004982:	f7fe fd33 	bl	80033ec <__NVIC_EnableIRQ>
 8004986:	e010      	b.n	80049aa <USART_Init+0x382>
		}
		else if(config -> Port == UART5)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a94      	ldr	r2, [pc, #592]	@ (8004be0 <USART_Init+0x5b8>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d103      	bne.n	800499a <USART_Init+0x372>
		{
			NVIC_EnableIRQ(UART5_IRQn);
 8004992:	2035      	movs	r0, #53	@ 0x35
 8004994:	f7fe fd2a 	bl	80033ec <__NVIC_EnableIRQ>
 8004998:	e007      	b.n	80049aa <USART_Init+0x382>
		}
		else if(config -> Port == USART6)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a91      	ldr	r2, [pc, #580]	@ (8004be4 <USART_Init+0x5bc>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d102      	bne.n	80049aa <USART_Init+0x382>
		{
			NVIC_EnableIRQ(USART6_IRQn);
 80049a4:	2047      	movs	r0, #71	@ 0x47
 80049a6:	f7fe fd21 	bl	80033ec <__NVIC_EnableIRQ>
		}

	}


	config->Port->CR2 |= config->stop_bits;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	691a      	ldr	r2, [r3, #16]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	7c1b      	ldrb	r3, [r3, #16]
 80049b4:	4619      	mov	r1, r3
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	430a      	orrs	r2, r1
 80049bc:	611a      	str	r2, [r3, #16]

	if((config->dma_enable & USART_Configuration.DMA_Enable.RX_Enable) == USART_Configuration.DMA_Enable.RX_Enable)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	7c5b      	ldrb	r3, [r3, #17]
 80049c2:	2202      	movs	r2, #2
 80049c4:	4013      	ands	r3, r2
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	2202      	movs	r2, #2
 80049ca:	4293      	cmp	r3, r2
 80049cc:	f040 811e 	bne.w	8004c0c <USART_Init+0x5e4>
	{


		if(config->Port == USART1)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a7e      	ldr	r2, [pc, #504]	@ (8004bd0 <USART_Init+0x5a8>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d10e      	bne.n	80049f8 <USART_Init+0x3d0>
		{
			xUSART_RX[0].Request = DMA_Configuration.Request.USART1_RX;
 80049da:	4a83      	ldr	r2, [pc, #524]	@ (8004be8 <USART_Init+0x5c0>)
 80049dc:	4b83      	ldr	r3, [pc, #524]	@ (8004bec <USART_Init+0x5c4>)
 80049de:	4614      	mov	r4, r2
 80049e0:	33c0      	adds	r3, #192	@ 0xc0
 80049e2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80049e6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			xUSART_RX[0].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 80049ea:	2210      	movs	r2, #16
 80049ec:	4b7e      	ldr	r3, [pc, #504]	@ (8004be8 <USART_Init+0x5c0>)
 80049ee:	61da      	str	r2, [r3, #28]
			xUSART_RX[0].ISR_Routines.Full_Transfer_Commplete_ISR = USART1_RX_ISR;
 80049f0:	4b7d      	ldr	r3, [pc, #500]	@ (8004be8 <USART_Init+0x5c0>)
 80049f2:	4a7f      	ldr	r2, [pc, #508]	@ (8004bf0 <USART_Init+0x5c8>)
 80049f4:	64da      	str	r2, [r3, #76]	@ 0x4c
 80049f6:	e067      	b.n	8004ac8 <USART_Init+0x4a0>
		}
		else if(config->Port == USART2)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a75      	ldr	r2, [pc, #468]	@ (8004bd4 <USART_Init+0x5ac>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d10e      	bne.n	8004a20 <USART_Init+0x3f8>
		{
			xUSART_RX[1].Request = DMA_Configuration.Request.USART2_RX;
 8004a02:	4b79      	ldr	r3, [pc, #484]	@ (8004be8 <USART_Init+0x5c0>)
 8004a04:	4a79      	ldr	r2, [pc, #484]	@ (8004bec <USART_Init+0x5c4>)
 8004a06:	3358      	adds	r3, #88	@ 0x58
 8004a08:	32d8      	adds	r2, #216	@ 0xd8
 8004a0a:	ca07      	ldmia	r2, {r0, r1, r2}
 8004a0c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_RX[1].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004a10:	2210      	movs	r2, #16
 8004a12:	4b75      	ldr	r3, [pc, #468]	@ (8004be8 <USART_Init+0x5c0>)
 8004a14:	675a      	str	r2, [r3, #116]	@ 0x74
			xUSART_RX[1].ISR_Routines.Full_Transfer_Commplete_ISR = USART2_RX_ISR;
 8004a16:	4b74      	ldr	r3, [pc, #464]	@ (8004be8 <USART_Init+0x5c0>)
 8004a18:	4a76      	ldr	r2, [pc, #472]	@ (8004bf4 <USART_Init+0x5cc>)
 8004a1a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8004a1e:	e053      	b.n	8004ac8 <USART_Init+0x4a0>
		}
		else if(config->Port == USART3)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a6c      	ldr	r2, [pc, #432]	@ (8004bd8 <USART_Init+0x5b0>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d10f      	bne.n	8004a4a <USART_Init+0x422>
		{
			xUSART_RX[2].Request = DMA_Configuration.Request.USART3_RX;
 8004a2a:	4b6f      	ldr	r3, [pc, #444]	@ (8004be8 <USART_Init+0x5c0>)
 8004a2c:	4a6f      	ldr	r2, [pc, #444]	@ (8004bec <USART_Init+0x5c4>)
 8004a2e:	33b0      	adds	r3, #176	@ 0xb0
 8004a30:	32f0      	adds	r2, #240	@ 0xf0
 8004a32:	ca07      	ldmia	r2, {r0, r1, r2}
 8004a34:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_RX[2].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004a38:	2210      	movs	r2, #16
 8004a3a:	4b6b      	ldr	r3, [pc, #428]	@ (8004be8 <USART_Init+0x5c0>)
 8004a3c:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
			xUSART_RX[2].ISR_Routines.Full_Transfer_Commplete_ISR = USART3_RX_ISR;
 8004a40:	4b69      	ldr	r3, [pc, #420]	@ (8004be8 <USART_Init+0x5c0>)
 8004a42:	4a6d      	ldr	r2, [pc, #436]	@ (8004bf8 <USART_Init+0x5d0>)
 8004a44:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
 8004a48:	e03e      	b.n	8004ac8 <USART_Init+0x4a0>
		}
		else if(config->Port == UART4)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a63      	ldr	r2, [pc, #396]	@ (8004bdc <USART_Init+0x5b4>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d111      	bne.n	8004a78 <USART_Init+0x450>
		{
			xUSART_RX[3].Request = DMA_Configuration.Request.UART4_RX;
 8004a54:	4b64      	ldr	r3, [pc, #400]	@ (8004be8 <USART_Init+0x5c0>)
 8004a56:	4a65      	ldr	r2, [pc, #404]	@ (8004bec <USART_Init+0x5c4>)
 8004a58:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004a5c:	f502 7284 	add.w	r2, r2, #264	@ 0x108
 8004a60:	ca07      	ldmia	r2, {r0, r1, r2}
 8004a62:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_RX[3].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004a66:	2210      	movs	r2, #16
 8004a68:	4b5f      	ldr	r3, [pc, #380]	@ (8004be8 <USART_Init+0x5c0>)
 8004a6a:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
			xUSART_RX[3].ISR_Routines.Full_Transfer_Commplete_ISR = USART4_RX_ISR;
 8004a6e:	4b5e      	ldr	r3, [pc, #376]	@ (8004be8 <USART_Init+0x5c0>)
 8004a70:	4a62      	ldr	r2, [pc, #392]	@ (8004bfc <USART_Init+0x5d4>)
 8004a72:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
 8004a76:	e027      	b.n	8004ac8 <USART_Init+0x4a0>
		}
		else if(config->Port == UART5)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a58      	ldr	r2, [pc, #352]	@ (8004be0 <USART_Init+0x5b8>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d111      	bne.n	8004aa6 <USART_Init+0x47e>
		{
			xUSART_RX[4].Request = DMA_Configuration.Request.UART5_RX;
 8004a82:	4b59      	ldr	r3, [pc, #356]	@ (8004be8 <USART_Init+0x5c0>)
 8004a84:	4a59      	ldr	r2, [pc, #356]	@ (8004bec <USART_Init+0x5c4>)
 8004a86:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8004a8a:	f502 7290 	add.w	r2, r2, #288	@ 0x120
 8004a8e:	ca07      	ldmia	r2, {r0, r1, r2}
 8004a90:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_RX[4].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004a94:	2210      	movs	r2, #16
 8004a96:	4b54      	ldr	r3, [pc, #336]	@ (8004be8 <USART_Init+0x5c0>)
 8004a98:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
			xUSART_RX[4].ISR_Routines.Full_Transfer_Commplete_ISR = USART5_RX_ISR;
 8004a9c:	4b52      	ldr	r3, [pc, #328]	@ (8004be8 <USART_Init+0x5c0>)
 8004a9e:	4a58      	ldr	r2, [pc, #352]	@ (8004c00 <USART_Init+0x5d8>)
 8004aa0:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac
 8004aa4:	e010      	b.n	8004ac8 <USART_Init+0x4a0>
		}
		else
		{
			xUSART_RX[5].Request = DMA_Configuration.Request.UART6_RX;
 8004aa6:	4b50      	ldr	r3, [pc, #320]	@ (8004be8 <USART_Init+0x5c0>)
 8004aa8:	4a50      	ldr	r2, [pc, #320]	@ (8004bec <USART_Init+0x5c4>)
 8004aaa:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004aae:	f502 729c 	add.w	r2, r2, #312	@ 0x138
 8004ab2:	ca07      	ldmia	r2, {r0, r1, r2}
 8004ab4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_RX[5].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004ab8:	2210      	movs	r2, #16
 8004aba:	4b4b      	ldr	r3, [pc, #300]	@ (8004be8 <USART_Init+0x5c0>)
 8004abc:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
			xUSART_RX[5].ISR_Routines.Full_Transfer_Commplete_ISR = USART6_RX_ISR;
 8004ac0:	4b49      	ldr	r3, [pc, #292]	@ (8004be8 <USART_Init+0x5c0>)
 8004ac2:	4a50      	ldr	r2, [pc, #320]	@ (8004c04 <USART_Init+0x5dc>)
 8004ac4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
		}

		xUSART_RX[usart_dma_instance_number].circular_mode = DMA_Configuration.Circular_Mode.Disable;
 8004ac8:	4b4f      	ldr	r3, [pc, #316]	@ (8004c08 <USART_Init+0x5e0>)
 8004aca:	f993 3000 	ldrsb.w	r3, [r3]
 8004ace:	4618      	mov	r0, r3
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	4945      	ldr	r1, [pc, #276]	@ (8004be8 <USART_Init+0x5c0>)
 8004ad4:	2358      	movs	r3, #88	@ 0x58
 8004ad6:	fb00 f303 	mul.w	r3, r0, r3
 8004ada:	440b      	add	r3, r1
 8004adc:	3318      	adds	r3, #24
 8004ade:	601a      	str	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].flow_control = DMA_Configuration.Flow_Control.DMA_Control;
 8004ae0:	4b49      	ldr	r3, [pc, #292]	@ (8004c08 <USART_Init+0x5e0>)
 8004ae2:	f993 3000 	ldrsb.w	r3, [r3]
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	2200      	movs	r2, #0
 8004aea:	493f      	ldr	r1, [pc, #252]	@ (8004be8 <USART_Init+0x5c0>)
 8004aec:	2358      	movs	r3, #88	@ 0x58
 8004aee:	fb00 f303 	mul.w	r3, r0, r3
 8004af2:	440b      	add	r3, r1
 8004af4:	330c      	adds	r3, #12
 8004af6:	601a      	str	r2, [r3, #0]

		xUSART_RX[usart_dma_instance_number].memory_data_size = DMA_Configuration.Memory_Data_Size.byte;
 8004af8:	4b43      	ldr	r3, [pc, #268]	@ (8004c08 <USART_Init+0x5e0>)
 8004afa:	f993 3000 	ldrsb.w	r3, [r3]
 8004afe:	4618      	mov	r0, r3
 8004b00:	2200      	movs	r2, #0
 8004b02:	4939      	ldr	r1, [pc, #228]	@ (8004be8 <USART_Init+0x5c0>)
 8004b04:	2358      	movs	r3, #88	@ 0x58
 8004b06:	fb00 f303 	mul.w	r3, r0, r3
 8004b0a:	440b      	add	r3, r1
 8004b0c:	3328      	adds	r3, #40	@ 0x28
 8004b0e:	601a      	str	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.byte;
 8004b10:	4b3d      	ldr	r3, [pc, #244]	@ (8004c08 <USART_Init+0x5e0>)
 8004b12:	f993 3000 	ldrsb.w	r3, [r3]
 8004b16:	4618      	mov	r0, r3
 8004b18:	2200      	movs	r2, #0
 8004b1a:	4933      	ldr	r1, [pc, #204]	@ (8004be8 <USART_Init+0x5c0>)
 8004b1c:	2358      	movs	r3, #88	@ 0x58
 8004b1e:	fb00 f303 	mul.w	r3, r0, r3
 8004b22:	440b      	add	r3, r1
 8004b24:	3324      	adds	r3, #36	@ 0x24
 8004b26:	601a      	str	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].peripheral_pointer_increment = DMA_Configuration.Peripheral_Pointer_Increment.Disable;
 8004b28:	2200      	movs	r2, #0
 8004b2a:	4b37      	ldr	r3, [pc, #220]	@ (8004c08 <USART_Init+0x5e0>)
 8004b2c:	f993 3000 	ldrsb.w	r3, [r3]
 8004b30:	4618      	mov	r0, r3
 8004b32:	b291      	uxth	r1, r2
 8004b34:	4a2c      	ldr	r2, [pc, #176]	@ (8004be8 <USART_Init+0x5c0>)
 8004b36:	2358      	movs	r3, #88	@ 0x58
 8004b38:	fb00 f303 	mul.w	r3, r0, r3
 8004b3c:	4413      	add	r3, r2
 8004b3e:	3322      	adds	r3, #34	@ 0x22
 8004b40:	460a      	mov	r2, r1
 8004b42:	801a      	strh	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].memory_pointer_increment = DMA_Configuration.Memory_Pointer_Increment.Enable;
 8004b44:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004b48:	4b2f      	ldr	r3, [pc, #188]	@ (8004c08 <USART_Init+0x5e0>)
 8004b4a:	f993 3000 	ldrsb.w	r3, [r3]
 8004b4e:	4618      	mov	r0, r3
 8004b50:	b291      	uxth	r1, r2
 8004b52:	4a25      	ldr	r2, [pc, #148]	@ (8004be8 <USART_Init+0x5c0>)
 8004b54:	2358      	movs	r3, #88	@ 0x58
 8004b56:	fb00 f303 	mul.w	r3, r0, r3
 8004b5a:	4413      	add	r3, r2
 8004b5c:	3320      	adds	r3, #32
 8004b5e:	460a      	mov	r2, r1
 8004b60:	801a      	strh	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].priority_level = DMA_Configuration.Priority_Level.High;
 8004b62:	4b29      	ldr	r3, [pc, #164]	@ (8004c08 <USART_Init+0x5e0>)
 8004b64:	f993 3000 	ldrsb.w	r3, [r3]
 8004b68:	4618      	mov	r0, r3
 8004b6a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004b6e:	491e      	ldr	r1, [pc, #120]	@ (8004be8 <USART_Init+0x5c0>)
 8004b70:	2358      	movs	r3, #88	@ 0x58
 8004b72:	fb00 f303 	mul.w	r3, r0, r3
 8004b76:	440b      	add	r3, r1
 8004b78:	3314      	adds	r3, #20
 8004b7a:	601a      	str	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].transfer_direction = DMA_Configuration.Transfer_Direction.Peripheral_to_memory;
 8004b7c:	4b22      	ldr	r3, [pc, #136]	@ (8004c08 <USART_Init+0x5e0>)
 8004b7e:	f993 3000 	ldrsb.w	r3, [r3]
 8004b82:	4618      	mov	r0, r3
 8004b84:	2200      	movs	r2, #0
 8004b86:	4918      	ldr	r1, [pc, #96]	@ (8004be8 <USART_Init+0x5c0>)
 8004b88:	2358      	movs	r3, #88	@ 0x58
 8004b8a:	fb00 f303 	mul.w	r3, r0, r3
 8004b8e:	440b      	add	r3, r1
 8004b90:	3310      	adds	r3, #16
 8004b92:	601a      	str	r2, [r3, #0]
		config ->USART_DMA_Instance_RX = xUSART_RX[usart_dma_instance_number];
 8004b94:	4b1c      	ldr	r3, [pc, #112]	@ (8004c08 <USART_Init+0x5e0>)
 8004b96:	f993 3000 	ldrsb.w	r3, [r3]
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4912      	ldr	r1, [pc, #72]	@ (8004be8 <USART_Init+0x5c0>)
 8004ba0:	2258      	movs	r2, #88	@ 0x58
 8004ba2:	fb00 f202 	mul.w	r2, r0, r2
 8004ba6:	440a      	add	r2, r1
 8004ba8:	336c      	adds	r3, #108	@ 0x6c
 8004baa:	4611      	mov	r1, r2
 8004bac:	2258      	movs	r2, #88	@ 0x58
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f001 fc80 	bl	80064b4 <memcpy>
		DMA_Init(&xUSART_RX[usart_dma_instance_number]);
 8004bb4:	4b14      	ldr	r3, [pc, #80]	@ (8004c08 <USART_Init+0x5e0>)
 8004bb6:	f993 3000 	ldrsb.w	r3, [r3]
 8004bba:	461a      	mov	r2, r3
 8004bbc:	2358      	movs	r3, #88	@ 0x58
 8004bbe:	fb02 f303 	mul.w	r3, r2, r3
 8004bc2:	4a09      	ldr	r2, [pc, #36]	@ (8004be8 <USART_Init+0x5c0>)
 8004bc4:	4413      	add	r3, r2
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f7fd fd88 	bl	80026dc <DMA_Init>
 8004bcc:	e026      	b.n	8004c1c <USART_Init+0x5f4>
 8004bce:	bf00      	nop
 8004bd0:	40011000 	.word	0x40011000
 8004bd4:	40004400 	.word	0x40004400
 8004bd8:	40004800 	.word	0x40004800
 8004bdc:	40004c00 	.word	0x40004c00
 8004be0:	40005000 	.word	0x40005000
 8004be4:	40011400 	.word	0x40011400
 8004be8:	2000059c 	.word	0x2000059c
 8004bec:	08006ea8 	.word	0x08006ea8
 8004bf0:	08003541 	.word	0x08003541
 8004bf4:	08003571 	.word	0x08003571
 8004bf8:	080035a1 	.word	0x080035a1
 8004bfc:	080035d1 	.word	0x080035d1
 8004c00:	08003601 	.word	0x08003601
 8004c04:	08003631 	.word	0x08003631
 8004c08:	200009bc 	.word	0x200009bc
	}
	else
	{
		config -> Port  -> CR3 &= ~USART_CR3_DMAR;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	695a      	ldr	r2, [r3, #20]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c1a:	615a      	str	r2, [r3, #20]
	}

	if((config->dma_enable & USART_Configuration.DMA_Enable.TX_Enable) == USART_Configuration.DMA_Enable.TX_Enable)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	7c5b      	ldrb	r3, [r3, #17]
 8004c20:	2201      	movs	r2, #1
 8004c22:	4013      	ands	r3, r2
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	2201      	movs	r2, #1
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	f040 810b 	bne.w	8004e44 <USART_Init+0x81c>
	{



		if(config->Port == USART1)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4aa0      	ldr	r2, [pc, #640]	@ (8004eb4 <USART_Init+0x88c>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d10e      	bne.n	8004c56 <USART_Init+0x62e>
		{
			xUSART_TX[0].Request = DMA_Configuration.Request.USART1_TX;
 8004c38:	4a9f      	ldr	r2, [pc, #636]	@ (8004eb8 <USART_Init+0x890>)
 8004c3a:	4ba0      	ldr	r3, [pc, #640]	@ (8004ebc <USART_Init+0x894>)
 8004c3c:	4614      	mov	r4, r2
 8004c3e:	33cc      	adds	r3, #204	@ 0xcc
 8004c40:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004c44:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			xUSART_TX[0].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004c48:	2210      	movs	r2, #16
 8004c4a:	4b9b      	ldr	r3, [pc, #620]	@ (8004eb8 <USART_Init+0x890>)
 8004c4c:	61da      	str	r2, [r3, #28]
			xUSART_TX[0].ISR_Routines.Full_Transfer_Commplete_ISR = USART1_TX_ISR;
 8004c4e:	4b9a      	ldr	r3, [pc, #616]	@ (8004eb8 <USART_Init+0x890>)
 8004c50:	4a9b      	ldr	r2, [pc, #620]	@ (8004ec0 <USART_Init+0x898>)
 8004c52:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004c54:	e067      	b.n	8004d26 <USART_Init+0x6fe>
		}
		else if(config->Port == USART2)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a9a      	ldr	r2, [pc, #616]	@ (8004ec4 <USART_Init+0x89c>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d10e      	bne.n	8004c7e <USART_Init+0x656>
		{
			xUSART_TX[1].Request = DMA_Configuration.Request.USART2_TX;
 8004c60:	4b95      	ldr	r3, [pc, #596]	@ (8004eb8 <USART_Init+0x890>)
 8004c62:	4a96      	ldr	r2, [pc, #600]	@ (8004ebc <USART_Init+0x894>)
 8004c64:	3358      	adds	r3, #88	@ 0x58
 8004c66:	32e4      	adds	r2, #228	@ 0xe4
 8004c68:	ca07      	ldmia	r2, {r0, r1, r2}
 8004c6a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_TX[1].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004c6e:	2210      	movs	r2, #16
 8004c70:	4b91      	ldr	r3, [pc, #580]	@ (8004eb8 <USART_Init+0x890>)
 8004c72:	675a      	str	r2, [r3, #116]	@ 0x74
			xUSART_TX[1].ISR_Routines.Full_Transfer_Commplete_ISR = USART2_TX_ISR;
 8004c74:	4b90      	ldr	r3, [pc, #576]	@ (8004eb8 <USART_Init+0x890>)
 8004c76:	4a94      	ldr	r2, [pc, #592]	@ (8004ec8 <USART_Init+0x8a0>)
 8004c78:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8004c7c:	e053      	b.n	8004d26 <USART_Init+0x6fe>
		}
		else if(config->Port == USART3)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a92      	ldr	r2, [pc, #584]	@ (8004ecc <USART_Init+0x8a4>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d10f      	bne.n	8004ca8 <USART_Init+0x680>
		{
			xUSART_TX[2].Request = DMA_Configuration.Request.USART3_TX;
 8004c88:	4b8b      	ldr	r3, [pc, #556]	@ (8004eb8 <USART_Init+0x890>)
 8004c8a:	4a8c      	ldr	r2, [pc, #560]	@ (8004ebc <USART_Init+0x894>)
 8004c8c:	33b0      	adds	r3, #176	@ 0xb0
 8004c8e:	32fc      	adds	r2, #252	@ 0xfc
 8004c90:	ca07      	ldmia	r2, {r0, r1, r2}
 8004c92:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_TX[2].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004c96:	2210      	movs	r2, #16
 8004c98:	4b87      	ldr	r3, [pc, #540]	@ (8004eb8 <USART_Init+0x890>)
 8004c9a:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
			xUSART_TX[2].ISR_Routines.Full_Transfer_Commplete_ISR = USART3_TX_ISR;
 8004c9e:	4b86      	ldr	r3, [pc, #536]	@ (8004eb8 <USART_Init+0x890>)
 8004ca0:	4a8b      	ldr	r2, [pc, #556]	@ (8004ed0 <USART_Init+0x8a8>)
 8004ca2:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
 8004ca6:	e03e      	b.n	8004d26 <USART_Init+0x6fe>
		}
		else if(config->Port == UART4)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a89      	ldr	r2, [pc, #548]	@ (8004ed4 <USART_Init+0x8ac>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d111      	bne.n	8004cd6 <USART_Init+0x6ae>
		{
			xUSART_TX[3].Request = DMA_Configuration.Request.UART4_TX;
 8004cb2:	4b81      	ldr	r3, [pc, #516]	@ (8004eb8 <USART_Init+0x890>)
 8004cb4:	4a81      	ldr	r2, [pc, #516]	@ (8004ebc <USART_Init+0x894>)
 8004cb6:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004cba:	f502 728a 	add.w	r2, r2, #276	@ 0x114
 8004cbe:	ca07      	ldmia	r2, {r0, r1, r2}
 8004cc0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_TX[3].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004cc4:	2210      	movs	r2, #16
 8004cc6:	4b7c      	ldr	r3, [pc, #496]	@ (8004eb8 <USART_Init+0x890>)
 8004cc8:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
			xUSART_TX[3].ISR_Routines.Full_Transfer_Commplete_ISR = USART4_TX_ISR;
 8004ccc:	4b7a      	ldr	r3, [pc, #488]	@ (8004eb8 <USART_Init+0x890>)
 8004cce:	4a82      	ldr	r2, [pc, #520]	@ (8004ed8 <USART_Init+0x8b0>)
 8004cd0:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
 8004cd4:	e027      	b.n	8004d26 <USART_Init+0x6fe>
		}
		else if(config->Port == UART5)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a80      	ldr	r2, [pc, #512]	@ (8004edc <USART_Init+0x8b4>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d111      	bne.n	8004d04 <USART_Init+0x6dc>
		{
			xUSART_TX[4].Request = DMA_Configuration.Request.UART5_TX;
 8004ce0:	4b75      	ldr	r3, [pc, #468]	@ (8004eb8 <USART_Init+0x890>)
 8004ce2:	4a76      	ldr	r2, [pc, #472]	@ (8004ebc <USART_Init+0x894>)
 8004ce4:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8004ce8:	f502 7296 	add.w	r2, r2, #300	@ 0x12c
 8004cec:	ca07      	ldmia	r2, {r0, r1, r2}
 8004cee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_TX[4].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004cf2:	2210      	movs	r2, #16
 8004cf4:	4b70      	ldr	r3, [pc, #448]	@ (8004eb8 <USART_Init+0x890>)
 8004cf6:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
			xUSART_TX[4].ISR_Routines.Full_Transfer_Commplete_ISR = USART5_TX_ISR;
 8004cfa:	4b6f      	ldr	r3, [pc, #444]	@ (8004eb8 <USART_Init+0x890>)
 8004cfc:	4a78      	ldr	r2, [pc, #480]	@ (8004ee0 <USART_Init+0x8b8>)
 8004cfe:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac
 8004d02:	e010      	b.n	8004d26 <USART_Init+0x6fe>
		}
		else
		{
			xUSART_TX[5].Request = DMA_Configuration.Request.UART6_TX;
 8004d04:	4b6c      	ldr	r3, [pc, #432]	@ (8004eb8 <USART_Init+0x890>)
 8004d06:	4a6d      	ldr	r2, [pc, #436]	@ (8004ebc <USART_Init+0x894>)
 8004d08:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004d0c:	f502 72a2 	add.w	r2, r2, #324	@ 0x144
 8004d10:	ca07      	ldmia	r2, {r0, r1, r2}
 8004d12:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_TX[5].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004d16:	2210      	movs	r2, #16
 8004d18:	4b67      	ldr	r3, [pc, #412]	@ (8004eb8 <USART_Init+0x890>)
 8004d1a:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
			xUSART_TX[5].ISR_Routines.Full_Transfer_Commplete_ISR = USART6_TX_ISR;
 8004d1e:	4b66      	ldr	r3, [pc, #408]	@ (8004eb8 <USART_Init+0x890>)
 8004d20:	4a70      	ldr	r2, [pc, #448]	@ (8004ee4 <USART_Init+0x8bc>)
 8004d22:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
		}

		xUSART_TX[usart_dma_instance_number].circular_mode = DMA_Configuration.Circular_Mode.Disable;
 8004d26:	4b70      	ldr	r3, [pc, #448]	@ (8004ee8 <USART_Init+0x8c0>)
 8004d28:	f993 3000 	ldrsb.w	r3, [r3]
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	2200      	movs	r2, #0
 8004d30:	4961      	ldr	r1, [pc, #388]	@ (8004eb8 <USART_Init+0x890>)
 8004d32:	2358      	movs	r3, #88	@ 0x58
 8004d34:	fb00 f303 	mul.w	r3, r0, r3
 8004d38:	440b      	add	r3, r1
 8004d3a:	3318      	adds	r3, #24
 8004d3c:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].flow_control = DMA_Configuration.Flow_Control.DMA_Control;
 8004d3e:	4b6a      	ldr	r3, [pc, #424]	@ (8004ee8 <USART_Init+0x8c0>)
 8004d40:	f993 3000 	ldrsb.w	r3, [r3]
 8004d44:	4618      	mov	r0, r3
 8004d46:	2200      	movs	r2, #0
 8004d48:	495b      	ldr	r1, [pc, #364]	@ (8004eb8 <USART_Init+0x890>)
 8004d4a:	2358      	movs	r3, #88	@ 0x58
 8004d4c:	fb00 f303 	mul.w	r3, r0, r3
 8004d50:	440b      	add	r3, r1
 8004d52:	330c      	adds	r3, #12
 8004d54:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004d56:	4b64      	ldr	r3, [pc, #400]	@ (8004ee8 <USART_Init+0x8c0>)
 8004d58:	f993 3000 	ldrsb.w	r3, [r3]
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	2210      	movs	r2, #16
 8004d60:	4955      	ldr	r1, [pc, #340]	@ (8004eb8 <USART_Init+0x890>)
 8004d62:	2358      	movs	r3, #88	@ 0x58
 8004d64:	fb00 f303 	mul.w	r3, r0, r3
 8004d68:	440b      	add	r3, r1
 8004d6a:	331c      	adds	r3, #28
 8004d6c:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].memory_data_size = DMA_Configuration.Memory_Data_Size.byte;
 8004d6e:	4b5e      	ldr	r3, [pc, #376]	@ (8004ee8 <USART_Init+0x8c0>)
 8004d70:	f993 3000 	ldrsb.w	r3, [r3]
 8004d74:	4618      	mov	r0, r3
 8004d76:	2200      	movs	r2, #0
 8004d78:	494f      	ldr	r1, [pc, #316]	@ (8004eb8 <USART_Init+0x890>)
 8004d7a:	2358      	movs	r3, #88	@ 0x58
 8004d7c:	fb00 f303 	mul.w	r3, r0, r3
 8004d80:	440b      	add	r3, r1
 8004d82:	3328      	adds	r3, #40	@ 0x28
 8004d84:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.byte;
 8004d86:	4b58      	ldr	r3, [pc, #352]	@ (8004ee8 <USART_Init+0x8c0>)
 8004d88:	f993 3000 	ldrsb.w	r3, [r3]
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	2200      	movs	r2, #0
 8004d90:	4949      	ldr	r1, [pc, #292]	@ (8004eb8 <USART_Init+0x890>)
 8004d92:	2358      	movs	r3, #88	@ 0x58
 8004d94:	fb00 f303 	mul.w	r3, r0, r3
 8004d98:	440b      	add	r3, r1
 8004d9a:	3324      	adds	r3, #36	@ 0x24
 8004d9c:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].peripheral_pointer_increment = DMA_Configuration.Peripheral_Pointer_Increment.Disable;
 8004d9e:	2200      	movs	r2, #0
 8004da0:	4b51      	ldr	r3, [pc, #324]	@ (8004ee8 <USART_Init+0x8c0>)
 8004da2:	f993 3000 	ldrsb.w	r3, [r3]
 8004da6:	4618      	mov	r0, r3
 8004da8:	b291      	uxth	r1, r2
 8004daa:	4a43      	ldr	r2, [pc, #268]	@ (8004eb8 <USART_Init+0x890>)
 8004dac:	2358      	movs	r3, #88	@ 0x58
 8004dae:	fb00 f303 	mul.w	r3, r0, r3
 8004db2:	4413      	add	r3, r2
 8004db4:	3322      	adds	r3, #34	@ 0x22
 8004db6:	460a      	mov	r2, r1
 8004db8:	801a      	strh	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].memory_pointer_increment = DMA_Configuration.Memory_Pointer_Increment.Enable;
 8004dba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004dbe:	4b4a      	ldr	r3, [pc, #296]	@ (8004ee8 <USART_Init+0x8c0>)
 8004dc0:	f993 3000 	ldrsb.w	r3, [r3]
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	b291      	uxth	r1, r2
 8004dc8:	4a3b      	ldr	r2, [pc, #236]	@ (8004eb8 <USART_Init+0x890>)
 8004dca:	2358      	movs	r3, #88	@ 0x58
 8004dcc:	fb00 f303 	mul.w	r3, r0, r3
 8004dd0:	4413      	add	r3, r2
 8004dd2:	3320      	adds	r3, #32
 8004dd4:	460a      	mov	r2, r1
 8004dd6:	801a      	strh	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].priority_level = DMA_Configuration.Priority_Level.Very_high;
 8004dd8:	4b43      	ldr	r3, [pc, #268]	@ (8004ee8 <USART_Init+0x8c0>)
 8004dda:	f993 3000 	ldrsb.w	r3, [r3]
 8004dde:	4618      	mov	r0, r3
 8004de0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004de4:	4934      	ldr	r1, [pc, #208]	@ (8004eb8 <USART_Init+0x890>)
 8004de6:	2358      	movs	r3, #88	@ 0x58
 8004de8:	fb00 f303 	mul.w	r3, r0, r3
 8004dec:	440b      	add	r3, r1
 8004dee:	3314      	adds	r3, #20
 8004df0:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].transfer_direction = DMA_Configuration.Transfer_Direction.Memory_to_peripheral;
 8004df2:	4b3d      	ldr	r3, [pc, #244]	@ (8004ee8 <USART_Init+0x8c0>)
 8004df4:	f993 3000 	ldrsb.w	r3, [r3]
 8004df8:	4618      	mov	r0, r3
 8004dfa:	2240      	movs	r2, #64	@ 0x40
 8004dfc:	492e      	ldr	r1, [pc, #184]	@ (8004eb8 <USART_Init+0x890>)
 8004dfe:	2358      	movs	r3, #88	@ 0x58
 8004e00:	fb00 f303 	mul.w	r3, r0, r3
 8004e04:	440b      	add	r3, r1
 8004e06:	3310      	adds	r3, #16
 8004e08:	601a      	str	r2, [r3, #0]
		config ->USART_DMA_Instance_TX = xUSART_TX[usart_dma_instance_number];
 8004e0a:	4b37      	ldr	r3, [pc, #220]	@ (8004ee8 <USART_Init+0x8c0>)
 8004e0c:	f993 3000 	ldrsb.w	r3, [r3]
 8004e10:	4618      	mov	r0, r3
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	4928      	ldr	r1, [pc, #160]	@ (8004eb8 <USART_Init+0x890>)
 8004e16:	2258      	movs	r2, #88	@ 0x58
 8004e18:	fb00 f202 	mul.w	r2, r0, r2
 8004e1c:	440a      	add	r2, r1
 8004e1e:	3314      	adds	r3, #20
 8004e20:	4611      	mov	r1, r2
 8004e22:	2258      	movs	r2, #88	@ 0x58
 8004e24:	4618      	mov	r0, r3
 8004e26:	f001 fb45 	bl	80064b4 <memcpy>
		DMA_Init(&xUSART_TX[usart_dma_instance_number]);
 8004e2a:	4b2f      	ldr	r3, [pc, #188]	@ (8004ee8 <USART_Init+0x8c0>)
 8004e2c:	f993 3000 	ldrsb.w	r3, [r3]
 8004e30:	461a      	mov	r2, r3
 8004e32:	2358      	movs	r3, #88	@ 0x58
 8004e34:	fb02 f303 	mul.w	r3, r2, r3
 8004e38:	4a1f      	ldr	r2, [pc, #124]	@ (8004eb8 <USART_Init+0x890>)
 8004e3a:	4413      	add	r3, r2
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	f7fd fc4d 	bl	80026dc <DMA_Init>
 8004e42:	e007      	b.n	8004e54 <USART_Init+0x82c>
	}
	else
	{
		config -> Port -> CR3 &= ~USART_CR3_DMAT;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	695a      	ldr	r2, [r3, #20]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004e52:	615a      	str	r2, [r3, #20]
	}

	if(config->mode == USART_Configuration.Mode.Single_Wire_Half_Duplex) config -> Port -> CR3 |= USART_CR3_HDSEL;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	7a1b      	ldrb	r3, [r3, #8]
 8004e58:	2203      	movs	r2, #3
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d107      	bne.n	8004e6e <USART_Init+0x846>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	695a      	ldr	r2, [r3, #20]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f042 0208 	orr.w	r2, r2, #8
 8004e6c:	615a      	str	r2, [r3, #20]
	if(config->mode == USART_Configuration.Mode.LIN) config -> Port -> CR2 |= USART_CR2_LINEN;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	7a1b      	ldrb	r3, [r3, #8]
 8004e72:	2205      	movs	r2, #5
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d107      	bne.n	8004e88 <USART_Init+0x860>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	691a      	ldr	r2, [r3, #16]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004e86:	611a      	str	r2, [r3, #16]


	config->Port->CR1 |= USART_CR1_RE | USART_CR1_TE  ;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	68da      	ldr	r2, [r3, #12]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f042 020c 	orr.w	r2, r2, #12
 8004e96:	60da      	str	r2, [r3, #12]
	config->Port-> CR1 |= USART_CR1_UE;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	68da      	ldr	r2, [r3, #12]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ea6:	60da      	str	r2, [r3, #12]

	return 1;
 8004ea8:	2301      	movs	r3, #1
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3738      	adds	r7, #56	@ 0x38
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bdb0      	pop	{r4, r5, r7, pc}
 8004eb2:	bf00      	nop
 8004eb4:	40011000 	.word	0x40011000
 8004eb8:	200007ac 	.word	0x200007ac
 8004ebc:	08006ea8 	.word	0x08006ea8
 8004ec0:	08003529 	.word	0x08003529
 8004ec4:	40004400 	.word	0x40004400
 8004ec8:	08003559 	.word	0x08003559
 8004ecc:	40004800 	.word	0x40004800
 8004ed0:	08003589 	.word	0x08003589
 8004ed4:	40004c00 	.word	0x40004c00
 8004ed8:	080035b9 	.word	0x080035b9
 8004edc:	40005000 	.word	0x40005000
 8004ee0:	080035e9 	.word	0x080035e9
 8004ee4:	08003619 	.word	0x08003619
 8004ee8:	200009bc 	.word	0x200009bc

08004eec <USART_TX_Buffer>:

int8_t USART_TX_Buffer(USART_Config *config, uint8_t *tx_buffer, uint16_t length)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b086      	sub	sp, #24
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	60f8      	str	r0, [r7, #12]
 8004ef4:	60b9      	str	r1, [r7, #8]
 8004ef6:	4613      	mov	r3, r2
 8004ef8:	80fb      	strh	r3, [r7, #6]
	usart_dma_instance_number = USART_Get_Instance_Number(config);
 8004efa:	68f8      	ldr	r0, [r7, #12]
 8004efc:	f7fe fd14 	bl	8003928 <USART_Get_Instance_Number>
 8004f00:	4603      	mov	r3, r0
 8004f02:	461a      	mov	r2, r3
 8004f04:	4b73      	ldr	r3, [pc, #460]	@ (80050d4 <USART_TX_Buffer+0x1e8>)
 8004f06:	701a      	strb	r2, [r3, #0]
	if(config->dma_enable |= USART_Configuration.DMA_Enable.TX_Enable){
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	7c5b      	ldrb	r3, [r3, #17]
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	b2da      	uxtb	r2, r3
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	745a      	strb	r2, [r3, #17]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	7c5b      	ldrb	r3, [r3, #17]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	f000 80bb 	beq.w	8005096 <USART_TX_Buffer+0x1aa>
		config -> Port -> SR &= ~USART_SR_TC;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f2e:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].memory_address = (uint32_t)tx_buffer;
 8004f30:	4b68      	ldr	r3, [pc, #416]	@ (80050d4 <USART_TX_Buffer+0x1e8>)
 8004f32:	f993 3000 	ldrsb.w	r3, [r3]
 8004f36:	4618      	mov	r0, r3
 8004f38:	68ba      	ldr	r2, [r7, #8]
 8004f3a:	4967      	ldr	r1, [pc, #412]	@ (80050d8 <USART_TX_Buffer+0x1ec>)
 8004f3c:	2358      	movs	r3, #88	@ 0x58
 8004f3e:	fb00 f303 	mul.w	r3, r0, r3
 8004f42:	440b      	add	r3, r1
 8004f44:	3330      	adds	r3, #48	@ 0x30
 8004f46:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].peripheral_address = (uint32_t)&config->Port->DR;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	1d1a      	adds	r2, r3, #4
 8004f4e:	4b61      	ldr	r3, [pc, #388]	@ (80050d4 <USART_TX_Buffer+0x1e8>)
 8004f50:	f993 3000 	ldrsb.w	r3, [r3]
 8004f54:	4618      	mov	r0, r3
 8004f56:	4611      	mov	r1, r2
 8004f58:	4a5f      	ldr	r2, [pc, #380]	@ (80050d8 <USART_TX_Buffer+0x1ec>)
 8004f5a:	2358      	movs	r3, #88	@ 0x58
 8004f5c:	fb00 f303 	mul.w	r3, r0, r3
 8004f60:	4413      	add	r3, r2
 8004f62:	332c      	adds	r3, #44	@ 0x2c
 8004f64:	6019      	str	r1, [r3, #0]
		xUSART_TX[usart_dma_instance_number].buffer_length = length;
 8004f66:	4b5b      	ldr	r3, [pc, #364]	@ (80050d4 <USART_TX_Buffer+0x1e8>)
 8004f68:	f993 3000 	ldrsb.w	r3, [r3]
 8004f6c:	4619      	mov	r1, r3
 8004f6e:	4a5a      	ldr	r2, [pc, #360]	@ (80050d8 <USART_TX_Buffer+0x1ec>)
 8004f70:	2358      	movs	r3, #88	@ 0x58
 8004f72:	fb01 f303 	mul.w	r3, r1, r3
 8004f76:	4413      	add	r3, r2
 8004f78:	3334      	adds	r3, #52	@ 0x34
 8004f7a:	88fa      	ldrh	r2, [r7, #6]
 8004f7c:	801a      	strh	r2, [r3, #0]
		DMA_Set_Target(&xUSART_TX[usart_dma_instance_number]);
 8004f7e:	4b55      	ldr	r3, [pc, #340]	@ (80050d4 <USART_TX_Buffer+0x1e8>)
 8004f80:	f993 3000 	ldrsb.w	r3, [r3]
 8004f84:	461a      	mov	r2, r3
 8004f86:	2358      	movs	r3, #88	@ 0x58
 8004f88:	fb02 f303 	mul.w	r3, r2, r3
 8004f8c:	4a52      	ldr	r2, [pc, #328]	@ (80050d8 <USART_TX_Buffer+0x1ec>)
 8004f8e:	4413      	add	r3, r2
 8004f90:	4618      	mov	r0, r3
 8004f92:	f7fd fd95 	bl	8002ac0 <DMA_Set_Target>
		DMA_Set_Trigger(&xUSART_TX[usart_dma_instance_number]);
 8004f96:	4b4f      	ldr	r3, [pc, #316]	@ (80050d4 <USART_TX_Buffer+0x1e8>)
 8004f98:	f993 3000 	ldrsb.w	r3, [r3]
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	2358      	movs	r3, #88	@ 0x58
 8004fa0:	fb02 f303 	mul.w	r3, r2, r3
 8004fa4:	4a4c      	ldr	r2, [pc, #304]	@ (80050d8 <USART_TX_Buffer+0x1ec>)
 8004fa6:	4413      	add	r3, r2
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f7fd fde9 	bl	8002b80 <DMA_Set_Trigger>
		config -> Port  -> CR3 |= USART_CR3_DMAT;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	695a      	ldr	r2, [r3, #20]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004fbc:	615a      	str	r2, [r3, #20]

		if(config->Port == USART1)
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a46      	ldr	r2, [pc, #280]	@ (80050dc <USART_TX_Buffer+0x1f0>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d10c      	bne.n	8004fe2 <USART_TX_Buffer+0xf6>
		{
			while(!U1TX_Complete){}
 8004fc8:	bf00      	nop
 8004fca:	4b45      	ldr	r3, [pc, #276]	@ (80050e0 <USART_TX_Buffer+0x1f4>)
 8004fcc:	781b      	ldrb	r3, [r3, #0]
 8004fce:	b2db      	uxtb	r3, r3
 8004fd0:	f083 0301 	eor.w	r3, r3, #1
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d1f7      	bne.n	8004fca <USART_TX_Buffer+0xde>
			U1TX_Complete = 0;
 8004fda:	4b41      	ldr	r3, [pc, #260]	@ (80050e0 <USART_TX_Buffer+0x1f4>)
 8004fdc:	2200      	movs	r2, #0
 8004fde:	701a      	strb	r2, [r3, #0]
 8004fe0:	e072      	b.n	80050c8 <USART_TX_Buffer+0x1dc>

		}
		else if(config->Port == USART2)
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a3f      	ldr	r2, [pc, #252]	@ (80050e4 <USART_TX_Buffer+0x1f8>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d10c      	bne.n	8005006 <USART_TX_Buffer+0x11a>
		{
			while(!U2TX_Complete){}
 8004fec:	bf00      	nop
 8004fee:	4b3e      	ldr	r3, [pc, #248]	@ (80050e8 <USART_TX_Buffer+0x1fc>)
 8004ff0:	781b      	ldrb	r3, [r3, #0]
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	f083 0301 	eor.w	r3, r3, #1
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d1f7      	bne.n	8004fee <USART_TX_Buffer+0x102>
			U2TX_Complete = 0;
 8004ffe:	4b3a      	ldr	r3, [pc, #232]	@ (80050e8 <USART_TX_Buffer+0x1fc>)
 8005000:	2200      	movs	r2, #0
 8005002:	701a      	strb	r2, [r3, #0]
 8005004:	e060      	b.n	80050c8 <USART_TX_Buffer+0x1dc>
		}
		else if(config->Port == USART3)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a38      	ldr	r2, [pc, #224]	@ (80050ec <USART_TX_Buffer+0x200>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d10c      	bne.n	800502a <USART_TX_Buffer+0x13e>
		{
			while(!U3TX_Complete){}
 8005010:	bf00      	nop
 8005012:	4b37      	ldr	r3, [pc, #220]	@ (80050f0 <USART_TX_Buffer+0x204>)
 8005014:	781b      	ldrb	r3, [r3, #0]
 8005016:	b2db      	uxtb	r3, r3
 8005018:	f083 0301 	eor.w	r3, r3, #1
 800501c:	b2db      	uxtb	r3, r3
 800501e:	2b00      	cmp	r3, #0
 8005020:	d1f7      	bne.n	8005012 <USART_TX_Buffer+0x126>
			U3TX_Complete = 0;
 8005022:	4b33      	ldr	r3, [pc, #204]	@ (80050f0 <USART_TX_Buffer+0x204>)
 8005024:	2200      	movs	r2, #0
 8005026:	701a      	strb	r2, [r3, #0]
 8005028:	e04e      	b.n	80050c8 <USART_TX_Buffer+0x1dc>
		}
		else if(config->Port == UART4)
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a31      	ldr	r2, [pc, #196]	@ (80050f4 <USART_TX_Buffer+0x208>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d10c      	bne.n	800504e <USART_TX_Buffer+0x162>
		{
			while(!U4TX_Complete){}
 8005034:	bf00      	nop
 8005036:	4b30      	ldr	r3, [pc, #192]	@ (80050f8 <USART_TX_Buffer+0x20c>)
 8005038:	781b      	ldrb	r3, [r3, #0]
 800503a:	b2db      	uxtb	r3, r3
 800503c:	f083 0301 	eor.w	r3, r3, #1
 8005040:	b2db      	uxtb	r3, r3
 8005042:	2b00      	cmp	r3, #0
 8005044:	d1f7      	bne.n	8005036 <USART_TX_Buffer+0x14a>
			U4TX_Complete = 0;
 8005046:	4b2c      	ldr	r3, [pc, #176]	@ (80050f8 <USART_TX_Buffer+0x20c>)
 8005048:	2200      	movs	r2, #0
 800504a:	701a      	strb	r2, [r3, #0]
 800504c:	e03c      	b.n	80050c8 <USART_TX_Buffer+0x1dc>
		}
		else if(config->Port == UART5)
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a2a      	ldr	r2, [pc, #168]	@ (80050fc <USART_TX_Buffer+0x210>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d10c      	bne.n	8005072 <USART_TX_Buffer+0x186>
		{
			while(!U5TX_Complete){}
 8005058:	bf00      	nop
 800505a:	4b29      	ldr	r3, [pc, #164]	@ (8005100 <USART_TX_Buffer+0x214>)
 800505c:	781b      	ldrb	r3, [r3, #0]
 800505e:	b2db      	uxtb	r3, r3
 8005060:	f083 0301 	eor.w	r3, r3, #1
 8005064:	b2db      	uxtb	r3, r3
 8005066:	2b00      	cmp	r3, #0
 8005068:	d1f7      	bne.n	800505a <USART_TX_Buffer+0x16e>
			U5TX_Complete = 0;
 800506a:	4b25      	ldr	r3, [pc, #148]	@ (8005100 <USART_TX_Buffer+0x214>)
 800506c:	2200      	movs	r2, #0
 800506e:	701a      	strb	r2, [r3, #0]
 8005070:	e02a      	b.n	80050c8 <USART_TX_Buffer+0x1dc>
		}
		else if(config->Port == USART6)
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a23      	ldr	r2, [pc, #140]	@ (8005104 <USART_TX_Buffer+0x218>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d125      	bne.n	80050c8 <USART_TX_Buffer+0x1dc>
		{
			while(!U6TX_Complete){}
 800507c:	bf00      	nop
 800507e:	4b22      	ldr	r3, [pc, #136]	@ (8005108 <USART_TX_Buffer+0x21c>)
 8005080:	781b      	ldrb	r3, [r3, #0]
 8005082:	b2db      	uxtb	r3, r3
 8005084:	f083 0301 	eor.w	r3, r3, #1
 8005088:	b2db      	uxtb	r3, r3
 800508a:	2b00      	cmp	r3, #0
 800508c:	d1f7      	bne.n	800507e <USART_TX_Buffer+0x192>
			U6TX_Complete = 0;
 800508e:	4b1e      	ldr	r3, [pc, #120]	@ (8005108 <USART_TX_Buffer+0x21c>)
 8005090:	2200      	movs	r2, #0
 8005092:	701a      	strb	r2, [r3, #0]
 8005094:	e018      	b.n	80050c8 <USART_TX_Buffer+0x1dc>


	}
	else
	{ //Will Take more time
		for(int i = 0; i <= length; i++)
 8005096:	2300      	movs	r3, #0
 8005098:	617b      	str	r3, [r7, #20]
 800509a:	e011      	b.n	80050c0 <USART_TX_Buffer+0x1d4>
		{
			config->Port->DR = tx_buffer[i];
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	68ba      	ldr	r2, [r7, #8]
 80050a0:	4413      	add	r3, r2
 80050a2:	781a      	ldrb	r2, [r3, #0]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	605a      	str	r2, [r3, #4]
			while(!(config->Port->SR & USART_SR_TXE));
 80050aa:	bf00      	nop
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d0f8      	beq.n	80050ac <USART_TX_Buffer+0x1c0>
		for(int i = 0; i <= length; i++)
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	3301      	adds	r3, #1
 80050be:	617b      	str	r3, [r7, #20]
 80050c0:	88fb      	ldrh	r3, [r7, #6]
 80050c2:	697a      	ldr	r2, [r7, #20]
 80050c4:	429a      	cmp	r2, r3
 80050c6:	dde9      	ble.n	800509c <USART_TX_Buffer+0x1b0>
		}
	}

	return 1;
 80050c8:	2301      	movs	r3, #1

}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3718      	adds	r7, #24
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}
 80050d2:	bf00      	nop
 80050d4:	200009bc 	.word	0x200009bc
 80050d8:	200007ac 	.word	0x200007ac
 80050dc:	40011000 	.word	0x40011000
 80050e0:	200009d6 	.word	0x200009d6
 80050e4:	40004400 	.word	0x40004400
 80050e8:	200009d8 	.word	0x200009d8
 80050ec:	40004800 	.word	0x40004800
 80050f0:	200009da 	.word	0x200009da
 80050f4:	40004c00 	.word	0x40004c00
 80050f8:	200009dc 	.word	0x200009dc
 80050fc:	40005000 	.word	0x40005000
 8005100:	200009de 	.word	0x200009de
 8005104:	40011400 	.word	0x40011400
 8005108:	200009e0 	.word	0x200009e0

0800510c <USART_RX_Buffer>:

int8_t USART_RX_Buffer(USART_Config *config, uint8_t *rx_buffer, uint16_t length, bool circular_buffer_enable)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b086      	sub	sp, #24
 8005110:	af00      	add	r7, sp, #0
 8005112:	60f8      	str	r0, [r7, #12]
 8005114:	60b9      	str	r1, [r7, #8]
 8005116:	4611      	mov	r1, r2
 8005118:	461a      	mov	r2, r3
 800511a:	460b      	mov	r3, r1
 800511c:	80fb      	strh	r3, [r7, #6]
 800511e:	4613      	mov	r3, r2
 8005120:	717b      	strb	r3, [r7, #5]
	if(config->dma_enable |= USART_Configuration.DMA_Enable.RX_Enable)
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	7c5b      	ldrb	r3, [r3, #17]
 8005126:	2202      	movs	r2, #2
 8005128:	4313      	orrs	r3, r2
 800512a:	b2da      	uxtb	r2, r3
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	745a      	strb	r2, [r3, #17]
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	7c5b      	ldrb	r3, [r3, #17]
 8005134:	2b00      	cmp	r3, #0
 8005136:	f000 80d0 	beq.w	80052da <USART_RX_Buffer+0x1ce>
	{
		if(circular_buffer_enable == 1)
 800513a:	797b      	ldrb	r3, [r7, #5]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d00c      	beq.n	800515a <USART_RX_Buffer+0x4e>
		{
			xUSART_RX[usart_dma_instance_number].circular_mode = DMA_Configuration.Circular_Mode.Disable;
 8005140:	4b75      	ldr	r3, [pc, #468]	@ (8005318 <USART_RX_Buffer+0x20c>)
 8005142:	f993 3000 	ldrsb.w	r3, [r3]
 8005146:	4618      	mov	r0, r3
 8005148:	2200      	movs	r2, #0
 800514a:	4974      	ldr	r1, [pc, #464]	@ (800531c <USART_RX_Buffer+0x210>)
 800514c:	2358      	movs	r3, #88	@ 0x58
 800514e:	fb00 f303 	mul.w	r3, r0, r3
 8005152:	440b      	add	r3, r1
 8005154:	3318      	adds	r3, #24
 8005156:	601a      	str	r2, [r3, #0]
 8005158:	e00c      	b.n	8005174 <USART_RX_Buffer+0x68>
		}
		else
		{
			xUSART_RX[usart_dma_instance_number].circular_mode = DMA_Configuration.Circular_Mode.Enable;
 800515a:	4b6f      	ldr	r3, [pc, #444]	@ (8005318 <USART_RX_Buffer+0x20c>)
 800515c:	f993 3000 	ldrsb.w	r3, [r3]
 8005160:	4618      	mov	r0, r3
 8005162:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005166:	496d      	ldr	r1, [pc, #436]	@ (800531c <USART_RX_Buffer+0x210>)
 8005168:	2358      	movs	r3, #88	@ 0x58
 800516a:	fb00 f303 	mul.w	r3, r0, r3
 800516e:	440b      	add	r3, r1
 8005170:	3318      	adds	r3, #24
 8005172:	601a      	str	r2, [r3, #0]
		}

		xUSART_RX[usart_dma_instance_number].memory_address = (uint32_t)rx_buffer;
 8005174:	4b68      	ldr	r3, [pc, #416]	@ (8005318 <USART_RX_Buffer+0x20c>)
 8005176:	f993 3000 	ldrsb.w	r3, [r3]
 800517a:	4618      	mov	r0, r3
 800517c:	68ba      	ldr	r2, [r7, #8]
 800517e:	4967      	ldr	r1, [pc, #412]	@ (800531c <USART_RX_Buffer+0x210>)
 8005180:	2358      	movs	r3, #88	@ 0x58
 8005182:	fb00 f303 	mul.w	r3, r0, r3
 8005186:	440b      	add	r3, r1
 8005188:	3330      	adds	r3, #48	@ 0x30
 800518a:	601a      	str	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].peripheral_address = (uint32_t)&config->Port->DR;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	1d1a      	adds	r2, r3, #4
 8005192:	4b61      	ldr	r3, [pc, #388]	@ (8005318 <USART_RX_Buffer+0x20c>)
 8005194:	f993 3000 	ldrsb.w	r3, [r3]
 8005198:	4618      	mov	r0, r3
 800519a:	4611      	mov	r1, r2
 800519c:	4a5f      	ldr	r2, [pc, #380]	@ (800531c <USART_RX_Buffer+0x210>)
 800519e:	2358      	movs	r3, #88	@ 0x58
 80051a0:	fb00 f303 	mul.w	r3, r0, r3
 80051a4:	4413      	add	r3, r2
 80051a6:	332c      	adds	r3, #44	@ 0x2c
 80051a8:	6019      	str	r1, [r3, #0]
		xUSART_RX[usart_dma_instance_number].buffer_length = length;
 80051aa:	4b5b      	ldr	r3, [pc, #364]	@ (8005318 <USART_RX_Buffer+0x20c>)
 80051ac:	f993 3000 	ldrsb.w	r3, [r3]
 80051b0:	4619      	mov	r1, r3
 80051b2:	4a5a      	ldr	r2, [pc, #360]	@ (800531c <USART_RX_Buffer+0x210>)
 80051b4:	2358      	movs	r3, #88	@ 0x58
 80051b6:	fb01 f303 	mul.w	r3, r1, r3
 80051ba:	4413      	add	r3, r2
 80051bc:	3334      	adds	r3, #52	@ 0x34
 80051be:	88fa      	ldrh	r2, [r7, #6]
 80051c0:	801a      	strh	r2, [r3, #0]
		DMA_Set_Target(&xUSART_RX[usart_dma_instance_number]);
 80051c2:	4b55      	ldr	r3, [pc, #340]	@ (8005318 <USART_RX_Buffer+0x20c>)
 80051c4:	f993 3000 	ldrsb.w	r3, [r3]
 80051c8:	461a      	mov	r2, r3
 80051ca:	2358      	movs	r3, #88	@ 0x58
 80051cc:	fb02 f303 	mul.w	r3, r2, r3
 80051d0:	4a52      	ldr	r2, [pc, #328]	@ (800531c <USART_RX_Buffer+0x210>)
 80051d2:	4413      	add	r3, r2
 80051d4:	4618      	mov	r0, r3
 80051d6:	f7fd fc73 	bl	8002ac0 <DMA_Set_Target>
		DMA_Set_Trigger(&xUSART_RX[usart_dma_instance_number]);
 80051da:	4b4f      	ldr	r3, [pc, #316]	@ (8005318 <USART_RX_Buffer+0x20c>)
 80051dc:	f993 3000 	ldrsb.w	r3, [r3]
 80051e0:	461a      	mov	r2, r3
 80051e2:	2358      	movs	r3, #88	@ 0x58
 80051e4:	fb02 f303 	mul.w	r3, r2, r3
 80051e8:	4a4c      	ldr	r2, [pc, #304]	@ (800531c <USART_RX_Buffer+0x210>)
 80051ea:	4413      	add	r3, r2
 80051ec:	4618      	mov	r0, r3
 80051ee:	f7fd fcc7 	bl	8002b80 <DMA_Set_Trigger>
		config -> Port -> CR3 |= USART_CR3_DMAR;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	695a      	ldr	r2, [r3, #20]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005200:	615a      	str	r2, [r3, #20]

		if(config->Port == USART1)
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4a46      	ldr	r2, [pc, #280]	@ (8005320 <USART_RX_Buffer+0x214>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d10c      	bne.n	8005226 <USART_RX_Buffer+0x11a>
		{
			while(!U1RX_Complete){}
 800520c:	bf00      	nop
 800520e:	4b45      	ldr	r3, [pc, #276]	@ (8005324 <USART_RX_Buffer+0x218>)
 8005210:	781b      	ldrb	r3, [r3, #0]
 8005212:	b2db      	uxtb	r3, r3
 8005214:	f083 0301 	eor.w	r3, r3, #1
 8005218:	b2db      	uxtb	r3, r3
 800521a:	2b00      	cmp	r3, #0
 800521c:	d1f7      	bne.n	800520e <USART_RX_Buffer+0x102>
			U1RX_Complete = 0;
 800521e:	4b41      	ldr	r3, [pc, #260]	@ (8005324 <USART_RX_Buffer+0x218>)
 8005220:	2200      	movs	r2, #0
 8005222:	701a      	strb	r2, [r3, #0]
 8005224:	e073      	b.n	800530e <USART_RX_Buffer+0x202>

		}
		else if(config->Port == USART2)
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a3f      	ldr	r2, [pc, #252]	@ (8005328 <USART_RX_Buffer+0x21c>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d10c      	bne.n	800524a <USART_RX_Buffer+0x13e>
		{
			while(!U2RX_Complete){}
 8005230:	bf00      	nop
 8005232:	4b3e      	ldr	r3, [pc, #248]	@ (800532c <USART_RX_Buffer+0x220>)
 8005234:	781b      	ldrb	r3, [r3, #0]
 8005236:	b2db      	uxtb	r3, r3
 8005238:	f083 0301 	eor.w	r3, r3, #1
 800523c:	b2db      	uxtb	r3, r3
 800523e:	2b00      	cmp	r3, #0
 8005240:	d1f7      	bne.n	8005232 <USART_RX_Buffer+0x126>
			U2RX_Complete = 0;
 8005242:	4b3a      	ldr	r3, [pc, #232]	@ (800532c <USART_RX_Buffer+0x220>)
 8005244:	2200      	movs	r2, #0
 8005246:	701a      	strb	r2, [r3, #0]
 8005248:	e061      	b.n	800530e <USART_RX_Buffer+0x202>
		}
		else if(config->Port == USART3)
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a38      	ldr	r2, [pc, #224]	@ (8005330 <USART_RX_Buffer+0x224>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d10c      	bne.n	800526e <USART_RX_Buffer+0x162>
		{
			while(!U3RX_Complete){}
 8005254:	bf00      	nop
 8005256:	4b37      	ldr	r3, [pc, #220]	@ (8005334 <USART_RX_Buffer+0x228>)
 8005258:	781b      	ldrb	r3, [r3, #0]
 800525a:	b2db      	uxtb	r3, r3
 800525c:	f083 0301 	eor.w	r3, r3, #1
 8005260:	b2db      	uxtb	r3, r3
 8005262:	2b00      	cmp	r3, #0
 8005264:	d1f7      	bne.n	8005256 <USART_RX_Buffer+0x14a>
			U3RX_Complete = 0;
 8005266:	4b33      	ldr	r3, [pc, #204]	@ (8005334 <USART_RX_Buffer+0x228>)
 8005268:	2200      	movs	r2, #0
 800526a:	701a      	strb	r2, [r3, #0]
 800526c:	e04f      	b.n	800530e <USART_RX_Buffer+0x202>
		}
		else if(config->Port == UART4)
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a31      	ldr	r2, [pc, #196]	@ (8005338 <USART_RX_Buffer+0x22c>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d10c      	bne.n	8005292 <USART_RX_Buffer+0x186>
		{
			while(!U4RX_Complete){}
 8005278:	bf00      	nop
 800527a:	4b30      	ldr	r3, [pc, #192]	@ (800533c <USART_RX_Buffer+0x230>)
 800527c:	781b      	ldrb	r3, [r3, #0]
 800527e:	b2db      	uxtb	r3, r3
 8005280:	f083 0301 	eor.w	r3, r3, #1
 8005284:	b2db      	uxtb	r3, r3
 8005286:	2b00      	cmp	r3, #0
 8005288:	d1f7      	bne.n	800527a <USART_RX_Buffer+0x16e>
			U4RX_Complete = 0;
 800528a:	4b2c      	ldr	r3, [pc, #176]	@ (800533c <USART_RX_Buffer+0x230>)
 800528c:	2200      	movs	r2, #0
 800528e:	701a      	strb	r2, [r3, #0]
 8005290:	e03d      	b.n	800530e <USART_RX_Buffer+0x202>
		}
		else if(config->Port == UART5)
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a2a      	ldr	r2, [pc, #168]	@ (8005340 <USART_RX_Buffer+0x234>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d10c      	bne.n	80052b6 <USART_RX_Buffer+0x1aa>
		{
			while(!U5RX_Complete){}
 800529c:	bf00      	nop
 800529e:	4b29      	ldr	r3, [pc, #164]	@ (8005344 <USART_RX_Buffer+0x238>)
 80052a0:	781b      	ldrb	r3, [r3, #0]
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	f083 0301 	eor.w	r3, r3, #1
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d1f7      	bne.n	800529e <USART_RX_Buffer+0x192>
			U5RX_Complete = 0;
 80052ae:	4b25      	ldr	r3, [pc, #148]	@ (8005344 <USART_RX_Buffer+0x238>)
 80052b0:	2200      	movs	r2, #0
 80052b2:	701a      	strb	r2, [r3, #0]
 80052b4:	e02b      	b.n	800530e <USART_RX_Buffer+0x202>
		}
		else if(config->Port == USART6)
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a23      	ldr	r2, [pc, #140]	@ (8005348 <USART_RX_Buffer+0x23c>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d126      	bne.n	800530e <USART_RX_Buffer+0x202>
		{
			while(!U6RX_Complete){}
 80052c0:	bf00      	nop
 80052c2:	4b22      	ldr	r3, [pc, #136]	@ (800534c <USART_RX_Buffer+0x240>)
 80052c4:	781b      	ldrb	r3, [r3, #0]
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	f083 0301 	eor.w	r3, r3, #1
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d1f7      	bne.n	80052c2 <USART_RX_Buffer+0x1b6>
			U6RX_Complete = 0;
 80052d2:	4b1e      	ldr	r3, [pc, #120]	@ (800534c <USART_RX_Buffer+0x240>)
 80052d4:	2200      	movs	r2, #0
 80052d6:	701a      	strb	r2, [r3, #0]
 80052d8:	e019      	b.n	800530e <USART_RX_Buffer+0x202>
//		DMA_Disable_Target(&xUSART_RX[usart_dma_instance_number]);

	}
	else
	{ //Will Take more time
		for(int i = 0; i <= length; i++)
 80052da:	2300      	movs	r3, #0
 80052dc:	617b      	str	r3, [r7, #20]
 80052de:	e012      	b.n	8005306 <USART_RX_Buffer+0x1fa>
		{
			rx_buffer[i] = config->Port->DR ;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	6859      	ldr	r1, [r3, #4]
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	68ba      	ldr	r2, [r7, #8]
 80052ea:	4413      	add	r3, r2
 80052ec:	b2ca      	uxtb	r2, r1
 80052ee:	701a      	strb	r2, [r3, #0]
			while(!(config->Port->SR & USART_SR_RXNE));
 80052f0:	bf00      	nop
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 0320 	and.w	r3, r3, #32
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d0f8      	beq.n	80052f2 <USART_RX_Buffer+0x1e6>
		for(int i = 0; i <= length; i++)
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	3301      	adds	r3, #1
 8005304:	617b      	str	r3, [r7, #20]
 8005306:	88fb      	ldrh	r3, [r7, #6]
 8005308:	697a      	ldr	r2, [r7, #20]
 800530a:	429a      	cmp	r2, r3
 800530c:	dde8      	ble.n	80052e0 <USART_RX_Buffer+0x1d4>
		}
	}

	return 1;
 800530e:	2301      	movs	r3, #1

}
 8005310:	4618      	mov	r0, r3
 8005312:	3718      	adds	r7, #24
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}
 8005318:	200009bc 	.word	0x200009bc
 800531c:	2000059c 	.word	0x2000059c
 8005320:	40011000 	.word	0x40011000
 8005324:	200009d7 	.word	0x200009d7
 8005328:	40004400 	.word	0x40004400
 800532c:	200009d9 	.word	0x200009d9
 8005330:	40004800 	.word	0x40004800
 8005334:	200009db 	.word	0x200009db
 8005338:	40004c00 	.word	0x40004c00
 800533c:	200009dd 	.word	0x200009dd
 8005340:	40005000 	.word	0x40005000
 8005344:	200009df 	.word	0x200009df
 8005348:	40011400 	.word	0x40011400
 800534c:	200009e1 	.word	0x200009e1

08005350 <USART_TX_Single_Byte>:

void USART_TX_Single_Byte(USART_Config *config, uint8_t data)
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
 8005358:	460b      	mov	r3, r1
 800535a:	70fb      	strb	r3, [r7, #3]
	config->Port->DR = data;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	78fa      	ldrb	r2, [r7, #3]
 8005362:	605a      	str	r2, [r3, #4]
	while(!(config->Port->SR & USART_SR_TXE));
 8005364:	bf00      	nop
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005370:	2b00      	cmp	r3, #0
 8005372:	d0f8      	beq.n	8005366 <USART_TX_Single_Byte+0x16>
}
 8005374:	bf00      	nop
 8005376:	bf00      	nop
 8005378:	370c      	adds	r7, #12
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr
	...

08005384 <__NVIC_SetPriority>:
{
 8005384:	b480      	push	{r7}
 8005386:	b083      	sub	sp, #12
 8005388:	af00      	add	r7, sp, #0
 800538a:	4603      	mov	r3, r0
 800538c:	6039      	str	r1, [r7, #0]
 800538e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005390:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005394:	2b00      	cmp	r3, #0
 8005396:	db0a      	blt.n	80053ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	b2da      	uxtb	r2, r3
 800539c:	490c      	ldr	r1, [pc, #48]	@ (80053d0 <__NVIC_SetPriority+0x4c>)
 800539e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053a2:	0112      	lsls	r2, r2, #4
 80053a4:	b2d2      	uxtb	r2, r2
 80053a6:	440b      	add	r3, r1
 80053a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80053ac:	e00a      	b.n	80053c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	b2da      	uxtb	r2, r3
 80053b2:	4908      	ldr	r1, [pc, #32]	@ (80053d4 <__NVIC_SetPriority+0x50>)
 80053b4:	79fb      	ldrb	r3, [r7, #7]
 80053b6:	f003 030f 	and.w	r3, r3, #15
 80053ba:	3b04      	subs	r3, #4
 80053bc:	0112      	lsls	r2, r2, #4
 80053be:	b2d2      	uxtb	r2, r2
 80053c0:	440b      	add	r3, r1
 80053c2:	761a      	strb	r2, [r3, #24]
}
 80053c4:	bf00      	nop
 80053c6:	370c      	adds	r7, #12
 80053c8:	46bd      	mov	sp, r7
 80053ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ce:	4770      	bx	lr
 80053d0:	e000e100 	.word	0xe000e100
 80053d4:	e000ed00 	.word	0xe000ed00

080053d8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80053d8:	b480      	push	{r7}
 80053da:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80053dc:	f3bf 8f4f 	dsb	sy
}
 80053e0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80053e2:	4b06      	ldr	r3, [pc, #24]	@ (80053fc <__NVIC_SystemReset+0x24>)
 80053e4:	68db      	ldr	r3, [r3, #12]
 80053e6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80053ea:	4904      	ldr	r1, [pc, #16]	@ (80053fc <__NVIC_SystemReset+0x24>)
 80053ec:	4b04      	ldr	r3, [pc, #16]	@ (8005400 <__NVIC_SystemReset+0x28>)
 80053ee:	4313      	orrs	r3, r2
 80053f0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80053f2:	f3bf 8f4f 	dsb	sy
}
 80053f6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80053f8:	bf00      	nop
 80053fa:	e7fd      	b.n	80053f8 <__NVIC_SystemReset+0x20>
 80053fc:	e000ed00 	.word	0xe000ed00
 8005400:	05fa0004 	.word	0x05fa0004

08005404 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b082      	sub	sp, #8
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	3b01      	subs	r3, #1
 8005410:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005414:	d301      	bcc.n	800541a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005416:	2301      	movs	r3, #1
 8005418:	e00f      	b.n	800543a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800541a:	4a0a      	ldr	r2, [pc, #40]	@ (8005444 <SysTick_Config+0x40>)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	3b01      	subs	r3, #1
 8005420:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005422:	210f      	movs	r1, #15
 8005424:	f04f 30ff 	mov.w	r0, #4294967295
 8005428:	f7ff ffac 	bl	8005384 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800542c:	4b05      	ldr	r3, [pc, #20]	@ (8005444 <SysTick_Config+0x40>)
 800542e:	2200      	movs	r2, #0
 8005430:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005432:	4b04      	ldr	r3, [pc, #16]	@ (8005444 <SysTick_Config+0x40>)
 8005434:	2207      	movs	r2, #7
 8005436:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005438:	2300      	movs	r3, #0
}
 800543a:	4618      	mov	r0, r3
 800543c:	3708      	adds	r7, #8
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}
 8005442:	bf00      	nop
 8005444:	e000e010 	.word	0xe000e010

08005448 <MCU_Clock_Setup>:
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b082      	sub	sp, #8
 800544c:	af00      	add	r7, sp, #0
	SystemInit();
 800544e:	f000 ff0d 	bl	800626c <SystemInit>
	uint8_t pll_m = 8;
 8005452:	2308      	movs	r3, #8
 8005454:	71fb      	strb	r3, [r7, #7]
	uint16_t pll_n = 336; //192
 8005456:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800545a:	80bb      	strh	r3, [r7, #4]
	uint8_t pll_p = 0;
 800545c:	2300      	movs	r3, #0
 800545e:	70fb      	strb	r3, [r7, #3]
	uint8_t pll_q = 7;
 8005460:	2307      	movs	r3, #7
 8005462:	70bb      	strb	r3, [r7, #2]
	RCC->PLLCFGR = 0x00000000;
 8005464:	4b3c      	ldr	r3, [pc, #240]	@ (8005558 <MCU_Clock_Setup+0x110>)
 8005466:	2200      	movs	r2, #0
 8005468:	605a      	str	r2, [r3, #4]
	RCC -> CR |= RCC_CR_HSEON;
 800546a:	4b3b      	ldr	r3, [pc, #236]	@ (8005558 <MCU_Clock_Setup+0x110>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a3a      	ldr	r2, [pc, #232]	@ (8005558 <MCU_Clock_Setup+0x110>)
 8005470:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005474:	6013      	str	r3, [r2, #0]
	while(!(RCC -> CR & RCC_CR_HSERDY)){}
 8005476:	bf00      	nop
 8005478:	4b37      	ldr	r3, [pc, #220]	@ (8005558 <MCU_Clock_Setup+0x110>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005480:	2b00      	cmp	r3, #0
 8005482:	d0f9      	beq.n	8005478 <MCU_Clock_Setup+0x30>
	RCC -> APB1ENR |= RCC_APB1ENR_PWREN;
 8005484:	4b34      	ldr	r3, [pc, #208]	@ (8005558 <MCU_Clock_Setup+0x110>)
 8005486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005488:	4a33      	ldr	r2, [pc, #204]	@ (8005558 <MCU_Clock_Setup+0x110>)
 800548a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800548e:	6413      	str	r3, [r2, #64]	@ 0x40
	PWR ->CR |= PWR_CR_VOS;
 8005490:	4b32      	ldr	r3, [pc, #200]	@ (800555c <MCU_Clock_Setup+0x114>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a31      	ldr	r2, [pc, #196]	@ (800555c <MCU_Clock_Setup+0x114>)
 8005496:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800549a:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= FLASH_ACR_ICEN | FLASH_ACR_PRFTEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_5WS;
 800549c:	4b30      	ldr	r3, [pc, #192]	@ (8005560 <MCU_Clock_Setup+0x118>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a2f      	ldr	r2, [pc, #188]	@ (8005560 <MCU_Clock_Setup+0x118>)
 80054a2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80054a6:	f043 0305 	orr.w	r3, r3, #5
 80054aa:	6013      	str	r3, [r2, #0]
	RCC->PLLCFGR |= (pll_q << 24) | (pll_p << 16) | (pll_n << 6) | (pll_m << 0);
 80054ac:	4b2a      	ldr	r3, [pc, #168]	@ (8005558 <MCU_Clock_Setup+0x110>)
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	78ba      	ldrb	r2, [r7, #2]
 80054b2:	0611      	lsls	r1, r2, #24
 80054b4:	78fa      	ldrb	r2, [r7, #3]
 80054b6:	0412      	lsls	r2, r2, #16
 80054b8:	4311      	orrs	r1, r2
 80054ba:	88ba      	ldrh	r2, [r7, #4]
 80054bc:	0192      	lsls	r2, r2, #6
 80054be:	4311      	orrs	r1, r2
 80054c0:	79fa      	ldrb	r2, [r7, #7]
 80054c2:	430a      	orrs	r2, r1
 80054c4:	4611      	mov	r1, r2
 80054c6:	4a24      	ldr	r2, [pc, #144]	@ (8005558 <MCU_Clock_Setup+0x110>)
 80054c8:	430b      	orrs	r3, r1
 80054ca:	6053      	str	r3, [r2, #4]
	RCC ->PLLCFGR |= 1 << 22;
 80054cc:	4b22      	ldr	r3, [pc, #136]	@ (8005558 <MCU_Clock_Setup+0x110>)
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	4a21      	ldr	r2, [pc, #132]	@ (8005558 <MCU_Clock_Setup+0x110>)
 80054d2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80054d6:	6053      	str	r3, [r2, #4]
	RCC -> CFGR |= RCC_CFGR_HPRE_DIV1;
 80054d8:	4b1f      	ldr	r3, [pc, #124]	@ (8005558 <MCU_Clock_Setup+0x110>)
 80054da:	4a1f      	ldr	r2, [pc, #124]	@ (8005558 <MCU_Clock_Setup+0x110>)
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE1_DIV4;
 80054e0:	4b1d      	ldr	r3, [pc, #116]	@ (8005558 <MCU_Clock_Setup+0x110>)
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	4a1c      	ldr	r2, [pc, #112]	@ (8005558 <MCU_Clock_Setup+0x110>)
 80054e6:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 80054ea:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE2_DIV2;
 80054ec:	4b1a      	ldr	r3, [pc, #104]	@ (8005558 <MCU_Clock_Setup+0x110>)
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	4a19      	ldr	r2, [pc, #100]	@ (8005558 <MCU_Clock_Setup+0x110>)
 80054f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054f6:	6093      	str	r3, [r2, #8]
	RCC -> CR |= RCC_CR_PLLON;
 80054f8:	4b17      	ldr	r3, [pc, #92]	@ (8005558 <MCU_Clock_Setup+0x110>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a16      	ldr	r2, [pc, #88]	@ (8005558 <MCU_Clock_Setup+0x110>)
 80054fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005502:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY)){}
 8005504:	bf00      	nop
 8005506:	4b14      	ldr	r3, [pc, #80]	@ (8005558 <MCU_Clock_Setup+0x110>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800550e:	2b00      	cmp	r3, #0
 8005510:	d0f9      	beq.n	8005506 <MCU_Clock_Setup+0xbe>
	RCC -> CFGR |= RCC_CFGR_SW_PLL;
 8005512:	4b11      	ldr	r3, [pc, #68]	@ (8005558 <MCU_Clock_Setup+0x110>)
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	4a10      	ldr	r2, [pc, #64]	@ (8005558 <MCU_Clock_Setup+0x110>)
 8005518:	f043 0302 	orr.w	r3, r3, #2
 800551c:	6093      	str	r3, [r2, #8]
	while((RCC -> CFGR & RCC_CFGR_SWS_PLL) != RCC_CFGR_SWS_PLL);
 800551e:	bf00      	nop
 8005520:	4b0d      	ldr	r3, [pc, #52]	@ (8005558 <MCU_Clock_Setup+0x110>)
 8005522:	689b      	ldr	r3, [r3, #8]
 8005524:	f003 0308 	and.w	r3, r3, #8
 8005528:	2b08      	cmp	r3, #8
 800552a:	d1f9      	bne.n	8005520 <MCU_Clock_Setup+0xd8>
	SystemCoreClockUpdate();
 800552c:	f000 feb0 	bl	8006290 <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock/168);
 8005530:	4b0c      	ldr	r3, [pc, #48]	@ (8005564 <MCU_Clock_Setup+0x11c>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	08db      	lsrs	r3, r3, #3
 8005536:	4a0c      	ldr	r2, [pc, #48]	@ (8005568 <MCU_Clock_Setup+0x120>)
 8005538:	fba2 2303 	umull	r2, r3, r2, r3
 800553c:	085b      	lsrs	r3, r3, #1
 800553e:	4618      	mov	r0, r3
 8005540:	f7ff ff60 	bl	8005404 <SysTick_Config>
	RCC -> APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8005544:	4b04      	ldr	r3, [pc, #16]	@ (8005558 <MCU_Clock_Setup+0x110>)
 8005546:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005548:	4a03      	ldr	r2, [pc, #12]	@ (8005558 <MCU_Clock_Setup+0x110>)
 800554a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800554e:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8005550:	bf00      	nop
 8005552:	3708      	adds	r7, #8
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}
 8005558:	40023800 	.word	0x40023800
 800555c:	40007000 	.word	0x40007000
 8005560:	40023c00 	.word	0x40023c00
 8005564:	20000004 	.word	0x20000004
 8005568:	18618619 	.word	0x18618619

0800556c <MCU_Clock_DeInit>:
{
 800556c:	b480      	push	{r7}
 800556e:	af00      	add	r7, sp, #0
    RCC->CR |= RCC_CR_HSION;
 8005570:	4b14      	ldr	r3, [pc, #80]	@ (80055c4 <MCU_Clock_DeInit+0x58>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a13      	ldr	r2, [pc, #76]	@ (80055c4 <MCU_Clock_DeInit+0x58>)
 8005576:	f043 0301 	orr.w	r3, r3, #1
 800557a:	6013      	str	r3, [r2, #0]
    while (!(RCC->CR & RCC_CR_HSIRDY)) { }
 800557c:	bf00      	nop
 800557e:	4b11      	ldr	r3, [pc, #68]	@ (80055c4 <MCU_Clock_DeInit+0x58>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f003 0302 	and.w	r3, r3, #2
 8005586:	2b00      	cmp	r3, #0
 8005588:	d0f9      	beq.n	800557e <MCU_Clock_DeInit+0x12>
    RCC->CFGR = 0x00000000U;
 800558a:	4b0e      	ldr	r3, [pc, #56]	@ (80055c4 <MCU_Clock_DeInit+0x58>)
 800558c:	2200      	movs	r2, #0
 800558e:	609a      	str	r2, [r3, #8]
    RCC->CR &= ~(RCC_CR_PLLON   |   // disable PLL
 8005590:	4b0c      	ldr	r3, [pc, #48]	@ (80055c4 <MCU_Clock_DeInit+0x58>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a0b      	ldr	r2, [pc, #44]	@ (80055c4 <MCU_Clock_DeInit+0x58>)
 8005596:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 800559a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800559e:	6013      	str	r3, [r2, #0]
    RCC->PLLCFGR = 0x24003010U;
 80055a0:	4b08      	ldr	r3, [pc, #32]	@ (80055c4 <MCU_Clock_DeInit+0x58>)
 80055a2:	4a09      	ldr	r2, [pc, #36]	@ (80055c8 <MCU_Clock_DeInit+0x5c>)
 80055a4:	605a      	str	r2, [r3, #4]
    RCC->CR &= ~RCC_CR_HSEBYP;
 80055a6:	4b07      	ldr	r3, [pc, #28]	@ (80055c4 <MCU_Clock_DeInit+0x58>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a06      	ldr	r2, [pc, #24]	@ (80055c4 <MCU_Clock_DeInit+0x58>)
 80055ac:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055b0:	6013      	str	r3, [r2, #0]
    RCC->CIR = 0x00000000U;
 80055b2:	4b04      	ldr	r3, [pc, #16]	@ (80055c4 <MCU_Clock_DeInit+0x58>)
 80055b4:	2200      	movs	r2, #0
 80055b6:	60da      	str	r2, [r3, #12]
}
 80055b8:	bf00      	nop
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr
 80055c2:	bf00      	nop
 80055c4:	40023800 	.word	0x40023800
 80055c8:	24003010 	.word	0x24003010

080055cc <Delay_Config>:
{
 80055cc:	b480      	push	{r7}
 80055ce:	af00      	add	r7, sp, #0
	SysTick->CTRL = 0;
 80055d0:	4b09      	ldr	r3, [pc, #36]	@ (80055f8 <Delay_Config+0x2c>)
 80055d2:	2200      	movs	r2, #0
 80055d4:	601a      	str	r2, [r3, #0]
	SysTick->LOAD = 0x00FFFFFF;
 80055d6:	4b08      	ldr	r3, [pc, #32]	@ (80055f8 <Delay_Config+0x2c>)
 80055d8:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 80055dc:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 80055de:	4b06      	ldr	r3, [pc, #24]	@ (80055f8 <Delay_Config+0x2c>)
 80055e0:	2200      	movs	r2, #0
 80055e2:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = 5;
 80055e4:	4b04      	ldr	r3, [pc, #16]	@ (80055f8 <Delay_Config+0x2c>)
 80055e6:	2205      	movs	r2, #5
 80055e8:	601a      	str	r2, [r3, #0]
	return (0UL);                                                     /* Function successful */
 80055ea:	2300      	movs	r3, #0
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr
 80055f6:	bf00      	nop
 80055f8:	e000e010 	.word	0xe000e010

080055fc <Delay_ms>:
{
 80055fc:	b480      	push	{r7}
 80055fe:	b085      	sub	sp, #20
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
	unsigned long x =0x29040 * (ms);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	4a0f      	ldr	r2, [pc, #60]	@ (8005644 <Delay_ms+0x48>)
 8005608:	fb02 f303 	mul.w	r3, r2, r3
 800560c:	60fb      	str	r3, [r7, #12]
	SysTick->LOAD =  x ;
 800560e:	4a0e      	ldr	r2, [pc, #56]	@ (8005648 <Delay_ms+0x4c>)
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	6053      	str	r3, [r2, #4]
	SysTick->VAL = 0;
 8005614:	4b0c      	ldr	r3, [pc, #48]	@ (8005648 <Delay_ms+0x4c>)
 8005616:	2200      	movs	r2, #0
 8005618:	609a      	str	r2, [r3, #8]
	SysTick->CTRL |= 1;
 800561a:	4b0b      	ldr	r3, [pc, #44]	@ (8005648 <Delay_ms+0x4c>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4a0a      	ldr	r2, [pc, #40]	@ (8005648 <Delay_ms+0x4c>)
 8005620:	f043 0301 	orr.w	r3, r3, #1
 8005624:	6013      	str	r3, [r2, #0]
	while((SysTick->CTRL & 0x00010000) == 0);
 8005626:	bf00      	nop
 8005628:	4b07      	ldr	r3, [pc, #28]	@ (8005648 <Delay_ms+0x4c>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005630:	2b00      	cmp	r3, #0
 8005632:	d0f9      	beq.n	8005628 <Delay_ms+0x2c>
	return (0UL);                                                     /* Function successful */
 8005634:	2300      	movs	r3, #0
}
 8005636:	4618      	mov	r0, r3
 8005638:	3714      	adds	r7, #20
 800563a:	46bd      	mov	sp, r7
 800563c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005640:	4770      	bx	lr
 8005642:	bf00      	nop
 8005644:	00029040 	.word	0x00029040
 8005648:	e000e010 	.word	0xe000e010

0800564c <Delay_milli>:
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b082      	sub	sp, #8
 8005650:	af00      	add	r7, sp, #0
 8005652:	ed87 0a01 	vstr	s0, [r7, #4]
	for (; ms>0; ms--)
 8005656:	e00a      	b.n	800566e <Delay_milli+0x22>
		Delay_ms(1);
 8005658:	2001      	movs	r0, #1
 800565a:	f7ff ffcf 	bl	80055fc <Delay_ms>
	for (; ms>0; ms--)
 800565e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005662:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005666:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800566a:	edc7 7a01 	vstr	s15, [r7, #4]
 800566e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005672:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800567a:	dced      	bgt.n	8005658 <Delay_milli+0xc>
	return ms;
 800567c:	edd7 7a01 	vldr	s15, [r7, #4]
 8005680:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005684:	ee17 3a90 	vmov	r3, s15
}
 8005688:	4618      	mov	r0, r3
 800568a:	3708      	adds	r7, #8
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}

08005690 <Delay_s>:
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b082      	sub	sp, #8
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
	s = s * 1000;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800569e:	fb02 f303 	mul.w	r3, r2, r3
 80056a2:	607b      	str	r3, [r7, #4]
	for (; s>0; s--)
 80056a4:	e005      	b.n	80056b2 <Delay_s+0x22>
		Delay_ms(1);
 80056a6:	2001      	movs	r0, #1
 80056a8:	f7ff ffa8 	bl	80055fc <Delay_ms>
	for (; s>0; s--)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	3b01      	subs	r3, #1
 80056b0:	607b      	str	r3, [r7, #4]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d1f6      	bne.n	80056a6 <Delay_s+0x16>
	return (0UL);
 80056b8:	2300      	movs	r3, #0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3708      	adds	r7, #8
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}
	...

080056c4 <Systick_DeInit>:
	RCC -> APB1RSTR = 0xFFFFFFFF;
	RCC -> APB2RSTR = 0xFFFFFFFF;
}

__STATIC_INLINE void Systick_DeInit(void)
{
 80056c4:	b480      	push	{r7}
 80056c6:	af00      	add	r7, sp, #0
    // 1) Disable SysTick counter and its IRQ
    SysTick->CTRL = 0x00000000U;
 80056c8:	4b09      	ldr	r3, [pc, #36]	@ (80056f0 <Systick_DeInit+0x2c>)
 80056ca:	2200      	movs	r2, #0
 80056cc:	601a      	str	r2, [r3, #0]

    // 2) Clear reload value and current value
    SysTick->LOAD = 0x00000000U;
 80056ce:	4b08      	ldr	r3, [pc, #32]	@ (80056f0 <Systick_DeInit+0x2c>)
 80056d0:	2200      	movs	r2, #0
 80056d2:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0x00000000U;
 80056d4:	4b06      	ldr	r3, [pc, #24]	@ (80056f0 <Systick_DeInit+0x2c>)
 80056d6:	2200      	movs	r2, #0
 80056d8:	609a      	str	r2, [r3, #8]

    // 3) Clear any SysTick active bit in System
    SCB->SHCSR &= ~SCB_SHCSR_SYSTICKACT_Msk;
 80056da:	4b06      	ldr	r3, [pc, #24]	@ (80056f4 <Systick_DeInit+0x30>)
 80056dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056de:	4a05      	ldr	r2, [pc, #20]	@ (80056f4 <Systick_DeInit+0x30>)
 80056e0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80056e4:	6253      	str	r3, [r2, #36]	@ 0x24
}
 80056e6:	bf00      	nop
 80056e8:	46bd      	mov	sp, r7
 80056ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ee:	4770      	bx	lr
 80056f0:	e000e010 	.word	0xe000e010
 80056f4:	e000ed00 	.word	0xe000ed00

080056f8 <GPIO_Pin_Low>:
 * @brief  Sets a specific pin low.
 * @param  Port: Pointer to GPIO port base address.
 * @param  pin: Pin number to set low (0-15).
 */
__STATIC_INLINE  void GPIO_Pin_Low(GPIO_TypeDef *Port, int pin)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b083      	sub	sp, #12
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
 8005700:	6039      	str	r1, [r7, #0]
	Port -> ODR &= ~(1 << pin);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	695b      	ldr	r3, [r3, #20]
 8005706:	2101      	movs	r1, #1
 8005708:	683a      	ldr	r2, [r7, #0]
 800570a:	fa01 f202 	lsl.w	r2, r1, r2
 800570e:	43d2      	mvns	r2, r2
 8005710:	401a      	ands	r2, r3
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	615a      	str	r2, [r3, #20]
}
 8005716:	bf00      	nop
 8005718:	370c      	adds	r7, #12
 800571a:	46bd      	mov	sp, r7
 800571c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005720:	4770      	bx	lr

08005722 <GPIO_Pin_Toggle>:


__STATIC_INLINE  void GPIO_Pin_Toggle(GPIO_TypeDef *Port, int pin)
{
 8005722:	b480      	push	{r7}
 8005724:	b083      	sub	sp, #12
 8005726:	af00      	add	r7, sp, #0
 8005728:	6078      	str	r0, [r7, #4]
 800572a:	6039      	str	r1, [r7, #0]
	Port -> ODR ^= (1 << pin);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	695b      	ldr	r3, [r3, #20]
 8005730:	2101      	movs	r1, #1
 8005732:	683a      	ldr	r2, [r7, #0]
 8005734:	fa01 f202 	lsl.w	r2, r1, r2
 8005738:	405a      	eors	r2, r3
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	615a      	str	r2, [r3, #20]
}
 800573e:	bf00      	nop
 8005740:	370c      	adds	r7, #12
 8005742:	46bd      	mov	sp, r7
 8005744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005748:	4770      	bx	lr

0800574a <GPIO_Pin_High>:
 * @brief  Sets a specific pin high.
 * @param  Port: Pointer to GPIO port base address.
 * @param  pin: Pin number to set high (0-15).
 */
__STATIC_INLINE  void GPIO_Pin_High(GPIO_TypeDef *Port, int pin)
{
 800574a:	b480      	push	{r7}
 800574c:	b083      	sub	sp, #12
 800574e:	af00      	add	r7, sp, #0
 8005750:	6078      	str	r0, [r7, #4]
 8005752:	6039      	str	r1, [r7, #0]
	Port -> ODR |= 1 << pin;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	695b      	ldr	r3, [r3, #20]
 8005758:	2101      	movs	r1, #1
 800575a:	683a      	ldr	r2, [r7, #0]
 800575c:	fa01 f202 	lsl.w	r2, r1, r2
 8005760:	431a      	orrs	r2, r3
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	615a      	str	r2, [r3, #20]
}
 8005766:	bf00      	nop
 8005768:	370c      	adds	r7, #12
 800576a:	46bd      	mov	sp, r7
 800576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005770:	4770      	bx	lr
	...

08005774 <Validate_And_Execute_Command>:
uint16_t len = 0;
uint32_t CRC_Rec1 = 0, CRC_Rec2 = 0;

/* =========================== Packet Validation =========================== */
bool Validate_And_Execute_Command(uint8_t *buf, uint16_t len)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b086      	sub	sp, #24
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
 800577c:	460b      	mov	r3, r1
 800577e:	807b      	strh	r3, [r7, #2]
    if (len < PACKET_LENGTH_MIN || len > PACKET_LENGTH_MAX) return false;
 8005780:	887b      	ldrh	r3, [r7, #2]
 8005782:	2b09      	cmp	r3, #9
 8005784:	d903      	bls.n	800578e <Validate_And_Execute_Command+0x1a>
 8005786:	887b      	ldrh	r3, [r7, #2]
 8005788:	f5b3 7f85 	cmp.w	r3, #266	@ 0x10a
 800578c:	d901      	bls.n	8005792 <Validate_And_Execute_Command+0x1e>
 800578e:	2300      	movs	r3, #0
 8005790:	e063      	b.n	800585a <Validate_And_Execute_Command+0xe6>

    if (buf[0] != HEADER_1 || buf[1] != HEADER_2 ||
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	781b      	ldrb	r3, [r3, #0]
 8005796:	2baa      	cmp	r3, #170	@ 0xaa
 8005798:	d112      	bne.n	80057c0 <Validate_And_Execute_Command+0x4c>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	3301      	adds	r3, #1
 800579e:	781b      	ldrb	r3, [r3, #0]
 80057a0:	2b55      	cmp	r3, #85	@ 0x55
 80057a2:	d10d      	bne.n	80057c0 <Validate_And_Execute_Command+0x4c>
        buf[len-2] != FOOTER_1 || buf[len-1] != FOOTER_2)
 80057a4:	887b      	ldrh	r3, [r7, #2]
 80057a6:	3b02      	subs	r3, #2
 80057a8:	687a      	ldr	r2, [r7, #4]
 80057aa:	4413      	add	r3, r2
 80057ac:	781b      	ldrb	r3, [r3, #0]
    if (buf[0] != HEADER_1 || buf[1] != HEADER_2 ||
 80057ae:	2bbb      	cmp	r3, #187	@ 0xbb
 80057b0:	d106      	bne.n	80057c0 <Validate_And_Execute_Command+0x4c>
        buf[len-2] != FOOTER_1 || buf[len-1] != FOOTER_2)
 80057b2:	887b      	ldrh	r3, [r7, #2]
 80057b4:	3b01      	subs	r3, #1
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	4413      	add	r3, r2
 80057ba:	781b      	ldrb	r3, [r3, #0]
 80057bc:	2b66      	cmp	r3, #102	@ 0x66
 80057be:	d001      	beq.n	80057c4 <Validate_And_Execute_Command+0x50>
        return false;
 80057c0:	2300      	movs	r3, #0
 80057c2:	e04a      	b.n	800585a <Validate_And_Execute_Command+0xe6>

    uint32_t received_crc = ((uint32_t)buf[len-6] << 24) | ((uint32_t)buf[len-5] << 16) |
 80057c4:	887b      	ldrh	r3, [r7, #2]
 80057c6:	3b06      	subs	r3, #6
 80057c8:	687a      	ldr	r2, [r7, #4]
 80057ca:	4413      	add	r3, r2
 80057cc:	781b      	ldrb	r3, [r3, #0]
 80057ce:	061a      	lsls	r2, r3, #24
 80057d0:	887b      	ldrh	r3, [r7, #2]
 80057d2:	3b05      	subs	r3, #5
 80057d4:	6879      	ldr	r1, [r7, #4]
 80057d6:	440b      	add	r3, r1
 80057d8:	781b      	ldrb	r3, [r3, #0]
 80057da:	041b      	lsls	r3, r3, #16
 80057dc:	431a      	orrs	r2, r3
                            ((uint32_t)buf[len-4] << 8)  | ((uint32_t)buf[len-3]);
 80057de:	887b      	ldrh	r3, [r7, #2]
 80057e0:	3b04      	subs	r3, #4
 80057e2:	6879      	ldr	r1, [r7, #4]
 80057e4:	440b      	add	r3, r1
 80057e6:	781b      	ldrb	r3, [r3, #0]
 80057e8:	021b      	lsls	r3, r3, #8
    uint32_t received_crc = ((uint32_t)buf[len-6] << 24) | ((uint32_t)buf[len-5] << 16) |
 80057ea:	4313      	orrs	r3, r2
                            ((uint32_t)buf[len-4] << 8)  | ((uint32_t)buf[len-3]);
 80057ec:	887a      	ldrh	r2, [r7, #2]
 80057ee:	3a03      	subs	r2, #3
 80057f0:	6879      	ldr	r1, [r7, #4]
 80057f2:	440a      	add	r2, r1
 80057f4:	7812      	ldrb	r2, [r2, #0]
    uint32_t received_crc = ((uint32_t)buf[len-6] << 24) | ((uint32_t)buf[len-5] << 16) |
 80057f6:	4313      	orrs	r3, r2
 80057f8:	613b      	str	r3, [r7, #16]

    uint32_t computed_crc = CRC_Compute_8Bit_Block(&buf[2], len - 8);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	1c9a      	adds	r2, r3, #2
 80057fe:	887b      	ldrh	r3, [r7, #2]
 8005800:	3b08      	subs	r3, #8
 8005802:	4619      	mov	r1, r3
 8005804:	4610      	mov	r0, r2
 8005806:	f7fb fa2f 	bl	8000c68 <CRC_Compute_8Bit_Block>
 800580a:	60f8      	str	r0, [r7, #12]

    if (received_crc != computed_crc) return false;
 800580c:	693a      	ldr	r2, [r7, #16]
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	429a      	cmp	r2, r3
 8005812:	d001      	beq.n	8005818 <Validate_And_Execute_Command+0xa4>
 8005814:	2300      	movs	r3, #0
 8005816:	e020      	b.n	800585a <Validate_And_Execute_Command+0xe6>

    uint8_t opcode = buf[2];
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	789b      	ldrb	r3, [r3, #2]
 800581c:	72fb      	strb	r3, [r7, #11]
    command_rec = buf[2];
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	3302      	adds	r3, #2
 8005822:	781a      	ldrb	r2, [r3, #0]
 8005824:	4b0f      	ldr	r3, [pc, #60]	@ (8005864 <Validate_And_Execute_Command+0xf0>)
 8005826:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < sizeof(command_table)/sizeof(command_table[0]); i++) {
 8005828:	2300      	movs	r3, #0
 800582a:	617b      	str	r3, [r7, #20]
 800582c:	e011      	b.n	8005852 <Validate_And_Execute_Command+0xde>
        if (command_table[i].opcode == opcode) {
 800582e:	4a0e      	ldr	r2, [pc, #56]	@ (8005868 <Validate_And_Execute_Command+0xf4>)
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8005836:	7afa      	ldrb	r2, [r7, #11]
 8005838:	429a      	cmp	r2, r3
 800583a:	d107      	bne.n	800584c <Validate_And_Execute_Command+0xd8>
            command_table[i].handler();
 800583c:	4a0a      	ldr	r2, [pc, #40]	@ (8005868 <Validate_And_Execute_Command+0xf4>)
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	00db      	lsls	r3, r3, #3
 8005842:	4413      	add	r3, r2
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	4798      	blx	r3
            return true;
 8005848:	2301      	movs	r3, #1
 800584a:	e006      	b.n	800585a <Validate_And_Execute_Command+0xe6>
    for (int i = 0; i < sizeof(command_table)/sizeof(command_table[0]); i++) {
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	3301      	adds	r3, #1
 8005850:	617b      	str	r3, [r7, #20]
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	2b07      	cmp	r3, #7
 8005856:	d9ea      	bls.n	800582e <Validate_And_Execute_Command+0xba>
        }
    }

    return false;
 8005858:	2300      	movs	r3, #0
}
 800585a:	4618      	mov	r0, r3
 800585c:	3718      	adds	r7, #24
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}
 8005862:	bf00      	nop
 8005864:	200009e2 	.word	0x200009e2
 8005868:	080072ac 	.word	0x080072ac

0800586c <Bootloader>:
	Req_Request     = 0x01,
	Req_ACK  	= 0x02,
}Request_List;

void Bootloader(void)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b084      	sub	sp, #16
 8005870:	af04      	add	r7, sp, #16
	DMA_Memory_To_Memory_Transfer(buffer1, 8, 0, (uint8_t *)buffer, 8, 1, PACKET_LENGTH_MAX);
 8005872:	f44f 7385 	mov.w	r3, #266	@ 0x10a
 8005876:	9302      	str	r3, [sp, #8]
 8005878:	2301      	movs	r3, #1
 800587a:	9301      	str	r3, [sp, #4]
 800587c:	2308      	movs	r3, #8
 800587e:	9300      	str	r3, [sp, #0]
 8005880:	4b2a      	ldr	r3, [pc, #168]	@ (800592c <Bootloader+0xc0>)
 8005882:	2200      	movs	r2, #0
 8005884:	2108      	movs	r1, #8
 8005886:	482a      	ldr	r0, [pc, #168]	@ (8005930 <Bootloader+0xc4>)
 8005888:	f7fd fa2e 	bl	8002ce8 <DMA_Memory_To_Memory_Transfer>

    Custom_Comm_Init(256000);
 800588c:	f44f 307a 	mov.w	r0, #256000	@ 0x3e800
 8005890:	f7fb faf2 	bl	8000e78 <Custom_Comm_Init>


    while (1) {
        switch (state) {
 8005894:	4b27      	ldr	r3, [pc, #156]	@ (8005934 <Bootloader+0xc8>)
 8005896:	781b      	ldrb	r3, [r3, #0]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d002      	beq.n	80058a2 <Bootloader+0x36>
 800589c:	2b01      	cmp	r3, #1
 800589e:	d024      	beq.n	80058ea <Bootloader+0x7e>
 80058a0:	e7f8      	b.n	8005894 <Bootloader+0x28>
            case STATE_WAIT_CONNECT:
            	DMA_Memory_To_Memory_Transfer(buffer1, 8, 0, (uint8_t *)buffer, 8, 1, PACKET_LENGTH_MAX);
 80058a2:	f44f 7385 	mov.w	r3, #266	@ 0x10a
 80058a6:	9302      	str	r3, [sp, #8]
 80058a8:	2301      	movs	r3, #1
 80058aa:	9301      	str	r3, [sp, #4]
 80058ac:	2308      	movs	r3, #8
 80058ae:	9300      	str	r3, [sp, #0]
 80058b0:	4b1e      	ldr	r3, [pc, #120]	@ (800592c <Bootloader+0xc0>)
 80058b2:	2200      	movs	r2, #0
 80058b4:	2108      	movs	r1, #8
 80058b6:	481e      	ldr	r0, [pc, #120]	@ (8005930 <Bootloader+0xc4>)
 80058b8:	f7fd fa16 	bl	8002ce8 <DMA_Memory_To_Memory_Transfer>
            	len = 0;
 80058bc:	4b1e      	ldr	r3, [pc, #120]	@ (8005938 <Bootloader+0xcc>)
 80058be:	2200      	movs	r2, #0
 80058c0:	801a      	strh	r2, [r3, #0]
            	len = Custom_Comm_Receive((uint8_t *)buffer);
 80058c2:	481a      	ldr	r0, [pc, #104]	@ (800592c <Bootloader+0xc0>)
 80058c4:	f7fb fb2a 	bl	8000f1c <Custom_Comm_Receive>
 80058c8:	4603      	mov	r3, r0
 80058ca:	461a      	mov	r2, r3
 80058cc:	4b1a      	ldr	r3, [pc, #104]	@ (8005938 <Bootloader+0xcc>)
 80058ce:	801a      	strh	r2, [r3, #0]
                if (Validate_And_Execute_Command((uint8_t *)buffer, len))
 80058d0:	4b19      	ldr	r3, [pc, #100]	@ (8005938 <Bootloader+0xcc>)
 80058d2:	881b      	ldrh	r3, [r3, #0]
 80058d4:	4619      	mov	r1, r3
 80058d6:	4815      	ldr	r0, [pc, #84]	@ (800592c <Bootloader+0xc0>)
 80058d8:	f7ff ff4c 	bl	8005774 <Validate_And_Execute_Command>
 80058dc:	4603      	mov	r3, r0
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d021      	beq.n	8005926 <Bootloader+0xba>
                    state = STATE_CONNECTED;
 80058e2:	4b14      	ldr	r3, [pc, #80]	@ (8005934 <Bootloader+0xc8>)
 80058e4:	2201      	movs	r2, #1
 80058e6:	701a      	strb	r2, [r3, #0]
                break;
 80058e8:	e01d      	b.n	8005926 <Bootloader+0xba>

            case STATE_CONNECTED:
            	DMA_Memory_To_Memory_Transfer(buffer1, 8, 0, (uint8_t *)buffer, 8, 1, PACKET_LENGTH_MAX);
 80058ea:	f44f 7385 	mov.w	r3, #266	@ 0x10a
 80058ee:	9302      	str	r3, [sp, #8]
 80058f0:	2301      	movs	r3, #1
 80058f2:	9301      	str	r3, [sp, #4]
 80058f4:	2308      	movs	r3, #8
 80058f6:	9300      	str	r3, [sp, #0]
 80058f8:	4b0c      	ldr	r3, [pc, #48]	@ (800592c <Bootloader+0xc0>)
 80058fa:	2200      	movs	r2, #0
 80058fc:	2108      	movs	r1, #8
 80058fe:	480c      	ldr	r0, [pc, #48]	@ (8005930 <Bootloader+0xc4>)
 8005900:	f7fd f9f2 	bl	8002ce8 <DMA_Memory_To_Memory_Transfer>
            	len = 0;
 8005904:	4b0c      	ldr	r3, [pc, #48]	@ (8005938 <Bootloader+0xcc>)
 8005906:	2200      	movs	r2, #0
 8005908:	801a      	strh	r2, [r3, #0]
            	len = Custom_Comm_Receive((uint8_t *)buffer);
 800590a:	4808      	ldr	r0, [pc, #32]	@ (800592c <Bootloader+0xc0>)
 800590c:	f7fb fb06 	bl	8000f1c <Custom_Comm_Receive>
 8005910:	4603      	mov	r3, r0
 8005912:	461a      	mov	r2, r3
 8005914:	4b08      	ldr	r3, [pc, #32]	@ (8005938 <Bootloader+0xcc>)
 8005916:	801a      	strh	r2, [r3, #0]
                Validate_And_Execute_Command((uint8_t *)buffer, len);
 8005918:	4b07      	ldr	r3, [pc, #28]	@ (8005938 <Bootloader+0xcc>)
 800591a:	881b      	ldrh	r3, [r3, #0]
 800591c:	4619      	mov	r1, r3
 800591e:	4803      	ldr	r0, [pc, #12]	@ (800592c <Bootloader+0xc0>)
 8005920:	f7ff ff28 	bl	8005774 <Validate_And_Execute_Command>
                break;
 8005924:	e000      	b.n	8005928 <Bootloader+0xbc>
                break;
 8005926:	bf00      	nop
        switch (state) {
 8005928:	e7b4      	b.n	8005894 <Bootloader+0x28>
 800592a:	bf00      	nop
 800592c:	200009e4 	.word	0x200009e4
 8005930:	080072ec 	.word	0x080072ec
 8005934:	20000af4 	.word	0x20000af4
 8005938:	20000aee 	.word	0x20000aee

0800593c <main>:
POST_Result result;


/* =========================== Application CRC Boot Decision =========================== */
int main(void)
{
 800593c:	b590      	push	{r4, r7, lr}
 800593e:	b08f      	sub	sp, #60	@ 0x3c
 8005940:	af04      	add	r7, sp, #16
//	result = CPU_RegisterTest();
//	result = RAM_MarchCTest();



    MCU_Clock_Setup();
 8005942:	f7ff fd81 	bl	8005448 <MCU_Clock_Setup>
    Delay_Config();
 8005946:	f7ff fe41 	bl	80055cc <Delay_Config>
    CRC_Init();
 800594a:	f7fb f96d 	bl	8000c28 <CRC_Init>


    GPIO_Pin_Init(GPIOD, 12, GPIO_Configuration.Mode.General_Purpose_Output,
 800594e:	2001      	movs	r0, #1
    						GPIO_Configuration.Output_Type.Push_Pull,
 8005950:	2400      	movs	r4, #0
							GPIO_Configuration.Speed.Very_High_Speed,
 8005952:	2303      	movs	r3, #3
							GPIO_Configuration.Pull.Pull_Down,
 8005954:	2202      	movs	r2, #2
							GPIO_Configuration.Alternate_Functions.None);
 8005956:	2100      	movs	r1, #0
    GPIO_Pin_Init(GPIOD, 12, GPIO_Configuration.Mode.General_Purpose_Output,
 8005958:	9102      	str	r1, [sp, #8]
 800595a:	9201      	str	r2, [sp, #4]
 800595c:	9300      	str	r3, [sp, #0]
 800595e:	4623      	mov	r3, r4
 8005960:	4602      	mov	r2, r0
 8005962:	210c      	movs	r1, #12
 8005964:	485a      	ldr	r0, [pc, #360]	@ (8005ad0 <main+0x194>)
 8005966:	f7fd fc87 	bl	8003278 <GPIO_Pin_Init>

    GPIO_Pin_Init(GPIOD, 13, GPIO_Configuration.Mode.General_Purpose_Output,
 800596a:	2001      	movs	r0, #1
    						GPIO_Configuration.Output_Type.Push_Pull,
 800596c:	2400      	movs	r4, #0
							GPIO_Configuration.Speed.Very_High_Speed,
 800596e:	2303      	movs	r3, #3
							GPIO_Configuration.Pull.Pull_Down,
 8005970:	2202      	movs	r2, #2
							GPIO_Configuration.Alternate_Functions.None);
 8005972:	2100      	movs	r1, #0
    GPIO_Pin_Init(GPIOD, 13, GPIO_Configuration.Mode.General_Purpose_Output,
 8005974:	9102      	str	r1, [sp, #8]
 8005976:	9201      	str	r2, [sp, #4]
 8005978:	9300      	str	r3, [sp, #0]
 800597a:	4623      	mov	r3, r4
 800597c:	4602      	mov	r2, r0
 800597e:	210d      	movs	r1, #13
 8005980:	4853      	ldr	r0, [pc, #332]	@ (8005ad0 <main+0x194>)
 8005982:	f7fd fc79 	bl	8003278 <GPIO_Pin_Init>
    GPIO_Pin_Init(GPIOD, 14, GPIO_Configuration.Mode.General_Purpose_Output,
 8005986:	2001      	movs	r0, #1
    						GPIO_Configuration.Output_Type.Push_Pull,
 8005988:	2400      	movs	r4, #0
							GPIO_Configuration.Speed.Very_High_Speed,
 800598a:	2303      	movs	r3, #3
							GPIO_Configuration.Pull.Pull_Down,
 800598c:	2202      	movs	r2, #2
							GPIO_Configuration.Alternate_Functions.None);
 800598e:	2100      	movs	r1, #0
    GPIO_Pin_Init(GPIOD, 14, GPIO_Configuration.Mode.General_Purpose_Output,
 8005990:	9102      	str	r1, [sp, #8]
 8005992:	9201      	str	r2, [sp, #4]
 8005994:	9300      	str	r3, [sp, #0]
 8005996:	4623      	mov	r3, r4
 8005998:	4602      	mov	r2, r0
 800599a:	210e      	movs	r1, #14
 800599c:	484c      	ldr	r0, [pc, #304]	@ (8005ad0 <main+0x194>)
 800599e:	f7fd fc6b 	bl	8003278 <GPIO_Pin_Init>
    GPIO_Pin_Init(GPIOD, 15, GPIO_Configuration.Mode.General_Purpose_Output,
 80059a2:	2001      	movs	r0, #1
    						GPIO_Configuration.Output_Type.Push_Pull,
 80059a4:	2400      	movs	r4, #0
							GPIO_Configuration.Speed.Very_High_Speed,
 80059a6:	2303      	movs	r3, #3
							GPIO_Configuration.Pull.Pull_Down,
 80059a8:	2202      	movs	r2, #2
							GPIO_Configuration.Alternate_Functions.None);
 80059aa:	2100      	movs	r1, #0
    GPIO_Pin_Init(GPIOD, 15, GPIO_Configuration.Mode.General_Purpose_Output,
 80059ac:	9102      	str	r1, [sp, #8]
 80059ae:	9201      	str	r2, [sp, #4]
 80059b0:	9300      	str	r3, [sp, #0]
 80059b2:	4623      	mov	r3, r4
 80059b4:	4602      	mov	r2, r0
 80059b6:	210f      	movs	r1, #15
 80059b8:	4845      	ldr	r0, [pc, #276]	@ (8005ad0 <main+0x194>)
 80059ba:	f7fd fc5d 	bl	8003278 <GPIO_Pin_Init>

    for(int i = 0; i < Bootmode_Toggle_Count; i++)
 80059be:	2300      	movs	r3, #0
 80059c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80059c2:	e015      	b.n	80059f0 <main+0xb4>
    {
    	GPIO_Pin_Toggle(GPIOD, 12);
 80059c4:	210c      	movs	r1, #12
 80059c6:	4842      	ldr	r0, [pc, #264]	@ (8005ad0 <main+0x194>)
 80059c8:	f7ff feab 	bl	8005722 <GPIO_Pin_Toggle>
    	GPIO_Pin_Toggle(GPIOD, 13);
 80059cc:	210d      	movs	r1, #13
 80059ce:	4840      	ldr	r0, [pc, #256]	@ (8005ad0 <main+0x194>)
 80059d0:	f7ff fea7 	bl	8005722 <GPIO_Pin_Toggle>
    	GPIO_Pin_Toggle(GPIOD, 14);
 80059d4:	210e      	movs	r1, #14
 80059d6:	483e      	ldr	r0, [pc, #248]	@ (8005ad0 <main+0x194>)
 80059d8:	f7ff fea3 	bl	8005722 <GPIO_Pin_Toggle>
    	GPIO_Pin_Toggle(GPIOD, 15);
 80059dc:	210f      	movs	r1, #15
 80059de:	483c      	ldr	r0, [pc, #240]	@ (8005ad0 <main+0x194>)
 80059e0:	f7ff fe9f 	bl	8005722 <GPIO_Pin_Toggle>
    	Delay_s(1);
 80059e4:	2001      	movs	r0, #1
 80059e6:	f7ff fe53 	bl	8005690 <Delay_s>
    for(int i = 0; i < Bootmode_Toggle_Count; i++)
 80059ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ec:	3301      	adds	r3, #1
 80059ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80059f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059f2:	2b05      	cmp	r3, #5
 80059f4:	dde6      	ble.n	80059c4 <main+0x88>
    }


    GPIO_Pin_Init(GPIOC, 0, GPIO_Configuration.Mode.Input, GPIO_Configuration.Output_Type.None,
 80059f6:	2000      	movs	r0, #0
 80059f8:	2402      	movs	r4, #2
                  GPIO_Configuration.Speed.None, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.None);
 80059fa:	2304      	movs	r3, #4
 80059fc:	2204      	movs	r2, #4
 80059fe:	2100      	movs	r1, #0
    GPIO_Pin_Init(GPIOC, 0, GPIO_Configuration.Mode.Input, GPIO_Configuration.Output_Type.None,
 8005a00:	9102      	str	r1, [sp, #8]
 8005a02:	9201      	str	r2, [sp, #4]
 8005a04:	9300      	str	r3, [sp, #0]
 8005a06:	4623      	mov	r3, r4
 8005a08:	4602      	mov	r2, r0
 8005a0a:	2100      	movs	r1, #0
 8005a0c:	4831      	ldr	r0, [pc, #196]	@ (8005ad4 <main+0x198>)
 8005a0e:	f7fd fc33 	bl	8003278 <GPIO_Pin_Init>

    volatile uint16_t jumper_read = GPIOC->IDR & GPIO_IDR_ID0;
 8005a12:	4b30      	ldr	r3, [pc, #192]	@ (8005ad4 <main+0x198>)
 8005a14:	691b      	ldr	r3, [r3, #16]
 8005a16:	b29b      	uxth	r3, r3
 8005a18:	f003 0301 	and.w	r3, r3, #1
 8005a1c:	b29b      	uxth	r3, r3
 8005a1e:	80fb      	strh	r3, [r7, #6]

    volatile bool firmware_check = false;
 8005a20:	2300      	movs	r3, #0
 8005a22:	717b      	strb	r3, [r7, #5]

    firmware_check = Check_Firmware_Presence();
 8005a24:	f000 fb3e 	bl	80060a4 <Check_Firmware_Presence>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	717b      	strb	r3, [r7, #5]


    if ((jumper_read == 0) || (firmware_check == false)) {
 8005a2c:	88fb      	ldrh	r3, [r7, #6]
 8005a2e:	b29b      	uxth	r3, r3
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d006      	beq.n	8005a42 <main+0x106>
 8005a34:	797b      	ldrb	r3, [r7, #5]
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	f083 0301 	eor.w	r3, r3, #1
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d002      	beq.n	8005a48 <main+0x10c>
        Bootloader();
 8005a42:	f7ff ff13 	bl	800586c <Bootloader>
 8005a46:	e041      	b.n	8005acc <main+0x190>
    } else {

    	   uint32_t APP_SIZE_Temp = __REV(Flash_Read_Single_Word(0x08020000));
 8005a48:	4823      	ldr	r0, [pc, #140]	@ (8005ad8 <main+0x19c>)
 8005a4a:	f7fd fa75 	bl	8002f38 <Flash_Read_Single_Word>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	60fb      	str	r3, [r7, #12]
  return __builtin_bswap32(value);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	ba1b      	rev	r3, r3
 8005a56:	623b      	str	r3, [r7, #32]

    	   uint32_t APP_CRC_Temp = __REV(Flash_Read_Single_Word(0x08020004));
 8005a58:	4820      	ldr	r0, [pc, #128]	@ (8005adc <main+0x1a0>)
 8005a5a:	f7fd fa6d 	bl	8002f38 <Flash_Read_Single_Word>
 8005a5e:	4603      	mov	r3, r0
 8005a60:	613b      	str	r3, [r7, #16]
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	ba1b      	rev	r3, r3
 8005a66:	61fb      	str	r3, [r7, #28]

    	   CRC_Reset();
 8005a68:	f7fb f8ee 	bl	8000c48 <CRC_Reset>
    	   uint32_t Calculated_CRC = CRC_Compute_8Bit_Block(0x08010000, APP_SIZE_Temp);
 8005a6c:	6a39      	ldr	r1, [r7, #32]
 8005a6e:	481c      	ldr	r0, [pc, #112]	@ (8005ae0 <main+0x1a4>)
 8005a70:	f7fb f8fa 	bl	8000c68 <CRC_Compute_8Bit_Block>
 8005a74:	61b8      	str	r0, [r7, #24]

        if (Calculated_CRC == APP_CRC_Temp) {
 8005a76:	69ba      	ldr	r2, [r7, #24]
 8005a78:	69fb      	ldr	r3, [r7, #28]
 8005a7a:	429a      	cmp	r2, r3
 8005a7c:	d126      	bne.n	8005acc <main+0x190>
            // Jump to App




    	Console_Init(115200);
 8005a7e:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 8005a82:	f7fb f959 	bl	8000d38 <Console_Init>
    	printConsole("Jumping from Bootloader to Application 1 \r\n");
 8005a86:	4817      	ldr	r0, [pc, #92]	@ (8005ae4 <main+0x1a8>)
 8005a88:	f7fb f98c 	bl	8000da4 <printConsole>
    	Delay_milli(20);
 8005a8c:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8005a90:	f7ff fddc 	bl	800564c <Delay_milli>
    	printConsole("Application CRC = 0x%x \r\n",CRC_Rec1);
 8005a94:	4b14      	ldr	r3, [pc, #80]	@ (8005ae8 <main+0x1ac>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4619      	mov	r1, r3
 8005a9a:	4814      	ldr	r0, [pc, #80]	@ (8005aec <main+0x1b0>)
 8005a9c:	f7fb f982 	bl	8000da4 <printConsole>
    	Delay_milli(20);
 8005aa0:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8005aa4:	f7ff fdd2 	bl	800564c <Delay_milli>

            MCU_Clock_DeInit();
 8005aa8:	f7ff fd60 	bl	800556c <MCU_Clock_DeInit>
            Systick_DeInit();
 8005aac:	f7ff fe0a 	bl	80056c4 <Systick_DeInit>
  __ASM volatile ("cpsid i" : : : "memory");
 8005ab0:	b672      	cpsid	i
}
 8005ab2:	bf00      	nop
            __disable_irq();
            //working code
            __set_MSP(*((__IO uint32_t*) 0x8010000));
 8005ab4:	4b0a      	ldr	r3, [pc, #40]	@ (8005ae0 <main+0x1a4>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	f383 8808 	msr	MSP, r3
}
 8005ac0:	bf00      	nop
            void (*app_reset_handler)(void) = (void*)(*(volatile uint32_t *)(0x8010000 + 4));
 8005ac2:	4b0b      	ldr	r3, [pc, #44]	@ (8005af0 <main+0x1b4>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	617b      	str	r3, [r7, #20]
            app_reset_handler();
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	4798      	blx	r3
        }
    }

    while (1);
 8005acc:	bf00      	nop
 8005ace:	e7fd      	b.n	8005acc <main+0x190>
 8005ad0:	40020c00 	.word	0x40020c00
 8005ad4:	40020800 	.word	0x40020800
 8005ad8:	08020000 	.word	0x08020000
 8005adc:	08020004 	.word	0x08020004
 8005ae0:	08010000 	.word	0x08010000
 8005ae4:	08006e58 	.word	0x08006e58
 8005ae8:	20000af0 	.word	0x20000af0
 8005aec:	08006e84 	.word	0x08006e84
 8005af0:	08010004 	.word	0x08010004

08005af4 <Connect_Device_Func>:
}

void Connect_Device_Func(void)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b084      	sub	sp, #16
 8005af8:	af04      	add	r7, sp, #16

	GPIO_Pin_High(GPIOD, 12);
 8005afa:	210c      	movs	r1, #12
 8005afc:	4834      	ldr	r0, [pc, #208]	@ (8005bd0 <Connect_Device_Func+0xdc>)
 8005afe:	f7ff fe24 	bl	800574a <GPIO_Pin_High>
	GPIO_Pin_Low(GPIOD, 13);
 8005b02:	210d      	movs	r1, #13
 8005b04:	4832      	ldr	r0, [pc, #200]	@ (8005bd0 <Connect_Device_Func+0xdc>)
 8005b06:	f7ff fdf7 	bl	80056f8 <GPIO_Pin_Low>
	DMA_Memory_To_Memory_Transfer(buffer1, 8, 0, (uint8_t *)buffer, 8, 1, len);
 8005b0a:	4b32      	ldr	r3, [pc, #200]	@ (8005bd4 <Connect_Device_Func+0xe0>)
 8005b0c:	881b      	ldrh	r3, [r3, #0]
 8005b0e:	9302      	str	r3, [sp, #8]
 8005b10:	2301      	movs	r3, #1
 8005b12:	9301      	str	r3, [sp, #4]
 8005b14:	2308      	movs	r3, #8
 8005b16:	9300      	str	r3, [sp, #0]
 8005b18:	4b2f      	ldr	r3, [pc, #188]	@ (8005bd8 <Connect_Device_Func+0xe4>)
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	2108      	movs	r1, #8
 8005b1e:	482f      	ldr	r0, [pc, #188]	@ (8005bdc <Connect_Device_Func+0xe8>)
 8005b20:	f7fd f8e2 	bl	8002ce8 <DMA_Memory_To_Memory_Transfer>

	buffer[0] = 0xAA;
 8005b24:	4b2c      	ldr	r3, [pc, #176]	@ (8005bd8 <Connect_Device_Func+0xe4>)
 8005b26:	22aa      	movs	r2, #170	@ 0xaa
 8005b28:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0x55;
 8005b2a:	4b2b      	ldr	r3, [pc, #172]	@ (8005bd8 <Connect_Device_Func+0xe4>)
 8005b2c:	2255      	movs	r2, #85	@ 0x55
 8005b2e:	705a      	strb	r2, [r3, #1]
	buffer[2] = Connect_Device;
 8005b30:	4b29      	ldr	r3, [pc, #164]	@ (8005bd8 <Connect_Device_Func+0xe4>)
 8005b32:	22a0      	movs	r2, #160	@ 0xa0
 8005b34:	709a      	strb	r2, [r3, #2]
	buffer[3] = Req_ACK;
 8005b36:	4b28      	ldr	r3, [pc, #160]	@ (8005bd8 <Connect_Device_Func+0xe4>)
 8005b38:	2202      	movs	r2, #2
 8005b3a:	70da      	strb	r2, [r3, #3]
	buffer[4] = 5;
 8005b3c:	4b26      	ldr	r3, [pc, #152]	@ (8005bd8 <Connect_Device_Func+0xe4>)
 8005b3e:	2205      	movs	r2, #5
 8005b40:	711a      	strb	r2, [r3, #4]
	buffer[5] = 0x01;
 8005b42:	4b25      	ldr	r3, [pc, #148]	@ (8005bd8 <Connect_Device_Func+0xe4>)
 8005b44:	2201      	movs	r2, #1
 8005b46:	715a      	strb	r2, [r3, #5]
	buffer[6] = 0x19;
 8005b48:	4b23      	ldr	r3, [pc, #140]	@ (8005bd8 <Connect_Device_Func+0xe4>)
 8005b4a:	2219      	movs	r2, #25
 8005b4c:	719a      	strb	r2, [r3, #6]
	buffer[7] = 0x01;
 8005b4e:	4b22      	ldr	r3, [pc, #136]	@ (8005bd8 <Connect_Device_Func+0xe4>)
 8005b50:	2201      	movs	r2, #1
 8005b52:	71da      	strb	r2, [r3, #7]
	buffer[8] = 0x01;
 8005b54:	4b20      	ldr	r3, [pc, #128]	@ (8005bd8 <Connect_Device_Func+0xe4>)
 8005b56:	2201      	movs	r2, #1
 8005b58:	721a      	strb	r2, [r3, #8]
	buffer[9] = 0x01;
 8005b5a:	4b1f      	ldr	r3, [pc, #124]	@ (8005bd8 <Connect_Device_Func+0xe4>)
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	725a      	strb	r2, [r3, #9]
	CRC_Rec1 = CRC_Compute_8Bit_Block(&buffer[2], 8);
 8005b60:	2108      	movs	r1, #8
 8005b62:	481f      	ldr	r0, [pc, #124]	@ (8005be0 <Connect_Device_Func+0xec>)
 8005b64:	f7fb f880 	bl	8000c68 <CRC_Compute_8Bit_Block>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	4a1e      	ldr	r2, [pc, #120]	@ (8005be4 <Connect_Device_Func+0xf0>)
 8005b6c:	6013      	str	r3, [r2, #0]
	buffer[10]  = (CRC_Rec1 & 0xFF000000) >> 24;
 8005b6e:	4b1d      	ldr	r3, [pc, #116]	@ (8005be4 <Connect_Device_Func+0xf0>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	0e1b      	lsrs	r3, r3, #24
 8005b74:	b2da      	uxtb	r2, r3
 8005b76:	4b18      	ldr	r3, [pc, #96]	@ (8005bd8 <Connect_Device_Func+0xe4>)
 8005b78:	729a      	strb	r2, [r3, #10]
	buffer[11]  = (CRC_Rec1 & 0x00FF0000) >> 16;
 8005b7a:	4b1a      	ldr	r3, [pc, #104]	@ (8005be4 <Connect_Device_Func+0xf0>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	0c1b      	lsrs	r3, r3, #16
 8005b80:	b2da      	uxtb	r2, r3
 8005b82:	4b15      	ldr	r3, [pc, #84]	@ (8005bd8 <Connect_Device_Func+0xe4>)
 8005b84:	72da      	strb	r2, [r3, #11]
	buffer[12]  = (CRC_Rec1 & 0x0000FF00) >> 8;
 8005b86:	4b17      	ldr	r3, [pc, #92]	@ (8005be4 <Connect_Device_Func+0xf0>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	0a1b      	lsrs	r3, r3, #8
 8005b8c:	b2da      	uxtb	r2, r3
 8005b8e:	4b12      	ldr	r3, [pc, #72]	@ (8005bd8 <Connect_Device_Func+0xe4>)
 8005b90:	731a      	strb	r2, [r3, #12]
	buffer[13] = (CRC_Rec1 & 0x000000FF) >> 0;
 8005b92:	4b14      	ldr	r3, [pc, #80]	@ (8005be4 <Connect_Device_Func+0xf0>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	b2da      	uxtb	r2, r3
 8005b98:	4b0f      	ldr	r3, [pc, #60]	@ (8005bd8 <Connect_Device_Func+0xe4>)
 8005b9a:	735a      	strb	r2, [r3, #13]
	buffer[14] = 0xBB;
 8005b9c:	4b0e      	ldr	r3, [pc, #56]	@ (8005bd8 <Connect_Device_Func+0xe4>)
 8005b9e:	22bb      	movs	r2, #187	@ 0xbb
 8005ba0:	739a      	strb	r2, [r3, #14]
	buffer[15] = 0x66;
 8005ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8005bd8 <Connect_Device_Func+0xe4>)
 8005ba4:	2266      	movs	r2, #102	@ 0x66
 8005ba6:	73da      	strb	r2, [r3, #15]
	Custom_Comm_Send(buffer, 16);
 8005ba8:	2110      	movs	r1, #16
 8005baa:	480b      	ldr	r0, [pc, #44]	@ (8005bd8 <Connect_Device_Func+0xe4>)
 8005bac:	f7fb f99a 	bl	8000ee4 <Custom_Comm_Send>
	DMA_Memory_To_Memory_Transfer(buffer1, 8, 0, (uint8_t *)buffer, 8, 1, 16);
 8005bb0:	2310      	movs	r3, #16
 8005bb2:	9302      	str	r3, [sp, #8]
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	9301      	str	r3, [sp, #4]
 8005bb8:	2308      	movs	r3, #8
 8005bba:	9300      	str	r3, [sp, #0]
 8005bbc:	4b06      	ldr	r3, [pc, #24]	@ (8005bd8 <Connect_Device_Func+0xe4>)
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	2108      	movs	r1, #8
 8005bc2:	4806      	ldr	r0, [pc, #24]	@ (8005bdc <Connect_Device_Func+0xe8>)
 8005bc4:	f7fd f890 	bl	8002ce8 <DMA_Memory_To_Memory_Transfer>

}
 8005bc8:	bf00      	nop
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}
 8005bce:	bf00      	nop
 8005bd0:	40020c00 	.word	0x40020c00
 8005bd4:	20000aee 	.word	0x20000aee
 8005bd8:	200009e4 	.word	0x200009e4
 8005bdc:	080072ec 	.word	0x080072ec
 8005be0:	200009e6 	.word	0x200009e6
 8005be4:	20000af0 	.word	0x20000af0

08005be8 <Fetch_Info_Func>:

void Fetch_Info_Func(void)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b084      	sub	sp, #16
 8005bec:	af04      	add	r7, sp, #16
	buffer[0] = 0xAA;
 8005bee:	4b2b      	ldr	r3, [pc, #172]	@ (8005c9c <Fetch_Info_Func+0xb4>)
 8005bf0:	22aa      	movs	r2, #170	@ 0xaa
 8005bf2:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0x55;
 8005bf4:	4b29      	ldr	r3, [pc, #164]	@ (8005c9c <Fetch_Info_Func+0xb4>)
 8005bf6:	2255      	movs	r2, #85	@ 0x55
 8005bf8:	705a      	strb	r2, [r3, #1]
	buffer[2] = Fetch_Info;
 8005bfa:	4b28      	ldr	r3, [pc, #160]	@ (8005c9c <Fetch_Info_Func+0xb4>)
 8005bfc:	22a2      	movs	r2, #162	@ 0xa2
 8005bfe:	709a      	strb	r2, [r3, #2]
	buffer[3] = Req_ACK;
 8005c00:	4b26      	ldr	r3, [pc, #152]	@ (8005c9c <Fetch_Info_Func+0xb4>)
 8005c02:	2202      	movs	r2, #2
 8005c04:	70da      	strb	r2, [r3, #3]
	buffer[4] = 5;
 8005c06:	4b25      	ldr	r3, [pc, #148]	@ (8005c9c <Fetch_Info_Func+0xb4>)
 8005c08:	2205      	movs	r2, #5
 8005c0a:	711a      	strb	r2, [r3, #4]
	buffer[5] = 0x01;
 8005c0c:	4b23      	ldr	r3, [pc, #140]	@ (8005c9c <Fetch_Info_Func+0xb4>)
 8005c0e:	2201      	movs	r2, #1
 8005c10:	715a      	strb	r2, [r3, #5]
	buffer[6] = 0x19;
 8005c12:	4b22      	ldr	r3, [pc, #136]	@ (8005c9c <Fetch_Info_Func+0xb4>)
 8005c14:	2219      	movs	r2, #25
 8005c16:	719a      	strb	r2, [r3, #6]
	buffer[7] = 0x01;
 8005c18:	4b20      	ldr	r3, [pc, #128]	@ (8005c9c <Fetch_Info_Func+0xb4>)
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	71da      	strb	r2, [r3, #7]
	buffer[8] = 0x01;
 8005c1e:	4b1f      	ldr	r3, [pc, #124]	@ (8005c9c <Fetch_Info_Func+0xb4>)
 8005c20:	2201      	movs	r2, #1
 8005c22:	721a      	strb	r2, [r3, #8]
	buffer[9] = 0x01;
 8005c24:	4b1d      	ldr	r3, [pc, #116]	@ (8005c9c <Fetch_Info_Func+0xb4>)
 8005c26:	2201      	movs	r2, #1
 8005c28:	725a      	strb	r2, [r3, #9]
	CRC_Rec1 = CRC_Compute_8Bit_Block(&buffer[2], 8);
 8005c2a:	2108      	movs	r1, #8
 8005c2c:	481c      	ldr	r0, [pc, #112]	@ (8005ca0 <Fetch_Info_Func+0xb8>)
 8005c2e:	f7fb f81b 	bl	8000c68 <CRC_Compute_8Bit_Block>
 8005c32:	4603      	mov	r3, r0
 8005c34:	4a1b      	ldr	r2, [pc, #108]	@ (8005ca4 <Fetch_Info_Func+0xbc>)
 8005c36:	6013      	str	r3, [r2, #0]
	buffer[10]  = (CRC_Rec1 & 0xFF000000) >> 24;
 8005c38:	4b1a      	ldr	r3, [pc, #104]	@ (8005ca4 <Fetch_Info_Func+0xbc>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	0e1b      	lsrs	r3, r3, #24
 8005c3e:	b2da      	uxtb	r2, r3
 8005c40:	4b16      	ldr	r3, [pc, #88]	@ (8005c9c <Fetch_Info_Func+0xb4>)
 8005c42:	729a      	strb	r2, [r3, #10]
	buffer[11]  = (CRC_Rec1 & 0x00FF0000) >> 16;
 8005c44:	4b17      	ldr	r3, [pc, #92]	@ (8005ca4 <Fetch_Info_Func+0xbc>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	0c1b      	lsrs	r3, r3, #16
 8005c4a:	b2da      	uxtb	r2, r3
 8005c4c:	4b13      	ldr	r3, [pc, #76]	@ (8005c9c <Fetch_Info_Func+0xb4>)
 8005c4e:	72da      	strb	r2, [r3, #11]
	buffer[12]  = (CRC_Rec1 & 0x0000FF00) >> 8;
 8005c50:	4b14      	ldr	r3, [pc, #80]	@ (8005ca4 <Fetch_Info_Func+0xbc>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	0a1b      	lsrs	r3, r3, #8
 8005c56:	b2da      	uxtb	r2, r3
 8005c58:	4b10      	ldr	r3, [pc, #64]	@ (8005c9c <Fetch_Info_Func+0xb4>)
 8005c5a:	731a      	strb	r2, [r3, #12]
	buffer[13] = (CRC_Rec1 & 0x000000FF) >> 0;
 8005c5c:	4b11      	ldr	r3, [pc, #68]	@ (8005ca4 <Fetch_Info_Func+0xbc>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	b2da      	uxtb	r2, r3
 8005c62:	4b0e      	ldr	r3, [pc, #56]	@ (8005c9c <Fetch_Info_Func+0xb4>)
 8005c64:	735a      	strb	r2, [r3, #13]
	buffer[14] = 0xBB;
 8005c66:	4b0d      	ldr	r3, [pc, #52]	@ (8005c9c <Fetch_Info_Func+0xb4>)
 8005c68:	22bb      	movs	r2, #187	@ 0xbb
 8005c6a:	739a      	strb	r2, [r3, #14]
	buffer[15] = 0x66;
 8005c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8005c9c <Fetch_Info_Func+0xb4>)
 8005c6e:	2266      	movs	r2, #102	@ 0x66
 8005c70:	73da      	strb	r2, [r3, #15]
	Custom_Comm_Send(buffer, 16);
 8005c72:	2110      	movs	r1, #16
 8005c74:	4809      	ldr	r0, [pc, #36]	@ (8005c9c <Fetch_Info_Func+0xb4>)
 8005c76:	f7fb f935 	bl	8000ee4 <Custom_Comm_Send>
	DMA_Memory_To_Memory_Transfer(buffer1, 8,0, (uint8_t *)buffer, 8, 1, 256);
 8005c7a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005c7e:	9302      	str	r3, [sp, #8]
 8005c80:	2301      	movs	r3, #1
 8005c82:	9301      	str	r3, [sp, #4]
 8005c84:	2308      	movs	r3, #8
 8005c86:	9300      	str	r3, [sp, #0]
 8005c88:	4b04      	ldr	r3, [pc, #16]	@ (8005c9c <Fetch_Info_Func+0xb4>)
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	2108      	movs	r1, #8
 8005c8e:	4806      	ldr	r0, [pc, #24]	@ (8005ca8 <Fetch_Info_Func+0xc0>)
 8005c90:	f7fd f82a 	bl	8002ce8 <DMA_Memory_To_Memory_Transfer>

	//	DMA_Memory_To_Memory_Transfer(buffer1, 8,8, (uint8_t *)buffer, 0, 1, 256);
}
 8005c94:	bf00      	nop
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}
 8005c9a:	bf00      	nop
 8005c9c:	200009e4 	.word	0x200009e4
 8005ca0:	200009e6 	.word	0x200009e6
 8005ca4:	20000af0 	.word	0x20000af0
 8005ca8:	080072ec 	.word	0x080072ec

08005cac <Disconnect_Device_Func>:

void Disconnect_Device_Func(void)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b084      	sub	sp, #16
 8005cb0:	af04      	add	r7, sp, #16

	GPIO_Pin_High(GPIOD, 13);
 8005cb2:	210d      	movs	r1, #13
 8005cb4:	482c      	ldr	r0, [pc, #176]	@ (8005d68 <Disconnect_Device_Func+0xbc>)
 8005cb6:	f7ff fd48 	bl	800574a <GPIO_Pin_High>
	GPIO_Pin_Low(GPIOD, 12);
 8005cba:	210c      	movs	r1, #12
 8005cbc:	482a      	ldr	r0, [pc, #168]	@ (8005d68 <Disconnect_Device_Func+0xbc>)
 8005cbe:	f7ff fd1b 	bl	80056f8 <GPIO_Pin_Low>
	DMA_Memory_To_Memory_Transfer(buffer1, 8, 0, (uint8_t *)buffer, 8, 1, len);
 8005cc2:	4b2a      	ldr	r3, [pc, #168]	@ (8005d6c <Disconnect_Device_Func+0xc0>)
 8005cc4:	881b      	ldrh	r3, [r3, #0]
 8005cc6:	9302      	str	r3, [sp, #8]
 8005cc8:	2301      	movs	r3, #1
 8005cca:	9301      	str	r3, [sp, #4]
 8005ccc:	2308      	movs	r3, #8
 8005cce:	9300      	str	r3, [sp, #0]
 8005cd0:	4b27      	ldr	r3, [pc, #156]	@ (8005d70 <Disconnect_Device_Func+0xc4>)
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	2108      	movs	r1, #8
 8005cd6:	4827      	ldr	r0, [pc, #156]	@ (8005d74 <Disconnect_Device_Func+0xc8>)
 8005cd8:	f7fd f806 	bl	8002ce8 <DMA_Memory_To_Memory_Transfer>

	buffer[0] = 0xAA;
 8005cdc:	4b24      	ldr	r3, [pc, #144]	@ (8005d70 <Disconnect_Device_Func+0xc4>)
 8005cde:	22aa      	movs	r2, #170	@ 0xaa
 8005ce0:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0x55;
 8005ce2:	4b23      	ldr	r3, [pc, #140]	@ (8005d70 <Disconnect_Device_Func+0xc4>)
 8005ce4:	2255      	movs	r2, #85	@ 0x55
 8005ce6:	705a      	strb	r2, [r3, #1]
	buffer[2] = Disconnect_Device;
 8005ce8:	4b21      	ldr	r3, [pc, #132]	@ (8005d70 <Disconnect_Device_Func+0xc4>)
 8005cea:	22a1      	movs	r2, #161	@ 0xa1
 8005cec:	709a      	strb	r2, [r3, #2]
	buffer[3] = Req_ACK;
 8005cee:	4b20      	ldr	r3, [pc, #128]	@ (8005d70 <Disconnect_Device_Func+0xc4>)
 8005cf0:	2202      	movs	r2, #2
 8005cf2:	70da      	strb	r2, [r3, #3]
	buffer[4] = 0;
 8005cf4:	4b1e      	ldr	r3, [pc, #120]	@ (8005d70 <Disconnect_Device_Func+0xc4>)
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	711a      	strb	r2, [r3, #4]
	CRC_Rec1 = CRC_Compute_8Bit_Block(&buffer[2], 7);
 8005cfa:	2107      	movs	r1, #7
 8005cfc:	481e      	ldr	r0, [pc, #120]	@ (8005d78 <Disconnect_Device_Func+0xcc>)
 8005cfe:	f7fa ffb3 	bl	8000c68 <CRC_Compute_8Bit_Block>
 8005d02:	4603      	mov	r3, r0
 8005d04:	4a1d      	ldr	r2, [pc, #116]	@ (8005d7c <Disconnect_Device_Func+0xd0>)
 8005d06:	6013      	str	r3, [r2, #0]
	buffer[5]  = (CRC_Rec1 & 0xFF000000) >> 24;
 8005d08:	4b1c      	ldr	r3, [pc, #112]	@ (8005d7c <Disconnect_Device_Func+0xd0>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	0e1b      	lsrs	r3, r3, #24
 8005d0e:	b2da      	uxtb	r2, r3
 8005d10:	4b17      	ldr	r3, [pc, #92]	@ (8005d70 <Disconnect_Device_Func+0xc4>)
 8005d12:	715a      	strb	r2, [r3, #5]
	buffer[6]  = (CRC_Rec1 & 0x00FF0000) >> 16;
 8005d14:	4b19      	ldr	r3, [pc, #100]	@ (8005d7c <Disconnect_Device_Func+0xd0>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	0c1b      	lsrs	r3, r3, #16
 8005d1a:	b2da      	uxtb	r2, r3
 8005d1c:	4b14      	ldr	r3, [pc, #80]	@ (8005d70 <Disconnect_Device_Func+0xc4>)
 8005d1e:	719a      	strb	r2, [r3, #6]
	buffer[7]  = (CRC_Rec1 & 0x0000FF00) >> 8;
 8005d20:	4b16      	ldr	r3, [pc, #88]	@ (8005d7c <Disconnect_Device_Func+0xd0>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	0a1b      	lsrs	r3, r3, #8
 8005d26:	b2da      	uxtb	r2, r3
 8005d28:	4b11      	ldr	r3, [pc, #68]	@ (8005d70 <Disconnect_Device_Func+0xc4>)
 8005d2a:	71da      	strb	r2, [r3, #7]
	buffer[8] = (CRC_Rec1 & 0x000000FF) >> 0;
 8005d2c:	4b13      	ldr	r3, [pc, #76]	@ (8005d7c <Disconnect_Device_Func+0xd0>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	b2da      	uxtb	r2, r3
 8005d32:	4b0f      	ldr	r3, [pc, #60]	@ (8005d70 <Disconnect_Device_Func+0xc4>)
 8005d34:	721a      	strb	r2, [r3, #8]
	buffer[9] = 0xBB;
 8005d36:	4b0e      	ldr	r3, [pc, #56]	@ (8005d70 <Disconnect_Device_Func+0xc4>)
 8005d38:	22bb      	movs	r2, #187	@ 0xbb
 8005d3a:	725a      	strb	r2, [r3, #9]
	buffer[10] = 0x66;
 8005d3c:	4b0c      	ldr	r3, [pc, #48]	@ (8005d70 <Disconnect_Device_Func+0xc4>)
 8005d3e:	2266      	movs	r2, #102	@ 0x66
 8005d40:	729a      	strb	r2, [r3, #10]
	Custom_Comm_Send(buffer, 11);
 8005d42:	210b      	movs	r1, #11
 8005d44:	480a      	ldr	r0, [pc, #40]	@ (8005d70 <Disconnect_Device_Func+0xc4>)
 8005d46:	f7fb f8cd 	bl	8000ee4 <Custom_Comm_Send>
	DMA_Memory_To_Memory_Transfer(buffer1, 8, 0, (uint8_t *)buffer, 8, 1, 11);
 8005d4a:	230b      	movs	r3, #11
 8005d4c:	9302      	str	r3, [sp, #8]
 8005d4e:	2301      	movs	r3, #1
 8005d50:	9301      	str	r3, [sp, #4]
 8005d52:	2308      	movs	r3, #8
 8005d54:	9300      	str	r3, [sp, #0]
 8005d56:	4b06      	ldr	r3, [pc, #24]	@ (8005d70 <Disconnect_Device_Func+0xc4>)
 8005d58:	2200      	movs	r2, #0
 8005d5a:	2108      	movs	r1, #8
 8005d5c:	4805      	ldr	r0, [pc, #20]	@ (8005d74 <Disconnect_Device_Func+0xc8>)
 8005d5e:	f7fc ffc3 	bl	8002ce8 <DMA_Memory_To_Memory_Transfer>

}
 8005d62:	bf00      	nop
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}
 8005d68:	40020c00 	.word	0x40020c00
 8005d6c:	20000aee 	.word	0x20000aee
 8005d70:	200009e4 	.word	0x200009e4
 8005d74:	080072ec 	.word	0x080072ec
 8005d78:	200009e6 	.word	0x200009e6
 8005d7c:	20000af0 	.word	0x20000af0

08005d80 <Write_Firmware_Func>:


void Write_Firmware_Func(void)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b084      	sub	sp, #16
 8005d84:	af04      	add	r7, sp, #16

	Flash_Unlock();
 8005d86:	f7fd f879 	bl	8002e7c <Flash_Unlock>
//	Flash_Write_Enable();
    FLASH->CR &= ~FLASH_CR_PSIZE;
 8005d8a:	4b41      	ldr	r3, [pc, #260]	@ (8005e90 <Write_Firmware_Func+0x110>)
 8005d8c:	691b      	ldr	r3, [r3, #16]
 8005d8e:	4a40      	ldr	r2, [pc, #256]	@ (8005e90 <Write_Firmware_Func+0x110>)
 8005d90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d94:	6113      	str	r3, [r2, #16]
    FLASH->CR |= (0 << FLASH_CR_PSIZE_Pos);
 8005d96:	4b3e      	ldr	r3, [pc, #248]	@ (8005e90 <Write_Firmware_Func+0x110>)
 8005d98:	4a3d      	ldr	r2, [pc, #244]	@ (8005e90 <Write_Firmware_Func+0x110>)
 8005d9a:	691b      	ldr	r3, [r3, #16]
 8005d9c:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 8005d9e:	4b3c      	ldr	r3, [pc, #240]	@ (8005e90 <Write_Firmware_Func+0x110>)
 8005da0:	691b      	ldr	r3, [r3, #16]
 8005da2:	4a3b      	ldr	r2, [pc, #236]	@ (8005e90 <Write_Firmware_Func+0x110>)
 8005da4:	f043 0301 	orr.w	r3, r3, #1
 8005da8:	6113      	str	r3, [r2, #16]
	DMA_Memory_To_Memory_Transfer(&buffer[5], 8, 1, flash_temp_address, 8, 1, buffer[4]);
 8005daa:	4b3a      	ldr	r3, [pc, #232]	@ (8005e94 <Write_Firmware_Func+0x114>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	461a      	mov	r2, r3
 8005db0:	4b39      	ldr	r3, [pc, #228]	@ (8005e98 <Write_Firmware_Func+0x118>)
 8005db2:	791b      	ldrb	r3, [r3, #4]
 8005db4:	b2db      	uxtb	r3, r3
 8005db6:	9302      	str	r3, [sp, #8]
 8005db8:	2301      	movs	r3, #1
 8005dba:	9301      	str	r3, [sp, #4]
 8005dbc:	2308      	movs	r3, #8
 8005dbe:	9300      	str	r3, [sp, #0]
 8005dc0:	4613      	mov	r3, r2
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	2108      	movs	r1, #8
 8005dc6:	4835      	ldr	r0, [pc, #212]	@ (8005e9c <Write_Firmware_Func+0x11c>)
 8005dc8:	f7fc ff8e 	bl	8002ce8 <DMA_Memory_To_Memory_Transfer>
   Flash_Write_Disable();
 8005dcc:	f7fd f89e 	bl	8002f0c <Flash_Write_Disable>
   Flash_Lock();
 8005dd0:	f7fd f872 	bl	8002eb8 <Flash_Lock>
	flash_temp_address += (buffer[4]);
 8005dd4:	4b30      	ldr	r3, [pc, #192]	@ (8005e98 <Write_Firmware_Func+0x118>)
 8005dd6:	791b      	ldrb	r3, [r3, #4]
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	461a      	mov	r2, r3
 8005ddc:	4b2d      	ldr	r3, [pc, #180]	@ (8005e94 <Write_Firmware_Func+0x114>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4413      	add	r3, r2
 8005de2:	4a2c      	ldr	r2, [pc, #176]	@ (8005e94 <Write_Firmware_Func+0x114>)
 8005de4:	6013      	str	r3, [r2, #0]

	// Write Flash Memory
	DMA_Memory_To_Memory_Transfer(buffer1, 8,0, (uint8_t *)buffer, 8, 1, PACKET_LENGTH_MAX);
 8005de6:	f44f 7385 	mov.w	r3, #266	@ 0x10a
 8005dea:	9302      	str	r3, [sp, #8]
 8005dec:	2301      	movs	r3, #1
 8005dee:	9301      	str	r3, [sp, #4]
 8005df0:	2308      	movs	r3, #8
 8005df2:	9300      	str	r3, [sp, #0]
 8005df4:	4b28      	ldr	r3, [pc, #160]	@ (8005e98 <Write_Firmware_Func+0x118>)
 8005df6:	2200      	movs	r2, #0
 8005df8:	2108      	movs	r1, #8
 8005dfa:	4829      	ldr	r0, [pc, #164]	@ (8005ea0 <Write_Firmware_Func+0x120>)
 8005dfc:	f7fc ff74 	bl	8002ce8 <DMA_Memory_To_Memory_Transfer>
	buffer[0] = 0xAA;
 8005e00:	4b25      	ldr	r3, [pc, #148]	@ (8005e98 <Write_Firmware_Func+0x118>)
 8005e02:	22aa      	movs	r2, #170	@ 0xaa
 8005e04:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0x55;
 8005e06:	4b24      	ldr	r3, [pc, #144]	@ (8005e98 <Write_Firmware_Func+0x118>)
 8005e08:	2255      	movs	r2, #85	@ 0x55
 8005e0a:	705a      	strb	r2, [r3, #1]
	buffer[2] = Write_Firmware;
 8005e0c:	4b22      	ldr	r3, [pc, #136]	@ (8005e98 <Write_Firmware_Func+0x118>)
 8005e0e:	22a3      	movs	r2, #163	@ 0xa3
 8005e10:	709a      	strb	r2, [r3, #2]
	buffer[3] = Req_ACK;
 8005e12:	4b21      	ldr	r3, [pc, #132]	@ (8005e98 <Write_Firmware_Func+0x118>)
 8005e14:	2202      	movs	r2, #2
 8005e16:	70da      	strb	r2, [r3, #3]
	buffer[4] = Req_ACK;
 8005e18:	4b1f      	ldr	r3, [pc, #124]	@ (8005e98 <Write_Firmware_Func+0x118>)
 8005e1a:	2202      	movs	r2, #2
 8005e1c:	711a      	strb	r2, [r3, #4]
	CRC_Rec1 = CRC_Compute_8Bit_Block(&buffer[2], 7);
 8005e1e:	2107      	movs	r1, #7
 8005e20:	4820      	ldr	r0, [pc, #128]	@ (8005ea4 <Write_Firmware_Func+0x124>)
 8005e22:	f7fa ff21 	bl	8000c68 <CRC_Compute_8Bit_Block>
 8005e26:	4603      	mov	r3, r0
 8005e28:	4a1f      	ldr	r2, [pc, #124]	@ (8005ea8 <Write_Firmware_Func+0x128>)
 8005e2a:	6013      	str	r3, [r2, #0]
	buffer[5]  = (CRC_Rec1 & 0xFF000000) >> 24;
 8005e2c:	4b1e      	ldr	r3, [pc, #120]	@ (8005ea8 <Write_Firmware_Func+0x128>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	0e1b      	lsrs	r3, r3, #24
 8005e32:	b2da      	uxtb	r2, r3
 8005e34:	4b18      	ldr	r3, [pc, #96]	@ (8005e98 <Write_Firmware_Func+0x118>)
 8005e36:	715a      	strb	r2, [r3, #5]
	buffer[6]  = (CRC_Rec1 & 0x00FF0000) >> 16;
 8005e38:	4b1b      	ldr	r3, [pc, #108]	@ (8005ea8 <Write_Firmware_Func+0x128>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	0c1b      	lsrs	r3, r3, #16
 8005e3e:	b2da      	uxtb	r2, r3
 8005e40:	4b15      	ldr	r3, [pc, #84]	@ (8005e98 <Write_Firmware_Func+0x118>)
 8005e42:	719a      	strb	r2, [r3, #6]
	buffer[7]  = (CRC_Rec1 & 0x0000FF00) >> 8;
 8005e44:	4b18      	ldr	r3, [pc, #96]	@ (8005ea8 <Write_Firmware_Func+0x128>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	0a1b      	lsrs	r3, r3, #8
 8005e4a:	b2da      	uxtb	r2, r3
 8005e4c:	4b12      	ldr	r3, [pc, #72]	@ (8005e98 <Write_Firmware_Func+0x118>)
 8005e4e:	71da      	strb	r2, [r3, #7]
	buffer[8] = (CRC_Rec1 & 0x000000FF) >> 0;
 8005e50:	4b15      	ldr	r3, [pc, #84]	@ (8005ea8 <Write_Firmware_Func+0x128>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	b2da      	uxtb	r2, r3
 8005e56:	4b10      	ldr	r3, [pc, #64]	@ (8005e98 <Write_Firmware_Func+0x118>)
 8005e58:	721a      	strb	r2, [r3, #8]
	buffer[0] = 0xBB;
 8005e5a:	4b0f      	ldr	r3, [pc, #60]	@ (8005e98 <Write_Firmware_Func+0x118>)
 8005e5c:	22bb      	movs	r2, #187	@ 0xbb
 8005e5e:	701a      	strb	r2, [r3, #0]
	buffer[10] = 0x66;
 8005e60:	4b0d      	ldr	r3, [pc, #52]	@ (8005e98 <Write_Firmware_Func+0x118>)
 8005e62:	2266      	movs	r2, #102	@ 0x66
 8005e64:	729a      	strb	r2, [r3, #10]
	Custom_Comm_Send(buffer, 11);
 8005e66:	210b      	movs	r1, #11
 8005e68:	480b      	ldr	r0, [pc, #44]	@ (8005e98 <Write_Firmware_Func+0x118>)
 8005e6a:	f7fb f83b 	bl	8000ee4 <Custom_Comm_Send>
	DMA_Memory_To_Memory_Transfer(buffer1, 8,0, (uint8_t *)buffer, 8, 1, PACKET_LENGTH_MAX);
 8005e6e:	f44f 7385 	mov.w	r3, #266	@ 0x10a
 8005e72:	9302      	str	r3, [sp, #8]
 8005e74:	2301      	movs	r3, #1
 8005e76:	9301      	str	r3, [sp, #4]
 8005e78:	2308      	movs	r3, #8
 8005e7a:	9300      	str	r3, [sp, #0]
 8005e7c:	4b06      	ldr	r3, [pc, #24]	@ (8005e98 <Write_Firmware_Func+0x118>)
 8005e7e:	2200      	movs	r2, #0
 8005e80:	2108      	movs	r1, #8
 8005e82:	4807      	ldr	r0, [pc, #28]	@ (8005ea0 <Write_Firmware_Func+0x120>)
 8005e84:	f7fc ff30 	bl	8002ce8 <DMA_Memory_To_Memory_Transfer>

}
 8005e88:	bf00      	nop
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	bf00      	nop
 8005e90:	40023c00 	.word	0x40023c00
 8005e94:	20000000 	.word	0x20000000
 8005e98:	200009e4 	.word	0x200009e4
 8005e9c:	200009e9 	.word	0x200009e9
 8005ea0:	080072ec 	.word	0x080072ec
 8005ea4:	200009e6 	.word	0x200009e6
 8005ea8:	20000af0 	.word	0x20000af0

08005eac <Read_Firmware_Func>:

void Read_Firmware_Func(void)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b084      	sub	sp, #16
 8005eb0:	af04      	add	r7, sp, #16
	buffer[0] = 0xAA;
 8005eb2:	4b22      	ldr	r3, [pc, #136]	@ (8005f3c <Read_Firmware_Func+0x90>)
 8005eb4:	22aa      	movs	r2, #170	@ 0xaa
 8005eb6:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0x55;
 8005eb8:	4b20      	ldr	r3, [pc, #128]	@ (8005f3c <Read_Firmware_Func+0x90>)
 8005eba:	2255      	movs	r2, #85	@ 0x55
 8005ebc:	705a      	strb	r2, [r3, #1]
	buffer[2] = Read_Firmware;
 8005ebe:	4b1f      	ldr	r3, [pc, #124]	@ (8005f3c <Read_Firmware_Func+0x90>)
 8005ec0:	22a4      	movs	r2, #164	@ 0xa4
 8005ec2:	709a      	strb	r2, [r3, #2]
	buffer[3] = Req_ACK;
 8005ec4:	4b1d      	ldr	r3, [pc, #116]	@ (8005f3c <Read_Firmware_Func+0x90>)
 8005ec6:	2202      	movs	r2, #2
 8005ec8:	70da      	strb	r2, [r3, #3]
	//Read Flash Memory
	CRC_Rec1 = CRC_Compute_8Bit_Block(&buffer[2],3);
 8005eca:	2103      	movs	r1, #3
 8005ecc:	481c      	ldr	r0, [pc, #112]	@ (8005f40 <Read_Firmware_Func+0x94>)
 8005ece:	f7fa fecb 	bl	8000c68 <CRC_Compute_8Bit_Block>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	4a1b      	ldr	r2, [pc, #108]	@ (8005f44 <Read_Firmware_Func+0x98>)
 8005ed6:	6013      	str	r3, [r2, #0]
	buffer[9]  = (CRC_Rec1 & 0xFF000000) >> 24;
 8005ed8:	4b1a      	ldr	r3, [pc, #104]	@ (8005f44 <Read_Firmware_Func+0x98>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	0e1b      	lsrs	r3, r3, #24
 8005ede:	b2da      	uxtb	r2, r3
 8005ee0:	4b16      	ldr	r3, [pc, #88]	@ (8005f3c <Read_Firmware_Func+0x90>)
 8005ee2:	725a      	strb	r2, [r3, #9]
	buffer[10]  = (CRC_Rec1 & 0x00FF0000) >> 16;
 8005ee4:	4b17      	ldr	r3, [pc, #92]	@ (8005f44 <Read_Firmware_Func+0x98>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	0c1b      	lsrs	r3, r3, #16
 8005eea:	b2da      	uxtb	r2, r3
 8005eec:	4b13      	ldr	r3, [pc, #76]	@ (8005f3c <Read_Firmware_Func+0x90>)
 8005eee:	729a      	strb	r2, [r3, #10]
	buffer[11]  = (CRC_Rec1 & 0x0000FF00) >> 8;
 8005ef0:	4b14      	ldr	r3, [pc, #80]	@ (8005f44 <Read_Firmware_Func+0x98>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	0a1b      	lsrs	r3, r3, #8
 8005ef6:	b2da      	uxtb	r2, r3
 8005ef8:	4b10      	ldr	r3, [pc, #64]	@ (8005f3c <Read_Firmware_Func+0x90>)
 8005efa:	72da      	strb	r2, [r3, #11]
	buffer[12] = (CRC_Rec1 & 0x000000FF) >> 0;
 8005efc:	4b11      	ldr	r3, [pc, #68]	@ (8005f44 <Read_Firmware_Func+0x98>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	b2da      	uxtb	r2, r3
 8005f02:	4b0e      	ldr	r3, [pc, #56]	@ (8005f3c <Read_Firmware_Func+0x90>)
 8005f04:	731a      	strb	r2, [r3, #12]
	buffer[13] = 0xBB;
 8005f06:	4b0d      	ldr	r3, [pc, #52]	@ (8005f3c <Read_Firmware_Func+0x90>)
 8005f08:	22bb      	movs	r2, #187	@ 0xbb
 8005f0a:	735a      	strb	r2, [r3, #13]
	buffer[14] = 0x66;
 8005f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8005f3c <Read_Firmware_Func+0x90>)
 8005f0e:	2266      	movs	r2, #102	@ 0x66
 8005f10:	739a      	strb	r2, [r3, #14]
	Custom_Comm_Send(buffer, 14);
 8005f12:	210e      	movs	r1, #14
 8005f14:	4809      	ldr	r0, [pc, #36]	@ (8005f3c <Read_Firmware_Func+0x90>)
 8005f16:	f7fa ffe5 	bl	8000ee4 <Custom_Comm_Send>
	DMA_Memory_To_Memory_Transfer(buffer1, 8,0, (uint8_t *)buffer, 8, 1, 256);
 8005f1a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005f1e:	9302      	str	r3, [sp, #8]
 8005f20:	2301      	movs	r3, #1
 8005f22:	9301      	str	r3, [sp, #4]
 8005f24:	2308      	movs	r3, #8
 8005f26:	9300      	str	r3, [sp, #0]
 8005f28:	4b04      	ldr	r3, [pc, #16]	@ (8005f3c <Read_Firmware_Func+0x90>)
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	2108      	movs	r1, #8
 8005f2e:	4806      	ldr	r0, [pc, #24]	@ (8005f48 <Read_Firmware_Func+0x9c>)
 8005f30:	f7fc feda 	bl	8002ce8 <DMA_Memory_To_Memory_Transfer>
}
 8005f34:	bf00      	nop
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}
 8005f3a:	bf00      	nop
 8005f3c:	200009e4 	.word	0x200009e4
 8005f40:	200009e6 	.word	0x200009e6
 8005f44:	20000af0 	.word	0x20000af0
 8005f48:	080072ec 	.word	0x080072ec

08005f4c <Erase_Firmware_Func>:

void Erase_Firmware_Func(void)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b084      	sub	sp, #16
 8005f50:	af04      	add	r7, sp, #16
	Flash_Unlock();
 8005f52:	f7fc ff93 	bl	8002e7c <Flash_Unlock>
	Flash_Write_Enable();
 8005f56:	f7fc ffbf 	bl	8002ed8 <Flash_Write_Enable>
	Flash_Erase_Sector(Sector_4_0x08010000);
 8005f5a:	2004      	movs	r0, #4
 8005f5c:	f7fd f806 	bl	8002f6c <Flash_Erase_Sector>
	Flash_Write_Disable();
 8005f60:	f7fc ffd4 	bl	8002f0c <Flash_Write_Disable>
	Flash_Lock();
 8005f64:	f7fc ffa8 	bl	8002eb8 <Flash_Lock>
	buffer[0] = 0xAA;
 8005f68:	4b22      	ldr	r3, [pc, #136]	@ (8005ff4 <Erase_Firmware_Func+0xa8>)
 8005f6a:	22aa      	movs	r2, #170	@ 0xaa
 8005f6c:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0x55;
 8005f6e:	4b21      	ldr	r3, [pc, #132]	@ (8005ff4 <Erase_Firmware_Func+0xa8>)
 8005f70:	2255      	movs	r2, #85	@ 0x55
 8005f72:	705a      	strb	r2, [r3, #1]
	buffer[2] = Erase_Firmware;
 8005f74:	4b1f      	ldr	r3, [pc, #124]	@ (8005ff4 <Erase_Firmware_Func+0xa8>)
 8005f76:	22a5      	movs	r2, #165	@ 0xa5
 8005f78:	709a      	strb	r2, [r3, #2]
	buffer[3] = Req_ACK;
 8005f7a:	4b1e      	ldr	r3, [pc, #120]	@ (8005ff4 <Erase_Firmware_Func+0xa8>)
 8005f7c:	2202      	movs	r2, #2
 8005f7e:	70da      	strb	r2, [r3, #3]
	buffer[4] = 0x00;
 8005f80:	4b1c      	ldr	r3, [pc, #112]	@ (8005ff4 <Erase_Firmware_Func+0xa8>)
 8005f82:	2200      	movs	r2, #0
 8005f84:	711a      	strb	r2, [r3, #4]
	//Read Flash Memory
	CRC_Rec1   = CRC_Compute_8Bit_Block(&buffer[2], 3);
 8005f86:	2103      	movs	r1, #3
 8005f88:	481b      	ldr	r0, [pc, #108]	@ (8005ff8 <Erase_Firmware_Func+0xac>)
 8005f8a:	f7fa fe6d 	bl	8000c68 <CRC_Compute_8Bit_Block>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	4a1a      	ldr	r2, [pc, #104]	@ (8005ffc <Erase_Firmware_Func+0xb0>)
 8005f92:	6013      	str	r3, [r2, #0]
	buffer[5]  = (CRC_Rec1 & 0xFF000000) >> 24;
 8005f94:	4b19      	ldr	r3, [pc, #100]	@ (8005ffc <Erase_Firmware_Func+0xb0>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	0e1b      	lsrs	r3, r3, #24
 8005f9a:	b2da      	uxtb	r2, r3
 8005f9c:	4b15      	ldr	r3, [pc, #84]	@ (8005ff4 <Erase_Firmware_Func+0xa8>)
 8005f9e:	715a      	strb	r2, [r3, #5]
	buffer[6] = (CRC_Rec1 & 0x00FF0000) >> 16;
 8005fa0:	4b16      	ldr	r3, [pc, #88]	@ (8005ffc <Erase_Firmware_Func+0xb0>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	0c1b      	lsrs	r3, r3, #16
 8005fa6:	b2da      	uxtb	r2, r3
 8005fa8:	4b12      	ldr	r3, [pc, #72]	@ (8005ff4 <Erase_Firmware_Func+0xa8>)
 8005faa:	719a      	strb	r2, [r3, #6]
	buffer[7] = (CRC_Rec1 & 0x0000FF00) >> 8;
 8005fac:	4b13      	ldr	r3, [pc, #76]	@ (8005ffc <Erase_Firmware_Func+0xb0>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	0a1b      	lsrs	r3, r3, #8
 8005fb2:	b2da      	uxtb	r2, r3
 8005fb4:	4b0f      	ldr	r3, [pc, #60]	@ (8005ff4 <Erase_Firmware_Func+0xa8>)
 8005fb6:	71da      	strb	r2, [r3, #7]
	buffer[8] = (CRC_Rec1 & 0x000000FF) >> 0;
 8005fb8:	4b10      	ldr	r3, [pc, #64]	@ (8005ffc <Erase_Firmware_Func+0xb0>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	b2da      	uxtb	r2, r3
 8005fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8005ff4 <Erase_Firmware_Func+0xa8>)
 8005fc0:	721a      	strb	r2, [r3, #8]
	buffer[9] = 0xBB;
 8005fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8005ff4 <Erase_Firmware_Func+0xa8>)
 8005fc4:	22bb      	movs	r2, #187	@ 0xbb
 8005fc6:	725a      	strb	r2, [r3, #9]
	buffer[10] = 0x66;
 8005fc8:	4b0a      	ldr	r3, [pc, #40]	@ (8005ff4 <Erase_Firmware_Func+0xa8>)
 8005fca:	2266      	movs	r2, #102	@ 0x66
 8005fcc:	729a      	strb	r2, [r3, #10]
	Custom_Comm_Send(buffer, 11);
 8005fce:	210b      	movs	r1, #11
 8005fd0:	4808      	ldr	r0, [pc, #32]	@ (8005ff4 <Erase_Firmware_Func+0xa8>)
 8005fd2:	f7fa ff87 	bl	8000ee4 <Custom_Comm_Send>
	DMA_Memory_To_Memory_Transfer(buffer1, 8,0, (uint8_t *)buffer, 8, 1, 11);
 8005fd6:	230b      	movs	r3, #11
 8005fd8:	9302      	str	r3, [sp, #8]
 8005fda:	2301      	movs	r3, #1
 8005fdc:	9301      	str	r3, [sp, #4]
 8005fde:	2308      	movs	r3, #8
 8005fe0:	9300      	str	r3, [sp, #0]
 8005fe2:	4b04      	ldr	r3, [pc, #16]	@ (8005ff4 <Erase_Firmware_Func+0xa8>)
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	2108      	movs	r1, #8
 8005fe8:	4805      	ldr	r0, [pc, #20]	@ (8006000 <Erase_Firmware_Func+0xb4>)
 8005fea:	f7fc fe7d 	bl	8002ce8 <DMA_Memory_To_Memory_Transfer>
}
 8005fee:	bf00      	nop
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	bd80      	pop	{r7, pc}
 8005ff4:	200009e4 	.word	0x200009e4
 8005ff8:	200009e6 	.word	0x200009e6
 8005ffc:	20000af0 	.word	0x20000af0
 8006000:	080072ec 	.word	0x080072ec

08006004 <Reboot_MCU_Func>:

void Reboot_MCU_Func(void)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b084      	sub	sp, #16
 8006008:	af04      	add	r7, sp, #16

	buffer[0] = 0xAA;
 800600a:	4b22      	ldr	r3, [pc, #136]	@ (8006094 <Reboot_MCU_Func+0x90>)
 800600c:	22aa      	movs	r2, #170	@ 0xaa
 800600e:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0x55;
 8006010:	4b20      	ldr	r3, [pc, #128]	@ (8006094 <Reboot_MCU_Func+0x90>)
 8006012:	2255      	movs	r2, #85	@ 0x55
 8006014:	705a      	strb	r2, [r3, #1]
	buffer[2] = Reboot_MCU;
 8006016:	4b1f      	ldr	r3, [pc, #124]	@ (8006094 <Reboot_MCU_Func+0x90>)
 8006018:	22a6      	movs	r2, #166	@ 0xa6
 800601a:	709a      	strb	r2, [r3, #2]
	buffer[3] = Req_ACK;
 800601c:	4b1d      	ldr	r3, [pc, #116]	@ (8006094 <Reboot_MCU_Func+0x90>)
 800601e:	2202      	movs	r2, #2
 8006020:	70da      	strb	r2, [r3, #3]
	buffer[4] = 0x00;
 8006022:	4b1c      	ldr	r3, [pc, #112]	@ (8006094 <Reboot_MCU_Func+0x90>)
 8006024:	2200      	movs	r2, #0
 8006026:	711a      	strb	r2, [r3, #4]
	//Read Flash Memory
	CRC_Rec1 = CRC_Compute_8Bit_Block(&buffer[2], 3);
 8006028:	2103      	movs	r1, #3
 800602a:	481b      	ldr	r0, [pc, #108]	@ (8006098 <Reboot_MCU_Func+0x94>)
 800602c:	f7fa fe1c 	bl	8000c68 <CRC_Compute_8Bit_Block>
 8006030:	4603      	mov	r3, r0
 8006032:	4a1a      	ldr	r2, [pc, #104]	@ (800609c <Reboot_MCU_Func+0x98>)
 8006034:	6013      	str	r3, [r2, #0]
	buffer[5]  =  (CRC_Rec1 & 0xFF000000) >> 24;
 8006036:	4b19      	ldr	r3, [pc, #100]	@ (800609c <Reboot_MCU_Func+0x98>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	0e1b      	lsrs	r3, r3, #24
 800603c:	b2da      	uxtb	r2, r3
 800603e:	4b15      	ldr	r3, [pc, #84]	@ (8006094 <Reboot_MCU_Func+0x90>)
 8006040:	715a      	strb	r2, [r3, #5]
	buffer[6]  = (CRC_Rec1 & 0x00FF0000) >> 16;
 8006042:	4b16      	ldr	r3, [pc, #88]	@ (800609c <Reboot_MCU_Func+0x98>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	0c1b      	lsrs	r3, r3, #16
 8006048:	b2da      	uxtb	r2, r3
 800604a:	4b12      	ldr	r3, [pc, #72]	@ (8006094 <Reboot_MCU_Func+0x90>)
 800604c:	719a      	strb	r2, [r3, #6]
	buffer[7]  = (CRC_Rec1 & 0x0000FF00) >> 8;
 800604e:	4b13      	ldr	r3, [pc, #76]	@ (800609c <Reboot_MCU_Func+0x98>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	0a1b      	lsrs	r3, r3, #8
 8006054:	b2da      	uxtb	r2, r3
 8006056:	4b0f      	ldr	r3, [pc, #60]	@ (8006094 <Reboot_MCU_Func+0x90>)
 8006058:	71da      	strb	r2, [r3, #7]
	buffer[8] =  (CRC_Rec1 & 0x000000FF) >> 0;
 800605a:	4b10      	ldr	r3, [pc, #64]	@ (800609c <Reboot_MCU_Func+0x98>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	b2da      	uxtb	r2, r3
 8006060:	4b0c      	ldr	r3, [pc, #48]	@ (8006094 <Reboot_MCU_Func+0x90>)
 8006062:	721a      	strb	r2, [r3, #8]
	buffer[9] = 0xBB;
 8006064:	4b0b      	ldr	r3, [pc, #44]	@ (8006094 <Reboot_MCU_Func+0x90>)
 8006066:	22bb      	movs	r2, #187	@ 0xbb
 8006068:	725a      	strb	r2, [r3, #9]
	buffer[10] = 0x66;
 800606a:	4b0a      	ldr	r3, [pc, #40]	@ (8006094 <Reboot_MCU_Func+0x90>)
 800606c:	2266      	movs	r2, #102	@ 0x66
 800606e:	729a      	strb	r2, [r3, #10]
	Custom_Comm_Send(buffer, 11);
 8006070:	210b      	movs	r1, #11
 8006072:	4808      	ldr	r0, [pc, #32]	@ (8006094 <Reboot_MCU_Func+0x90>)
 8006074:	f7fa ff36 	bl	8000ee4 <Custom_Comm_Send>
	DMA_Memory_To_Memory_Transfer(buffer1, 8,0, (uint8_t *)buffer, 8, 1, 11);
 8006078:	230b      	movs	r3, #11
 800607a:	9302      	str	r3, [sp, #8]
 800607c:	2301      	movs	r3, #1
 800607e:	9301      	str	r3, [sp, #4]
 8006080:	2308      	movs	r3, #8
 8006082:	9300      	str	r3, [sp, #0]
 8006084:	4b03      	ldr	r3, [pc, #12]	@ (8006094 <Reboot_MCU_Func+0x90>)
 8006086:	2200      	movs	r2, #0
 8006088:	2108      	movs	r1, #8
 800608a:	4805      	ldr	r0, [pc, #20]	@ (80060a0 <Reboot_MCU_Func+0x9c>)
 800608c:	f7fc fe2c 	bl	8002ce8 <DMA_Memory_To_Memory_Transfer>

	NVIC_SystemReset();
 8006090:	f7ff f9a2 	bl	80053d8 <__NVIC_SystemReset>
 8006094:	200009e4 	.word	0x200009e4
 8006098:	200009e6 	.word	0x200009e6
 800609c:	20000af0 	.word	0x20000af0
 80060a0:	080072ec 	.word	0x080072ec

080060a4 <Check_Firmware_Presence>:
}

bool Check_Firmware_Presence(void)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b082      	sub	sp, #8
 80060a8:	af00      	add	r7, sp, #0
	uint32_t APP_SIZE_Temp = Flash_Read_Single_Word(APP_DATA_LEN_ADDRESS);
 80060aa:	480f      	ldr	r0, [pc, #60]	@ (80060e8 <Check_Firmware_Presence+0x44>)
 80060ac:	f7fc ff44 	bl	8002f38 <Flash_Read_Single_Word>
 80060b0:	6038      	str	r0, [r7, #0]

	for(uint16_t i = 0; i < 16; i++)
 80060b2:	2300      	movs	r3, #0
 80060b4:	80fb      	strh	r3, [r7, #6]
 80060b6:	e00f      	b.n	80060d8 <Check_Firmware_Presence+0x34>
	{
		if(Flash_Read_Single_Byte(APP_START_ADDRESS+i) == 0xFF)
 80060b8:	88fb      	ldrh	r3, [r7, #6]
 80060ba:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 80060be:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80060c2:	4618      	mov	r0, r3
 80060c4:	f7fc ff44 	bl	8002f50 <Flash_Read_Single_Byte>
 80060c8:	4603      	mov	r3, r0
 80060ca:	2bff      	cmp	r3, #255	@ 0xff
 80060cc:	d101      	bne.n	80060d2 <Check_Firmware_Presence+0x2e>
		{
			return false;
 80060ce:	2300      	movs	r3, #0
 80060d0:	e006      	b.n	80060e0 <Check_Firmware_Presence+0x3c>
	for(uint16_t i = 0; i < 16; i++)
 80060d2:	88fb      	ldrh	r3, [r7, #6]
 80060d4:	3301      	adds	r3, #1
 80060d6:	80fb      	strh	r3, [r7, #6]
 80060d8:	88fb      	ldrh	r3, [r7, #6]
 80060da:	2b0f      	cmp	r3, #15
 80060dc:	d9ec      	bls.n	80060b8 <Check_Firmware_Presence+0x14>
		}
	}
	return true;
 80060de:	2301      	movs	r3, #1

}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3708      	adds	r7, #8
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}
 80060e8:	0801fff0 	.word	0x0801fff0

080060ec <Write_Complete_Func>:

void Write_Complete_Func(void)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b084      	sub	sp, #16
 80060f0:	af04      	add	r7, sp, #16
//	Flash_Erase_Sector(5);

	Flash_Unlock();
 80060f2:	f7fc fec3 	bl	8002e7c <Flash_Unlock>
    FLASH->CR &= ~FLASH_CR_PSIZE;
 80060f6:	4b3a      	ldr	r3, [pc, #232]	@ (80061e0 <Write_Complete_Func+0xf4>)
 80060f8:	691b      	ldr	r3, [r3, #16]
 80060fa:	4a39      	ldr	r2, [pc, #228]	@ (80061e0 <Write_Complete_Func+0xf4>)
 80060fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006100:	6113      	str	r3, [r2, #16]
    FLASH->CR |= (0 << FLASH_CR_PSIZE_Pos);
 8006102:	4b37      	ldr	r3, [pc, #220]	@ (80061e0 <Write_Complete_Func+0xf4>)
 8006104:	4a36      	ldr	r2, [pc, #216]	@ (80061e0 <Write_Complete_Func+0xf4>)
 8006106:	691b      	ldr	r3, [r3, #16]
 8006108:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800610a:	4b35      	ldr	r3, [pc, #212]	@ (80061e0 <Write_Complete_Func+0xf4>)
 800610c:	691b      	ldr	r3, [r3, #16]
 800610e:	4a34      	ldr	r2, [pc, #208]	@ (80061e0 <Write_Complete_Func+0xf4>)
 8006110:	f043 0301 	orr.w	r3, r3, #1
 8006114:	6113      	str	r3, [r2, #16]
   DMA_Memory_To_Memory_Transfer(&buffer[5], 8, 1, 0x08020000, 8, 1, buffer[4]);
 8006116:	4b33      	ldr	r3, [pc, #204]	@ (80061e4 <Write_Complete_Func+0xf8>)
 8006118:	791b      	ldrb	r3, [r3, #4]
 800611a:	b2db      	uxtb	r3, r3
 800611c:	9302      	str	r3, [sp, #8]
 800611e:	2301      	movs	r3, #1
 8006120:	9301      	str	r3, [sp, #4]
 8006122:	2308      	movs	r3, #8
 8006124:	9300      	str	r3, [sp, #0]
 8006126:	4b30      	ldr	r3, [pc, #192]	@ (80061e8 <Write_Complete_Func+0xfc>)
 8006128:	2201      	movs	r2, #1
 800612a:	2108      	movs	r1, #8
 800612c:	482f      	ldr	r0, [pc, #188]	@ (80061ec <Write_Complete_Func+0x100>)
 800612e:	f7fc fddb 	bl	8002ce8 <DMA_Memory_To_Memory_Transfer>
   Flash_Write_Disable();
 8006132:	f7fc feeb 	bl	8002f0c <Flash_Write_Disable>
   Flash_Lock();
 8006136:	f7fc febf 	bl	8002eb8 <Flash_Lock>
//
//   BootConfig[1] = ((uint32_t)buffer[9] << 24) | ((uint32_t)buffer[10] << 16) |
//			((uint32_t)buffer[11] << 8)  | ((uint32_t)buffer[12]);


   DMA_Memory_To_Memory_Transfer(buffer1, 8,0, (uint8_t *)buffer, 8, 1, len);
 800613a:	4b2d      	ldr	r3, [pc, #180]	@ (80061f0 <Write_Complete_Func+0x104>)
 800613c:	881b      	ldrh	r3, [r3, #0]
 800613e:	9302      	str	r3, [sp, #8]
 8006140:	2301      	movs	r3, #1
 8006142:	9301      	str	r3, [sp, #4]
 8006144:	2308      	movs	r3, #8
 8006146:	9300      	str	r3, [sp, #0]
 8006148:	4b26      	ldr	r3, [pc, #152]	@ (80061e4 <Write_Complete_Func+0xf8>)
 800614a:	2200      	movs	r2, #0
 800614c:	2108      	movs	r1, #8
 800614e:	4829      	ldr	r0, [pc, #164]	@ (80061f4 <Write_Complete_Func+0x108>)
 8006150:	f7fc fdca 	bl	8002ce8 <DMA_Memory_To_Memory_Transfer>


	buffer[0] = 0xAA;
 8006154:	4b23      	ldr	r3, [pc, #140]	@ (80061e4 <Write_Complete_Func+0xf8>)
 8006156:	22aa      	movs	r2, #170	@ 0xaa
 8006158:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0x55;
 800615a:	4b22      	ldr	r3, [pc, #136]	@ (80061e4 <Write_Complete_Func+0xf8>)
 800615c:	2255      	movs	r2, #85	@ 0x55
 800615e:	705a      	strb	r2, [r3, #1]
	buffer[2] = Write_Complete;
 8006160:	4b20      	ldr	r3, [pc, #128]	@ (80061e4 <Write_Complete_Func+0xf8>)
 8006162:	22a7      	movs	r2, #167	@ 0xa7
 8006164:	709a      	strb	r2, [r3, #2]
	buffer[3] = Req_ACK;
 8006166:	4b1f      	ldr	r3, [pc, #124]	@ (80061e4 <Write_Complete_Func+0xf8>)
 8006168:	2202      	movs	r2, #2
 800616a:	70da      	strb	r2, [r3, #3]
	buffer[4] = Req_ACK;
 800616c:	4b1d      	ldr	r3, [pc, #116]	@ (80061e4 <Write_Complete_Func+0xf8>)
 800616e:	2202      	movs	r2, #2
 8006170:	711a      	strb	r2, [r3, #4]
	//Read Flash Memory
	CRC_Rec1 = CRC_Compute_8Bit_Block(&buffer[2], 3);
 8006172:	2103      	movs	r1, #3
 8006174:	4820      	ldr	r0, [pc, #128]	@ (80061f8 <Write_Complete_Func+0x10c>)
 8006176:	f7fa fd77 	bl	8000c68 <CRC_Compute_8Bit_Block>
 800617a:	4603      	mov	r3, r0
 800617c:	4a1f      	ldr	r2, [pc, #124]	@ (80061fc <Write_Complete_Func+0x110>)
 800617e:	6013      	str	r3, [r2, #0]
	buffer[5]  = (CRC_Rec1 & 0xFF000000) >> 24;
 8006180:	4b1e      	ldr	r3, [pc, #120]	@ (80061fc <Write_Complete_Func+0x110>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	0e1b      	lsrs	r3, r3, #24
 8006186:	b2da      	uxtb	r2, r3
 8006188:	4b16      	ldr	r3, [pc, #88]	@ (80061e4 <Write_Complete_Func+0xf8>)
 800618a:	715a      	strb	r2, [r3, #5]
	buffer[6]  = (CRC_Rec1 & 0x00FF0000) >> 16;
 800618c:	4b1b      	ldr	r3, [pc, #108]	@ (80061fc <Write_Complete_Func+0x110>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	0c1b      	lsrs	r3, r3, #16
 8006192:	b2da      	uxtb	r2, r3
 8006194:	4b13      	ldr	r3, [pc, #76]	@ (80061e4 <Write_Complete_Func+0xf8>)
 8006196:	719a      	strb	r2, [r3, #6]
	buffer[7]  = (CRC_Rec1 & 0x0000FF00) >> 8;
 8006198:	4b18      	ldr	r3, [pc, #96]	@ (80061fc <Write_Complete_Func+0x110>)
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	0a1b      	lsrs	r3, r3, #8
 800619e:	b2da      	uxtb	r2, r3
 80061a0:	4b10      	ldr	r3, [pc, #64]	@ (80061e4 <Write_Complete_Func+0xf8>)
 80061a2:	71da      	strb	r2, [r3, #7]
	buffer[8] = (CRC_Rec1 & 0x000000FF) >> 0;
 80061a4:	4b15      	ldr	r3, [pc, #84]	@ (80061fc <Write_Complete_Func+0x110>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	b2da      	uxtb	r2, r3
 80061aa:	4b0e      	ldr	r3, [pc, #56]	@ (80061e4 <Write_Complete_Func+0xf8>)
 80061ac:	721a      	strb	r2, [r3, #8]
	buffer[9] = 0xBB;
 80061ae:	4b0d      	ldr	r3, [pc, #52]	@ (80061e4 <Write_Complete_Func+0xf8>)
 80061b0:	22bb      	movs	r2, #187	@ 0xbb
 80061b2:	725a      	strb	r2, [r3, #9]
	buffer[10] = 0x66;
 80061b4:	4b0b      	ldr	r3, [pc, #44]	@ (80061e4 <Write_Complete_Func+0xf8>)
 80061b6:	2266      	movs	r2, #102	@ 0x66
 80061b8:	729a      	strb	r2, [r3, #10]
	Custom_Comm_Send(buffer, 11);
 80061ba:	210b      	movs	r1, #11
 80061bc:	4809      	ldr	r0, [pc, #36]	@ (80061e4 <Write_Complete_Func+0xf8>)
 80061be:	f7fa fe91 	bl	8000ee4 <Custom_Comm_Send>
	DMA_Memory_To_Memory_Transfer(buffer1, 8,0, (uint8_t *)buffer, 8, 1, 11);
 80061c2:	230b      	movs	r3, #11
 80061c4:	9302      	str	r3, [sp, #8]
 80061c6:	2301      	movs	r3, #1
 80061c8:	9301      	str	r3, [sp, #4]
 80061ca:	2308      	movs	r3, #8
 80061cc:	9300      	str	r3, [sp, #0]
 80061ce:	4b05      	ldr	r3, [pc, #20]	@ (80061e4 <Write_Complete_Func+0xf8>)
 80061d0:	2200      	movs	r2, #0
 80061d2:	2108      	movs	r1, #8
 80061d4:	4807      	ldr	r0, [pc, #28]	@ (80061f4 <Write_Complete_Func+0x108>)
 80061d6:	f7fc fd87 	bl	8002ce8 <DMA_Memory_To_Memory_Transfer>
}
 80061da:	bf00      	nop
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}
 80061e0:	40023c00 	.word	0x40023c00
 80061e4:	200009e4 	.word	0x200009e4
 80061e8:	08020000 	.word	0x08020000
 80061ec:	200009e9 	.word	0x200009e9
 80061f0:	20000aee 	.word	0x20000aee
 80061f4:	080072ec 	.word	0x080072ec
 80061f8:	200009e6 	.word	0x200009e6
 80061fc:	20000af0 	.word	0x20000af0

08006200 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b086      	sub	sp, #24
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006208:	4a14      	ldr	r2, [pc, #80]	@ (800625c <_sbrk+0x5c>)
 800620a:	4b15      	ldr	r3, [pc, #84]	@ (8006260 <_sbrk+0x60>)
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006214:	4b13      	ldr	r3, [pc, #76]	@ (8006264 <_sbrk+0x64>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d102      	bne.n	8006222 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800621c:	4b11      	ldr	r3, [pc, #68]	@ (8006264 <_sbrk+0x64>)
 800621e:	4a12      	ldr	r2, [pc, #72]	@ (8006268 <_sbrk+0x68>)
 8006220:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006222:	4b10      	ldr	r3, [pc, #64]	@ (8006264 <_sbrk+0x64>)
 8006224:	681a      	ldr	r2, [r3, #0]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	4413      	add	r3, r2
 800622a:	693a      	ldr	r2, [r7, #16]
 800622c:	429a      	cmp	r2, r3
 800622e:	d207      	bcs.n	8006240 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006230:	f000 f914 	bl	800645c <__errno>
 8006234:	4603      	mov	r3, r0
 8006236:	220c      	movs	r2, #12
 8006238:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800623a:	f04f 33ff 	mov.w	r3, #4294967295
 800623e:	e009      	b.n	8006254 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006240:	4b08      	ldr	r3, [pc, #32]	@ (8006264 <_sbrk+0x64>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006246:	4b07      	ldr	r3, [pc, #28]	@ (8006264 <_sbrk+0x64>)
 8006248:	681a      	ldr	r2, [r3, #0]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4413      	add	r3, r2
 800624e:	4a05      	ldr	r2, [pc, #20]	@ (8006264 <_sbrk+0x64>)
 8006250:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006252:	68fb      	ldr	r3, [r7, #12]
}
 8006254:	4618      	mov	r0, r3
 8006256:	3718      	adds	r7, #24
 8006258:	46bd      	mov	sp, r7
 800625a:	bd80      	pop	{r7, pc}
 800625c:	20020000 	.word	0x20020000
 8006260:	00000400 	.word	0x00000400
 8006264:	20000af8 	.word	0x20000af8
 8006268:	20000c48 	.word	0x20000c48

0800626c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800626c:	b480      	push	{r7}
 800626e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006270:	4b06      	ldr	r3, [pc, #24]	@ (800628c <SystemInit+0x20>)
 8006272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006276:	4a05      	ldr	r2, [pc, #20]	@ (800628c <SystemInit+0x20>)
 8006278:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800627c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006280:	bf00      	nop
 8006282:	46bd      	mov	sp, r7
 8006284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006288:	4770      	bx	lr
 800628a:	bf00      	nop
 800628c:	e000ed00 	.word	0xe000ed00

08006290 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8006290:	b480      	push	{r7}
 8006292:	b087      	sub	sp, #28
 8006294:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8006296:	2300      	movs	r3, #0
 8006298:	613b      	str	r3, [r7, #16]
 800629a:	2300      	movs	r3, #0
 800629c:	617b      	str	r3, [r7, #20]
 800629e:	2302      	movs	r3, #2
 80062a0:	60fb      	str	r3, [r7, #12]
 80062a2:	2300      	movs	r3, #0
 80062a4:	60bb      	str	r3, [r7, #8]
 80062a6:	2302      	movs	r3, #2
 80062a8:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80062aa:	4b34      	ldr	r3, [pc, #208]	@ (800637c <SystemCoreClockUpdate+0xec>)
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	f003 030c 	and.w	r3, r3, #12
 80062b2:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80062b4:	693b      	ldr	r3, [r7, #16]
 80062b6:	2b08      	cmp	r3, #8
 80062b8:	d011      	beq.n	80062de <SystemCoreClockUpdate+0x4e>
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	2b08      	cmp	r3, #8
 80062be:	d844      	bhi.n	800634a <SystemCoreClockUpdate+0xba>
 80062c0:	693b      	ldr	r3, [r7, #16]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d003      	beq.n	80062ce <SystemCoreClockUpdate+0x3e>
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	2b04      	cmp	r3, #4
 80062ca:	d004      	beq.n	80062d6 <SystemCoreClockUpdate+0x46>
 80062cc:	e03d      	b.n	800634a <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80062ce:	4b2c      	ldr	r3, [pc, #176]	@ (8006380 <SystemCoreClockUpdate+0xf0>)
 80062d0:	4a2c      	ldr	r2, [pc, #176]	@ (8006384 <SystemCoreClockUpdate+0xf4>)
 80062d2:	601a      	str	r2, [r3, #0]
      break;
 80062d4:	e03d      	b.n	8006352 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80062d6:	4b2a      	ldr	r3, [pc, #168]	@ (8006380 <SystemCoreClockUpdate+0xf0>)
 80062d8:	4a2b      	ldr	r2, [pc, #172]	@ (8006388 <SystemCoreClockUpdate+0xf8>)
 80062da:	601a      	str	r2, [r3, #0]
      break;
 80062dc:	e039      	b.n	8006352 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80062de:	4b27      	ldr	r3, [pc, #156]	@ (800637c <SystemCoreClockUpdate+0xec>)
 80062e0:	685b      	ldr	r3, [r3, #4]
 80062e2:	0d9b      	lsrs	r3, r3, #22
 80062e4:	f003 0301 	and.w	r3, r3, #1
 80062e8:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80062ea:	4b24      	ldr	r3, [pc, #144]	@ (800637c <SystemCoreClockUpdate+0xec>)
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80062f2:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d00c      	beq.n	8006314 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80062fa:	4a23      	ldr	r2, [pc, #140]	@ (8006388 <SystemCoreClockUpdate+0xf8>)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006302:	4a1e      	ldr	r2, [pc, #120]	@ (800637c <SystemCoreClockUpdate+0xec>)
 8006304:	6852      	ldr	r2, [r2, #4]
 8006306:	0992      	lsrs	r2, r2, #6
 8006308:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800630c:	fb02 f303 	mul.w	r3, r2, r3
 8006310:	617b      	str	r3, [r7, #20]
 8006312:	e00b      	b.n	800632c <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8006314:	4a1b      	ldr	r2, [pc, #108]	@ (8006384 <SystemCoreClockUpdate+0xf4>)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	fbb2 f3f3 	udiv	r3, r2, r3
 800631c:	4a17      	ldr	r2, [pc, #92]	@ (800637c <SystemCoreClockUpdate+0xec>)
 800631e:	6852      	ldr	r2, [r2, #4]
 8006320:	0992      	lsrs	r2, r2, #6
 8006322:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006326:	fb02 f303 	mul.w	r3, r2, r3
 800632a:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800632c:	4b13      	ldr	r3, [pc, #76]	@ (800637c <SystemCoreClockUpdate+0xec>)
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	0c1b      	lsrs	r3, r3, #16
 8006332:	f003 0303 	and.w	r3, r3, #3
 8006336:	3301      	adds	r3, #1
 8006338:	005b      	lsls	r3, r3, #1
 800633a:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 800633c:	697a      	ldr	r2, [r7, #20]
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	fbb2 f3f3 	udiv	r3, r2, r3
 8006344:	4a0e      	ldr	r2, [pc, #56]	@ (8006380 <SystemCoreClockUpdate+0xf0>)
 8006346:	6013      	str	r3, [r2, #0]
      break;
 8006348:	e003      	b.n	8006352 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 800634a:	4b0d      	ldr	r3, [pc, #52]	@ (8006380 <SystemCoreClockUpdate+0xf0>)
 800634c:	4a0d      	ldr	r2, [pc, #52]	@ (8006384 <SystemCoreClockUpdate+0xf4>)
 800634e:	601a      	str	r2, [r3, #0]
      break;
 8006350:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8006352:	4b0a      	ldr	r3, [pc, #40]	@ (800637c <SystemCoreClockUpdate+0xec>)
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	091b      	lsrs	r3, r3, #4
 8006358:	f003 030f 	and.w	r3, r3, #15
 800635c:	4a0b      	ldr	r2, [pc, #44]	@ (800638c <SystemCoreClockUpdate+0xfc>)
 800635e:	5cd3      	ldrb	r3, [r2, r3]
 8006360:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8006362:	4b07      	ldr	r3, [pc, #28]	@ (8006380 <SystemCoreClockUpdate+0xf0>)
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	fa22 f303 	lsr.w	r3, r2, r3
 800636c:	4a04      	ldr	r2, [pc, #16]	@ (8006380 <SystemCoreClockUpdate+0xf0>)
 800636e:	6013      	str	r3, [r2, #0]
}
 8006370:	bf00      	nop
 8006372:	371c      	adds	r7, #28
 8006374:	46bd      	mov	sp, r7
 8006376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637a:	4770      	bx	lr
 800637c:	40023800 	.word	0x40023800
 8006380:	20000004 	.word	0x20000004
 8006384:	00f42400 	.word	0x00f42400
 8006388:	007a1200 	.word	0x007a1200
 800638c:	080072f0 	.word	0x080072f0

08006390 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006390:	480d      	ldr	r0, [pc, #52]	@ (80063c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8006392:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8006394:	f7ff ff6a 	bl	800626c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006398:	480c      	ldr	r0, [pc, #48]	@ (80063cc <LoopForever+0x6>)
  ldr r1, =_edata
 800639a:	490d      	ldr	r1, [pc, #52]	@ (80063d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800639c:	4a0d      	ldr	r2, [pc, #52]	@ (80063d4 <LoopForever+0xe>)
  movs r3, #0
 800639e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80063a0:	e002      	b.n	80063a8 <LoopCopyDataInit>

080063a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80063a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80063a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80063a6:	3304      	adds	r3, #4

080063a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80063a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80063aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80063ac:	d3f9      	bcc.n	80063a2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80063ae:	4a0a      	ldr	r2, [pc, #40]	@ (80063d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80063b0:	4c0a      	ldr	r4, [pc, #40]	@ (80063dc <LoopForever+0x16>)
  movs r3, #0
 80063b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80063b4:	e001      	b.n	80063ba <LoopFillZerobss>

080063b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80063b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80063b8:	3204      	adds	r2, #4

080063ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80063ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80063bc:	d3fb      	bcc.n	80063b6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80063be:	f000 f853 	bl	8006468 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80063c2:	f7ff fabb 	bl	800593c <main>

080063c6 <LoopForever>:

LoopForever:
  b LoopForever
 80063c6:	e7fe      	b.n	80063c6 <LoopForever>
  ldr   r0, =_estack
 80063c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80063cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80063d0:	20000058 	.word	0x20000058
  ldr r2, =_sidata
 80063d4:	0800734c 	.word	0x0800734c
  ldr r2, =_sbss
 80063d8:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 80063dc:	20000c44 	.word	0x20000c44

080063e0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80063e0:	e7fe      	b.n	80063e0 <ADC_IRQHandler>

080063e2 <_vsniprintf_r>:
 80063e2:	b530      	push	{r4, r5, lr}
 80063e4:	4614      	mov	r4, r2
 80063e6:	2c00      	cmp	r4, #0
 80063e8:	b09b      	sub	sp, #108	@ 0x6c
 80063ea:	4605      	mov	r5, r0
 80063ec:	461a      	mov	r2, r3
 80063ee:	da05      	bge.n	80063fc <_vsniprintf_r+0x1a>
 80063f0:	238b      	movs	r3, #139	@ 0x8b
 80063f2:	6003      	str	r3, [r0, #0]
 80063f4:	f04f 30ff 	mov.w	r0, #4294967295
 80063f8:	b01b      	add	sp, #108	@ 0x6c
 80063fa:	bd30      	pop	{r4, r5, pc}
 80063fc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006400:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006404:	f04f 0300 	mov.w	r3, #0
 8006408:	9319      	str	r3, [sp, #100]	@ 0x64
 800640a:	bf14      	ite	ne
 800640c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006410:	4623      	moveq	r3, r4
 8006412:	9302      	str	r3, [sp, #8]
 8006414:	9305      	str	r3, [sp, #20]
 8006416:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800641a:	9100      	str	r1, [sp, #0]
 800641c:	9104      	str	r1, [sp, #16]
 800641e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006422:	4669      	mov	r1, sp
 8006424:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006426:	f000 f9a7 	bl	8006778 <_svfiprintf_r>
 800642a:	1c43      	adds	r3, r0, #1
 800642c:	bfbc      	itt	lt
 800642e:	238b      	movlt	r3, #139	@ 0x8b
 8006430:	602b      	strlt	r3, [r5, #0]
 8006432:	2c00      	cmp	r4, #0
 8006434:	d0e0      	beq.n	80063f8 <_vsniprintf_r+0x16>
 8006436:	9b00      	ldr	r3, [sp, #0]
 8006438:	2200      	movs	r2, #0
 800643a:	701a      	strb	r2, [r3, #0]
 800643c:	e7dc      	b.n	80063f8 <_vsniprintf_r+0x16>
	...

08006440 <vsniprintf>:
 8006440:	b507      	push	{r0, r1, r2, lr}
 8006442:	9300      	str	r3, [sp, #0]
 8006444:	4613      	mov	r3, r2
 8006446:	460a      	mov	r2, r1
 8006448:	4601      	mov	r1, r0
 800644a:	4803      	ldr	r0, [pc, #12]	@ (8006458 <vsniprintf+0x18>)
 800644c:	6800      	ldr	r0, [r0, #0]
 800644e:	f7ff ffc8 	bl	80063e2 <_vsniprintf_r>
 8006452:	b003      	add	sp, #12
 8006454:	f85d fb04 	ldr.w	pc, [sp], #4
 8006458:	20000008 	.word	0x20000008

0800645c <__errno>:
 800645c:	4b01      	ldr	r3, [pc, #4]	@ (8006464 <__errno+0x8>)
 800645e:	6818      	ldr	r0, [r3, #0]
 8006460:	4770      	bx	lr
 8006462:	bf00      	nop
 8006464:	20000008 	.word	0x20000008

08006468 <__libc_init_array>:
 8006468:	b570      	push	{r4, r5, r6, lr}
 800646a:	4d0d      	ldr	r5, [pc, #52]	@ (80064a0 <__libc_init_array+0x38>)
 800646c:	4c0d      	ldr	r4, [pc, #52]	@ (80064a4 <__libc_init_array+0x3c>)
 800646e:	1b64      	subs	r4, r4, r5
 8006470:	10a4      	asrs	r4, r4, #2
 8006472:	2600      	movs	r6, #0
 8006474:	42a6      	cmp	r6, r4
 8006476:	d109      	bne.n	800648c <__libc_init_array+0x24>
 8006478:	4d0b      	ldr	r5, [pc, #44]	@ (80064a8 <__libc_init_array+0x40>)
 800647a:	4c0c      	ldr	r4, [pc, #48]	@ (80064ac <__libc_init_array+0x44>)
 800647c:	f000 fce0 	bl	8006e40 <_init>
 8006480:	1b64      	subs	r4, r4, r5
 8006482:	10a4      	asrs	r4, r4, #2
 8006484:	2600      	movs	r6, #0
 8006486:	42a6      	cmp	r6, r4
 8006488:	d105      	bne.n	8006496 <__libc_init_array+0x2e>
 800648a:	bd70      	pop	{r4, r5, r6, pc}
 800648c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006490:	4798      	blx	r3
 8006492:	3601      	adds	r6, #1
 8006494:	e7ee      	b.n	8006474 <__libc_init_array+0xc>
 8006496:	f855 3b04 	ldr.w	r3, [r5], #4
 800649a:	4798      	blx	r3
 800649c:	3601      	adds	r6, #1
 800649e:	e7f2      	b.n	8006486 <__libc_init_array+0x1e>
 80064a0:	08007344 	.word	0x08007344
 80064a4:	08007344 	.word	0x08007344
 80064a8:	08007344 	.word	0x08007344
 80064ac:	08007348 	.word	0x08007348

080064b0 <__retarget_lock_acquire_recursive>:
 80064b0:	4770      	bx	lr

080064b2 <__retarget_lock_release_recursive>:
 80064b2:	4770      	bx	lr

080064b4 <memcpy>:
 80064b4:	440a      	add	r2, r1
 80064b6:	4291      	cmp	r1, r2
 80064b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80064bc:	d100      	bne.n	80064c0 <memcpy+0xc>
 80064be:	4770      	bx	lr
 80064c0:	b510      	push	{r4, lr}
 80064c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80064c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80064ca:	4291      	cmp	r1, r2
 80064cc:	d1f9      	bne.n	80064c2 <memcpy+0xe>
 80064ce:	bd10      	pop	{r4, pc}

080064d0 <_free_r>:
 80064d0:	b538      	push	{r3, r4, r5, lr}
 80064d2:	4605      	mov	r5, r0
 80064d4:	2900      	cmp	r1, #0
 80064d6:	d041      	beq.n	800655c <_free_r+0x8c>
 80064d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064dc:	1f0c      	subs	r4, r1, #4
 80064de:	2b00      	cmp	r3, #0
 80064e0:	bfb8      	it	lt
 80064e2:	18e4      	addlt	r4, r4, r3
 80064e4:	f000 f8e0 	bl	80066a8 <__malloc_lock>
 80064e8:	4a1d      	ldr	r2, [pc, #116]	@ (8006560 <_free_r+0x90>)
 80064ea:	6813      	ldr	r3, [r2, #0]
 80064ec:	b933      	cbnz	r3, 80064fc <_free_r+0x2c>
 80064ee:	6063      	str	r3, [r4, #4]
 80064f0:	6014      	str	r4, [r2, #0]
 80064f2:	4628      	mov	r0, r5
 80064f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80064f8:	f000 b8dc 	b.w	80066b4 <__malloc_unlock>
 80064fc:	42a3      	cmp	r3, r4
 80064fe:	d908      	bls.n	8006512 <_free_r+0x42>
 8006500:	6820      	ldr	r0, [r4, #0]
 8006502:	1821      	adds	r1, r4, r0
 8006504:	428b      	cmp	r3, r1
 8006506:	bf01      	itttt	eq
 8006508:	6819      	ldreq	r1, [r3, #0]
 800650a:	685b      	ldreq	r3, [r3, #4]
 800650c:	1809      	addeq	r1, r1, r0
 800650e:	6021      	streq	r1, [r4, #0]
 8006510:	e7ed      	b.n	80064ee <_free_r+0x1e>
 8006512:	461a      	mov	r2, r3
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	b10b      	cbz	r3, 800651c <_free_r+0x4c>
 8006518:	42a3      	cmp	r3, r4
 800651a:	d9fa      	bls.n	8006512 <_free_r+0x42>
 800651c:	6811      	ldr	r1, [r2, #0]
 800651e:	1850      	adds	r0, r2, r1
 8006520:	42a0      	cmp	r0, r4
 8006522:	d10b      	bne.n	800653c <_free_r+0x6c>
 8006524:	6820      	ldr	r0, [r4, #0]
 8006526:	4401      	add	r1, r0
 8006528:	1850      	adds	r0, r2, r1
 800652a:	4283      	cmp	r3, r0
 800652c:	6011      	str	r1, [r2, #0]
 800652e:	d1e0      	bne.n	80064f2 <_free_r+0x22>
 8006530:	6818      	ldr	r0, [r3, #0]
 8006532:	685b      	ldr	r3, [r3, #4]
 8006534:	6053      	str	r3, [r2, #4]
 8006536:	4408      	add	r0, r1
 8006538:	6010      	str	r0, [r2, #0]
 800653a:	e7da      	b.n	80064f2 <_free_r+0x22>
 800653c:	d902      	bls.n	8006544 <_free_r+0x74>
 800653e:	230c      	movs	r3, #12
 8006540:	602b      	str	r3, [r5, #0]
 8006542:	e7d6      	b.n	80064f2 <_free_r+0x22>
 8006544:	6820      	ldr	r0, [r4, #0]
 8006546:	1821      	adds	r1, r4, r0
 8006548:	428b      	cmp	r3, r1
 800654a:	bf04      	itt	eq
 800654c:	6819      	ldreq	r1, [r3, #0]
 800654e:	685b      	ldreq	r3, [r3, #4]
 8006550:	6063      	str	r3, [r4, #4]
 8006552:	bf04      	itt	eq
 8006554:	1809      	addeq	r1, r1, r0
 8006556:	6021      	streq	r1, [r4, #0]
 8006558:	6054      	str	r4, [r2, #4]
 800655a:	e7ca      	b.n	80064f2 <_free_r+0x22>
 800655c:	bd38      	pop	{r3, r4, r5, pc}
 800655e:	bf00      	nop
 8006560:	20000c40 	.word	0x20000c40

08006564 <sbrk_aligned>:
 8006564:	b570      	push	{r4, r5, r6, lr}
 8006566:	4e0f      	ldr	r6, [pc, #60]	@ (80065a4 <sbrk_aligned+0x40>)
 8006568:	460c      	mov	r4, r1
 800656a:	6831      	ldr	r1, [r6, #0]
 800656c:	4605      	mov	r5, r0
 800656e:	b911      	cbnz	r1, 8006576 <sbrk_aligned+0x12>
 8006570:	f000 fba4 	bl	8006cbc <_sbrk_r>
 8006574:	6030      	str	r0, [r6, #0]
 8006576:	4621      	mov	r1, r4
 8006578:	4628      	mov	r0, r5
 800657a:	f000 fb9f 	bl	8006cbc <_sbrk_r>
 800657e:	1c43      	adds	r3, r0, #1
 8006580:	d103      	bne.n	800658a <sbrk_aligned+0x26>
 8006582:	f04f 34ff 	mov.w	r4, #4294967295
 8006586:	4620      	mov	r0, r4
 8006588:	bd70      	pop	{r4, r5, r6, pc}
 800658a:	1cc4      	adds	r4, r0, #3
 800658c:	f024 0403 	bic.w	r4, r4, #3
 8006590:	42a0      	cmp	r0, r4
 8006592:	d0f8      	beq.n	8006586 <sbrk_aligned+0x22>
 8006594:	1a21      	subs	r1, r4, r0
 8006596:	4628      	mov	r0, r5
 8006598:	f000 fb90 	bl	8006cbc <_sbrk_r>
 800659c:	3001      	adds	r0, #1
 800659e:	d1f2      	bne.n	8006586 <sbrk_aligned+0x22>
 80065a0:	e7ef      	b.n	8006582 <sbrk_aligned+0x1e>
 80065a2:	bf00      	nop
 80065a4:	20000c3c 	.word	0x20000c3c

080065a8 <_malloc_r>:
 80065a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065ac:	1ccd      	adds	r5, r1, #3
 80065ae:	f025 0503 	bic.w	r5, r5, #3
 80065b2:	3508      	adds	r5, #8
 80065b4:	2d0c      	cmp	r5, #12
 80065b6:	bf38      	it	cc
 80065b8:	250c      	movcc	r5, #12
 80065ba:	2d00      	cmp	r5, #0
 80065bc:	4606      	mov	r6, r0
 80065be:	db01      	blt.n	80065c4 <_malloc_r+0x1c>
 80065c0:	42a9      	cmp	r1, r5
 80065c2:	d904      	bls.n	80065ce <_malloc_r+0x26>
 80065c4:	230c      	movs	r3, #12
 80065c6:	6033      	str	r3, [r6, #0]
 80065c8:	2000      	movs	r0, #0
 80065ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80066a4 <_malloc_r+0xfc>
 80065d2:	f000 f869 	bl	80066a8 <__malloc_lock>
 80065d6:	f8d8 3000 	ldr.w	r3, [r8]
 80065da:	461c      	mov	r4, r3
 80065dc:	bb44      	cbnz	r4, 8006630 <_malloc_r+0x88>
 80065de:	4629      	mov	r1, r5
 80065e0:	4630      	mov	r0, r6
 80065e2:	f7ff ffbf 	bl	8006564 <sbrk_aligned>
 80065e6:	1c43      	adds	r3, r0, #1
 80065e8:	4604      	mov	r4, r0
 80065ea:	d158      	bne.n	800669e <_malloc_r+0xf6>
 80065ec:	f8d8 4000 	ldr.w	r4, [r8]
 80065f0:	4627      	mov	r7, r4
 80065f2:	2f00      	cmp	r7, #0
 80065f4:	d143      	bne.n	800667e <_malloc_r+0xd6>
 80065f6:	2c00      	cmp	r4, #0
 80065f8:	d04b      	beq.n	8006692 <_malloc_r+0xea>
 80065fa:	6823      	ldr	r3, [r4, #0]
 80065fc:	4639      	mov	r1, r7
 80065fe:	4630      	mov	r0, r6
 8006600:	eb04 0903 	add.w	r9, r4, r3
 8006604:	f000 fb5a 	bl	8006cbc <_sbrk_r>
 8006608:	4581      	cmp	r9, r0
 800660a:	d142      	bne.n	8006692 <_malloc_r+0xea>
 800660c:	6821      	ldr	r1, [r4, #0]
 800660e:	1a6d      	subs	r5, r5, r1
 8006610:	4629      	mov	r1, r5
 8006612:	4630      	mov	r0, r6
 8006614:	f7ff ffa6 	bl	8006564 <sbrk_aligned>
 8006618:	3001      	adds	r0, #1
 800661a:	d03a      	beq.n	8006692 <_malloc_r+0xea>
 800661c:	6823      	ldr	r3, [r4, #0]
 800661e:	442b      	add	r3, r5
 8006620:	6023      	str	r3, [r4, #0]
 8006622:	f8d8 3000 	ldr.w	r3, [r8]
 8006626:	685a      	ldr	r2, [r3, #4]
 8006628:	bb62      	cbnz	r2, 8006684 <_malloc_r+0xdc>
 800662a:	f8c8 7000 	str.w	r7, [r8]
 800662e:	e00f      	b.n	8006650 <_malloc_r+0xa8>
 8006630:	6822      	ldr	r2, [r4, #0]
 8006632:	1b52      	subs	r2, r2, r5
 8006634:	d420      	bmi.n	8006678 <_malloc_r+0xd0>
 8006636:	2a0b      	cmp	r2, #11
 8006638:	d917      	bls.n	800666a <_malloc_r+0xc2>
 800663a:	1961      	adds	r1, r4, r5
 800663c:	42a3      	cmp	r3, r4
 800663e:	6025      	str	r5, [r4, #0]
 8006640:	bf18      	it	ne
 8006642:	6059      	strne	r1, [r3, #4]
 8006644:	6863      	ldr	r3, [r4, #4]
 8006646:	bf08      	it	eq
 8006648:	f8c8 1000 	streq.w	r1, [r8]
 800664c:	5162      	str	r2, [r4, r5]
 800664e:	604b      	str	r3, [r1, #4]
 8006650:	4630      	mov	r0, r6
 8006652:	f000 f82f 	bl	80066b4 <__malloc_unlock>
 8006656:	f104 000b 	add.w	r0, r4, #11
 800665a:	1d23      	adds	r3, r4, #4
 800665c:	f020 0007 	bic.w	r0, r0, #7
 8006660:	1ac2      	subs	r2, r0, r3
 8006662:	bf1c      	itt	ne
 8006664:	1a1b      	subne	r3, r3, r0
 8006666:	50a3      	strne	r3, [r4, r2]
 8006668:	e7af      	b.n	80065ca <_malloc_r+0x22>
 800666a:	6862      	ldr	r2, [r4, #4]
 800666c:	42a3      	cmp	r3, r4
 800666e:	bf0c      	ite	eq
 8006670:	f8c8 2000 	streq.w	r2, [r8]
 8006674:	605a      	strne	r2, [r3, #4]
 8006676:	e7eb      	b.n	8006650 <_malloc_r+0xa8>
 8006678:	4623      	mov	r3, r4
 800667a:	6864      	ldr	r4, [r4, #4]
 800667c:	e7ae      	b.n	80065dc <_malloc_r+0x34>
 800667e:	463c      	mov	r4, r7
 8006680:	687f      	ldr	r7, [r7, #4]
 8006682:	e7b6      	b.n	80065f2 <_malloc_r+0x4a>
 8006684:	461a      	mov	r2, r3
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	42a3      	cmp	r3, r4
 800668a:	d1fb      	bne.n	8006684 <_malloc_r+0xdc>
 800668c:	2300      	movs	r3, #0
 800668e:	6053      	str	r3, [r2, #4]
 8006690:	e7de      	b.n	8006650 <_malloc_r+0xa8>
 8006692:	230c      	movs	r3, #12
 8006694:	6033      	str	r3, [r6, #0]
 8006696:	4630      	mov	r0, r6
 8006698:	f000 f80c 	bl	80066b4 <__malloc_unlock>
 800669c:	e794      	b.n	80065c8 <_malloc_r+0x20>
 800669e:	6005      	str	r5, [r0, #0]
 80066a0:	e7d6      	b.n	8006650 <_malloc_r+0xa8>
 80066a2:	bf00      	nop
 80066a4:	20000c40 	.word	0x20000c40

080066a8 <__malloc_lock>:
 80066a8:	4801      	ldr	r0, [pc, #4]	@ (80066b0 <__malloc_lock+0x8>)
 80066aa:	f7ff bf01 	b.w	80064b0 <__retarget_lock_acquire_recursive>
 80066ae:	bf00      	nop
 80066b0:	20000c38 	.word	0x20000c38

080066b4 <__malloc_unlock>:
 80066b4:	4801      	ldr	r0, [pc, #4]	@ (80066bc <__malloc_unlock+0x8>)
 80066b6:	f7ff befc 	b.w	80064b2 <__retarget_lock_release_recursive>
 80066ba:	bf00      	nop
 80066bc:	20000c38 	.word	0x20000c38

080066c0 <__ssputs_r>:
 80066c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066c4:	688e      	ldr	r6, [r1, #8]
 80066c6:	461f      	mov	r7, r3
 80066c8:	42be      	cmp	r6, r7
 80066ca:	680b      	ldr	r3, [r1, #0]
 80066cc:	4682      	mov	sl, r0
 80066ce:	460c      	mov	r4, r1
 80066d0:	4690      	mov	r8, r2
 80066d2:	d82d      	bhi.n	8006730 <__ssputs_r+0x70>
 80066d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80066d8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80066dc:	d026      	beq.n	800672c <__ssputs_r+0x6c>
 80066de:	6965      	ldr	r5, [r4, #20]
 80066e0:	6909      	ldr	r1, [r1, #16]
 80066e2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80066e6:	eba3 0901 	sub.w	r9, r3, r1
 80066ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80066ee:	1c7b      	adds	r3, r7, #1
 80066f0:	444b      	add	r3, r9
 80066f2:	106d      	asrs	r5, r5, #1
 80066f4:	429d      	cmp	r5, r3
 80066f6:	bf38      	it	cc
 80066f8:	461d      	movcc	r5, r3
 80066fa:	0553      	lsls	r3, r2, #21
 80066fc:	d527      	bpl.n	800674e <__ssputs_r+0x8e>
 80066fe:	4629      	mov	r1, r5
 8006700:	f7ff ff52 	bl	80065a8 <_malloc_r>
 8006704:	4606      	mov	r6, r0
 8006706:	b360      	cbz	r0, 8006762 <__ssputs_r+0xa2>
 8006708:	6921      	ldr	r1, [r4, #16]
 800670a:	464a      	mov	r2, r9
 800670c:	f7ff fed2 	bl	80064b4 <memcpy>
 8006710:	89a3      	ldrh	r3, [r4, #12]
 8006712:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006716:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800671a:	81a3      	strh	r3, [r4, #12]
 800671c:	6126      	str	r6, [r4, #16]
 800671e:	6165      	str	r5, [r4, #20]
 8006720:	444e      	add	r6, r9
 8006722:	eba5 0509 	sub.w	r5, r5, r9
 8006726:	6026      	str	r6, [r4, #0]
 8006728:	60a5      	str	r5, [r4, #8]
 800672a:	463e      	mov	r6, r7
 800672c:	42be      	cmp	r6, r7
 800672e:	d900      	bls.n	8006732 <__ssputs_r+0x72>
 8006730:	463e      	mov	r6, r7
 8006732:	6820      	ldr	r0, [r4, #0]
 8006734:	4632      	mov	r2, r6
 8006736:	4641      	mov	r1, r8
 8006738:	f000 faa6 	bl	8006c88 <memmove>
 800673c:	68a3      	ldr	r3, [r4, #8]
 800673e:	1b9b      	subs	r3, r3, r6
 8006740:	60a3      	str	r3, [r4, #8]
 8006742:	6823      	ldr	r3, [r4, #0]
 8006744:	4433      	add	r3, r6
 8006746:	6023      	str	r3, [r4, #0]
 8006748:	2000      	movs	r0, #0
 800674a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800674e:	462a      	mov	r2, r5
 8006750:	f000 fac4 	bl	8006cdc <_realloc_r>
 8006754:	4606      	mov	r6, r0
 8006756:	2800      	cmp	r0, #0
 8006758:	d1e0      	bne.n	800671c <__ssputs_r+0x5c>
 800675a:	6921      	ldr	r1, [r4, #16]
 800675c:	4650      	mov	r0, sl
 800675e:	f7ff feb7 	bl	80064d0 <_free_r>
 8006762:	230c      	movs	r3, #12
 8006764:	f8ca 3000 	str.w	r3, [sl]
 8006768:	89a3      	ldrh	r3, [r4, #12]
 800676a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800676e:	81a3      	strh	r3, [r4, #12]
 8006770:	f04f 30ff 	mov.w	r0, #4294967295
 8006774:	e7e9      	b.n	800674a <__ssputs_r+0x8a>
	...

08006778 <_svfiprintf_r>:
 8006778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800677c:	4698      	mov	r8, r3
 800677e:	898b      	ldrh	r3, [r1, #12]
 8006780:	061b      	lsls	r3, r3, #24
 8006782:	b09d      	sub	sp, #116	@ 0x74
 8006784:	4607      	mov	r7, r0
 8006786:	460d      	mov	r5, r1
 8006788:	4614      	mov	r4, r2
 800678a:	d510      	bpl.n	80067ae <_svfiprintf_r+0x36>
 800678c:	690b      	ldr	r3, [r1, #16]
 800678e:	b973      	cbnz	r3, 80067ae <_svfiprintf_r+0x36>
 8006790:	2140      	movs	r1, #64	@ 0x40
 8006792:	f7ff ff09 	bl	80065a8 <_malloc_r>
 8006796:	6028      	str	r0, [r5, #0]
 8006798:	6128      	str	r0, [r5, #16]
 800679a:	b930      	cbnz	r0, 80067aa <_svfiprintf_r+0x32>
 800679c:	230c      	movs	r3, #12
 800679e:	603b      	str	r3, [r7, #0]
 80067a0:	f04f 30ff 	mov.w	r0, #4294967295
 80067a4:	b01d      	add	sp, #116	@ 0x74
 80067a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067aa:	2340      	movs	r3, #64	@ 0x40
 80067ac:	616b      	str	r3, [r5, #20]
 80067ae:	2300      	movs	r3, #0
 80067b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80067b2:	2320      	movs	r3, #32
 80067b4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80067b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80067bc:	2330      	movs	r3, #48	@ 0x30
 80067be:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800695c <_svfiprintf_r+0x1e4>
 80067c2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80067c6:	f04f 0901 	mov.w	r9, #1
 80067ca:	4623      	mov	r3, r4
 80067cc:	469a      	mov	sl, r3
 80067ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80067d2:	b10a      	cbz	r2, 80067d8 <_svfiprintf_r+0x60>
 80067d4:	2a25      	cmp	r2, #37	@ 0x25
 80067d6:	d1f9      	bne.n	80067cc <_svfiprintf_r+0x54>
 80067d8:	ebba 0b04 	subs.w	fp, sl, r4
 80067dc:	d00b      	beq.n	80067f6 <_svfiprintf_r+0x7e>
 80067de:	465b      	mov	r3, fp
 80067e0:	4622      	mov	r2, r4
 80067e2:	4629      	mov	r1, r5
 80067e4:	4638      	mov	r0, r7
 80067e6:	f7ff ff6b 	bl	80066c0 <__ssputs_r>
 80067ea:	3001      	adds	r0, #1
 80067ec:	f000 80a7 	beq.w	800693e <_svfiprintf_r+0x1c6>
 80067f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80067f2:	445a      	add	r2, fp
 80067f4:	9209      	str	r2, [sp, #36]	@ 0x24
 80067f6:	f89a 3000 	ldrb.w	r3, [sl]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	f000 809f 	beq.w	800693e <_svfiprintf_r+0x1c6>
 8006800:	2300      	movs	r3, #0
 8006802:	f04f 32ff 	mov.w	r2, #4294967295
 8006806:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800680a:	f10a 0a01 	add.w	sl, sl, #1
 800680e:	9304      	str	r3, [sp, #16]
 8006810:	9307      	str	r3, [sp, #28]
 8006812:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006816:	931a      	str	r3, [sp, #104]	@ 0x68
 8006818:	4654      	mov	r4, sl
 800681a:	2205      	movs	r2, #5
 800681c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006820:	484e      	ldr	r0, [pc, #312]	@ (800695c <_svfiprintf_r+0x1e4>)
 8006822:	f7f9 fcdd 	bl	80001e0 <memchr>
 8006826:	9a04      	ldr	r2, [sp, #16]
 8006828:	b9d8      	cbnz	r0, 8006862 <_svfiprintf_r+0xea>
 800682a:	06d0      	lsls	r0, r2, #27
 800682c:	bf44      	itt	mi
 800682e:	2320      	movmi	r3, #32
 8006830:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006834:	0711      	lsls	r1, r2, #28
 8006836:	bf44      	itt	mi
 8006838:	232b      	movmi	r3, #43	@ 0x2b
 800683a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800683e:	f89a 3000 	ldrb.w	r3, [sl]
 8006842:	2b2a      	cmp	r3, #42	@ 0x2a
 8006844:	d015      	beq.n	8006872 <_svfiprintf_r+0xfa>
 8006846:	9a07      	ldr	r2, [sp, #28]
 8006848:	4654      	mov	r4, sl
 800684a:	2000      	movs	r0, #0
 800684c:	f04f 0c0a 	mov.w	ip, #10
 8006850:	4621      	mov	r1, r4
 8006852:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006856:	3b30      	subs	r3, #48	@ 0x30
 8006858:	2b09      	cmp	r3, #9
 800685a:	d94b      	bls.n	80068f4 <_svfiprintf_r+0x17c>
 800685c:	b1b0      	cbz	r0, 800688c <_svfiprintf_r+0x114>
 800685e:	9207      	str	r2, [sp, #28]
 8006860:	e014      	b.n	800688c <_svfiprintf_r+0x114>
 8006862:	eba0 0308 	sub.w	r3, r0, r8
 8006866:	fa09 f303 	lsl.w	r3, r9, r3
 800686a:	4313      	orrs	r3, r2
 800686c:	9304      	str	r3, [sp, #16]
 800686e:	46a2      	mov	sl, r4
 8006870:	e7d2      	b.n	8006818 <_svfiprintf_r+0xa0>
 8006872:	9b03      	ldr	r3, [sp, #12]
 8006874:	1d19      	adds	r1, r3, #4
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	9103      	str	r1, [sp, #12]
 800687a:	2b00      	cmp	r3, #0
 800687c:	bfbb      	ittet	lt
 800687e:	425b      	neglt	r3, r3
 8006880:	f042 0202 	orrlt.w	r2, r2, #2
 8006884:	9307      	strge	r3, [sp, #28]
 8006886:	9307      	strlt	r3, [sp, #28]
 8006888:	bfb8      	it	lt
 800688a:	9204      	strlt	r2, [sp, #16]
 800688c:	7823      	ldrb	r3, [r4, #0]
 800688e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006890:	d10a      	bne.n	80068a8 <_svfiprintf_r+0x130>
 8006892:	7863      	ldrb	r3, [r4, #1]
 8006894:	2b2a      	cmp	r3, #42	@ 0x2a
 8006896:	d132      	bne.n	80068fe <_svfiprintf_r+0x186>
 8006898:	9b03      	ldr	r3, [sp, #12]
 800689a:	1d1a      	adds	r2, r3, #4
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	9203      	str	r2, [sp, #12]
 80068a0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80068a4:	3402      	adds	r4, #2
 80068a6:	9305      	str	r3, [sp, #20]
 80068a8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800696c <_svfiprintf_r+0x1f4>
 80068ac:	7821      	ldrb	r1, [r4, #0]
 80068ae:	2203      	movs	r2, #3
 80068b0:	4650      	mov	r0, sl
 80068b2:	f7f9 fc95 	bl	80001e0 <memchr>
 80068b6:	b138      	cbz	r0, 80068c8 <_svfiprintf_r+0x150>
 80068b8:	9b04      	ldr	r3, [sp, #16]
 80068ba:	eba0 000a 	sub.w	r0, r0, sl
 80068be:	2240      	movs	r2, #64	@ 0x40
 80068c0:	4082      	lsls	r2, r0
 80068c2:	4313      	orrs	r3, r2
 80068c4:	3401      	adds	r4, #1
 80068c6:	9304      	str	r3, [sp, #16]
 80068c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068cc:	4824      	ldr	r0, [pc, #144]	@ (8006960 <_svfiprintf_r+0x1e8>)
 80068ce:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80068d2:	2206      	movs	r2, #6
 80068d4:	f7f9 fc84 	bl	80001e0 <memchr>
 80068d8:	2800      	cmp	r0, #0
 80068da:	d036      	beq.n	800694a <_svfiprintf_r+0x1d2>
 80068dc:	4b21      	ldr	r3, [pc, #132]	@ (8006964 <_svfiprintf_r+0x1ec>)
 80068de:	bb1b      	cbnz	r3, 8006928 <_svfiprintf_r+0x1b0>
 80068e0:	9b03      	ldr	r3, [sp, #12]
 80068e2:	3307      	adds	r3, #7
 80068e4:	f023 0307 	bic.w	r3, r3, #7
 80068e8:	3308      	adds	r3, #8
 80068ea:	9303      	str	r3, [sp, #12]
 80068ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068ee:	4433      	add	r3, r6
 80068f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80068f2:	e76a      	b.n	80067ca <_svfiprintf_r+0x52>
 80068f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80068f8:	460c      	mov	r4, r1
 80068fa:	2001      	movs	r0, #1
 80068fc:	e7a8      	b.n	8006850 <_svfiprintf_r+0xd8>
 80068fe:	2300      	movs	r3, #0
 8006900:	3401      	adds	r4, #1
 8006902:	9305      	str	r3, [sp, #20]
 8006904:	4619      	mov	r1, r3
 8006906:	f04f 0c0a 	mov.w	ip, #10
 800690a:	4620      	mov	r0, r4
 800690c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006910:	3a30      	subs	r2, #48	@ 0x30
 8006912:	2a09      	cmp	r2, #9
 8006914:	d903      	bls.n	800691e <_svfiprintf_r+0x1a6>
 8006916:	2b00      	cmp	r3, #0
 8006918:	d0c6      	beq.n	80068a8 <_svfiprintf_r+0x130>
 800691a:	9105      	str	r1, [sp, #20]
 800691c:	e7c4      	b.n	80068a8 <_svfiprintf_r+0x130>
 800691e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006922:	4604      	mov	r4, r0
 8006924:	2301      	movs	r3, #1
 8006926:	e7f0      	b.n	800690a <_svfiprintf_r+0x192>
 8006928:	ab03      	add	r3, sp, #12
 800692a:	9300      	str	r3, [sp, #0]
 800692c:	462a      	mov	r2, r5
 800692e:	4b0e      	ldr	r3, [pc, #56]	@ (8006968 <_svfiprintf_r+0x1f0>)
 8006930:	a904      	add	r1, sp, #16
 8006932:	4638      	mov	r0, r7
 8006934:	f3af 8000 	nop.w
 8006938:	1c42      	adds	r2, r0, #1
 800693a:	4606      	mov	r6, r0
 800693c:	d1d6      	bne.n	80068ec <_svfiprintf_r+0x174>
 800693e:	89ab      	ldrh	r3, [r5, #12]
 8006940:	065b      	lsls	r3, r3, #25
 8006942:	f53f af2d 	bmi.w	80067a0 <_svfiprintf_r+0x28>
 8006946:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006948:	e72c      	b.n	80067a4 <_svfiprintf_r+0x2c>
 800694a:	ab03      	add	r3, sp, #12
 800694c:	9300      	str	r3, [sp, #0]
 800694e:	462a      	mov	r2, r5
 8006950:	4b05      	ldr	r3, [pc, #20]	@ (8006968 <_svfiprintf_r+0x1f0>)
 8006952:	a904      	add	r1, sp, #16
 8006954:	4638      	mov	r0, r7
 8006956:	f000 f879 	bl	8006a4c <_printf_i>
 800695a:	e7ed      	b.n	8006938 <_svfiprintf_r+0x1c0>
 800695c:	08007308 	.word	0x08007308
 8006960:	08007312 	.word	0x08007312
 8006964:	00000000 	.word	0x00000000
 8006968:	080066c1 	.word	0x080066c1
 800696c:	0800730e 	.word	0x0800730e

08006970 <_printf_common>:
 8006970:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006974:	4616      	mov	r6, r2
 8006976:	4698      	mov	r8, r3
 8006978:	688a      	ldr	r2, [r1, #8]
 800697a:	690b      	ldr	r3, [r1, #16]
 800697c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006980:	4293      	cmp	r3, r2
 8006982:	bfb8      	it	lt
 8006984:	4613      	movlt	r3, r2
 8006986:	6033      	str	r3, [r6, #0]
 8006988:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800698c:	4607      	mov	r7, r0
 800698e:	460c      	mov	r4, r1
 8006990:	b10a      	cbz	r2, 8006996 <_printf_common+0x26>
 8006992:	3301      	adds	r3, #1
 8006994:	6033      	str	r3, [r6, #0]
 8006996:	6823      	ldr	r3, [r4, #0]
 8006998:	0699      	lsls	r1, r3, #26
 800699a:	bf42      	ittt	mi
 800699c:	6833      	ldrmi	r3, [r6, #0]
 800699e:	3302      	addmi	r3, #2
 80069a0:	6033      	strmi	r3, [r6, #0]
 80069a2:	6825      	ldr	r5, [r4, #0]
 80069a4:	f015 0506 	ands.w	r5, r5, #6
 80069a8:	d106      	bne.n	80069b8 <_printf_common+0x48>
 80069aa:	f104 0a19 	add.w	sl, r4, #25
 80069ae:	68e3      	ldr	r3, [r4, #12]
 80069b0:	6832      	ldr	r2, [r6, #0]
 80069b2:	1a9b      	subs	r3, r3, r2
 80069b4:	42ab      	cmp	r3, r5
 80069b6:	dc26      	bgt.n	8006a06 <_printf_common+0x96>
 80069b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80069bc:	6822      	ldr	r2, [r4, #0]
 80069be:	3b00      	subs	r3, #0
 80069c0:	bf18      	it	ne
 80069c2:	2301      	movne	r3, #1
 80069c4:	0692      	lsls	r2, r2, #26
 80069c6:	d42b      	bmi.n	8006a20 <_printf_common+0xb0>
 80069c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80069cc:	4641      	mov	r1, r8
 80069ce:	4638      	mov	r0, r7
 80069d0:	47c8      	blx	r9
 80069d2:	3001      	adds	r0, #1
 80069d4:	d01e      	beq.n	8006a14 <_printf_common+0xa4>
 80069d6:	6823      	ldr	r3, [r4, #0]
 80069d8:	6922      	ldr	r2, [r4, #16]
 80069da:	f003 0306 	and.w	r3, r3, #6
 80069de:	2b04      	cmp	r3, #4
 80069e0:	bf02      	ittt	eq
 80069e2:	68e5      	ldreq	r5, [r4, #12]
 80069e4:	6833      	ldreq	r3, [r6, #0]
 80069e6:	1aed      	subeq	r5, r5, r3
 80069e8:	68a3      	ldr	r3, [r4, #8]
 80069ea:	bf0c      	ite	eq
 80069ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069f0:	2500      	movne	r5, #0
 80069f2:	4293      	cmp	r3, r2
 80069f4:	bfc4      	itt	gt
 80069f6:	1a9b      	subgt	r3, r3, r2
 80069f8:	18ed      	addgt	r5, r5, r3
 80069fa:	2600      	movs	r6, #0
 80069fc:	341a      	adds	r4, #26
 80069fe:	42b5      	cmp	r5, r6
 8006a00:	d11a      	bne.n	8006a38 <_printf_common+0xc8>
 8006a02:	2000      	movs	r0, #0
 8006a04:	e008      	b.n	8006a18 <_printf_common+0xa8>
 8006a06:	2301      	movs	r3, #1
 8006a08:	4652      	mov	r2, sl
 8006a0a:	4641      	mov	r1, r8
 8006a0c:	4638      	mov	r0, r7
 8006a0e:	47c8      	blx	r9
 8006a10:	3001      	adds	r0, #1
 8006a12:	d103      	bne.n	8006a1c <_printf_common+0xac>
 8006a14:	f04f 30ff 	mov.w	r0, #4294967295
 8006a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a1c:	3501      	adds	r5, #1
 8006a1e:	e7c6      	b.n	80069ae <_printf_common+0x3e>
 8006a20:	18e1      	adds	r1, r4, r3
 8006a22:	1c5a      	adds	r2, r3, #1
 8006a24:	2030      	movs	r0, #48	@ 0x30
 8006a26:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006a2a:	4422      	add	r2, r4
 8006a2c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006a30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006a34:	3302      	adds	r3, #2
 8006a36:	e7c7      	b.n	80069c8 <_printf_common+0x58>
 8006a38:	2301      	movs	r3, #1
 8006a3a:	4622      	mov	r2, r4
 8006a3c:	4641      	mov	r1, r8
 8006a3e:	4638      	mov	r0, r7
 8006a40:	47c8      	blx	r9
 8006a42:	3001      	adds	r0, #1
 8006a44:	d0e6      	beq.n	8006a14 <_printf_common+0xa4>
 8006a46:	3601      	adds	r6, #1
 8006a48:	e7d9      	b.n	80069fe <_printf_common+0x8e>
	...

08006a4c <_printf_i>:
 8006a4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a50:	7e0f      	ldrb	r7, [r1, #24]
 8006a52:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006a54:	2f78      	cmp	r7, #120	@ 0x78
 8006a56:	4691      	mov	r9, r2
 8006a58:	4680      	mov	r8, r0
 8006a5a:	460c      	mov	r4, r1
 8006a5c:	469a      	mov	sl, r3
 8006a5e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006a62:	d807      	bhi.n	8006a74 <_printf_i+0x28>
 8006a64:	2f62      	cmp	r7, #98	@ 0x62
 8006a66:	d80a      	bhi.n	8006a7e <_printf_i+0x32>
 8006a68:	2f00      	cmp	r7, #0
 8006a6a:	f000 80d1 	beq.w	8006c10 <_printf_i+0x1c4>
 8006a6e:	2f58      	cmp	r7, #88	@ 0x58
 8006a70:	f000 80b8 	beq.w	8006be4 <_printf_i+0x198>
 8006a74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a78:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006a7c:	e03a      	b.n	8006af4 <_printf_i+0xa8>
 8006a7e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006a82:	2b15      	cmp	r3, #21
 8006a84:	d8f6      	bhi.n	8006a74 <_printf_i+0x28>
 8006a86:	a101      	add	r1, pc, #4	@ (adr r1, 8006a8c <_printf_i+0x40>)
 8006a88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a8c:	08006ae5 	.word	0x08006ae5
 8006a90:	08006af9 	.word	0x08006af9
 8006a94:	08006a75 	.word	0x08006a75
 8006a98:	08006a75 	.word	0x08006a75
 8006a9c:	08006a75 	.word	0x08006a75
 8006aa0:	08006a75 	.word	0x08006a75
 8006aa4:	08006af9 	.word	0x08006af9
 8006aa8:	08006a75 	.word	0x08006a75
 8006aac:	08006a75 	.word	0x08006a75
 8006ab0:	08006a75 	.word	0x08006a75
 8006ab4:	08006a75 	.word	0x08006a75
 8006ab8:	08006bf7 	.word	0x08006bf7
 8006abc:	08006b23 	.word	0x08006b23
 8006ac0:	08006bb1 	.word	0x08006bb1
 8006ac4:	08006a75 	.word	0x08006a75
 8006ac8:	08006a75 	.word	0x08006a75
 8006acc:	08006c19 	.word	0x08006c19
 8006ad0:	08006a75 	.word	0x08006a75
 8006ad4:	08006b23 	.word	0x08006b23
 8006ad8:	08006a75 	.word	0x08006a75
 8006adc:	08006a75 	.word	0x08006a75
 8006ae0:	08006bb9 	.word	0x08006bb9
 8006ae4:	6833      	ldr	r3, [r6, #0]
 8006ae6:	1d1a      	adds	r2, r3, #4
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	6032      	str	r2, [r6, #0]
 8006aec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006af0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006af4:	2301      	movs	r3, #1
 8006af6:	e09c      	b.n	8006c32 <_printf_i+0x1e6>
 8006af8:	6833      	ldr	r3, [r6, #0]
 8006afa:	6820      	ldr	r0, [r4, #0]
 8006afc:	1d19      	adds	r1, r3, #4
 8006afe:	6031      	str	r1, [r6, #0]
 8006b00:	0606      	lsls	r6, r0, #24
 8006b02:	d501      	bpl.n	8006b08 <_printf_i+0xbc>
 8006b04:	681d      	ldr	r5, [r3, #0]
 8006b06:	e003      	b.n	8006b10 <_printf_i+0xc4>
 8006b08:	0645      	lsls	r5, r0, #25
 8006b0a:	d5fb      	bpl.n	8006b04 <_printf_i+0xb8>
 8006b0c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006b10:	2d00      	cmp	r5, #0
 8006b12:	da03      	bge.n	8006b1c <_printf_i+0xd0>
 8006b14:	232d      	movs	r3, #45	@ 0x2d
 8006b16:	426d      	negs	r5, r5
 8006b18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b1c:	4858      	ldr	r0, [pc, #352]	@ (8006c80 <_printf_i+0x234>)
 8006b1e:	230a      	movs	r3, #10
 8006b20:	e011      	b.n	8006b46 <_printf_i+0xfa>
 8006b22:	6821      	ldr	r1, [r4, #0]
 8006b24:	6833      	ldr	r3, [r6, #0]
 8006b26:	0608      	lsls	r0, r1, #24
 8006b28:	f853 5b04 	ldr.w	r5, [r3], #4
 8006b2c:	d402      	bmi.n	8006b34 <_printf_i+0xe8>
 8006b2e:	0649      	lsls	r1, r1, #25
 8006b30:	bf48      	it	mi
 8006b32:	b2ad      	uxthmi	r5, r5
 8006b34:	2f6f      	cmp	r7, #111	@ 0x6f
 8006b36:	4852      	ldr	r0, [pc, #328]	@ (8006c80 <_printf_i+0x234>)
 8006b38:	6033      	str	r3, [r6, #0]
 8006b3a:	bf14      	ite	ne
 8006b3c:	230a      	movne	r3, #10
 8006b3e:	2308      	moveq	r3, #8
 8006b40:	2100      	movs	r1, #0
 8006b42:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006b46:	6866      	ldr	r6, [r4, #4]
 8006b48:	60a6      	str	r6, [r4, #8]
 8006b4a:	2e00      	cmp	r6, #0
 8006b4c:	db05      	blt.n	8006b5a <_printf_i+0x10e>
 8006b4e:	6821      	ldr	r1, [r4, #0]
 8006b50:	432e      	orrs	r6, r5
 8006b52:	f021 0104 	bic.w	r1, r1, #4
 8006b56:	6021      	str	r1, [r4, #0]
 8006b58:	d04b      	beq.n	8006bf2 <_printf_i+0x1a6>
 8006b5a:	4616      	mov	r6, r2
 8006b5c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006b60:	fb03 5711 	mls	r7, r3, r1, r5
 8006b64:	5dc7      	ldrb	r7, [r0, r7]
 8006b66:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006b6a:	462f      	mov	r7, r5
 8006b6c:	42bb      	cmp	r3, r7
 8006b6e:	460d      	mov	r5, r1
 8006b70:	d9f4      	bls.n	8006b5c <_printf_i+0x110>
 8006b72:	2b08      	cmp	r3, #8
 8006b74:	d10b      	bne.n	8006b8e <_printf_i+0x142>
 8006b76:	6823      	ldr	r3, [r4, #0]
 8006b78:	07df      	lsls	r7, r3, #31
 8006b7a:	d508      	bpl.n	8006b8e <_printf_i+0x142>
 8006b7c:	6923      	ldr	r3, [r4, #16]
 8006b7e:	6861      	ldr	r1, [r4, #4]
 8006b80:	4299      	cmp	r1, r3
 8006b82:	bfde      	ittt	le
 8006b84:	2330      	movle	r3, #48	@ 0x30
 8006b86:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006b8a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006b8e:	1b92      	subs	r2, r2, r6
 8006b90:	6122      	str	r2, [r4, #16]
 8006b92:	f8cd a000 	str.w	sl, [sp]
 8006b96:	464b      	mov	r3, r9
 8006b98:	aa03      	add	r2, sp, #12
 8006b9a:	4621      	mov	r1, r4
 8006b9c:	4640      	mov	r0, r8
 8006b9e:	f7ff fee7 	bl	8006970 <_printf_common>
 8006ba2:	3001      	adds	r0, #1
 8006ba4:	d14a      	bne.n	8006c3c <_printf_i+0x1f0>
 8006ba6:	f04f 30ff 	mov.w	r0, #4294967295
 8006baa:	b004      	add	sp, #16
 8006bac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bb0:	6823      	ldr	r3, [r4, #0]
 8006bb2:	f043 0320 	orr.w	r3, r3, #32
 8006bb6:	6023      	str	r3, [r4, #0]
 8006bb8:	4832      	ldr	r0, [pc, #200]	@ (8006c84 <_printf_i+0x238>)
 8006bba:	2778      	movs	r7, #120	@ 0x78
 8006bbc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006bc0:	6823      	ldr	r3, [r4, #0]
 8006bc2:	6831      	ldr	r1, [r6, #0]
 8006bc4:	061f      	lsls	r7, r3, #24
 8006bc6:	f851 5b04 	ldr.w	r5, [r1], #4
 8006bca:	d402      	bmi.n	8006bd2 <_printf_i+0x186>
 8006bcc:	065f      	lsls	r7, r3, #25
 8006bce:	bf48      	it	mi
 8006bd0:	b2ad      	uxthmi	r5, r5
 8006bd2:	6031      	str	r1, [r6, #0]
 8006bd4:	07d9      	lsls	r1, r3, #31
 8006bd6:	bf44      	itt	mi
 8006bd8:	f043 0320 	orrmi.w	r3, r3, #32
 8006bdc:	6023      	strmi	r3, [r4, #0]
 8006bde:	b11d      	cbz	r5, 8006be8 <_printf_i+0x19c>
 8006be0:	2310      	movs	r3, #16
 8006be2:	e7ad      	b.n	8006b40 <_printf_i+0xf4>
 8006be4:	4826      	ldr	r0, [pc, #152]	@ (8006c80 <_printf_i+0x234>)
 8006be6:	e7e9      	b.n	8006bbc <_printf_i+0x170>
 8006be8:	6823      	ldr	r3, [r4, #0]
 8006bea:	f023 0320 	bic.w	r3, r3, #32
 8006bee:	6023      	str	r3, [r4, #0]
 8006bf0:	e7f6      	b.n	8006be0 <_printf_i+0x194>
 8006bf2:	4616      	mov	r6, r2
 8006bf4:	e7bd      	b.n	8006b72 <_printf_i+0x126>
 8006bf6:	6833      	ldr	r3, [r6, #0]
 8006bf8:	6825      	ldr	r5, [r4, #0]
 8006bfa:	6961      	ldr	r1, [r4, #20]
 8006bfc:	1d18      	adds	r0, r3, #4
 8006bfe:	6030      	str	r0, [r6, #0]
 8006c00:	062e      	lsls	r6, r5, #24
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	d501      	bpl.n	8006c0a <_printf_i+0x1be>
 8006c06:	6019      	str	r1, [r3, #0]
 8006c08:	e002      	b.n	8006c10 <_printf_i+0x1c4>
 8006c0a:	0668      	lsls	r0, r5, #25
 8006c0c:	d5fb      	bpl.n	8006c06 <_printf_i+0x1ba>
 8006c0e:	8019      	strh	r1, [r3, #0]
 8006c10:	2300      	movs	r3, #0
 8006c12:	6123      	str	r3, [r4, #16]
 8006c14:	4616      	mov	r6, r2
 8006c16:	e7bc      	b.n	8006b92 <_printf_i+0x146>
 8006c18:	6833      	ldr	r3, [r6, #0]
 8006c1a:	1d1a      	adds	r2, r3, #4
 8006c1c:	6032      	str	r2, [r6, #0]
 8006c1e:	681e      	ldr	r6, [r3, #0]
 8006c20:	6862      	ldr	r2, [r4, #4]
 8006c22:	2100      	movs	r1, #0
 8006c24:	4630      	mov	r0, r6
 8006c26:	f7f9 fadb 	bl	80001e0 <memchr>
 8006c2a:	b108      	cbz	r0, 8006c30 <_printf_i+0x1e4>
 8006c2c:	1b80      	subs	r0, r0, r6
 8006c2e:	6060      	str	r0, [r4, #4]
 8006c30:	6863      	ldr	r3, [r4, #4]
 8006c32:	6123      	str	r3, [r4, #16]
 8006c34:	2300      	movs	r3, #0
 8006c36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c3a:	e7aa      	b.n	8006b92 <_printf_i+0x146>
 8006c3c:	6923      	ldr	r3, [r4, #16]
 8006c3e:	4632      	mov	r2, r6
 8006c40:	4649      	mov	r1, r9
 8006c42:	4640      	mov	r0, r8
 8006c44:	47d0      	blx	sl
 8006c46:	3001      	adds	r0, #1
 8006c48:	d0ad      	beq.n	8006ba6 <_printf_i+0x15a>
 8006c4a:	6823      	ldr	r3, [r4, #0]
 8006c4c:	079b      	lsls	r3, r3, #30
 8006c4e:	d413      	bmi.n	8006c78 <_printf_i+0x22c>
 8006c50:	68e0      	ldr	r0, [r4, #12]
 8006c52:	9b03      	ldr	r3, [sp, #12]
 8006c54:	4298      	cmp	r0, r3
 8006c56:	bfb8      	it	lt
 8006c58:	4618      	movlt	r0, r3
 8006c5a:	e7a6      	b.n	8006baa <_printf_i+0x15e>
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	4632      	mov	r2, r6
 8006c60:	4649      	mov	r1, r9
 8006c62:	4640      	mov	r0, r8
 8006c64:	47d0      	blx	sl
 8006c66:	3001      	adds	r0, #1
 8006c68:	d09d      	beq.n	8006ba6 <_printf_i+0x15a>
 8006c6a:	3501      	adds	r5, #1
 8006c6c:	68e3      	ldr	r3, [r4, #12]
 8006c6e:	9903      	ldr	r1, [sp, #12]
 8006c70:	1a5b      	subs	r3, r3, r1
 8006c72:	42ab      	cmp	r3, r5
 8006c74:	dcf2      	bgt.n	8006c5c <_printf_i+0x210>
 8006c76:	e7eb      	b.n	8006c50 <_printf_i+0x204>
 8006c78:	2500      	movs	r5, #0
 8006c7a:	f104 0619 	add.w	r6, r4, #25
 8006c7e:	e7f5      	b.n	8006c6c <_printf_i+0x220>
 8006c80:	08007319 	.word	0x08007319
 8006c84:	0800732a 	.word	0x0800732a

08006c88 <memmove>:
 8006c88:	4288      	cmp	r0, r1
 8006c8a:	b510      	push	{r4, lr}
 8006c8c:	eb01 0402 	add.w	r4, r1, r2
 8006c90:	d902      	bls.n	8006c98 <memmove+0x10>
 8006c92:	4284      	cmp	r4, r0
 8006c94:	4623      	mov	r3, r4
 8006c96:	d807      	bhi.n	8006ca8 <memmove+0x20>
 8006c98:	1e43      	subs	r3, r0, #1
 8006c9a:	42a1      	cmp	r1, r4
 8006c9c:	d008      	beq.n	8006cb0 <memmove+0x28>
 8006c9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ca2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006ca6:	e7f8      	b.n	8006c9a <memmove+0x12>
 8006ca8:	4402      	add	r2, r0
 8006caa:	4601      	mov	r1, r0
 8006cac:	428a      	cmp	r2, r1
 8006cae:	d100      	bne.n	8006cb2 <memmove+0x2a>
 8006cb0:	bd10      	pop	{r4, pc}
 8006cb2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006cb6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006cba:	e7f7      	b.n	8006cac <memmove+0x24>

08006cbc <_sbrk_r>:
 8006cbc:	b538      	push	{r3, r4, r5, lr}
 8006cbe:	4d06      	ldr	r5, [pc, #24]	@ (8006cd8 <_sbrk_r+0x1c>)
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	4604      	mov	r4, r0
 8006cc4:	4608      	mov	r0, r1
 8006cc6:	602b      	str	r3, [r5, #0]
 8006cc8:	f7ff fa9a 	bl	8006200 <_sbrk>
 8006ccc:	1c43      	adds	r3, r0, #1
 8006cce:	d102      	bne.n	8006cd6 <_sbrk_r+0x1a>
 8006cd0:	682b      	ldr	r3, [r5, #0]
 8006cd2:	b103      	cbz	r3, 8006cd6 <_sbrk_r+0x1a>
 8006cd4:	6023      	str	r3, [r4, #0]
 8006cd6:	bd38      	pop	{r3, r4, r5, pc}
 8006cd8:	20000c34 	.word	0x20000c34

08006cdc <_realloc_r>:
 8006cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ce0:	4607      	mov	r7, r0
 8006ce2:	4614      	mov	r4, r2
 8006ce4:	460d      	mov	r5, r1
 8006ce6:	b921      	cbnz	r1, 8006cf2 <_realloc_r+0x16>
 8006ce8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006cec:	4611      	mov	r1, r2
 8006cee:	f7ff bc5b 	b.w	80065a8 <_malloc_r>
 8006cf2:	b92a      	cbnz	r2, 8006d00 <_realloc_r+0x24>
 8006cf4:	f7ff fbec 	bl	80064d0 <_free_r>
 8006cf8:	4625      	mov	r5, r4
 8006cfa:	4628      	mov	r0, r5
 8006cfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d00:	f000 f81a 	bl	8006d38 <_malloc_usable_size_r>
 8006d04:	4284      	cmp	r4, r0
 8006d06:	4606      	mov	r6, r0
 8006d08:	d802      	bhi.n	8006d10 <_realloc_r+0x34>
 8006d0a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006d0e:	d8f4      	bhi.n	8006cfa <_realloc_r+0x1e>
 8006d10:	4621      	mov	r1, r4
 8006d12:	4638      	mov	r0, r7
 8006d14:	f7ff fc48 	bl	80065a8 <_malloc_r>
 8006d18:	4680      	mov	r8, r0
 8006d1a:	b908      	cbnz	r0, 8006d20 <_realloc_r+0x44>
 8006d1c:	4645      	mov	r5, r8
 8006d1e:	e7ec      	b.n	8006cfa <_realloc_r+0x1e>
 8006d20:	42b4      	cmp	r4, r6
 8006d22:	4622      	mov	r2, r4
 8006d24:	4629      	mov	r1, r5
 8006d26:	bf28      	it	cs
 8006d28:	4632      	movcs	r2, r6
 8006d2a:	f7ff fbc3 	bl	80064b4 <memcpy>
 8006d2e:	4629      	mov	r1, r5
 8006d30:	4638      	mov	r0, r7
 8006d32:	f7ff fbcd 	bl	80064d0 <_free_r>
 8006d36:	e7f1      	b.n	8006d1c <_realloc_r+0x40>

08006d38 <_malloc_usable_size_r>:
 8006d38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d3c:	1f18      	subs	r0, r3, #4
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	bfbc      	itt	lt
 8006d42:	580b      	ldrlt	r3, [r1, r0]
 8006d44:	18c0      	addlt	r0, r0, r3
 8006d46:	4770      	bx	lr

08006d48 <ceil>:
 8006d48:	ec51 0b10 	vmov	r0, r1, d0
 8006d4c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006d50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d54:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8006d58:	2e13      	cmp	r6, #19
 8006d5a:	460c      	mov	r4, r1
 8006d5c:	4605      	mov	r5, r0
 8006d5e:	4680      	mov	r8, r0
 8006d60:	dc2e      	bgt.n	8006dc0 <ceil+0x78>
 8006d62:	2e00      	cmp	r6, #0
 8006d64:	da11      	bge.n	8006d8a <ceil+0x42>
 8006d66:	a332      	add	r3, pc, #200	@ (adr r3, 8006e30 <ceil+0xe8>)
 8006d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d6c:	f7f9 fa8e 	bl	800028c <__adddf3>
 8006d70:	2200      	movs	r2, #0
 8006d72:	2300      	movs	r3, #0
 8006d74:	f7f9 fed0 	bl	8000b18 <__aeabi_dcmpgt>
 8006d78:	b120      	cbz	r0, 8006d84 <ceil+0x3c>
 8006d7a:	2c00      	cmp	r4, #0
 8006d7c:	db4f      	blt.n	8006e1e <ceil+0xd6>
 8006d7e:	4325      	orrs	r5, r4
 8006d80:	d151      	bne.n	8006e26 <ceil+0xde>
 8006d82:	462c      	mov	r4, r5
 8006d84:	4621      	mov	r1, r4
 8006d86:	4628      	mov	r0, r5
 8006d88:	e023      	b.n	8006dd2 <ceil+0x8a>
 8006d8a:	4f2b      	ldr	r7, [pc, #172]	@ (8006e38 <ceil+0xf0>)
 8006d8c:	4137      	asrs	r7, r6
 8006d8e:	ea01 0307 	and.w	r3, r1, r7
 8006d92:	4303      	orrs	r3, r0
 8006d94:	d01d      	beq.n	8006dd2 <ceil+0x8a>
 8006d96:	a326      	add	r3, pc, #152	@ (adr r3, 8006e30 <ceil+0xe8>)
 8006d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d9c:	f7f9 fa76 	bl	800028c <__adddf3>
 8006da0:	2200      	movs	r2, #0
 8006da2:	2300      	movs	r3, #0
 8006da4:	f7f9 feb8 	bl	8000b18 <__aeabi_dcmpgt>
 8006da8:	2800      	cmp	r0, #0
 8006daa:	d0eb      	beq.n	8006d84 <ceil+0x3c>
 8006dac:	2c00      	cmp	r4, #0
 8006dae:	bfc2      	ittt	gt
 8006db0:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 8006db4:	4133      	asrgt	r3, r6
 8006db6:	18e4      	addgt	r4, r4, r3
 8006db8:	ea24 0407 	bic.w	r4, r4, r7
 8006dbc:	2500      	movs	r5, #0
 8006dbe:	e7e1      	b.n	8006d84 <ceil+0x3c>
 8006dc0:	2e33      	cmp	r6, #51	@ 0x33
 8006dc2:	dd0a      	ble.n	8006dda <ceil+0x92>
 8006dc4:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8006dc8:	d103      	bne.n	8006dd2 <ceil+0x8a>
 8006dca:	4602      	mov	r2, r0
 8006dcc:	460b      	mov	r3, r1
 8006dce:	f7f9 fa5d 	bl	800028c <__adddf3>
 8006dd2:	ec41 0b10 	vmov	d0, r0, r1
 8006dd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006dda:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8006dde:	f04f 37ff 	mov.w	r7, #4294967295
 8006de2:	40df      	lsrs	r7, r3
 8006de4:	4238      	tst	r0, r7
 8006de6:	d0f4      	beq.n	8006dd2 <ceil+0x8a>
 8006de8:	a311      	add	r3, pc, #68	@ (adr r3, 8006e30 <ceil+0xe8>)
 8006dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dee:	f7f9 fa4d 	bl	800028c <__adddf3>
 8006df2:	2200      	movs	r2, #0
 8006df4:	2300      	movs	r3, #0
 8006df6:	f7f9 fe8f 	bl	8000b18 <__aeabi_dcmpgt>
 8006dfa:	2800      	cmp	r0, #0
 8006dfc:	d0c2      	beq.n	8006d84 <ceil+0x3c>
 8006dfe:	2c00      	cmp	r4, #0
 8006e00:	dd0a      	ble.n	8006e18 <ceil+0xd0>
 8006e02:	2e14      	cmp	r6, #20
 8006e04:	d101      	bne.n	8006e0a <ceil+0xc2>
 8006e06:	3401      	adds	r4, #1
 8006e08:	e006      	b.n	8006e18 <ceil+0xd0>
 8006e0a:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8006e0e:	2301      	movs	r3, #1
 8006e10:	40b3      	lsls	r3, r6
 8006e12:	441d      	add	r5, r3
 8006e14:	45a8      	cmp	r8, r5
 8006e16:	d8f6      	bhi.n	8006e06 <ceil+0xbe>
 8006e18:	ea25 0507 	bic.w	r5, r5, r7
 8006e1c:	e7b2      	b.n	8006d84 <ceil+0x3c>
 8006e1e:	2500      	movs	r5, #0
 8006e20:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8006e24:	e7ae      	b.n	8006d84 <ceil+0x3c>
 8006e26:	4c05      	ldr	r4, [pc, #20]	@ (8006e3c <ceil+0xf4>)
 8006e28:	2500      	movs	r5, #0
 8006e2a:	e7ab      	b.n	8006d84 <ceil+0x3c>
 8006e2c:	f3af 8000 	nop.w
 8006e30:	8800759c 	.word	0x8800759c
 8006e34:	7e37e43c 	.word	0x7e37e43c
 8006e38:	000fffff 	.word	0x000fffff
 8006e3c:	3ff00000 	.word	0x3ff00000

08006e40 <_init>:
 8006e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e42:	bf00      	nop
 8006e44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e46:	bc08      	pop	{r3}
 8006e48:	469e      	mov	lr, r3
 8006e4a:	4770      	bx	lr

08006e4c <_fini>:
 8006e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e4e:	bf00      	nop
 8006e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e52:	bc08      	pop	{r3}
 8006e54:	469e      	mov	lr, r3
 8006e56:	4770      	bx	lr
