{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591321808944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591321808956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 04 22:50:08 2020 " "Processing started: Thu Jun 04 22:50:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591321808956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321808956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ev20QUARTUS -c ev20QUARTUS " "Command: quartus_map --read_settings_files=on --write_settings_files=off ev20QUARTUS -c ev20QUARTUS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321808956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591321810898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591321810898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subroutinecontrolunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subroutinecontrolunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SubRoutineControlUnit " "Found entity 1: SubRoutineControlUnit" {  } { { "SubRoutineControlUnit.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/SubRoutineControlUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirunit2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mirunit2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIRUnit2 " "Found entity 1: MIRUnit2" {  } { { "MIRUnit2.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/MIRUnit2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file synchunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SynchUnit " "Found entity 1: SynchUnit" {  } { { "SynchUnit.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/SynchUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file synchregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SynchRegister " "Found entity 1: SynchRegister" {  } { { "SynchRegister.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/SynchRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delayinicial.v 1 1 " "Found 1 design units, including 1 entities, in source file delayinicial.v" { { "Info" "ISGN_ENTITY_NAME" "1 DelayInicial " "Found entity 1: DelayInicial" {  } { { "DelayInicial.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/DelayInicial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mir.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mir.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIR " "Found entity 1: MIR" {  } { { "MIR.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/MIR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC2 " "Found entity 1: UC2" {  } { { "UC2.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/UC2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC1 " "Found entity 1: UC1" {  } { { "UC1.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/UC1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20main " "Found entity 1: ev20main" {  } { { "ev20main.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/ev20main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20jumpcontrol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20jumpcontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20jumpControl " "Found entity 1: ev20jumpControl" {  } { { "ev20jumpControl.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/ev20jumpControl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20b3busa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20b3busa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20B3BUSA " "Found entity 1: ev20B3BUSA" {  } { { "ev20B3BUSA.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/ev20B3BUSA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20b3busb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20b3busb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20B3BUSB " "Found entity 1: ev20B3BUSB" {  } { { "ev20B3BUSB.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/ev20B3BUSB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20bloque3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20bloque3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20BLOQUE3 " "Found entity 1: ev20BLOQUE3" {  } { { "ev20BLOQUE3.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/ev20BLOQUE3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20registerbank.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20registerbank.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20registerBank " "Found entity 1: ev20registerBank" {  } { { "ev20registerBank.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/ev20registerBank.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fetchunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fetchUnit " "Found entity 1: fetchUnit" {  } { { "fetchUnit.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/fetchUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operandsunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file operandsunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 operandsUnit " "Found entity 1: operandsUnit" {  } { { "operandsUnit.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/operandsUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aluunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUUnit " "Found entity 1: ALUUnit" {  } { { "ALUUnit.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/ALUUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carryblock.v 1 1 " "Found 1 design units, including 1 entities, in source file carryblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 carryBlock " "Found entity 1: carryBlock" {  } { { "carryBlock.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/carryBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcregister.v 1 1 " "Found 1 design units, including 1 entities, in source file pcregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCRegister " "Found entity 1: PCRegister" {  } { { "PCRegister.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/PCRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mirunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIRUnit " "Found entity 1: MIRUnit" {  } { { "MIRUnit.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/MIRUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dataunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dataUnit " "Found entity 1: dataUnit" {  } { { "dataUnit.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/dataUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827667 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PCRegisterAsync.v " "Can't analyze file -- file PCRegisterAsync.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1591321827691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pulsegen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pulseGen " "Found entity 1: pulseGen" {  } { { "pulseGen.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/pulseGen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_queue.bdf 1 1 " "Found 1 design units, including 1 entities, in source file branch_queue.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 branch_queue " "Found entity 1: branch_queue" {  } { { "branch_queue.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/branch_queue.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eleven_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file eleven_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eleven_fifo " "Found entity 1: eleven_fifo" {  } { { "eleven_fifo.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/eleven_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_predictor.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_predictor.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_predictor " "Found entity 1: branch_predictor" {  } { { "branch_predictor.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/branch_predictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prediction_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prediction_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prediction_block " "Found entity 1: prediction_block" {  } { { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prediction_control.v 1 1 " "Found 1 design units, including 1 entities, in source file prediction_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 prediction_control " "Found entity 1: prediction_control" {  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prediction_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file prediction_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 prediction_checker " "Found entity 1: prediction_checker" {  } { { "prediction_checker.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pline_flush_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pline_flush_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pline_flush_ctrl " "Found entity 1: pline_flush_ctrl" {  } { { "pline_flush_ctrl.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/pline_flush_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_popper.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_popper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_popper " "Found entity 1: fifo_popper" {  } { { "fifo_popper.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/fifo_popper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo2.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo2 " "Found entity 1: fifo2" {  } { { "fifo2.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/fifo2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jcy_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file jcy_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 jcy_checker " "Found entity 1: jcy_checker" {  } { { "jcy_checker.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/jcy_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jze_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file jze_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 jze_checker " "Found entity 1: jze_checker" {  } { { "jze_checker.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/jze_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827923 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "jne_checker.v(20) " "Verilog HDL information at jne_checker.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "jne_checker.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/jne_checker.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1591321827935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jne_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file jne_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 jne_checker " "Found entity 1: jne_checker" {  } { { "jne_checker.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/jne_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i fifo_two_bit.v(5) " "Verilog HDL Declaration information at fifo_two_bit.v(5): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "fifo_two_bit.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/fifo_two_bit.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591321827955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_two_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_two_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_two_bit " "Found entity 1: fifo_two_bit" {  } { { "fifo_two_bit.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/fifo_two_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321827967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321827967 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prediction_block " "Elaborating entity \"prediction_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591321834166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prediction_checker prediction_checker:inst5 " "Elaborating entity \"prediction_checker\" for hierarchy \"prediction_checker:inst5\"" {  } { { "prediction_block.bdf" "inst5" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 336 704 920 480 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591321834181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jcy_checker prediction_checker:inst5\|jcy_checker:jcy " "Elaborating entity \"jcy_checker\" for hierarchy \"prediction_checker:inst5\|jcy_checker:jcy\"" {  } { { "prediction_checker.v" "jcy" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_checker.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591321834213 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pred_type jcy_checker.v(12) " "Verilog HDL or VHDL warning at jcy_checker.v(12): object \"pred_type\" assigned a value but never read" {  } { { "jcy_checker.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/jcy_checker.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591321834213 "|prediction_block|prediction_checker:inst5|jcy_checker:jcy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jze_checker prediction_checker:inst5\|jze_checker:jze " "Elaborating entity \"jze_checker\" for hierarchy \"prediction_checker:inst5\|jze_checker:jze\"" {  } { { "prediction_checker.v" "jze" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_checker.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591321834228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jne_checker prediction_checker:inst5\|jne_checker:jne " "Elaborating entity \"jne_checker\" for hierarchy \"prediction_checker:inst5\|jne_checker:jne\"" {  } { { "prediction_checker.v" "jne" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_checker.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591321834244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:inst11 " "Elaborating entity \"fifo\" for hierarchy \"fifo:inst11\"" {  } { { "prediction_block.bdf" "inst11" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 560 440 568 704 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591321834266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_popper fifo_popper:inst3 " "Elaborating entity \"fifo_popper\" for hierarchy \"fifo_popper:inst3\"" {  } { { "prediction_block.bdf" "inst3" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 280 488 656 360 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591321834266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prediction_control prediction_control:inst4 " "Elaborating entity \"prediction_control\" for hierarchy \"prediction_control:inst4\"" {  } { { "prediction_block.bdf" "inst4" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 144 536 712 256 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591321834282 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC prediction_control.v(54) " "Verilog HDL Always Construct warning at prediction_control.v(54): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591321834282 "|prediction_block|prediction_control:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next prediction_control.v(43) " "Verilog HDL Always Construct warning at prediction_control.v(43): inferring latch(es) for variable \"next\", which holds its previous value in one or more paths through the always construct" {  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591321834282 "|prediction_block|prediction_control:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[0\] prediction_control.v(43) " "Inferred latch for \"next\[0\]\" at prediction_control.v(43)" {  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321834282 "|prediction_block|prediction_control:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[1\] prediction_control.v(43) " "Inferred latch for \"next\[1\]\" at prediction_control.v(43)" {  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321834282 "|prediction_block|prediction_control:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[2\] prediction_control.v(43) " "Inferred latch for \"next\[2\]\" at prediction_control.v(43)" {  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321834282 "|prediction_block|prediction_control:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[3\] prediction_control.v(43) " "Inferred latch for \"next\[3\]\" at prediction_control.v(43)" {  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321834282 "|prediction_block|prediction_control:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[4\] prediction_control.v(43) " "Inferred latch for \"next\[4\]\" at prediction_control.v(43)" {  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321834282 "|prediction_block|prediction_control:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[5\] prediction_control.v(43) " "Inferred latch for \"next\[5\]\" at prediction_control.v(43)" {  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321834282 "|prediction_block|prediction_control:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[6\] prediction_control.v(43) " "Inferred latch for \"next\[6\]\" at prediction_control.v(43)" {  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321834282 "|prediction_block|prediction_control:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[7\] prediction_control.v(43) " "Inferred latch for \"next\[7\]\" at prediction_control.v(43)" {  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321834282 "|prediction_block|prediction_control:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[8\] prediction_control.v(43) " "Inferred latch for \"next\[8\]\" at prediction_control.v(43)" {  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321834282 "|prediction_block|prediction_control:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[9\] prediction_control.v(43) " "Inferred latch for \"next\[9\]\" at prediction_control.v(43)" {  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321834282 "|prediction_block|prediction_control:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[10\] prediction_control.v(43) " "Inferred latch for \"next\[10\]\" at prediction_control.v(43)" {  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321834282 "|prediction_block|prediction_control:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_predictor branch_predictor:inst " "Elaborating entity \"branch_predictor\" for hierarchy \"branch_predictor:inst\"" {  } { { "prediction_block.bdf" "inst" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 112 800 1008 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591321834297 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "takens branch_predictor.v(70) " "Verilog HDL Always Construct warning at branch_predictor.v(70): inferring latch(es) for variable \"takens\", which holds its previous value in one or more paths through the always construct" {  } { { "branch_predictor.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/branch_predictor.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591321834297 "|prediction_block|branch_predictor:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index branch_predictor.v(70) " "Verilog HDL Always Construct warning at branch_predictor.v(70): inferring latch(es) for variable \"index\", which holds its previous value in one or more paths through the always construct" {  } { { "branch_predictor.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/branch_predictor.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591321834297 "|prediction_block|branch_predictor:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "prediction branch_predictor.v(70) " "Verilog HDL Always Construct warning at branch_predictor.v(70): inferring latch(es) for variable \"prediction\", which holds its previous value in one or more paths through the always construct" {  } { { "branch_predictor.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/branch_predictor.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591321834297 "|prediction_block|branch_predictor:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prediction branch_predictor.v(70) " "Inferred latch for \"prediction\" at branch_predictor.v(70)" {  } { { "branch_predictor.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/branch_predictor.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321834297 "|prediction_block|branch_predictor:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_two_bit fifo_two_bit:inst1 " "Elaborating entity \"fifo_two_bit\" for hierarchy \"fifo_two_bit:inst1\"" {  } { { "prediction_block.bdf" "inst1" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 384 1256 1400 528 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591321834313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 fifo_two_bit:inst1\|fifo2:fifo2b_block\[0\].f0 " "Elaborating entity \"fifo2\" for hierarchy \"fifo_two_bit:inst1\|fifo2:fifo2b_block\[0\].f0\"" {  } { { "fifo_two_bit.v" "fifo2b_block\[0\].f0" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/fifo_two_bit.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591321834329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst9 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst9\"" {  } { { "prediction_block.bdf" "inst9" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { -80 1416 1528 8 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591321834449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst9 " "Elaborated megafunction instantiation \"BUSMUX:inst9\"" {  } { { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { -80 1416 1528 8 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591321834453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst9 " "Instantiated megafunction \"BUSMUX:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591321834453 ""}  } { { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { -80 1416 1528 8 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591321834453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst9\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst9\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591321834594 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst9\|lpm_mux:\$00000 BUSMUX:inst9 " "Elaborated megafunction instantiation \"BUSMUX:inst9\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst9\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { -80 1416 1528 8 "inst9" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591321834598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_osc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_osc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_osc " "Found entity 1: mux_osc" {  } { { "db/mux_osc.tdf" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/db/mux_osc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591321834706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321834706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_osc BUSMUX:inst9\|lpm_mux:\$00000\|mux_osc:auto_generated " "Elaborating entity \"mux_osc\" for hierarchy \"BUSMUX:inst9\|lpm_mux:\$00000\|mux_osc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591321834718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eleven_fifo eleven_fifo:inst2 " "Elaborating entity \"eleven_fifo\" for hierarchy \"eleven_fifo:inst2\"" {  } { { "prediction_block.bdf" "inst2" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 104 1208 1368 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591321834870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prediction_control:inst4\|next\[10\] " "Latch prediction_control:inst4\|next\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I\[21\] " "Ports D and ENA on the latch are fed by the same signal I\[21\]" {  } { { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 256 296 472 272 "I\[21..0\]" "" } { 232 1144 1208 249 "I\[10..0\]" "" } { 176 488 536 193 "I\[21..0\]" "" } { -88 888 992 -71 "I\[10..0\]" "" } { 144 744 800 161 "I\[20..19\]" "" } { 472 1184 1256 480 "I\[20..19\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591321836232 ""}  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591321836232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prediction_control:inst4\|next\[9\] " "Latch prediction_control:inst4\|next\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I\[21\] " "Ports D and ENA on the latch are fed by the same signal I\[21\]" {  } { { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 256 296 472 272 "I\[21..0\]" "" } { 232 1144 1208 249 "I\[10..0\]" "" } { 176 488 536 193 "I\[21..0\]" "" } { -88 888 992 -71 "I\[10..0\]" "" } { 144 744 800 161 "I\[20..19\]" "" } { 472 1184 1256 480 "I\[20..19\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591321836232 ""}  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591321836232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prediction_control:inst4\|next\[8\] " "Latch prediction_control:inst4\|next\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I\[21\] " "Ports D and ENA on the latch are fed by the same signal I\[21\]" {  } { { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 256 296 472 272 "I\[21..0\]" "" } { 232 1144 1208 249 "I\[10..0\]" "" } { 176 488 536 193 "I\[21..0\]" "" } { -88 888 992 -71 "I\[10..0\]" "" } { 144 744 800 161 "I\[20..19\]" "" } { 472 1184 1256 480 "I\[20..19\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591321836232 ""}  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591321836232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prediction_control:inst4\|next\[7\] " "Latch prediction_control:inst4\|next\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I\[21\] " "Ports D and ENA on the latch are fed by the same signal I\[21\]" {  } { { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 256 296 472 272 "I\[21..0\]" "" } { 232 1144 1208 249 "I\[10..0\]" "" } { 176 488 536 193 "I\[21..0\]" "" } { -88 888 992 -71 "I\[10..0\]" "" } { 144 744 800 161 "I\[20..19\]" "" } { 472 1184 1256 480 "I\[20..19\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591321836232 ""}  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591321836232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prediction_control:inst4\|next\[6\] " "Latch prediction_control:inst4\|next\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I\[21\] " "Ports D and ENA on the latch are fed by the same signal I\[21\]" {  } { { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 256 296 472 272 "I\[21..0\]" "" } { 232 1144 1208 249 "I\[10..0\]" "" } { 176 488 536 193 "I\[21..0\]" "" } { -88 888 992 -71 "I\[10..0\]" "" } { 144 744 800 161 "I\[20..19\]" "" } { 472 1184 1256 480 "I\[20..19\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591321836232 ""}  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591321836232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prediction_control:inst4\|next\[5\] " "Latch prediction_control:inst4\|next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I\[21\] " "Ports D and ENA on the latch are fed by the same signal I\[21\]" {  } { { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 256 296 472 272 "I\[21..0\]" "" } { 232 1144 1208 249 "I\[10..0\]" "" } { 176 488 536 193 "I\[21..0\]" "" } { -88 888 992 -71 "I\[10..0\]" "" } { 144 744 800 161 "I\[20..19\]" "" } { 472 1184 1256 480 "I\[20..19\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591321836232 ""}  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591321836232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prediction_control:inst4\|next\[4\] " "Latch prediction_control:inst4\|next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I\[21\] " "Ports D and ENA on the latch are fed by the same signal I\[21\]" {  } { { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 256 296 472 272 "I\[21..0\]" "" } { 232 1144 1208 249 "I\[10..0\]" "" } { 176 488 536 193 "I\[21..0\]" "" } { -88 888 992 -71 "I\[10..0\]" "" } { 144 744 800 161 "I\[20..19\]" "" } { 472 1184 1256 480 "I\[20..19\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591321836232 ""}  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591321836232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prediction_control:inst4\|next\[3\] " "Latch prediction_control:inst4\|next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I\[21\] " "Ports D and ENA on the latch are fed by the same signal I\[21\]" {  } { { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 256 296 472 272 "I\[21..0\]" "" } { 232 1144 1208 249 "I\[10..0\]" "" } { 176 488 536 193 "I\[21..0\]" "" } { -88 888 992 -71 "I\[10..0\]" "" } { 144 744 800 161 "I\[20..19\]" "" } { 472 1184 1256 480 "I\[20..19\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591321836232 ""}  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591321836232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prediction_control:inst4\|next\[2\] " "Latch prediction_control:inst4\|next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I\[21\] " "Ports D and ENA on the latch are fed by the same signal I\[21\]" {  } { { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 256 296 472 272 "I\[21..0\]" "" } { 232 1144 1208 249 "I\[10..0\]" "" } { 176 488 536 193 "I\[21..0\]" "" } { -88 888 992 -71 "I\[10..0\]" "" } { 144 744 800 161 "I\[20..19\]" "" } { 472 1184 1256 480 "I\[20..19\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591321836232 ""}  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591321836232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prediction_control:inst4\|next\[1\] " "Latch prediction_control:inst4\|next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I\[21\] " "Ports D and ENA on the latch are fed by the same signal I\[21\]" {  } { { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 256 296 472 272 "I\[21..0\]" "" } { 232 1144 1208 249 "I\[10..0\]" "" } { 176 488 536 193 "I\[21..0\]" "" } { -88 888 992 -71 "I\[10..0\]" "" } { 144 744 800 161 "I\[20..19\]" "" } { 472 1184 1256 480 "I\[20..19\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591321836232 ""}  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591321836232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prediction_control:inst4\|next\[0\] " "Latch prediction_control:inst4\|next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I\[21\] " "Ports D and ENA on the latch are fed by the same signal I\[21\]" {  } { { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 256 296 472 272 "I\[21..0\]" "" } { 232 1144 1208 249 "I\[10..0\]" "" } { 176 488 536 193 "I\[21..0\]" "" } { -88 888 992 -71 "I\[10..0\]" "" } { 144 744 800 161 "I\[20..19\]" "" } { 472 1184 1256 480 "I\[20..19\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591321836232 ""}  } { { "prediction_control.v" "" { Text "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_control.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591321836232 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591321836527 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/output_files/ev20QUARTUS.map.smsg " "Generated suppressed messages file C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/output_files/ev20QUARTUS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321837344 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591321837692 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591321837692 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[18\] " "No output dependent on input pin \"I\[18\]\"" {  } { { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 256 296 472 272 "I" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591321837823 "|prediction_block|I[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[17\] " "No output dependent on input pin \"I\[17\]\"" {  } { { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 256 296 472 272 "I" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591321837823 "|prediction_block|I[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[16\] " "No output dependent on input pin \"I\[16\]\"" {  } { { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 256 296 472 272 "I" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591321837823 "|prediction_block|I[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[15\] " "No output dependent on input pin \"I\[15\]\"" {  } { { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 256 296 472 272 "I" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591321837823 "|prediction_block|I[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[14\] " "No output dependent on input pin \"I\[14\]\"" {  } { { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 256 296 472 272 "I" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591321837823 "|prediction_block|I[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[13\] " "No output dependent on input pin \"I\[13\]\"" {  } { { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 256 296 472 272 "I" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591321837823 "|prediction_block|I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[12\] " "No output dependent on input pin \"I\[12\]\"" {  } { { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 256 296 472 272 "I" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591321837823 "|prediction_block|I[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[11\] " "No output dependent on input pin \"I\[11\]\"" {  } { { "prediction_block.bdf" "" { Schematic "C:/ITBA/10 Cuatrimestre/Electrónica 5/Trabajos Practicos/Electro_V/MicroEV20/prediction_block.bdf" { { 256 296 472 272 "I" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591321837823 "|prediction_block|I[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1591321837823 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "380 " "Implemented 380 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "58 " "Implemented 58 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591321837823 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591321837823 ""} { "Info" "ICUT_CUT_TM_LCELLS" "310 " "Implemented 310 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591321837823 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591321837823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591321837845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 04 22:50:37 2020 " "Processing ended: Thu Jun 04 22:50:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591321837845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591321837845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591321837845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591321837845 ""}
