$date
	Wed Jan 31 02:06:51 2018
$end

$version
	Synopsys VCS version I-2014.03-2
$end

$timescale
	10ps
$end

$comment Csum: 1 d6e23711d426ec9e $end


$scope module tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var wire 1 # q $end

$scope module f $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 1 & q $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
1!
1$
0&
1%
0#
1"
$end
#500
0!
0$
#1000
1!
1$
#1500
0!
0$
#2000
0"
0%
1!
1$
1&
1#
#2500
0!
0$
#3000
1!
1$
0&
0#
#3500
0!
0$
#4000
1!
1$
1&
1#
#4500
0!
0$
#5000
1!
1$
0&
0#
#5500
0!
0$
#6000
1!
1$
1&
1#
#6500
0!
0$
#7000
1!
1$
0&
0#
#7500
0!
0$
#8000
1!
1$
1&
1#
#8500
0!
0$
#9000
1!
1$
0&
0#
#9500
0!
0$
#10000
1!
1$
1&
1#
#10500
0!
0$
#11000
1!
1$
0&
0#
#11500
0!
0$
#12000
1!
1$
1&
1#
#12500
0!
0$
#13000
1!
1$
0&
0#
#13500
0!
0$
#14000
1!
1$
1&
1#
#14500
0!
0$
#15000
1!
1$
0&
0#
#15500
0!
0$
#16000
1!
1$
1&
1#
#16500
0!
0$
#17000
1!
1$
0&
0#
#17500
0!
0$
#18000
1!
1$
1&
1#
#18500
0!
0$
#19000
1!
1$
0&
0#
#19500
0!
0$
#20000
1!
1$
1&
1#
#20500
0!
0$
#21000
1!
1$
0&
0#
#21500
0!
0$
