
ubuntu-preinstalled/sg_scan:     file format elf32-littlearm


Disassembly of section .init:

0000078c <.init>:
 78c:	push	{r3, lr}
 790:	bl	eb4 <sg_chk_n_print3@plt+0x5b0>
 794:	pop	{r3, pc}

Disassembly of section .plt:

00000798 <calloc@plt-0x14>:
 798:	push	{lr}		; (str lr, [sp, #-4]!)
 79c:	ldr	lr, [pc, #4]	; 7a8 <calloc@plt-0x4>
 7a0:	add	lr, pc, lr
 7a4:	ldr	pc, [lr, #8]!
 7a8:			; <UNDEFINED> instruction: 0x000117b8

000007ac <calloc@plt>:
 7ac:	add	ip, pc, #0, 12
 7b0:	add	ip, ip, #69632	; 0x11000
 7b4:	ldr	pc, [ip, #1976]!	; 0x7b8

000007b8 <__cxa_finalize@plt>:
 7b8:	add	ip, pc, #0, 12
 7bc:	add	ip, ip, #69632	; 0x11000
 7c0:	ldr	pc, [ip, #1968]!	; 0x7b0

000007c4 <free@plt>:
 7c4:	add	ip, pc, #0, 12
 7c8:	add	ip, ip, #69632	; 0x11000
 7cc:	ldr	pc, [ip, #1960]!	; 0x7a8

000007d0 <memcpy@plt>:
 7d0:	add	ip, pc, #0, 12
 7d4:	add	ip, ip, #69632	; 0x11000
 7d8:	ldr	pc, [ip, #1952]!	; 0x7a0

000007dc <__stack_chk_fail@plt>:
 7dc:	add	ip, pc, #0, 12
 7e0:	add	ip, ip, #69632	; 0x11000
 7e4:	ldr	pc, [ip, #1944]!	; 0x798

000007e8 <pr2serr@plt>:
 7e8:	add	ip, pc, #0, 12
 7ec:	add	ip, ip, #69632	; 0x11000
 7f0:	ldr	pc, [ip, #1936]!	; 0x790

000007f4 <perror@plt>:
 7f4:	add	ip, pc, #0, 12
 7f8:	add	ip, ip, #69632	; 0x11000
 7fc:	ldr	pc, [ip, #1928]!	; 0x788

00000800 <strcat@plt>:
 800:	add	ip, pc, #0, 12
 804:	add	ip, ip, #69632	; 0x11000
 808:	ldr	pc, [ip, #1920]!	; 0x780

0000080c <ioctl@plt>:
 80c:	add	ip, pc, #0, 12
 810:	add	ip, ip, #69632	; 0x11000
 814:	ldr	pc, [ip, #1912]!	; 0x778

00000818 <strcpy@plt>:
 818:	add	ip, pc, #0, 12
 81c:	add	ip, ip, #69632	; 0x11000
 820:	ldr	pc, [ip, #1904]!	; 0x770

00000824 <puts@plt>:
 824:			; <UNDEFINED> instruction: 0xe7fd4778
 828:	add	ip, pc, #0, 12
 82c:	add	ip, ip, #69632	; 0x11000
 830:	ldr	pc, [ip, #1892]!	; 0x764

00000834 <__libc_start_main@plt>:
 834:	add	ip, pc, #0, 12
 838:	add	ip, ip, #69632	; 0x11000
 83c:	ldr	pc, [ip, #1884]!	; 0x75c

00000840 <__gmon_start__@plt>:
 840:	add	ip, pc, #0, 12
 844:	add	ip, ip, #69632	; 0x11000
 848:	ldr	pc, [ip, #1876]!	; 0x754

0000084c <__ctype_b_loc@plt>:
 84c:	add	ip, pc, #0, 12
 850:	add	ip, ip, #69632	; 0x11000
 854:	ldr	pc, [ip, #1868]!	; 0x74c

00000858 <exit@plt>:
 858:	add	ip, pc, #0, 12
 85c:	add	ip, ip, #69632	; 0x11000
 860:	ldr	pc, [ip, #1860]!	; 0x744

00000864 <strlen@plt>:
 864:	add	ip, pc, #0, 12
 868:	add	ip, ip, #69632	; 0x11000
 86c:	ldr	pc, [ip, #1852]!	; 0x73c

00000870 <sg_err_category3@plt>:
 870:	add	ip, pc, #0, 12
 874:	add	ip, ip, #69632	; 0x11000
 878:	ldr	pc, [ip, #1844]!	; 0x734

0000087c <__open64_2@plt>:
 87c:	add	ip, pc, #0, 12
 880:	add	ip, ip, #69632	; 0x11000
 884:	ldr	pc, [ip, #1836]!	; 0x72c

00000888 <__errno_location@plt>:
 888:	add	ip, pc, #0, 12
 88c:	add	ip, ip, #69632	; 0x11000
 890:	ldr	pc, [ip, #1828]!	; 0x724

00000894 <__isoc99_sscanf@plt>:
 894:	add	ip, pc, #0, 12
 898:	add	ip, ip, #69632	; 0x11000
 89c:	ldr	pc, [ip, #1820]!	; 0x71c

000008a0 <memset@plt>:
 8a0:	add	ip, pc, #0, 12
 8a4:	add	ip, ip, #69632	; 0x11000
 8a8:	ldr	pc, [ip, #1812]!	; 0x714

000008ac <putchar@plt>:
 8ac:	add	ip, pc, #0, 12
 8b0:	add	ip, ip, #69632	; 0x11000
 8b4:	ldr	pc, [ip, #1804]!	; 0x70c

000008b8 <__printf_chk@plt>:
 8b8:			; <UNDEFINED> instruction: 0xe7fd4778
 8bc:	add	ip, pc, #0, 12
 8c0:	add	ip, ip, #69632	; 0x11000
 8c4:	ldr	pc, [ip, #1792]!	; 0x700

000008c8 <scandir64@plt>:
 8c8:	add	ip, pc, #0, 12
 8cc:	add	ip, ip, #69632	; 0x11000
 8d0:	ldr	pc, [ip, #1784]!	; 0x6f8

000008d4 <__xstat64@plt>:
 8d4:	add	ip, pc, #0, 12
 8d8:	add	ip, ip, #69632	; 0x11000
 8dc:	ldr	pc, [ip, #1776]!	; 0x6f0

000008e0 <abort@plt>:
 8e0:	add	ip, pc, #0, 12
 8e4:	add	ip, ip, #69632	; 0x11000
 8e8:	ldr	pc, [ip, #1768]!	; 0x6e8

000008ec <close@plt>:
 8ec:	add	ip, pc, #0, 12
 8f0:	add	ip, ip, #69632	; 0x11000
 8f4:	ldr	pc, [ip, #1760]!	; 0x6e0

000008f8 <__snprintf_chk@plt>:
 8f8:	add	ip, pc, #0, 12
 8fc:	add	ip, ip, #69632	; 0x11000
 900:	ldr	pc, [ip, #1752]!	; 0x6d8

00000904 <sg_chk_n_print3@plt>:
 904:	add	ip, pc, #0, 12
 908:	add	ip, ip, #69632	; 0x11000
 90c:	ldr	pc, [ip, #1744]!	; 0x6d0

Disassembly of section .text:

00000910 <.text>:
     910:	svcmi	0x00f0e92d
     914:	stc	6, cr4, [sp, #-44]!	; 0xffffffd4
     918:	strmi	r8, [r6], -r2, lsl #22
     91c:	strbtmi	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
     920:	andeq	pc, r1, r2, asr #4
     924:	ldrbtmi	r2, [ip], #-260	; 0xfffffefc
     928:	cfldr32vc	mvfx15, [r5, #-692]	; 0xfffffd4c
     92c:	movwls	sl, #18964	; 0x4a14
     930:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
     934:	stmiapl	r3!, {r0, r1, r2, r9, ip, pc}^
     938:	orrsls	r6, r3, #1769472	; 0x1b0000
     93c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     940:	mvnscc	pc, #79	; 0x4f
     944:			; <UNDEFINED> instruction: 0xf7ff9314
     948:			; <UNDEFINED> instruction: 0xf8dfef32
     94c:	ldrbtmi	r3, [fp], #-1216	; 0xfffffb40
     950:	stmdacs	r0, {r3, r4, sp, lr}
     954:	subhi	pc, pc, #0
     958:	vcge.f32	d18, d0, d1
     95c:			; <UNDEFINED> instruction: 0x270081de
     960:			; <UNDEFINED> instruction: 0xf8dd2501
     964:	pkhbtmi	r9, r0, r0
     968:			; <UNDEFINED> instruction: 0x463c46bb
     96c:	strls	r4, [r8, -sl, lsr #13]
     970:	strls	r9, [sl, -r5, lsl #14]
     974:	and	r9, fp, r6, lsl #10
     978:	svcpl	0x0000f5bb
     97c:	bichi	pc, r7, r0, lsl #5
     980:			; <UNDEFINED> instruction: 0xf8482401
     984:	strtmi	sl, [r3], #43	; 0x2b
     988:	beq	7cdb8 <sg_chk_n_print3@plt+0x7c4b4>
     98c:	rsble	r4, pc, r6, asr r5	; <UNPREDICTABLE>
     990:	svcpl	0x0004f859
     994:			; <UNDEFINED> instruction: 0xf7ff4628
     998:	stmdacs	r0, {r1, r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
     99c:	stmdavc	fp!, {r2, r4, r5, r6, r7, ip, lr, pc}
     9a0:	mvnle	r2, sp, lsr #22
     9a4:			; <UNDEFINED> instruction: 0xf1052801
     9a8:	rscle	r0, sp, r1, lsl #4
     9ac:	ldrmi	r4, [r1], -r8, lsr #8
     9b0:	stmdavc	fp, {r0, r9, ip, sp}
     9b4:	blcs	e4f6b8 <sg_chk_n_print3@plt+0xe4edb4>
     9b8:	ldm	pc, {r1, r2, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
     9bc:	ldcne	0, cr15, [r5, #-12]!
     9c0:	ldcne	13, cr1, [sp, #-116]	; 0xffffff8c
     9c4:	ldcne	13, cr1, [sp, #-116]	; 0xffffff8c
     9c8:	ldcne	13, cr1, [sp, #-116]	; 0xffffff8c
     9cc:	ldcne	13, cr1, [sp, #-116]	; 0xffffff8c
     9d0:	ldcne	13, cr1, [sp, #-116]	; 0xffffff8c
     9d4:	ldcne	13, cr3, [sp, #-116]	; 0xffffff8c
     9d8:	ldcne	13, cr1, [sp, #-116]	; 0xffffff8c
     9dc:	ldcne	13, cr1, [sp, #-116]	; 0xffffff8c
     9e0:	ldcne	13, cr1, [sp, #-332]	; 0xfffffeb4
     9e4:	ldrcc	r1, [sp, #-3357]	; 0xfffff2e3
     9e8:	ldcne	13, cr1, [sp, #-280]	; 0xfffffee8
     9ec:	ldcne	0, cr5, [sp, #-116]	; 0xffffff8c
     9f0:	ldcne	13, cr1, [sp, #-116]	; 0xffffff8c
     9f4:			; <UNDEFINED> instruction: 0x564b4e1d
     9f8:	ldreq	pc, [r4], #-2271	; 0xfffff721
     9fc:			; <UNDEFINED> instruction: 0xf7ff4478
     a00:			; <UNDEFINED> instruction: 0xf000eef4
     a04:	strdcs	pc, [r1], -pc	; <UNPREDICTABLE>
     a08:	strcs	pc, [r8], #-2271	; 0xfffff721
     a0c:	ldrbtmi	r4, [sl], #-3070	; 0xfffff402
     a10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     a14:			; <UNDEFINED> instruction: 0x405a9b93
     a18:	mvnhi	pc, r0, asr #32
     a1c:	cfldr32vc	mvfx15, [r5, #-52]	; 0xffffffcc
     a20:	blhi	bbd1c <sg_chk_n_print3@plt+0xbb418>
     a24:	svchi	0x00f0e8bd
     a28:	ldrbtmi	r4, [r8], #-2299	; 0xfffff705
     a2c:	mrc	7, 7, APSR_nzcv, cr12, cr15, {7}
     a30:	blx	ffa3ca38 <sg_chk_n_print3@plt+0xffa3c134>
     a34:	strb	r2, [r7, r0]!
     a38:	ldmmi	r9!, {r3, r4, r5, r6, r7, r8, fp, lr}^
     a3c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
     a40:	mrc	7, 6, APSR_nzcv, cr2, cr15, {7}
     a44:			; <UNDEFINED> instruction: 0xf7ff2000
     a48:	movwcs	lr, #7944	; 0x1f08
     a4c:	addsmi	r9, r0, #335544320	; 0x14000000
     a50:	ldr	sp, [r9, sp, lsr #3]
     a54:	movwls	r2, #33537	; 0x8301
     a58:			; <UNDEFINED> instruction: 0x3701e7f9
     a5c:	movwcs	lr, #6135	; 0x17f7
     a60:	ldrb	r9, [r4, r6, lsl #6]!
     a64:	movwls	r2, #25344	; 0x6300
     a68:	movwcs	lr, #6129	; 0x17f1
     a6c:	strb	r9, [lr, sl, lsl #6]!
     a70:			; <UNDEFINED> instruction: 0xf0002c00
     a74:	movwcs	r8, #345	; 0x159
     a78:	blls	2256a4 <sg_chk_n_print3@plt+0x224da0>
     a7c:			; <UNDEFINED> instruction: 0xf6402600
     a80:	ldrtmi	r0, [r1], r2, lsl #20
     a84:	blmi	ff9cb68c <sg_chk_n_print3@plt+0xff9cad88>
     a88:			; <UNDEFINED> instruction: 0x960846b3
     a8c:	svclt	0x0008447b
     a90:	bvs	3dbd4 <sg_chk_n_print3@plt+0x3d2d0>
     a94:	strvs	lr, [lr], -sp, asr #19
     a98:	bcc	43c2c0 <sg_chk_n_print3@plt+0x43b9bc>
     a9c:	strls	r4, [fp], -r2, ror #23
     aa0:	tstls	r0, #2063597568	; 0x7b000000
     aa4:	strls	r4, [sp, -r1, ror #23]
     aa8:	tstls	r1, #2063597568	; 0x7b000000
     aac:	suble	r2, sp, r0, lsl #24
     ab0:	ldrbtmi	r4, [fp], #-3039	; 0xfffff421
     ab4:			; <UNDEFINED> instruction: 0xf853681b
     ab8:	blcs	cb6c <sg_chk_n_print3@plt+0xc268>
     abc:	tsthi	fp, r0	; <UNPREDICTABLE>
     ac0:			; <UNDEFINED> instruction: 0xf10b9a04
     ac4:			; <UNDEFINED> instruction: 0xf8520b01
     ac8:	ldrbmi	r7, [r1], -r3, lsr #32
     acc:			; <UNDEFINED> instruction: 0xf7ff4638
     ad0:	mcrne	14, 0, lr, cr5, cr6, {6}
     ad4:			; <UNDEFINED> instruction: 0xf7ffda4c
     ad8:	stmdavs	r2, {r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
     adc:			; <UNDEFINED> instruction: 0xf0002a10
     ae0:			; <UNDEFINED> instruction: 0xf022810c
     ae4:	bcs	4c16fc <sg_chk_n_print3@plt+0x4c0df8>
     ae8:	blcs	b0750 <sg_chk_n_print3@plt+0xafe4c>
     aec:	adcshi	pc, r5, r0, asr #32
     af0:	blcs	2772c <sg_chk_n_print3@plt+0x26e28>
     af4:	rschi	pc, r9, r0, asr #32
     af8:			; <UNDEFINED> instruction: 0xf1099b08
     afc:	movwcc	r0, #6401	; 0x1901
     b00:	andcs	r9, r0, r8, lsl #6
     b04:	mvnsvc	pc, #68157440	; 0x4100000
     b08:			; <UNDEFINED> instruction: 0xf000429e
     b0c:			; <UNDEFINED> instruction: 0xf1b98164
     b10:	svclt	0x00cc0f03
     b14:			; <UNDEFINED> instruction: 0xf0444623
     b18:	blcs	1724 <sg_chk_n_print3@plt+0xe20>
     b1c:	sbcshi	pc, fp, r0
     b20:			; <UNDEFINED> instruction: 0xf1062800
     b24:	ble	ff042330 <sg_chk_n_print3@plt+0xff041a2c>
     b28:	bmi	ff0abc7c <sg_chk_n_print3@plt+0xff0ab378>
     b2c:	orrvc	pc, r0, #1325400064	; 0x4f000000
     b30:	ldrbtmi	sl, [sl], #-2371	; 0xfffff6bd
     b34:	stmib	sp, {r5, r9, sl, lr}^
     b38:	ldrmi	r2, [r9], -r0, lsl #2
     b3c:			; <UNDEFINED> instruction: 0xf7ff2201
     b40:			; <UNDEFINED> instruction: 0x4620eedc
     b44:	mrc	7, 2, APSR_nzcv, cr6, cr15, {7}
     b48:	ldrb	r2, [sp, -pc]
     b4c:	blcs	27778 <sg_chk_n_print3@plt+0x26e74>
     b50:	addshi	pc, fp, r0
     b54:	ldrbtmi	r4, [fp], #-3000	; 0xfffff448
     b58:			; <UNDEFINED> instruction: 0xf853681b
     b5c:	stmdacs	r0, {r1, r2, r5}
     b60:	stmdage	r3, {r4, r6, r7, ip, lr, pc}^
     b64:	ldrtmi	r2, [r1], -r1, lsl #4
     b68:			; <UNDEFINED> instruction: 0xf0004607
     b6c:	str	pc, [ip, fp, lsl #21]!
     b70:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
     b74:	orrcc	pc, r2, r5, asr #4
     b78:			; <UNDEFINED> instruction: 0xf7ff4642
     b7c:	stmdacs	r0, {r3, r6, r9, sl, fp, sp, lr, pc}
     b80:	addhi	pc, sl, r0, asr #5
     b84:	vpadd.i8	d26, d5, d5
     b88:	strtmi	r3, [r8], -r6, lsl #3
     b8c:	ldrmi	r9, [sl], -ip, lsl #6
     b90:	mrc	7, 1, APSR_nzcv, cr12, cr15, {7}
     b94:	stmdacs	r0, {r2, r3, r8, r9, fp, ip, pc}
     b98:	adcshi	pc, r6, r0, asr #5
     b9c:	vpmax.s8	d25, d2, d7
     ba0:	strtmi	r2, [r8], -r3, lsl #2
     ba4:			; <UNDEFINED> instruction: 0xf7ff930c
     ba8:	blls	33c478 <sg_chk_n_print3@plt+0x33bb74>
     bac:	stmdacs	r0, {r0, r1, r3, r4, fp, sp, lr}
     bb0:	ldrdeq	pc, [r0], -r8
     bb4:	stmdbls	r7, {r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
     bb8:	rscscc	pc, pc, #79	; 0x4f
     bbc:	stccs	3, cr15, [r7], {192}	; 0xc0
     bc0:	mcr2	10, 4, pc, cr0, cr15, {2}	; <UNPREDICTABLE>
     bc4:			; <UNDEFINED> instruction: 0x600abfb8
     bc8:			; <UNDEFINED> instruction: 0xf8cd463a
     bcc:	vaddl.u8	q14, d0, d8
     bd0:	cdp	12, 1, cr4, cr8, cr7, {0}
     bd4:	andcs	r1, r1, r0, lsl sl
     bd8:	and	pc, r4, sp, asr #17
     bdc:	andgt	pc, r0, sp, asr #17
     be0:	mcr	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     be4:	ldmdavs	r8, {r0, r1, r2, r8, r9, fp, ip, pc}
     be8:	eorle	r2, ip, r1, lsl #16
     bec:			; <UNDEFINED> instruction: 0xf10dbb8c
     bf0:	vadd.i8	q8, q1, q8
     bf4:			; <UNDEFINED> instruction: 0x46282176
     bf8:			; <UNDEFINED> instruction: 0xf7ff4642
     bfc:	stmdacs	r0, {r3, r9, sl, fp, sp, lr, pc}
     c00:	sbcshi	pc, r9, r0, asr #5
     c04:			; <UNDEFINED> instruction: 0xb3239b0a
     c08:			; <UNDEFINED> instruction: 0x3016f9b8
     c0c:	ldmdbls	r0, {r0, sp}
     c10:			; <UNDEFINED> instruction: 0x2014f9b8
     c14:	mrc	7, 2, APSR_nzcv, cr2, cr15, {7}
     c18:	orrlt	r9, r3, r5, lsl #22
     c1c:	blcs	2785c <sg_chk_n_print3@plt+0x26f58>
     c20:	adcshi	pc, r2, r0
     c24:	cmplt	r3, pc, lsl #22
     c28:	ldmdbge	sl!, {r1, r3, r9, fp, ip, pc}
     c2c:			; <UNDEFINED> instruction: 0xf0004628
     c30:	stmdacs	r0, {r0, r1, r5, r6, r7, r9, fp, ip, sp, lr, pc}
     c34:	adcshi	pc, ip, r0, asr #32
     c38:	stmib	sp, {r0, r2, r8, r9, fp, ip, pc}^
     c3c:	strtmi	r3, [r8], -lr, lsl #6
     c40:	mrc	7, 2, APSR_nzcv, cr4, cr15, {7}
     c44:	ldmdbmi	sp!, {r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
     c48:			; <UNDEFINED> instruction: 0xf7ff4479
     c4c:	stccs	14, cr14, [r0], {56}	; 0x38
     c50:	andcs	sp, sl, sp, asr #1
     c54:	mcr	7, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     c58:	ldclge	7, cr14, [r3, #-888]	; 0xfffffc88
     c5c:	ldmdbmi	r8!, {r0, r8, r9, sl, ip, pc}^
     c60:	svcls	0x000b2a0d
     c64:	orrvc	pc, r0, #1325400064	; 0x4f000000
     c68:	andeq	pc, r1, #79	; 0x4f
     c6c:			; <UNDEFINED> instruction: 0x46284479
     c70:	ldrmi	r9, [r9], -r0, lsl #2
     c74:	ldrmi	fp, [r7], -r8, lsl #30
     c78:			; <UNDEFINED> instruction: 0xf7ff970b
     c7c:			; <UNDEFINED> instruction: 0x4628ee3e
     c80:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
     c84:	ldc	7, cr15, [r6, #1020]!	; 0x3fc
     c88:	stmdage	r3, {r0, r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
     c8c:	ldrtmi	r9, [r1], -r6, lsl #20
     c90:			; <UNDEFINED> instruction: 0xf0004607
     c94:			; <UNDEFINED> instruction: 0xe718f9f7
     c98:	strtmi	r9, [r9], -r5, lsl #20
     c9c:			; <UNDEFINED> instruction: 0xf0004638
     ca0:	stmdacs	r0, {r0, r1, r3, r4, sl, fp, ip, sp, lr, pc}
     ca4:	bmi	19f4fd8 <sg_chk_n_print3@plt+0x19f46d4>
     ca8:	smlsdxls	r1, sl, r4, r4
     cac:			; <UNDEFINED> instruction: 0xf44faf53
     cb0:	andls	r7, r0, #128, 6
     cb4:			; <UNDEFINED> instruction: 0x46194638
     cb8:			; <UNDEFINED> instruction: 0xf1092201
     cbc:			; <UNDEFINED> instruction: 0xf7ff0901
     cc0:			; <UNDEFINED> instruction: 0x4638ee1c
     cc4:	ldc	7, cr15, [r6, #1020]	; 0x3fc
     cc8:	ldmdami	pc, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
     ccc:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
     cd0:	stc	7, cr15, [sl, #1020]	; 0x3fc
     cd4:	blls	23a91c <sg_chk_n_print3@plt+0x23a018>
     cd8:	svclt	0x00b82b03
     cdc:	ldrmi	r2, [r9, #771]	; 0x303
     ce0:	ldmdami	sl, {r0, r3, r8, sl, fp, ip, lr, pc}^
     ce4:			; <UNDEFINED> instruction: 0xf7ff4478
     ce8:	blls	2fc370 <sg_chk_n_print3@plt+0x2fba6c>
     cec:	ldmdami	r8, {r0, r1, r3, r4, r8, ip, sp, pc}^
     cf0:			; <UNDEFINED> instruction: 0xf7ff4478
     cf4:	mulcs	r0, sl, sp
     cf8:	ldmdbmi	r6, {r1, r2, r7, r9, sl, sp, lr, pc}^
     cfc:	andcs	r4, r1, sl, lsr r6
     d00:			; <UNDEFINED> instruction: 0xf7ff4479
     d04:	usat	lr, #28, ip, asr #27
     d08:	ldrbtmi	r4, [sl], #-2643	; 0xfffff5ad
     d0c:	ldmdami	r3, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
     d10:			; <UNDEFINED> instruction: 0xf7ff4478
     d14:	andcs	lr, r1, sl, lsl #27
     d18:	movwcs	lr, #1654	; 0x676
     d1c:	ldrmi	r2, [pc], -r1, lsl #4
     d20:	andcc	lr, r5, #3358720	; 0x334000
     d24:	movwls	r9, #33546	; 0x830a
     d28:	stcge	14, cr4, [r0], #-308	; 0xfffffecc
     d2c:	ldrbtmi	r2, [lr], #-3
     d30:	ldrtmi	r4, [r1], -r2, lsr #12
     d34:	stcl	7, cr15, [lr, #1020]	; 0x3fc
     d38:	blle	88ad40 <sg_chk_n_print3@plt+0x88a43c>
     d3c:	vst2.8	{d6,d8}, [r3 :128], r3
     d40:			; <UNDEFINED> instruction: 0xf5b34370
     d44:	tstle	ip, r0, lsl #31
     d48:	vldrge	s8, [r8, #-280]	; 0xfffffee8
     d4c:	movwcs	r4, #1584	; 0x630
     d50:			; <UNDEFINED> instruction: 0x4629447a
     d54:	ldc	7, cr15, [r8, #1020]!	; 0x3fc
     d58:	blle	1148570 <sg_chk_n_print3@plt+0x1147c6c>
     d5c:	and	r2, r4, r0, lsl #12
     d60:	eoreq	pc, r6, r0, asr r8	; <UNPREDICTABLE>
     d64:			; <UNDEFINED> instruction: 0xf7ff3601
     d68:	adcsmi	lr, r4, #2944	; 0xb80
     d6c:	mvnsle	r6, r8, lsr #16
     d70:	stc	7, cr15, [r8, #-1020]!	; 0xfffffc04
     d74:			; <UNDEFINED> instruction: 0xf04f1e33
     d78:	svclt	0x00180400
     d7c:	movwls	r2, #37633	; 0x9301
     d80:	strcs	lr, [r0], #-1659	; 0xfffff985
     d84:	ldrbt	r9, [r8], -r9, lsl #8
     d88:	vrecps.f32	d26, d2, d3
     d8c:	strtmi	r2, [r8], -r2, lsl #3
     d90:			; <UNDEFINED> instruction: 0xf7ff463a
     d94:	stmdacs	r0, {r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
     d98:	ldmdavs	sl!, {r0, r2, r8, r9, fp, ip, lr, pc}
     d9c:	msrpl	CPSR_fsxc, #1879048196	; 0x70000004
     da0:			; <UNDEFINED> instruction: 0xf73f429a
     da4:	blls	3acab0 <sg_chk_n_print3@plt+0x3ac1ac>
     da8:	blls	1659ec <sg_chk_n_print3@plt+0x1650e8>
     dac:	strb	r9, [r6, -lr, lsl #6]
     db0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
     db4:	bls	47aabc <sg_chk_n_print3@plt+0x47a1b8>
     db8:	orrvc	pc, r0, #1325400064	; 0x4f000000
     dbc:	svcge	0x00539701
     dc0:	andls	r4, r0, #26214400	; 0x1900000
     dc4:	andcs	r4, r1, #56, 12	; 0x3800000
     dc8:			; <UNDEFINED> instruction: 0xf7ff4491
     dcc:			; <UNDEFINED> instruction: 0x4638ed96
     dd0:	ldc	7, cr15, [r0, #-1020]	; 0xfffffc04
     dd4:	blls	23aaa8 <sg_chk_n_print3@plt+0x23a1a4>
     dd8:	svclt	0x00b82b03
     ddc:	ldrmi	r2, [r9, #771]	; 0x303
     de0:	stccs	13, cr13, [r0], {137}	; 0x89
     de4:	ldrb	sp, [ip, -r7, lsl #3]!
     de8:	stcl	7, cr15, [lr, #-1020]	; 0xfffffc04
     dec:	rsbsmi	r6, r6, #393216	; 0x60000
     df0:			; <UNDEFINED> instruction: 0xf7ffe7c0
     df4:	ldmdami	ip, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
     df8:			; <UNDEFINED> instruction: 0xf7ff4478
     dfc:	rsbcs	lr, r3, r6, lsl sp
     e00:	svclt	0x0000e602
     e04:	andeq	r1, r1, r6, lsr r6
     e08:	andeq	r0, r0, ip, lsl #1
     e0c:	andeq	r1, r1, r2, asr #13
     e10:	andeq	r0, r0, r0, lsl pc
     e14:	andeq	r1, r1, lr, asr #10
     e18:	andeq	r0, r0, sl, lsl #29
     e1c:	andeq	r0, r0, ip, lsr #29
     e20:			; <UNDEFINED> instruction: 0x00000eba
     e24:	andeq	r0, r0, r0, asr #31
     e28:	andeq	r1, r0, r0, lsl r0
     e2c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e30:	andeq	r1, r1, lr, asr r5
     e34:	andeq	r0, r0, lr, lsr #28
     e38:			; <UNDEFINED> instruction: 0x000114ba
     e3c:	andeq	r0, r0, r8, lsr #28
     e40:	andeq	r0, r0, ip, asr sp
     e44:	andeq	r0, r0, ip, lsr sp
     e48:	ldrdeq	r0, [r0], -sl
     e4c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e50:	andeq	r0, r0, r0, lsl lr
     e54:	andeq	r0, r0, ip, ror ip
     e58:	andeq	r0, r0, lr, lsl #26
     e5c:	andeq	r0, r0, r8, lsl ip
     e60:	andeq	r0, r0, sl, lsl ip
     e64:	andeq	r0, r0, r9, lsr #4
     e68:	andeq	r0, r0, r4, lsr #21
     e6c:	bleq	3cfb0 <sg_chk_n_print3@plt+0x3c6ac>
     e70:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     e74:	strbtmi	fp, [sl], -r2, lsl #24
     e78:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     e7c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     e80:	ldrmi	sl, [sl], #776	; 0x308
     e84:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     e88:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     e8c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     e90:			; <UNDEFINED> instruction: 0xf85a4b06
     e94:	stmdami	r6, {r0, r1, ip, sp}
     e98:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     e9c:	stcl	7, cr15, [sl], {255}	; 0xff
     ea0:	ldc	7, cr15, [lr, #-1020]	; 0xfffffc04
     ea4:	strheq	r1, [r1], -ip
     ea8:	andeq	r0, r0, r0, lsl #1
     eac:	muleq	r0, r4, r0
     eb0:	muleq	r0, r8, r0
     eb4:	ldr	r3, [pc, #20]	; ed0 <sg_chk_n_print3@plt+0x5cc>
     eb8:	ldr	r2, [pc, #20]	; ed4 <sg_chk_n_print3@plt+0x5d0>
     ebc:	add	r3, pc, r3
     ec0:	ldr	r2, [r3, r2]
     ec4:	cmp	r2, #0
     ec8:	bxeq	lr
     ecc:	b	840 <__gmon_start__@plt>
     ed0:	muleq	r1, ip, r0
     ed4:	muleq	r0, r0, r0
     ed8:	blmi	1d2ef8 <sg_chk_n_print3@plt+0x1d25f4>
     edc:	bmi	1d20c4 <sg_chk_n_print3@plt+0x1d17c0>
     ee0:	addmi	r4, r3, #2063597568	; 0x7b000000
     ee4:	andle	r4, r3, sl, ror r4
     ee8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     eec:	ldrmi	fp, [r8, -r3, lsl #2]
     ef0:	svclt	0x00004770
     ef4:	andeq	r1, r1, r0, lsr r1
     ef8:	andeq	r1, r1, ip, lsr #2
     efc:	andeq	r1, r1, r8, ror r0
     f00:	andeq	r0, r0, r8, lsl #1
     f04:	stmdbmi	r9, {r3, fp, lr}
     f08:	bmi	2520f0 <sg_chk_n_print3@plt+0x2517ec>
     f0c:	bne	2520f8 <sg_chk_n_print3@plt+0x2517f4>
     f10:	svceq	0x00cb447a
     f14:			; <UNDEFINED> instruction: 0x01a1eb03
     f18:	andle	r1, r3, r9, asr #32
     f1c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     f20:	ldrmi	fp, [r8, -r3, lsl #2]
     f24:	svclt	0x00004770
     f28:	andeq	r1, r1, r4, lsl #2
     f2c:	andeq	r1, r1, r0, lsl #2
     f30:	andeq	r1, r1, ip, asr #32
     f34:	muleq	r0, ip, r0
     f38:	blmi	2ae360 <sg_chk_n_print3@plt+0x2ada5c>
     f3c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     f40:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     f44:	blmi	26f4f8 <sg_chk_n_print3@plt+0x26ebf4>
     f48:	ldrdlt	r5, [r3, -r3]!
     f4c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     f50:			; <UNDEFINED> instruction: 0xf7ff6818
     f54:			; <UNDEFINED> instruction: 0xf7ffec32
     f58:	blmi	1c0e5c <sg_chk_n_print3@plt+0x1c0558>
     f5c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     f60:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     f64:	andeq	r1, r1, lr, asr #1
     f68:	andeq	r1, r1, ip, lsl r0
     f6c:	andeq	r0, r0, r4, lsl #1
     f70:	strheq	r1, [r1], -r2
     f74:	andeq	r1, r1, lr, lsr #1
     f78:	svclt	0x0000e7c4
     f7c:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
     f80:	blmi	54cfd4 <sg_chk_n_print3@plt+0x54c6d0>
     f84:	ldmdbmi	r5, {r2, r3, r4, r5, r6, r7, sl, lr}
     f88:	addlt	fp, r3, r0, lsl #10
     f8c:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
     f90:			; <UNDEFINED> instruction: 0x466a4479
     f94:	movwls	r6, #6171	; 0x181b
     f98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     f9c:	ldcl	7, cr15, [sl], #-1020	; 0xfffffc04
     fa0:	andle	r2, fp, r1, lsl #16
     fa4:	bmi	388fac <sg_chk_n_print3@plt+0x3886a8>
     fa8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
     fac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     fb0:	subsmi	r9, sl, r1, lsl #22
     fb4:	andlt	sp, r3, ip, lsl #2
     fb8:	blx	13f136 <sg_chk_n_print3@plt+0x13e832>
     fbc:			; <UNDEFINED> instruction: 0xf5b39b00
     fc0:	rscle	r5, pc, #0, 30
     fc4:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
     fc8:			; <UNDEFINED> instruction: 0xf8426812
     fcc:	strb	r0, [sl, r3, lsr #32]!
     fd0:	stc	7, cr15, [r4], {255}	; 0xff
     fd4:	ldrdeq	r0, [r1], -r8
     fd8:	andeq	r0, r0, ip, lsl #1
     fdc:	andeq	r0, r0, r0, lsr r6
     fe0:			; <UNDEFINED> instruction: 0x00010fb2
     fe4:	andeq	r1, r1, sl, asr #32
     fe8:	bcc	6e1b0 <sg_chk_n_print3@plt+0x6d8ac>
     fec:	mcrrne	12, 4, r1, r5, cr14
     ff0:	ldclpl	3, cr2, [r4]
     ff4:	cfstrdpl	mvd5, [ip], {196}	; 0xc4
     ff8:	movwcc	r5, #9452	; 0x24ec
     ffc:	mvnsle	r4, #805306377	; 0x30000009
    1000:			; <UNDEFINED> instruction: 0x4770bc70
    1004:	strlt	r4, [r8, #-2069]	; 0xfffff7eb
    1008:			; <UNDEFINED> instruction: 0xf7ff4478
    100c:	ldmdami	r4, {r1, r2, r3, sl, fp, sp, lr, pc}
    1010:			; <UNDEFINED> instruction: 0xf7ff4478
    1014:	ldmdami	r3, {r1, r3, sl, fp, sp, lr, pc}
    1018:			; <UNDEFINED> instruction: 0xf7ff4478
    101c:	ldmdami	r2, {r1, r2, sl, fp, sp, lr, pc}
    1020:			; <UNDEFINED> instruction: 0xf7ff4478
    1024:	ldmdami	r1, {r1, sl, fp, sp, lr, pc}
    1028:			; <UNDEFINED> instruction: 0xf7ff4478
    102c:	ldmdami	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1030:			; <UNDEFINED> instruction: 0xf7ff4478
    1034:	stmdami	pc, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    1038:			; <UNDEFINED> instruction: 0xf7ff4478
    103c:	stmdami	lr, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1040:			; <UNDEFINED> instruction: 0xf7ff4478
    1044:	stmdami	sp, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1048:			; <UNDEFINED> instruction: 0xf7ff4478
    104c:	stmdami	ip, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1050:			; <UNDEFINED> instruction: 0x4008e8bd
    1054:			; <UNDEFINED> instruction: 0xf7ff4478
    1058:	svclt	0x0000bbe5
    105c:	andeq	r0, r0, r0, asr #11
    1060:	strdeq	r0, [r0], -r4
    1064:	strdeq	r0, [r0], -r8
    1068:	andeq	r0, r0, ip, lsl r6
    106c:	andeq	r0, r0, r0, asr #12
    1070:	andeq	r0, r0, r0, ror r6
    1074:	andeq	r0, r0, r8, lsl #13
    1078:	andeq	r0, r0, ip, lsr #13
    107c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1080:	strdeq	r0, [r0], -r8
    1084:	ldrblt	r4, [r0, #-2862]!	; 0xfffff4d2
    1088:	mcrmi	4, 1, r4, cr14, cr11, {3}
    108c:	strmi	r4, [sp], -r4, lsl #12
    1090:	blmi	b73ca4 <sg_chk_n_print3@plt+0xb733a0>
    1094:	addslt	r4, r4, lr, ror r4
    1098:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    109c:			; <UNDEFINED> instruction: 0xf04f9313
    10a0:	eorvs	r0, r0, r0, lsl #6
    10a4:	bllt	fe299230 <sg_chk_n_print3@plt+0xfe29892c>
    10a8:	stcle	13, cr2, [r5, #-100]!	; 0xffffff9c
    10ac:	ldcle	13, cr2, [sp], #-1020	; 0xfffffc04
    10b0:	cmpmi	pc, lr, asr #12	; <UNPREDICTABLE>
    10b4:	bicvs	pc, r4, r4, asr #13
    10b8:	strbne	r1, [fp, r0, ror #27]!
    10bc:	strne	pc, [r5], #-2945	; 0xfffff47f
    10c0:	ldreq	pc, [r9], -pc, rrx
    10c4:			; <UNDEFINED> instruction: 0xf88da903
    10c8:	bl	ff0c9108 <sg_chk_n_print3@plt+0xff0c8804>
    10cc:			; <UNDEFINED> instruction: 0xf10303e4
    10d0:			; <UNDEFINED> instruction: 0xf88d0260
    10d4:	blx	18910e <sg_chk_n_print3@plt+0x18880a>
    10d8:	strbcc	r5, [r1, #-1283]!	; 0xfffffafd
    10dc:	andpl	pc, sp, sp, lsl #17
    10e0:	bl	fe6bf0e4 <sg_chk_n_print3@plt+0xfe6be7e0>
    10e4:	blmi	613950 <sg_chk_n_print3@plt+0x61304c>
    10e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    10ec:	blls	4db15c <sg_chk_n_print3@plt+0x4da858>
    10f0:	qsuble	r4, sl, r3
    10f4:	ldcllt	0, cr11, [r0, #-80]!	; 0xffffffb0
    10f8:	stmdbge	r3, {r5, r6, r7, r8, sl, fp, ip}
    10fc:			; <UNDEFINED> instruction: 0xf88d3561
    1100:			; <UNDEFINED> instruction: 0xf88d200d
    1104:			; <UNDEFINED> instruction: 0xf7ff500c
    1108:	strb	lr, [fp, r8, lsl #23]!
    110c:	cfstr32ge	mvfx9, [r3, #-4]
    1110:	movtcs	r4, #2575	; 0xa0f
    1114:			; <UNDEFINED> instruction: 0x46284619
    1118:	andls	r4, r0, #2046820352	; 0x7a000000
    111c:			; <UNDEFINED> instruction: 0xf7ff2201
    1120:	strtmi	lr, [r9], -ip, ror #23
    1124:			; <UNDEFINED> instruction: 0xf7ff4620
    1128:	ldrb	lr, [fp, ip, ror #22]
    112c:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
    1130:	ldmdbvc	fp, {r3, r4, fp, sp, lr}
    1134:	andeq	pc, r7, r4, asr #17
    1138:	ldrb	r7, [r3, r3, ror #5]
    113c:	bl	13bf140 <sg_chk_n_print3@plt+0x13be83c>
    1140:	andeq	r0, r0, r0, ror #13
    1144:	andeq	r0, r1, r8, asr #29
    1148:	andeq	r0, r0, ip, lsl #1
    114c:	andeq	r0, r1, r4, ror lr
    1150:	andeq	r0, r0, r4, asr r9
    1154:	andeq	r0, r0, r2, asr #12
    1158:	vshl.s64	<illegal reg q5.5>, q8, #45	; 0x2d
    115c:	blge	54594 <sg_chk_n_print3@plt+0x53c90>
    1160:	strmi	r4, [r5], -r1, lsr #28
    1164:	addvs	pc, r0, #1325400064	; 0x4f000000
    1168:	blmi	8129d0 <sg_chk_n_print3@plt+0x8120cc>
    116c:			; <UNDEFINED> instruction: 0x460c447e
    1170:	ldmpl	r3!, {r8, sp}^
    1174:			; <UNDEFINED> instruction: 0xf8cd681b
    1178:			; <UNDEFINED> instruction: 0xf04f3404
    117c:			; <UNDEFINED> instruction: 0xf7ff0300
    1180:	ldmdbmi	fp, {r4, r7, r8, r9, fp, sp, lr, pc}
    1184:	ldrbtmi	r2, [r9], #-548	; 0xfffffddc
    1188:	strmi	r6, [r2], -r2, asr #32
    118c:	ldrdeq	lr, [r0, -r1]
    1190:	strtmi	r9, [r8], -r3
    1194:	andsne	pc, r0, sp, lsr #17
    1198:			; <UNDEFINED> instruction: 0xf7ff2101
    119c:			; <UNDEFINED> instruction: 0x4607eb38
    11a0:	bmi	52d728 <sg_chk_n_print3@plt+0x52ce24>
    11a4:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    11a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    11ac:	strcc	pc, [r4], #-2269	; 0xfffff723
    11b0:	tstle	r7, sl, asr r0
    11b4:	vmin.s8	d4, d13, d24
    11b8:	ldcllt	13, cr4, [r0, #48]!	; 0x30
    11bc:			; <UNDEFINED> instruction: 0xf10dae03
    11c0:	ldrtmi	r0, [r5], -ip, lsr #24
    11c4:	cfstrsgt	mvf3, [pc, #-64]	; 118c <sg_chk_n_print3@plt+0x888>
    11c8:	strbmi	r3, [r5, #-1552]!	; 0xfffff9f0
    11cc:	ldceq	8, cr15, [r0], {68}	; 0x44
    11d0:	stcne	8, cr15, [ip], {68}	; 0x44
    11d4:	stccs	8, cr15, [r8], {68}	; 0x44
    11d8:	stccc	8, cr15, [r4], {68}	; 0x44
    11dc:	ldmdavs	r0!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    11e0:	ldrb	r6, [lr, r0, lsr #32]
    11e4:	b	ffebf1e8 <sg_chk_n_print3@plt+0xffebe8e4>
    11e8:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    11ec:	andeq	r0, r0, ip, lsl #1
    11f0:	andeq	r0, r1, lr, ror lr
    11f4:			; <UNDEFINED> instruction: 0x00010db6
    11f8:	teqgt	r0, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    11fc:	ldrbtmi	r4, [ip], #2892	; 0xb4c
    1200:	mvnsmi	lr, sp, lsr #18
    1204:			; <UNDEFINED> instruction: 0xf85cb09c
    1208:	strmi	r3, [ip], -r3
    120c:	strmi	r2, [r6], -r4, lsr #14
    1210:	stmdage	r5, {r8, sp}
    1214:	eorscs	r4, r8, #22020096	; 0x1500000
    1218:	tstls	fp, #1769472	; 0x1b0000
    121c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1220:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    1224:	bl	f3f228 <sg_chk_n_print3@plt+0xf3e924>
    1228:	tstcs	r0, sl, lsr r6
    122c:			; <UNDEFINED> instruction: 0xf7ff4620
    1230:	blmi	103bf18 <sg_chk_n_print3@plt+0x103b614>
    1234:			; <UNDEFINED> instruction: 0x4630227f
    1238:	vhadd.s8	d23, d2, d18
    123c:	strbmi	r2, [r2], -r5, lsl #3
    1240:	smlsdxls	r6, fp, r4, r4
    1244:	movwls	r2, #34643	; 0x8753
    1248:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
    124c:	stmib	sp, {r0, r1, r2, sl, ip, pc}^
    1250:	vcgt.s8	d23, d2, d3
    1254:			; <UNDEFINED> instruction: 0xf8ad0306
    1258:	blge	4cd2b0 <sg_chk_n_print3@plt+0x4cc9ac>
    125c:			; <UNDEFINED> instruction: 0xf6449309
    1260:	movwls	r6, #41760	; 0xa320
    1264:	b	ff4bf268 <sg_chk_n_print3@plt+0xff4be964>
    1268:	blle	11cb270 <sg_chk_n_print3@plt+0x11ca96c>
    126c:			; <UNDEFINED> instruction: 0xf7ff4640
    1270:	cmnlt	r0, r0, lsl #22
    1274:			; <UNDEFINED> instruction: 0x46412815
    1278:	andeq	pc, r1, #79	; 0x4f
    127c:	stmdami	lr!, {r0, r2, ip, lr, pc}
    1280:			; <UNDEFINED> instruction: 0xf7ff4478
    1284:	andcs	lr, r0, r0, asr #22
    1288:	stmdami	ip!, {r0, r2, r5, sp, lr, pc}
    128c:			; <UNDEFINED> instruction: 0xf7ff4478
    1290:	stmdbmi	fp!, {r1, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    1294:	eoreq	pc, r0, #4, 2
    1298:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    129c:	ldrbtmi	r9, [r9], #-512	; 0xfffffe00
    12a0:	andeq	pc, r8, #4, 2
    12a4:			; <UNDEFINED> instruction: 0xf7ff2001
    12a8:	stmdavc	r1!, {r1, r3, r8, r9, fp, sp, lr, pc}
    12ac:	mulcs	r1, r4, r9
    12b0:	stmibvc	r3!, {r0, sp}^
    12b4:	ldreq	pc, [pc], #-1	; 12bc <sg_chk_n_print3@plt+0x9b8>
    12b8:	stmib	sp, {r0, r3, r6, r8, fp}^
    12bc:	stmdbmi	r1!, {sl, ip}
    12c0:			; <UNDEFINED> instruction: 0xf3c30fd2
    12c4:	ldrbtmi	r0, [r9], #-832	; 0xfffffcc0
    12c8:	b	ffe3f2cc <sg_chk_n_print3@plt+0xffe3e9c8>
    12cc:	andcs	fp, sl, r5, ror r9
    12d0:	b	ffb3f2d4 <sg_chk_n_print3@plt+0xffb3e9d0>
    12d4:	bmi	712b7c <sg_chk_n_print3@plt+0x712278>
    12d8:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    12dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    12e0:	subsmi	r9, sl, fp, lsl fp
    12e4:	andslt	sp, ip, pc, lsl r1
    12e8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    12ec:	andcs	r4, r1, r7, lsl r9
    12f0:	ldrbtmi	r9, [r9], #-2577	; 0xfffff5ef
    12f4:	b	ff8bf2f8 <sg_chk_n_print3@plt+0xff8be9f4>
    12f8:	strb	r2, [ip, r0]!
    12fc:			; <UNDEFINED> instruction: 0x46214630
    1300:			; <UNDEFINED> instruction: 0xff2af7ff
    1304:	blle	208b20 <sg_chk_n_print3@plt+0x20821c>
    1308:	ldmdbmi	r1, {r0, r1, r6, r7, ip, lr, pc}
    130c:	andcs	r4, r1, sl, lsr #12
    1310:			; <UNDEFINED> instruction: 0xf7ff4479
    1314:	ldrdcs	lr, [r1], -r4
    1318:	stmdami	lr, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    131c:			; <UNDEFINED> instruction: 0xf7ff4478
    1320:	andcs	lr, r1, sl, ror #20
    1324:			; <UNDEFINED> instruction: 0xf7ffe7d7
    1328:	svclt	0x0000ea5a
    132c:	andeq	r0, r1, lr, asr sp
    1330:	andeq	r0, r0, ip, lsl #1
    1334:	andeq	r0, r1, r4, asr #27
    1338:	andeq	r0, r0, r0, lsl #11
    133c:	andeq	r0, r0, r0, ror #10
    1340:	andeq	r0, r0, sl, ror r5
    1344:	andeq	r0, r0, sl, ror #10
    1348:	andeq	r0, r1, r2, lsl #25
    134c:	andeq	r0, r0, r6, ror #10
    1350:	andeq	r0, r0, r8, lsr #9
    1354:	andeq	r0, r0, ip, asr r4
    1358:	stmdble	r0, {r0, r9, fp, sp}
    135c:	ldrbmi	lr, [r0, -r4, asr #12]!
    1360:			; <UNDEFINED> instruction: 0x4605b5f8
    1364:	orrlt	r7, ip, #12, 16	; 0xc0000
    1368:			; <UNDEFINED> instruction: 0xf7ff460e
    136c:			; <UNDEFINED> instruction: 0x1c73ea70
    1370:	stmdavs	r7, {r0, r4, r5, r6, r7, r8, r9, lr}
    1374:			; <UNDEFINED> instruction: 0xf813e002
    1378:	teqlt	ip, #1024	; 0x400
    137c:	andscs	pc, r4, r7, lsr r8	; <UNPREDICTABLE>
    1380:	ldreq	r1, [r0], #2252	; 0x8cc
    1384:			; <UNDEFINED> instruction: 0x4630d4f7
    1388:	b	1b3f38c <sg_chk_n_print3@plt+0x1b3ea88>
    138c:	addsmi	r1, ip, #1072	; 0x430
    1390:	ldrtmi	sp, [r0], #-3082	; 0xfffff3f6
    1394:	blcc	793a4 <sg_chk_n_print3@plt+0x78aa0>
    1398:	sfmle	f4, 4, [r5], {156}	; 0x9c
    139c:	stccs	8, cr15, [r1, #-64]	; 0xffffffc0
    13a0:	andscs	pc, r2, r7, lsr r8	; <UNPREDICTABLE>
    13a4:	ldrbtle	r0, [r6], #1170	; 0x492
    13a8:	vmovne	r1, pc, d11
    13ac:	stcle	15, cr2, [sl, #-0]
    13b0:	ldrtmi	r1, [r4], #-3682	; 0xfffff19e
    13b4:	strtmi	r1, [r3], #-2225	; 0xfffff74f
    13b8:			; <UNDEFINED> instruction: 0xf8111e6a
    13bc:	addmi	r0, fp, #1, 30
    13c0:	svceq	0x0001f802
    13c4:	movwcs	sp, #505	; 0x1f9
    13c8:	cfldr64lt	mvdx5, [r8, #940]!	; 0x3ac
    13cc:	eorvc	r2, fp, r0, lsl #6
    13d0:	svclt	0x0000bdf8
    13d4:	blmi	50bcdc <sg_chk_n_print3@plt+0x50b3d8>
    13d8:	svclt	0x00a8b530
    13dc:	ldrmi	r2, [r4], -r0, asr #4
    13e0:	addslt	r4, r3, r2, lsl sl
    13e4:	ldrbtmi	r2, [sl], #-3073	; 0xfffff3ff
    13e8:	strbtmi	r4, [r8], -r5, lsl #12
    13ec:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    13f0:			; <UNDEFINED> instruction: 0xf04f9311
    13f4:	stmdble	r2, {r8, r9}
    13f8:			; <UNDEFINED> instruction: 0xf7ff4622
    13fc:	blge	4c0bd8 <sg_chk_n_print3@plt+0x4c02d4>
    1400:	ldrmi	r4, [ip], #-1537	; 0xfffff9ff
    1404:	movwcs	r4, #1576	; 0x628
    1408:	mcrrcc	8, 0, pc, r8, cr4	; <UNPREDICTABLE>
    140c:			; <UNDEFINED> instruction: 0xffa8f7ff
    1410:	blmi	153c34 <sg_chk_n_print3@plt+0x153330>
    1414:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1418:	blls	45b488 <sg_chk_n_print3@plt+0x45ab84>
    141c:	qaddle	r4, sl, r1
    1420:	ldclt	0, cr11, [r0, #-76]!	; 0xffffffb4
    1424:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1428:	andeq	r0, r0, ip, lsl #1
    142c:	andeq	r0, r1, r6, ror fp
    1430:	andeq	r0, r1, r8, asr #22
    1434:			; <UNDEFINED> instruction: 0x4604b570
    1438:			; <UNDEFINED> instruction: 0xf7ff4615
    143c:	stmdavc	r3!, {r0, r1, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1440:	stmdbmi	r9, {r0, r1, r6, r8, ip, sp, pc}
    1444:	strtmi	r4, [sl], -r3, lsr #12
    1448:	pop	{r0, sp}
    144c:	ldrbtmi	r4, [r9], #-112	; 0xffffff90
    1450:	blt	cbf454 <sg_chk_n_print3@plt+0xcbeb50>
    1454:	strtmi	r4, [sl], -r5, lsl #22
    1458:	andcs	r4, r1, r5, lsl #18
    145c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    1460:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1464:	blt	a3f468 <sg_chk_n_print3@plt+0xa3eb64>
    1468:	andeq	r0, r0, r6, lsl r4
    146c:	andeq	r0, r0, ip, lsl #8
    1470:	andeq	r0, r0, r2, lsl #8
    1474:			; <UNDEFINED> instruction: 0xf5adb530
    1478:	ldcmi	13, cr7, [r4], {3}
    147c:	blmi	512cb8 <sg_chk_n_print3@plt+0x5123b4>
    1480:	ldrbtmi	r4, [ip], #-1642	; 0xfffff996
    1484:	tstcc	pc, r0, asr #4	; <UNPREDICTABLE>
    1488:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    148c:			; <UNDEFINED> instruction: 0xf04f9381
    1490:	mvncs	r0, #0, 6
    1494:	movwcs	r7, #4115	; 0x1013
    1498:			; <UNDEFINED> instruction: 0xf7ff70d3
    149c:			; <UNDEFINED> instruction: 0x4604e9b8
    14a0:	stmdbge	r1, {r3, r5, r8, fp, ip, sp, pc}
    14a4:	vst1.8	{d20-d22}, [pc :128], r8
    14a8:			; <UNDEFINED> instruction: 0xf7ff7200
    14ac:	bmi	27bafc <sg_chk_n_print3@plt+0x27b1f8>
    14b0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    14b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    14b8:	subsmi	r9, sl, r1, lsl #23
    14bc:	strtmi	sp, [r0], -r3, lsl #2
    14c0:	cfstr32vc	mvfx15, [r3, #-52]	; 0xffffffcc
    14c4:			; <UNDEFINED> instruction: 0xf7ffbd30
    14c8:	svclt	0x0000e98a
    14cc:	ldrdeq	r0, [r1], -sl
    14d0:	andeq	r0, r0, ip, lsl #1
    14d4:	andeq	r0, r1, sl, lsr #21
    14d8:			; <UNDEFINED> instruction: 0xf5adb570
    14dc:	blmi	8209b4 <sg_chk_n_print3@plt+0x8200b0>
    14e0:	andls	r4, r1, #6291456	; 0x600000
    14e4:	bmi	7d2d0c <sg_chk_n_print3@plt+0x7d2408>
    14e8:	vstrls.16	s20, [r1, #-6]	; <UNPREDICTABLE>
    14ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    14f0:			; <UNDEFINED> instruction: 0x93b3681b
    14f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    14f8:			; <UNDEFINED> instruction: 0xffbcf7ff
    14fc:	cmplt	r8, r4, lsl #12
    1500:	blmi	5d3d6c <sg_chk_n_print3@plt+0x5d3468>
    1504:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1508:	blls	fecdb578 <sg_chk_n_print3@plt+0xfecdac74>
    150c:	qsuble	r4, sl, r5
    1510:			; <UNDEFINED> instruction: 0xf50d4620
    1514:	ldcllt	13, cr7, [r0, #-208]!	; 0xffffff30
    1518:			; <UNDEFINED> instruction: 0x46324914
    151c:	ldrbtmi	r2, [r9], #-1
    1520:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1524:	rscle	r2, fp, r0, lsl #26
    1528:	andcs	r4, r1, r1, lsl r9
    152c:			; <UNDEFINED> instruction: 0xf7ff4479
    1530:			; <UNDEFINED> instruction: 0xf10de9c6
    1534:	stmge	r3, {r1, r6, r8}
    1538:			; <UNDEFINED> instruction: 0xf7ff2228
    153c:	stmdbge	r8, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    1540:	andscs	sl, r4, #9633792	; 0x930000
    1544:			; <UNDEFINED> instruction: 0xff76f7ff
    1548:			; <UNDEFINED> instruction: 0xf10da8a3
    154c:	andcs	r0, r8, #-2147483634	; 0x8000000e
    1550:			; <UNDEFINED> instruction: 0xff70f7ff
    1554:			; <UNDEFINED> instruction: 0xf7ff200a
    1558:	ldrb	lr, [r1, sl, lsr #19]
    155c:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1560:	andeq	r0, r0, ip, lsl #1
    1564:	andeq	r0, r1, r0, ror sl
    1568:	andeq	r0, r1, r8, asr sl
    156c:	andeq	r0, r0, r6, ror #6
    1570:	andeq	r0, r0, r8, ror #6
    1574:	mvnsmi	lr, #737280	; 0xb4000
    1578:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    157c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1580:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1584:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1588:	blne	1d92784 <sg_chk_n_print3@plt+0x1d91e80>
    158c:	strhle	r1, [sl], -r6
    1590:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1594:	svccc	0x0004f855
    1598:	strbmi	r3, [sl], -r1, lsl #8
    159c:	ldrtmi	r4, [r8], -r1, asr #12
    15a0:	adcmi	r4, r6, #152, 14	; 0x2600000
    15a4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    15a8:	svclt	0x000083f8
    15ac:	andeq	r0, r1, lr, asr #17
    15b0:	andeq	r0, r1, r4, asr #17
    15b4:	svclt	0x00004770

Disassembly of section .fini:

000015b8 <.fini>:
    15b8:	push	{r3, lr}
    15bc:	pop	{r3, pc}
