#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Apr  5 12:56:10 2017
# Process ID: 1364
# Current directory: /home/pingwin/Dokumenty/Verilog/lut/lut.runs/synth_1
# Command line: vivado -log vp.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vp.tcl
# Log file: /home/pingwin/Dokumenty/Verilog/lut/lut.runs/synth_1/vp.vds
# Journal file: /home/pingwin/Dokumenty/Verilog/lut/lut.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source vp.tcl -notrace
Command: synth_design -top vp -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1056.742 ; gain = 125.086 ; free physical = 2095 ; free virtual = 3909
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vp' [/home/pingwin/Dokumenty/Verilog/lut/lut.srcs/sources_1/new/vp.v:23]
INFO: [Synth 8-638] synthesizing module 'lut' [/home/pingwin/Dokumenty/Verilog/lut/lut.runs/synth_1/.Xil/Vivado-1364-mothership/realtime/lut_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lut' (1#1) [/home/pingwin/Dokumenty/Verilog/lut/lut.runs/synth_1/.Xil/Vivado-1364-mothership/realtime/lut_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vp' (2#1) [/home/pingwin/Dokumenty/Verilog/lut/lut.srcs/sources_1/new/vp.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1098.211 ; gain = 166.555 ; free physical = 2052 ; free virtual = 3867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1098.211 ; gain = 166.555 ; free physical = 2054 ; free virtual = 3866
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'lut' instantiated as 'r'. 3 instances of this cell are unresolved black boxes. [/home/pingwin/Dokumenty/Verilog/lut/lut.srcs/sources_1/new/vp.v:34]
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/lut/lut.runs/synth_1/.Xil/Vivado-1364-mothership/dcp/lut_in_context.xdc] for cell 'r'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/lut/lut.runs/synth_1/.Xil/Vivado-1364-mothership/dcp/lut_in_context.xdc] for cell 'r'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/lut/lut.runs/synth_1/.Xil/Vivado-1364-mothership/dcp/lut_in_context.xdc] for cell 'g'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/lut/lut.runs/synth_1/.Xil/Vivado-1364-mothership/dcp/lut_in_context.xdc] for cell 'g'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/lut/lut.runs/synth_1/.Xil/Vivado-1364-mothership/dcp/lut_in_context.xdc] for cell 'b'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/lut/lut.runs/synth_1/.Xil/Vivado-1364-mothership/dcp/lut_in_context.xdc] for cell 'b'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1312.375 ; gain = 0.000 ; free physical = 1927 ; free virtual = 3747
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1312.375 ; gain = 380.719 ; free physical = 1937 ; free virtual = 3746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1312.375 ; gain = 380.719 ; free physical = 1937 ; free virtual = 3746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1312.375 ; gain = 380.719 ; free physical = 1937 ; free virtual = 3746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1312.375 ; gain = 380.719 ; free physical = 1937 ; free virtual = 3746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1312.375 ; gain = 380.719 ; free physical = 1929 ; free virtual = 3738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1342.375 ; gain = 410.719 ; free physical = 1964 ; free virtual = 3777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1342.375 ; gain = 410.719 ; free physical = 1964 ; free virtual = 3777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1351.391 ; gain = 419.734 ; free physical = 1955 ; free virtual = 3769
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1351.391 ; gain = 419.734 ; free physical = 1959 ; free virtual = 3768
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1351.391 ; gain = 419.734 ; free physical = 1959 ; free virtual = 3768
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1351.391 ; gain = 419.734 ; free physical = 1959 ; free virtual = 3768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1351.391 ; gain = 419.734 ; free physical = 1959 ; free virtual = 3768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1351.391 ; gain = 419.734 ; free physical = 1959 ; free virtual = 3768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1351.391 ; gain = 419.734 ; free physical = 1959 ; free virtual = 3768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |lut           |         3|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |lut    |     1|
|2     |lut__1 |     1|
|3     |lut__2 |     1|
|4     |IBUF   |    28|
|5     |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    79|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1351.391 ; gain = 419.734 ; free physical = 1959 ; free virtual = 3768
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1351.391 ; gain = 125.480 ; free physical = 1958 ; free virtual = 3767
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1351.398 ; gain = 419.742 ; free physical = 1958 ; free virtual = 3767
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1360.391 ; gain = 361.230 ; free physical = 1952 ; free virtual = 3762
INFO: [Common 17-1381] The checkpoint '/home/pingwin/Dokumenty/Verilog/lut/lut.runs/synth_1/vp.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1360.391 ; gain = 0.000 ; free physical = 1948 ; free virtual = 3761
INFO: [Common 17-206] Exiting Vivado at Wed Apr  5 12:56:43 2017...
