<stg><name>sp_upsamp<ap_fixed<32, 6, 5, 3, 0> ></name>


<trans_list>

<trans id="301" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %cona_col = alloca i32 1

]]></Node>
<StgValue><ssdm name="cona_col"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %cona_row = alloca i32 1

]]></Node>
<StgValue><ssdm name="cona_row"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv4_out22, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %upsamp4_out23, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:5 %store_ln159 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:6 %store_ln159 = store i4 0, i4 %cona_row

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:7 %store_ln159 = store i4 0, i4 %cona_col

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:8 %br_ln159 = br void %UFils

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
UFils:0 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
UFils:1 %icmp_ln159 = icmp_eq  i7 %indvar_flatten_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln159"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
UFils:2 %add_ln159 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln159"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
UFils:3 %br_ln159 = br i1 %icmp_ln159, void %for.inc22, void %for.end24

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc22:0 %cona_col_load = load i4 %cona_col

]]></Node>
<StgValue><ssdm name="cona_col_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc22:1 %cona_row_load = load i4 %cona_row

]]></Node>
<StgValue><ssdm name="cona_row_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc22:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @UHeight_UWidth_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc22:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc22:4 %icmp_ln160 = icmp_eq  i4 %cona_col_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc22:5 %select_ln159 = select i1 %icmp_ln160, i4 0, i4 %cona_col_load

]]></Node>
<StgValue><ssdm name="select_ln159"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc22:6 %add_ln159_3 = add i4 %cona_row_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln159_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc22:7 %select_ln159_3 = select i1 %icmp_ln160, i4 %add_ln159_3, i4 %cona_row_load

]]></Node>
<StgValue><ssdm name="select_ln159_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="4">
<![CDATA[
for.inc22:8 %trunc_ln159 = trunc i4 %select_ln159_3

]]></Node>
<StgValue><ssdm name="trunc_ln159"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="4">
<![CDATA[
for.inc22:9 %trunc_ln160 = trunc i4 %select_ln159

]]></Node>
<StgValue><ssdm name="trunc_ln160"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc22:10 %specpipeline_ln161 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln161"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc22:11 %specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln160"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.inc22:12 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln159, i32 1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22:13 %empty_51 = or i1 %trunc_ln160, i1 %trunc_ln159

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc22:14 %br_ln163 = br i1 %empty_51, void %if.then, void %for.inc.1.critedge

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:0 %tmp_35 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
if.then:1 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln159, i32 2

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="1">
<![CDATA[
if.then:2 %zext_ln165 = zext i1 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:3 %upsam_buf_0_addr_1 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="upsam_buf_0_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:4 %upsam_buf_1_addr_1 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="upsam_buf_1_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:5 %br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.041.case.0, void %arrayidx.0.0.041.case.1

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx.0.0.041.case.0:0 %store_ln165 = store i32 %tmp_35, i4 %upsam_buf_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.041.case.0:1 %br_ln165 = br void %arrayidx.0.0.041.exit

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx.0.0.041.case.1:0 %store_ln165 = store i32 %tmp_35, i4 %upsam_buf_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.041.case.1:1 %br_ln165 = br void %arrayidx.0.0.041.exit

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.04.12.exit:0 %br_ln166 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.inc.1.critedge:0 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln159, i32 2

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="1">
<![CDATA[
for.inc.1.critedge:1 %zext_ln174 = zext i1 %tmp_24

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.critedge:2 %upsam_buf_0_addr = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="upsam_buf_0_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.critedge:3 %upsam_buf_1_addr = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="upsam_buf_1_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="4">
<![CDATA[
for.inc.1.critedge:4 %upsam_buf_0_load = load i4 %upsam_buf_0_addr

]]></Node>
<StgValue><ssdm name="upsam_buf_0_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="4">
<![CDATA[
for.inc.1.critedge:5 %upsam_buf_1_load = load i4 %upsam_buf_1_addr

]]></Node>
<StgValue><ssdm name="upsam_buf_1_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.inc.1:0 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln159, i32 2

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1:11 %br_ln163 = br i1 %empty_51, void %if.then.2, void %for.inc.3.critedge

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.04.35.exit:0 %br_ln166 = br void %for.inc.3

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.3:8 %br_ln163 = br i1 %empty_51, void %if.then.4, void %for.inc.5.critedge

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.04.58.exit:0 %br_ln166 = br void %for.inc.5

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.5:8 %br_ln163 = br i1 %empty_51, void %if.then.6, void %for.inc.7.critedge

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.04.711.exit:0 %br_ln166 = br void %for.inc.7

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.7:8 %cona_col_3 = add i4 %select_ln159, i4 1

]]></Node>
<StgValue><ssdm name="cona_col_3"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.7:9 %store_ln160 = store i7 %add_ln159, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.7:10 %store_ln160 = store i4 %select_ln159_3, i4 %cona_row

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.7:11 %store_ln160 = store i4 %cona_col_3, i4 %cona_col

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="69" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
arrayidx.0.0.041.exit:1 %tmp_36 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
arrayidx.0.0.041.exit:2 %zext_ln165_23_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 1, i1 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln165_23_cast"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="2">
<![CDATA[
arrayidx.0.0.041.exit:3 %zext_ln165_23 = zext i2 %zext_ln165_23_cast

]]></Node>
<StgValue><ssdm name="zext_ln165_23"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.0.0.041.exit:4 %upsam_buf_0_addr_2 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165_23

]]></Node>
<StgValue><ssdm name="upsam_buf_0_addr_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.0.0.041.exit:5 %upsam_buf_1_addr_2 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165_23

]]></Node>
<StgValue><ssdm name="upsam_buf_1_addr_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx.0.0.041.exit:6 %br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.04.12.case.0, void %arrayidx.0.0.04.12.case.1

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx.0.0.04.12.case.0:0 %store_ln165 = store i32 %tmp_36, i4 %upsam_buf_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.04.12.case.0:1 %br_ln165 = br void %arrayidx.0.0.04.12.exit

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx.0.0.04.12.case.1:0 %store_ln165 = store i32 %tmp_36, i4 %upsam_buf_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.04.12.case.1:1 %br_ln165 = br void %arrayidx.0.0.04.12.exit

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="4">
<![CDATA[
for.inc.1.critedge:4 %upsam_buf_0_load = load i4 %upsam_buf_0_addr

]]></Node>
<StgValue><ssdm name="upsam_buf_0_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="4">
<![CDATA[
for.inc.1.critedge:5 %upsam_buf_1_load = load i4 %upsam_buf_1_addr

]]></Node>
<StgValue><ssdm name="upsam_buf_1_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="1">
<![CDATA[
for.inc.1:1 %zext_ln174_1 = zext i1 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln174_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
for.inc.1:10 %zext_ln165_24_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 2, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln165_24_cast"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="3">
<![CDATA[
for.inc.3.critedge:0 %zext_ln174_3 = zext i3 %zext_ln165_24_cast

]]></Node>
<StgValue><ssdm name="zext_ln174_3"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3.critedge:1 %upsam_buf_0_addr_4 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174_3

]]></Node>
<StgValue><ssdm name="upsam_buf_0_addr_4"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3.critedge:2 %upsam_buf_1_addr_4 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174_3

]]></Node>
<StgValue><ssdm name="upsam_buf_1_addr_4"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="4">
<![CDATA[
for.inc.3.critedge:3 %upsam_buf_0_load_2 = load i4 %upsam_buf_0_addr_4

]]></Node>
<StgValue><ssdm name="upsam_buf_0_load_2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4">
<![CDATA[
for.inc.3.critedge:4 %upsam_buf_1_load_2 = load i4 %upsam_buf_1_addr_4

]]></Node>
<StgValue><ssdm name="upsam_buf_1_load_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc.5.critedge:0 %zext_ln174_5_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %zext_ln174_1

]]></Node>
<StgValue><ssdm name="zext_ln174_5_cast"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="4">
<![CDATA[
for.inc.5.critedge:1 %zext_ln174_5 = zext i4 %zext_ln174_5_cast

]]></Node>
<StgValue><ssdm name="zext_ln174_5"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.5.critedge:2 %upsam_buf_0_addr_8 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174_5

]]></Node>
<StgValue><ssdm name="upsam_buf_0_addr_8"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.5.critedge:3 %upsam_buf_1_addr_8 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174_5

]]></Node>
<StgValue><ssdm name="upsam_buf_1_addr_8"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="4">
<![CDATA[
for.inc.5.critedge:4 %upsam_buf_0_load_4 = load i4 %upsam_buf_0_addr_8

]]></Node>
<StgValue><ssdm name="upsam_buf_0_load_4"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="4">
<![CDATA[
for.inc.5.critedge:5 %upsam_buf_1_load_4 = load i4 %upsam_buf_1_addr_8

]]></Node>
<StgValue><ssdm name="upsam_buf_1_load_4"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0">
<![CDATA[
for.end24:0 %ret_ln171 = ret

]]></Node>
<StgValue><ssdm name="ret_ln171"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="94" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx.0.0.041.exit:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_35

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.1.critedge:6 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load, i32 %upsam_buf_1_load, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.critedge:7 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
for.inc.1.critedge:8 %br_ln0 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.1:2 %zext_ln174_2_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 1, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln174_2_cast"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="2">
<![CDATA[
for.inc.1:3 %zext_ln174_2 = zext i2 %zext_ln174_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln174_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1:4 %upsam_buf_0_addr_3 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174_2

]]></Node>
<StgValue><ssdm name="upsam_buf_0_addr_3"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1:5 %upsam_buf_1_addr_3 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174_2

]]></Node>
<StgValue><ssdm name="upsam_buf_1_addr_3"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1:6 %upsam_buf_0_load_1 = load i4 %upsam_buf_0_addr_3

]]></Node>
<StgValue><ssdm name="upsam_buf_0_load_1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1:7 %upsam_buf_1_load_1 = load i4 %upsam_buf_1_addr_3

]]></Node>
<StgValue><ssdm name="upsam_buf_1_load_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.2:0 %tmp_37 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="3">
<![CDATA[
if.then.2:1 %zext_ln165_24 = zext i3 %zext_ln165_24_cast

]]></Node>
<StgValue><ssdm name="zext_ln165_24"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.2:2 %upsam_buf_0_addr_5 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165_24

]]></Node>
<StgValue><ssdm name="upsam_buf_0_addr_5"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.2:3 %upsam_buf_1_addr_5 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165_24

]]></Node>
<StgValue><ssdm name="upsam_buf_1_addr_5"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.2:4 %br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.04.24.case.0, void %arrayidx.0.0.04.24.case.1

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.0.0.04.24.case.0:0 %store_ln165 = store i32 %tmp_37, i4 %upsam_buf_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.04.24.case.0:1 %br_ln165 = br void %arrayidx.0.0.04.24.exit

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.0.0.04.24.case.1:0 %store_ln165 = store i32 %tmp_37, i4 %upsam_buf_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.04.24.case.1:1 %br_ln165 = br void %arrayidx.0.0.04.24.exit

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="4">
<![CDATA[
for.inc.3.critedge:3 %upsam_buf_0_load_2 = load i4 %upsam_buf_0_addr_4

]]></Node>
<StgValue><ssdm name="upsam_buf_0_load_2"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4">
<![CDATA[
for.inc.3.critedge:4 %upsam_buf_1_load_2 = load i4 %upsam_buf_1_addr_4

]]></Node>
<StgValue><ssdm name="upsam_buf_1_load_2"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="4">
<![CDATA[
for.inc.5.critedge:4 %upsam_buf_0_load_4 = load i4 %upsam_buf_0_addr_8

]]></Node>
<StgValue><ssdm name="upsam_buf_0_load_4"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="4">
<![CDATA[
for.inc.5.critedge:5 %upsam_buf_1_load_4 = load i4 %upsam_buf_1_addr_8

]]></Node>
<StgValue><ssdm name="upsam_buf_1_load_4"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7.critedge:0 %sext_ln174_1 = sext i3 %zext_ln165_24_cast

]]></Node>
<StgValue><ssdm name="sext_ln174_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="4">
<![CDATA[
for.inc.7.critedge:1 %zext_ln174_7 = zext i4 %sext_ln174_1

]]></Node>
<StgValue><ssdm name="zext_ln174_7"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.7.critedge:2 %upsam_buf_0_addr_12 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174_7

]]></Node>
<StgValue><ssdm name="upsam_buf_0_addr_12"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.7.critedge:3 %upsam_buf_1_addr_12 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174_7

]]></Node>
<StgValue><ssdm name="upsam_buf_1_addr_12"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="4">
<![CDATA[
for.inc.7.critedge:4 %upsam_buf_0_load_6 = load i4 %upsam_buf_0_addr_12

]]></Node>
<StgValue><ssdm name="upsam_buf_0_load_6"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="4">
<![CDATA[
for.inc.7.critedge:5 %upsam_buf_1_load_6 = load i4 %upsam_buf_1_addr_12

]]></Node>
<StgValue><ssdm name="upsam_buf_1_load_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="123" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1:6 %upsam_buf_0_load_1 = load i4 %upsam_buf_0_addr_3

]]></Node>
<StgValue><ssdm name="upsam_buf_0_load_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1:7 %upsam_buf_1_load_1 = load i4 %upsam_buf_1_addr_3

]]></Node>
<StgValue><ssdm name="upsam_buf_1_load_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.1:8 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load_1, i32 %upsam_buf_1_load_1, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc.1:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.0.0.04.24.exit:1 %tmp_38 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="2">
<![CDATA[
arrayidx.0.0.04.24.exit:2 %sext_ln165 = sext i2 %zext_ln174_2_cast

]]></Node>
<StgValue><ssdm name="sext_ln165"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="3">
<![CDATA[
arrayidx.0.0.04.24.exit:3 %zext_ln165_25 = zext i3 %sext_ln165

]]></Node>
<StgValue><ssdm name="zext_ln165_25"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.0.0.04.24.exit:4 %upsam_buf_0_addr_6 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165_25

]]></Node>
<StgValue><ssdm name="upsam_buf_0_addr_6"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.0.0.04.24.exit:5 %upsam_buf_1_addr_6 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165_25

]]></Node>
<StgValue><ssdm name="upsam_buf_1_addr_6"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx.0.0.04.24.exit:6 %br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.04.35.case.0, void %arrayidx.0.0.04.35.case.1

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.0.0.04.35.case.0:0 %store_ln165 = store i32 %tmp_38, i4 %upsam_buf_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.04.35.case.0:1 %br_ln165 = br void %arrayidx.0.0.04.35.exit

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.0.0.04.35.case.1:0 %store_ln165 = store i32 %tmp_38, i4 %upsam_buf_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.04.35.case.1:1 %br_ln165 = br void %arrayidx.0.0.04.35.exit

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="4">
<![CDATA[
for.inc.7.critedge:4 %upsam_buf_0_load_6 = load i4 %upsam_buf_0_addr_12

]]></Node>
<StgValue><ssdm name="upsam_buf_0_load_6"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="4">
<![CDATA[
for.inc.7.critedge:5 %upsam_buf_1_load_6 = load i4 %upsam_buf_1_addr_12

]]></Node>
<StgValue><ssdm name="upsam_buf_1_load_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="139" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.0.0.04.24.exit:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_37

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.3.critedge:5 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load_2, i32 %upsam_buf_1_load_2, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.3.critedge:6 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
for.inc.3.critedge:7 %br_ln0 = br void %for.inc.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="2">
<![CDATA[
for.inc.3:0 %sext_ln174 = sext i2 %zext_ln174_2_cast

]]></Node>
<StgValue><ssdm name="sext_ln174"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="3">
<![CDATA[
for.inc.3:1 %zext_ln174_4 = zext i3 %sext_ln174

]]></Node>
<StgValue><ssdm name="zext_ln174_4"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:2 %upsam_buf_0_addr_7 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174_4

]]></Node>
<StgValue><ssdm name="upsam_buf_0_addr_7"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.3:3 %upsam_buf_1_addr_7 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174_4

]]></Node>
<StgValue><ssdm name="upsam_buf_1_addr_7"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.3:4 %upsam_buf_0_load_3 = load i4 %upsam_buf_0_addr_7

]]></Node>
<StgValue><ssdm name="upsam_buf_0_load_3"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.3:5 %upsam_buf_1_load_3 = load i4 %upsam_buf_1_addr_7

]]></Node>
<StgValue><ssdm name="upsam_buf_1_load_3"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then.4:0 %tmp_39 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
if.then.4:1 %zext_ln165_26_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %zext_ln174_1

]]></Node>
<StgValue><ssdm name="zext_ln165_26_cast"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="4">
<![CDATA[
if.then.4:2 %zext_ln165_26 = zext i4 %zext_ln165_26_cast

]]></Node>
<StgValue><ssdm name="zext_ln165_26"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.4:3 %upsam_buf_0_addr_9 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165_26

]]></Node>
<StgValue><ssdm name="upsam_buf_0_addr_9"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.4:4 %upsam_buf_1_addr_9 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165_26

]]></Node>
<StgValue><ssdm name="upsam_buf_1_addr_9"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.4:5 %br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.04.47.case.0, void %arrayidx.0.0.04.47.case.1

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.0.0.04.47.case.0:0 %store_ln165 = store i32 %tmp_39, i4 %upsam_buf_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.04.47.case.0:1 %br_ln165 = br void %arrayidx.0.0.04.47.exit

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.0.0.04.47.case.1:0 %store_ln165 = store i32 %tmp_39, i4 %upsam_buf_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.04.47.case.1:1 %br_ln165 = br void %arrayidx.0.0.04.47.exit

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="159" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.3:4 %upsam_buf_0_load_3 = load i4 %upsam_buf_0_addr_7

]]></Node>
<StgValue><ssdm name="upsam_buf_0_load_3"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.3:5 %upsam_buf_1_load_3 = load i4 %upsam_buf_1_addr_7

]]></Node>
<StgValue><ssdm name="upsam_buf_1_load_3"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.3:6 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load_3, i32 %upsam_buf_1_load_3, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc.3:7 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.0.0.04.47.exit:1 %tmp_40 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
arrayidx.0.0.04.47.exit:2 %zext_ln165_27_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 5, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln165_27_cast"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="4">
<![CDATA[
arrayidx.0.0.04.47.exit:3 %zext_ln165_27 = zext i4 %zext_ln165_27_cast

]]></Node>
<StgValue><ssdm name="zext_ln165_27"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.0.0.04.47.exit:4 %upsam_buf_0_addr_10 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165_27

]]></Node>
<StgValue><ssdm name="upsam_buf_0_addr_10"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.0.0.04.47.exit:5 %upsam_buf_1_addr_10 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165_27

]]></Node>
<StgValue><ssdm name="upsam_buf_1_addr_10"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx.0.0.04.47.exit:6 %br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.04.58.case.0, void %arrayidx.0.0.04.58.case.1

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.0.0.04.58.case.0:0 %store_ln165 = store i32 %tmp_40, i4 %upsam_buf_0_addr_10

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.04.58.case.0:1 %br_ln165 = br void %arrayidx.0.0.04.58.exit

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.0.0.04.58.case.1:0 %store_ln165 = store i32 %tmp_40, i4 %upsam_buf_1_addr_10

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.04.58.case.1:1 %br_ln165 = br void %arrayidx.0.0.04.58.exit

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="173" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.0.0.04.47.exit:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_39

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.5.critedge:6 %tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load_4, i32 %upsam_buf_1_load_4, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc.5.critedge:7 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
for.inc.5.critedge:8 %br_ln0 = br void %for.inc.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
for.inc.5:0 %zext_ln174_6_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 5, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln174_6_cast"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="4">
<![CDATA[
for.inc.5:1 %zext_ln174_6 = zext i4 %zext_ln174_6_cast

]]></Node>
<StgValue><ssdm name="zext_ln174_6"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.5:2 %upsam_buf_0_addr_11 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174_6

]]></Node>
<StgValue><ssdm name="upsam_buf_0_addr_11"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.5:3 %upsam_buf_1_addr_11 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174_6

]]></Node>
<StgValue><ssdm name="upsam_buf_1_addr_11"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.5:4 %upsam_buf_0_load_5 = load i4 %upsam_buf_0_addr_11

]]></Node>
<StgValue><ssdm name="upsam_buf_0_load_5"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.5:5 %upsam_buf_1_load_5 = load i4 %upsam_buf_1_addr_11

]]></Node>
<StgValue><ssdm name="upsam_buf_1_load_5"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then.6:0 %tmp_41 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="3">
<![CDATA[
if.then.6:1 %sext_ln165_6 = sext i3 %zext_ln165_24_cast

]]></Node>
<StgValue><ssdm name="sext_ln165_6"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="4">
<![CDATA[
if.then.6:2 %zext_ln165_28 = zext i4 %sext_ln165_6

]]></Node>
<StgValue><ssdm name="zext_ln165_28"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.6:3 %upsam_buf_0_addr_13 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165_28

]]></Node>
<StgValue><ssdm name="upsam_buf_0_addr_13"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.6:4 %upsam_buf_1_addr_13 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165_28

]]></Node>
<StgValue><ssdm name="upsam_buf_1_addr_13"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.6:5 %br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.04.610.case.0, void %arrayidx.0.0.04.610.case.1

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.0.0.04.610.case.0:0 %store_ln165 = store i32 %tmp_41, i4 %upsam_buf_0_addr_13

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.04.610.case.0:1 %br_ln165 = br void %arrayidx.0.0.04.610.exit

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.0.0.04.610.case.1:0 %store_ln165 = store i32 %tmp_41, i4 %upsam_buf_1_addr_13

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.04.610.case.1:1 %br_ln165 = br void %arrayidx.0.0.04.610.exit

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="193" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.5:4 %upsam_buf_0_load_5 = load i4 %upsam_buf_0_addr_11

]]></Node>
<StgValue><ssdm name="upsam_buf_0_load_5"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.5:5 %upsam_buf_1_load_5 = load i4 %upsam_buf_1_addr_11

]]></Node>
<StgValue><ssdm name="upsam_buf_1_load_5"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.5:6 %tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load_5, i32 %upsam_buf_1_load_5, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc.5:7 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.0.0.04.610.exit:1 %tmp_42 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="2">
<![CDATA[
arrayidx.0.0.04.610.exit:2 %sext_ln165_7 = sext i2 %zext_ln174_2_cast

]]></Node>
<StgValue><ssdm name="sext_ln165_7"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="4">
<![CDATA[
arrayidx.0.0.04.610.exit:3 %zext_ln165_29 = zext i4 %sext_ln165_7

]]></Node>
<StgValue><ssdm name="zext_ln165_29"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.0.0.04.610.exit:4 %upsam_buf_0_addr_14 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165_29

]]></Node>
<StgValue><ssdm name="upsam_buf_0_addr_14"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.0.0.04.610.exit:5 %upsam_buf_1_addr_14 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165_29

]]></Node>
<StgValue><ssdm name="upsam_buf_1_addr_14"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx.0.0.04.610.exit:6 %br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.04.711.case.0, void %arrayidx.0.0.04.711.case.1

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.0.0.04.711.case.0:0 %store_ln165 = store i32 %tmp_42, i4 %upsam_buf_0_addr_14

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.04.711.case.0:1 %br_ln165 = br void %arrayidx.0.0.04.711.exit

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.0.0.04.711.case.1:0 %store_ln165 = store i32 %tmp_42, i4 %upsam_buf_1_addr_14

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
<literal name="empty_51" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.04.711.case.1:1 %br_ln165 = br void %arrayidx.0.0.04.711.exit

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="207" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.0.0.04.610.exit:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_41

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.7.critedge:6 %tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load_6, i32 %upsam_buf_1_load_6, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc.7.critedge:7 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
for.inc.7.critedge:8 %br_ln0 = br void %for.inc.7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="2">
<![CDATA[
for.inc.7:0 %sext_ln174_2 = sext i2 %zext_ln174_2_cast

]]></Node>
<StgValue><ssdm name="sext_ln174_2"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="4">
<![CDATA[
for.inc.7:1 %zext_ln174_8 = zext i4 %sext_ln174_2

]]></Node>
<StgValue><ssdm name="zext_ln174_8"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.7:2 %upsam_buf_0_addr_15 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174_8

]]></Node>
<StgValue><ssdm name="upsam_buf_0_addr_15"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.7:3 %upsam_buf_1_addr_15 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174_8

]]></Node>
<StgValue><ssdm name="upsam_buf_1_addr_15"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc.7:4 %upsam_buf_0_load_7 = load i4 %upsam_buf_0_addr_15

]]></Node>
<StgValue><ssdm name="upsam_buf_0_load_7"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc.7:5 %upsam_buf_1_load_7 = load i4 %upsam_buf_1_addr_15

]]></Node>
<StgValue><ssdm name="upsam_buf_1_load_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="217" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc.7:4 %upsam_buf_0_load_7 = load i4 %upsam_buf_0_addr_15

]]></Node>
<StgValue><ssdm name="upsam_buf_0_load_7"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc.7:5 %upsam_buf_1_load_7 = load i4 %upsam_buf_1_addr_15

]]></Node>
<StgValue><ssdm name="upsam_buf_1_load_7"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc.7:6 %tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load_7, i32 %upsam_buf_1_load_7, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.inc.7:7 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
for.inc.7:12 %br_ln160 = br void %UFils

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
