do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# vsim -gui work.top_tb 
# Start time: 19:02:43 on Mar 15,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# Loading work.split_data
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: David  Hostname: DESKTOP-2A41VS7  ProcessID: 9920
#           Attempting to use alternate WLF file "./wlft9zfsfr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9zfsfr
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
# ** Note: $finish    : C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v(57)
#    Time: 420 ps  Iteration: 1  Instance: /top_tb
# 1
# Break in Module top_tb at C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v line 57
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 19:03:49 on Mar 15,2023, Elapsed time: 0:01:06
# Errors: 0, Warnings: 3
# vsim -gui work.top_tb 
# Start time: 19:03:49 on Mar 15,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# Loading work.split_data
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: David  Hostname: DESKTOP-2A41VS7  ProcessID: 9920
#           Attempting to use alternate WLF file "./wlfte56y9z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte56y9z
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
# ** Note: $finish    : C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v(57)
#    Time: 420 ps  Iteration: 1  Instance: /top_tb
# 1
# Break in Module top_tb at C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v line 57
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 19:05:10 on Mar 15,2023, Elapsed time: 0:01:21
# Errors: 0, Warnings: 3
# vsim -gui work.top_tb 
# Start time: 19:05:10 on Mar 15,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# Loading work.split_data
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: David  Hostname: DESKTOP-2A41VS7  ProcessID: 9920
#           Attempting to use alternate WLF file "./wlfts9scar".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts9scar
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 19:07:16 on Mar 15,2023, Elapsed time: 0:02:06
# Errors: 0, Warnings: 3
# vsim -gui work.top_tb 
# Start time: 19:07:17 on Mar 15,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# Loading work.split_data
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: David  Hostname: DESKTOP-2A41VS7  ProcessID: 9920
#           Attempting to use alternate WLF file "./wlft6c5t5m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6c5t5m
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# ** Error: (vlog-13069) C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Averaging/avg_128.v(62): near ">>>": syntax error, unexpected >>>.
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top.do line 3
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work -stats=none C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Averaging/avg_128.v"
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# ** Error: (vlog-13069) C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Averaging/avg_128.v(62): near ">>>": syntax error, unexpected >>>.
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top.do line 3
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work -stats=none C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Averaging/avg_128.v"
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 19:13:27 on Mar 15,2023, Elapsed time: 0:06:10
# Errors: 2, Warnings: 3
# vsim -gui work.top_tb 
# Start time: 19:13:27 on Mar 15,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# Loading work.split_data
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: David  Hostname: DESKTOP-2A41VS7  ProcessID: 9920
#           Attempting to use alternate WLF file "./wlfta6y4y3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta6y4y3
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 19:14:20 on Mar 15,2023, Elapsed time: 0:00:53
# Errors: 0, Warnings: 3
# vsim -gui work.top_tb 
# Start time: 19:14:20 on Mar 15,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# Loading work.split_data
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: David  Hostname: DESKTOP-2A41VS7  ProcessID: 9920
#           Attempting to use alternate WLF file "./wlftc0nemj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc0nemj
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# ** Error: (vlog-13069) C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Averaging/avg_128.v(66): near "'": syntax error, unexpected '\''.
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top.do line 3
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work -stats=none C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Averaging/avg_128.v"
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 19:29:05 on Mar 15,2023, Elapsed time: 0:14:45
# Errors: 1, Warnings: 3
# vsim -gui work.top_tb 
# Start time: 19:29:05 on Mar 15,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# Loading work.split_data
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: David  Hostname: DESKTOP-2A41VS7  ProcessID: 9920
#           Attempting to use alternate WLF file "./wlft6ctyt6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6ctyt6
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 19:30:12 on Mar 15,2023, Elapsed time: 0:01:07
# Errors: 0, Warnings: 3
# vsim -gui work.top_tb 
# Start time: 19:30:12 on Mar 15,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# Loading work.split_data
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: David  Hostname: DESKTOP-2A41VS7  ProcessID: 9920
#           Attempting to use alternate WLF file "./wlftdxg7mw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdxg7mw
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
# End time: 19:54:01 on Mar 15,2023, Elapsed time: 0:23:49
# Errors: 0, Warnings: 3
