Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/gtech.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'IIR_filter_optimized'.
Information: Building the design 'IIR_filter_gen_optimized'. (HDL-193)
Error:  ../src/IIR_filter_gen_optimized.vhd:186: Width of the actual at the port 'data_out' does not match. (12 != 17) (ELAB-353)
Error:  ../src/IIR_filter_gen_optimized.vhd:192: Width of the actual at the port 'data_in' does not match. (12 != 17) (ELAB-353)
Error:  ../src/IIR_filter_gen_optimized.vhd:192: Width of the actual at the port 'data_out' does not match. (12 != 17) (ELAB-353)
Error:  ../src/IIR_filter_gen_optimized.vhd:198: Width of the actual at the port 'data_in' does not match. (12 != 17) (ELAB-353)
Error:  ../src/IIR_filter_gen_optimized.vhd:198: Width of the actual at the port 'data_out' does not match. (12 != 17) (ELAB-353)
*** Presto compilation terminated with 5 errors. ***
Information: Building the design 'IIR_filter_gen_optimized'. (HDL-193)
Warning: Design 'IIR_filter_optimized' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
