m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Caleb/Documents/Schoolwork/High Speed Architecture/hsaFinalProject/VerilogCode
T_opt
!s110 1619628249
VSADgj8mhA7S905OczYm]o0
04 9 4 work testBench fast 0
=1-d45d6450e3c0-608990d9-16-3190
o-quiet -auto_acc_if_foreign -work work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;10.7f;67
R0
vfull_adder
Z2 DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
Z3 !s110 1619628338
!i10b 1
!s100 6J4c8S]L9j=MfgROl3Hz42
IMJMm@cLcLjIAe_WD]9Vn23
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 !s105 multiplier_sv_unit
S1
R0
Z6 w1619553117
Z7 8C:/Users/Caleb/Documents/Schoolwork/High Speed Architecture/hsaFinalProject/VerilogCode/multiplier.sv
Z8 FC:/Users/Caleb/Documents/Schoolwork/High Speed Architecture/hsaFinalProject/VerilogCode/multiplier.sv
L0 593
Z9 OL;L;10.7f;67
r1
!s85 0
31
Z10 !s108 1619628338.000000
Z11 !s107 C:/Users/Caleb/Documents/Schoolwork/High Speed Architecture/hsaFinalProject/VerilogCode/multiplier.sv|
Z12 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/Caleb/Documents/Schoolwork/High Speed Architecture/hsaFinalProject/VerilogCode/multiplier.sv|
!i113 0
Z13 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vhalf_adder
R2
R3
!i10b 1
!s100 OEn0fg=BBmWB0W0zbazJk2
Iz[:K9SGgP8z8e2732_g:I0
R4
R5
S1
R0
R6
R7
R8
L0 582
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R1
vmultiplier
R2
R3
!i10b 1
!s100 <R^iNkC2fKfZj18e^l]Md1
IVi`19;UCi`T0?_91CkZo70
R4
R5
S1
R0
R6
R7
R8
L0 1
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R1
vmux2
R2
R3
!i10b 1
!s100 3m69?H1T;cR<^cn@T;7h12
I]bOmXg@Zg_M7j^[RUhj_m3
R4
Z14 !s105 spares_sv_unit
S1
R0
Z15 w1619628186
Z16 8C:/Users/Caleb/Documents/Schoolwork/High Speed Architecture/hsaFinalProject/VerilogCode/spares.sv
Z17 FC:/Users/Caleb/Documents/Schoolwork/High Speed Architecture/hsaFinalProject/VerilogCode/spares.sv
L0 10
R9
r1
!s85 0
31
R10
!s107 C:/Users/Caleb/Documents/Schoolwork/High Speed Architecture/hsaFinalProject/VerilogCode/spares.sv|
Z18 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/Caleb/Documents/Schoolwork/High Speed Architecture/hsaFinalProject/VerilogCode/spares.sv|
!i113 0
R13
R1
vmux4
R2
R3
!i10b 1
!s100 acdEQ5]AClf@;1E:PGUeY1
IDakTkCNBn`FTNSYdNTEe:0
R4
R14
S1
R0
R15
R16
R17
L0 2
R9
r1
!s85 0
31
R10
Z19 !s107 C:/Users/Caleb/Documents/Schoolwork/High Speed Architecture/hsaFinalProject/VerilogCode/spares.sv|
R18
!i113 0
R13
R1
vreg16
R2
R3
!i10b 1
!s100 >SgnSJNiAAlh]BN9FfYQc2
I6lZkA?jD8SW>V_BDG6hKg3
R4
R14
S1
R0
R15
R16
R17
L0 18
R9
r1
!s85 0
31
R10
R19
R18
!i113 0
R13
R1
vtestBench
R2
R3
!i10b 1
!s100 ?VQcbCaAndE=16LOJa4JP1
IU]4nl3oz;RcLBT6MN06CX2
R4
!s105 testbench_sv_unit
S1
R0
w1619628331
8C:/Users/Caleb/Documents/Schoolwork/High Speed Architecture/hsaFinalProject/VerilogCode/testbench.sv
FC:/Users/Caleb/Documents/Schoolwork/High Speed Architecture/hsaFinalProject/VerilogCode/testbench.sv
L0 3
R9
r1
!s85 0
31
R10
!s107 spares.sv|C:/Users/Caleb/Documents/Schoolwork/High Speed Architecture/hsaFinalProject/VerilogCode/testbench.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/Caleb/Documents/Schoolwork/High Speed Architecture/hsaFinalProject/VerilogCode/testbench.sv|
!i113 0
R13
R1
ntest@bench
