0.7
2020.2
Oct 13 2023
20:47:58
F:/@home/cpmores/git_code/Vivado_project/convert_Verilog/cdlatch/C_D_latch/verilog/circuit/C_D_latch.v,1715242308,verilog,,F:/@home/cpmores/git_code/Vivado_project/convert_Verilog/cdlatch/C_D_latch/verilog/gates/NAND_GATE.v,,C_D_latch,,,,,,,,
F:/@home/cpmores/git_code/Vivado_project/convert_Verilog/cdlatch/C_D_latch/verilog/gates/NAND_GATE.v,1715242308,verilog,,F:/@home/cpmores/git_code/Vivado_project/lab9/c_d_latch/project_1/project_1.srcs/sim_1/new/tb_cdlatch.v,,NAND_GATE,,,,,,,,
F:/@home/cpmores/git_code/Vivado_project/lab9/c_d_latch/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
F:/@home/cpmores/git_code/Vivado_project/lab9/c_d_latch/project_1/project_1.srcs/sim_1/new/tb_cdlatch.v,1715242729,verilog,,,,tb_cdlatch,,,,,,,,
