<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p428" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_428{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_428{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_428{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_428{left:81px;bottom:998px;letter-spacing:-0.14px;}
#t5_428{left:142px;bottom:998px;letter-spacing:-0.17px;}
#t6_428{left:189px;bottom:998px;letter-spacing:-0.16px;}
#t7_428{left:424px;bottom:998px;letter-spacing:-0.12px;}
#t8_428{left:423px;bottom:976px;letter-spacing:-0.11px;}
#t9_428{left:423px;bottom:959px;letter-spacing:-0.11px;}
#ta_428{left:423px;bottom:938px;}
#tb_428{left:440px;bottom:938px;letter-spacing:-0.14px;}
#tc_428{left:423px;bottom:923px;}
#td_428{left:440px;bottom:923px;letter-spacing:-0.11px;}
#te_428{left:440px;bottom:907px;letter-spacing:-0.12px;}
#tf_428{left:81px;bottom:883px;letter-spacing:-0.18px;}
#tg_428{left:142px;bottom:883px;letter-spacing:-0.18px;}
#th_428{left:189px;bottom:883px;letter-spacing:-0.16px;}
#ti_428{left:423px;bottom:883px;letter-spacing:-0.11px;}
#tj_428{left:423px;bottom:862px;letter-spacing:-0.11px;}
#tk_428{left:423px;bottom:845px;letter-spacing:-0.11px;}
#tl_428{left:423px;bottom:823px;letter-spacing:-0.11px;}
#tm_428{left:423px;bottom:807px;letter-spacing:-0.12px;}
#tn_428{left:80px;bottom:782px;letter-spacing:-0.15px;}
#to_428{left:142px;bottom:782px;letter-spacing:-0.17px;}
#tp_428{left:189px;bottom:782px;letter-spacing:-0.14px;}
#tq_428{left:423px;bottom:782px;letter-spacing:-0.11px;}
#tr_428{left:423px;bottom:761px;letter-spacing:-0.11px;}
#ts_428{left:423px;bottom:744px;letter-spacing:-0.11px;}
#tt_428{left:423px;bottom:727px;letter-spacing:-0.12px;}
#tu_428{left:423px;bottom:706px;letter-spacing:-0.11px;}
#tv_428{left:423px;bottom:689px;letter-spacing:-0.11px;}
#tw_428{left:423px;bottom:672px;letter-spacing:-0.12px;}
#tx_428{left:81px;bottom:648px;letter-spacing:-0.18px;}
#ty_428{left:142px;bottom:648px;letter-spacing:-0.18px;}
#tz_428{left:189px;bottom:648px;letter-spacing:-0.14px;}
#t10_428{left:424px;bottom:648px;letter-spacing:-0.11px;}
#t11_428{left:423px;bottom:626px;letter-spacing:-0.11px;}
#t12_428{left:423px;bottom:609px;letter-spacing:-0.11px;}
#t13_428{left:423px;bottom:593px;letter-spacing:-0.11px;}
#t14_428{left:423px;bottom:571px;letter-spacing:-0.11px;}
#t15_428{left:423px;bottom:554px;letter-spacing:-0.11px;}
#t16_428{left:423px;bottom:538px;letter-spacing:-0.12px;}
#t17_428{left:82px;bottom:513px;letter-spacing:-0.16px;}
#t18_428{left:142px;bottom:513px;letter-spacing:-0.17px;}
#t19_428{left:189px;bottom:513px;letter-spacing:-0.14px;}
#t1a_428{left:424px;bottom:513px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1b_428{left:423px;bottom:492px;letter-spacing:-0.12px;}
#t1c_428{left:423px;bottom:475px;letter-spacing:-0.12px;}
#t1d_428{left:423px;bottom:454px;letter-spacing:-0.12px;}
#t1e_428{left:81px;bottom:429px;letter-spacing:-0.16px;}
#t1f_428{left:138px;bottom:429px;letter-spacing:-0.16px;}
#t1g_428{left:189px;bottom:429px;letter-spacing:-0.14px;}
#t1h_428{left:424px;bottom:429px;letter-spacing:-0.11px;}
#t1i_428{left:606px;bottom:429px;}
#t1j_428{left:610px;bottom:429px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1k_428{left:81px;bottom:405px;letter-spacing:-0.16px;}
#t1l_428{left:138px;bottom:405px;letter-spacing:-0.16px;}
#t1m_428{left:189px;bottom:405px;letter-spacing:-0.14px;}
#t1n_428{left:424px;bottom:405px;letter-spacing:-0.12px;}
#t1o_428{left:81px;bottom:380px;letter-spacing:-0.16px;}
#t1p_428{left:138px;bottom:380px;letter-spacing:-0.16px;}
#t1q_428{left:189px;bottom:380px;letter-spacing:-0.14px;}
#t1r_428{left:424px;bottom:380px;letter-spacing:-0.12px;}
#t1s_428{left:424px;bottom:359px;letter-spacing:-0.12px;}
#t1t_428{left:424px;bottom:342px;letter-spacing:-0.12px;}
#t1u_428{left:424px;bottom:325px;letter-spacing:-0.11px;word-spacing:-0.32px;}
#t1v_428{left:424px;bottom:309px;letter-spacing:-0.11px;}
#t1w_428{left:81px;bottom:284px;letter-spacing:-0.16px;}
#t1x_428{left:138px;bottom:284px;letter-spacing:-0.16px;}
#t1y_428{left:189px;bottom:284px;letter-spacing:-0.14px;}
#t1z_428{left:424px;bottom:284px;letter-spacing:-0.11px;}
#t20_428{left:606px;bottom:283px;}
#t21_428{left:610px;bottom:284px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t22_428{left:81px;bottom:260px;letter-spacing:-0.16px;}
#t23_428{left:138px;bottom:260px;letter-spacing:-0.16px;}
#t24_428{left:189px;bottom:260px;letter-spacing:-0.14px;}
#t25_428{left:424px;bottom:260px;letter-spacing:-0.12px;}
#t26_428{left:81px;bottom:235px;letter-spacing:-0.16px;}
#t27_428{left:138px;bottom:235px;letter-spacing:-0.16px;}
#t28_428{left:189px;bottom:235px;letter-spacing:-0.14px;}
#t29_428{left:424px;bottom:235px;letter-spacing:-0.12px;}
#t2a_428{left:424px;bottom:214px;letter-spacing:-0.12px;}
#t2b_428{left:424px;bottom:197px;letter-spacing:-0.12px;}
#t2c_428{left:424px;bottom:180px;letter-spacing:-0.11px;word-spacing:-0.32px;}
#t2d_428{left:424px;bottom:163px;letter-spacing:-0.11px;}
#t2e_428{left:81px;bottom:139px;letter-spacing:-0.16px;}
#t2f_428{left:138px;bottom:139px;letter-spacing:-0.16px;}
#t2g_428{left:189px;bottom:139px;letter-spacing:-0.14px;}
#t2h_428{left:424px;bottom:139px;letter-spacing:-0.11px;}
#t2i_428{left:606px;bottom:138px;}
#t2j_428{left:610px;bottom:139px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2k_428{left:81px;bottom:114px;letter-spacing:-0.17px;}
#t2l_428{left:138px;bottom:114px;letter-spacing:-0.16px;}
#t2m_428{left:189px;bottom:114px;letter-spacing:-0.14px;}
#t2n_428{left:424px;bottom:114px;letter-spacing:-0.12px;}
#t2o_428{left:283px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2p_428{left:369px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2q_428{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2r_428{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2s_428{left:219px;bottom:1046px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2t_428{left:588px;bottom:1063px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2u_428{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2v_428{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_428{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_428{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_428{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_428{font-size:15px;font-family:Arial-Bold_15a;color:#000;}
.s5_428{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_428{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts428" type="text/css" >

@font-face {
	font-family: Arial-Bold_15a;
	src: url("fonts/Arial-Bold_15a.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg428Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg428" style="-webkit-user-select: none;"><object width="935" height="1210" data="428/428.svg" type="image/svg+xml" id="pdf428" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_428" class="t s1_428">2-412 </span><span id="t2_428" class="t s1_428">Vol. 4 </span>
<span id="t3_428" class="t s2_428">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_428" class="t s3_428">1C9H </span><span id="t5_428" class="t s3_428">457 </span><span id="t6_428" class="t s3_428">MSR_LASTBRANCH_TOS </span><span id="t7_428" class="t s3_428">Last Branch Record Stack TOS (R/W) </span>
<span id="t8_428" class="t s3_428">Contains an index (bits 0-3) that points to the MSR containing the most </span>
<span id="t9_428" class="t s3_428">recent branch record. See also: </span>
<span id="ta_428" class="t s3_428">• </span><span id="tb_428" class="t s3_428">MSR_LASTBRANCH_0_FROM_IP (at 40H). </span>
<span id="tc_428" class="t s3_428">• </span><span id="td_428" class="t s3_428">Section 18.15, “Last Branch, Interrupt, and Exception Recording </span>
<span id="te_428" class="t s3_428">(Pentium M Processors).” </span>
<span id="tf_428" class="t s3_428">1D9H </span><span id="tg_428" class="t s3_428">473 </span><span id="th_428" class="t s3_428">MSR_DEBUGCTLB </span><span id="ti_428" class="t s3_428">Debug Control (R/W) </span>
<span id="tj_428" class="t s3_428">Controls how several debug features are used. Bit definitions are </span>
<span id="tk_428" class="t s3_428">discussed in the referenced section. </span>
<span id="tl_428" class="t s3_428">See Section 18.15, “Last Branch, Interrupt, and Exception Recording </span>
<span id="tm_428" class="t s3_428">(Pentium M Processors).” </span>
<span id="tn_428" class="t s3_428">1DDH </span><span id="to_428" class="t s3_428">477 </span><span id="tp_428" class="t s3_428">MSR_LER_TO_LIP </span><span id="tq_428" class="t s3_428">Last Exception Record To Linear IP (R) </span>
<span id="tr_428" class="t s3_428">This area contains a pointer to the target of the last branch instruction </span>
<span id="ts_428" class="t s3_428">that the processor executed prior to the last exception that was </span>
<span id="tt_428" class="t s3_428">generated or the last interrupt that was handled. </span>
<span id="tu_428" class="t s3_428">See Section 18.15, “Last Branch, Interrupt, and Exception Recording </span>
<span id="tv_428" class="t s3_428">(Pentium M Processors),” and Section 18.16.2, “Last Branch and Last </span>
<span id="tw_428" class="t s3_428">Exception MSRs.” </span>
<span id="tx_428" class="t s3_428">1DEH </span><span id="ty_428" class="t s3_428">478 </span><span id="tz_428" class="t s3_428">MSR_LER_FROM_LIP </span><span id="t10_428" class="t s3_428">Last Exception Record From Linear IP (R) </span>
<span id="t11_428" class="t s3_428">Contains a pointer to the last branch instruction that the processor </span>
<span id="t12_428" class="t s3_428">executed prior to the last exception that was generated or the last </span>
<span id="t13_428" class="t s3_428">interrupt that was handled. </span>
<span id="t14_428" class="t s3_428">See Section 18.15, “Last Branch, Interrupt, and Exception Recording </span>
<span id="t15_428" class="t s3_428">(Pentium M Processors),” and Section 18.16.2, “Last Branch and Last </span>
<span id="t16_428" class="t s3_428">Exception MSRs.” </span>
<span id="t17_428" class="t s3_428">2FFH </span><span id="t18_428" class="t s3_428">767 </span><span id="t19_428" class="t s3_428">IA32_MTRR_DEF_TYPE </span><span id="t1a_428" class="t s3_428">Default Memory Types (R/W) </span>
<span id="t1b_428" class="t s3_428">Sets the memory type for the regions of physical memory that are not </span>
<span id="t1c_428" class="t s3_428">mapped by the MTRRs. </span>
<span id="t1d_428" class="t s3_428">See Section 12.11.2.1, “IA32_MTRR_DEF_TYPE MSR.” </span>
<span id="t1e_428" class="t s3_428">400H </span><span id="t1f_428" class="t s3_428">1024 </span><span id="t1g_428" class="t s3_428">IA32_MC0_CTL </span><span id="t1h_428" class="t s3_428">See Section 16.3.2.1, “IA32_MC</span><span id="t1i_428" class="t s4_428">i</span><span id="t1j_428" class="t s3_428">_CTL MSRs.” </span>
<span id="t1k_428" class="t s3_428">401H </span><span id="t1l_428" class="t s3_428">1025 </span><span id="t1m_428" class="t s3_428">IA32_MC0_STATUS </span><span id="t1n_428" class="t s3_428">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t1o_428" class="t s3_428">402H </span><span id="t1p_428" class="t s3_428">1026 </span><span id="t1q_428" class="t s3_428">IA32_MC0_ADDR </span><span id="t1r_428" class="t s3_428">See Section 14.3.2.3., “IA32_MCi_ADDR MSRs”. </span>
<span id="t1s_428" class="t s3_428">The IA32_MC0_ADDR register is either not implemented or contains no </span>
<span id="t1t_428" class="t s3_428">address if the ADDRV flag in the IA32_MC0_STATUS register is clear. </span>
<span id="t1u_428" class="t s3_428">When not implemented in the processor, all reads and writes to this MSR </span>
<span id="t1v_428" class="t s3_428">will cause a general-protection exception. </span>
<span id="t1w_428" class="t s3_428">404H </span><span id="t1x_428" class="t s3_428">1028 </span><span id="t1y_428" class="t s3_428">IA32_MC1_CTL </span><span id="t1z_428" class="t s3_428">See Section 16.3.2.1, “IA32_MC</span><span id="t20_428" class="t s4_428">i</span><span id="t21_428" class="t s3_428">_CTL MSRs.” </span>
<span id="t22_428" class="t s3_428">405H </span><span id="t23_428" class="t s3_428">1029 </span><span id="t24_428" class="t s3_428">IA32_MC1_STATUS </span><span id="t25_428" class="t s3_428">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t26_428" class="t s3_428">406H </span><span id="t27_428" class="t s3_428">1030 </span><span id="t28_428" class="t s3_428">IA32_MC1_ADDR </span><span id="t29_428" class="t s3_428">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t2a_428" class="t s3_428">The IA32_MC1_ADDR register is either not implemented or contains no </span>
<span id="t2b_428" class="t s3_428">address if the ADDRV flag in the IA32_MC1_STATUS register is clear. </span>
<span id="t2c_428" class="t s3_428">When not implemented in the processor, all reads and writes to this MSR </span>
<span id="t2d_428" class="t s3_428">will cause a general-protection exception. </span>
<span id="t2e_428" class="t s3_428">408H </span><span id="t2f_428" class="t s3_428">1032 </span><span id="t2g_428" class="t s3_428">IA32_MC2_CTL </span><span id="t2h_428" class="t s3_428">See Section 16.3.2.1, “IA32_MC</span><span id="t2i_428" class="t s4_428">i</span><span id="t2j_428" class="t s3_428">_CTL MSRs.” </span>
<span id="t2k_428" class="t s3_428">409H </span><span id="t2l_428" class="t s3_428">1033 </span><span id="t2m_428" class="t s3_428">IA32_MC2_STATUS </span><span id="t2n_428" class="t s3_428">See Chapter 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t2o_428" class="t s5_428">Table 2-59. </span><span id="t2p_428" class="t s5_428">MSRs in Pentium M Processors (Contd.) </span>
<span id="t2q_428" class="t s6_428">Register </span>
<span id="t2r_428" class="t s6_428">Address </span><span id="t2s_428" class="t s6_428">Register Name / Bit Fields </span>
<span id="t2t_428" class="t s6_428">Bit Description </span>
<span id="t2u_428" class="t s6_428">Hex </span><span id="t2v_428" class="t s6_428">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
