Classic Timing Analyzer report for console
Fri Jan 05 23:32:48 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                             ;
+------------------------------+-------+---------------+------------------------------------------------+--------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From   ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.891 ns                                       ; JMP    ; LOD_PC~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.922 ns                                      ; cnt[0] ; CS          ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 18.565 ns                                      ; SHL    ; WE          ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.602 ns                                      ; HALT   ; LOD_PC~reg0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[0] ; LOD_PC~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;        ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------+-------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                             ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From        ; To          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[0]      ; LOD_PC~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.341 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LOD_PC~reg0 ; LOD_PC~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt[0]      ; cnt[0]      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------+
; tsu                                                               ;
+-------+--------------+------------+------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To          ; To Clock ;
+-------+--------------+------------+------+-------------+----------+
; N/A   ; None         ; 5.891 ns   ; JMP  ; LOD_PC~reg0 ; clk      ;
; N/A   ; None         ; 5.378 ns   ; JC   ; LOD_PC~reg0 ; clk      ;
; N/A   ; None         ; 5.318 ns   ; NOP  ; LOD_PC~reg0 ; clk      ;
; N/A   ; None         ; 5.069 ns   ; JZ   ; LOD_PC~reg0 ; clk      ;
; N/A   ; None         ; 4.868 ns   ; HALT ; LOD_PC~reg0 ; clk      ;
+-------+--------------+------------+------+-------------+----------+


+--------------------------------------------------------------------------+
; tco                                                                      ;
+-------+--------------+------------+-------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From        ; To        ; From Clock ;
+-------+--------------+------------+-------------+-----------+------------+
; N/A   ; None         ; 12.922 ns  ; cnt[0]      ; CS        ; clk        ;
; N/A   ; None         ; 12.548 ns  ; cnt[0]      ; XL        ; clk        ;
; N/A   ; None         ; 12.086 ns  ; cnt[0]      ; LOD_IN    ; clk        ;
; N/A   ; None         ; 11.824 ns  ; cnt[0]      ; MADD[1]   ; clk        ;
; N/A   ; None         ; 11.783 ns  ; cnt[0]      ; WE        ; clk        ;
; N/A   ; None         ; 10.679 ns  ; cnt[0]      ; IN_PC     ; clk        ;
; N/A   ; None         ; 10.431 ns  ; cnt[0]      ; F_BUS     ; clk        ;
; N/A   ; None         ; 10.375 ns  ; LOD_PC~reg0 ; LOD_PC    ; clk        ;
; N/A   ; None         ; 9.842 ns   ; cnt[0]      ; LOD_SB    ; clk        ;
; N/A   ; None         ; 9.574 ns   ; cnt[0]      ; LOD_SA    ; clk        ;
; N/A   ; None         ; 9.381 ns   ; cnt[0]      ; MADD[0]   ; clk        ;
; N/A   ; None         ; 9.193 ns   ; cnt[0]      ; counts[0] ; clk        ;
; N/A   ; None         ; 8.973 ns   ; cnt[0]      ; DL        ; clk        ;
+-------+--------------+------------+-------------+-----------+------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+-------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To      ;
+-------+-------------------+-----------------+-------+---------+
; N/A   ; None              ; 18.565 ns       ; SHL   ; WE      ;
; N/A   ; None              ; 17.722 ns       ; NOT0  ; WE      ;
; N/A   ; None              ; 17.574 ns       ; SHL   ; CS      ;
; N/A   ; None              ; 17.499 ns       ; SHR   ; WE      ;
; N/A   ; None              ; 17.336 ns       ; JMP   ; WE      ;
; N/A   ; None              ; 17.320 ns       ; SHL   ; LOD_IN  ;
; N/A   ; None              ; 16.732 ns       ; ADD   ; WE      ;
; N/A   ; None              ; 16.731 ns       ; NOT0  ; CS      ;
; N/A   ; None              ; 16.711 ns       ; AND0  ; WE      ;
; N/A   ; None              ; 16.541 ns       ; JMP   ; CS      ;
; N/A   ; None              ; 16.508 ns       ; SHR   ; CS      ;
; N/A   ; None              ; 16.477 ns       ; NOT0  ; LOD_IN  ;
; N/A   ; None              ; 16.348 ns       ; JZ    ; WE      ;
; N/A   ; None              ; 16.348 ns       ; JC    ; WE      ;
; N/A   ; None              ; 16.318 ns       ; SUB   ; WE      ;
; N/A   ; None              ; 16.308 ns       ; SHL   ; F_BUS   ;
; N/A   ; None              ; 16.254 ns       ; SHR   ; LOD_IN  ;
; N/A   ; None              ; 16.086 ns       ; JMP   ; F_BUS   ;
; N/A   ; None              ; 16.056 ns       ; AND0  ; CS      ;
; N/A   ; None              ; 15.985 ns       ; MOV   ; CS      ;
; N/A   ; None              ; 15.951 ns       ; MOV   ; XL      ;
; N/A   ; None              ; 15.809 ns       ; IN0   ; CS      ;
; N/A   ; None              ; 15.706 ns       ; ADD   ; CS      ;
; N/A   ; None              ; 15.669 ns       ; JMP   ; LOD_IN  ;
; N/A   ; None              ; 15.620 ns       ; SUB   ; CS      ;
; N/A   ; None              ; 15.553 ns       ; JZ    ; CS      ;
; N/A   ; None              ; 15.553 ns       ; JC    ; CS      ;
; N/A   ; None              ; 15.487 ns       ; ADD   ; LOD_IN  ;
; N/A   ; None              ; 15.466 ns       ; AND0  ; LOD_IN  ;
; N/A   ; None              ; 15.465 ns       ; NOT0  ; F_BUS   ;
; N/A   ; None              ; 15.454 ns       ; SHL   ; LOD_SA  ;
; N/A   ; None              ; 15.393 ns       ; MOV   ; WE      ;
; N/A   ; None              ; 15.381 ns       ; ADD   ; F_BUS   ;
; N/A   ; None              ; 15.345 ns       ; AND0  ; F_BUS   ;
; N/A   ; None              ; 15.334 ns       ; SHL   ; IN_PC   ;
; N/A   ; None              ; 15.246 ns       ; IN0   ; WE      ;
; N/A   ; None              ; 15.242 ns       ; SHR   ; F_BUS   ;
; N/A   ; None              ; 15.232 ns       ; JMP   ; LOD_SA  ;
; N/A   ; None              ; 15.227 ns       ; MOV   ; MADD[1] ;
; N/A   ; None              ; 15.149 ns       ; MOV   ; LOD_IN  ;
; N/A   ; None              ; 15.098 ns       ; JZ    ; F_BUS   ;
; N/A   ; None              ; 15.098 ns       ; JC    ; F_BUS   ;
; N/A   ; None              ; 15.073 ns       ; SUB   ; LOD_IN  ;
; N/A   ; None              ; 14.911 ns       ; SHL   ; LOD_SB  ;
; N/A   ; None              ; 14.763 ns       ; SUB   ; F_BUS   ;
; N/A   ; None              ; 14.746 ns       ; NOP   ; CS      ;
; N/A   ; None              ; 14.690 ns       ; JMP   ; LOD_SB  ;
; N/A   ; None              ; 14.681 ns       ; JZ    ; LOD_IN  ;
; N/A   ; None              ; 14.681 ns       ; JC    ; LOD_IN  ;
; N/A   ; None              ; 14.611 ns       ; NOT0  ; LOD_SA  ;
; N/A   ; None              ; 14.608 ns       ; OUT0  ; CS      ;
; N/A   ; None              ; 14.527 ns       ; ADD   ; LOD_SA  ;
; N/A   ; None              ; 14.491 ns       ; AND0  ; LOD_SA  ;
; N/A   ; None              ; 14.491 ns       ; NOT0  ; IN_PC   ;
; N/A   ; None              ; 14.388 ns       ; SHR   ; LOD_SA  ;
; N/A   ; None              ; 14.268 ns       ; SHR   ; IN_PC   ;
; N/A   ; None              ; 14.262 ns       ; JMP   ; IN_PC   ;
; N/A   ; None              ; 14.244 ns       ; JZ    ; LOD_SA  ;
; N/A   ; None              ; 14.244 ns       ; JC    ; LOD_SA  ;
; N/A   ; None              ; 14.216 ns       ; IN0   ; F_BUS   ;
; N/A   ; None              ; 14.068 ns       ; NOT0  ; LOD_SB  ;
; N/A   ; None              ; 14.022 ns       ; HALT  ; CS      ;
; N/A   ; None              ; 14.000 ns       ; IN0   ; LOD_IN  ;
; N/A   ; None              ; 13.909 ns       ; SUB   ; LOD_SA  ;
; N/A   ; None              ; 13.877 ns       ; ADD   ; IN_PC   ;
; N/A   ; None              ; 13.845 ns       ; SHR   ; LOD_SB  ;
; N/A   ; None              ; 13.841 ns       ; AND0  ; IN_PC   ;
; N/A   ; None              ; 13.742 ns       ; MOV   ; IN_PC   ;
; N/A   ; None              ; 13.702 ns       ; JZ    ; LOD_SB  ;
; N/A   ; None              ; 13.702 ns       ; JC    ; LOD_SB  ;
; N/A   ; None              ; 13.362 ns       ; IN0   ; LOD_SA  ;
; N/A   ; None              ; 13.274 ns       ; JZ    ; IN_PC   ;
; N/A   ; None              ; 13.274 ns       ; JC    ; IN_PC   ;
; N/A   ; None              ; 13.259 ns       ; SUB   ; IN_PC   ;
; N/A   ; None              ; 13.166 ns       ; MOV   ; F_BUS   ;
; N/A   ; None              ; 12.957 ns       ; ADD   ; LOD_SB  ;
; N/A   ; None              ; 12.921 ns       ; AND0  ; LOD_SB  ;
; N/A   ; None              ; 12.815 ns       ; IN0   ; LOD_SB  ;
; N/A   ; None              ; 12.339 ns       ; SUB   ; LOD_SB  ;
; N/A   ; None              ; 12.305 ns       ; MOV   ; LOD_SA  ;
; N/A   ; None              ; 12.233 ns       ; OUT0  ; LOD_SA  ;
; N/A   ; None              ; 12.151 ns       ; MOV   ; MADD[0] ;
; N/A   ; None              ; 11.773 ns       ; MOV   ; LOD_SB  ;
; N/A   ; None              ; 11.743 ns       ; MOV   ; DL      ;
; N/A   ; None              ; 10.911 ns       ; R1[1] ; XL      ;
; N/A   ; None              ; 10.793 ns       ; R1[1] ; WE      ;
; N/A   ; None              ; 10.576 ns       ; R1[0] ; XL      ;
; N/A   ; None              ; 10.444 ns       ; R1[0] ; WE      ;
; N/A   ; None              ; 10.187 ns       ; R1[1] ; MADD[1] ;
; N/A   ; None              ; 9.852 ns        ; R1[0] ; MADD[1] ;
; N/A   ; None              ; 9.597 ns        ; R2[0] ; F_BUS   ;
; N/A   ; None              ; 9.586 ns        ; R1[1] ; F_BUS   ;
; N/A   ; None              ; 9.304 ns        ; R2[1] ; F_BUS   ;
; N/A   ; None              ; 9.205 ns        ; R1[0] ; F_BUS   ;
; N/A   ; None              ; 8.547 ns        ; R2[0] ; MADD[0] ;
; N/A   ; None              ; 8.536 ns        ; R1[1] ; MADD[0] ;
; N/A   ; None              ; 8.254 ns        ; R2[1] ; MADD[0] ;
; N/A   ; None              ; 8.155 ns        ; R1[0] ; MADD[0] ;
; N/A   ; None              ; 8.139 ns        ; R2[0] ; DL      ;
; N/A   ; None              ; 8.128 ns        ; R1[1] ; DL      ;
; N/A   ; None              ; 7.846 ns        ; R2[1] ; DL      ;
; N/A   ; None              ; 7.747 ns        ; R1[0] ; DL      ;
+-------+-------------------+-----------------+-------+---------+


+-------------------------------------------------------------------------+
; th                                                                      ;
+---------------+-------------+-----------+------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To          ; To Clock ;
+---------------+-------------+-----------+------+-------------+----------+
; N/A           ; None        ; -4.602 ns ; HALT ; LOD_PC~reg0 ; clk      ;
; N/A           ; None        ; -4.803 ns ; JZ   ; LOD_PC~reg0 ; clk      ;
; N/A           ; None        ; -5.052 ns ; NOP  ; LOD_PC~reg0 ; clk      ;
; N/A           ; None        ; -5.112 ns ; JC   ; LOD_PC~reg0 ; clk      ;
; N/A           ; None        ; -5.625 ns ; JMP  ; LOD_PC~reg0 ; clk      ;
+---------------+-------------+-----------+------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jan 05 23:32:48 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off console -c console --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 340.02 MHz between source register "cnt[0]" and destination register "LOD_PC~reg0"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.341 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y2_N7; Fanout = 11; REG Node = 'cnt[0]'
            Info: 2: + IC(0.468 ns) + CELL(0.206 ns) = 0.674 ns; Loc. = LCCOMB_X32_Y2_N30; Fanout = 1; COMB Node = 'LOD_PC~1'
            Info: 3: + IC(0.353 ns) + CELL(0.206 ns) = 1.233 ns; Loc. = LCCOMB_X32_Y2_N24; Fanout = 1; COMB Node = 'LOD_PC~2'
            Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.341 ns; Loc. = LCFF_X32_Y2_N25; Fanout = 2; REG Node = 'LOD_PC~reg0'
            Info: Total cell delay = 0.520 ns ( 38.78 % )
            Info: Total interconnect delay = 0.821 ns ( 61.22 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.876 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.931 ns) + CELL(0.666 ns) = 2.876 ns; Loc. = LCFF_X32_Y2_N25; Fanout = 2; REG Node = 'LOD_PC~reg0'
                Info: Total cell delay = 1.806 ns ( 62.80 % )
                Info: Total interconnect delay = 1.070 ns ( 37.20 % )
            Info: - Longest clock path from clock "clk" to source register is 2.876 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.931 ns) + CELL(0.666 ns) = 2.876 ns; Loc. = LCFF_X32_Y2_N7; Fanout = 11; REG Node = 'cnt[0]'
                Info: Total cell delay = 1.806 ns ( 62.80 % )
                Info: Total interconnect delay = 1.070 ns ( 37.20 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "LOD_PC~reg0" (data pin = "JMP", clock pin = "clk") is 5.891 ns
    Info: + Longest pin to register delay is 8.807 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_44; Fanout = 2; PIN Node = 'JMP'
        Info: 2: + IC(6.826 ns) + CELL(0.319 ns) = 8.140 ns; Loc. = LCCOMB_X32_Y2_N30; Fanout = 1; COMB Node = 'LOD_PC~1'
        Info: 3: + IC(0.353 ns) + CELL(0.206 ns) = 8.699 ns; Loc. = LCCOMB_X32_Y2_N24; Fanout = 1; COMB Node = 'LOD_PC~2'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.807 ns; Loc. = LCFF_X32_Y2_N25; Fanout = 2; REG Node = 'LOD_PC~reg0'
        Info: Total cell delay = 1.628 ns ( 18.49 % )
        Info: Total interconnect delay = 7.179 ns ( 81.51 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.876 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.931 ns) + CELL(0.666 ns) = 2.876 ns; Loc. = LCFF_X32_Y2_N25; Fanout = 2; REG Node = 'LOD_PC~reg0'
        Info: Total cell delay = 1.806 ns ( 62.80 % )
        Info: Total interconnect delay = 1.070 ns ( 37.20 % )
Info: tco from clock "clk" to destination pin "CS" through register "cnt[0]" is 12.922 ns
    Info: + Longest clock path from clock "clk" to source register is 2.876 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.931 ns) + CELL(0.666 ns) = 2.876 ns; Loc. = LCFF_X32_Y2_N7; Fanout = 11; REG Node = 'cnt[0]'
        Info: Total cell delay = 1.806 ns ( 62.80 % )
        Info: Total interconnect delay = 1.070 ns ( 37.20 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 9.742 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y2_N7; Fanout = 11; REG Node = 'cnt[0]'
        Info: 2: + IC(0.498 ns) + CELL(0.537 ns) = 1.035 ns; Loc. = LCCOMB_X32_Y2_N0; Fanout = 3; COMB Node = 'LOD_SA~8'
        Info: 3: + IC(0.382 ns) + CELL(0.589 ns) = 2.006 ns; Loc. = LCCOMB_X32_Y2_N18; Fanout = 1; COMB Node = 'CS~10'
        Info: 4: + IC(0.394 ns) + CELL(0.571 ns) = 2.971 ns; Loc. = LCCOMB_X32_Y2_N20; Fanout = 1; COMB Node = 'CS~11'
        Info: 5: + IC(3.491 ns) + CELL(3.280 ns) = 9.742 ns; Loc. = PIN_47; Fanout = 0; PIN Node = 'CS'
        Info: Total cell delay = 4.977 ns ( 51.09 % )
        Info: Total interconnect delay = 4.765 ns ( 48.91 % )
Info: Longest tpd from source pin "SHL" to destination pin "WE" is 18.565 ns
    Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; PIN Node = 'SHL'
    Info: 2: + IC(6.174 ns) + CELL(0.534 ns) = 7.692 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 5; COMB Node = 'process_1~5'
    Info: 3: + IC(1.496 ns) + CELL(0.206 ns) = 9.394 ns; Loc. = LCCOMB_X32_Y2_N10; Fanout = 2; COMB Node = 'CS~8'
    Info: 4: + IC(0.408 ns) + CELL(0.651 ns) = 10.453 ns; Loc. = LCCOMB_X32_Y2_N14; Fanout = 1; COMB Node = 'WE~5'
    Info: 5: + IC(1.112 ns) + CELL(0.319 ns) = 11.884 ns; Loc. = LCCOMB_X32_Y6_N10; Fanout = 1; COMB Node = 'WE~6'
    Info: 6: + IC(3.605 ns) + CELL(3.076 ns) = 18.565 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'WE'
    Info: Total cell delay = 5.770 ns ( 31.08 % )
    Info: Total interconnect delay = 12.795 ns ( 68.92 % )
Info: th for register "LOD_PC~reg0" (data pin = "HALT", clock pin = "clk") is -4.602 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.876 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.931 ns) + CELL(0.666 ns) = 2.876 ns; Loc. = LCFF_X32_Y2_N25; Fanout = 2; REG Node = 'LOD_PC~reg0'
        Info: Total cell delay = 1.806 ns ( 62.80 % )
        Info: Total interconnect delay = 1.070 ns ( 37.20 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.784 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_115; Fanout = 3; PIN Node = 'HALT'
        Info: 2: + IC(6.057 ns) + CELL(0.624 ns) = 7.676 ns; Loc. = LCCOMB_X32_Y2_N24; Fanout = 1; COMB Node = 'LOD_PC~2'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.784 ns; Loc. = LCFF_X32_Y2_N25; Fanout = 2; REG Node = 'LOD_PC~reg0'
        Info: Total cell delay = 1.727 ns ( 22.19 % )
        Info: Total interconnect delay = 6.057 ns ( 77.81 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 208 megabytes
    Info: Processing ended: Fri Jan 05 23:32:48 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


