// Seed: 3145068563
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    input id_3,
    output wire id_4
);
  assign id_2 = 1;
  type_8 id_5 (
      .id_0(id_4[1'b0]),
      .id_1(id_0),
      .id_2(),
      .id_3(1),
      .id_4((id_3)),
      .id_5(1),
      .id_6(1)
  );
endmodule
