{
    "name": "rocket-chip",
    "folder": "rocket-chip",
    "sim_files": [
        "dependencies/chisel/src/test/resources/chisel3/AnalogBlackBox.v",
        "dependencies/chisel/src/test/resources/chisel3/BlackBoxTest.v",
        "dependencies/chisel/src/test/resources/chisel3/VerilogVendingMachine.v",
        "dependencies/hardfloat/hardfloat/tests/resources/vsrc/emulator.v",
        "src/main/resources/vsrc/TestDriver.v",
        "dependencies/chisel/svsim/src/test/resources/GCD.sv"
    ],
    "files": [
        "src/main/resources/vsrc/AsyncResetReg.v",
        "src/main/resources/vsrc/ClockDivider2.v",
        "src/main/resources/vsrc/ClockDivider3.v",
        "src/main/resources/vsrc/EICG_wrapper.v",
        "src/main/resources/vsrc/RoccBlackBox.v",
        "src/main/resources/vsrc/SimDTM.v",
        "src/main/resources/vsrc/SimJTAG.v",
        "src/main/resources/vsrc/debug_rob.v",
        "src/main/resources/vsrc/plusarg_reader.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/chipsalliance/rocket-chip",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "AnalogReaderBlackBox",
            "file": "dependencies/chisel/src/test/resources/chisel3/AnalogBlackBox.v"
        },
        {
            "module": "module",
            "file": "dependencies/chisel/src/test/resources/chisel3/AnalogBlackBox.v"
        },
        {
            "module": "module",
            "file": "dependencies/chisel/src/test/resources/chisel3/AnalogBlackBox.v"
        },
        {
            "module": "BlackBoxInverter",
            "file": "dependencies/chisel/src/test/resources/chisel3/BlackBoxTest.v"
        },
        {
            "module": "module",
            "file": "dependencies/chisel/src/test/resources/chisel3/BlackBoxTest.v"
        },
        {
            "module": "module",
            "file": "dependencies/chisel/src/test/resources/chisel3/BlackBoxTest.v"
        },
        {
            "module": "module",
            "file": "dependencies/chisel/src/test/resources/chisel3/BlackBoxTest.v"
        },
        {
            "module": "module",
            "file": "dependencies/chisel/src/test/resources/chisel3/BlackBoxTest.v"
        },
        {
            "module": "module",
            "file": "dependencies/chisel/src/test/resources/chisel3/BlackBoxTest.v"
        },
        {
            "module": "module",
            "file": "dependencies/chisel/src/test/resources/chisel3/BlackBoxTest.v"
        },
        {
            "module": "module",
            "file": "dependencies/chisel/src/test/resources/chisel3/BlackBoxTest.v"
        },
        {
            "module": "module",
            "file": "dependencies/chisel/src/test/resources/chisel3/BlackBoxTest.v"
        },
        {
            "module": "VerilogVendingMachine",
            "file": "dependencies/chisel/src/test/resources/chisel3/VerilogVendingMachine.v"
        },
        {
            "module": "hardfloatTestHarness",
            "file": "dependencies/hardfloat/hardfloat/tests/resources/vsrc/emulator.v"
        },
        {
            "module": "AsyncResetReg",
            "file": "src/main/resources/vsrc/AsyncResetReg.v"
        },
        {
            "module": "ClockDivider2",
            "file": "src/main/resources/vsrc/ClockDivider2.v"
        },
        {
            "module": "ClockDivider3",
            "file": "src/main/resources/vsrc/ClockDivider3.v"
        },
        {
            "module": "EICG_wrapper",
            "file": "src/main/resources/vsrc/EICG_wrapper.v"
        },
        {
            "module": "RoccBlackBox",
            "file": "src/main/resources/vsrc/RoccBlackBox.v"
        },
        {
            "module": "SimDTM",
            "file": "src/main/resources/vsrc/SimDTM.v"
        },
        {
            "module": "SimJTAG",
            "file": "src/main/resources/vsrc/SimJTAG.v"
        },
        {
            "module": "TestDriver",
            "file": "src/main/resources/vsrc/TestDriver.v"
        },
        {
            "module": "DebugROBPushTrace",
            "file": "src/main/resources/vsrc/debug_rob.v"
        },
        {
            "module": "DebugROBPushWb",
            "file": "src/main/resources/vsrc/debug_rob.v"
        },
        {
            "module": "DebugROBPopTrace",
            "file": "src/main/resources/vsrc/debug_rob.v"
        },
        {
            "module": "plusarg_reader",
            "file": "src/main/resources/vsrc/plusarg_reader.v"
        },
        {
            "module": "GCD",
            "file": "dependencies/chisel/svsim/src/test/resources/GCD.sv"
        }
    ],
    "module_graph": {
        "AnalogReaderBlackBox": [],
        "module": [
            "AnalogReaderBlackBox",
            "AnalogReaderBlackBox",
            "BlackBoxInverter",
            "BlackBoxInverter",
            "BlackBoxInverter",
            "BlackBoxInverter",
            "BlackBoxInverter",
            "VerilogVendingMachine",
            "AsyncResetReg",
            "ClockDivider2",
            "ClockDivider3",
            "EICG_wrapper",
            "SimDTM",
            "DebugROBPushTrace",
            "DebugROBPushTrace",
            "DebugROBPushTrace",
            "GCD"
        ],
        "BlackBoxInverter": [],
        "VerilogVendingMachine": [],
        "hardfloatTestHarness": [],
        "AsyncResetReg": [],
        "ClockDivider2": [],
        "ClockDivider3": [],
        "EICG_wrapper": [],
        "RoccBlackBox": [],
        "SimDTM": [],
        "SimJTAG": [],
        "TestDriver": [],
        "DebugROBPushTrace": [],
        "DebugROBPushWb": [],
        "DebugROBPopTrace": [],
        "plusarg_reader": [],
        "GCD": []
    },
    "module_graph_inverse": {
        "AnalogReaderBlackBox": [
            "module",
            "module"
        ],
        "module": [],
        "BlackBoxInverter": [
            "module",
            "module",
            "module",
            "module",
            "module"
        ],
        "VerilogVendingMachine": [
            "module"
        ],
        "hardfloatTestHarness": [],
        "AsyncResetReg": [
            "module"
        ],
        "ClockDivider2": [
            "module"
        ],
        "ClockDivider3": [
            "module"
        ],
        "EICG_wrapper": [
            "module"
        ],
        "RoccBlackBox": [],
        "SimDTM": [
            "module"
        ],
        "SimJTAG": [],
        "TestDriver": [],
        "DebugROBPushTrace": [
            "module",
            "module",
            "module"
        ],
        "DebugROBPushWb": [],
        "DebugROBPopTrace": [],
        "plusarg_reader": [],
        "GCD": [
            "module"
        ]
    },
    "non_tb_files": [
        "src/main/resources/vsrc/AsyncResetReg.v",
        "src/main/resources/vsrc/ClockDivider2.v",
        "src/main/resources/vsrc/ClockDivider3.v",
        "src/main/resources/vsrc/EICG_wrapper.v",
        "src/main/resources/vsrc/RoccBlackBox.v",
        "src/main/resources/vsrc/SimDTM.v",
        "src/main/resources/vsrc/SimJTAG.v",
        "src/main/resources/vsrc/debug_rob.v",
        "src/main/resources/vsrc/plusarg_reader.v"
    ]
}