
stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000044f8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c4  08004604  08004604  00005604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080047c8  080047c8  00006060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080047c8  080047c8  00006060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080047c8  080047c8  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080047c8  080047c8  000057c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080047cc  080047cc  000057cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080047d0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000034c  20000060  08004830  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003ac  08004830  000063ac  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f552  00000000  00000000  00006089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025c1  00000000  00000000  000155db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001010  00000000  00000000  00017ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c98  00000000  00000000  00018bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018bfd  00000000  00000000  00019848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014ac0  00000000  00000000  00032445  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d458  00000000  00000000  00046f05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d435d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047a0  00000000  00000000  000d43a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  000d8b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000060 	.word	0x20000060
 8000128:	00000000 	.word	0x00000000
 800012c:	080045ec 	.word	0x080045ec

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000064 	.word	0x20000064
 8000148:	080045ec 	.word	0x080045ec

0800014c <button_init>:
static uint8_t button_long_press_flag[NUM_BUTTONS] = {0};

/**
 * @brief Initialize button module
 */
void button_init(void) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
    uint8_t i;
    for (i = 0; i < NUM_BUTTONS; i++) {
 8000152:	2300      	movs	r3, #0
 8000154:	71fb      	strb	r3, [r7, #7]
 8000156:	e01f      	b.n	8000198 <button_init+0x4c>
        button_current[i] = BUTTON_RELEASED;
 8000158:	79fb      	ldrb	r3, [r7, #7]
 800015a:	4a14      	ldr	r2, [pc, #80]	@ (80001ac <button_init+0x60>)
 800015c:	2100      	movs	r1, #0
 800015e:	54d1      	strb	r1, [r2, r3]
        button_last[i] = BUTTON_RELEASED;
 8000160:	79fb      	ldrb	r3, [r7, #7]
 8000162:	4a13      	ldr	r2, [pc, #76]	@ (80001b0 <button_init+0x64>)
 8000164:	2100      	movs	r1, #0
 8000166:	54d1      	strb	r1, [r2, r3]
        button_stable[i] = BUTTON_RELEASED;
 8000168:	79fb      	ldrb	r3, [r7, #7]
 800016a:	4a12      	ldr	r2, [pc, #72]	@ (80001b4 <button_init+0x68>)
 800016c:	2100      	movs	r1, #0
 800016e:	54d1      	strb	r1, [r2, r3]
        button_debounce_counter[i] = 0;
 8000170:	79fb      	ldrb	r3, [r7, #7]
 8000172:	4a11      	ldr	r2, [pc, #68]	@ (80001b8 <button_init+0x6c>)
 8000174:	2100      	movs	r1, #0
 8000176:	54d1      	strb	r1, [r2, r3]
        button_flag[i] = 0;
 8000178:	79fb      	ldrb	r3, [r7, #7]
 800017a:	4a10      	ldr	r2, [pc, #64]	@ (80001bc <button_init+0x70>)
 800017c:	2100      	movs	r1, #0
 800017e:	54d1      	strb	r1, [r2, r3]
        button_long_press_counter[i] = 0;
 8000180:	79fb      	ldrb	r3, [r7, #7]
 8000182:	4a0f      	ldr	r2, [pc, #60]	@ (80001c0 <button_init+0x74>)
 8000184:	2100      	movs	r1, #0
 8000186:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        button_long_press_flag[i] = 0;
 800018a:	79fb      	ldrb	r3, [r7, #7]
 800018c:	4a0d      	ldr	r2, [pc, #52]	@ (80001c4 <button_init+0x78>)
 800018e:	2100      	movs	r1, #0
 8000190:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < NUM_BUTTONS; i++) {
 8000192:	79fb      	ldrb	r3, [r7, #7]
 8000194:	3301      	adds	r3, #1
 8000196:	71fb      	strb	r3, [r7, #7]
 8000198:	79fb      	ldrb	r3, [r7, #7]
 800019a:	2b03      	cmp	r3, #3
 800019c:	d9dc      	bls.n	8000158 <button_init+0xc>
    }
}
 800019e:	bf00      	nop
 80001a0:	bf00      	nop
 80001a2:	370c      	adds	r7, #12
 80001a4:	46bd      	mov	sp, r7
 80001a6:	bc80      	pop	{r7}
 80001a8:	4770      	bx	lr
 80001aa:	bf00      	nop
 80001ac:	2000007c 	.word	0x2000007c
 80001b0:	20000080 	.word	0x20000080
 80001b4:	20000084 	.word	0x20000084
 80001b8:	20000088 	.word	0x20000088
 80001bc:	2000008c 	.word	0x2000008c
 80001c0:	20000090 	.word	0x20000090
 80001c4:	20000098 	.word	0x20000098

080001c8 <read_button_gpio>:
/**
 * @brief Read button state from GPIO
 * @param index: Button index
 * @return GPIO state (inverted for pull-up buttons)
 */
static uint8_t read_button_gpio(uint8_t index) {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b084      	sub	sp, #16
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
    GPIO_PinState state;
    
    switch(index) {
 80001d2:	79fb      	ldrb	r3, [r7, #7]
 80001d4:	2b03      	cmp	r3, #3
 80001d6:	d827      	bhi.n	8000228 <read_button_gpio+0x60>
 80001d8:	a201      	add	r2, pc, #4	@ (adr r2, 80001e0 <read_button_gpio+0x18>)
 80001da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001de:	bf00      	nop
 80001e0:	080001f1 	.word	0x080001f1
 80001e4:	080001ff 	.word	0x080001ff
 80001e8:	0800020d 	.word	0x0800020d
 80001ec:	0800021b 	.word	0x0800021b
        case BUTTON_1_MOD1:
            state = HAL_GPIO_ReadPin(Button_1_GPIO_Port, Button_1_Pin);
 80001f0:	2101      	movs	r1, #1
 80001f2:	4813      	ldr	r0, [pc, #76]	@ (8000240 <read_button_gpio+0x78>)
 80001f4:	f001 ff7c 	bl	80020f0 <HAL_GPIO_ReadPin>
 80001f8:	4603      	mov	r3, r0
 80001fa:	73fb      	strb	r3, [r7, #15]
            break;
 80001fc:	e016      	b.n	800022c <read_button_gpio+0x64>
        case BUTTON_2_MOD1:
            state = HAL_GPIO_ReadPin(Button_2_GPIO_Port, Button_2_Pin);
 80001fe:	2102      	movs	r1, #2
 8000200:	480f      	ldr	r0, [pc, #60]	@ (8000240 <read_button_gpio+0x78>)
 8000202:	f001 ff75 	bl	80020f0 <HAL_GPIO_ReadPin>
 8000206:	4603      	mov	r3, r0
 8000208:	73fb      	strb	r3, [r7, #15]
            break;
 800020a:	e00f      	b.n	800022c <read_button_gpio+0x64>
        case BUTTON_1_MOD2:
            state = HAL_GPIO_ReadPin(Button_3_GPIO_Port, Button_3_Pin);
 800020c:	2110      	movs	r1, #16
 800020e:	480c      	ldr	r0, [pc, #48]	@ (8000240 <read_button_gpio+0x78>)
 8000210:	f001 ff6e 	bl	80020f0 <HAL_GPIO_ReadPin>
 8000214:	4603      	mov	r3, r0
 8000216:	73fb      	strb	r3, [r7, #15]
            break;
 8000218:	e008      	b.n	800022c <read_button_gpio+0x64>
        case BUTTON_2_MOD2:
            state = HAL_GPIO_ReadPin(Button_4_GPIO_Port, Button_4_Pin);
 800021a:	2101      	movs	r1, #1
 800021c:	4809      	ldr	r0, [pc, #36]	@ (8000244 <read_button_gpio+0x7c>)
 800021e:	f001 ff67 	bl	80020f0 <HAL_GPIO_ReadPin>
 8000222:	4603      	mov	r3, r0
 8000224:	73fb      	strb	r3, [r7, #15]
            break;
 8000226:	e001      	b.n	800022c <read_button_gpio+0x64>
        default:
            return BUTTON_RELEASED;
 8000228:	2300      	movs	r3, #0
 800022a:	e005      	b.n	8000238 <read_button_gpio+0x70>
    }
    
    // Invert for pull-up buttons (pressed = LOW)
    return (state == GPIO_PIN_RESET) ? BUTTON_PRESSED : BUTTON_RELEASED;
 800022c:	7bfb      	ldrb	r3, [r7, #15]
 800022e:	2b00      	cmp	r3, #0
 8000230:	bf0c      	ite	eq
 8000232:	2301      	moveq	r3, #1
 8000234:	2300      	movne	r3, #0
 8000236:	b2db      	uxtb	r3, r3
}
 8000238:	4618      	mov	r0, r3
 800023a:	3710      	adds	r7, #16
 800023c:	46bd      	mov	sp, r7
 800023e:	bd80      	pop	{r7, pc}
 8000240:	40010800 	.word	0x40010800
 8000244:	40010c00 	.word	0x40010c00

08000248 <button_reading>:

/**
 * @brief Read and debounce all buttons - called from timer ISR every 10ms
 */
void button_reading(void) {
 8000248:	b590      	push	{r4, r7, lr}
 800024a:	b083      	sub	sp, #12
 800024c:	af00      	add	r7, sp, #0
    uint8_t i;
    
    for (i = 0; i < NUM_BUTTONS; i++) {
 800024e:	2300      	movs	r3, #0
 8000250:	71fb      	strb	r3, [r7, #7]
 8000252:	e071      	b.n	8000338 <button_reading+0xf0>
        // Read current button state
        button_current[i] = read_button_gpio(i);
 8000254:	79fc      	ldrb	r4, [r7, #7]
 8000256:	79fb      	ldrb	r3, [r7, #7]
 8000258:	4618      	mov	r0, r3
 800025a:	f7ff ffb5 	bl	80001c8 <read_button_gpio>
 800025e:	4603      	mov	r3, r0
 8000260:	461a      	mov	r2, r3
 8000262:	4b39      	ldr	r3, [pc, #228]	@ (8000348 <button_reading+0x100>)
 8000264:	551a      	strb	r2, [r3, r4]
        
        // Debouncing logic
        if (button_current[i] == button_last[i]) {
 8000266:	79fb      	ldrb	r3, [r7, #7]
 8000268:	4a37      	ldr	r2, [pc, #220]	@ (8000348 <button_reading+0x100>)
 800026a:	5cd2      	ldrb	r2, [r2, r3]
 800026c:	79fb      	ldrb	r3, [r7, #7]
 800026e:	4937      	ldr	r1, [pc, #220]	@ (800034c <button_reading+0x104>)
 8000270:	5ccb      	ldrb	r3, [r1, r3]
 8000272:	429a      	cmp	r2, r3
 8000274:	d153      	bne.n	800031e <button_reading+0xd6>
            button_debounce_counter[i]++;
 8000276:	79fb      	ldrb	r3, [r7, #7]
 8000278:	4a35      	ldr	r2, [pc, #212]	@ (8000350 <button_reading+0x108>)
 800027a:	5cd2      	ldrb	r2, [r2, r3]
 800027c:	3201      	adds	r2, #1
 800027e:	b2d1      	uxtb	r1, r2
 8000280:	4a33      	ldr	r2, [pc, #204]	@ (8000350 <button_reading+0x108>)
 8000282:	54d1      	strb	r1, [r2, r3]
            
            if (button_debounce_counter[i] >= DEBOUNCE_TIME) {
 8000284:	79fb      	ldrb	r3, [r7, #7]
 8000286:	4a32      	ldr	r2, [pc, #200]	@ (8000350 <button_reading+0x108>)
 8000288:	5cd3      	ldrb	r3, [r2, r3]
 800028a:	2b04      	cmp	r3, #4
 800028c:	d94b      	bls.n	8000326 <button_reading+0xde>
                // Stable state detected
                button_debounce_counter[i] = DEBOUNCE_TIME;
 800028e:	79fb      	ldrb	r3, [r7, #7]
 8000290:	4a2f      	ldr	r2, [pc, #188]	@ (8000350 <button_reading+0x108>)
 8000292:	2105      	movs	r1, #5
 8000294:	54d1      	strb	r1, [r2, r3]
                
                // Check for state change
                if (button_current[i] != button_stable[i]) {
 8000296:	79fb      	ldrb	r3, [r7, #7]
 8000298:	4a2b      	ldr	r2, [pc, #172]	@ (8000348 <button_reading+0x100>)
 800029a:	5cd2      	ldrb	r2, [r2, r3]
 800029c:	79fb      	ldrb	r3, [r7, #7]
 800029e:	492d      	ldr	r1, [pc, #180]	@ (8000354 <button_reading+0x10c>)
 80002a0:	5ccb      	ldrb	r3, [r1, r3]
 80002a2:	429a      	cmp	r2, r3
 80002a4:	d013      	beq.n	80002ce <button_reading+0x86>
                    button_stable[i] = button_current[i];
 80002a6:	79fa      	ldrb	r2, [r7, #7]
 80002a8:	79fb      	ldrb	r3, [r7, #7]
 80002aa:	4927      	ldr	r1, [pc, #156]	@ (8000348 <button_reading+0x100>)
 80002ac:	5c89      	ldrb	r1, [r1, r2]
 80002ae:	4a29      	ldr	r2, [pc, #164]	@ (8000354 <button_reading+0x10c>)
 80002b0:	54d1      	strb	r1, [r2, r3]
                    
                    // Rising edge (Pressed) detection
                    if (button_stable[i] == BUTTON_PRESSED) {
 80002b2:	79fb      	ldrb	r3, [r7, #7]
 80002b4:	4a27      	ldr	r2, [pc, #156]	@ (8000354 <button_reading+0x10c>)
 80002b6:	5cd3      	ldrb	r3, [r2, r3]
 80002b8:	2b01      	cmp	r3, #1
 80002ba:	d108      	bne.n	80002ce <button_reading+0x86>
                        button_flag[i] = 1;
 80002bc:	79fb      	ldrb	r3, [r7, #7]
 80002be:	4a26      	ldr	r2, [pc, #152]	@ (8000358 <button_reading+0x110>)
 80002c0:	2101      	movs	r1, #1
 80002c2:	54d1      	strb	r1, [r2, r3]
                        button_long_press_counter[i] = 0;
 80002c4:	79fb      	ldrb	r3, [r7, #7]
 80002c6:	4a25      	ldr	r2, [pc, #148]	@ (800035c <button_reading+0x114>)
 80002c8:	2100      	movs	r1, #0
 80002ca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                    }
                }
                
                // Long press logic
                if (button_stable[i] == BUTTON_PRESSED) {
 80002ce:	79fb      	ldrb	r3, [r7, #7]
 80002d0:	4a20      	ldr	r2, [pc, #128]	@ (8000354 <button_reading+0x10c>)
 80002d2:	5cd3      	ldrb	r3, [r2, r3]
 80002d4:	2b01      	cmp	r3, #1
 80002d6:	d118      	bne.n	800030a <button_reading+0xc2>
                    button_long_press_counter[i]++;
 80002d8:	79fb      	ldrb	r3, [r7, #7]
 80002da:	4a20      	ldr	r2, [pc, #128]	@ (800035c <button_reading+0x114>)
 80002dc:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80002e0:	3201      	adds	r2, #1
 80002e2:	b291      	uxth	r1, r2
 80002e4:	4a1d      	ldr	r2, [pc, #116]	@ (800035c <button_reading+0x114>)
 80002e6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                    if (button_long_press_counter[i] >= 100 && !button_long_press_flag[i]) {
 80002ea:	79fb      	ldrb	r3, [r7, #7]
 80002ec:	4a1b      	ldr	r2, [pc, #108]	@ (800035c <button_reading+0x114>)
 80002ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80002f2:	2b63      	cmp	r3, #99	@ 0x63
 80002f4:	d917      	bls.n	8000326 <button_reading+0xde>
 80002f6:	79fb      	ldrb	r3, [r7, #7]
 80002f8:	4a19      	ldr	r2, [pc, #100]	@ (8000360 <button_reading+0x118>)
 80002fa:	5cd3      	ldrb	r3, [r2, r3]
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d112      	bne.n	8000326 <button_reading+0xde>
                        // Long press detected (1 second)
                        button_long_press_flag[i] = 1;
 8000300:	79fb      	ldrb	r3, [r7, #7]
 8000302:	4a17      	ldr	r2, [pc, #92]	@ (8000360 <button_reading+0x118>)
 8000304:	2101      	movs	r1, #1
 8000306:	54d1      	strb	r1, [r2, r3]
 8000308:	e00d      	b.n	8000326 <button_reading+0xde>
                    }
                } else {
                    button_long_press_counter[i] = 0;
 800030a:	79fb      	ldrb	r3, [r7, #7]
 800030c:	4a13      	ldr	r2, [pc, #76]	@ (800035c <button_reading+0x114>)
 800030e:	2100      	movs	r1, #0
 8000310:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                    button_long_press_flag[i] = 0;
 8000314:	79fb      	ldrb	r3, [r7, #7]
 8000316:	4a12      	ldr	r2, [pc, #72]	@ (8000360 <button_reading+0x118>)
 8000318:	2100      	movs	r1, #0
 800031a:	54d1      	strb	r1, [r2, r3]
 800031c:	e003      	b.n	8000326 <button_reading+0xde>
                }
            }
        } else {
            // State changed, reset counter
            button_debounce_counter[i] = 0;
 800031e:	79fb      	ldrb	r3, [r7, #7]
 8000320:	4a0b      	ldr	r2, [pc, #44]	@ (8000350 <button_reading+0x108>)
 8000322:	2100      	movs	r1, #0
 8000324:	54d1      	strb	r1, [r2, r3]
        }
        
        button_last[i] = button_current[i];
 8000326:	79fa      	ldrb	r2, [r7, #7]
 8000328:	79fb      	ldrb	r3, [r7, #7]
 800032a:	4907      	ldr	r1, [pc, #28]	@ (8000348 <button_reading+0x100>)
 800032c:	5c89      	ldrb	r1, [r1, r2]
 800032e:	4a07      	ldr	r2, [pc, #28]	@ (800034c <button_reading+0x104>)
 8000330:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < NUM_BUTTONS; i++) {
 8000332:	79fb      	ldrb	r3, [r7, #7]
 8000334:	3301      	adds	r3, #1
 8000336:	71fb      	strb	r3, [r7, #7]
 8000338:	79fb      	ldrb	r3, [r7, #7]
 800033a:	2b03      	cmp	r3, #3
 800033c:	d98a      	bls.n	8000254 <button_reading+0xc>
    }
}
 800033e:	bf00      	nop
 8000340:	bf00      	nop
 8000342:	370c      	adds	r7, #12
 8000344:	46bd      	mov	sp, r7
 8000346:	bd90      	pop	{r4, r7, pc}
 8000348:	2000007c 	.word	0x2000007c
 800034c:	20000080 	.word	0x20000080
 8000350:	20000088 	.word	0x20000088
 8000354:	20000084 	.word	0x20000084
 8000358:	2000008c 	.word	0x2000008c
 800035c:	20000090 	.word	0x20000090
 8000360:	20000098 	.word	0x20000098

08000364 <is_button_pressed>:
/**
 * @brief Check if button was pressed (one-shot, clears flag after read)
 * @param index: Button index
 * @return 1 if button was pressed, 0 otherwise
 */
uint8_t is_button_pressed(uint8_t index) {
 8000364:	b480      	push	{r7}
 8000366:	b083      	sub	sp, #12
 8000368:	af00      	add	r7, sp, #0
 800036a:	4603      	mov	r3, r0
 800036c:	71fb      	strb	r3, [r7, #7]
    if (index >= NUM_BUTTONS) return 0;
 800036e:	79fb      	ldrb	r3, [r7, #7]
 8000370:	2b03      	cmp	r3, #3
 8000372:	d901      	bls.n	8000378 <is_button_pressed+0x14>
 8000374:	2300      	movs	r3, #0
 8000376:	e00b      	b.n	8000390 <is_button_pressed+0x2c>
    
    if (button_flag[index] == 1) {
 8000378:	79fb      	ldrb	r3, [r7, #7]
 800037a:	4a08      	ldr	r2, [pc, #32]	@ (800039c <is_button_pressed+0x38>)
 800037c:	5cd3      	ldrb	r3, [r2, r3]
 800037e:	2b01      	cmp	r3, #1
 8000380:	d105      	bne.n	800038e <is_button_pressed+0x2a>
        button_flag[index] = 0;  // Clear flag
 8000382:	79fb      	ldrb	r3, [r7, #7]
 8000384:	4a05      	ldr	r2, [pc, #20]	@ (800039c <is_button_pressed+0x38>)
 8000386:	2100      	movs	r1, #0
 8000388:	54d1      	strb	r1, [r2, r3]
        return 1;
 800038a:	2301      	movs	r3, #1
 800038c:	e000      	b.n	8000390 <is_button_pressed+0x2c>
    }
    return 0;
 800038e:	2300      	movs	r3, #0
}
 8000390:	4618      	mov	r0, r3
 8000392:	370c      	adds	r7, #12
 8000394:	46bd      	mov	sp, r7
 8000396:	bc80      	pop	{r7}
 8000398:	4770      	bx	lr
 800039a:	bf00      	nop
 800039c:	2000008c 	.word	0x2000008c

080003a0 <fsm_init>:
static uint8_t lcd_update_flag = 0;

/**
 * @brief Initialize FSM
 */
void fsm_init(void) {
 80003a0:	b480      	push	{r7}
 80003a2:	af00      	add	r7, sp, #0
    currentState = STATE_INIT;
 80003a4:	4b04      	ldr	r3, [pc, #16]	@ (80003b8 <fsm_init+0x18>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	701a      	strb	r2, [r3, #0]
    lcd_update_flag = 1;
 80003aa:	4b04      	ldr	r3, [pc, #16]	@ (80003bc <fsm_init+0x1c>)
 80003ac:	2201      	movs	r2, #1
 80003ae:	701a      	strb	r2, [r3, #0]
}
 80003b0:	bf00      	nop
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bc80      	pop	{r7}
 80003b6:	4770      	bx	lr
 80003b8:	2000009d 	.word	0x2000009d
 80003bc:	2000009c 	.word	0x2000009c

080003c0 <check_balance>:

/**
 * @brief Check if durations are balanced (R == Y + G)
 */
static uint8_t check_balance(void) {
 80003c0:	b480      	push	{r7}
 80003c2:	af00      	add	r7, sp, #0
    return (redDuration == (yellowDuration + greenDuration));
 80003c4:	4b08      	ldr	r3, [pc, #32]	@ (80003e8 <check_balance+0x28>)
 80003c6:	781b      	ldrb	r3, [r3, #0]
 80003c8:	461a      	mov	r2, r3
 80003ca:	4b08      	ldr	r3, [pc, #32]	@ (80003ec <check_balance+0x2c>)
 80003cc:	781b      	ldrb	r3, [r3, #0]
 80003ce:	4619      	mov	r1, r3
 80003d0:	4b07      	ldr	r3, [pc, #28]	@ (80003f0 <check_balance+0x30>)
 80003d2:	781b      	ldrb	r3, [r3, #0]
 80003d4:	440b      	add	r3, r1
 80003d6:	429a      	cmp	r2, r3
 80003d8:	bf0c      	ite	eq
 80003da:	2301      	moveq	r3, #1
 80003dc:	2300      	movne	r3, #0
 80003de:	b2db      	uxtb	r3, r3
}
 80003e0:	4618      	mov	r0, r3
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bc80      	pop	{r7}
 80003e6:	4770      	bx	lr
 80003e8:	20000000 	.word	0x20000000
 80003ec:	20000001 	.word	0x20000001
 80003f0:	20000002 	.word	0x20000002

080003f4 <fsm_lcd_update>:

/**
 * @brief Update LCD display based on current state
 */
void fsm_lcd_update(void) {
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b08c      	sub	sp, #48	@ 0x30
 80003f8:	af02      	add	r7, sp, #8
    if (!lcd_update_flag) return;
 80003fa:	4b93      	ldr	r3, [pc, #588]	@ (8000648 <fsm_lcd_update+0x254>)
 80003fc:	781b      	ldrb	r3, [r3, #0]
 80003fe:	2b00      	cmp	r3, #0
 8000400:	f000 811e 	beq.w	8000640 <fsm_lcd_update+0x24c>
    lcd_update_flag = 0;
 8000404:	4b90      	ldr	r3, [pc, #576]	@ (8000648 <fsm_lcd_update+0x254>)
 8000406:	2200      	movs	r2, #0
 8000408:	701a      	strb	r2, [r3, #0]
    
    char line1[20] = {0};
 800040a:	f107 0314 	add.w	r3, r7, #20
 800040e:	2200      	movs	r2, #0
 8000410:	601a      	str	r2, [r3, #0]
 8000412:	605a      	str	r2, [r3, #4]
 8000414:	609a      	str	r2, [r3, #8]
 8000416:	60da      	str	r2, [r3, #12]
 8000418:	611a      	str	r2, [r3, #16]
    char line2[20] = {0};
 800041a:	463b      	mov	r3, r7
 800041c:	2200      	movs	r2, #0
 800041e:	601a      	str	r2, [r3, #0]
 8000420:	605a      	str	r2, [r3, #4]
 8000422:	609a      	str	r2, [r3, #8]
 8000424:	60da      	str	r2, [r3, #12]
 8000426:	611a      	str	r2, [r3, #16]
    
    switch(currentState) {
 8000428:	4b88      	ldr	r3, [pc, #544]	@ (800064c <fsm_lcd_update+0x258>)
 800042a:	781b      	ldrb	r3, [r3, #0]
 800042c:	2b07      	cmp	r3, #7
 800042e:	f200 80ff 	bhi.w	8000630 <fsm_lcd_update+0x23c>
 8000432:	a201      	add	r2, pc, #4	@ (adr r2, 8000438 <fsm_lcd_update+0x44>)
 8000434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000438:	08000459 	.word	0x08000459
 800043c:	08000471 	.word	0x08000471
 8000440:	08000555 	.word	0x08000555
 8000444:	0800057f 	.word	0x0800057f
 8000448:	080005a9 	.word	0x080005a9
 800044c:	080005d3 	.word	0x080005d3
 8000450:	080005ff 	.word	0x080005ff
 8000454:	08000617 	.word	0x08000617
        case STATE_INIT:
            sprintf(line1, "  HCMUT PROJECT  ");
 8000458:	f107 0314 	add.w	r3, r7, #20
 800045c:	497c      	ldr	r1, [pc, #496]	@ (8000650 <fsm_lcd_update+0x25c>)
 800045e:	4618      	mov	r0, r3
 8000460:	f003 fc14 	bl	8003c8c <siprintf>
            sprintf(line2, "TRAFFIC LIGHT  ");
 8000464:	463b      	mov	r3, r7
 8000466:	497b      	ldr	r1, [pc, #492]	@ (8000654 <fsm_lcd_update+0x260>)
 8000468:	4618      	mov	r0, r3
 800046a:	f003 fc0f 	bl	8003c8c <siprintf>
            break;
 800046e:	e0df      	b.n	8000630 <fsm_lcd_update+0x23c>
            
        case STATE_AUTO_NORM:
            if (isBalanced) {
 8000470:	4b79      	ldr	r3, [pc, #484]	@ (8000658 <fsm_lcd_update+0x264>)
 8000472:	781b      	ldrb	r3, [r3, #0]
 8000474:	2b00      	cmp	r3, #0
 8000476:	d057      	beq.n	8000528 <fsm_lcd_update+0x134>
                // Display countdown for both directions based on current phase
                switch(currentPhase) {
 8000478:	4b78      	ldr	r3, [pc, #480]	@ (800065c <fsm_lcd_update+0x268>)
 800047a:	781b      	ldrb	r3, [r3, #0]
 800047c:	2b03      	cmp	r3, #3
 800047e:	f200 80d6 	bhi.w	800062e <fsm_lcd_update+0x23a>
 8000482:	a201      	add	r2, pc, #4	@ (adr r2, 8000488 <fsm_lcd_update+0x94>)
 8000484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000488:	08000499 	.word	0x08000499
 800048c:	080004bd 	.word	0x080004bd
 8000490:	080004e1 	.word	0x080004e1
 8000494:	08000505 	.word	0x08000505
                    case PHASE_NS_GREEN_EW_RED:
                        sprintf(line1, "  R:--  Y:--  G:%02d", nsCountdown);
 8000498:	4b71      	ldr	r3, [pc, #452]	@ (8000660 <fsm_lcd_update+0x26c>)
 800049a:	781b      	ldrb	r3, [r3, #0]
 800049c:	461a      	mov	r2, r3
 800049e:	f107 0314 	add.w	r3, r7, #20
 80004a2:	4970      	ldr	r1, [pc, #448]	@ (8000664 <fsm_lcd_update+0x270>)
 80004a4:	4618      	mov	r0, r3
 80004a6:	f003 fbf1 	bl	8003c8c <siprintf>
                        sprintf(line2, "R:%02d  Y:--  G:--", ewCountdown);
 80004aa:	4b6f      	ldr	r3, [pc, #444]	@ (8000668 <fsm_lcd_update+0x274>)
 80004ac:	781b      	ldrb	r3, [r3, #0]
 80004ae:	461a      	mov	r2, r3
 80004b0:	463b      	mov	r3, r7
 80004b2:	496e      	ldr	r1, [pc, #440]	@ (800066c <fsm_lcd_update+0x278>)
 80004b4:	4618      	mov	r0, r3
 80004b6:	f003 fbe9 	bl	8003c8c <siprintf>
                        break;
 80004ba:	e04a      	b.n	8000552 <fsm_lcd_update+0x15e>
                    case PHASE_NS_YELLOW_EW_RED:
                        sprintf(line1, "  R:--  Y:%02d  G:--", nsCountdown);
 80004bc:	4b68      	ldr	r3, [pc, #416]	@ (8000660 <fsm_lcd_update+0x26c>)
 80004be:	781b      	ldrb	r3, [r3, #0]
 80004c0:	461a      	mov	r2, r3
 80004c2:	f107 0314 	add.w	r3, r7, #20
 80004c6:	496a      	ldr	r1, [pc, #424]	@ (8000670 <fsm_lcd_update+0x27c>)
 80004c8:	4618      	mov	r0, r3
 80004ca:	f003 fbdf 	bl	8003c8c <siprintf>
                        sprintf(line2, "R:%02d  Y:--  G:--", ewCountdown);
 80004ce:	4b66      	ldr	r3, [pc, #408]	@ (8000668 <fsm_lcd_update+0x274>)
 80004d0:	781b      	ldrb	r3, [r3, #0]
 80004d2:	461a      	mov	r2, r3
 80004d4:	463b      	mov	r3, r7
 80004d6:	4965      	ldr	r1, [pc, #404]	@ (800066c <fsm_lcd_update+0x278>)
 80004d8:	4618      	mov	r0, r3
 80004da:	f003 fbd7 	bl	8003c8c <siprintf>
                        break;
 80004de:	e038      	b.n	8000552 <fsm_lcd_update+0x15e>
                    case PHASE_NS_RED_EW_GREEN:
                        sprintf(line1, "  R:%02d  Y:--  G:--", nsCountdown);
 80004e0:	4b5f      	ldr	r3, [pc, #380]	@ (8000660 <fsm_lcd_update+0x26c>)
 80004e2:	781b      	ldrb	r3, [r3, #0]
 80004e4:	461a      	mov	r2, r3
 80004e6:	f107 0314 	add.w	r3, r7, #20
 80004ea:	4962      	ldr	r1, [pc, #392]	@ (8000674 <fsm_lcd_update+0x280>)
 80004ec:	4618      	mov	r0, r3
 80004ee:	f003 fbcd 	bl	8003c8c <siprintf>
                        sprintf(line2, "R:--  Y:--  G:%02d", ewCountdown);
 80004f2:	4b5d      	ldr	r3, [pc, #372]	@ (8000668 <fsm_lcd_update+0x274>)
 80004f4:	781b      	ldrb	r3, [r3, #0]
 80004f6:	461a      	mov	r2, r3
 80004f8:	463b      	mov	r3, r7
 80004fa:	495f      	ldr	r1, [pc, #380]	@ (8000678 <fsm_lcd_update+0x284>)
 80004fc:	4618      	mov	r0, r3
 80004fe:	f003 fbc5 	bl	8003c8c <siprintf>
                        break;
 8000502:	e026      	b.n	8000552 <fsm_lcd_update+0x15e>
                    case PHASE_NS_RED_EW_YELLOW:
                        sprintf(line1, "  R:%02d  Y:--  G:--", nsCountdown);
 8000504:	4b56      	ldr	r3, [pc, #344]	@ (8000660 <fsm_lcd_update+0x26c>)
 8000506:	781b      	ldrb	r3, [r3, #0]
 8000508:	461a      	mov	r2, r3
 800050a:	f107 0314 	add.w	r3, r7, #20
 800050e:	4959      	ldr	r1, [pc, #356]	@ (8000674 <fsm_lcd_update+0x280>)
 8000510:	4618      	mov	r0, r3
 8000512:	f003 fbbb 	bl	8003c8c <siprintf>
                        sprintf(line2, "R:--  Y:%02d  G:--", ewCountdown);
 8000516:	4b54      	ldr	r3, [pc, #336]	@ (8000668 <fsm_lcd_update+0x274>)
 8000518:	781b      	ldrb	r3, [r3, #0]
 800051a:	461a      	mov	r2, r3
 800051c:	463b      	mov	r3, r7
 800051e:	4957      	ldr	r1, [pc, #348]	@ (800067c <fsm_lcd_update+0x288>)
 8000520:	4618      	mov	r0, r3
 8000522:	f003 fbb3 	bl	8003c8c <siprintf>
                        break;
 8000526:	e014      	b.n	8000552 <fsm_lcd_update+0x15e>
                }
            } else {
                sprintf(line1, "  ERR: UNBALANCED");
 8000528:	f107 0314 	add.w	r3, r7, #20
 800052c:	4954      	ldr	r1, [pc, #336]	@ (8000680 <fsm_lcd_update+0x28c>)
 800052e:	4618      	mov	r0, r3
 8000530:	f003 fbac 	bl	8003c8c <siprintf>
                sprintf(line2, "R:%02d  Y:%02d  G:%02d", redDuration, yellowDuration, greenDuration);
 8000534:	4b53      	ldr	r3, [pc, #332]	@ (8000684 <fsm_lcd_update+0x290>)
 8000536:	781b      	ldrb	r3, [r3, #0]
 8000538:	461a      	mov	r2, r3
 800053a:	4b53      	ldr	r3, [pc, #332]	@ (8000688 <fsm_lcd_update+0x294>)
 800053c:	781b      	ldrb	r3, [r3, #0]
 800053e:	4619      	mov	r1, r3
 8000540:	4b52      	ldr	r3, [pc, #328]	@ (800068c <fsm_lcd_update+0x298>)
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	4638      	mov	r0, r7
 8000546:	9300      	str	r3, [sp, #0]
 8000548:	460b      	mov	r3, r1
 800054a:	4951      	ldr	r1, [pc, #324]	@ (8000690 <fsm_lcd_update+0x29c>)
 800054c:	f003 fb9e 	bl	8003c8c <siprintf>
            }
            break;
 8000550:	e06d      	b.n	800062e <fsm_lcd_update+0x23a>
 8000552:	e06c      	b.n	800062e <fsm_lcd_update+0x23a>
            
        case STATE_AUTO_RED:
            sprintf(line1, "  CONFIG RED     ");
 8000554:	f107 0314 	add.w	r3, r7, #20
 8000558:	494e      	ldr	r1, [pc, #312]	@ (8000694 <fsm_lcd_update+0x2a0>)
 800055a:	4618      	mov	r0, r3
 800055c:	f003 fb96 	bl	8003c8c <siprintf>
            sprintf(line2, "R:%02d  Y:%02d  G:%02d", redDuration, yellowDuration, greenDuration);
 8000560:	4b48      	ldr	r3, [pc, #288]	@ (8000684 <fsm_lcd_update+0x290>)
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	461a      	mov	r2, r3
 8000566:	4b48      	ldr	r3, [pc, #288]	@ (8000688 <fsm_lcd_update+0x294>)
 8000568:	781b      	ldrb	r3, [r3, #0]
 800056a:	4619      	mov	r1, r3
 800056c:	4b47      	ldr	r3, [pc, #284]	@ (800068c <fsm_lcd_update+0x298>)
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	4638      	mov	r0, r7
 8000572:	9300      	str	r3, [sp, #0]
 8000574:	460b      	mov	r3, r1
 8000576:	4946      	ldr	r1, [pc, #280]	@ (8000690 <fsm_lcd_update+0x29c>)
 8000578:	f003 fb88 	bl	8003c8c <siprintf>
            break;
 800057c:	e058      	b.n	8000630 <fsm_lcd_update+0x23c>
            
        case STATE_AUTO_YEL:
            sprintf(line1, "  CONFIG YELLOW  ");
 800057e:	f107 0314 	add.w	r3, r7, #20
 8000582:	4945      	ldr	r1, [pc, #276]	@ (8000698 <fsm_lcd_update+0x2a4>)
 8000584:	4618      	mov	r0, r3
 8000586:	f003 fb81 	bl	8003c8c <siprintf>
            sprintf(line2, "R:%02d  Y:%02d  G:%02d", redDuration, yellowDuration, greenDuration);
 800058a:	4b3e      	ldr	r3, [pc, #248]	@ (8000684 <fsm_lcd_update+0x290>)
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	461a      	mov	r2, r3
 8000590:	4b3d      	ldr	r3, [pc, #244]	@ (8000688 <fsm_lcd_update+0x294>)
 8000592:	781b      	ldrb	r3, [r3, #0]
 8000594:	4619      	mov	r1, r3
 8000596:	4b3d      	ldr	r3, [pc, #244]	@ (800068c <fsm_lcd_update+0x298>)
 8000598:	781b      	ldrb	r3, [r3, #0]
 800059a:	4638      	mov	r0, r7
 800059c:	9300      	str	r3, [sp, #0]
 800059e:	460b      	mov	r3, r1
 80005a0:	493b      	ldr	r1, [pc, #236]	@ (8000690 <fsm_lcd_update+0x29c>)
 80005a2:	f003 fb73 	bl	8003c8c <siprintf>
            break;
 80005a6:	e043      	b.n	8000630 <fsm_lcd_update+0x23c>
            
        case STATE_AUTO_GRN:
            sprintf(line1, "  CONFIG GREEN   ");
 80005a8:	f107 0314 	add.w	r3, r7, #20
 80005ac:	493b      	ldr	r1, [pc, #236]	@ (800069c <fsm_lcd_update+0x2a8>)
 80005ae:	4618      	mov	r0, r3
 80005b0:	f003 fb6c 	bl	8003c8c <siprintf>
            sprintf(line2, "R:%02d  Y:%02d  G:%02d", redDuration, yellowDuration, greenDuration);
 80005b4:	4b33      	ldr	r3, [pc, #204]	@ (8000684 <fsm_lcd_update+0x290>)
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	461a      	mov	r2, r3
 80005ba:	4b33      	ldr	r3, [pc, #204]	@ (8000688 <fsm_lcd_update+0x294>)
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	4619      	mov	r1, r3
 80005c0:	4b32      	ldr	r3, [pc, #200]	@ (800068c <fsm_lcd_update+0x298>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	4638      	mov	r0, r7
 80005c6:	9300      	str	r3, [sp, #0]
 80005c8:	460b      	mov	r3, r1
 80005ca:	4931      	ldr	r1, [pc, #196]	@ (8000690 <fsm_lcd_update+0x29c>)
 80005cc:	f003 fb5e 	bl	8003c8c <siprintf>
            break;
 80005d0:	e02e      	b.n	8000630 <fsm_lcd_update+0x23c>
            
        case STATE_MANUAL:
            sprintf(line1, "  OPR: MANUAL    ");
 80005d2:	f107 0314 	add.w	r3, r7, #20
 80005d6:	4932      	ldr	r1, [pc, #200]	@ (80006a0 <fsm_lcd_update+0x2ac>)
 80005d8:	4618      	mov	r0, r3
 80005da:	f003 fb57 	bl	8003c8c <siprintf>
            if (manualSubState == MANUAL_NS_RED_EW_GREEN) {
 80005de:	4b31      	ldr	r3, [pc, #196]	@ (80006a4 <fsm_lcd_update+0x2b0>)
 80005e0:	781b      	ldrb	r3, [r3, #0]
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d105      	bne.n	80005f2 <fsm_lcd_update+0x1fe>
                sprintf(line2, "NS:R  EW:G     ");
 80005e6:	463b      	mov	r3, r7
 80005e8:	492f      	ldr	r1, [pc, #188]	@ (80006a8 <fsm_lcd_update+0x2b4>)
 80005ea:	4618      	mov	r0, r3
 80005ec:	f003 fb4e 	bl	8003c8c <siprintf>
            } else {
                sprintf(line2, "NS:G  EW:R     ");
            }
            break;
 80005f0:	e01e      	b.n	8000630 <fsm_lcd_update+0x23c>
                sprintf(line2, "NS:G  EW:R     ");
 80005f2:	463b      	mov	r3, r7
 80005f4:	492d      	ldr	r1, [pc, #180]	@ (80006ac <fsm_lcd_update+0x2b8>)
 80005f6:	4618      	mov	r0, r3
 80005f8:	f003 fb48 	bl	8003c8c <siprintf>
            break;
 80005fc:	e018      	b.n	8000630 <fsm_lcd_update+0x23c>
            
        case STATE_MANUAL_FLASH_YEL:
            sprintf(line1, "  OPR: MANUAL    ");
 80005fe:	f107 0314 	add.w	r3, r7, #20
 8000602:	4927      	ldr	r1, [pc, #156]	@ (80006a0 <fsm_lcd_update+0x2ac>)
 8000604:	4618      	mov	r0, r3
 8000606:	f003 fb41 	bl	8003c8c <siprintf>
            sprintf(line2, "FLASH YEL      ");
 800060a:	463b      	mov	r3, r7
 800060c:	4928      	ldr	r1, [pc, #160]	@ (80006b0 <fsm_lcd_update+0x2bc>)
 800060e:	4618      	mov	r0, r3
 8000610:	f003 fb3c 	bl	8003c8c <siprintf>
            break;
 8000614:	e00c      	b.n	8000630 <fsm_lcd_update+0x23c>
            
        case STATE_MANUAL_FLASH_RED:
            sprintf(line1, "  OPR: MANUAL    ");
 8000616:	f107 0314 	add.w	r3, r7, #20
 800061a:	4921      	ldr	r1, [pc, #132]	@ (80006a0 <fsm_lcd_update+0x2ac>)
 800061c:	4618      	mov	r0, r3
 800061e:	f003 fb35 	bl	8003c8c <siprintf>
            sprintf(line2, "FLASH RED      ");
 8000622:	463b      	mov	r3, r7
 8000624:	4923      	ldr	r1, [pc, #140]	@ (80006b4 <fsm_lcd_update+0x2c0>)
 8000626:	4618      	mov	r0, r3
 8000628:	f003 fb30 	bl	8003c8c <siprintf>
            break;
 800062c:	e000      	b.n	8000630 <fsm_lcd_update+0x23c>
            break;
 800062e:	bf00      	nop
    }
    
    lcd_display_2lines(line1, line2);
 8000630:	463a      	mov	r2, r7
 8000632:	f107 0314 	add.w	r3, r7, #20
 8000636:	4611      	mov	r1, r2
 8000638:	4618      	mov	r0, r3
 800063a:	f000 fc13 	bl	8000e64 <lcd_display_2lines>
 800063e:	e000      	b.n	8000642 <fsm_lcd_update+0x24e>
    if (!lcd_update_flag) return;
 8000640:	bf00      	nop
}
 8000642:	3728      	adds	r7, #40	@ 0x28
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	2000009c 	.word	0x2000009c
 800064c:	2000009d 	.word	0x2000009d
 8000650:	08004604 	.word	0x08004604
 8000654:	08004618 	.word	0x08004618
 8000658:	20000003 	.word	0x20000003
 800065c:	2000009f 	.word	0x2000009f
 8000660:	200000a0 	.word	0x200000a0
 8000664:	08004628 	.word	0x08004628
 8000668:	200000a1 	.word	0x200000a1
 800066c:	08004640 	.word	0x08004640
 8000670:	08004654 	.word	0x08004654
 8000674:	0800466c 	.word	0x0800466c
 8000678:	08004684 	.word	0x08004684
 800067c:	08004698 	.word	0x08004698
 8000680:	080046ac 	.word	0x080046ac
 8000684:	20000000 	.word	0x20000000
 8000688:	20000001 	.word	0x20000001
 800068c:	20000002 	.word	0x20000002
 8000690:	080046c0 	.word	0x080046c0
 8000694:	080046d8 	.word	0x080046d8
 8000698:	080046ec 	.word	0x080046ec
 800069c:	08004700 	.word	0x08004700
 80006a0:	08004714 	.word	0x08004714
 80006a4:	2000009e 	.word	0x2000009e
 80006a8:	08004728 	.word	0x08004728
 80006ac:	08004738 	.word	0x08004738
 80006b0:	08004748 	.word	0x08004748
 80006b4:	08004758 	.word	0x08004758

080006b8 <fsm_button_scan>:

/**
 * @brief Scan buttons and handle state transitions
 */
void fsm_button_scan(void) {
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
    // BUTTON_1_MOD1: Switch between AUTO and MANUAL modes
    if (is_button_pressed(BUTTON_1_MOD1)) {
 80006bc:	2000      	movs	r0, #0
 80006be:	f7ff fe51 	bl	8000364 <is_button_pressed>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d045      	beq.n	8000754 <fsm_button_scan+0x9c>
        if (currentState == STATE_MANUAL || 
 80006c8:	4b9b      	ldr	r3, [pc, #620]	@ (8000938 <fsm_button_scan+0x280>)
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	2b05      	cmp	r3, #5
 80006ce:	d007      	beq.n	80006e0 <fsm_button_scan+0x28>
            currentState == STATE_MANUAL_FLASH_YEL || 
 80006d0:	4b99      	ldr	r3, [pc, #612]	@ (8000938 <fsm_button_scan+0x280>)
 80006d2:	781b      	ldrb	r3, [r3, #0]
        if (currentState == STATE_MANUAL || 
 80006d4:	2b06      	cmp	r3, #6
 80006d6:	d003      	beq.n	80006e0 <fsm_button_scan+0x28>
            currentState == STATE_MANUAL_FLASH_RED) {
 80006d8:	4b97      	ldr	r3, [pc, #604]	@ (8000938 <fsm_button_scan+0x280>)
 80006da:	781b      	ldrb	r3, [r3, #0]
            currentState == STATE_MANUAL_FLASH_YEL || 
 80006dc:	2b07      	cmp	r3, #7
 80006de:	d12a      	bne.n	8000736 <fsm_button_scan+0x7e>
            // Switch to AUTO mode (NORM with last saved durations)
            currentState = STATE_AUTO_NORM;
 80006e0:	4b95      	ldr	r3, [pc, #596]	@ (8000938 <fsm_button_scan+0x280>)
 80006e2:	2201      	movs	r2, #1
 80006e4:	701a      	strb	r2, [r3, #0]
            manualSubState = MANUAL_NS_RED_EW_GREEN;
 80006e6:	4b95      	ldr	r3, [pc, #596]	@ (800093c <fsm_button_scan+0x284>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	701a      	strb	r2, [r3, #0]
            currentPhase = PHASE_NS_GREEN_EW_RED;
 80006ec:	4b94      	ldr	r3, [pc, #592]	@ (8000940 <fsm_button_scan+0x288>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	701a      	strb	r2, [r3, #0]
            isBalanced = check_balance();
 80006f2:	f7ff fe65 	bl	80003c0 <check_balance>
 80006f6:	4603      	mov	r3, r0
 80006f8:	461a      	mov	r2, r3
 80006fa:	4b92      	ldr	r3, [pc, #584]	@ (8000944 <fsm_button_scan+0x28c>)
 80006fc:	701a      	strb	r2, [r3, #0]
            
            if (isBalanced) {
 80006fe:	4b91      	ldr	r3, [pc, #580]	@ (8000944 <fsm_button_scan+0x28c>)
 8000700:	781b      	ldrb	r3, [r3, #0]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d00e      	beq.n	8000724 <fsm_button_scan+0x6c>
                // Start normal operation
                nsCountdown = greenDuration;
 8000706:	4b90      	ldr	r3, [pc, #576]	@ (8000948 <fsm_button_scan+0x290>)
 8000708:	781a      	ldrb	r2, [r3, #0]
 800070a:	4b90      	ldr	r3, [pc, #576]	@ (800094c <fsm_button_scan+0x294>)
 800070c:	701a      	strb	r2, [r3, #0]
                ewCountdown = redDuration;
 800070e:	4b90      	ldr	r3, [pc, #576]	@ (8000950 <fsm_button_scan+0x298>)
 8000710:	781a      	ldrb	r2, [r3, #0]
 8000712:	4b90      	ldr	r3, [pc, #576]	@ (8000954 <fsm_button_scan+0x29c>)
 8000714:	701a      	strb	r2, [r3, #0]
                light_set_ns(LIGHT_GREEN);
 8000716:	2001      	movs	r0, #1
 8000718:	f000 fbce 	bl	8000eb8 <light_set_ns>
                light_set_ew(LIGHT_RED);
 800071c:	2003      	movs	r0, #3
 800071e:	f000 fbf1 	bl	8000f04 <light_set_ew>
            if (isBalanced) {
 8000722:	e014      	b.n	800074e <fsm_button_scan+0x96>
            } else {
                // Show error
                nsCountdown = 0;
 8000724:	4b89      	ldr	r3, [pc, #548]	@ (800094c <fsm_button_scan+0x294>)
 8000726:	2200      	movs	r2, #0
 8000728:	701a      	strb	r2, [r3, #0]
                ewCountdown = 0;
 800072a:	4b8a      	ldr	r3, [pc, #552]	@ (8000954 <fsm_button_scan+0x29c>)
 800072c:	2200      	movs	r2, #0
 800072e:	701a      	strb	r2, [r3, #0]
                light_off_all();
 8000730:	f000 fc1d 	bl	8000f6e <light_off_all>
            if (isBalanced) {
 8000734:	e00b      	b.n	800074e <fsm_button_scan+0x96>
            }
        } else {
            // Switch to MANUAL mode (default state)
            currentState = STATE_MANUAL;
 8000736:	4b80      	ldr	r3, [pc, #512]	@ (8000938 <fsm_button_scan+0x280>)
 8000738:	2205      	movs	r2, #5
 800073a:	701a      	strb	r2, [r3, #0]
            manualSubState = MANUAL_NS_RED_EW_GREEN;
 800073c:	4b7f      	ldr	r3, [pc, #508]	@ (800093c <fsm_button_scan+0x284>)
 800073e:	2200      	movs	r2, #0
 8000740:	701a      	strb	r2, [r3, #0]
            light_set_ns(LIGHT_RED);
 8000742:	2003      	movs	r0, #3
 8000744:	f000 fbb8 	bl	8000eb8 <light_set_ns>
            light_set_ew(LIGHT_GREEN);
 8000748:	2001      	movs	r0, #1
 800074a:	f000 fbdb 	bl	8000f04 <light_set_ew>
        }
        lcd_update_flag = 1;
 800074e:	4b82      	ldr	r3, [pc, #520]	@ (8000958 <fsm_button_scan+0x2a0>)
 8000750:	2201      	movs	r2, #1
 8000752:	701a      	strb	r2, [r3, #0]
    }
    
    // BUTTON_2_MOD1: Different behavior based on mode
    if (is_button_pressed(BUTTON_2_MOD1)) {
 8000754:	2001      	movs	r0, #1
 8000756:	f7ff fe05 	bl	8000364 <is_button_pressed>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d06a      	beq.n	8000836 <fsm_button_scan+0x17e>
        if (currentState >= STATE_AUTO_NORM && currentState <= STATE_AUTO_GRN) {
 8000760:	4b75      	ldr	r3, [pc, #468]	@ (8000938 <fsm_button_scan+0x280>)
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d048      	beq.n	80007fa <fsm_button_scan+0x142>
 8000768:	4b73      	ldr	r3, [pc, #460]	@ (8000938 <fsm_button_scan+0x280>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	2b04      	cmp	r3, #4
 800076e:	d844      	bhi.n	80007fa <fsm_button_scan+0x142>
            // AUTO mode: cycle through config modes
            switch(currentState) {
 8000770:	4b71      	ldr	r3, [pc, #452]	@ (8000938 <fsm_button_scan+0x280>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	3b01      	subs	r3, #1
 8000776:	2b03      	cmp	r3, #3
 8000778:	d83a      	bhi.n	80007f0 <fsm_button_scan+0x138>
 800077a:	a201      	add	r2, pc, #4	@ (adr r2, 8000780 <fsm_button_scan+0xc8>)
 800077c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000780:	08000791 	.word	0x08000791
 8000784:	0800079d 	.word	0x0800079d
 8000788:	080007a5 	.word	0x080007a5
 800078c:	080007ad 	.word	0x080007ad
                case STATE_AUTO_NORM:
                    currentState = STATE_AUTO_RED;
 8000790:	4b69      	ldr	r3, [pc, #420]	@ (8000938 <fsm_button_scan+0x280>)
 8000792:	2202      	movs	r2, #2
 8000794:	701a      	strb	r2, [r3, #0]
                    light_off_all();
 8000796:	f000 fbea 	bl	8000f6e <light_off_all>
                    break;
 800079a:	e02a      	b.n	80007f2 <fsm_button_scan+0x13a>
                case STATE_AUTO_RED:
                    currentState = STATE_AUTO_YEL;
 800079c:	4b66      	ldr	r3, [pc, #408]	@ (8000938 <fsm_button_scan+0x280>)
 800079e:	2203      	movs	r2, #3
 80007a0:	701a      	strb	r2, [r3, #0]
                    break;
 80007a2:	e026      	b.n	80007f2 <fsm_button_scan+0x13a>
                case STATE_AUTO_YEL:
                    currentState = STATE_AUTO_GRN;
 80007a4:	4b64      	ldr	r3, [pc, #400]	@ (8000938 <fsm_button_scan+0x280>)
 80007a6:	2204      	movs	r2, #4
 80007a8:	701a      	strb	r2, [r3, #0]
                    break;
 80007aa:	e022      	b.n	80007f2 <fsm_button_scan+0x13a>
                case STATE_AUTO_GRN:
                    currentState = STATE_AUTO_NORM;
 80007ac:	4b62      	ldr	r3, [pc, #392]	@ (8000938 <fsm_button_scan+0x280>)
 80007ae:	2201      	movs	r2, #1
 80007b0:	701a      	strb	r2, [r3, #0]
                    isBalanced = check_balance();
 80007b2:	f7ff fe05 	bl	80003c0 <check_balance>
 80007b6:	4603      	mov	r3, r0
 80007b8:	461a      	mov	r2, r3
 80007ba:	4b62      	ldr	r3, [pc, #392]	@ (8000944 <fsm_button_scan+0x28c>)
 80007bc:	701a      	strb	r2, [r3, #0]
                    if (isBalanced) {
 80007be:	4b61      	ldr	r3, [pc, #388]	@ (8000944 <fsm_button_scan+0x28c>)
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d011      	beq.n	80007ea <fsm_button_scan+0x132>
                        currentPhase = PHASE_NS_GREEN_EW_RED;
 80007c6:	4b5e      	ldr	r3, [pc, #376]	@ (8000940 <fsm_button_scan+0x288>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	701a      	strb	r2, [r3, #0]
                        nsCountdown = greenDuration;
 80007cc:	4b5e      	ldr	r3, [pc, #376]	@ (8000948 <fsm_button_scan+0x290>)
 80007ce:	781a      	ldrb	r2, [r3, #0]
 80007d0:	4b5e      	ldr	r3, [pc, #376]	@ (800094c <fsm_button_scan+0x294>)
 80007d2:	701a      	strb	r2, [r3, #0]
                        ewCountdown = redDuration;
 80007d4:	4b5e      	ldr	r3, [pc, #376]	@ (8000950 <fsm_button_scan+0x298>)
 80007d6:	781a      	ldrb	r2, [r3, #0]
 80007d8:	4b5e      	ldr	r3, [pc, #376]	@ (8000954 <fsm_button_scan+0x29c>)
 80007da:	701a      	strb	r2, [r3, #0]
                        light_set_ns(LIGHT_GREEN);
 80007dc:	2001      	movs	r0, #1
 80007de:	f000 fb6b 	bl	8000eb8 <light_set_ns>
                        light_set_ew(LIGHT_RED);
 80007e2:	2003      	movs	r0, #3
 80007e4:	f000 fb8e 	bl	8000f04 <light_set_ew>
                    } else {
                        light_off_all();
                    }
                    break;
 80007e8:	e003      	b.n	80007f2 <fsm_button_scan+0x13a>
                        light_off_all();
 80007ea:	f000 fbc0 	bl	8000f6e <light_off_all>
                    break;
 80007ee:	e000      	b.n	80007f2 <fsm_button_scan+0x13a>
                default:
                    break;
 80007f0:	bf00      	nop
            }
            lcd_update_flag = 1;
 80007f2:	4b59      	ldr	r3, [pc, #356]	@ (8000958 <fsm_button_scan+0x2a0>)
 80007f4:	2201      	movs	r2, #1
 80007f6:	701a      	strb	r2, [r3, #0]
 80007f8:	e01d      	b.n	8000836 <fsm_button_scan+0x17e>
        } else if (currentState == STATE_MANUAL) {
 80007fa:	4b4f      	ldr	r3, [pc, #316]	@ (8000938 <fsm_button_scan+0x280>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	2b05      	cmp	r3, #5
 8000800:	d119      	bne.n	8000836 <fsm_button_scan+0x17e>
            // MANUAL mode: switch manual state
            if (manualSubState == MANUAL_NS_RED_EW_GREEN) {
 8000802:	4b4e      	ldr	r3, [pc, #312]	@ (800093c <fsm_button_scan+0x284>)
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d109      	bne.n	800081e <fsm_button_scan+0x166>
                manualSubState = MANUAL_NS_GREEN_EW_RED;
 800080a:	4b4c      	ldr	r3, [pc, #304]	@ (800093c <fsm_button_scan+0x284>)
 800080c:	2201      	movs	r2, #1
 800080e:	701a      	strb	r2, [r3, #0]
                light_set_ns(LIGHT_GREEN);
 8000810:	2001      	movs	r0, #1
 8000812:	f000 fb51 	bl	8000eb8 <light_set_ns>
                light_set_ew(LIGHT_RED);
 8000816:	2003      	movs	r0, #3
 8000818:	f000 fb74 	bl	8000f04 <light_set_ew>
 800081c:	e008      	b.n	8000830 <fsm_button_scan+0x178>
            } else {
                manualSubState = MANUAL_NS_RED_EW_GREEN;
 800081e:	4b47      	ldr	r3, [pc, #284]	@ (800093c <fsm_button_scan+0x284>)
 8000820:	2200      	movs	r2, #0
 8000822:	701a      	strb	r2, [r3, #0]
                light_set_ns(LIGHT_RED);
 8000824:	2003      	movs	r0, #3
 8000826:	f000 fb47 	bl	8000eb8 <light_set_ns>
                light_set_ew(LIGHT_GREEN);
 800082a:	2001      	movs	r0, #1
 800082c:	f000 fb6a 	bl	8000f04 <light_set_ew>
            }
            lcd_update_flag = 1;
 8000830:	4b49      	ldr	r3, [pc, #292]	@ (8000958 <fsm_button_scan+0x2a0>)
 8000832:	2201      	movs	r2, #1
 8000834:	701a      	strb	r2, [r3, #0]
        }
    }
    
    // BUTTON_1_MOD2: Different behavior based on mode
    if (is_button_pressed(BUTTON_1_MOD2)) {
 8000836:	2002      	movs	r0, #2
 8000838:	f7ff fd94 	bl	8000364 <is_button_pressed>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d05f      	beq.n	8000902 <fsm_button_scan+0x24a>
        if (currentState == STATE_AUTO_RED) {
 8000842:	4b3d      	ldr	r3, [pc, #244]	@ (8000938 <fsm_button_scan+0x280>)
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	2b02      	cmp	r3, #2
 8000848:	d110      	bne.n	800086c <fsm_button_scan+0x1b4>
            // Increase RED duration
            redDuration++;
 800084a:	4b41      	ldr	r3, [pc, #260]	@ (8000950 <fsm_button_scan+0x298>)
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	3301      	adds	r3, #1
 8000850:	b2da      	uxtb	r2, r3
 8000852:	4b3f      	ldr	r3, [pc, #252]	@ (8000950 <fsm_button_scan+0x298>)
 8000854:	701a      	strb	r2, [r3, #0]
            if (redDuration > 99) redDuration = 1;
 8000856:	4b3e      	ldr	r3, [pc, #248]	@ (8000950 <fsm_button_scan+0x298>)
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	2b63      	cmp	r3, #99	@ 0x63
 800085c:	d902      	bls.n	8000864 <fsm_button_scan+0x1ac>
 800085e:	4b3c      	ldr	r3, [pc, #240]	@ (8000950 <fsm_button_scan+0x298>)
 8000860:	2201      	movs	r2, #1
 8000862:	701a      	strb	r2, [r3, #0]
            lcd_update_flag = 1;
 8000864:	4b3c      	ldr	r3, [pc, #240]	@ (8000958 <fsm_button_scan+0x2a0>)
 8000866:	2201      	movs	r2, #1
 8000868:	701a      	strb	r2, [r3, #0]
 800086a:	e04a      	b.n	8000902 <fsm_button_scan+0x24a>
        } else if (currentState == STATE_AUTO_YEL) {
 800086c:	4b32      	ldr	r3, [pc, #200]	@ (8000938 <fsm_button_scan+0x280>)
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	2b03      	cmp	r3, #3
 8000872:	d110      	bne.n	8000896 <fsm_button_scan+0x1de>
            // Increase YELLOW duration
            yellowDuration++;
 8000874:	4b39      	ldr	r3, [pc, #228]	@ (800095c <fsm_button_scan+0x2a4>)
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	3301      	adds	r3, #1
 800087a:	b2da      	uxtb	r2, r3
 800087c:	4b37      	ldr	r3, [pc, #220]	@ (800095c <fsm_button_scan+0x2a4>)
 800087e:	701a      	strb	r2, [r3, #0]
            if (yellowDuration > 99) yellowDuration = 1;
 8000880:	4b36      	ldr	r3, [pc, #216]	@ (800095c <fsm_button_scan+0x2a4>)
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	2b63      	cmp	r3, #99	@ 0x63
 8000886:	d902      	bls.n	800088e <fsm_button_scan+0x1d6>
 8000888:	4b34      	ldr	r3, [pc, #208]	@ (800095c <fsm_button_scan+0x2a4>)
 800088a:	2201      	movs	r2, #1
 800088c:	701a      	strb	r2, [r3, #0]
            lcd_update_flag = 1;
 800088e:	4b32      	ldr	r3, [pc, #200]	@ (8000958 <fsm_button_scan+0x2a0>)
 8000890:	2201      	movs	r2, #1
 8000892:	701a      	strb	r2, [r3, #0]
 8000894:	e035      	b.n	8000902 <fsm_button_scan+0x24a>
        } else if (currentState == STATE_AUTO_GRN) {
 8000896:	4b28      	ldr	r3, [pc, #160]	@ (8000938 <fsm_button_scan+0x280>)
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	2b04      	cmp	r3, #4
 800089c:	d110      	bne.n	80008c0 <fsm_button_scan+0x208>
            // Increase GREEN duration
            greenDuration++;
 800089e:	4b2a      	ldr	r3, [pc, #168]	@ (8000948 <fsm_button_scan+0x290>)
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	3301      	adds	r3, #1
 80008a4:	b2da      	uxtb	r2, r3
 80008a6:	4b28      	ldr	r3, [pc, #160]	@ (8000948 <fsm_button_scan+0x290>)
 80008a8:	701a      	strb	r2, [r3, #0]
            if (greenDuration > 99) greenDuration = 1;
 80008aa:	4b27      	ldr	r3, [pc, #156]	@ (8000948 <fsm_button_scan+0x290>)
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	2b63      	cmp	r3, #99	@ 0x63
 80008b0:	d902      	bls.n	80008b8 <fsm_button_scan+0x200>
 80008b2:	4b25      	ldr	r3, [pc, #148]	@ (8000948 <fsm_button_scan+0x290>)
 80008b4:	2201      	movs	r2, #1
 80008b6:	701a      	strb	r2, [r3, #0]
            lcd_update_flag = 1;
 80008b8:	4b27      	ldr	r3, [pc, #156]	@ (8000958 <fsm_button_scan+0x2a0>)
 80008ba:	2201      	movs	r2, #1
 80008bc:	701a      	strb	r2, [r3, #0]
 80008be:	e020      	b.n	8000902 <fsm_button_scan+0x24a>
        } else if (currentState == STATE_MANUAL) {
 80008c0:	4b1d      	ldr	r3, [pc, #116]	@ (8000938 <fsm_button_scan+0x280>)
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	2b05      	cmp	r3, #5
 80008c6:	d109      	bne.n	80008dc <fsm_button_scan+0x224>
            // Flash YELLOW
            currentState = STATE_MANUAL_FLASH_YEL;
 80008c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000938 <fsm_button_scan+0x280>)
 80008ca:	2206      	movs	r2, #6
 80008cc:	701a      	strb	r2, [r3, #0]
            flashToggle = 0;
 80008ce:	4b24      	ldr	r3, [pc, #144]	@ (8000960 <fsm_button_scan+0x2a8>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	701a      	strb	r2, [r3, #0]
            lcd_update_flag = 1;
 80008d4:	4b20      	ldr	r3, [pc, #128]	@ (8000958 <fsm_button_scan+0x2a0>)
 80008d6:	2201      	movs	r2, #1
 80008d8:	701a      	strb	r2, [r3, #0]
 80008da:	e012      	b.n	8000902 <fsm_button_scan+0x24a>
        } else if (currentState == STATE_MANUAL_FLASH_YEL) {
 80008dc:	4b16      	ldr	r3, [pc, #88]	@ (8000938 <fsm_button_scan+0x280>)
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	2b06      	cmp	r3, #6
 80008e2:	d10e      	bne.n	8000902 <fsm_button_scan+0x24a>
            // Return to default manual state
            currentState = STATE_MANUAL;
 80008e4:	4b14      	ldr	r3, [pc, #80]	@ (8000938 <fsm_button_scan+0x280>)
 80008e6:	2205      	movs	r2, #5
 80008e8:	701a      	strb	r2, [r3, #0]
            manualSubState = MANUAL_NS_RED_EW_GREEN;
 80008ea:	4b14      	ldr	r3, [pc, #80]	@ (800093c <fsm_button_scan+0x284>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	701a      	strb	r2, [r3, #0]
            light_set_ns(LIGHT_RED);
 80008f0:	2003      	movs	r0, #3
 80008f2:	f000 fae1 	bl	8000eb8 <light_set_ns>
            light_set_ew(LIGHT_GREEN);
 80008f6:	2001      	movs	r0, #1
 80008f8:	f000 fb04 	bl	8000f04 <light_set_ew>
            lcd_update_flag = 1;
 80008fc:	4b16      	ldr	r3, [pc, #88]	@ (8000958 <fsm_button_scan+0x2a0>)
 80008fe:	2201      	movs	r2, #1
 8000900:	701a      	strb	r2, [r3, #0]
        }
    }
    
    // BUTTON_2_MOD2: Different behavior based on mode
    if (is_button_pressed(BUTTON_2_MOD2)) {
 8000902:	2003      	movs	r0, #3
 8000904:	f7ff fd2e 	bl	8000364 <is_button_pressed>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d075      	beq.n	80009fa <fsm_button_scan+0x342>
        if (currentState == STATE_AUTO_RED) {
 800090e:	4b0a      	ldr	r3, [pc, #40]	@ (8000938 <fsm_button_scan+0x280>)
 8000910:	781b      	ldrb	r3, [r3, #0]
 8000912:	2b02      	cmp	r3, #2
 8000914:	d126      	bne.n	8000964 <fsm_button_scan+0x2ac>
            // Decrease RED duration
            redDuration--;
 8000916:	4b0e      	ldr	r3, [pc, #56]	@ (8000950 <fsm_button_scan+0x298>)
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	3b01      	subs	r3, #1
 800091c:	b2da      	uxtb	r2, r3
 800091e:	4b0c      	ldr	r3, [pc, #48]	@ (8000950 <fsm_button_scan+0x298>)
 8000920:	701a      	strb	r2, [r3, #0]
            if (redDuration < 1) redDuration = 99;
 8000922:	4b0b      	ldr	r3, [pc, #44]	@ (8000950 <fsm_button_scan+0x298>)
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	2b00      	cmp	r3, #0
 8000928:	d102      	bne.n	8000930 <fsm_button_scan+0x278>
 800092a:	4b09      	ldr	r3, [pc, #36]	@ (8000950 <fsm_button_scan+0x298>)
 800092c:	2263      	movs	r2, #99	@ 0x63
 800092e:	701a      	strb	r2, [r3, #0]
            lcd_update_flag = 1;
 8000930:	4b09      	ldr	r3, [pc, #36]	@ (8000958 <fsm_button_scan+0x2a0>)
 8000932:	2201      	movs	r2, #1
 8000934:	701a      	strb	r2, [r3, #0]
            light_set_ns(LIGHT_RED);
            light_set_ew(LIGHT_GREEN);
            lcd_update_flag = 1;
        }
    }
}
 8000936:	e060      	b.n	80009fa <fsm_button_scan+0x342>
 8000938:	2000009d 	.word	0x2000009d
 800093c:	2000009e 	.word	0x2000009e
 8000940:	2000009f 	.word	0x2000009f
 8000944:	20000003 	.word	0x20000003
 8000948:	20000002 	.word	0x20000002
 800094c:	200000a0 	.word	0x200000a0
 8000950:	20000000 	.word	0x20000000
 8000954:	200000a1 	.word	0x200000a1
 8000958:	2000009c 	.word	0x2000009c
 800095c:	20000001 	.word	0x20000001
 8000960:	200000a2 	.word	0x200000a2
        } else if (currentState == STATE_AUTO_YEL) {
 8000964:	4b26      	ldr	r3, [pc, #152]	@ (8000a00 <fsm_button_scan+0x348>)
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	2b03      	cmp	r3, #3
 800096a:	d110      	bne.n	800098e <fsm_button_scan+0x2d6>
            yellowDuration--;
 800096c:	4b25      	ldr	r3, [pc, #148]	@ (8000a04 <fsm_button_scan+0x34c>)
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	3b01      	subs	r3, #1
 8000972:	b2da      	uxtb	r2, r3
 8000974:	4b23      	ldr	r3, [pc, #140]	@ (8000a04 <fsm_button_scan+0x34c>)
 8000976:	701a      	strb	r2, [r3, #0]
            if (yellowDuration < 1) yellowDuration = 99;
 8000978:	4b22      	ldr	r3, [pc, #136]	@ (8000a04 <fsm_button_scan+0x34c>)
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d102      	bne.n	8000986 <fsm_button_scan+0x2ce>
 8000980:	4b20      	ldr	r3, [pc, #128]	@ (8000a04 <fsm_button_scan+0x34c>)
 8000982:	2263      	movs	r2, #99	@ 0x63
 8000984:	701a      	strb	r2, [r3, #0]
            lcd_update_flag = 1;
 8000986:	4b20      	ldr	r3, [pc, #128]	@ (8000a08 <fsm_button_scan+0x350>)
 8000988:	2201      	movs	r2, #1
 800098a:	701a      	strb	r2, [r3, #0]
}
 800098c:	e035      	b.n	80009fa <fsm_button_scan+0x342>
        } else if (currentState == STATE_AUTO_GRN) {
 800098e:	4b1c      	ldr	r3, [pc, #112]	@ (8000a00 <fsm_button_scan+0x348>)
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	2b04      	cmp	r3, #4
 8000994:	d110      	bne.n	80009b8 <fsm_button_scan+0x300>
            greenDuration--;
 8000996:	4b1d      	ldr	r3, [pc, #116]	@ (8000a0c <fsm_button_scan+0x354>)
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	3b01      	subs	r3, #1
 800099c:	b2da      	uxtb	r2, r3
 800099e:	4b1b      	ldr	r3, [pc, #108]	@ (8000a0c <fsm_button_scan+0x354>)
 80009a0:	701a      	strb	r2, [r3, #0]
            if (greenDuration < 1) greenDuration = 99;
 80009a2:	4b1a      	ldr	r3, [pc, #104]	@ (8000a0c <fsm_button_scan+0x354>)
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d102      	bne.n	80009b0 <fsm_button_scan+0x2f8>
 80009aa:	4b18      	ldr	r3, [pc, #96]	@ (8000a0c <fsm_button_scan+0x354>)
 80009ac:	2263      	movs	r2, #99	@ 0x63
 80009ae:	701a      	strb	r2, [r3, #0]
            lcd_update_flag = 1;
 80009b0:	4b15      	ldr	r3, [pc, #84]	@ (8000a08 <fsm_button_scan+0x350>)
 80009b2:	2201      	movs	r2, #1
 80009b4:	701a      	strb	r2, [r3, #0]
}
 80009b6:	e020      	b.n	80009fa <fsm_button_scan+0x342>
        } else if (currentState == STATE_MANUAL) {
 80009b8:	4b11      	ldr	r3, [pc, #68]	@ (8000a00 <fsm_button_scan+0x348>)
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	2b05      	cmp	r3, #5
 80009be:	d109      	bne.n	80009d4 <fsm_button_scan+0x31c>
            currentState = STATE_MANUAL_FLASH_RED;
 80009c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000a00 <fsm_button_scan+0x348>)
 80009c2:	2207      	movs	r2, #7
 80009c4:	701a      	strb	r2, [r3, #0]
            flashToggle = 0;
 80009c6:	4b12      	ldr	r3, [pc, #72]	@ (8000a10 <fsm_button_scan+0x358>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	701a      	strb	r2, [r3, #0]
            lcd_update_flag = 1;
 80009cc:	4b0e      	ldr	r3, [pc, #56]	@ (8000a08 <fsm_button_scan+0x350>)
 80009ce:	2201      	movs	r2, #1
 80009d0:	701a      	strb	r2, [r3, #0]
}
 80009d2:	e012      	b.n	80009fa <fsm_button_scan+0x342>
        } else if (currentState == STATE_MANUAL_FLASH_RED) {
 80009d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000a00 <fsm_button_scan+0x348>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	2b07      	cmp	r3, #7
 80009da:	d10e      	bne.n	80009fa <fsm_button_scan+0x342>
            currentState = STATE_MANUAL;
 80009dc:	4b08      	ldr	r3, [pc, #32]	@ (8000a00 <fsm_button_scan+0x348>)
 80009de:	2205      	movs	r2, #5
 80009e0:	701a      	strb	r2, [r3, #0]
            manualSubState = MANUAL_NS_RED_EW_GREEN;
 80009e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000a14 <fsm_button_scan+0x35c>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	701a      	strb	r2, [r3, #0]
            light_set_ns(LIGHT_RED);
 80009e8:	2003      	movs	r0, #3
 80009ea:	f000 fa65 	bl	8000eb8 <light_set_ns>
            light_set_ew(LIGHT_GREEN);
 80009ee:	2001      	movs	r0, #1
 80009f0:	f000 fa88 	bl	8000f04 <light_set_ew>
            lcd_update_flag = 1;
 80009f4:	4b04      	ldr	r3, [pc, #16]	@ (8000a08 <fsm_button_scan+0x350>)
 80009f6:	2201      	movs	r2, #1
 80009f8:	701a      	strb	r2, [r3, #0]
}
 80009fa:	bf00      	nop
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	2000009d 	.word	0x2000009d
 8000a04:	20000001 	.word	0x20000001
 8000a08:	2000009c 	.word	0x2000009c
 8000a0c:	20000002 	.word	0x20000002
 8000a10:	200000a2 	.word	0x200000a2
 8000a14:	2000009e 	.word	0x2000009e

08000a18 <fsm_countdown_update>:

/**
 * @brief Update countdown timers (called every 1 second)
 */
void fsm_countdown_update(void) {
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
    if (currentState != STATE_AUTO_NORM || !isBalanced) return;
 8000a1c:	4b40      	ldr	r3, [pc, #256]	@ (8000b20 <fsm_countdown_update+0x108>)
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	2b01      	cmp	r3, #1
 8000a22:	d17b      	bne.n	8000b1c <fsm_countdown_update+0x104>
 8000a24:	4b3f      	ldr	r3, [pc, #252]	@ (8000b24 <fsm_countdown_update+0x10c>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d077      	beq.n	8000b1c <fsm_countdown_update+0x104>
    
    // Decrement countdowns
    if (nsCountdown > 0) nsCountdown--;
 8000a2c:	4b3e      	ldr	r3, [pc, #248]	@ (8000b28 <fsm_countdown_update+0x110>)
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d005      	beq.n	8000a40 <fsm_countdown_update+0x28>
 8000a34:	4b3c      	ldr	r3, [pc, #240]	@ (8000b28 <fsm_countdown_update+0x110>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	3b01      	subs	r3, #1
 8000a3a:	b2da      	uxtb	r2, r3
 8000a3c:	4b3a      	ldr	r3, [pc, #232]	@ (8000b28 <fsm_countdown_update+0x110>)
 8000a3e:	701a      	strb	r2, [r3, #0]
    if (ewCountdown > 0) ewCountdown--;
 8000a40:	4b3a      	ldr	r3, [pc, #232]	@ (8000b2c <fsm_countdown_update+0x114>)
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d005      	beq.n	8000a54 <fsm_countdown_update+0x3c>
 8000a48:	4b38      	ldr	r3, [pc, #224]	@ (8000b2c <fsm_countdown_update+0x114>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	3b01      	subs	r3, #1
 8000a4e:	b2da      	uxtb	r2, r3
 8000a50:	4b36      	ldr	r3, [pc, #216]	@ (8000b2c <fsm_countdown_update+0x114>)
 8000a52:	701a      	strb	r2, [r3, #0]
    
    // Check for phase transitions
    if (nsCountdown == 0 || ewCountdown == 0) {
 8000a54:	4b34      	ldr	r3, [pc, #208]	@ (8000b28 <fsm_countdown_update+0x110>)
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d003      	beq.n	8000a64 <fsm_countdown_update+0x4c>
 8000a5c:	4b33      	ldr	r3, [pc, #204]	@ (8000b2c <fsm_countdown_update+0x114>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d157      	bne.n	8000b14 <fsm_countdown_update+0xfc>
        switch(currentPhase) {
 8000a64:	4b32      	ldr	r3, [pc, #200]	@ (8000b30 <fsm_countdown_update+0x118>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	2b03      	cmp	r3, #3
 8000a6a:	d853      	bhi.n	8000b14 <fsm_countdown_update+0xfc>
 8000a6c:	a201      	add	r2, pc, #4	@ (adr r2, 8000a74 <fsm_countdown_update+0x5c>)
 8000a6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a72:	bf00      	nop
 8000a74:	08000a85 	.word	0x08000a85
 8000a78:	08000aa9 	.word	0x08000aa9
 8000a7c:	08000acd 	.word	0x08000acd
 8000a80:	08000af1 	.word	0x08000af1
            case PHASE_NS_GREEN_EW_RED:
                // NS: Green -> Yellow
                currentPhase = PHASE_NS_YELLOW_EW_RED;
 8000a84:	4b2a      	ldr	r3, [pc, #168]	@ (8000b30 <fsm_countdown_update+0x118>)
 8000a86:	2201      	movs	r2, #1
 8000a88:	701a      	strb	r2, [r3, #0]
                nsCountdown = yellowDuration;
 8000a8a:	4b2a      	ldr	r3, [pc, #168]	@ (8000b34 <fsm_countdown_update+0x11c>)
 8000a8c:	781a      	ldrb	r2, [r3, #0]
 8000a8e:	4b26      	ldr	r3, [pc, #152]	@ (8000b28 <fsm_countdown_update+0x110>)
 8000a90:	701a      	strb	r2, [r3, #0]
                ewCountdown = yellowDuration;
 8000a92:	4b28      	ldr	r3, [pc, #160]	@ (8000b34 <fsm_countdown_update+0x11c>)
 8000a94:	781a      	ldrb	r2, [r3, #0]
 8000a96:	4b25      	ldr	r3, [pc, #148]	@ (8000b2c <fsm_countdown_update+0x114>)
 8000a98:	701a      	strb	r2, [r3, #0]
                light_set_ns(LIGHT_YELLOW);
 8000a9a:	2002      	movs	r0, #2
 8000a9c:	f000 fa0c 	bl	8000eb8 <light_set_ns>
                light_set_ew(LIGHT_RED);
 8000aa0:	2003      	movs	r0, #3
 8000aa2:	f000 fa2f 	bl	8000f04 <light_set_ew>
                break;
 8000aa6:	e035      	b.n	8000b14 <fsm_countdown_update+0xfc>
                
            case PHASE_NS_YELLOW_EW_RED:
                // NS: Yellow -> Red, EW: Red -> Green
                currentPhase = PHASE_NS_RED_EW_GREEN;
 8000aa8:	4b21      	ldr	r3, [pc, #132]	@ (8000b30 <fsm_countdown_update+0x118>)
 8000aaa:	2202      	movs	r2, #2
 8000aac:	701a      	strb	r2, [r3, #0]
                nsCountdown = redDuration;
 8000aae:	4b22      	ldr	r3, [pc, #136]	@ (8000b38 <fsm_countdown_update+0x120>)
 8000ab0:	781a      	ldrb	r2, [r3, #0]
 8000ab2:	4b1d      	ldr	r3, [pc, #116]	@ (8000b28 <fsm_countdown_update+0x110>)
 8000ab4:	701a      	strb	r2, [r3, #0]
                ewCountdown = greenDuration;
 8000ab6:	4b21      	ldr	r3, [pc, #132]	@ (8000b3c <fsm_countdown_update+0x124>)
 8000ab8:	781a      	ldrb	r2, [r3, #0]
 8000aba:	4b1c      	ldr	r3, [pc, #112]	@ (8000b2c <fsm_countdown_update+0x114>)
 8000abc:	701a      	strb	r2, [r3, #0]
                light_set_ns(LIGHT_RED);
 8000abe:	2003      	movs	r0, #3
 8000ac0:	f000 f9fa 	bl	8000eb8 <light_set_ns>
                light_set_ew(LIGHT_GREEN);
 8000ac4:	2001      	movs	r0, #1
 8000ac6:	f000 fa1d 	bl	8000f04 <light_set_ew>
                break;
 8000aca:	e023      	b.n	8000b14 <fsm_countdown_update+0xfc>
                
            case PHASE_NS_RED_EW_GREEN:
                // EW: Green -> Yellow
                currentPhase = PHASE_NS_RED_EW_YELLOW;
 8000acc:	4b18      	ldr	r3, [pc, #96]	@ (8000b30 <fsm_countdown_update+0x118>)
 8000ace:	2203      	movs	r2, #3
 8000ad0:	701a      	strb	r2, [r3, #0]
                nsCountdown = yellowDuration;
 8000ad2:	4b18      	ldr	r3, [pc, #96]	@ (8000b34 <fsm_countdown_update+0x11c>)
 8000ad4:	781a      	ldrb	r2, [r3, #0]
 8000ad6:	4b14      	ldr	r3, [pc, #80]	@ (8000b28 <fsm_countdown_update+0x110>)
 8000ad8:	701a      	strb	r2, [r3, #0]
                ewCountdown = yellowDuration;
 8000ada:	4b16      	ldr	r3, [pc, #88]	@ (8000b34 <fsm_countdown_update+0x11c>)
 8000adc:	781a      	ldrb	r2, [r3, #0]
 8000ade:	4b13      	ldr	r3, [pc, #76]	@ (8000b2c <fsm_countdown_update+0x114>)
 8000ae0:	701a      	strb	r2, [r3, #0]
                light_set_ns(LIGHT_RED);
 8000ae2:	2003      	movs	r0, #3
 8000ae4:	f000 f9e8 	bl	8000eb8 <light_set_ns>
                light_set_ew(LIGHT_YELLOW);
 8000ae8:	2002      	movs	r0, #2
 8000aea:	f000 fa0b 	bl	8000f04 <light_set_ew>
                break;
 8000aee:	e011      	b.n	8000b14 <fsm_countdown_update+0xfc>
                
            case PHASE_NS_RED_EW_YELLOW:
                // EW: Yellow -> Red, NS: Red -> Green
                currentPhase = PHASE_NS_GREEN_EW_RED;
 8000af0:	4b0f      	ldr	r3, [pc, #60]	@ (8000b30 <fsm_countdown_update+0x118>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	701a      	strb	r2, [r3, #0]
                nsCountdown = greenDuration;
 8000af6:	4b11      	ldr	r3, [pc, #68]	@ (8000b3c <fsm_countdown_update+0x124>)
 8000af8:	781a      	ldrb	r2, [r3, #0]
 8000afa:	4b0b      	ldr	r3, [pc, #44]	@ (8000b28 <fsm_countdown_update+0x110>)
 8000afc:	701a      	strb	r2, [r3, #0]
                ewCountdown = redDuration;
 8000afe:	4b0e      	ldr	r3, [pc, #56]	@ (8000b38 <fsm_countdown_update+0x120>)
 8000b00:	781a      	ldrb	r2, [r3, #0]
 8000b02:	4b0a      	ldr	r3, [pc, #40]	@ (8000b2c <fsm_countdown_update+0x114>)
 8000b04:	701a      	strb	r2, [r3, #0]
                light_set_ns(LIGHT_GREEN);
 8000b06:	2001      	movs	r0, #1
 8000b08:	f000 f9d6 	bl	8000eb8 <light_set_ns>
                light_set_ew(LIGHT_RED);
 8000b0c:	2003      	movs	r0, #3
 8000b0e:	f000 f9f9 	bl	8000f04 <light_set_ew>
                break;
 8000b12:	bf00      	nop
        }
    }
    
    lcd_update_flag = 1;
 8000b14:	4b0a      	ldr	r3, [pc, #40]	@ (8000b40 <fsm_countdown_update+0x128>)
 8000b16:	2201      	movs	r2, #1
 8000b18:	701a      	strb	r2, [r3, #0]
 8000b1a:	e000      	b.n	8000b1e <fsm_countdown_update+0x106>
    if (currentState != STATE_AUTO_NORM || !isBalanced) return;
 8000b1c:	bf00      	nop
}
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	2000009d 	.word	0x2000009d
 8000b24:	20000003 	.word	0x20000003
 8000b28:	200000a0 	.word	0x200000a0
 8000b2c:	200000a1 	.word	0x200000a1
 8000b30:	2000009f 	.word	0x2000009f
 8000b34:	20000001 	.word	0x20000001
 8000b38:	20000000 	.word	0x20000000
 8000b3c:	20000002 	.word	0x20000002
 8000b40:	2000009c 	.word	0x2000009c

08000b44 <fsm_flash_update>:

/**
 * @brief Update flashing lights (called every 500ms)
 */
void fsm_flash_update(void) {
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
    if (currentState == STATE_AUTO_NORM && !isBalanced) {
 8000b48:	4b1a      	ldr	r3, [pc, #104]	@ (8000bb4 <fsm_flash_update+0x70>)
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	2b01      	cmp	r3, #1
 8000b4e:	d107      	bne.n	8000b60 <fsm_flash_update+0x1c>
 8000b50:	4b19      	ldr	r3, [pc, #100]	@ (8000bb8 <fsm_flash_update+0x74>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d103      	bne.n	8000b60 <fsm_flash_update+0x1c>
        // Flash yellow when unbalanced
        light_toggle_both(LIGHT_YELLOW);
 8000b58:	2002      	movs	r0, #2
 8000b5a:	f000 fa13 	bl	8000f84 <light_toggle_both>
        light_toggle_both(LIGHT_YELLOW);
    } else if (currentState == STATE_MANUAL_FLASH_RED) {
        // Flash red in manual mode
        light_toggle_both(LIGHT_RED);
    }
}
 8000b5e:	e026      	b.n	8000bae <fsm_flash_update+0x6a>
    } else if (currentState == STATE_AUTO_RED) {
 8000b60:	4b14      	ldr	r3, [pc, #80]	@ (8000bb4 <fsm_flash_update+0x70>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	2b02      	cmp	r3, #2
 8000b66:	d103      	bne.n	8000b70 <fsm_flash_update+0x2c>
        light_toggle_both(LIGHT_RED);
 8000b68:	2003      	movs	r0, #3
 8000b6a:	f000 fa0b 	bl	8000f84 <light_toggle_both>
}
 8000b6e:	e01e      	b.n	8000bae <fsm_flash_update+0x6a>
    } else if (currentState == STATE_AUTO_YEL) {
 8000b70:	4b10      	ldr	r3, [pc, #64]	@ (8000bb4 <fsm_flash_update+0x70>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	2b03      	cmp	r3, #3
 8000b76:	d103      	bne.n	8000b80 <fsm_flash_update+0x3c>
        light_toggle_both(LIGHT_YELLOW);
 8000b78:	2002      	movs	r0, #2
 8000b7a:	f000 fa03 	bl	8000f84 <light_toggle_both>
}
 8000b7e:	e016      	b.n	8000bae <fsm_flash_update+0x6a>
    } else if (currentState == STATE_AUTO_GRN) {
 8000b80:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb4 <fsm_flash_update+0x70>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	2b04      	cmp	r3, #4
 8000b86:	d103      	bne.n	8000b90 <fsm_flash_update+0x4c>
        light_toggle_both(LIGHT_GREEN);
 8000b88:	2001      	movs	r0, #1
 8000b8a:	f000 f9fb 	bl	8000f84 <light_toggle_both>
}
 8000b8e:	e00e      	b.n	8000bae <fsm_flash_update+0x6a>
    } else if (currentState == STATE_MANUAL_FLASH_YEL) {
 8000b90:	4b08      	ldr	r3, [pc, #32]	@ (8000bb4 <fsm_flash_update+0x70>)
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	2b06      	cmp	r3, #6
 8000b96:	d103      	bne.n	8000ba0 <fsm_flash_update+0x5c>
        light_toggle_both(LIGHT_YELLOW);
 8000b98:	2002      	movs	r0, #2
 8000b9a:	f000 f9f3 	bl	8000f84 <light_toggle_both>
}
 8000b9e:	e006      	b.n	8000bae <fsm_flash_update+0x6a>
    } else if (currentState == STATE_MANUAL_FLASH_RED) {
 8000ba0:	4b04      	ldr	r3, [pc, #16]	@ (8000bb4 <fsm_flash_update+0x70>)
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	2b07      	cmp	r3, #7
 8000ba6:	d102      	bne.n	8000bae <fsm_flash_update+0x6a>
        light_toggle_both(LIGHT_RED);
 8000ba8:	2003      	movs	r0, #3
 8000baa:	f000 f9eb 	bl	8000f84 <light_toggle_both>
}
 8000bae:	bf00      	nop
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	2000009d 	.word	0x2000009d
 8000bb8:	20000003 	.word	0x20000003

08000bbc <fsm_run>:

/**
 * @brief Main FSM run function (called from scheduler)
 */
void fsm_run(void) {
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
    // Handle INIT state
    if (currentState == STATE_INIT) {
 8000bc0:	4b1a      	ldr	r3, [pc, #104]	@ (8000c2c <fsm_run+0x70>)
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d12e      	bne.n	8000c26 <fsm_run+0x6a>
        if (initDisplayCounter >= 3) {
 8000bc8:	4b19      	ldr	r3, [pc, #100]	@ (8000c30 <fsm_run+0x74>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	2b02      	cmp	r3, #2
 8000bce:	d924      	bls.n	8000c1a <fsm_run+0x5e>
            // After 3 seconds, switch to AUTO NORM mode
            currentState = STATE_AUTO_NORM;
 8000bd0:	4b16      	ldr	r3, [pc, #88]	@ (8000c2c <fsm_run+0x70>)
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	701a      	strb	r2, [r3, #0]
            isBalanced = check_balance();
 8000bd6:	f7ff fbf3 	bl	80003c0 <check_balance>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	461a      	mov	r2, r3
 8000bde:	4b15      	ldr	r3, [pc, #84]	@ (8000c34 <fsm_run+0x78>)
 8000be0:	701a      	strb	r2, [r3, #0]
            if (isBalanced) {
 8000be2:	4b14      	ldr	r3, [pc, #80]	@ (8000c34 <fsm_run+0x78>)
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d011      	beq.n	8000c0e <fsm_run+0x52>
                currentPhase = PHASE_NS_GREEN_EW_RED;
 8000bea:	4b13      	ldr	r3, [pc, #76]	@ (8000c38 <fsm_run+0x7c>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	701a      	strb	r2, [r3, #0]
                nsCountdown = greenDuration;
 8000bf0:	4b12      	ldr	r3, [pc, #72]	@ (8000c3c <fsm_run+0x80>)
 8000bf2:	781a      	ldrb	r2, [r3, #0]
 8000bf4:	4b12      	ldr	r3, [pc, #72]	@ (8000c40 <fsm_run+0x84>)
 8000bf6:	701a      	strb	r2, [r3, #0]
                ewCountdown = redDuration;
 8000bf8:	4b12      	ldr	r3, [pc, #72]	@ (8000c44 <fsm_run+0x88>)
 8000bfa:	781a      	ldrb	r2, [r3, #0]
 8000bfc:	4b12      	ldr	r3, [pc, #72]	@ (8000c48 <fsm_run+0x8c>)
 8000bfe:	701a      	strb	r2, [r3, #0]
                light_set_ns(LIGHT_GREEN);
 8000c00:	2001      	movs	r0, #1
 8000c02:	f000 f959 	bl	8000eb8 <light_set_ns>
                light_set_ew(LIGHT_RED);
 8000c06:	2003      	movs	r0, #3
 8000c08:	f000 f97c 	bl	8000f04 <light_set_ew>
 8000c0c:	e001      	b.n	8000c12 <fsm_run+0x56>
            } else {
                light_off_all();
 8000c0e:	f000 f9ae 	bl	8000f6e <light_off_all>
            }
            lcd_update_flag = 1;
 8000c12:	4b0e      	ldr	r3, [pc, #56]	@ (8000c4c <fsm_run+0x90>)
 8000c14:	2201      	movs	r2, #1
 8000c16:	701a      	strb	r2, [r3, #0]
        } else {
            initDisplayCounter++;
        }
    }
}
 8000c18:	e005      	b.n	8000c26 <fsm_run+0x6a>
            initDisplayCounter++;
 8000c1a:	4b05      	ldr	r3, [pc, #20]	@ (8000c30 <fsm_run+0x74>)
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	3301      	adds	r3, #1
 8000c20:	b2da      	uxtb	r2, r3
 8000c22:	4b03      	ldr	r3, [pc, #12]	@ (8000c30 <fsm_run+0x74>)
 8000c24:	701a      	strb	r2, [r3, #0]
}
 8000c26:	bf00      	nop
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	2000009d 	.word	0x2000009d
 8000c30:	200000a3 	.word	0x200000a3
 8000c34:	20000003 	.word	0x20000003
 8000c38:	2000009f 	.word	0x2000009f
 8000c3c:	20000002 	.word	0x20000002
 8000c40:	200000a0 	.word	0x200000a0
 8000c44:	20000000 	.word	0x20000000
 8000c48:	200000a1 	.word	0x200000a1
 8000c4c:	2000009c 	.word	0x2000009c

08000c50 <global_init>:
uint8_t isBalanced = 1;

/**
 * @brief Initialize global variables
 */
void global_init(void) {
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
    currentState = STATE_INIT;
 8000c54:	4b12      	ldr	r3, [pc, #72]	@ (8000ca0 <global_init+0x50>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	701a      	strb	r2, [r3, #0]
    manualSubState = MANUAL_NS_RED_EW_GREEN;
 8000c5a:	4b12      	ldr	r3, [pc, #72]	@ (8000ca4 <global_init+0x54>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	701a      	strb	r2, [r3, #0]
    currentPhase = PHASE_NS_GREEN_EW_RED;
 8000c60:	4b11      	ldr	r3, [pc, #68]	@ (8000ca8 <global_init+0x58>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	701a      	strb	r2, [r3, #0]
    
    // Default balanced times
    redDuration = 5;
 8000c66:	4b11      	ldr	r3, [pc, #68]	@ (8000cac <global_init+0x5c>)
 8000c68:	2205      	movs	r2, #5
 8000c6a:	701a      	strb	r2, [r3, #0]
    yellowDuration = 2;
 8000c6c:	4b10      	ldr	r3, [pc, #64]	@ (8000cb0 <global_init+0x60>)
 8000c6e:	2202      	movs	r2, #2
 8000c70:	701a      	strb	r2, [r3, #0]
    greenDuration = 3;
 8000c72:	4b10      	ldr	r3, [pc, #64]	@ (8000cb4 <global_init+0x64>)
 8000c74:	2203      	movs	r2, #3
 8000c76:	701a      	strb	r2, [r3, #0]
    
    nsCountdown = 0;
 8000c78:	4b0f      	ldr	r3, [pc, #60]	@ (8000cb8 <global_init+0x68>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	701a      	strb	r2, [r3, #0]
    ewCountdown = 0;
 8000c7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000cbc <global_init+0x6c>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	701a      	strb	r2, [r3, #0]
    flashToggle = 0;
 8000c84:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc0 <global_init+0x70>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	701a      	strb	r2, [r3, #0]
    initDisplayCounter = 0;
 8000c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc4 <global_init+0x74>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	701a      	strb	r2, [r3, #0]
    isBalanced = 1;
 8000c90:	4b0d      	ldr	r3, [pc, #52]	@ (8000cc8 <global_init+0x78>)
 8000c92:	2201      	movs	r2, #1
 8000c94:	701a      	strb	r2, [r3, #0]
}
 8000c96:	bf00      	nop
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bc80      	pop	{r7}
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop
 8000ca0:	2000009d 	.word	0x2000009d
 8000ca4:	2000009e 	.word	0x2000009e
 8000ca8:	2000009f 	.word	0x2000009f
 8000cac:	20000000 	.word	0x20000000
 8000cb0:	20000001 	.word	0x20000001
 8000cb4:	20000002 	.word	0x20000002
 8000cb8:	200000a0 	.word	0x200000a0
 8000cbc:	200000a1 	.word	0x200000a1
 8000cc0:	200000a2 	.word	0x200000a2
 8000cc4:	200000a3 	.word	0x200000a3
 8000cc8:	20000003 	.word	0x20000003

08000ccc <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD (0x21 << 1) // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b086      	sub	sp, #24
 8000cd0:	af02      	add	r7, sp, #8
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000cd6:	79fb      	ldrb	r3, [r7, #7]
 8000cd8:	f023 030f 	bic.w	r3, r3, #15
 8000cdc:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	011b      	lsls	r3, r3, #4
 8000ce2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000ce4:	7bfb      	ldrb	r3, [r7, #15]
 8000ce6:	f043 030c 	orr.w	r3, r3, #12
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000cee:	7bfb      	ldrb	r3, [r7, #15]
 8000cf0:	f043 0308 	orr.w	r3, r3, #8
 8000cf4:	b2db      	uxtb	r3, r3
 8000cf6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000cf8:	7bbb      	ldrb	r3, [r7, #14]
 8000cfa:	f043 030c 	orr.w	r3, r3, #12
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000d02:	7bbb      	ldrb	r3, [r7, #14]
 8000d04:	f043 0308 	orr.w	r3, r3, #8
 8000d08:	b2db      	uxtb	r3, r3
 8000d0a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000d0c:	f107 0208 	add.w	r2, r7, #8
 8000d10:	2364      	movs	r3, #100	@ 0x64
 8000d12:	9300      	str	r3, [sp, #0]
 8000d14:	2304      	movs	r3, #4
 8000d16:	2142      	movs	r1, #66	@ 0x42
 8000d18:	4803      	ldr	r0, [pc, #12]	@ (8000d28 <lcd_send_cmd+0x5c>)
 8000d1a:	f001 fb7f 	bl	800241c <HAL_I2C_Master_Transmit>
}
 8000d1e:	bf00      	nop
 8000d20:	3710      	adds	r7, #16
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	200000a8 	.word	0x200000a8

08000d2c <lcd_send_data>:

void lcd_send_data (char data)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b086      	sub	sp, #24
 8000d30:	af02      	add	r7, sp, #8
 8000d32:	4603      	mov	r3, r0
 8000d34:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000d36:	79fb      	ldrb	r3, [r7, #7]
 8000d38:	f023 030f 	bic.w	r3, r3, #15
 8000d3c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000d3e:	79fb      	ldrb	r3, [r7, #7]
 8000d40:	011b      	lsls	r3, r3, #4
 8000d42:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000d44:	7bfb      	ldrb	r3, [r7, #15]
 8000d46:	f043 030d 	orr.w	r3, r3, #13
 8000d4a:	b2db      	uxtb	r3, r3
 8000d4c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000d4e:	7bfb      	ldrb	r3, [r7, #15]
 8000d50:	f043 0309 	orr.w	r3, r3, #9
 8000d54:	b2db      	uxtb	r3, r3
 8000d56:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000d58:	7bbb      	ldrb	r3, [r7, #14]
 8000d5a:	f043 030d 	orr.w	r3, r3, #13
 8000d5e:	b2db      	uxtb	r3, r3
 8000d60:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000d62:	7bbb      	ldrb	r3, [r7, #14]
 8000d64:	f043 0309 	orr.w	r3, r3, #9
 8000d68:	b2db      	uxtb	r3, r3
 8000d6a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000d6c:	f107 0208 	add.w	r2, r7, #8
 8000d70:	2364      	movs	r3, #100	@ 0x64
 8000d72:	9300      	str	r3, [sp, #0]
 8000d74:	2304      	movs	r3, #4
 8000d76:	2142      	movs	r1, #66	@ 0x42
 8000d78:	4803      	ldr	r0, [pc, #12]	@ (8000d88 <lcd_send_data+0x5c>)
 8000d7a:	f001 fb4f 	bl	800241c <HAL_I2C_Master_Transmit>
}
 8000d7e:	bf00      	nop
 8000d80:	3710      	adds	r7, #16
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	200000a8 	.word	0x200000a8

08000d8c <lcd_init>:

void lcd_init (void) {
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x33); /* set 4-bits interface */
 8000d90:	2033      	movs	r0, #51	@ 0x33
 8000d92:	f7ff ff9b 	bl	8000ccc <lcd_send_cmd>
	lcd_send_cmd (0x32);
 8000d96:	2032      	movs	r0, #50	@ 0x32
 8000d98:	f7ff ff98 	bl	8000ccc <lcd_send_cmd>
	HAL_Delay(50);
 8000d9c:	2032      	movs	r0, #50	@ 0x32
 8000d9e:	f000 fef1 	bl	8001b84 <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 8000da2:	2028      	movs	r0, #40	@ 0x28
 8000da4:	f7ff ff92 	bl	8000ccc <lcd_send_cmd>
	HAL_Delay(50);
 8000da8:	2032      	movs	r0, #50	@ 0x32
 8000daa:	f000 feeb 	bl	8001b84 <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 8000dae:	2001      	movs	r0, #1
 8000db0:	f7ff ff8c 	bl	8000ccc <lcd_send_cmd>
	HAL_Delay(50);
 8000db4:	2032      	movs	r0, #50	@ 0x32
 8000db6:	f000 fee5 	bl	8001b84 <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 8000dba:	2006      	movs	r0, #6
 8000dbc:	f7ff ff86 	bl	8000ccc <lcd_send_cmd>
	HAL_Delay(50);
 8000dc0:	2032      	movs	r0, #50	@ 0x32
 8000dc2:	f000 fedf 	bl	8001b84 <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */	
 8000dc6:	200c      	movs	r0, #12
 8000dc8:	f7ff ff80 	bl	8000ccc <lcd_send_cmd>
	HAL_Delay(50);
 8000dcc:	2032      	movs	r0, #50	@ 0x32
 8000dce:	f000 fed9 	bl	8001b84 <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 8000dd2:	2002      	movs	r0, #2
 8000dd4:	f7ff ff7a 	bl	8000ccc <lcd_send_cmd>
	HAL_Delay(50);
 8000dd8:	2032      	movs	r0, #50	@ 0x32
 8000dda:	f000 fed3 	bl	8001b84 <HAL_Delay>
	lcd_send_cmd (0x80);
 8000dde:	2080      	movs	r0, #128	@ 0x80
 8000de0:	f7ff ff74 	bl	8000ccc <lcd_send_cmd>
}
 8000de4:	bf00      	nop
 8000de6:	bd80      	pop	{r7, pc}

08000de8 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000df0:	e006      	b.n	8000e00 <lcd_send_string+0x18>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	1c5a      	adds	r2, r3, #1
 8000df6:	607a      	str	r2, [r7, #4]
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f7ff ff96 	bl	8000d2c <lcd_send_data>
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d1f4      	bne.n	8000df2 <lcd_send_string+0xa>
}
 8000e08:	bf00      	nop
 8000e0a:	bf00      	nop
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}

08000e12 <lcd_clear_display>:

void lcd_clear_display (void)
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x01); //clear display
 8000e16:	2001      	movs	r0, #1
 8000e18:	f7ff ff58 	bl	8000ccc <lcd_send_cmd>
}
 8000e1c:	bf00      	nop
 8000e1e:	bd80      	pop	{r7, pc}

08000e20 <lcd_goto_XY>:

void lcd_goto_XY (int row, int col)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
 8000e28:	6039      	str	r1, [r7, #0]
	uint8_t pos_Addr;
	if(row == 1) 
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	2b01      	cmp	r3, #1
 8000e2e:	d108      	bne.n	8000e42 <lcd_goto_XY+0x22>
	{
		pos_Addr = 0x80 + row - 1 + col;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	b2da      	uxtb	r2, r3
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	4413      	add	r3, r2
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	337f      	adds	r3, #127	@ 0x7f
 8000e3e:	73fb      	strb	r3, [r7, #15]
 8000e40:	e008      	b.n	8000e54 <lcd_goto_XY+0x34>
	}
	else
	{
		pos_Addr = 0x80 | (0x40 + col);
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	3340      	adds	r3, #64	@ 0x40
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	b25b      	sxtb	r3, r3
 8000e4c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e50:	b25b      	sxtb	r3, r3
 8000e52:	73fb      	strb	r3, [r7, #15]
	}
	lcd_send_cmd(pos_Addr);
 8000e54:	7bfb      	ldrb	r3, [r7, #15]
 8000e56:	4618      	mov	r0, r3
 8000e58:	f7ff ff38 	bl	8000ccc <lcd_send_cmd>
}
 8000e5c:	bf00      	nop
 8000e5e:	3710      	adds	r7, #16
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}

08000e64 <lcd_display_2lines>:

void lcd_display_2lines(char* line1, char* line2)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
 8000e6c:	6039      	str	r1, [r7, #0]
	lcd_clear_display();
 8000e6e:	f7ff ffd0 	bl	8000e12 <lcd_clear_display>
	lcd_goto_XY(1, 0);
 8000e72:	2100      	movs	r1, #0
 8000e74:	2001      	movs	r0, #1
 8000e76:	f7ff ffd3 	bl	8000e20 <lcd_goto_XY>
	lcd_send_string(line1);
 8000e7a:	6878      	ldr	r0, [r7, #4]
 8000e7c:	f7ff ffb4 	bl	8000de8 <lcd_send_string>
	lcd_goto_XY(2, 0);
 8000e80:	2100      	movs	r1, #0
 8000e82:	2002      	movs	r0, #2
 8000e84:	f7ff ffcc 	bl	8000e20 <lcd_goto_XY>
	lcd_send_string(line2);
 8000e88:	6838      	ldr	r0, [r7, #0]
 8000e8a:	f7ff ffad 	bl	8000de8 <lcd_send_string>
}
 8000e8e:	bf00      	nop
 8000e90:	3708      	adds	r7, #8
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
	...

08000e98 <light_init>:
static uint8_t ew_toggle_state = 0;

/**
 * @brief Initialize traffic light module
 */
void light_init(void) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
    // Turn off all lights
    light_off_all();
 8000e9c:	f000 f867 	bl	8000f6e <light_off_all>
    ns_toggle_state = 0;
 8000ea0:	4b03      	ldr	r3, [pc, #12]	@ (8000eb0 <light_init+0x18>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	701a      	strb	r2, [r3, #0]
    ew_toggle_state = 0;
 8000ea6:	4b03      	ldr	r3, [pc, #12]	@ (8000eb4 <light_init+0x1c>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	701a      	strb	r2, [r3, #0]
}
 8000eac:	bf00      	nop
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	200000a4 	.word	0x200000a4
 8000eb4:	200000a5 	.word	0x200000a5

08000eb8 <light_set_ns>:

/**
 * @brief Set North-South traffic light color
 * @param color: Light color to set
 */
void light_set_ns(LightColor color) {
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	71fb      	strb	r3, [r7, #7]
    // Set bit 0 (PA6)
    HAL_GPIO_WritePin(Ans_GPIO_Port, Ans_Pin, (color & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000ec2:	79fb      	ldrb	r3, [r7, #7]
 8000ec4:	f003 0301 	and.w	r3, r3, #1
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	461a      	mov	r2, r3
 8000ecc:	2110      	movs	r1, #16
 8000ece:	480b      	ldr	r0, [pc, #44]	@ (8000efc <light_set_ns+0x44>)
 8000ed0:	f001 f925 	bl	800211e <HAL_GPIO_WritePin>
    // Set bit 1 (PA7)
    HAL_GPIO_WritePin(Bns_GPIO_Port, Bns_Pin, (color & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000ed4:	79fb      	ldrb	r3, [r7, #7]
 8000ed6:	105b      	asrs	r3, r3, #1
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	f003 0301 	and.w	r3, r3, #1
 8000ede:	b2db      	uxtb	r3, r3
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ee6:	4805      	ldr	r0, [pc, #20]	@ (8000efc <light_set_ns+0x44>)
 8000ee8:	f001 f919 	bl	800211e <HAL_GPIO_WritePin>
    ns_toggle_state = 1;
 8000eec:	4b04      	ldr	r3, [pc, #16]	@ (8000f00 <light_set_ns+0x48>)
 8000eee:	2201      	movs	r2, #1
 8000ef0:	701a      	strb	r2, [r3, #0]
}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	40010c00 	.word	0x40010c00
 8000f00:	200000a4 	.word	0x200000a4

08000f04 <light_set_ew>:

/**
 * @brief Set East-West traffic light color
 * @param color: Light color to set
 */
void light_set_ew(LightColor color) {
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	71fb      	strb	r3, [r7, #7]
    // Set bit 0 (PA8)
    HAL_GPIO_WritePin(Aew_GPIO_Port, Aew_Pin, (color & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	f003 0301 	and.w	r3, r3, #1
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	461a      	mov	r2, r3
 8000f18:	2108      	movs	r1, #8
 8000f1a:	480a      	ldr	r0, [pc, #40]	@ (8000f44 <light_set_ew+0x40>)
 8000f1c:	f001 f8ff 	bl	800211e <HAL_GPIO_WritePin>
    // Set bit 1 (PA9)
    HAL_GPIO_WritePin(Bew_GPIO_Port, Bew_Pin, (color & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000f20:	79fb      	ldrb	r3, [r7, #7]
 8000f22:	105b      	asrs	r3, r3, #1
 8000f24:	b2db      	uxtb	r3, r3
 8000f26:	f003 0301 	and.w	r3, r3, #1
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	461a      	mov	r2, r3
 8000f2e:	2120      	movs	r1, #32
 8000f30:	4804      	ldr	r0, [pc, #16]	@ (8000f44 <light_set_ew+0x40>)
 8000f32:	f001 f8f4 	bl	800211e <HAL_GPIO_WritePin>
    ew_toggle_state = 1;
 8000f36:	4b04      	ldr	r3, [pc, #16]	@ (8000f48 <light_set_ew+0x44>)
 8000f38:	2201      	movs	r2, #1
 8000f3a:	701a      	strb	r2, [r3, #0]
}
 8000f3c:	bf00      	nop
 8000f3e:	3708      	adds	r7, #8
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	40010c00 	.word	0x40010c00
 8000f48:	200000a5 	.word	0x200000a5

08000f4c <light_set_both>:

/**
 * @brief Set both traffic lights to the same color
 * @param color: Light color to set
 */
void light_set_both(LightColor color) {
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	4603      	mov	r3, r0
 8000f54:	71fb      	strb	r3, [r7, #7]
    light_set_ns(color);
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f7ff ffad 	bl	8000eb8 <light_set_ns>
    light_set_ew(color);
 8000f5e:	79fb      	ldrb	r3, [r7, #7]
 8000f60:	4618      	mov	r0, r3
 8000f62:	f7ff ffcf 	bl	8000f04 <light_set_ew>
}
 8000f66:	bf00      	nop
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}

08000f6e <light_off_all>:

/**
 * @brief Turn off all traffic lights
 */
void light_off_all(void) {
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	af00      	add	r7, sp, #0
    light_set_ns(LIGHT_OFF);
 8000f72:	2000      	movs	r0, #0
 8000f74:	f7ff ffa0 	bl	8000eb8 <light_set_ns>
    light_set_ew(LIGHT_OFF);
 8000f78:	2000      	movs	r0, #0
 8000f7a:	f7ff ffc3 	bl	8000f04 <light_set_ew>
}
 8000f7e:	bf00      	nop
 8000f80:	bd80      	pop	{r7, pc}
	...

08000f84 <light_toggle_both>:

/**
 * @brief Toggle both traffic lights (for flashing)
 * @param color: Light color to toggle with
 */
void light_toggle_both(LightColor color) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	71fb      	strb	r3, [r7, #7]
    if (ns_toggle_state || ew_toggle_state) {
 8000f8e:	4b10      	ldr	r3, [pc, #64]	@ (8000fd0 <light_toggle_both+0x4c>)
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d103      	bne.n	8000f9e <light_toggle_both+0x1a>
 8000f96:	4b0f      	ldr	r3, [pc, #60]	@ (8000fd4 <light_toggle_both+0x50>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d008      	beq.n	8000fb0 <light_toggle_both+0x2c>
        light_off_all();
 8000f9e:	f7ff ffe6 	bl	8000f6e <light_off_all>
        ns_toggle_state = 0;
 8000fa2:	4b0b      	ldr	r3, [pc, #44]	@ (8000fd0 <light_toggle_both+0x4c>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	701a      	strb	r2, [r3, #0]
        ew_toggle_state = 0;
 8000fa8:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd4 <light_toggle_both+0x50>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	701a      	strb	r2, [r3, #0]
 8000fae:	e00a      	b.n	8000fc6 <light_toggle_both+0x42>
    } else {
        light_set_both(color);
 8000fb0:	79fb      	ldrb	r3, [r7, #7]
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f7ff ffca 	bl	8000f4c <light_set_both>
        ns_toggle_state = 1;
 8000fb8:	4b05      	ldr	r3, [pc, #20]	@ (8000fd0 <light_toggle_both+0x4c>)
 8000fba:	2201      	movs	r2, #1
 8000fbc:	701a      	strb	r2, [r3, #0]
        ew_toggle_state = 1;
 8000fbe:	4b05      	ldr	r3, [pc, #20]	@ (8000fd4 <light_toggle_both+0x50>)
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	701a      	strb	r2, [r3, #0]
    }
}
 8000fc4:	bf00      	nop
 8000fc6:	bf00      	nop
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	200000a4 	.word	0x200000a4
 8000fd4:	200000a5 	.word	0x200000a5

08000fd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fdc:	f000 fd70 	bl	8001ac0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fe0:	f000 f844 	bl	800106c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fe4:	f000 f928 	bl	8001238 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000fe8:	f000 f8fc 	bl	80011e4 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000fec:	f000 f8ae 	bl	800114c <MX_TIM2_Init>
  MX_I2C1_Init();
 8000ff0:	f000 f87e 	bl	80010f0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  
  // Initialize modules
  global_init();
 8000ff4:	f7ff fe2c 	bl	8000c50 <global_init>
  timer_init();
 8000ff8:	f000 fd04 	bl	8001a04 <timer_init>
  button_init();
 8000ffc:	f7ff f8a6 	bl	800014c <button_init>
  light_init();
 8001000:	f7ff ff4a 	bl	8000e98 <light_init>
  SCH_Init();
 8001004:	f000 f9e4 	bl	80013d0 <SCH_Init>
  fsm_init();
 8001008:	f7ff f9ca 	bl	80003a0 <fsm_init>
  
  // Initialize LCD
  lcd_init();
 800100c:	f7ff febe 	bl	8000d8c <lcd_init>
  
  // Add tasks to scheduler
  SCH_Add_Task(fsm_run, 0, 100);              // FSM run every 1 second
 8001010:	2264      	movs	r2, #100	@ 0x64
 8001012:	2100      	movs	r1, #0
 8001014:	480f      	ldr	r0, [pc, #60]	@ (8001054 <main+0x7c>)
 8001016:	f000 fa25 	bl	8001464 <SCH_Add_Task>
  SCH_Add_Task(fsm_button_scan, 0, 1);        // Button scan every 10ms
 800101a:	2201      	movs	r2, #1
 800101c:	2100      	movs	r1, #0
 800101e:	480e      	ldr	r0, [pc, #56]	@ (8001058 <main+0x80>)
 8001020:	f000 fa20 	bl	8001464 <SCH_Add_Task>
  SCH_Add_Task(fsm_countdown_update, 100, 100); // Countdown every 1 second
 8001024:	2264      	movs	r2, #100	@ 0x64
 8001026:	2164      	movs	r1, #100	@ 0x64
 8001028:	480c      	ldr	r0, [pc, #48]	@ (800105c <main+0x84>)
 800102a:	f000 fa1b 	bl	8001464 <SCH_Add_Task>
  SCH_Add_Task(fsm_lcd_update, 0, 10);        // LCD update every 100ms
 800102e:	220a      	movs	r2, #10
 8001030:	2100      	movs	r1, #0
 8001032:	480b      	ldr	r0, [pc, #44]	@ (8001060 <main+0x88>)
 8001034:	f000 fa16 	bl	8001464 <SCH_Add_Task>
  SCH_Add_Task(fsm_flash_update, 50, 50);     // Flash update every 500ms
 8001038:	2232      	movs	r2, #50	@ 0x32
 800103a:	2132      	movs	r1, #50	@ 0x32
 800103c:	4809      	ldr	r0, [pc, #36]	@ (8001064 <main+0x8c>)
 800103e:	f000 fa11 	bl	8001464 <SCH_Add_Task>
  
  // Start timer
  HAL_TIM_Base_Start_IT(&htim2);
 8001042:	4809      	ldr	r0, [pc, #36]	@ (8001068 <main+0x90>)
 8001044:	f002 f9a2 	bl	800338c <HAL_TIM_Base_Start_IT>
  
  // Display initial screen
  fsm_lcd_update();
 8001048:	f7ff f9d4 	bl	80003f4 <fsm_lcd_update>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SCH_Dispatch_Tasks();
 800104c:	f000 face 	bl	80015ec <SCH_Dispatch_Tasks>
 8001050:	e7fc      	b.n	800104c <main+0x74>
 8001052:	bf00      	nop
 8001054:	08000bbd 	.word	0x08000bbd
 8001058:	080006b9 	.word	0x080006b9
 800105c:	08000a19 	.word	0x08000a19
 8001060:	080003f5 	.word	0x080003f5
 8001064:	08000b45 	.word	0x08000b45
 8001068:	200000fc 	.word	0x200000fc

0800106c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b090      	sub	sp, #64	@ 0x40
 8001070:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001072:	f107 0318 	add.w	r3, r7, #24
 8001076:	2228      	movs	r2, #40	@ 0x28
 8001078:	2100      	movs	r1, #0
 800107a:	4618      	mov	r0, r3
 800107c:	f002 fe28 	bl	8003cd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001080:	1d3b      	adds	r3, r7, #4
 8001082:	2200      	movs	r2, #0
 8001084:	601a      	str	r2, [r3, #0]
 8001086:	605a      	str	r2, [r3, #4]
 8001088:	609a      	str	r2, [r3, #8]
 800108a:	60da      	str	r2, [r3, #12]
 800108c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800108e:	2302      	movs	r3, #2
 8001090:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001092:	2301      	movs	r3, #1
 8001094:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001096:	2310      	movs	r3, #16
 8001098:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800109a:	2302      	movs	r3, #2
 800109c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800109e:	2300      	movs	r3, #0
 80010a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80010a2:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80010a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010a8:	f107 0318 	add.w	r3, r7, #24
 80010ac:	4618      	mov	r0, r3
 80010ae:	f001 fd0d 	bl	8002acc <HAL_RCC_OscConfig>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <SystemClock_Config+0x50>
  {
    Error_Handler();
 80010b8:	f000 f984 	bl	80013c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010bc:	230f      	movs	r3, #15
 80010be:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010c0:	2302      	movs	r3, #2
 80010c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010c4:	2300      	movs	r3, #0
 80010c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ce:	2300      	movs	r3, #0
 80010d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010d2:	1d3b      	adds	r3, r7, #4
 80010d4:	2102      	movs	r1, #2
 80010d6:	4618      	mov	r0, r3
 80010d8:	f001 ff7a 	bl	8002fd0 <HAL_RCC_ClockConfig>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80010e2:	f000 f96f 	bl	80013c4 <Error_Handler>
  }
}
 80010e6:	bf00      	nop
 80010e8:	3740      	adds	r7, #64	@ 0x40
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
	...

080010f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010f4:	4b12      	ldr	r3, [pc, #72]	@ (8001140 <MX_I2C1_Init+0x50>)
 80010f6:	4a13      	ldr	r2, [pc, #76]	@ (8001144 <MX_I2C1_Init+0x54>)
 80010f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010fa:	4b11      	ldr	r3, [pc, #68]	@ (8001140 <MX_I2C1_Init+0x50>)
 80010fc:	4a12      	ldr	r2, [pc, #72]	@ (8001148 <MX_I2C1_Init+0x58>)
 80010fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001100:	4b0f      	ldr	r3, [pc, #60]	@ (8001140 <MX_I2C1_Init+0x50>)
 8001102:	2200      	movs	r2, #0
 8001104:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001106:	4b0e      	ldr	r3, [pc, #56]	@ (8001140 <MX_I2C1_Init+0x50>)
 8001108:	2200      	movs	r2, #0
 800110a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800110c:	4b0c      	ldr	r3, [pc, #48]	@ (8001140 <MX_I2C1_Init+0x50>)
 800110e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001112:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001114:	4b0a      	ldr	r3, [pc, #40]	@ (8001140 <MX_I2C1_Init+0x50>)
 8001116:	2200      	movs	r2, #0
 8001118:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800111a:	4b09      	ldr	r3, [pc, #36]	@ (8001140 <MX_I2C1_Init+0x50>)
 800111c:	2200      	movs	r2, #0
 800111e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001120:	4b07      	ldr	r3, [pc, #28]	@ (8001140 <MX_I2C1_Init+0x50>)
 8001122:	2200      	movs	r2, #0
 8001124:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001126:	4b06      	ldr	r3, [pc, #24]	@ (8001140 <MX_I2C1_Init+0x50>)
 8001128:	2200      	movs	r2, #0
 800112a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800112c:	4804      	ldr	r0, [pc, #16]	@ (8001140 <MX_I2C1_Init+0x50>)
 800112e:	f001 f831 	bl	8002194 <HAL_I2C_Init>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001138:	f000 f944 	bl	80013c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800113c:	bf00      	nop
 800113e:	bd80      	pop	{r7, pc}
 8001140:	200000a8 	.word	0x200000a8
 8001144:	40005400 	.word	0x40005400
 8001148:	000186a0 	.word	0x000186a0

0800114c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001152:	f107 0308 	add.w	r3, r7, #8
 8001156:	2200      	movs	r2, #0
 8001158:	601a      	str	r2, [r3, #0]
 800115a:	605a      	str	r2, [r3, #4]
 800115c:	609a      	str	r2, [r3, #8]
 800115e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001160:	463b      	mov	r3, r7
 8001162:	2200      	movs	r2, #0
 8001164:	601a      	str	r2, [r3, #0]
 8001166:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001168:	4b1d      	ldr	r3, [pc, #116]	@ (80011e0 <MX_TIM2_Init+0x94>)
 800116a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800116e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8001170:	4b1b      	ldr	r3, [pc, #108]	@ (80011e0 <MX_TIM2_Init+0x94>)
 8001172:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001176:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001178:	4b19      	ldr	r3, [pc, #100]	@ (80011e0 <MX_TIM2_Init+0x94>)
 800117a:	2200      	movs	r2, #0
 800117c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 800117e:	4b18      	ldr	r3, [pc, #96]	@ (80011e0 <MX_TIM2_Init+0x94>)
 8001180:	2263      	movs	r2, #99	@ 0x63
 8001182:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001184:	4b16      	ldr	r3, [pc, #88]	@ (80011e0 <MX_TIM2_Init+0x94>)
 8001186:	2200      	movs	r2, #0
 8001188:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800118a:	4b15      	ldr	r3, [pc, #84]	@ (80011e0 <MX_TIM2_Init+0x94>)
 800118c:	2200      	movs	r2, #0
 800118e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001190:	4813      	ldr	r0, [pc, #76]	@ (80011e0 <MX_TIM2_Init+0x94>)
 8001192:	f002 f8ab 	bl	80032ec <HAL_TIM_Base_Init>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800119c:	f000 f912 	bl	80013c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011a6:	f107 0308 	add.w	r3, r7, #8
 80011aa:	4619      	mov	r1, r3
 80011ac:	480c      	ldr	r0, [pc, #48]	@ (80011e0 <MX_TIM2_Init+0x94>)
 80011ae:	f002 fa2f 	bl	8003610 <HAL_TIM_ConfigClockSource>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80011b8:	f000 f904 	bl	80013c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011bc:	2300      	movs	r3, #0
 80011be:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011c0:	2300      	movs	r3, #0
 80011c2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011c4:	463b      	mov	r3, r7
 80011c6:	4619      	mov	r1, r3
 80011c8:	4805      	ldr	r0, [pc, #20]	@ (80011e0 <MX_TIM2_Init+0x94>)
 80011ca:	f002 fc11 	bl	80039f0 <HAL_TIMEx_MasterConfigSynchronization>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80011d4:	f000 f8f6 	bl	80013c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011d8:	bf00      	nop
 80011da:	3718      	adds	r7, #24
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	200000fc 	.word	0x200000fc

080011e4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011e8:	4b11      	ldr	r3, [pc, #68]	@ (8001230 <MX_USART2_UART_Init+0x4c>)
 80011ea:	4a12      	ldr	r2, [pc, #72]	@ (8001234 <MX_USART2_UART_Init+0x50>)
 80011ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011ee:	4b10      	ldr	r3, [pc, #64]	@ (8001230 <MX_USART2_UART_Init+0x4c>)
 80011f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001230 <MX_USART2_UART_Init+0x4c>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001230 <MX_USART2_UART_Init+0x4c>)
 80011fe:	2200      	movs	r2, #0
 8001200:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001202:	4b0b      	ldr	r3, [pc, #44]	@ (8001230 <MX_USART2_UART_Init+0x4c>)
 8001204:	2200      	movs	r2, #0
 8001206:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001208:	4b09      	ldr	r3, [pc, #36]	@ (8001230 <MX_USART2_UART_Init+0x4c>)
 800120a:	220c      	movs	r2, #12
 800120c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800120e:	4b08      	ldr	r3, [pc, #32]	@ (8001230 <MX_USART2_UART_Init+0x4c>)
 8001210:	2200      	movs	r2, #0
 8001212:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001214:	4b06      	ldr	r3, [pc, #24]	@ (8001230 <MX_USART2_UART_Init+0x4c>)
 8001216:	2200      	movs	r2, #0
 8001218:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800121a:	4805      	ldr	r0, [pc, #20]	@ (8001230 <MX_USART2_UART_Init+0x4c>)
 800121c:	f002 fc58 	bl	8003ad0 <HAL_UART_Init>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001226:	f000 f8cd 	bl	80013c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800122a:	bf00      	nop
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	20000144 	.word	0x20000144
 8001234:	40004400 	.word	0x40004400

08001238 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b088      	sub	sp, #32
 800123c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123e:	f107 0310 	add.w	r3, r7, #16
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	605a      	str	r2, [r3, #4]
 8001248:	609a      	str	r2, [r3, #8]
 800124a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800124c:	4b58      	ldr	r3, [pc, #352]	@ (80013b0 <MX_GPIO_Init+0x178>)
 800124e:	699b      	ldr	r3, [r3, #24]
 8001250:	4a57      	ldr	r2, [pc, #348]	@ (80013b0 <MX_GPIO_Init+0x178>)
 8001252:	f043 0310 	orr.w	r3, r3, #16
 8001256:	6193      	str	r3, [r2, #24]
 8001258:	4b55      	ldr	r3, [pc, #340]	@ (80013b0 <MX_GPIO_Init+0x178>)
 800125a:	699b      	ldr	r3, [r3, #24]
 800125c:	f003 0310 	and.w	r3, r3, #16
 8001260:	60fb      	str	r3, [r7, #12]
 8001262:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001264:	4b52      	ldr	r3, [pc, #328]	@ (80013b0 <MX_GPIO_Init+0x178>)
 8001266:	699b      	ldr	r3, [r3, #24]
 8001268:	4a51      	ldr	r2, [pc, #324]	@ (80013b0 <MX_GPIO_Init+0x178>)
 800126a:	f043 0320 	orr.w	r3, r3, #32
 800126e:	6193      	str	r3, [r2, #24]
 8001270:	4b4f      	ldr	r3, [pc, #316]	@ (80013b0 <MX_GPIO_Init+0x178>)
 8001272:	699b      	ldr	r3, [r3, #24]
 8001274:	f003 0320 	and.w	r3, r3, #32
 8001278:	60bb      	str	r3, [r7, #8]
 800127a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800127c:	4b4c      	ldr	r3, [pc, #304]	@ (80013b0 <MX_GPIO_Init+0x178>)
 800127e:	699b      	ldr	r3, [r3, #24]
 8001280:	4a4b      	ldr	r2, [pc, #300]	@ (80013b0 <MX_GPIO_Init+0x178>)
 8001282:	f043 0304 	orr.w	r3, r3, #4
 8001286:	6193      	str	r3, [r2, #24]
 8001288:	4b49      	ldr	r3, [pc, #292]	@ (80013b0 <MX_GPIO_Init+0x178>)
 800128a:	699b      	ldr	r3, [r3, #24]
 800128c:	f003 0304 	and.w	r3, r3, #4
 8001290:	607b      	str	r3, [r7, #4]
 8001292:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001294:	4b46      	ldr	r3, [pc, #280]	@ (80013b0 <MX_GPIO_Init+0x178>)
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	4a45      	ldr	r2, [pc, #276]	@ (80013b0 <MX_GPIO_Init+0x178>)
 800129a:	f043 0308 	orr.w	r3, r3, #8
 800129e:	6193      	str	r3, [r2, #24]
 80012a0:	4b43      	ldr	r3, [pc, #268]	@ (80013b0 <MX_GPIO_Init+0x178>)
 80012a2:	699b      	ldr	r3, [r3, #24]
 80012a4:	f003 0308 	and.w	r3, r3, #8
 80012a8:	603b      	str	r3, [r7, #0]
 80012aa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80012ac:	2200      	movs	r2, #0
 80012ae:	2120      	movs	r1, #32
 80012b0:	4840      	ldr	r0, [pc, #256]	@ (80013b4 <MX_GPIO_Init+0x17c>)
 80012b2:	f000 ff34 	bl	800211e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Bns_Pin|Aew_Pin|Ans_Pin|Bew_Pin, GPIO_PIN_RESET);
 80012b6:	2200      	movs	r2, #0
 80012b8:	f44f 6187 	mov.w	r1, #1080	@ 0x438
 80012bc:	483e      	ldr	r0, [pc, #248]	@ (80013b8 <MX_GPIO_Init+0x180>)
 80012be:	f000 ff2e 	bl	800211e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012c8:	4b3c      	ldr	r3, [pc, #240]	@ (80013bc <MX_GPIO_Init+0x184>)
 80012ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012cc:	2300      	movs	r3, #0
 80012ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012d0:	f107 0310 	add.w	r3, r7, #16
 80012d4:	4619      	mov	r1, r3
 80012d6:	483a      	ldr	r0, [pc, #232]	@ (80013c0 <MX_GPIO_Init+0x188>)
 80012d8:	f000 fd86 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button_1_Pin Button_2_Pin Button_3_Pin */
  GPIO_InitStruct.Pin = Button_1_Pin|Button_2_Pin|Button_3_Pin;
 80012dc:	2313      	movs	r3, #19
 80012de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012e0:	2300      	movs	r3, #0
 80012e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012e4:	2301      	movs	r3, #1
 80012e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e8:	f107 0310 	add.w	r3, r7, #16
 80012ec:	4619      	mov	r1, r3
 80012ee:	4831      	ldr	r0, [pc, #196]	@ (80013b4 <MX_GPIO_Init+0x17c>)
 80012f0:	f000 fd7a 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80012f4:	2320      	movs	r3, #32
 80012f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012f8:	2301      	movs	r3, #1
 80012fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	2300      	movs	r3, #0
 80012fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001300:	2302      	movs	r3, #2
 8001302:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001304:	f107 0310 	add.w	r3, r7, #16
 8001308:	4619      	mov	r1, r3
 800130a:	482a      	ldr	r0, [pc, #168]	@ (80013b4 <MX_GPIO_Init+0x17c>)
 800130c:	f000 fd6c 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_4_Pin */
  GPIO_InitStruct.Pin = Button_4_Pin;
 8001310:	2301      	movs	r3, #1
 8001312:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001314:	2300      	movs	r3, #0
 8001316:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001318:	2301      	movs	r3, #1
 800131a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Button_4_GPIO_Port, &GPIO_InitStruct);
 800131c:	f107 0310 	add.w	r3, r7, #16
 8001320:	4619      	mov	r1, r3
 8001322:	4825      	ldr	r0, [pc, #148]	@ (80013b8 <MX_GPIO_Init+0x180>)
 8001324:	f000 fd60 	bl	8001de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Bns_Pin Aew_Pin Ans_Pin Bew_Pin */
  GPIO_InitStruct.Pin = Bns_Pin|Aew_Pin|Ans_Pin|Bew_Pin;
 8001328:	f44f 6387 	mov.w	r3, #1080	@ 0x438
 800132c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800132e:	2301      	movs	r3, #1
 8001330:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001332:	2300      	movs	r3, #0
 8001334:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001336:	2302      	movs	r3, #2
 8001338:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800133a:	f107 0310 	add.w	r3, r7, #16
 800133e:	4619      	mov	r1, r3
 8001340:	481d      	ldr	r0, [pc, #116]	@ (80013b8 <MX_GPIO_Init+0x180>)
 8001342:	f000 fd51 	bl	8001de8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001346:	2200      	movs	r2, #0
 8001348:	2100      	movs	r1, #0
 800134a:	2028      	movs	r0, #40	@ 0x28
 800134c:	f000 fd15 	bl	8001d7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001350:	2028      	movs	r0, #40	@ 0x28
 8001352:	f000 fd2e 	bl	8001db2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  
  /*Configure GPIO pin Output Level for Traffic Lights */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001356:	2200      	movs	r2, #0
 8001358:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 800135c:	4815      	ldr	r0, [pc, #84]	@ (80013b4 <MX_GPIO_Init+0x17c>)
 800135e:	f000 fede 	bl	800211e <HAL_GPIO_WritePin>
  
  /*Configure GPIO pin Output Level for Buttons (pull-up, so default HIGH) */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_SET);
 8001362:	2201      	movs	r2, #1
 8001364:	f44f 6170 	mov.w	r1, #3840	@ 0xf00
 8001368:	4813      	ldr	r0, [pc, #76]	@ (80013b8 <MX_GPIO_Init+0x180>)
 800136a:	f000 fed8 	bl	800211e <HAL_GPIO_WritePin>
  
  /*Configure GPIO pins : Traffic Light Control Pins (PA6-PA9) */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800136e:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001372:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001374:	2301      	movs	r3, #1
 8001376:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001378:	2300      	movs	r3, #0
 800137a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800137c:	2302      	movs	r3, #2
 800137e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001380:	f107 0310 	add.w	r3, r7, #16
 8001384:	4619      	mov	r1, r3
 8001386:	480b      	ldr	r0, [pc, #44]	@ (80013b4 <MX_GPIO_Init+0x17c>)
 8001388:	f000 fd2e 	bl	8001de8 <HAL_GPIO_Init>
  
  /*Configure GPIO pins : Button Pins (PB8-PB11) - Pull-up inputs */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 800138c:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001390:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001392:	2300      	movs	r3, #0
 8001394:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001396:	2301      	movs	r3, #1
 8001398:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800139a:	f107 0310 	add.w	r3, r7, #16
 800139e:	4619      	mov	r1, r3
 80013a0:	4805      	ldr	r0, [pc, #20]	@ (80013b8 <MX_GPIO_Init+0x180>)
 80013a2:	f000 fd21 	bl	8001de8 <HAL_GPIO_Init>

  /* USER CODE END MX_GPIO_Init_2 */
}
 80013a6:	bf00      	nop
 80013a8:	3720      	adds	r7, #32
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40021000 	.word	0x40021000
 80013b4:	40010800 	.word	0x40010800
 80013b8:	40010c00 	.word	0x40010c00
 80013bc:	10110000 	.word	0x10110000
 80013c0:	40011000 	.word	0x40011000

080013c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013c8:	b672      	cpsid	i
}
 80013ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013cc:	bf00      	nop
 80013ce:	e7fd      	b.n	80013cc <Error_Handler+0x8>

080013d0 <SCH_Init>:
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	2300      	movs	r3, #0
 80013d8:	71fb      	strb	r3, [r7, #7]
 80013da:	e033      	b.n	8001444 <SCH_Init+0x74>
 80013dc:	79fa      	ldrb	r2, [r7, #7]
 80013de:	491f      	ldr	r1, [pc, #124]	@ (800145c <SCH_Init+0x8c>)
 80013e0:	4613      	mov	r3, r2
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	4413      	add	r3, r2
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	440b      	add	r3, r1
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	79fa      	ldrb	r2, [r7, #7]
 80013f0:	491a      	ldr	r1, [pc, #104]	@ (800145c <SCH_Init+0x8c>)
 80013f2:	4613      	mov	r3, r2
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	4413      	add	r3, r2
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	440b      	add	r3, r1
 80013fc:	3304      	adds	r3, #4
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	79fa      	ldrb	r2, [r7, #7]
 8001404:	4915      	ldr	r1, [pc, #84]	@ (800145c <SCH_Init+0x8c>)
 8001406:	4613      	mov	r3, r2
 8001408:	009b      	lsls	r3, r3, #2
 800140a:	4413      	add	r3, r2
 800140c:	009b      	lsls	r3, r3, #2
 800140e:	440b      	add	r3, r1
 8001410:	3308      	adds	r3, #8
 8001412:	2200      	movs	r2, #0
 8001414:	601a      	str	r2, [r3, #0]
 8001416:	79fa      	ldrb	r2, [r7, #7]
 8001418:	4910      	ldr	r1, [pc, #64]	@ (800145c <SCH_Init+0x8c>)
 800141a:	4613      	mov	r3, r2
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	4413      	add	r3, r2
 8001420:	009b      	lsls	r3, r3, #2
 8001422:	440b      	add	r3, r1
 8001424:	330c      	adds	r3, #12
 8001426:	2200      	movs	r2, #0
 8001428:	701a      	strb	r2, [r3, #0]
 800142a:	79fa      	ldrb	r2, [r7, #7]
 800142c:	490b      	ldr	r1, [pc, #44]	@ (800145c <SCH_Init+0x8c>)
 800142e:	4613      	mov	r3, r2
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	4413      	add	r3, r2
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	440b      	add	r3, r1
 8001438:	3310      	adds	r3, #16
 800143a:	2200      	movs	r2, #0
 800143c:	601a      	str	r2, [r3, #0]
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	3301      	adds	r3, #1
 8001442:	71fb      	strb	r3, [r7, #7]
 8001444:	79fb      	ldrb	r3, [r7, #7]
 8001446:	2b09      	cmp	r3, #9
 8001448:	d9c8      	bls.n	80013dc <SCH_Init+0xc>
 800144a:	4b05      	ldr	r3, [pc, #20]	@ (8001460 <SCH_Init+0x90>)
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	bf00      	nop
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	bc80      	pop	{r7}
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	2000018c 	.word	0x2000018c
 8001460:	20000254 	.word	0x20000254

08001464 <SCH_Add_Task>:
 8001464:	b480      	push	{r7}
 8001466:	b087      	sub	sp, #28
 8001468:	af00      	add	r7, sp, #0
 800146a:	60f8      	str	r0, [r7, #12]
 800146c:	60b9      	str	r1, [r7, #8]
 800146e:	607a      	str	r2, [r7, #4]
 8001470:	2300      	movs	r3, #0
 8001472:	75fb      	strb	r3, [r7, #23]
 8001474:	e002      	b.n	800147c <SCH_Add_Task+0x18>
 8001476:	7dfb      	ldrb	r3, [r7, #23]
 8001478:	3301      	adds	r3, #1
 800147a:	75fb      	strb	r3, [r7, #23]
 800147c:	7dfa      	ldrb	r2, [r7, #23]
 800147e:	4927      	ldr	r1, [pc, #156]	@ (800151c <SCH_Add_Task+0xb8>)
 8001480:	4613      	mov	r3, r2
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	4413      	add	r3, r2
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	440b      	add	r3, r1
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d002      	beq.n	8001496 <SCH_Add_Task+0x32>
 8001490:	7dfb      	ldrb	r3, [r7, #23]
 8001492:	2b09      	cmp	r3, #9
 8001494:	d9ef      	bls.n	8001476 <SCH_Add_Task+0x12>
 8001496:	7dfb      	ldrb	r3, [r7, #23]
 8001498:	2b0a      	cmp	r3, #10
 800149a:	d101      	bne.n	80014a0 <SCH_Add_Task+0x3c>
 800149c:	2300      	movs	r3, #0
 800149e:	e038      	b.n	8001512 <SCH_Add_Task+0xae>
 80014a0:	7dfa      	ldrb	r2, [r7, #23]
 80014a2:	491e      	ldr	r1, [pc, #120]	@ (800151c <SCH_Add_Task+0xb8>)
 80014a4:	4613      	mov	r3, r2
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	4413      	add	r3, r2
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	440b      	add	r3, r1
 80014ae:	68fa      	ldr	r2, [r7, #12]
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	7dfa      	ldrb	r2, [r7, #23]
 80014b4:	4919      	ldr	r1, [pc, #100]	@ (800151c <SCH_Add_Task+0xb8>)
 80014b6:	4613      	mov	r3, r2
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	4413      	add	r3, r2
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	440b      	add	r3, r1
 80014c0:	3304      	adds	r3, #4
 80014c2:	68ba      	ldr	r2, [r7, #8]
 80014c4:	601a      	str	r2, [r3, #0]
 80014c6:	7dfa      	ldrb	r2, [r7, #23]
 80014c8:	4914      	ldr	r1, [pc, #80]	@ (800151c <SCH_Add_Task+0xb8>)
 80014ca:	4613      	mov	r3, r2
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	4413      	add	r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	440b      	add	r3, r1
 80014d4:	3308      	adds	r3, #8
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	601a      	str	r2, [r3, #0]
 80014da:	7dfa      	ldrb	r2, [r7, #23]
 80014dc:	490f      	ldr	r1, [pc, #60]	@ (800151c <SCH_Add_Task+0xb8>)
 80014de:	4613      	mov	r3, r2
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	4413      	add	r3, r2
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	440b      	add	r3, r1
 80014e8:	330c      	adds	r3, #12
 80014ea:	2200      	movs	r2, #0
 80014ec:	701a      	strb	r2, [r3, #0]
 80014ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001520 <SCH_Add_Task+0xbc>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	3301      	adds	r3, #1
 80014f4:	4a0a      	ldr	r2, [pc, #40]	@ (8001520 <SCH_Add_Task+0xbc>)
 80014f6:	6013      	str	r3, [r2, #0]
 80014f8:	7dfa      	ldrb	r2, [r7, #23]
 80014fa:	4b09      	ldr	r3, [pc, #36]	@ (8001520 <SCH_Add_Task+0xbc>)
 80014fc:	6819      	ldr	r1, [r3, #0]
 80014fe:	4807      	ldr	r0, [pc, #28]	@ (800151c <SCH_Add_Task+0xb8>)
 8001500:	4613      	mov	r3, r2
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	4413      	add	r3, r2
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	4403      	add	r3, r0
 800150a:	3310      	adds	r3, #16
 800150c:	6019      	str	r1, [r3, #0]
 800150e:	4b04      	ldr	r3, [pc, #16]	@ (8001520 <SCH_Add_Task+0xbc>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4618      	mov	r0, r3
 8001514:	371c      	adds	r7, #28
 8001516:	46bd      	mov	sp, r7
 8001518:	bc80      	pop	{r7}
 800151a:	4770      	bx	lr
 800151c:	2000018c 	.word	0x2000018c
 8001520:	20000254 	.word	0x20000254

08001524 <SCH_Update>:
 8001524:	b480      	push	{r7}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	2300      	movs	r3, #0
 800152c:	71fb      	strb	r3, [r7, #7]
 800152e:	e051      	b.n	80015d4 <SCH_Update+0xb0>
 8001530:	79fa      	ldrb	r2, [r7, #7]
 8001532:	492d      	ldr	r1, [pc, #180]	@ (80015e8 <SCH_Update+0xc4>)
 8001534:	4613      	mov	r3, r2
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	4413      	add	r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	440b      	add	r3, r1
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d044      	beq.n	80015ce <SCH_Update+0xaa>
 8001544:	79fa      	ldrb	r2, [r7, #7]
 8001546:	4928      	ldr	r1, [pc, #160]	@ (80015e8 <SCH_Update+0xc4>)
 8001548:	4613      	mov	r3, r2
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	4413      	add	r3, r2
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	440b      	add	r3, r1
 8001552:	3304      	adds	r3, #4
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d012      	beq.n	8001580 <SCH_Update+0x5c>
 800155a:	79fa      	ldrb	r2, [r7, #7]
 800155c:	4922      	ldr	r1, [pc, #136]	@ (80015e8 <SCH_Update+0xc4>)
 800155e:	4613      	mov	r3, r2
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	4413      	add	r3, r2
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	440b      	add	r3, r1
 8001568:	3304      	adds	r3, #4
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	1e59      	subs	r1, r3, #1
 800156e:	481e      	ldr	r0, [pc, #120]	@ (80015e8 <SCH_Update+0xc4>)
 8001570:	4613      	mov	r3, r2
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	4413      	add	r3, r2
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	4403      	add	r3, r0
 800157a:	3304      	adds	r3, #4
 800157c:	6019      	str	r1, [r3, #0]
 800157e:	e026      	b.n	80015ce <SCH_Update+0xaa>
 8001580:	79fa      	ldrb	r2, [r7, #7]
 8001582:	4919      	ldr	r1, [pc, #100]	@ (80015e8 <SCH_Update+0xc4>)
 8001584:	4613      	mov	r3, r2
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	4413      	add	r3, r2
 800158a:	009b      	lsls	r3, r3, #2
 800158c:	440b      	add	r3, r1
 800158e:	330c      	adds	r3, #12
 8001590:	2201      	movs	r2, #1
 8001592:	701a      	strb	r2, [r3, #0]
 8001594:	79fa      	ldrb	r2, [r7, #7]
 8001596:	4914      	ldr	r1, [pc, #80]	@ (80015e8 <SCH_Update+0xc4>)
 8001598:	4613      	mov	r3, r2
 800159a:	009b      	lsls	r3, r3, #2
 800159c:	4413      	add	r3, r2
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	440b      	add	r3, r1
 80015a2:	3308      	adds	r3, #8
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d011      	beq.n	80015ce <SCH_Update+0xaa>
 80015aa:	79f9      	ldrb	r1, [r7, #7]
 80015ac:	79fa      	ldrb	r2, [r7, #7]
 80015ae:	480e      	ldr	r0, [pc, #56]	@ (80015e8 <SCH_Update+0xc4>)
 80015b0:	460b      	mov	r3, r1
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	440b      	add	r3, r1
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	4403      	add	r3, r0
 80015ba:	3308      	adds	r3, #8
 80015bc:	6819      	ldr	r1, [r3, #0]
 80015be:	480a      	ldr	r0, [pc, #40]	@ (80015e8 <SCH_Update+0xc4>)
 80015c0:	4613      	mov	r3, r2
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	4413      	add	r3, r2
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	4403      	add	r3, r0
 80015ca:	3304      	adds	r3, #4
 80015cc:	6019      	str	r1, [r3, #0]
 80015ce:	79fb      	ldrb	r3, [r7, #7]
 80015d0:	3301      	adds	r3, #1
 80015d2:	71fb      	strb	r3, [r7, #7]
 80015d4:	79fb      	ldrb	r3, [r7, #7]
 80015d6:	2b09      	cmp	r3, #9
 80015d8:	d9aa      	bls.n	8001530 <SCH_Update+0xc>
 80015da:	bf00      	nop
 80015dc:	bf00      	nop
 80015de:	370c      	adds	r7, #12
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bc80      	pop	{r7}
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	2000018c 	.word	0x2000018c

080015ec <SCH_Dispatch_Tasks>:
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	2300      	movs	r3, #0
 80015f4:	71fb      	strb	r3, [r7, #7]
 80015f6:	e037      	b.n	8001668 <SCH_Dispatch_Tasks+0x7c>
 80015f8:	79fa      	ldrb	r2, [r7, #7]
 80015fa:	491f      	ldr	r1, [pc, #124]	@ (8001678 <SCH_Dispatch_Tasks+0x8c>)
 80015fc:	4613      	mov	r3, r2
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	4413      	add	r3, r2
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	440b      	add	r3, r1
 8001606:	330c      	adds	r3, #12
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d029      	beq.n	8001662 <SCH_Dispatch_Tasks+0x76>
 800160e:	79fa      	ldrb	r2, [r7, #7]
 8001610:	4919      	ldr	r1, [pc, #100]	@ (8001678 <SCH_Dispatch_Tasks+0x8c>)
 8001612:	4613      	mov	r3, r2
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	4413      	add	r3, r2
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	440b      	add	r3, r1
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4798      	blx	r3
 8001620:	79fa      	ldrb	r2, [r7, #7]
 8001622:	4915      	ldr	r1, [pc, #84]	@ (8001678 <SCH_Dispatch_Tasks+0x8c>)
 8001624:	4613      	mov	r3, r2
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	4413      	add	r3, r2
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	440b      	add	r3, r1
 800162e:	330c      	adds	r3, #12
 8001630:	2200      	movs	r2, #0
 8001632:	701a      	strb	r2, [r3, #0]
 8001634:	79fa      	ldrb	r2, [r7, #7]
 8001636:	4910      	ldr	r1, [pc, #64]	@ (8001678 <SCH_Dispatch_Tasks+0x8c>)
 8001638:	4613      	mov	r3, r2
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	4413      	add	r3, r2
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	440b      	add	r3, r1
 8001642:	3308      	adds	r3, #8
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d10b      	bne.n	8001662 <SCH_Dispatch_Tasks+0x76>
 800164a:	79fa      	ldrb	r2, [r7, #7]
 800164c:	490a      	ldr	r1, [pc, #40]	@ (8001678 <SCH_Dispatch_Tasks+0x8c>)
 800164e:	4613      	mov	r3, r2
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	4413      	add	r3, r2
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	440b      	add	r3, r1
 8001658:	3310      	adds	r3, #16
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4618      	mov	r0, r3
 800165e:	f000 f80d 	bl	800167c <SCH_Delete_Task>
 8001662:	79fb      	ldrb	r3, [r7, #7]
 8001664:	3301      	adds	r3, #1
 8001666:	71fb      	strb	r3, [r7, #7]
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	2b09      	cmp	r3, #9
 800166c:	d9c4      	bls.n	80015f8 <SCH_Dispatch_Tasks+0xc>
 800166e:	bf00      	nop
 8001670:	bf00      	nop
 8001672:	3708      	adds	r7, #8
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	2000018c 	.word	0x2000018c

0800167c <SCH_Delete_Task>:
 800167c:	b480      	push	{r7}
 800167e:	b085      	sub	sp, #20
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	2300      	movs	r3, #0
 8001686:	73fb      	strb	r3, [r7, #15]
 8001688:	e041      	b.n	800170e <SCH_Delete_Task+0x92>
 800168a:	7bfa      	ldrb	r2, [r7, #15]
 800168c:	4924      	ldr	r1, [pc, #144]	@ (8001720 <SCH_Delete_Task+0xa4>)
 800168e:	4613      	mov	r3, r2
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	4413      	add	r3, r2
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	440b      	add	r3, r1
 8001698:	3310      	adds	r3, #16
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	687a      	ldr	r2, [r7, #4]
 800169e:	429a      	cmp	r2, r3
 80016a0:	d132      	bne.n	8001708 <SCH_Delete_Task+0x8c>
 80016a2:	7bfa      	ldrb	r2, [r7, #15]
 80016a4:	491e      	ldr	r1, [pc, #120]	@ (8001720 <SCH_Delete_Task+0xa4>)
 80016a6:	4613      	mov	r3, r2
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	4413      	add	r3, r2
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	440b      	add	r3, r1
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	7bfa      	ldrb	r2, [r7, #15]
 80016b6:	491a      	ldr	r1, [pc, #104]	@ (8001720 <SCH_Delete_Task+0xa4>)
 80016b8:	4613      	mov	r3, r2
 80016ba:	009b      	lsls	r3, r3, #2
 80016bc:	4413      	add	r3, r2
 80016be:	009b      	lsls	r3, r3, #2
 80016c0:	440b      	add	r3, r1
 80016c2:	3304      	adds	r3, #4
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
 80016c8:	7bfa      	ldrb	r2, [r7, #15]
 80016ca:	4915      	ldr	r1, [pc, #84]	@ (8001720 <SCH_Delete_Task+0xa4>)
 80016cc:	4613      	mov	r3, r2
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	4413      	add	r3, r2
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	440b      	add	r3, r1
 80016d6:	3308      	adds	r3, #8
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	7bfa      	ldrb	r2, [r7, #15]
 80016de:	4910      	ldr	r1, [pc, #64]	@ (8001720 <SCH_Delete_Task+0xa4>)
 80016e0:	4613      	mov	r3, r2
 80016e2:	009b      	lsls	r3, r3, #2
 80016e4:	4413      	add	r3, r2
 80016e6:	009b      	lsls	r3, r3, #2
 80016e8:	440b      	add	r3, r1
 80016ea:	330c      	adds	r3, #12
 80016ec:	2200      	movs	r2, #0
 80016ee:	701a      	strb	r2, [r3, #0]
 80016f0:	7bfa      	ldrb	r2, [r7, #15]
 80016f2:	490b      	ldr	r1, [pc, #44]	@ (8001720 <SCH_Delete_Task+0xa4>)
 80016f4:	4613      	mov	r3, r2
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	4413      	add	r3, r2
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	440b      	add	r3, r1
 80016fe:	3310      	adds	r3, #16
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	2301      	movs	r3, #1
 8001706:	e006      	b.n	8001716 <SCH_Delete_Task+0x9a>
 8001708:	7bfb      	ldrb	r3, [r7, #15]
 800170a:	3301      	adds	r3, #1
 800170c:	73fb      	strb	r3, [r7, #15]
 800170e:	7bfb      	ldrb	r3, [r7, #15]
 8001710:	2b09      	cmp	r3, #9
 8001712:	d9ba      	bls.n	800168a <SCH_Delete_Task+0xe>
 8001714:	2300      	movs	r3, #0
 8001716:	4618      	mov	r0, r3
 8001718:	3714      	adds	r7, #20
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr
 8001720:	2000018c 	.word	0x2000018c

08001724 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001724:	b480      	push	{r7}
 8001726:	b085      	sub	sp, #20
 8001728:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800172a:	4b15      	ldr	r3, [pc, #84]	@ (8001780 <HAL_MspInit+0x5c>)
 800172c:	699b      	ldr	r3, [r3, #24]
 800172e:	4a14      	ldr	r2, [pc, #80]	@ (8001780 <HAL_MspInit+0x5c>)
 8001730:	f043 0301 	orr.w	r3, r3, #1
 8001734:	6193      	str	r3, [r2, #24]
 8001736:	4b12      	ldr	r3, [pc, #72]	@ (8001780 <HAL_MspInit+0x5c>)
 8001738:	699b      	ldr	r3, [r3, #24]
 800173a:	f003 0301 	and.w	r3, r3, #1
 800173e:	60bb      	str	r3, [r7, #8]
 8001740:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001742:	4b0f      	ldr	r3, [pc, #60]	@ (8001780 <HAL_MspInit+0x5c>)
 8001744:	69db      	ldr	r3, [r3, #28]
 8001746:	4a0e      	ldr	r2, [pc, #56]	@ (8001780 <HAL_MspInit+0x5c>)
 8001748:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800174c:	61d3      	str	r3, [r2, #28]
 800174e:	4b0c      	ldr	r3, [pc, #48]	@ (8001780 <HAL_MspInit+0x5c>)
 8001750:	69db      	ldr	r3, [r3, #28]
 8001752:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001756:	607b      	str	r3, [r7, #4]
 8001758:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800175a:	4b0a      	ldr	r3, [pc, #40]	@ (8001784 <HAL_MspInit+0x60>)
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800176e:	60fb      	str	r3, [r7, #12]
 8001770:	4a04      	ldr	r2, [pc, #16]	@ (8001784 <HAL_MspInit+0x60>)
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001776:	bf00      	nop
 8001778:	3714      	adds	r7, #20
 800177a:	46bd      	mov	sp, r7
 800177c:	bc80      	pop	{r7}
 800177e:	4770      	bx	lr
 8001780:	40021000 	.word	0x40021000
 8001784:	40010000 	.word	0x40010000

08001788 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b08a      	sub	sp, #40	@ 0x28
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001790:	f107 0314 	add.w	r3, r7, #20
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	605a      	str	r2, [r3, #4]
 800179a:	609a      	str	r2, [r3, #8]
 800179c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a1d      	ldr	r2, [pc, #116]	@ (8001818 <HAL_I2C_MspInit+0x90>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d132      	bne.n	800180e <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a8:	4b1c      	ldr	r3, [pc, #112]	@ (800181c <HAL_I2C_MspInit+0x94>)
 80017aa:	699b      	ldr	r3, [r3, #24]
 80017ac:	4a1b      	ldr	r2, [pc, #108]	@ (800181c <HAL_I2C_MspInit+0x94>)
 80017ae:	f043 0308 	orr.w	r3, r3, #8
 80017b2:	6193      	str	r3, [r2, #24]
 80017b4:	4b19      	ldr	r3, [pc, #100]	@ (800181c <HAL_I2C_MspInit+0x94>)
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	f003 0308 	and.w	r3, r3, #8
 80017bc:	613b      	str	r3, [r7, #16]
 80017be:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80017c0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80017c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017c6:	2312      	movs	r3, #18
 80017c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017ca:	2303      	movs	r3, #3
 80017cc:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ce:	f107 0314 	add.w	r3, r7, #20
 80017d2:	4619      	mov	r1, r3
 80017d4:	4812      	ldr	r0, [pc, #72]	@ (8001820 <HAL_I2C_MspInit+0x98>)
 80017d6:	f000 fb07 	bl	8001de8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80017da:	4b12      	ldr	r3, [pc, #72]	@ (8001824 <HAL_I2C_MspInit+0x9c>)
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	627b      	str	r3, [r7, #36]	@ 0x24
 80017e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017e2:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80017e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80017e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ea:	f043 0302 	orr.w	r3, r3, #2
 80017ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80017f0:	4a0c      	ldr	r2, [pc, #48]	@ (8001824 <HAL_I2C_MspInit+0x9c>)
 80017f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f4:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017f6:	4b09      	ldr	r3, [pc, #36]	@ (800181c <HAL_I2C_MspInit+0x94>)
 80017f8:	69db      	ldr	r3, [r3, #28]
 80017fa:	4a08      	ldr	r2, [pc, #32]	@ (800181c <HAL_I2C_MspInit+0x94>)
 80017fc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001800:	61d3      	str	r3, [r2, #28]
 8001802:	4b06      	ldr	r3, [pc, #24]	@ (800181c <HAL_I2C_MspInit+0x94>)
 8001804:	69db      	ldr	r3, [r3, #28]
 8001806:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800180a:	60fb      	str	r3, [r7, #12]
 800180c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800180e:	bf00      	nop
 8001810:	3728      	adds	r7, #40	@ 0x28
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	40005400 	.word	0x40005400
 800181c:	40021000 	.word	0x40021000
 8001820:	40010c00 	.word	0x40010c00
 8001824:	40010000 	.word	0x40010000

08001828 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001838:	d113      	bne.n	8001862 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800183a:	4b0c      	ldr	r3, [pc, #48]	@ (800186c <HAL_TIM_Base_MspInit+0x44>)
 800183c:	69db      	ldr	r3, [r3, #28]
 800183e:	4a0b      	ldr	r2, [pc, #44]	@ (800186c <HAL_TIM_Base_MspInit+0x44>)
 8001840:	f043 0301 	orr.w	r3, r3, #1
 8001844:	61d3      	str	r3, [r2, #28]
 8001846:	4b09      	ldr	r3, [pc, #36]	@ (800186c <HAL_TIM_Base_MspInit+0x44>)
 8001848:	69db      	ldr	r3, [r3, #28]
 800184a:	f003 0301 	and.w	r3, r3, #1
 800184e:	60fb      	str	r3, [r7, #12]
 8001850:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001852:	2200      	movs	r2, #0
 8001854:	2100      	movs	r1, #0
 8001856:	201c      	movs	r0, #28
 8001858:	f000 fa8f 	bl	8001d7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800185c:	201c      	movs	r0, #28
 800185e:	f000 faa8 	bl	8001db2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001862:	bf00      	nop
 8001864:	3710      	adds	r7, #16
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40021000 	.word	0x40021000

08001870 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b088      	sub	sp, #32
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001878:	f107 0310 	add.w	r3, r7, #16
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]
 8001880:	605a      	str	r2, [r3, #4]
 8001882:	609a      	str	r2, [r3, #8]
 8001884:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a15      	ldr	r2, [pc, #84]	@ (80018e0 <HAL_UART_MspInit+0x70>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d123      	bne.n	80018d8 <HAL_UART_MspInit+0x68>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001890:	4b14      	ldr	r3, [pc, #80]	@ (80018e4 <HAL_UART_MspInit+0x74>)
 8001892:	69db      	ldr	r3, [r3, #28]
 8001894:	4a13      	ldr	r2, [pc, #76]	@ (80018e4 <HAL_UART_MspInit+0x74>)
 8001896:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800189a:	61d3      	str	r3, [r2, #28]
 800189c:	4b11      	ldr	r3, [pc, #68]	@ (80018e4 <HAL_UART_MspInit+0x74>)
 800189e:	69db      	ldr	r3, [r3, #28]
 80018a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018a4:	60fb      	str	r3, [r7, #12]
 80018a6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018a8:	4b0e      	ldr	r3, [pc, #56]	@ (80018e4 <HAL_UART_MspInit+0x74>)
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	4a0d      	ldr	r2, [pc, #52]	@ (80018e4 <HAL_UART_MspInit+0x74>)
 80018ae:	f043 0304 	orr.w	r3, r3, #4
 80018b2:	6193      	str	r3, [r2, #24]
 80018b4:	4b0b      	ldr	r3, [pc, #44]	@ (80018e4 <HAL_UART_MspInit+0x74>)
 80018b6:	699b      	ldr	r3, [r3, #24]
 80018b8:	f003 0304 	and.w	r3, r3, #4
 80018bc:	60bb      	str	r3, [r7, #8]
 80018be:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80018c0:	230c      	movs	r3, #12
 80018c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c4:	2302      	movs	r3, #2
 80018c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c8:	2302      	movs	r3, #2
 80018ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018cc:	f107 0310 	add.w	r3, r7, #16
 80018d0:	4619      	mov	r1, r3
 80018d2:	4805      	ldr	r0, [pc, #20]	@ (80018e8 <HAL_UART_MspInit+0x78>)
 80018d4:	f000 fa88 	bl	8001de8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80018d8:	bf00      	nop
 80018da:	3720      	adds	r7, #32
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40004400 	.word	0x40004400
 80018e4:	40021000 	.word	0x40021000
 80018e8:	40010800 	.word	0x40010800

080018ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018f0:	bf00      	nop
 80018f2:	e7fd      	b.n	80018f0 <NMI_Handler+0x4>

080018f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018f8:	bf00      	nop
 80018fa:	e7fd      	b.n	80018f8 <HardFault_Handler+0x4>

080018fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001900:	bf00      	nop
 8001902:	e7fd      	b.n	8001900 <MemManage_Handler+0x4>

08001904 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001908:	bf00      	nop
 800190a:	e7fd      	b.n	8001908 <BusFault_Handler+0x4>

0800190c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001910:	bf00      	nop
 8001912:	e7fd      	b.n	8001910 <UsageFault_Handler+0x4>

08001914 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001918:	bf00      	nop
 800191a:	46bd      	mov	sp, r7
 800191c:	bc80      	pop	{r7}
 800191e:	4770      	bx	lr

08001920 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001924:	bf00      	nop
 8001926:	46bd      	mov	sp, r7
 8001928:	bc80      	pop	{r7}
 800192a:	4770      	bx	lr

0800192c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001930:	bf00      	nop
 8001932:	46bd      	mov	sp, r7
 8001934:	bc80      	pop	{r7}
 8001936:	4770      	bx	lr

08001938 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800193c:	f000 f906 	bl	8001b4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001940:	bf00      	nop
 8001942:	bd80      	pop	{r7, pc}

08001944 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001948:	4802      	ldr	r0, [pc, #8]	@ (8001954 <TIM2_IRQHandler+0x10>)
 800194a:	f001 fd71 	bl	8003430 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800194e:	bf00      	nop
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	200000fc 	.word	0x200000fc

08001958 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800195c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001960:	f000 fbf6 	bl	8002150 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001964:	bf00      	nop
 8001966:	bd80      	pop	{r7, pc}

08001968 <HAL_TIM_PeriodElapsedCallback>:
/**
  * @brief Timer period elapsed callback
  * @param htim: Timer handle
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2) {
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001978:	d103      	bne.n	8001982 <HAL_TIM_PeriodElapsedCallback+0x1a>
    // Call timer_run every 10ms
	  SCH_Update();
 800197a:	f7ff fdd3 	bl	8001524 <SCH_Update>
    timer_run();
 800197e:	f000 f857 	bl	8001a30 <timer_run>
  }
}
 8001982:	bf00      	nop
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
	...

0800198c <_sbrk>:
 800198c:	b580      	push	{r7, lr}
 800198e:	b086      	sub	sp, #24
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	4a14      	ldr	r2, [pc, #80]	@ (80019e8 <_sbrk+0x5c>)
 8001996:	4b15      	ldr	r3, [pc, #84]	@ (80019ec <_sbrk+0x60>)
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	617b      	str	r3, [r7, #20]
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	613b      	str	r3, [r7, #16]
 80019a0:	4b13      	ldr	r3, [pc, #76]	@ (80019f0 <_sbrk+0x64>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d102      	bne.n	80019ae <_sbrk+0x22>
 80019a8:	4b11      	ldr	r3, [pc, #68]	@ (80019f0 <_sbrk+0x64>)
 80019aa:	4a12      	ldr	r2, [pc, #72]	@ (80019f4 <_sbrk+0x68>)
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	4b10      	ldr	r3, [pc, #64]	@ (80019f0 <_sbrk+0x64>)
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4413      	add	r3, r2
 80019b6:	693a      	ldr	r2, [r7, #16]
 80019b8:	429a      	cmp	r2, r3
 80019ba:	d207      	bcs.n	80019cc <_sbrk+0x40>
 80019bc:	f002 f990 	bl	8003ce0 <__errno>
 80019c0:	4603      	mov	r3, r0
 80019c2:	220c      	movs	r2, #12
 80019c4:	601a      	str	r2, [r3, #0]
 80019c6:	f04f 33ff 	mov.w	r3, #4294967295
 80019ca:	e009      	b.n	80019e0 <_sbrk+0x54>
 80019cc:	4b08      	ldr	r3, [pc, #32]	@ (80019f0 <_sbrk+0x64>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	60fb      	str	r3, [r7, #12]
 80019d2:	4b07      	ldr	r3, [pc, #28]	@ (80019f0 <_sbrk+0x64>)
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4413      	add	r3, r2
 80019da:	4a05      	ldr	r2, [pc, #20]	@ (80019f0 <_sbrk+0x64>)
 80019dc:	6013      	str	r3, [r2, #0]
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	4618      	mov	r0, r3
 80019e2:	3718      	adds	r7, #24
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	20005000 	.word	0x20005000
 80019ec:	00000400 	.word	0x00000400
 80019f0:	20000258 	.word	0x20000258
 80019f4:	200003b0 	.word	0x200003b0

080019f8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019fc:	bf00      	nop
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bc80      	pop	{r7}
 8001a02:	4770      	bx	lr

08001a04 <timer_init>:
uint16_t timer_counter_1s = 0;

/**
 * @brief Initialize timer variables
 */
void timer_init(void) {
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
    timer_flag_10ms = 0;
 8001a08:	4b06      	ldr	r3, [pc, #24]	@ (8001a24 <timer_init+0x20>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	701a      	strb	r2, [r3, #0]
    timer_flag_1s = 0;
 8001a0e:	4b06      	ldr	r3, [pc, #24]	@ (8001a28 <timer_init+0x24>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	701a      	strb	r2, [r3, #0]
    timer_counter_1s = 0;
 8001a14:	4b05      	ldr	r3, [pc, #20]	@ (8001a2c <timer_init+0x28>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	801a      	strh	r2, [r3, #0]
}
 8001a1a:	bf00      	nop
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bc80      	pop	{r7}
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	2000025c 	.word	0x2000025c
 8001a28:	2000025d 	.word	0x2000025d
 8001a2c:	2000025e 	.word	0x2000025e

08001a30 <timer_run>:

/**
 * @brief Timer interrupt handler - called every 10ms
 * This function is called from HAL_TIM_PeriodElapsedCallback
 */
void timer_run(void) {
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
    // Set 10ms flag
    timer_flag_10ms = 1;
 8001a34:	4b0c      	ldr	r3, [pc, #48]	@ (8001a68 <timer_run+0x38>)
 8001a36:	2201      	movs	r2, #1
 8001a38:	701a      	strb	r2, [r3, #0]
    
    // Update button states (debouncing)
    button_reading();
 8001a3a:	f7fe fc05 	bl	8000248 <button_reading>
    
    // Run scheduler
    SCH_Update();
 8001a3e:	f7ff fd71 	bl	8001524 <SCH_Update>
    
    // Count to 1 second
    timer_counter_1s++;
 8001a42:	4b0a      	ldr	r3, [pc, #40]	@ (8001a6c <timer_run+0x3c>)
 8001a44:	881b      	ldrh	r3, [r3, #0]
 8001a46:	3301      	adds	r3, #1
 8001a48:	b29a      	uxth	r2, r3
 8001a4a:	4b08      	ldr	r3, [pc, #32]	@ (8001a6c <timer_run+0x3c>)
 8001a4c:	801a      	strh	r2, [r3, #0]
    if (timer_counter_1s >= 100) { // 100 * 10ms = 1s
 8001a4e:	4b07      	ldr	r3, [pc, #28]	@ (8001a6c <timer_run+0x3c>)
 8001a50:	881b      	ldrh	r3, [r3, #0]
 8001a52:	2b63      	cmp	r3, #99	@ 0x63
 8001a54:	d905      	bls.n	8001a62 <timer_run+0x32>
        timer_counter_1s = 0;
 8001a56:	4b05      	ldr	r3, [pc, #20]	@ (8001a6c <timer_run+0x3c>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	801a      	strh	r2, [r3, #0]
        timer_flag_1s = 1;
 8001a5c:	4b04      	ldr	r3, [pc, #16]	@ (8001a70 <timer_run+0x40>)
 8001a5e:	2201      	movs	r2, #1
 8001a60:	701a      	strb	r2, [r3, #0]
    }
}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	2000025c 	.word	0x2000025c
 8001a6c:	2000025e 	.word	0x2000025e
 8001a70:	2000025d 	.word	0x2000025d

08001a74 <Reset_Handler>:
 8001a74:	f7ff ffc0 	bl	80019f8 <SystemInit>
 8001a78:	480b      	ldr	r0, [pc, #44]	@ (8001aa8 <LoopFillZerobss+0xe>)
 8001a7a:	490c      	ldr	r1, [pc, #48]	@ (8001aac <LoopFillZerobss+0x12>)
 8001a7c:	4a0c      	ldr	r2, [pc, #48]	@ (8001ab0 <LoopFillZerobss+0x16>)
 8001a7e:	2300      	movs	r3, #0
 8001a80:	e002      	b.n	8001a88 <LoopCopyDataInit>

08001a82 <CopyDataInit>:
 8001a82:	58d4      	ldr	r4, [r2, r3]
 8001a84:	50c4      	str	r4, [r0, r3]
 8001a86:	3304      	adds	r3, #4

08001a88 <LoopCopyDataInit>:
 8001a88:	18c4      	adds	r4, r0, r3
 8001a8a:	428c      	cmp	r4, r1
 8001a8c:	d3f9      	bcc.n	8001a82 <CopyDataInit>
 8001a8e:	4a09      	ldr	r2, [pc, #36]	@ (8001ab4 <LoopFillZerobss+0x1a>)
 8001a90:	4c09      	ldr	r4, [pc, #36]	@ (8001ab8 <LoopFillZerobss+0x1e>)
 8001a92:	2300      	movs	r3, #0
 8001a94:	e001      	b.n	8001a9a <LoopFillZerobss>

08001a96 <FillZerobss>:
 8001a96:	6013      	str	r3, [r2, #0]
 8001a98:	3204      	adds	r2, #4

08001a9a <LoopFillZerobss>:
 8001a9a:	42a2      	cmp	r2, r4
 8001a9c:	d3fb      	bcc.n	8001a96 <FillZerobss>
 8001a9e:	f002 f925 	bl	8003cec <__libc_init_array>
 8001aa2:	f7ff fa99 	bl	8000fd8 <main>
 8001aa6:	4770      	bx	lr
 8001aa8:	20000000 	.word	0x20000000
 8001aac:	20000060 	.word	0x20000060
 8001ab0:	080047d0 	.word	0x080047d0
 8001ab4:	20000060 	.word	0x20000060
 8001ab8:	200003ac 	.word	0x200003ac

08001abc <ADC1_2_IRQHandler>:
 8001abc:	e7fe      	b.n	8001abc <ADC1_2_IRQHandler>
	...

08001ac0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ac4:	4b08      	ldr	r3, [pc, #32]	@ (8001ae8 <HAL_Init+0x28>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a07      	ldr	r2, [pc, #28]	@ (8001ae8 <HAL_Init+0x28>)
 8001aca:	f043 0310 	orr.w	r3, r3, #16
 8001ace:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ad0:	2003      	movs	r0, #3
 8001ad2:	f000 f947 	bl	8001d64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ad6:	2000      	movs	r0, #0
 8001ad8:	f000 f808 	bl	8001aec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001adc:	f7ff fe22 	bl	8001724 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	40022000 	.word	0x40022000

08001aec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001af4:	4b12      	ldr	r3, [pc, #72]	@ (8001b40 <HAL_InitTick+0x54>)
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	4b12      	ldr	r3, [pc, #72]	@ (8001b44 <HAL_InitTick+0x58>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	4619      	mov	r1, r3
 8001afe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b02:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f000 f95f 	bl	8001dce <HAL_SYSTICK_Config>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e00e      	b.n	8001b38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2b0f      	cmp	r3, #15
 8001b1e:	d80a      	bhi.n	8001b36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b20:	2200      	movs	r2, #0
 8001b22:	6879      	ldr	r1, [r7, #4]
 8001b24:	f04f 30ff 	mov.w	r0, #4294967295
 8001b28:	f000 f927 	bl	8001d7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b2c:	4a06      	ldr	r2, [pc, #24]	@ (8001b48 <HAL_InitTick+0x5c>)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b32:	2300      	movs	r3, #0
 8001b34:	e000      	b.n	8001b38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3708      	adds	r7, #8
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	20000004 	.word	0x20000004
 8001b44:	2000000c 	.word	0x2000000c
 8001b48:	20000008 	.word	0x20000008

08001b4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b50:	4b05      	ldr	r3, [pc, #20]	@ (8001b68 <HAL_IncTick+0x1c>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	461a      	mov	r2, r3
 8001b56:	4b05      	ldr	r3, [pc, #20]	@ (8001b6c <HAL_IncTick+0x20>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4413      	add	r3, r2
 8001b5c:	4a03      	ldr	r2, [pc, #12]	@ (8001b6c <HAL_IncTick+0x20>)
 8001b5e:	6013      	str	r3, [r2, #0]
}
 8001b60:	bf00      	nop
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bc80      	pop	{r7}
 8001b66:	4770      	bx	lr
 8001b68:	2000000c 	.word	0x2000000c
 8001b6c:	20000260 	.word	0x20000260

08001b70 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  return uwTick;
 8001b74:	4b02      	ldr	r3, [pc, #8]	@ (8001b80 <HAL_GetTick+0x10>)
 8001b76:	681b      	ldr	r3, [r3, #0]
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bc80      	pop	{r7}
 8001b7e:	4770      	bx	lr
 8001b80:	20000260 	.word	0x20000260

08001b84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b8c:	f7ff fff0 	bl	8001b70 <HAL_GetTick>
 8001b90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b9c:	d005      	beq.n	8001baa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc8 <HAL_Delay+0x44>)
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001baa:	bf00      	nop
 8001bac:	f7ff ffe0 	bl	8001b70 <HAL_GetTick>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	68fa      	ldr	r2, [r7, #12]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d8f7      	bhi.n	8001bac <HAL_Delay+0x28>
  {
  }
}
 8001bbc:	bf00      	nop
 8001bbe:	bf00      	nop
 8001bc0:	3710      	adds	r7, #16
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	2000000c 	.word	0x2000000c

08001bcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f003 0307 	and.w	r3, r3, #7
 8001bda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8001c10 <__NVIC_SetPriorityGrouping+0x44>)
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001be2:	68ba      	ldr	r2, [r7, #8]
 8001be4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001be8:	4013      	ands	r3, r2
 8001bea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bf4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bf8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bfe:	4a04      	ldr	r2, [pc, #16]	@ (8001c10 <__NVIC_SetPriorityGrouping+0x44>)
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	60d3      	str	r3, [r2, #12]
}
 8001c04:	bf00      	nop
 8001c06:	3714      	adds	r7, #20
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bc80      	pop	{r7}
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	e000ed00 	.word	0xe000ed00

08001c14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c18:	4b04      	ldr	r3, [pc, #16]	@ (8001c2c <__NVIC_GetPriorityGrouping+0x18>)
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	0a1b      	lsrs	r3, r3, #8
 8001c1e:	f003 0307 	and.w	r3, r3, #7
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bc80      	pop	{r7}
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	e000ed00 	.word	0xe000ed00

08001c30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4603      	mov	r3, r0
 8001c38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	db0b      	blt.n	8001c5a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c42:	79fb      	ldrb	r3, [r7, #7]
 8001c44:	f003 021f 	and.w	r2, r3, #31
 8001c48:	4906      	ldr	r1, [pc, #24]	@ (8001c64 <__NVIC_EnableIRQ+0x34>)
 8001c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c4e:	095b      	lsrs	r3, r3, #5
 8001c50:	2001      	movs	r0, #1
 8001c52:	fa00 f202 	lsl.w	r2, r0, r2
 8001c56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c5a:	bf00      	nop
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bc80      	pop	{r7}
 8001c62:	4770      	bx	lr
 8001c64:	e000e100 	.word	0xe000e100

08001c68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	4603      	mov	r3, r0
 8001c70:	6039      	str	r1, [r7, #0]
 8001c72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	db0a      	blt.n	8001c92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	b2da      	uxtb	r2, r3
 8001c80:	490c      	ldr	r1, [pc, #48]	@ (8001cb4 <__NVIC_SetPriority+0x4c>)
 8001c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c86:	0112      	lsls	r2, r2, #4
 8001c88:	b2d2      	uxtb	r2, r2
 8001c8a:	440b      	add	r3, r1
 8001c8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c90:	e00a      	b.n	8001ca8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	b2da      	uxtb	r2, r3
 8001c96:	4908      	ldr	r1, [pc, #32]	@ (8001cb8 <__NVIC_SetPriority+0x50>)
 8001c98:	79fb      	ldrb	r3, [r7, #7]
 8001c9a:	f003 030f 	and.w	r3, r3, #15
 8001c9e:	3b04      	subs	r3, #4
 8001ca0:	0112      	lsls	r2, r2, #4
 8001ca2:	b2d2      	uxtb	r2, r2
 8001ca4:	440b      	add	r3, r1
 8001ca6:	761a      	strb	r2, [r3, #24]
}
 8001ca8:	bf00      	nop
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bc80      	pop	{r7}
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	e000e100 	.word	0xe000e100
 8001cb8:	e000ed00 	.word	0xe000ed00

08001cbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b089      	sub	sp, #36	@ 0x24
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	60b9      	str	r1, [r7, #8]
 8001cc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	f003 0307 	and.w	r3, r3, #7
 8001cce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	f1c3 0307 	rsb	r3, r3, #7
 8001cd6:	2b04      	cmp	r3, #4
 8001cd8:	bf28      	it	cs
 8001cda:	2304      	movcs	r3, #4
 8001cdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	3304      	adds	r3, #4
 8001ce2:	2b06      	cmp	r3, #6
 8001ce4:	d902      	bls.n	8001cec <NVIC_EncodePriority+0x30>
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	3b03      	subs	r3, #3
 8001cea:	e000      	b.n	8001cee <NVIC_EncodePriority+0x32>
 8001cec:	2300      	movs	r3, #0
 8001cee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8001cf4:	69bb      	ldr	r3, [r7, #24]
 8001cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfa:	43da      	mvns	r2, r3
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	401a      	ands	r2, r3
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d04:	f04f 31ff 	mov.w	r1, #4294967295
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d0e:	43d9      	mvns	r1, r3
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d14:	4313      	orrs	r3, r2
         );
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3724      	adds	r7, #36	@ 0x24
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bc80      	pop	{r7}
 8001d1e:	4770      	bx	lr

08001d20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	3b01      	subs	r3, #1
 8001d2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d30:	d301      	bcc.n	8001d36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d32:	2301      	movs	r3, #1
 8001d34:	e00f      	b.n	8001d56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d36:	4a0a      	ldr	r2, [pc, #40]	@ (8001d60 <SysTick_Config+0x40>)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	3b01      	subs	r3, #1
 8001d3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d3e:	210f      	movs	r1, #15
 8001d40:	f04f 30ff 	mov.w	r0, #4294967295
 8001d44:	f7ff ff90 	bl	8001c68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d48:	4b05      	ldr	r3, [pc, #20]	@ (8001d60 <SysTick_Config+0x40>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d4e:	4b04      	ldr	r3, [pc, #16]	@ (8001d60 <SysTick_Config+0x40>)
 8001d50:	2207      	movs	r2, #7
 8001d52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	e000e010 	.word	0xe000e010

08001d64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f7ff ff2d 	bl	8001bcc <__NVIC_SetPriorityGrouping>
}
 8001d72:	bf00      	nop
 8001d74:	3708      	adds	r7, #8
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}

08001d7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d7a:	b580      	push	{r7, lr}
 8001d7c:	b086      	sub	sp, #24
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	4603      	mov	r3, r0
 8001d82:	60b9      	str	r1, [r7, #8]
 8001d84:	607a      	str	r2, [r7, #4]
 8001d86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d8c:	f7ff ff42 	bl	8001c14 <__NVIC_GetPriorityGrouping>
 8001d90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	68b9      	ldr	r1, [r7, #8]
 8001d96:	6978      	ldr	r0, [r7, #20]
 8001d98:	f7ff ff90 	bl	8001cbc <NVIC_EncodePriority>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001da2:	4611      	mov	r1, r2
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff ff5f 	bl	8001c68 <__NVIC_SetPriority>
}
 8001daa:	bf00      	nop
 8001dac:	3718      	adds	r7, #24
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001db2:	b580      	push	{r7, lr}
 8001db4:	b082      	sub	sp, #8
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	4603      	mov	r3, r0
 8001dba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7ff ff35 	bl	8001c30 <__NVIC_EnableIRQ>
}
 8001dc6:	bf00      	nop
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b082      	sub	sp, #8
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f7ff ffa2 	bl	8001d20 <SysTick_Config>
 8001ddc:	4603      	mov	r3, r0
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
	...

08001de8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b08b      	sub	sp, #44	@ 0x2c
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
 8001df0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001df2:	2300      	movs	r3, #0
 8001df4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001df6:	2300      	movs	r3, #0
 8001df8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dfa:	e169      	b.n	80020d0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	69fa      	ldr	r2, [r7, #28]
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e10:	69ba      	ldr	r2, [r7, #24]
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	429a      	cmp	r2, r3
 8001e16:	f040 8158 	bne.w	80020ca <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	4a9a      	ldr	r2, [pc, #616]	@ (8002088 <HAL_GPIO_Init+0x2a0>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d05e      	beq.n	8001ee2 <HAL_GPIO_Init+0xfa>
 8001e24:	4a98      	ldr	r2, [pc, #608]	@ (8002088 <HAL_GPIO_Init+0x2a0>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d875      	bhi.n	8001f16 <HAL_GPIO_Init+0x12e>
 8001e2a:	4a98      	ldr	r2, [pc, #608]	@ (800208c <HAL_GPIO_Init+0x2a4>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d058      	beq.n	8001ee2 <HAL_GPIO_Init+0xfa>
 8001e30:	4a96      	ldr	r2, [pc, #600]	@ (800208c <HAL_GPIO_Init+0x2a4>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d86f      	bhi.n	8001f16 <HAL_GPIO_Init+0x12e>
 8001e36:	4a96      	ldr	r2, [pc, #600]	@ (8002090 <HAL_GPIO_Init+0x2a8>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d052      	beq.n	8001ee2 <HAL_GPIO_Init+0xfa>
 8001e3c:	4a94      	ldr	r2, [pc, #592]	@ (8002090 <HAL_GPIO_Init+0x2a8>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d869      	bhi.n	8001f16 <HAL_GPIO_Init+0x12e>
 8001e42:	4a94      	ldr	r2, [pc, #592]	@ (8002094 <HAL_GPIO_Init+0x2ac>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d04c      	beq.n	8001ee2 <HAL_GPIO_Init+0xfa>
 8001e48:	4a92      	ldr	r2, [pc, #584]	@ (8002094 <HAL_GPIO_Init+0x2ac>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d863      	bhi.n	8001f16 <HAL_GPIO_Init+0x12e>
 8001e4e:	4a92      	ldr	r2, [pc, #584]	@ (8002098 <HAL_GPIO_Init+0x2b0>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d046      	beq.n	8001ee2 <HAL_GPIO_Init+0xfa>
 8001e54:	4a90      	ldr	r2, [pc, #576]	@ (8002098 <HAL_GPIO_Init+0x2b0>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d85d      	bhi.n	8001f16 <HAL_GPIO_Init+0x12e>
 8001e5a:	2b12      	cmp	r3, #18
 8001e5c:	d82a      	bhi.n	8001eb4 <HAL_GPIO_Init+0xcc>
 8001e5e:	2b12      	cmp	r3, #18
 8001e60:	d859      	bhi.n	8001f16 <HAL_GPIO_Init+0x12e>
 8001e62:	a201      	add	r2, pc, #4	@ (adr r2, 8001e68 <HAL_GPIO_Init+0x80>)
 8001e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e68:	08001ee3 	.word	0x08001ee3
 8001e6c:	08001ebd 	.word	0x08001ebd
 8001e70:	08001ecf 	.word	0x08001ecf
 8001e74:	08001f11 	.word	0x08001f11
 8001e78:	08001f17 	.word	0x08001f17
 8001e7c:	08001f17 	.word	0x08001f17
 8001e80:	08001f17 	.word	0x08001f17
 8001e84:	08001f17 	.word	0x08001f17
 8001e88:	08001f17 	.word	0x08001f17
 8001e8c:	08001f17 	.word	0x08001f17
 8001e90:	08001f17 	.word	0x08001f17
 8001e94:	08001f17 	.word	0x08001f17
 8001e98:	08001f17 	.word	0x08001f17
 8001e9c:	08001f17 	.word	0x08001f17
 8001ea0:	08001f17 	.word	0x08001f17
 8001ea4:	08001f17 	.word	0x08001f17
 8001ea8:	08001f17 	.word	0x08001f17
 8001eac:	08001ec5 	.word	0x08001ec5
 8001eb0:	08001ed9 	.word	0x08001ed9
 8001eb4:	4a79      	ldr	r2, [pc, #484]	@ (800209c <HAL_GPIO_Init+0x2b4>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d013      	beq.n	8001ee2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001eba:	e02c      	b.n	8001f16 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	623b      	str	r3, [r7, #32]
          break;
 8001ec2:	e029      	b.n	8001f18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	68db      	ldr	r3, [r3, #12]
 8001ec8:	3304      	adds	r3, #4
 8001eca:	623b      	str	r3, [r7, #32]
          break;
 8001ecc:	e024      	b.n	8001f18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	68db      	ldr	r3, [r3, #12]
 8001ed2:	3308      	adds	r3, #8
 8001ed4:	623b      	str	r3, [r7, #32]
          break;
 8001ed6:	e01f      	b.n	8001f18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	330c      	adds	r3, #12
 8001ede:	623b      	str	r3, [r7, #32]
          break;
 8001ee0:	e01a      	b.n	8001f18 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d102      	bne.n	8001ef0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001eea:	2304      	movs	r3, #4
 8001eec:	623b      	str	r3, [r7, #32]
          break;
 8001eee:	e013      	b.n	8001f18 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d105      	bne.n	8001f04 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ef8:	2308      	movs	r3, #8
 8001efa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	69fa      	ldr	r2, [r7, #28]
 8001f00:	611a      	str	r2, [r3, #16]
          break;
 8001f02:	e009      	b.n	8001f18 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f04:	2308      	movs	r3, #8
 8001f06:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	69fa      	ldr	r2, [r7, #28]
 8001f0c:	615a      	str	r2, [r3, #20]
          break;
 8001f0e:	e003      	b.n	8001f18 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f10:	2300      	movs	r3, #0
 8001f12:	623b      	str	r3, [r7, #32]
          break;
 8001f14:	e000      	b.n	8001f18 <HAL_GPIO_Init+0x130>
          break;
 8001f16:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f18:	69bb      	ldr	r3, [r7, #24]
 8001f1a:	2bff      	cmp	r3, #255	@ 0xff
 8001f1c:	d801      	bhi.n	8001f22 <HAL_GPIO_Init+0x13a>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	e001      	b.n	8001f26 <HAL_GPIO_Init+0x13e>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	3304      	adds	r3, #4
 8001f26:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f28:	69bb      	ldr	r3, [r7, #24]
 8001f2a:	2bff      	cmp	r3, #255	@ 0xff
 8001f2c:	d802      	bhi.n	8001f34 <HAL_GPIO_Init+0x14c>
 8001f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	e002      	b.n	8001f3a <HAL_GPIO_Init+0x152>
 8001f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f36:	3b08      	subs	r3, #8
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	210f      	movs	r1, #15
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	fa01 f303 	lsl.w	r3, r1, r3
 8001f48:	43db      	mvns	r3, r3
 8001f4a:	401a      	ands	r2, r3
 8001f4c:	6a39      	ldr	r1, [r7, #32]
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	fa01 f303 	lsl.w	r3, r1, r3
 8001f54:	431a      	orrs	r2, r3
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	f000 80b1 	beq.w	80020ca <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f68:	4b4d      	ldr	r3, [pc, #308]	@ (80020a0 <HAL_GPIO_Init+0x2b8>)
 8001f6a:	699b      	ldr	r3, [r3, #24]
 8001f6c:	4a4c      	ldr	r2, [pc, #304]	@ (80020a0 <HAL_GPIO_Init+0x2b8>)
 8001f6e:	f043 0301 	orr.w	r3, r3, #1
 8001f72:	6193      	str	r3, [r2, #24]
 8001f74:	4b4a      	ldr	r3, [pc, #296]	@ (80020a0 <HAL_GPIO_Init+0x2b8>)
 8001f76:	699b      	ldr	r3, [r3, #24]
 8001f78:	f003 0301 	and.w	r3, r3, #1
 8001f7c:	60bb      	str	r3, [r7, #8]
 8001f7e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f80:	4a48      	ldr	r2, [pc, #288]	@ (80020a4 <HAL_GPIO_Init+0x2bc>)
 8001f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f84:	089b      	lsrs	r3, r3, #2
 8001f86:	3302      	adds	r3, #2
 8001f88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f8c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f90:	f003 0303 	and.w	r3, r3, #3
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	220f      	movs	r2, #15
 8001f98:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9c:	43db      	mvns	r3, r3
 8001f9e:	68fa      	ldr	r2, [r7, #12]
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	4a40      	ldr	r2, [pc, #256]	@ (80020a8 <HAL_GPIO_Init+0x2c0>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d013      	beq.n	8001fd4 <HAL_GPIO_Init+0x1ec>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	4a3f      	ldr	r2, [pc, #252]	@ (80020ac <HAL_GPIO_Init+0x2c4>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d00d      	beq.n	8001fd0 <HAL_GPIO_Init+0x1e8>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	4a3e      	ldr	r2, [pc, #248]	@ (80020b0 <HAL_GPIO_Init+0x2c8>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d007      	beq.n	8001fcc <HAL_GPIO_Init+0x1e4>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	4a3d      	ldr	r2, [pc, #244]	@ (80020b4 <HAL_GPIO_Init+0x2cc>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d101      	bne.n	8001fc8 <HAL_GPIO_Init+0x1e0>
 8001fc4:	2303      	movs	r3, #3
 8001fc6:	e006      	b.n	8001fd6 <HAL_GPIO_Init+0x1ee>
 8001fc8:	2304      	movs	r3, #4
 8001fca:	e004      	b.n	8001fd6 <HAL_GPIO_Init+0x1ee>
 8001fcc:	2302      	movs	r3, #2
 8001fce:	e002      	b.n	8001fd6 <HAL_GPIO_Init+0x1ee>
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e000      	b.n	8001fd6 <HAL_GPIO_Init+0x1ee>
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fd8:	f002 0203 	and.w	r2, r2, #3
 8001fdc:	0092      	lsls	r2, r2, #2
 8001fde:	4093      	lsls	r3, r2
 8001fe0:	68fa      	ldr	r2, [r7, #12]
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001fe6:	492f      	ldr	r1, [pc, #188]	@ (80020a4 <HAL_GPIO_Init+0x2bc>)
 8001fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fea:	089b      	lsrs	r3, r3, #2
 8001fec:	3302      	adds	r3, #2
 8001fee:	68fa      	ldr	r2, [r7, #12]
 8001ff0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d006      	beq.n	800200e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002000:	4b2d      	ldr	r3, [pc, #180]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 8002002:	689a      	ldr	r2, [r3, #8]
 8002004:	492c      	ldr	r1, [pc, #176]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 8002006:	69bb      	ldr	r3, [r7, #24]
 8002008:	4313      	orrs	r3, r2
 800200a:	608b      	str	r3, [r1, #8]
 800200c:	e006      	b.n	800201c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800200e:	4b2a      	ldr	r3, [pc, #168]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 8002010:	689a      	ldr	r2, [r3, #8]
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	43db      	mvns	r3, r3
 8002016:	4928      	ldr	r1, [pc, #160]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 8002018:	4013      	ands	r3, r2
 800201a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002024:	2b00      	cmp	r3, #0
 8002026:	d006      	beq.n	8002036 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002028:	4b23      	ldr	r3, [pc, #140]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 800202a:	68da      	ldr	r2, [r3, #12]
 800202c:	4922      	ldr	r1, [pc, #136]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 800202e:	69bb      	ldr	r3, [r7, #24]
 8002030:	4313      	orrs	r3, r2
 8002032:	60cb      	str	r3, [r1, #12]
 8002034:	e006      	b.n	8002044 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002036:	4b20      	ldr	r3, [pc, #128]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 8002038:	68da      	ldr	r2, [r3, #12]
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	43db      	mvns	r3, r3
 800203e:	491e      	ldr	r1, [pc, #120]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 8002040:	4013      	ands	r3, r2
 8002042:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800204c:	2b00      	cmp	r3, #0
 800204e:	d006      	beq.n	800205e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002050:	4b19      	ldr	r3, [pc, #100]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 8002052:	685a      	ldr	r2, [r3, #4]
 8002054:	4918      	ldr	r1, [pc, #96]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 8002056:	69bb      	ldr	r3, [r7, #24]
 8002058:	4313      	orrs	r3, r2
 800205a:	604b      	str	r3, [r1, #4]
 800205c:	e006      	b.n	800206c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800205e:	4b16      	ldr	r3, [pc, #88]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 8002060:	685a      	ldr	r2, [r3, #4]
 8002062:	69bb      	ldr	r3, [r7, #24]
 8002064:	43db      	mvns	r3, r3
 8002066:	4914      	ldr	r1, [pc, #80]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 8002068:	4013      	ands	r3, r2
 800206a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002074:	2b00      	cmp	r3, #0
 8002076:	d021      	beq.n	80020bc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002078:	4b0f      	ldr	r3, [pc, #60]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	490e      	ldr	r1, [pc, #56]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 800207e:	69bb      	ldr	r3, [r7, #24]
 8002080:	4313      	orrs	r3, r2
 8002082:	600b      	str	r3, [r1, #0]
 8002084:	e021      	b.n	80020ca <HAL_GPIO_Init+0x2e2>
 8002086:	bf00      	nop
 8002088:	10320000 	.word	0x10320000
 800208c:	10310000 	.word	0x10310000
 8002090:	10220000 	.word	0x10220000
 8002094:	10210000 	.word	0x10210000
 8002098:	10120000 	.word	0x10120000
 800209c:	10110000 	.word	0x10110000
 80020a0:	40021000 	.word	0x40021000
 80020a4:	40010000 	.word	0x40010000
 80020a8:	40010800 	.word	0x40010800
 80020ac:	40010c00 	.word	0x40010c00
 80020b0:	40011000 	.word	0x40011000
 80020b4:	40011400 	.word	0x40011400
 80020b8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80020bc:	4b0b      	ldr	r3, [pc, #44]	@ (80020ec <HAL_GPIO_Init+0x304>)
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	69bb      	ldr	r3, [r7, #24]
 80020c2:	43db      	mvns	r3, r3
 80020c4:	4909      	ldr	r1, [pc, #36]	@ (80020ec <HAL_GPIO_Init+0x304>)
 80020c6:	4013      	ands	r3, r2
 80020c8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80020ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020cc:	3301      	adds	r3, #1
 80020ce:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d6:	fa22 f303 	lsr.w	r3, r2, r3
 80020da:	2b00      	cmp	r3, #0
 80020dc:	f47f ae8e 	bne.w	8001dfc <HAL_GPIO_Init+0x14>
  }
}
 80020e0:	bf00      	nop
 80020e2:	bf00      	nop
 80020e4:	372c      	adds	r7, #44	@ 0x2c
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bc80      	pop	{r7}
 80020ea:	4770      	bx	lr
 80020ec:	40010400 	.word	0x40010400

080020f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b085      	sub	sp, #20
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	460b      	mov	r3, r1
 80020fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	689a      	ldr	r2, [r3, #8]
 8002100:	887b      	ldrh	r3, [r7, #2]
 8002102:	4013      	ands	r3, r2
 8002104:	2b00      	cmp	r3, #0
 8002106:	d002      	beq.n	800210e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002108:	2301      	movs	r3, #1
 800210a:	73fb      	strb	r3, [r7, #15]
 800210c:	e001      	b.n	8002112 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800210e:	2300      	movs	r3, #0
 8002110:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002112:	7bfb      	ldrb	r3, [r7, #15]
}
 8002114:	4618      	mov	r0, r3
 8002116:	3714      	adds	r7, #20
 8002118:	46bd      	mov	sp, r7
 800211a:	bc80      	pop	{r7}
 800211c:	4770      	bx	lr

0800211e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800211e:	b480      	push	{r7}
 8002120:	b083      	sub	sp, #12
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
 8002126:	460b      	mov	r3, r1
 8002128:	807b      	strh	r3, [r7, #2]
 800212a:	4613      	mov	r3, r2
 800212c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800212e:	787b      	ldrb	r3, [r7, #1]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d003      	beq.n	800213c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002134:	887a      	ldrh	r2, [r7, #2]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800213a:	e003      	b.n	8002144 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800213c:	887b      	ldrh	r3, [r7, #2]
 800213e:	041a      	lsls	r2, r3, #16
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	611a      	str	r2, [r3, #16]
}
 8002144:	bf00      	nop
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	bc80      	pop	{r7}
 800214c:	4770      	bx	lr
	...

08002150 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800215a:	4b08      	ldr	r3, [pc, #32]	@ (800217c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800215c:	695a      	ldr	r2, [r3, #20]
 800215e:	88fb      	ldrh	r3, [r7, #6]
 8002160:	4013      	ands	r3, r2
 8002162:	2b00      	cmp	r3, #0
 8002164:	d006      	beq.n	8002174 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002166:	4a05      	ldr	r2, [pc, #20]	@ (800217c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002168:	88fb      	ldrh	r3, [r7, #6]
 800216a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800216c:	88fb      	ldrh	r3, [r7, #6]
 800216e:	4618      	mov	r0, r3
 8002170:	f000 f806 	bl	8002180 <HAL_GPIO_EXTI_Callback>
  }
}
 8002174:	bf00      	nop
 8002176:	3708      	adds	r7, #8
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	40010400 	.word	0x40010400

08002180 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	4603      	mov	r3, r0
 8002188:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800218a:	bf00      	nop
 800218c:	370c      	adds	r7, #12
 800218e:	46bd      	mov	sp, r7
 8002190:	bc80      	pop	{r7}
 8002192:	4770      	bx	lr

08002194 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d101      	bne.n	80021a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e12b      	b.n	80023fe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d106      	bne.n	80021c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2200      	movs	r2, #0
 80021b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f7ff fae4 	bl	8001788 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2224      	movs	r2, #36	@ 0x24
 80021c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f022 0201 	bic.w	r2, r2, #1
 80021d6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80021e6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80021f6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80021f8:	f001 f832 	bl	8003260 <HAL_RCC_GetPCLK1Freq>
 80021fc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	4a81      	ldr	r2, [pc, #516]	@ (8002408 <HAL_I2C_Init+0x274>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d807      	bhi.n	8002218 <HAL_I2C_Init+0x84>
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	4a80      	ldr	r2, [pc, #512]	@ (800240c <HAL_I2C_Init+0x278>)
 800220c:	4293      	cmp	r3, r2
 800220e:	bf94      	ite	ls
 8002210:	2301      	movls	r3, #1
 8002212:	2300      	movhi	r3, #0
 8002214:	b2db      	uxtb	r3, r3
 8002216:	e006      	b.n	8002226 <HAL_I2C_Init+0x92>
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	4a7d      	ldr	r2, [pc, #500]	@ (8002410 <HAL_I2C_Init+0x27c>)
 800221c:	4293      	cmp	r3, r2
 800221e:	bf94      	ite	ls
 8002220:	2301      	movls	r3, #1
 8002222:	2300      	movhi	r3, #0
 8002224:	b2db      	uxtb	r3, r3
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e0e7      	b.n	80023fe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	4a78      	ldr	r2, [pc, #480]	@ (8002414 <HAL_I2C_Init+0x280>)
 8002232:	fba2 2303 	umull	r2, r3, r2, r3
 8002236:	0c9b      	lsrs	r3, r3, #18
 8002238:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	68ba      	ldr	r2, [r7, #8]
 800224a:	430a      	orrs	r2, r1
 800224c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	6a1b      	ldr	r3, [r3, #32]
 8002254:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	4a6a      	ldr	r2, [pc, #424]	@ (8002408 <HAL_I2C_Init+0x274>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d802      	bhi.n	8002268 <HAL_I2C_Init+0xd4>
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	3301      	adds	r3, #1
 8002266:	e009      	b.n	800227c <HAL_I2C_Init+0xe8>
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800226e:	fb02 f303 	mul.w	r3, r2, r3
 8002272:	4a69      	ldr	r2, [pc, #420]	@ (8002418 <HAL_I2C_Init+0x284>)
 8002274:	fba2 2303 	umull	r2, r3, r2, r3
 8002278:	099b      	lsrs	r3, r3, #6
 800227a:	3301      	adds	r3, #1
 800227c:	687a      	ldr	r2, [r7, #4]
 800227e:	6812      	ldr	r2, [r2, #0]
 8002280:	430b      	orrs	r3, r1
 8002282:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	69db      	ldr	r3, [r3, #28]
 800228a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800228e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	495c      	ldr	r1, [pc, #368]	@ (8002408 <HAL_I2C_Init+0x274>)
 8002298:	428b      	cmp	r3, r1
 800229a:	d819      	bhi.n	80022d0 <HAL_I2C_Init+0x13c>
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	1e59      	subs	r1, r3, #1
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	005b      	lsls	r3, r3, #1
 80022a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80022aa:	1c59      	adds	r1, r3, #1
 80022ac:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80022b0:	400b      	ands	r3, r1
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d00a      	beq.n	80022cc <HAL_I2C_Init+0x138>
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	1e59      	subs	r1, r3, #1
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	005b      	lsls	r3, r3, #1
 80022c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80022c4:	3301      	adds	r3, #1
 80022c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022ca:	e051      	b.n	8002370 <HAL_I2C_Init+0x1dc>
 80022cc:	2304      	movs	r3, #4
 80022ce:	e04f      	b.n	8002370 <HAL_I2C_Init+0x1dc>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d111      	bne.n	80022fc <HAL_I2C_Init+0x168>
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	1e58      	subs	r0, r3, #1
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6859      	ldr	r1, [r3, #4]
 80022e0:	460b      	mov	r3, r1
 80022e2:	005b      	lsls	r3, r3, #1
 80022e4:	440b      	add	r3, r1
 80022e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80022ea:	3301      	adds	r3, #1
 80022ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	bf0c      	ite	eq
 80022f4:	2301      	moveq	r3, #1
 80022f6:	2300      	movne	r3, #0
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	e012      	b.n	8002322 <HAL_I2C_Init+0x18e>
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	1e58      	subs	r0, r3, #1
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6859      	ldr	r1, [r3, #4]
 8002304:	460b      	mov	r3, r1
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	440b      	add	r3, r1
 800230a:	0099      	lsls	r1, r3, #2
 800230c:	440b      	add	r3, r1
 800230e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002312:	3301      	adds	r3, #1
 8002314:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002318:	2b00      	cmp	r3, #0
 800231a:	bf0c      	ite	eq
 800231c:	2301      	moveq	r3, #1
 800231e:	2300      	movne	r3, #0
 8002320:	b2db      	uxtb	r3, r3
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <HAL_I2C_Init+0x196>
 8002326:	2301      	movs	r3, #1
 8002328:	e022      	b.n	8002370 <HAL_I2C_Init+0x1dc>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d10e      	bne.n	8002350 <HAL_I2C_Init+0x1bc>
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	1e58      	subs	r0, r3, #1
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6859      	ldr	r1, [r3, #4]
 800233a:	460b      	mov	r3, r1
 800233c:	005b      	lsls	r3, r3, #1
 800233e:	440b      	add	r3, r1
 8002340:	fbb0 f3f3 	udiv	r3, r0, r3
 8002344:	3301      	adds	r3, #1
 8002346:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800234a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800234e:	e00f      	b.n	8002370 <HAL_I2C_Init+0x1dc>
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	1e58      	subs	r0, r3, #1
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6859      	ldr	r1, [r3, #4]
 8002358:	460b      	mov	r3, r1
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	440b      	add	r3, r1
 800235e:	0099      	lsls	r1, r3, #2
 8002360:	440b      	add	r3, r1
 8002362:	fbb0 f3f3 	udiv	r3, r0, r3
 8002366:	3301      	adds	r3, #1
 8002368:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800236c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002370:	6879      	ldr	r1, [r7, #4]
 8002372:	6809      	ldr	r1, [r1, #0]
 8002374:	4313      	orrs	r3, r2
 8002376:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	69da      	ldr	r2, [r3, #28]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6a1b      	ldr	r3, [r3, #32]
 800238a:	431a      	orrs	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	430a      	orrs	r2, r1
 8002392:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800239e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80023a2:	687a      	ldr	r2, [r7, #4]
 80023a4:	6911      	ldr	r1, [r2, #16]
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	68d2      	ldr	r2, [r2, #12]
 80023aa:	4311      	orrs	r1, r2
 80023ac:	687a      	ldr	r2, [r7, #4]
 80023ae:	6812      	ldr	r2, [r2, #0]
 80023b0:	430b      	orrs	r3, r1
 80023b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	68db      	ldr	r3, [r3, #12]
 80023ba:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	695a      	ldr	r2, [r3, #20]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	699b      	ldr	r3, [r3, #24]
 80023c6:	431a      	orrs	r2, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	430a      	orrs	r2, r1
 80023ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f042 0201 	orr.w	r2, r2, #1
 80023de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2220      	movs	r2, #32
 80023ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2200      	movs	r2, #0
 80023f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80023fc:	2300      	movs	r3, #0
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3710      	adds	r7, #16
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	000186a0 	.word	0x000186a0
 800240c:	001e847f 	.word	0x001e847f
 8002410:	003d08ff 	.word	0x003d08ff
 8002414:	431bde83 	.word	0x431bde83
 8002418:	10624dd3 	.word	0x10624dd3

0800241c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b088      	sub	sp, #32
 8002420:	af02      	add	r7, sp, #8
 8002422:	60f8      	str	r0, [r7, #12]
 8002424:	607a      	str	r2, [r7, #4]
 8002426:	461a      	mov	r2, r3
 8002428:	460b      	mov	r3, r1
 800242a:	817b      	strh	r3, [r7, #10]
 800242c:	4613      	mov	r3, r2
 800242e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002430:	f7ff fb9e 	bl	8001b70 <HAL_GetTick>
 8002434:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800243c:	b2db      	uxtb	r3, r3
 800243e:	2b20      	cmp	r3, #32
 8002440:	f040 80e0 	bne.w	8002604 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	9300      	str	r3, [sp, #0]
 8002448:	2319      	movs	r3, #25
 800244a:	2201      	movs	r2, #1
 800244c:	4970      	ldr	r1, [pc, #448]	@ (8002610 <HAL_I2C_Master_Transmit+0x1f4>)
 800244e:	68f8      	ldr	r0, [r7, #12]
 8002450:	f000 f964 	bl	800271c <I2C_WaitOnFlagUntilTimeout>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800245a:	2302      	movs	r3, #2
 800245c:	e0d3      	b.n	8002606 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002464:	2b01      	cmp	r3, #1
 8002466:	d101      	bne.n	800246c <HAL_I2C_Master_Transmit+0x50>
 8002468:	2302      	movs	r3, #2
 800246a:	e0cc      	b.n	8002606 <HAL_I2C_Master_Transmit+0x1ea>
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2201      	movs	r2, #1
 8002470:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	2b01      	cmp	r3, #1
 8002480:	d007      	beq.n	8002492 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f042 0201 	orr.w	r2, r2, #1
 8002490:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024a0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2221      	movs	r2, #33	@ 0x21
 80024a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2210      	movs	r2, #16
 80024ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2200      	movs	r2, #0
 80024b6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	893a      	ldrh	r2, [r7, #8]
 80024c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024c8:	b29a      	uxth	r2, r3
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	4a50      	ldr	r2, [pc, #320]	@ (8002614 <HAL_I2C_Master_Transmit+0x1f8>)
 80024d2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80024d4:	8979      	ldrh	r1, [r7, #10]
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	6a3a      	ldr	r2, [r7, #32]
 80024da:	68f8      	ldr	r0, [r7, #12]
 80024dc:	f000 f89c 	bl	8002618 <I2C_MasterRequestWrite>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d001      	beq.n	80024ea <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e08d      	b.n	8002606 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024ea:	2300      	movs	r3, #0
 80024ec:	613b      	str	r3, [r7, #16]
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	695b      	ldr	r3, [r3, #20]
 80024f4:	613b      	str	r3, [r7, #16]
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	699b      	ldr	r3, [r3, #24]
 80024fc:	613b      	str	r3, [r7, #16]
 80024fe:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002500:	e066      	b.n	80025d0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002502:	697a      	ldr	r2, [r7, #20]
 8002504:	6a39      	ldr	r1, [r7, #32]
 8002506:	68f8      	ldr	r0, [r7, #12]
 8002508:	f000 fa22 	bl	8002950 <I2C_WaitOnTXEFlagUntilTimeout>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d00d      	beq.n	800252e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002516:	2b04      	cmp	r3, #4
 8002518:	d107      	bne.n	800252a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002528:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e06b      	b.n	8002606 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002532:	781a      	ldrb	r2, [r3, #0]
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800253e:	1c5a      	adds	r2, r3, #1
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002548:	b29b      	uxth	r3, r3
 800254a:	3b01      	subs	r3, #1
 800254c:	b29a      	uxth	r2, r3
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002556:	3b01      	subs	r3, #1
 8002558:	b29a      	uxth	r2, r3
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	695b      	ldr	r3, [r3, #20]
 8002564:	f003 0304 	and.w	r3, r3, #4
 8002568:	2b04      	cmp	r3, #4
 800256a:	d11b      	bne.n	80025a4 <HAL_I2C_Master_Transmit+0x188>
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002570:	2b00      	cmp	r3, #0
 8002572:	d017      	beq.n	80025a4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002578:	781a      	ldrb	r2, [r3, #0]
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002584:	1c5a      	adds	r2, r3, #1
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800258e:	b29b      	uxth	r3, r3
 8002590:	3b01      	subs	r3, #1
 8002592:	b29a      	uxth	r2, r3
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800259c:	3b01      	subs	r3, #1
 800259e:	b29a      	uxth	r2, r3
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025a4:	697a      	ldr	r2, [r7, #20]
 80025a6:	6a39      	ldr	r1, [r7, #32]
 80025a8:	68f8      	ldr	r0, [r7, #12]
 80025aa:	f000 fa19 	bl	80029e0 <I2C_WaitOnBTFFlagUntilTimeout>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d00d      	beq.n	80025d0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b8:	2b04      	cmp	r3, #4
 80025ba:	d107      	bne.n	80025cc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025ca:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	e01a      	b.n	8002606 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d194      	bne.n	8002502 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2220      	movs	r2, #32
 80025ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2200      	movs	r2, #0
 80025f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2200      	movs	r2, #0
 80025fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002600:	2300      	movs	r3, #0
 8002602:	e000      	b.n	8002606 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002604:	2302      	movs	r3, #2
  }
}
 8002606:	4618      	mov	r0, r3
 8002608:	3718      	adds	r7, #24
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	00100002 	.word	0x00100002
 8002614:	ffff0000 	.word	0xffff0000

08002618 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b088      	sub	sp, #32
 800261c:	af02      	add	r7, sp, #8
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	607a      	str	r2, [r7, #4]
 8002622:	603b      	str	r3, [r7, #0]
 8002624:	460b      	mov	r3, r1
 8002626:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800262c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	2b08      	cmp	r3, #8
 8002632:	d006      	beq.n	8002642 <I2C_MasterRequestWrite+0x2a>
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	2b01      	cmp	r3, #1
 8002638:	d003      	beq.n	8002642 <I2C_MasterRequestWrite+0x2a>
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002640:	d108      	bne.n	8002654 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002650:	601a      	str	r2, [r3, #0]
 8002652:	e00b      	b.n	800266c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002658:	2b12      	cmp	r3, #18
 800265a:	d107      	bne.n	800266c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800266a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	9300      	str	r3, [sp, #0]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002678:	68f8      	ldr	r0, [r7, #12]
 800267a:	f000 f84f 	bl	800271c <I2C_WaitOnFlagUntilTimeout>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d00d      	beq.n	80026a0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800268e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002692:	d103      	bne.n	800269c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800269a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e035      	b.n	800270c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	691b      	ldr	r3, [r3, #16]
 80026a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80026a8:	d108      	bne.n	80026bc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80026aa:	897b      	ldrh	r3, [r7, #10]
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	461a      	mov	r2, r3
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80026b8:	611a      	str	r2, [r3, #16]
 80026ba:	e01b      	b.n	80026f4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80026bc:	897b      	ldrh	r3, [r7, #10]
 80026be:	11db      	asrs	r3, r3, #7
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	f003 0306 	and.w	r3, r3, #6
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	f063 030f 	orn	r3, r3, #15
 80026cc:	b2da      	uxtb	r2, r3
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	490e      	ldr	r1, [pc, #56]	@ (8002714 <I2C_MasterRequestWrite+0xfc>)
 80026da:	68f8      	ldr	r0, [r7, #12]
 80026dc:	f000 f898 	bl	8002810 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e010      	b.n	800270c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80026ea:	897b      	ldrh	r3, [r7, #10]
 80026ec:	b2da      	uxtb	r2, r3
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	687a      	ldr	r2, [r7, #4]
 80026f8:	4907      	ldr	r1, [pc, #28]	@ (8002718 <I2C_MasterRequestWrite+0x100>)
 80026fa:	68f8      	ldr	r0, [r7, #12]
 80026fc:	f000 f888 	bl	8002810 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e000      	b.n	800270c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800270a:	2300      	movs	r3, #0
}
 800270c:	4618      	mov	r0, r3
 800270e:	3718      	adds	r7, #24
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	00010008 	.word	0x00010008
 8002718:	00010002 	.word	0x00010002

0800271c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	60b9      	str	r1, [r7, #8]
 8002726:	603b      	str	r3, [r7, #0]
 8002728:	4613      	mov	r3, r2
 800272a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800272c:	e048      	b.n	80027c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002734:	d044      	beq.n	80027c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002736:	f7ff fa1b 	bl	8001b70 <HAL_GetTick>
 800273a:	4602      	mov	r2, r0
 800273c:	69bb      	ldr	r3, [r7, #24]
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	683a      	ldr	r2, [r7, #0]
 8002742:	429a      	cmp	r2, r3
 8002744:	d302      	bcc.n	800274c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d139      	bne.n	80027c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	0c1b      	lsrs	r3, r3, #16
 8002750:	b2db      	uxtb	r3, r3
 8002752:	2b01      	cmp	r3, #1
 8002754:	d10d      	bne.n	8002772 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	695b      	ldr	r3, [r3, #20]
 800275c:	43da      	mvns	r2, r3
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	4013      	ands	r3, r2
 8002762:	b29b      	uxth	r3, r3
 8002764:	2b00      	cmp	r3, #0
 8002766:	bf0c      	ite	eq
 8002768:	2301      	moveq	r3, #1
 800276a:	2300      	movne	r3, #0
 800276c:	b2db      	uxtb	r3, r3
 800276e:	461a      	mov	r2, r3
 8002770:	e00c      	b.n	800278c <I2C_WaitOnFlagUntilTimeout+0x70>
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	699b      	ldr	r3, [r3, #24]
 8002778:	43da      	mvns	r2, r3
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	4013      	ands	r3, r2
 800277e:	b29b      	uxth	r3, r3
 8002780:	2b00      	cmp	r3, #0
 8002782:	bf0c      	ite	eq
 8002784:	2301      	moveq	r3, #1
 8002786:	2300      	movne	r3, #0
 8002788:	b2db      	uxtb	r3, r3
 800278a:	461a      	mov	r2, r3
 800278c:	79fb      	ldrb	r3, [r7, #7]
 800278e:	429a      	cmp	r2, r3
 8002790:	d116      	bne.n	80027c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2200      	movs	r2, #0
 8002796:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2220      	movs	r2, #32
 800279c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2200      	movs	r2, #0
 80027a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ac:	f043 0220 	orr.w	r2, r3, #32
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e023      	b.n	8002808 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	0c1b      	lsrs	r3, r3, #16
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d10d      	bne.n	80027e6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	695b      	ldr	r3, [r3, #20]
 80027d0:	43da      	mvns	r2, r3
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	4013      	ands	r3, r2
 80027d6:	b29b      	uxth	r3, r3
 80027d8:	2b00      	cmp	r3, #0
 80027da:	bf0c      	ite	eq
 80027dc:	2301      	moveq	r3, #1
 80027de:	2300      	movne	r3, #0
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	461a      	mov	r2, r3
 80027e4:	e00c      	b.n	8002800 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	43da      	mvns	r2, r3
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	4013      	ands	r3, r2
 80027f2:	b29b      	uxth	r3, r3
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	bf0c      	ite	eq
 80027f8:	2301      	moveq	r3, #1
 80027fa:	2300      	movne	r3, #0
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	461a      	mov	r2, r3
 8002800:	79fb      	ldrb	r3, [r7, #7]
 8002802:	429a      	cmp	r2, r3
 8002804:	d093      	beq.n	800272e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002806:	2300      	movs	r3, #0
}
 8002808:	4618      	mov	r0, r3
 800280a:	3710      	adds	r7, #16
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}

08002810 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	60f8      	str	r0, [r7, #12]
 8002818:	60b9      	str	r1, [r7, #8]
 800281a:	607a      	str	r2, [r7, #4]
 800281c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800281e:	e071      	b.n	8002904 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	695b      	ldr	r3, [r3, #20]
 8002826:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800282a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800282e:	d123      	bne.n	8002878 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800283e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002848:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2200      	movs	r2, #0
 800284e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2220      	movs	r2, #32
 8002854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2200      	movs	r2, #0
 800285c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002864:	f043 0204 	orr.w	r2, r3, #4
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2200      	movs	r2, #0
 8002870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e067      	b.n	8002948 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800287e:	d041      	beq.n	8002904 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002880:	f7ff f976 	bl	8001b70 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	429a      	cmp	r2, r3
 800288e:	d302      	bcc.n	8002896 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d136      	bne.n	8002904 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	0c1b      	lsrs	r3, r3, #16
 800289a:	b2db      	uxtb	r3, r3
 800289c:	2b01      	cmp	r3, #1
 800289e:	d10c      	bne.n	80028ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	695b      	ldr	r3, [r3, #20]
 80028a6:	43da      	mvns	r2, r3
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	4013      	ands	r3, r2
 80028ac:	b29b      	uxth	r3, r3
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	bf14      	ite	ne
 80028b2:	2301      	movne	r3, #1
 80028b4:	2300      	moveq	r3, #0
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	e00b      	b.n	80028d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	699b      	ldr	r3, [r3, #24]
 80028c0:	43da      	mvns	r2, r3
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	4013      	ands	r3, r2
 80028c6:	b29b      	uxth	r3, r3
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	bf14      	ite	ne
 80028cc:	2301      	movne	r3, #1
 80028ce:	2300      	moveq	r3, #0
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d016      	beq.n	8002904 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2200      	movs	r2, #0
 80028da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2220      	movs	r2, #32
 80028e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f0:	f043 0220 	orr.w	r2, r3, #32
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2200      	movs	r2, #0
 80028fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	e021      	b.n	8002948 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	0c1b      	lsrs	r3, r3, #16
 8002908:	b2db      	uxtb	r3, r3
 800290a:	2b01      	cmp	r3, #1
 800290c:	d10c      	bne.n	8002928 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	695b      	ldr	r3, [r3, #20]
 8002914:	43da      	mvns	r2, r3
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	4013      	ands	r3, r2
 800291a:	b29b      	uxth	r3, r3
 800291c:	2b00      	cmp	r3, #0
 800291e:	bf14      	ite	ne
 8002920:	2301      	movne	r3, #1
 8002922:	2300      	moveq	r3, #0
 8002924:	b2db      	uxtb	r3, r3
 8002926:	e00b      	b.n	8002940 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	699b      	ldr	r3, [r3, #24]
 800292e:	43da      	mvns	r2, r3
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	4013      	ands	r3, r2
 8002934:	b29b      	uxth	r3, r3
 8002936:	2b00      	cmp	r3, #0
 8002938:	bf14      	ite	ne
 800293a:	2301      	movne	r3, #1
 800293c:	2300      	moveq	r3, #0
 800293e:	b2db      	uxtb	r3, r3
 8002940:	2b00      	cmp	r3, #0
 8002942:	f47f af6d 	bne.w	8002820 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002946:	2300      	movs	r3, #0
}
 8002948:	4618      	mov	r0, r3
 800294a:	3710      	adds	r7, #16
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800295c:	e034      	b.n	80029c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800295e:	68f8      	ldr	r0, [r7, #12]
 8002960:	f000 f886 	bl	8002a70 <I2C_IsAcknowledgeFailed>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d001      	beq.n	800296e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e034      	b.n	80029d8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002974:	d028      	beq.n	80029c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002976:	f7ff f8fb 	bl	8001b70 <HAL_GetTick>
 800297a:	4602      	mov	r2, r0
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	1ad3      	subs	r3, r2, r3
 8002980:	68ba      	ldr	r2, [r7, #8]
 8002982:	429a      	cmp	r2, r3
 8002984:	d302      	bcc.n	800298c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d11d      	bne.n	80029c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	695b      	ldr	r3, [r3, #20]
 8002992:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002996:	2b80      	cmp	r3, #128	@ 0x80
 8002998:	d016      	beq.n	80029c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	2200      	movs	r2, #0
 800299e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	2220      	movs	r2, #32
 80029a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2200      	movs	r2, #0
 80029ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b4:	f043 0220 	orr.w	r2, r3, #32
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2200      	movs	r2, #0
 80029c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e007      	b.n	80029d8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	695b      	ldr	r3, [r3, #20]
 80029ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029d2:	2b80      	cmp	r3, #128	@ 0x80
 80029d4:	d1c3      	bne.n	800295e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3710      	adds	r7, #16
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}

080029e0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80029ec:	e034      	b.n	8002a58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80029ee:	68f8      	ldr	r0, [r7, #12]
 80029f0:	f000 f83e 	bl	8002a70 <I2C_IsAcknowledgeFailed>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d001      	beq.n	80029fe <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e034      	b.n	8002a68 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a04:	d028      	beq.n	8002a58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a06:	f7ff f8b3 	bl	8001b70 <HAL_GetTick>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	68ba      	ldr	r2, [r7, #8]
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d302      	bcc.n	8002a1c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d11d      	bne.n	8002a58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	695b      	ldr	r3, [r3, #20]
 8002a22:	f003 0304 	and.w	r3, r3, #4
 8002a26:	2b04      	cmp	r3, #4
 8002a28:	d016      	beq.n	8002a58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2220      	movs	r2, #32
 8002a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a44:	f043 0220 	orr.w	r2, r3, #32
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e007      	b.n	8002a68 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	695b      	ldr	r3, [r3, #20]
 8002a5e:	f003 0304 	and.w	r3, r3, #4
 8002a62:	2b04      	cmp	r3, #4
 8002a64:	d1c3      	bne.n	80029ee <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002a66:	2300      	movs	r3, #0
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3710      	adds	r7, #16
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	695b      	ldr	r3, [r3, #20]
 8002a7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a86:	d11b      	bne.n	8002ac0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002a90:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2220      	movs	r2, #32
 8002a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aac:	f043 0204 	orr.w	r2, r3, #4
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e000      	b.n	8002ac2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	370c      	adds	r7, #12
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bc80      	pop	{r7}
 8002aca:	4770      	bx	lr

08002acc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b086      	sub	sp, #24
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d101      	bne.n	8002ade <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e272      	b.n	8002fc4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	f000 8087 	beq.w	8002bfa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002aec:	4b92      	ldr	r3, [pc, #584]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f003 030c 	and.w	r3, r3, #12
 8002af4:	2b04      	cmp	r3, #4
 8002af6:	d00c      	beq.n	8002b12 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002af8:	4b8f      	ldr	r3, [pc, #572]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f003 030c 	and.w	r3, r3, #12
 8002b00:	2b08      	cmp	r3, #8
 8002b02:	d112      	bne.n	8002b2a <HAL_RCC_OscConfig+0x5e>
 8002b04:	4b8c      	ldr	r3, [pc, #560]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b10:	d10b      	bne.n	8002b2a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b12:	4b89      	ldr	r3, [pc, #548]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d06c      	beq.n	8002bf8 <HAL_RCC_OscConfig+0x12c>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d168      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e24c      	b.n	8002fc4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b32:	d106      	bne.n	8002b42 <HAL_RCC_OscConfig+0x76>
 8002b34:	4b80      	ldr	r3, [pc, #512]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a7f      	ldr	r2, [pc, #508]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002b3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b3e:	6013      	str	r3, [r2, #0]
 8002b40:	e02e      	b.n	8002ba0 <HAL_RCC_OscConfig+0xd4>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d10c      	bne.n	8002b64 <HAL_RCC_OscConfig+0x98>
 8002b4a:	4b7b      	ldr	r3, [pc, #492]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a7a      	ldr	r2, [pc, #488]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002b50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b54:	6013      	str	r3, [r2, #0]
 8002b56:	4b78      	ldr	r3, [pc, #480]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a77      	ldr	r2, [pc, #476]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002b5c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b60:	6013      	str	r3, [r2, #0]
 8002b62:	e01d      	b.n	8002ba0 <HAL_RCC_OscConfig+0xd4>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b6c:	d10c      	bne.n	8002b88 <HAL_RCC_OscConfig+0xbc>
 8002b6e:	4b72      	ldr	r3, [pc, #456]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a71      	ldr	r2, [pc, #452]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002b74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b78:	6013      	str	r3, [r2, #0]
 8002b7a:	4b6f      	ldr	r3, [pc, #444]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a6e      	ldr	r2, [pc, #440]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002b80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b84:	6013      	str	r3, [r2, #0]
 8002b86:	e00b      	b.n	8002ba0 <HAL_RCC_OscConfig+0xd4>
 8002b88:	4b6b      	ldr	r3, [pc, #428]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a6a      	ldr	r2, [pc, #424]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002b8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b92:	6013      	str	r3, [r2, #0]
 8002b94:	4b68      	ldr	r3, [pc, #416]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a67      	ldr	r2, [pc, #412]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002b9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b9e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d013      	beq.n	8002bd0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba8:	f7fe ffe2 	bl	8001b70 <HAL_GetTick>
 8002bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bae:	e008      	b.n	8002bc2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bb0:	f7fe ffde 	bl	8001b70 <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	2b64      	cmp	r3, #100	@ 0x64
 8002bbc:	d901      	bls.n	8002bc2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	e200      	b.n	8002fc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bc2:	4b5d      	ldr	r3, [pc, #372]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d0f0      	beq.n	8002bb0 <HAL_RCC_OscConfig+0xe4>
 8002bce:	e014      	b.n	8002bfa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bd0:	f7fe ffce 	bl	8001b70 <HAL_GetTick>
 8002bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bd6:	e008      	b.n	8002bea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bd8:	f7fe ffca 	bl	8001b70 <HAL_GetTick>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	2b64      	cmp	r3, #100	@ 0x64
 8002be4:	d901      	bls.n	8002bea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e1ec      	b.n	8002fc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bea:	4b53      	ldr	r3, [pc, #332]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d1f0      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x10c>
 8002bf6:	e000      	b.n	8002bfa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0302 	and.w	r3, r3, #2
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d063      	beq.n	8002cce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c06:	4b4c      	ldr	r3, [pc, #304]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	f003 030c 	and.w	r3, r3, #12
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d00b      	beq.n	8002c2a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002c12:	4b49      	ldr	r3, [pc, #292]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	f003 030c 	and.w	r3, r3, #12
 8002c1a:	2b08      	cmp	r3, #8
 8002c1c:	d11c      	bne.n	8002c58 <HAL_RCC_OscConfig+0x18c>
 8002c1e:	4b46      	ldr	r3, [pc, #280]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d116      	bne.n	8002c58 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c2a:	4b43      	ldr	r3, [pc, #268]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 0302 	and.w	r3, r3, #2
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d005      	beq.n	8002c42 <HAL_RCC_OscConfig+0x176>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	691b      	ldr	r3, [r3, #16]
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d001      	beq.n	8002c42 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e1c0      	b.n	8002fc4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c42:	4b3d      	ldr	r3, [pc, #244]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	695b      	ldr	r3, [r3, #20]
 8002c4e:	00db      	lsls	r3, r3, #3
 8002c50:	4939      	ldr	r1, [pc, #228]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002c52:	4313      	orrs	r3, r2
 8002c54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c56:	e03a      	b.n	8002cce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	691b      	ldr	r3, [r3, #16]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d020      	beq.n	8002ca2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c60:	4b36      	ldr	r3, [pc, #216]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002c62:	2201      	movs	r2, #1
 8002c64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c66:	f7fe ff83 	bl	8001b70 <HAL_GetTick>
 8002c6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c6c:	e008      	b.n	8002c80 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c6e:	f7fe ff7f 	bl	8001b70 <HAL_GetTick>
 8002c72:	4602      	mov	r2, r0
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	1ad3      	subs	r3, r2, r3
 8002c78:	2b02      	cmp	r3, #2
 8002c7a:	d901      	bls.n	8002c80 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002c7c:	2303      	movs	r3, #3
 8002c7e:	e1a1      	b.n	8002fc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c80:	4b2d      	ldr	r3, [pc, #180]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0302 	and.w	r3, r3, #2
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d0f0      	beq.n	8002c6e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c8c:	4b2a      	ldr	r3, [pc, #168]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	695b      	ldr	r3, [r3, #20]
 8002c98:	00db      	lsls	r3, r3, #3
 8002c9a:	4927      	ldr	r1, [pc, #156]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	600b      	str	r3, [r1, #0]
 8002ca0:	e015      	b.n	8002cce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ca2:	4b26      	ldr	r3, [pc, #152]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ca8:	f7fe ff62 	bl	8001b70 <HAL_GetTick>
 8002cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cae:	e008      	b.n	8002cc2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cb0:	f7fe ff5e 	bl	8001b70 <HAL_GetTick>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	2b02      	cmp	r3, #2
 8002cbc:	d901      	bls.n	8002cc2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	e180      	b.n	8002fc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cc2:	4b1d      	ldr	r3, [pc, #116]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0302 	and.w	r3, r3, #2
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d1f0      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 0308 	and.w	r3, r3, #8
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d03a      	beq.n	8002d50 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	699b      	ldr	r3, [r3, #24]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d019      	beq.n	8002d16 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ce2:	4b17      	ldr	r3, [pc, #92]	@ (8002d40 <HAL_RCC_OscConfig+0x274>)
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ce8:	f7fe ff42 	bl	8001b70 <HAL_GetTick>
 8002cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cee:	e008      	b.n	8002d02 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cf0:	f7fe ff3e 	bl	8001b70 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d901      	bls.n	8002d02 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e160      	b.n	8002fc4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d02:	4b0d      	ldr	r3, [pc, #52]	@ (8002d38 <HAL_RCC_OscConfig+0x26c>)
 8002d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d06:	f003 0302 	and.w	r3, r3, #2
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d0f0      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002d0e:	2001      	movs	r0, #1
 8002d10:	f000 face 	bl	80032b0 <RCC_Delay>
 8002d14:	e01c      	b.n	8002d50 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d16:	4b0a      	ldr	r3, [pc, #40]	@ (8002d40 <HAL_RCC_OscConfig+0x274>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d1c:	f7fe ff28 	bl	8001b70 <HAL_GetTick>
 8002d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d22:	e00f      	b.n	8002d44 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d24:	f7fe ff24 	bl	8001b70 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d908      	bls.n	8002d44 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e146      	b.n	8002fc4 <HAL_RCC_OscConfig+0x4f8>
 8002d36:	bf00      	nop
 8002d38:	40021000 	.word	0x40021000
 8002d3c:	42420000 	.word	0x42420000
 8002d40:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d44:	4b92      	ldr	r3, [pc, #584]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d48:	f003 0302 	and.w	r3, r3, #2
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d1e9      	bne.n	8002d24 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 0304 	and.w	r3, r3, #4
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	f000 80a6 	beq.w	8002eaa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d62:	4b8b      	ldr	r3, [pc, #556]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002d64:	69db      	ldr	r3, [r3, #28]
 8002d66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d10d      	bne.n	8002d8a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d6e:	4b88      	ldr	r3, [pc, #544]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002d70:	69db      	ldr	r3, [r3, #28]
 8002d72:	4a87      	ldr	r2, [pc, #540]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002d74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d78:	61d3      	str	r3, [r2, #28]
 8002d7a:	4b85      	ldr	r3, [pc, #532]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002d7c:	69db      	ldr	r3, [r3, #28]
 8002d7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d82:	60bb      	str	r3, [r7, #8]
 8002d84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d86:	2301      	movs	r3, #1
 8002d88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d8a:	4b82      	ldr	r3, [pc, #520]	@ (8002f94 <HAL_RCC_OscConfig+0x4c8>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d118      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d96:	4b7f      	ldr	r3, [pc, #508]	@ (8002f94 <HAL_RCC_OscConfig+0x4c8>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a7e      	ldr	r2, [pc, #504]	@ (8002f94 <HAL_RCC_OscConfig+0x4c8>)
 8002d9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002da0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002da2:	f7fe fee5 	bl	8001b70 <HAL_GetTick>
 8002da6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002da8:	e008      	b.n	8002dbc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002daa:	f7fe fee1 	bl	8001b70 <HAL_GetTick>
 8002dae:	4602      	mov	r2, r0
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	2b64      	cmp	r3, #100	@ 0x64
 8002db6:	d901      	bls.n	8002dbc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002db8:	2303      	movs	r3, #3
 8002dba:	e103      	b.n	8002fc4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dbc:	4b75      	ldr	r3, [pc, #468]	@ (8002f94 <HAL_RCC_OscConfig+0x4c8>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d0f0      	beq.n	8002daa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d106      	bne.n	8002dde <HAL_RCC_OscConfig+0x312>
 8002dd0:	4b6f      	ldr	r3, [pc, #444]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002dd2:	6a1b      	ldr	r3, [r3, #32]
 8002dd4:	4a6e      	ldr	r2, [pc, #440]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002dd6:	f043 0301 	orr.w	r3, r3, #1
 8002dda:	6213      	str	r3, [r2, #32]
 8002ddc:	e02d      	b.n	8002e3a <HAL_RCC_OscConfig+0x36e>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	68db      	ldr	r3, [r3, #12]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d10c      	bne.n	8002e00 <HAL_RCC_OscConfig+0x334>
 8002de6:	4b6a      	ldr	r3, [pc, #424]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002de8:	6a1b      	ldr	r3, [r3, #32]
 8002dea:	4a69      	ldr	r2, [pc, #420]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002dec:	f023 0301 	bic.w	r3, r3, #1
 8002df0:	6213      	str	r3, [r2, #32]
 8002df2:	4b67      	ldr	r3, [pc, #412]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002df4:	6a1b      	ldr	r3, [r3, #32]
 8002df6:	4a66      	ldr	r2, [pc, #408]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002df8:	f023 0304 	bic.w	r3, r3, #4
 8002dfc:	6213      	str	r3, [r2, #32]
 8002dfe:	e01c      	b.n	8002e3a <HAL_RCC_OscConfig+0x36e>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	2b05      	cmp	r3, #5
 8002e06:	d10c      	bne.n	8002e22 <HAL_RCC_OscConfig+0x356>
 8002e08:	4b61      	ldr	r3, [pc, #388]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002e0a:	6a1b      	ldr	r3, [r3, #32]
 8002e0c:	4a60      	ldr	r2, [pc, #384]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002e0e:	f043 0304 	orr.w	r3, r3, #4
 8002e12:	6213      	str	r3, [r2, #32]
 8002e14:	4b5e      	ldr	r3, [pc, #376]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002e16:	6a1b      	ldr	r3, [r3, #32]
 8002e18:	4a5d      	ldr	r2, [pc, #372]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002e1a:	f043 0301 	orr.w	r3, r3, #1
 8002e1e:	6213      	str	r3, [r2, #32]
 8002e20:	e00b      	b.n	8002e3a <HAL_RCC_OscConfig+0x36e>
 8002e22:	4b5b      	ldr	r3, [pc, #364]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002e24:	6a1b      	ldr	r3, [r3, #32]
 8002e26:	4a5a      	ldr	r2, [pc, #360]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002e28:	f023 0301 	bic.w	r3, r3, #1
 8002e2c:	6213      	str	r3, [r2, #32]
 8002e2e:	4b58      	ldr	r3, [pc, #352]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002e30:	6a1b      	ldr	r3, [r3, #32]
 8002e32:	4a57      	ldr	r2, [pc, #348]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002e34:	f023 0304 	bic.w	r3, r3, #4
 8002e38:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d015      	beq.n	8002e6e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e42:	f7fe fe95 	bl	8001b70 <HAL_GetTick>
 8002e46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e48:	e00a      	b.n	8002e60 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e4a:	f7fe fe91 	bl	8001b70 <HAL_GetTick>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d901      	bls.n	8002e60 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002e5c:	2303      	movs	r3, #3
 8002e5e:	e0b1      	b.n	8002fc4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e60:	4b4b      	ldr	r3, [pc, #300]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002e62:	6a1b      	ldr	r3, [r3, #32]
 8002e64:	f003 0302 	and.w	r3, r3, #2
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d0ee      	beq.n	8002e4a <HAL_RCC_OscConfig+0x37e>
 8002e6c:	e014      	b.n	8002e98 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e6e:	f7fe fe7f 	bl	8001b70 <HAL_GetTick>
 8002e72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e74:	e00a      	b.n	8002e8c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e76:	f7fe fe7b 	bl	8001b70 <HAL_GetTick>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d901      	bls.n	8002e8c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e09b      	b.n	8002fc4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e8c:	4b40      	ldr	r3, [pc, #256]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002e8e:	6a1b      	ldr	r3, [r3, #32]
 8002e90:	f003 0302 	and.w	r3, r3, #2
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d1ee      	bne.n	8002e76 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002e98:	7dfb      	ldrb	r3, [r7, #23]
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d105      	bne.n	8002eaa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e9e:	4b3c      	ldr	r3, [pc, #240]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002ea0:	69db      	ldr	r3, [r3, #28]
 8002ea2:	4a3b      	ldr	r2, [pc, #236]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002ea4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ea8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	69db      	ldr	r3, [r3, #28]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	f000 8087 	beq.w	8002fc2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002eb4:	4b36      	ldr	r3, [pc, #216]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	f003 030c 	and.w	r3, r3, #12
 8002ebc:	2b08      	cmp	r3, #8
 8002ebe:	d061      	beq.n	8002f84 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	69db      	ldr	r3, [r3, #28]
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d146      	bne.n	8002f56 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ec8:	4b33      	ldr	r3, [pc, #204]	@ (8002f98 <HAL_RCC_OscConfig+0x4cc>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ece:	f7fe fe4f 	bl	8001b70 <HAL_GetTick>
 8002ed2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ed4:	e008      	b.n	8002ee8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ed6:	f7fe fe4b 	bl	8001b70 <HAL_GetTick>
 8002eda:	4602      	mov	r2, r0
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	1ad3      	subs	r3, r2, r3
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	d901      	bls.n	8002ee8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002ee4:	2303      	movs	r3, #3
 8002ee6:	e06d      	b.n	8002fc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ee8:	4b29      	ldr	r3, [pc, #164]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d1f0      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6a1b      	ldr	r3, [r3, #32]
 8002ef8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002efc:	d108      	bne.n	8002f10 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002efe:	4b24      	ldr	r3, [pc, #144]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	4921      	ldr	r1, [pc, #132]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f10:	4b1f      	ldr	r3, [pc, #124]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6a19      	ldr	r1, [r3, #32]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f20:	430b      	orrs	r3, r1
 8002f22:	491b      	ldr	r1, [pc, #108]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002f24:	4313      	orrs	r3, r2
 8002f26:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f28:	4b1b      	ldr	r3, [pc, #108]	@ (8002f98 <HAL_RCC_OscConfig+0x4cc>)
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f2e:	f7fe fe1f 	bl	8001b70 <HAL_GetTick>
 8002f32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f34:	e008      	b.n	8002f48 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f36:	f7fe fe1b 	bl	8001b70 <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	2b02      	cmp	r3, #2
 8002f42:	d901      	bls.n	8002f48 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002f44:	2303      	movs	r3, #3
 8002f46:	e03d      	b.n	8002fc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f48:	4b11      	ldr	r3, [pc, #68]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d0f0      	beq.n	8002f36 <HAL_RCC_OscConfig+0x46a>
 8002f54:	e035      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f56:	4b10      	ldr	r3, [pc, #64]	@ (8002f98 <HAL_RCC_OscConfig+0x4cc>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f5c:	f7fe fe08 	bl	8001b70 <HAL_GetTick>
 8002f60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f62:	e008      	b.n	8002f76 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f64:	f7fe fe04 	bl	8001b70 <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	2b02      	cmp	r3, #2
 8002f70:	d901      	bls.n	8002f76 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002f72:	2303      	movs	r3, #3
 8002f74:	e026      	b.n	8002fc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f76:	4b06      	ldr	r3, [pc, #24]	@ (8002f90 <HAL_RCC_OscConfig+0x4c4>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d1f0      	bne.n	8002f64 <HAL_RCC_OscConfig+0x498>
 8002f82:	e01e      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	69db      	ldr	r3, [r3, #28]
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d107      	bne.n	8002f9c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e019      	b.n	8002fc4 <HAL_RCC_OscConfig+0x4f8>
 8002f90:	40021000 	.word	0x40021000
 8002f94:	40007000 	.word	0x40007000
 8002f98:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002f9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002fcc <HAL_RCC_OscConfig+0x500>)
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6a1b      	ldr	r3, [r3, #32]
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d106      	bne.n	8002fbe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	d001      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e000      	b.n	8002fc4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002fc2:	2300      	movs	r3, #0
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3718      	adds	r7, #24
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	40021000 	.word	0x40021000

08002fd0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b084      	sub	sp, #16
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d101      	bne.n	8002fe4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e0d0      	b.n	8003186 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fe4:	4b6a      	ldr	r3, [pc, #424]	@ (8003190 <HAL_RCC_ClockConfig+0x1c0>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0307 	and.w	r3, r3, #7
 8002fec:	683a      	ldr	r2, [r7, #0]
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d910      	bls.n	8003014 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ff2:	4b67      	ldr	r3, [pc, #412]	@ (8003190 <HAL_RCC_ClockConfig+0x1c0>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f023 0207 	bic.w	r2, r3, #7
 8002ffa:	4965      	ldr	r1, [pc, #404]	@ (8003190 <HAL_RCC_ClockConfig+0x1c0>)
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003002:	4b63      	ldr	r3, [pc, #396]	@ (8003190 <HAL_RCC_ClockConfig+0x1c0>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 0307 	and.w	r3, r3, #7
 800300a:	683a      	ldr	r2, [r7, #0]
 800300c:	429a      	cmp	r2, r3
 800300e:	d001      	beq.n	8003014 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e0b8      	b.n	8003186 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 0302 	and.w	r3, r3, #2
 800301c:	2b00      	cmp	r3, #0
 800301e:	d020      	beq.n	8003062 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0304 	and.w	r3, r3, #4
 8003028:	2b00      	cmp	r3, #0
 800302a:	d005      	beq.n	8003038 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800302c:	4b59      	ldr	r3, [pc, #356]	@ (8003194 <HAL_RCC_ClockConfig+0x1c4>)
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	4a58      	ldr	r2, [pc, #352]	@ (8003194 <HAL_RCC_ClockConfig+0x1c4>)
 8003032:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003036:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0308 	and.w	r3, r3, #8
 8003040:	2b00      	cmp	r3, #0
 8003042:	d005      	beq.n	8003050 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003044:	4b53      	ldr	r3, [pc, #332]	@ (8003194 <HAL_RCC_ClockConfig+0x1c4>)
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	4a52      	ldr	r2, [pc, #328]	@ (8003194 <HAL_RCC_ClockConfig+0x1c4>)
 800304a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800304e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003050:	4b50      	ldr	r3, [pc, #320]	@ (8003194 <HAL_RCC_ClockConfig+0x1c4>)
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	494d      	ldr	r1, [pc, #308]	@ (8003194 <HAL_RCC_ClockConfig+0x1c4>)
 800305e:	4313      	orrs	r3, r2
 8003060:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0301 	and.w	r3, r3, #1
 800306a:	2b00      	cmp	r3, #0
 800306c:	d040      	beq.n	80030f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	2b01      	cmp	r3, #1
 8003074:	d107      	bne.n	8003086 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003076:	4b47      	ldr	r3, [pc, #284]	@ (8003194 <HAL_RCC_ClockConfig+0x1c4>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d115      	bne.n	80030ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e07f      	b.n	8003186 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	2b02      	cmp	r3, #2
 800308c:	d107      	bne.n	800309e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800308e:	4b41      	ldr	r3, [pc, #260]	@ (8003194 <HAL_RCC_ClockConfig+0x1c4>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d109      	bne.n	80030ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e073      	b.n	8003186 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800309e:	4b3d      	ldr	r3, [pc, #244]	@ (8003194 <HAL_RCC_ClockConfig+0x1c4>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0302 	and.w	r3, r3, #2
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d101      	bne.n	80030ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e06b      	b.n	8003186 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030ae:	4b39      	ldr	r3, [pc, #228]	@ (8003194 <HAL_RCC_ClockConfig+0x1c4>)
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f023 0203 	bic.w	r2, r3, #3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	4936      	ldr	r1, [pc, #216]	@ (8003194 <HAL_RCC_ClockConfig+0x1c4>)
 80030bc:	4313      	orrs	r3, r2
 80030be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030c0:	f7fe fd56 	bl	8001b70 <HAL_GetTick>
 80030c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030c6:	e00a      	b.n	80030de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030c8:	f7fe fd52 	bl	8001b70 <HAL_GetTick>
 80030cc:	4602      	mov	r2, r0
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d901      	bls.n	80030de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030da:	2303      	movs	r3, #3
 80030dc:	e053      	b.n	8003186 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030de:	4b2d      	ldr	r3, [pc, #180]	@ (8003194 <HAL_RCC_ClockConfig+0x1c4>)
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	f003 020c 	and.w	r2, r3, #12
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d1eb      	bne.n	80030c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030f0:	4b27      	ldr	r3, [pc, #156]	@ (8003190 <HAL_RCC_ClockConfig+0x1c0>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0307 	and.w	r3, r3, #7
 80030f8:	683a      	ldr	r2, [r7, #0]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d210      	bcs.n	8003120 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030fe:	4b24      	ldr	r3, [pc, #144]	@ (8003190 <HAL_RCC_ClockConfig+0x1c0>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f023 0207 	bic.w	r2, r3, #7
 8003106:	4922      	ldr	r1, [pc, #136]	@ (8003190 <HAL_RCC_ClockConfig+0x1c0>)
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	4313      	orrs	r3, r2
 800310c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800310e:	4b20      	ldr	r3, [pc, #128]	@ (8003190 <HAL_RCC_ClockConfig+0x1c0>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 0307 	and.w	r3, r3, #7
 8003116:	683a      	ldr	r2, [r7, #0]
 8003118:	429a      	cmp	r2, r3
 800311a:	d001      	beq.n	8003120 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e032      	b.n	8003186 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0304 	and.w	r3, r3, #4
 8003128:	2b00      	cmp	r3, #0
 800312a:	d008      	beq.n	800313e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800312c:	4b19      	ldr	r3, [pc, #100]	@ (8003194 <HAL_RCC_ClockConfig+0x1c4>)
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	4916      	ldr	r1, [pc, #88]	@ (8003194 <HAL_RCC_ClockConfig+0x1c4>)
 800313a:	4313      	orrs	r3, r2
 800313c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0308 	and.w	r3, r3, #8
 8003146:	2b00      	cmp	r3, #0
 8003148:	d009      	beq.n	800315e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800314a:	4b12      	ldr	r3, [pc, #72]	@ (8003194 <HAL_RCC_ClockConfig+0x1c4>)
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	691b      	ldr	r3, [r3, #16]
 8003156:	00db      	lsls	r3, r3, #3
 8003158:	490e      	ldr	r1, [pc, #56]	@ (8003194 <HAL_RCC_ClockConfig+0x1c4>)
 800315a:	4313      	orrs	r3, r2
 800315c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800315e:	f000 f821 	bl	80031a4 <HAL_RCC_GetSysClockFreq>
 8003162:	4602      	mov	r2, r0
 8003164:	4b0b      	ldr	r3, [pc, #44]	@ (8003194 <HAL_RCC_ClockConfig+0x1c4>)
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	091b      	lsrs	r3, r3, #4
 800316a:	f003 030f 	and.w	r3, r3, #15
 800316e:	490a      	ldr	r1, [pc, #40]	@ (8003198 <HAL_RCC_ClockConfig+0x1c8>)
 8003170:	5ccb      	ldrb	r3, [r1, r3]
 8003172:	fa22 f303 	lsr.w	r3, r2, r3
 8003176:	4a09      	ldr	r2, [pc, #36]	@ (800319c <HAL_RCC_ClockConfig+0x1cc>)
 8003178:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800317a:	4b09      	ldr	r3, [pc, #36]	@ (80031a0 <HAL_RCC_ClockConfig+0x1d0>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4618      	mov	r0, r3
 8003180:	f7fe fcb4 	bl	8001aec <HAL_InitTick>

  return HAL_OK;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3710      	adds	r7, #16
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	40022000 	.word	0x40022000
 8003194:	40021000 	.word	0x40021000
 8003198:	08004768 	.word	0x08004768
 800319c:	20000004 	.word	0x20000004
 80031a0:	20000008 	.word	0x20000008

080031a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b087      	sub	sp, #28
 80031a8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80031aa:	2300      	movs	r3, #0
 80031ac:	60fb      	str	r3, [r7, #12]
 80031ae:	2300      	movs	r3, #0
 80031b0:	60bb      	str	r3, [r7, #8]
 80031b2:	2300      	movs	r3, #0
 80031b4:	617b      	str	r3, [r7, #20]
 80031b6:	2300      	movs	r3, #0
 80031b8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80031ba:	2300      	movs	r3, #0
 80031bc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80031be:	4b1e      	ldr	r3, [pc, #120]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x94>)
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	f003 030c 	and.w	r3, r3, #12
 80031ca:	2b04      	cmp	r3, #4
 80031cc:	d002      	beq.n	80031d4 <HAL_RCC_GetSysClockFreq+0x30>
 80031ce:	2b08      	cmp	r3, #8
 80031d0:	d003      	beq.n	80031da <HAL_RCC_GetSysClockFreq+0x36>
 80031d2:	e027      	b.n	8003224 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80031d4:	4b19      	ldr	r3, [pc, #100]	@ (800323c <HAL_RCC_GetSysClockFreq+0x98>)
 80031d6:	613b      	str	r3, [r7, #16]
      break;
 80031d8:	e027      	b.n	800322a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	0c9b      	lsrs	r3, r3, #18
 80031de:	f003 030f 	and.w	r3, r3, #15
 80031e2:	4a17      	ldr	r2, [pc, #92]	@ (8003240 <HAL_RCC_GetSysClockFreq+0x9c>)
 80031e4:	5cd3      	ldrb	r3, [r2, r3]
 80031e6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d010      	beq.n	8003214 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80031f2:	4b11      	ldr	r3, [pc, #68]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x94>)
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	0c5b      	lsrs	r3, r3, #17
 80031f8:	f003 0301 	and.w	r3, r3, #1
 80031fc:	4a11      	ldr	r2, [pc, #68]	@ (8003244 <HAL_RCC_GetSysClockFreq+0xa0>)
 80031fe:	5cd3      	ldrb	r3, [r2, r3]
 8003200:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	4a0d      	ldr	r2, [pc, #52]	@ (800323c <HAL_RCC_GetSysClockFreq+0x98>)
 8003206:	fb03 f202 	mul.w	r2, r3, r2
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003210:	617b      	str	r3, [r7, #20]
 8003212:	e004      	b.n	800321e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	4a0c      	ldr	r2, [pc, #48]	@ (8003248 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003218:	fb02 f303 	mul.w	r3, r2, r3
 800321c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	613b      	str	r3, [r7, #16]
      break;
 8003222:	e002      	b.n	800322a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003224:	4b05      	ldr	r3, [pc, #20]	@ (800323c <HAL_RCC_GetSysClockFreq+0x98>)
 8003226:	613b      	str	r3, [r7, #16]
      break;
 8003228:	bf00      	nop
    }
  }
  return sysclockfreq;
 800322a:	693b      	ldr	r3, [r7, #16]
}
 800322c:	4618      	mov	r0, r3
 800322e:	371c      	adds	r7, #28
 8003230:	46bd      	mov	sp, r7
 8003232:	bc80      	pop	{r7}
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	40021000 	.word	0x40021000
 800323c:	007a1200 	.word	0x007a1200
 8003240:	08004780 	.word	0x08004780
 8003244:	08004790 	.word	0x08004790
 8003248:	003d0900 	.word	0x003d0900

0800324c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800324c:	b480      	push	{r7}
 800324e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003250:	4b02      	ldr	r3, [pc, #8]	@ (800325c <HAL_RCC_GetHCLKFreq+0x10>)
 8003252:	681b      	ldr	r3, [r3, #0]
}
 8003254:	4618      	mov	r0, r3
 8003256:	46bd      	mov	sp, r7
 8003258:	bc80      	pop	{r7}
 800325a:	4770      	bx	lr
 800325c:	20000004 	.word	0x20000004

08003260 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003264:	f7ff fff2 	bl	800324c <HAL_RCC_GetHCLKFreq>
 8003268:	4602      	mov	r2, r0
 800326a:	4b05      	ldr	r3, [pc, #20]	@ (8003280 <HAL_RCC_GetPCLK1Freq+0x20>)
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	0a1b      	lsrs	r3, r3, #8
 8003270:	f003 0307 	and.w	r3, r3, #7
 8003274:	4903      	ldr	r1, [pc, #12]	@ (8003284 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003276:	5ccb      	ldrb	r3, [r1, r3]
 8003278:	fa22 f303 	lsr.w	r3, r2, r3
}
 800327c:	4618      	mov	r0, r3
 800327e:	bd80      	pop	{r7, pc}
 8003280:	40021000 	.word	0x40021000
 8003284:	08004778 	.word	0x08004778

08003288 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800328c:	f7ff ffde 	bl	800324c <HAL_RCC_GetHCLKFreq>
 8003290:	4602      	mov	r2, r0
 8003292:	4b05      	ldr	r3, [pc, #20]	@ (80032a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	0adb      	lsrs	r3, r3, #11
 8003298:	f003 0307 	and.w	r3, r3, #7
 800329c:	4903      	ldr	r1, [pc, #12]	@ (80032ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800329e:	5ccb      	ldrb	r3, [r1, r3]
 80032a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	40021000 	.word	0x40021000
 80032ac:	08004778 	.word	0x08004778

080032b0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b085      	sub	sp, #20
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80032b8:	4b0a      	ldr	r3, [pc, #40]	@ (80032e4 <RCC_Delay+0x34>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a0a      	ldr	r2, [pc, #40]	@ (80032e8 <RCC_Delay+0x38>)
 80032be:	fba2 2303 	umull	r2, r3, r2, r3
 80032c2:	0a5b      	lsrs	r3, r3, #9
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	fb02 f303 	mul.w	r3, r2, r3
 80032ca:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80032cc:	bf00      	nop
  }
  while (Delay --);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	1e5a      	subs	r2, r3, #1
 80032d2:	60fa      	str	r2, [r7, #12]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d1f9      	bne.n	80032cc <RCC_Delay+0x1c>
}
 80032d8:	bf00      	nop
 80032da:	bf00      	nop
 80032dc:	3714      	adds	r7, #20
 80032de:	46bd      	mov	sp, r7
 80032e0:	bc80      	pop	{r7}
 80032e2:	4770      	bx	lr
 80032e4:	20000004 	.word	0x20000004
 80032e8:	10624dd3 	.word	0x10624dd3

080032ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d101      	bne.n	80032fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e041      	b.n	8003382 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b00      	cmp	r3, #0
 8003308:	d106      	bne.n	8003318 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f7fe fa88 	bl	8001828 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2202      	movs	r2, #2
 800331c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	3304      	adds	r3, #4
 8003328:	4619      	mov	r1, r3
 800332a:	4610      	mov	r0, r2
 800332c:	f000 fa5c 	bl	80037e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2201      	movs	r2, #1
 8003334:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2201      	movs	r2, #1
 8003344:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2201      	movs	r2, #1
 8003354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2201      	movs	r2, #1
 800336c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2201      	movs	r2, #1
 8003374:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003380:	2300      	movs	r3, #0
}
 8003382:	4618      	mov	r0, r3
 8003384:	3708      	adds	r7, #8
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
	...

0800338c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800338c:	b480      	push	{r7}
 800338e:	b085      	sub	sp, #20
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800339a:	b2db      	uxtb	r3, r3
 800339c:	2b01      	cmp	r3, #1
 800339e:	d001      	beq.n	80033a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e03a      	b.n	800341a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2202      	movs	r2, #2
 80033a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	68da      	ldr	r2, [r3, #12]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f042 0201 	orr.w	r2, r2, #1
 80033ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a18      	ldr	r2, [pc, #96]	@ (8003424 <HAL_TIM_Base_Start_IT+0x98>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d00e      	beq.n	80033e4 <HAL_TIM_Base_Start_IT+0x58>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033ce:	d009      	beq.n	80033e4 <HAL_TIM_Base_Start_IT+0x58>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a14      	ldr	r2, [pc, #80]	@ (8003428 <HAL_TIM_Base_Start_IT+0x9c>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d004      	beq.n	80033e4 <HAL_TIM_Base_Start_IT+0x58>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a13      	ldr	r2, [pc, #76]	@ (800342c <HAL_TIM_Base_Start_IT+0xa0>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d111      	bne.n	8003408 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	f003 0307 	and.w	r3, r3, #7
 80033ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2b06      	cmp	r3, #6
 80033f4:	d010      	beq.n	8003418 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f042 0201 	orr.w	r2, r2, #1
 8003404:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003406:	e007      	b.n	8003418 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f042 0201 	orr.w	r2, r2, #1
 8003416:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003418:	2300      	movs	r3, #0
}
 800341a:	4618      	mov	r0, r3
 800341c:	3714      	adds	r7, #20
 800341e:	46bd      	mov	sp, r7
 8003420:	bc80      	pop	{r7}
 8003422:	4770      	bx	lr
 8003424:	40012c00 	.word	0x40012c00
 8003428:	40000400 	.word	0x40000400
 800342c:	40000800 	.word	0x40000800

08003430 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b084      	sub	sp, #16
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	68db      	ldr	r3, [r3, #12]
 800343e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	691b      	ldr	r3, [r3, #16]
 8003446:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	f003 0302 	and.w	r3, r3, #2
 800344e:	2b00      	cmp	r3, #0
 8003450:	d020      	beq.n	8003494 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	f003 0302 	and.w	r3, r3, #2
 8003458:	2b00      	cmp	r3, #0
 800345a:	d01b      	beq.n	8003494 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f06f 0202 	mvn.w	r2, #2
 8003464:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2201      	movs	r2, #1
 800346a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	699b      	ldr	r3, [r3, #24]
 8003472:	f003 0303 	and.w	r3, r3, #3
 8003476:	2b00      	cmp	r3, #0
 8003478:	d003      	beq.n	8003482 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f000 f998 	bl	80037b0 <HAL_TIM_IC_CaptureCallback>
 8003480:	e005      	b.n	800348e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	f000 f98b 	bl	800379e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003488:	6878      	ldr	r0, [r7, #4]
 800348a:	f000 f99a 	bl	80037c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2200      	movs	r2, #0
 8003492:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	f003 0304 	and.w	r3, r3, #4
 800349a:	2b00      	cmp	r3, #0
 800349c:	d020      	beq.n	80034e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	f003 0304 	and.w	r3, r3, #4
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d01b      	beq.n	80034e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f06f 0204 	mvn.w	r2, #4
 80034b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2202      	movs	r2, #2
 80034b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	699b      	ldr	r3, [r3, #24]
 80034be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d003      	beq.n	80034ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f000 f972 	bl	80037b0 <HAL_TIM_IC_CaptureCallback>
 80034cc:	e005      	b.n	80034da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f000 f965 	bl	800379e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034d4:	6878      	ldr	r0, [r7, #4]
 80034d6:	f000 f974 	bl	80037c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2200      	movs	r2, #0
 80034de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	f003 0308 	and.w	r3, r3, #8
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d020      	beq.n	800352c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	f003 0308 	and.w	r3, r3, #8
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d01b      	beq.n	800352c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f06f 0208 	mvn.w	r2, #8
 80034fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2204      	movs	r2, #4
 8003502:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	69db      	ldr	r3, [r3, #28]
 800350a:	f003 0303 	and.w	r3, r3, #3
 800350e:	2b00      	cmp	r3, #0
 8003510:	d003      	beq.n	800351a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f000 f94c 	bl	80037b0 <HAL_TIM_IC_CaptureCallback>
 8003518:	e005      	b.n	8003526 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f000 f93f 	bl	800379e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	f000 f94e 	bl	80037c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2200      	movs	r2, #0
 800352a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	f003 0310 	and.w	r3, r3, #16
 8003532:	2b00      	cmp	r3, #0
 8003534:	d020      	beq.n	8003578 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	f003 0310 	and.w	r3, r3, #16
 800353c:	2b00      	cmp	r3, #0
 800353e:	d01b      	beq.n	8003578 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f06f 0210 	mvn.w	r2, #16
 8003548:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2208      	movs	r2, #8
 800354e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	69db      	ldr	r3, [r3, #28]
 8003556:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800355a:	2b00      	cmp	r3, #0
 800355c:	d003      	beq.n	8003566 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f000 f926 	bl	80037b0 <HAL_TIM_IC_CaptureCallback>
 8003564:	e005      	b.n	8003572 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 f919 	bl	800379e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f000 f928 	bl	80037c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2200      	movs	r2, #0
 8003576:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	f003 0301 	and.w	r3, r3, #1
 800357e:	2b00      	cmp	r3, #0
 8003580:	d00c      	beq.n	800359c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	f003 0301 	and.w	r3, r3, #1
 8003588:	2b00      	cmp	r3, #0
 800358a:	d007      	beq.n	800359c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f06f 0201 	mvn.w	r2, #1
 8003594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f7fe f9e6 	bl	8001968 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d00c      	beq.n	80035c0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d007      	beq.n	80035c0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80035b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 fa7f 	bl	8003abe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d00c      	beq.n	80035e4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d007      	beq.n	80035e4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80035dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f000 f8f8 	bl	80037d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	f003 0320 	and.w	r3, r3, #32
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d00c      	beq.n	8003608 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	f003 0320 	and.w	r3, r3, #32
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d007      	beq.n	8003608 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f06f 0220 	mvn.w	r2, #32
 8003600:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f000 fa52 	bl	8003aac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003608:	bf00      	nop
 800360a:	3710      	adds	r7, #16
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}

08003610 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b084      	sub	sp, #16
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
 8003618:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800361a:	2300      	movs	r3, #0
 800361c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003624:	2b01      	cmp	r3, #1
 8003626:	d101      	bne.n	800362c <HAL_TIM_ConfigClockSource+0x1c>
 8003628:	2302      	movs	r3, #2
 800362a:	e0b4      	b.n	8003796 <HAL_TIM_ConfigClockSource+0x186>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2201      	movs	r2, #1
 8003630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2202      	movs	r2, #2
 8003638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800364a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003652:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	68ba      	ldr	r2, [r7, #8]
 800365a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003664:	d03e      	beq.n	80036e4 <HAL_TIM_ConfigClockSource+0xd4>
 8003666:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800366a:	f200 8087 	bhi.w	800377c <HAL_TIM_ConfigClockSource+0x16c>
 800366e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003672:	f000 8086 	beq.w	8003782 <HAL_TIM_ConfigClockSource+0x172>
 8003676:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800367a:	d87f      	bhi.n	800377c <HAL_TIM_ConfigClockSource+0x16c>
 800367c:	2b70      	cmp	r3, #112	@ 0x70
 800367e:	d01a      	beq.n	80036b6 <HAL_TIM_ConfigClockSource+0xa6>
 8003680:	2b70      	cmp	r3, #112	@ 0x70
 8003682:	d87b      	bhi.n	800377c <HAL_TIM_ConfigClockSource+0x16c>
 8003684:	2b60      	cmp	r3, #96	@ 0x60
 8003686:	d050      	beq.n	800372a <HAL_TIM_ConfigClockSource+0x11a>
 8003688:	2b60      	cmp	r3, #96	@ 0x60
 800368a:	d877      	bhi.n	800377c <HAL_TIM_ConfigClockSource+0x16c>
 800368c:	2b50      	cmp	r3, #80	@ 0x50
 800368e:	d03c      	beq.n	800370a <HAL_TIM_ConfigClockSource+0xfa>
 8003690:	2b50      	cmp	r3, #80	@ 0x50
 8003692:	d873      	bhi.n	800377c <HAL_TIM_ConfigClockSource+0x16c>
 8003694:	2b40      	cmp	r3, #64	@ 0x40
 8003696:	d058      	beq.n	800374a <HAL_TIM_ConfigClockSource+0x13a>
 8003698:	2b40      	cmp	r3, #64	@ 0x40
 800369a:	d86f      	bhi.n	800377c <HAL_TIM_ConfigClockSource+0x16c>
 800369c:	2b30      	cmp	r3, #48	@ 0x30
 800369e:	d064      	beq.n	800376a <HAL_TIM_ConfigClockSource+0x15a>
 80036a0:	2b30      	cmp	r3, #48	@ 0x30
 80036a2:	d86b      	bhi.n	800377c <HAL_TIM_ConfigClockSource+0x16c>
 80036a4:	2b20      	cmp	r3, #32
 80036a6:	d060      	beq.n	800376a <HAL_TIM_ConfigClockSource+0x15a>
 80036a8:	2b20      	cmp	r3, #32
 80036aa:	d867      	bhi.n	800377c <HAL_TIM_ConfigClockSource+0x16c>
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d05c      	beq.n	800376a <HAL_TIM_ConfigClockSource+0x15a>
 80036b0:	2b10      	cmp	r3, #16
 80036b2:	d05a      	beq.n	800376a <HAL_TIM_ConfigClockSource+0x15a>
 80036b4:	e062      	b.n	800377c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80036c6:	f000 f974 	bl	80039b2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80036d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	68ba      	ldr	r2, [r7, #8]
 80036e0:	609a      	str	r2, [r3, #8]
      break;
 80036e2:	e04f      	b.n	8003784 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80036f4:	f000 f95d 	bl	80039b2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	689a      	ldr	r2, [r3, #8]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003706:	609a      	str	r2, [r3, #8]
      break;
 8003708:	e03c      	b.n	8003784 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003716:	461a      	mov	r2, r3
 8003718:	f000 f8d4 	bl	80038c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2150      	movs	r1, #80	@ 0x50
 8003722:	4618      	mov	r0, r3
 8003724:	f000 f92b 	bl	800397e <TIM_ITRx_SetConfig>
      break;
 8003728:	e02c      	b.n	8003784 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003736:	461a      	mov	r2, r3
 8003738:	f000 f8f2 	bl	8003920 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	2160      	movs	r1, #96	@ 0x60
 8003742:	4618      	mov	r0, r3
 8003744:	f000 f91b 	bl	800397e <TIM_ITRx_SetConfig>
      break;
 8003748:	e01c      	b.n	8003784 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003756:	461a      	mov	r2, r3
 8003758:	f000 f8b4 	bl	80038c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	2140      	movs	r1, #64	@ 0x40
 8003762:	4618      	mov	r0, r3
 8003764:	f000 f90b 	bl	800397e <TIM_ITRx_SetConfig>
      break;
 8003768:	e00c      	b.n	8003784 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4619      	mov	r1, r3
 8003774:	4610      	mov	r0, r2
 8003776:	f000 f902 	bl	800397e <TIM_ITRx_SetConfig>
      break;
 800377a:	e003      	b.n	8003784 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	73fb      	strb	r3, [r7, #15]
      break;
 8003780:	e000      	b.n	8003784 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003782:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2201      	movs	r2, #1
 8003788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003794:	7bfb      	ldrb	r3, [r7, #15]
}
 8003796:	4618      	mov	r0, r3
 8003798:	3710      	adds	r7, #16
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}

0800379e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800379e:	b480      	push	{r7}
 80037a0:	b083      	sub	sp, #12
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037a6:	bf00      	nop
 80037a8:	370c      	adds	r7, #12
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bc80      	pop	{r7}
 80037ae:	4770      	bx	lr

080037b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b083      	sub	sp, #12
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037b8:	bf00      	nop
 80037ba:	370c      	adds	r7, #12
 80037bc:	46bd      	mov	sp, r7
 80037be:	bc80      	pop	{r7}
 80037c0:	4770      	bx	lr

080037c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80037c2:	b480      	push	{r7}
 80037c4:	b083      	sub	sp, #12
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80037ca:	bf00      	nop
 80037cc:	370c      	adds	r7, #12
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bc80      	pop	{r7}
 80037d2:	4770      	bx	lr

080037d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80037dc:	bf00      	nop
 80037de:	370c      	adds	r7, #12
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bc80      	pop	{r7}
 80037e4:	4770      	bx	lr
	...

080037e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b085      	sub	sp, #20
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
 80037f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	4a2f      	ldr	r2, [pc, #188]	@ (80038b8 <TIM_Base_SetConfig+0xd0>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d00b      	beq.n	8003818 <TIM_Base_SetConfig+0x30>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003806:	d007      	beq.n	8003818 <TIM_Base_SetConfig+0x30>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	4a2c      	ldr	r2, [pc, #176]	@ (80038bc <TIM_Base_SetConfig+0xd4>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d003      	beq.n	8003818 <TIM_Base_SetConfig+0x30>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	4a2b      	ldr	r2, [pc, #172]	@ (80038c0 <TIM_Base_SetConfig+0xd8>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d108      	bne.n	800382a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800381e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	68fa      	ldr	r2, [r7, #12]
 8003826:	4313      	orrs	r3, r2
 8003828:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4a22      	ldr	r2, [pc, #136]	@ (80038b8 <TIM_Base_SetConfig+0xd0>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d00b      	beq.n	800384a <TIM_Base_SetConfig+0x62>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003838:	d007      	beq.n	800384a <TIM_Base_SetConfig+0x62>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4a1f      	ldr	r2, [pc, #124]	@ (80038bc <TIM_Base_SetConfig+0xd4>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d003      	beq.n	800384a <TIM_Base_SetConfig+0x62>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a1e      	ldr	r2, [pc, #120]	@ (80038c0 <TIM_Base_SetConfig+0xd8>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d108      	bne.n	800385c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003850:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	68fa      	ldr	r2, [r7, #12]
 8003858:	4313      	orrs	r3, r2
 800385a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	695b      	ldr	r3, [r3, #20]
 8003866:	4313      	orrs	r3, r2
 8003868:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	68fa      	ldr	r2, [r7, #12]
 800386e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	689a      	ldr	r2, [r3, #8]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	4a0d      	ldr	r2, [pc, #52]	@ (80038b8 <TIM_Base_SetConfig+0xd0>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d103      	bne.n	8003890 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	691a      	ldr	r2, [r3, #16]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	691b      	ldr	r3, [r3, #16]
 800389a:	f003 0301 	and.w	r3, r3, #1
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d005      	beq.n	80038ae <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	691b      	ldr	r3, [r3, #16]
 80038a6:	f023 0201 	bic.w	r2, r3, #1
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	611a      	str	r2, [r3, #16]
  }
}
 80038ae:	bf00      	nop
 80038b0:	3714      	adds	r7, #20
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bc80      	pop	{r7}
 80038b6:	4770      	bx	lr
 80038b8:	40012c00 	.word	0x40012c00
 80038bc:	40000400 	.word	0x40000400
 80038c0:	40000800 	.word	0x40000800

080038c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b087      	sub	sp, #28
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	60f8      	str	r0, [r7, #12]
 80038cc:	60b9      	str	r1, [r7, #8]
 80038ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6a1b      	ldr	r3, [r3, #32]
 80038d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6a1b      	ldr	r3, [r3, #32]
 80038da:	f023 0201 	bic.w	r2, r3, #1
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	699b      	ldr	r3, [r3, #24]
 80038e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80038ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	011b      	lsls	r3, r3, #4
 80038f4:	693a      	ldr	r2, [r7, #16]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	f023 030a 	bic.w	r3, r3, #10
 8003900:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003902:	697a      	ldr	r2, [r7, #20]
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	4313      	orrs	r3, r2
 8003908:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	693a      	ldr	r2, [r7, #16]
 800390e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	697a      	ldr	r2, [r7, #20]
 8003914:	621a      	str	r2, [r3, #32]
}
 8003916:	bf00      	nop
 8003918:	371c      	adds	r7, #28
 800391a:	46bd      	mov	sp, r7
 800391c:	bc80      	pop	{r7}
 800391e:	4770      	bx	lr

08003920 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003920:	b480      	push	{r7}
 8003922:	b087      	sub	sp, #28
 8003924:	af00      	add	r7, sp, #0
 8003926:	60f8      	str	r0, [r7, #12]
 8003928:	60b9      	str	r1, [r7, #8]
 800392a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6a1b      	ldr	r3, [r3, #32]
 8003930:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	6a1b      	ldr	r3, [r3, #32]
 8003936:	f023 0210 	bic.w	r2, r3, #16
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	699b      	ldr	r3, [r3, #24]
 8003942:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800394a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	031b      	lsls	r3, r3, #12
 8003950:	693a      	ldr	r2, [r7, #16]
 8003952:	4313      	orrs	r3, r2
 8003954:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800395c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	011b      	lsls	r3, r3, #4
 8003962:	697a      	ldr	r2, [r7, #20]
 8003964:	4313      	orrs	r3, r2
 8003966:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	693a      	ldr	r2, [r7, #16]
 800396c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	697a      	ldr	r2, [r7, #20]
 8003972:	621a      	str	r2, [r3, #32]
}
 8003974:	bf00      	nop
 8003976:	371c      	adds	r7, #28
 8003978:	46bd      	mov	sp, r7
 800397a:	bc80      	pop	{r7}
 800397c:	4770      	bx	lr

0800397e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800397e:	b480      	push	{r7}
 8003980:	b085      	sub	sp, #20
 8003982:	af00      	add	r7, sp, #0
 8003984:	6078      	str	r0, [r7, #4]
 8003986:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003994:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003996:	683a      	ldr	r2, [r7, #0]
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	4313      	orrs	r3, r2
 800399c:	f043 0307 	orr.w	r3, r3, #7
 80039a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	68fa      	ldr	r2, [r7, #12]
 80039a6:	609a      	str	r2, [r3, #8]
}
 80039a8:	bf00      	nop
 80039aa:	3714      	adds	r7, #20
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bc80      	pop	{r7}
 80039b0:	4770      	bx	lr

080039b2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80039b2:	b480      	push	{r7}
 80039b4:	b087      	sub	sp, #28
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	60f8      	str	r0, [r7, #12]
 80039ba:	60b9      	str	r1, [r7, #8]
 80039bc:	607a      	str	r2, [r7, #4]
 80039be:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80039cc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	021a      	lsls	r2, r3, #8
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	431a      	orrs	r2, r3
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	4313      	orrs	r3, r2
 80039da:	697a      	ldr	r2, [r7, #20]
 80039dc:	4313      	orrs	r3, r2
 80039de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	697a      	ldr	r2, [r7, #20]
 80039e4:	609a      	str	r2, [r3, #8]
}
 80039e6:	bf00      	nop
 80039e8:	371c      	adds	r7, #28
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bc80      	pop	{r7}
 80039ee:	4770      	bx	lr

080039f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b085      	sub	sp, #20
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d101      	bne.n	8003a08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003a04:	2302      	movs	r3, #2
 8003a06:	e046      	b.n	8003a96 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2202      	movs	r2, #2
 8003a14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	68fa      	ldr	r2, [r7, #12]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	68fa      	ldr	r2, [r7, #12]
 8003a40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a16      	ldr	r2, [pc, #88]	@ (8003aa0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d00e      	beq.n	8003a6a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a54:	d009      	beq.n	8003a6a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a12      	ldr	r2, [pc, #72]	@ (8003aa4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d004      	beq.n	8003a6a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a10      	ldr	r2, [pc, #64]	@ (8003aa8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d10c      	bne.n	8003a84 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a70:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	68ba      	ldr	r2, [r7, #8]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	68ba      	ldr	r2, [r7, #8]
 8003a82:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3714      	adds	r7, #20
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bc80      	pop	{r7}
 8003a9e:	4770      	bx	lr
 8003aa0:	40012c00 	.word	0x40012c00
 8003aa4:	40000400 	.word	0x40000400
 8003aa8:	40000800 	.word	0x40000800

08003aac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ab4:	bf00      	nop
 8003ab6:	370c      	adds	r7, #12
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bc80      	pop	{r7}
 8003abc:	4770      	bx	lr

08003abe <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003abe:	b480      	push	{r7}
 8003ac0:	b083      	sub	sp, #12
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ac6:	bf00      	nop
 8003ac8:	370c      	adds	r7, #12
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bc80      	pop	{r7}
 8003ace:	4770      	bx	lr

08003ad0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b082      	sub	sp, #8
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d101      	bne.n	8003ae2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e042      	b.n	8003b68 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d106      	bne.n	8003afc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2200      	movs	r2, #0
 8003af2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	f7fd feba 	bl	8001870 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2224      	movs	r2, #36	@ 0x24
 8003b00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	68da      	ldr	r2, [r3, #12]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003b12:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f000 f82b 	bl	8003b70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	691a      	ldr	r2, [r3, #16]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003b28:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	695a      	ldr	r2, [r3, #20]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b38:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	68da      	ldr	r2, [r3, #12]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b48:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2220      	movs	r2, #32
 8003b54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2220      	movs	r2, #32
 8003b5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003b66:	2300      	movs	r3, #0
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3708      	adds	r7, #8
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	68da      	ldr	r2, [r3, #12]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	430a      	orrs	r2, r1
 8003b8c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	689a      	ldr	r2, [r3, #8]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	431a      	orrs	r2, r3
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	695b      	ldr	r3, [r3, #20]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003baa:	f023 030c 	bic.w	r3, r3, #12
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	6812      	ldr	r2, [r2, #0]
 8003bb2:	68b9      	ldr	r1, [r7, #8]
 8003bb4:	430b      	orrs	r3, r1
 8003bb6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	695b      	ldr	r3, [r3, #20]
 8003bbe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	699a      	ldr	r2, [r3, #24]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	430a      	orrs	r2, r1
 8003bcc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a2c      	ldr	r2, [pc, #176]	@ (8003c84 <UART_SetConfig+0x114>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d103      	bne.n	8003be0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003bd8:	f7ff fb56 	bl	8003288 <HAL_RCC_GetPCLK2Freq>
 8003bdc:	60f8      	str	r0, [r7, #12]
 8003bde:	e002      	b.n	8003be6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003be0:	f7ff fb3e 	bl	8003260 <HAL_RCC_GetPCLK1Freq>
 8003be4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003be6:	68fa      	ldr	r2, [r7, #12]
 8003be8:	4613      	mov	r3, r2
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	4413      	add	r3, r2
 8003bee:	009a      	lsls	r2, r3, #2
 8003bf0:	441a      	add	r2, r3
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bfc:	4a22      	ldr	r2, [pc, #136]	@ (8003c88 <UART_SetConfig+0x118>)
 8003bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003c02:	095b      	lsrs	r3, r3, #5
 8003c04:	0119      	lsls	r1, r3, #4
 8003c06:	68fa      	ldr	r2, [r7, #12]
 8003c08:	4613      	mov	r3, r2
 8003c0a:	009b      	lsls	r3, r3, #2
 8003c0c:	4413      	add	r3, r2
 8003c0e:	009a      	lsls	r2, r3, #2
 8003c10:	441a      	add	r2, r3
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c1c:	4b1a      	ldr	r3, [pc, #104]	@ (8003c88 <UART_SetConfig+0x118>)
 8003c1e:	fba3 0302 	umull	r0, r3, r3, r2
 8003c22:	095b      	lsrs	r3, r3, #5
 8003c24:	2064      	movs	r0, #100	@ 0x64
 8003c26:	fb00 f303 	mul.w	r3, r0, r3
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	011b      	lsls	r3, r3, #4
 8003c2e:	3332      	adds	r3, #50	@ 0x32
 8003c30:	4a15      	ldr	r2, [pc, #84]	@ (8003c88 <UART_SetConfig+0x118>)
 8003c32:	fba2 2303 	umull	r2, r3, r2, r3
 8003c36:	095b      	lsrs	r3, r3, #5
 8003c38:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c3c:	4419      	add	r1, r3
 8003c3e:	68fa      	ldr	r2, [r7, #12]
 8003c40:	4613      	mov	r3, r2
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	4413      	add	r3, r2
 8003c46:	009a      	lsls	r2, r3, #2
 8003c48:	441a      	add	r2, r3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	009b      	lsls	r3, r3, #2
 8003c50:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c54:	4b0c      	ldr	r3, [pc, #48]	@ (8003c88 <UART_SetConfig+0x118>)
 8003c56:	fba3 0302 	umull	r0, r3, r3, r2
 8003c5a:	095b      	lsrs	r3, r3, #5
 8003c5c:	2064      	movs	r0, #100	@ 0x64
 8003c5e:	fb00 f303 	mul.w	r3, r0, r3
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	011b      	lsls	r3, r3, #4
 8003c66:	3332      	adds	r3, #50	@ 0x32
 8003c68:	4a07      	ldr	r2, [pc, #28]	@ (8003c88 <UART_SetConfig+0x118>)
 8003c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c6e:	095b      	lsrs	r3, r3, #5
 8003c70:	f003 020f 	and.w	r2, r3, #15
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	440a      	add	r2, r1
 8003c7a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003c7c:	bf00      	nop
 8003c7e:	3710      	adds	r7, #16
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	40013800 	.word	0x40013800
 8003c88:	51eb851f 	.word	0x51eb851f

08003c8c <siprintf>:
 8003c8c:	b40e      	push	{r1, r2, r3}
 8003c8e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003c92:	b510      	push	{r4, lr}
 8003c94:	2400      	movs	r4, #0
 8003c96:	b09d      	sub	sp, #116	@ 0x74
 8003c98:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003c9a:	9002      	str	r0, [sp, #8]
 8003c9c:	9006      	str	r0, [sp, #24]
 8003c9e:	9107      	str	r1, [sp, #28]
 8003ca0:	9104      	str	r1, [sp, #16]
 8003ca2:	4809      	ldr	r0, [pc, #36]	@ (8003cc8 <siprintf+0x3c>)
 8003ca4:	4909      	ldr	r1, [pc, #36]	@ (8003ccc <siprintf+0x40>)
 8003ca6:	f853 2b04 	ldr.w	r2, [r3], #4
 8003caa:	9105      	str	r1, [sp, #20]
 8003cac:	6800      	ldr	r0, [r0, #0]
 8003cae:	a902      	add	r1, sp, #8
 8003cb0:	9301      	str	r3, [sp, #4]
 8003cb2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003cb4:	f000 f992 	bl	8003fdc <_svfiprintf_r>
 8003cb8:	9b02      	ldr	r3, [sp, #8]
 8003cba:	701c      	strb	r4, [r3, #0]
 8003cbc:	b01d      	add	sp, #116	@ 0x74
 8003cbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003cc2:	b003      	add	sp, #12
 8003cc4:	4770      	bx	lr
 8003cc6:	bf00      	nop
 8003cc8:	20000010 	.word	0x20000010
 8003ccc:	ffff0208 	.word	0xffff0208

08003cd0 <memset>:
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	4402      	add	r2, r0
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d100      	bne.n	8003cda <memset+0xa>
 8003cd8:	4770      	bx	lr
 8003cda:	f803 1b01 	strb.w	r1, [r3], #1
 8003cde:	e7f9      	b.n	8003cd4 <memset+0x4>

08003ce0 <__errno>:
 8003ce0:	4b01      	ldr	r3, [pc, #4]	@ (8003ce8 <__errno+0x8>)
 8003ce2:	6818      	ldr	r0, [r3, #0]
 8003ce4:	4770      	bx	lr
 8003ce6:	bf00      	nop
 8003ce8:	20000010 	.word	0x20000010

08003cec <__libc_init_array>:
 8003cec:	b570      	push	{r4, r5, r6, lr}
 8003cee:	2600      	movs	r6, #0
 8003cf0:	4d0c      	ldr	r5, [pc, #48]	@ (8003d24 <__libc_init_array+0x38>)
 8003cf2:	4c0d      	ldr	r4, [pc, #52]	@ (8003d28 <__libc_init_array+0x3c>)
 8003cf4:	1b64      	subs	r4, r4, r5
 8003cf6:	10a4      	asrs	r4, r4, #2
 8003cf8:	42a6      	cmp	r6, r4
 8003cfa:	d109      	bne.n	8003d10 <__libc_init_array+0x24>
 8003cfc:	f000 fc76 	bl	80045ec <_init>
 8003d00:	2600      	movs	r6, #0
 8003d02:	4d0a      	ldr	r5, [pc, #40]	@ (8003d2c <__libc_init_array+0x40>)
 8003d04:	4c0a      	ldr	r4, [pc, #40]	@ (8003d30 <__libc_init_array+0x44>)
 8003d06:	1b64      	subs	r4, r4, r5
 8003d08:	10a4      	asrs	r4, r4, #2
 8003d0a:	42a6      	cmp	r6, r4
 8003d0c:	d105      	bne.n	8003d1a <__libc_init_array+0x2e>
 8003d0e:	bd70      	pop	{r4, r5, r6, pc}
 8003d10:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d14:	4798      	blx	r3
 8003d16:	3601      	adds	r6, #1
 8003d18:	e7ee      	b.n	8003cf8 <__libc_init_array+0xc>
 8003d1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d1e:	4798      	blx	r3
 8003d20:	3601      	adds	r6, #1
 8003d22:	e7f2      	b.n	8003d0a <__libc_init_array+0x1e>
 8003d24:	080047c8 	.word	0x080047c8
 8003d28:	080047c8 	.word	0x080047c8
 8003d2c:	080047c8 	.word	0x080047c8
 8003d30:	080047cc 	.word	0x080047cc

08003d34 <__retarget_lock_acquire_recursive>:
 8003d34:	4770      	bx	lr

08003d36 <__retarget_lock_release_recursive>:
 8003d36:	4770      	bx	lr

08003d38 <_free_r>:
 8003d38:	b538      	push	{r3, r4, r5, lr}
 8003d3a:	4605      	mov	r5, r0
 8003d3c:	2900      	cmp	r1, #0
 8003d3e:	d040      	beq.n	8003dc2 <_free_r+0x8a>
 8003d40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d44:	1f0c      	subs	r4, r1, #4
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	bfb8      	it	lt
 8003d4a:	18e4      	addlt	r4, r4, r3
 8003d4c:	f000 f8de 	bl	8003f0c <__malloc_lock>
 8003d50:	4a1c      	ldr	r2, [pc, #112]	@ (8003dc4 <_free_r+0x8c>)
 8003d52:	6813      	ldr	r3, [r2, #0]
 8003d54:	b933      	cbnz	r3, 8003d64 <_free_r+0x2c>
 8003d56:	6063      	str	r3, [r4, #4]
 8003d58:	6014      	str	r4, [r2, #0]
 8003d5a:	4628      	mov	r0, r5
 8003d5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d60:	f000 b8da 	b.w	8003f18 <__malloc_unlock>
 8003d64:	42a3      	cmp	r3, r4
 8003d66:	d908      	bls.n	8003d7a <_free_r+0x42>
 8003d68:	6820      	ldr	r0, [r4, #0]
 8003d6a:	1821      	adds	r1, r4, r0
 8003d6c:	428b      	cmp	r3, r1
 8003d6e:	bf01      	itttt	eq
 8003d70:	6819      	ldreq	r1, [r3, #0]
 8003d72:	685b      	ldreq	r3, [r3, #4]
 8003d74:	1809      	addeq	r1, r1, r0
 8003d76:	6021      	streq	r1, [r4, #0]
 8003d78:	e7ed      	b.n	8003d56 <_free_r+0x1e>
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	b10b      	cbz	r3, 8003d84 <_free_r+0x4c>
 8003d80:	42a3      	cmp	r3, r4
 8003d82:	d9fa      	bls.n	8003d7a <_free_r+0x42>
 8003d84:	6811      	ldr	r1, [r2, #0]
 8003d86:	1850      	adds	r0, r2, r1
 8003d88:	42a0      	cmp	r0, r4
 8003d8a:	d10b      	bne.n	8003da4 <_free_r+0x6c>
 8003d8c:	6820      	ldr	r0, [r4, #0]
 8003d8e:	4401      	add	r1, r0
 8003d90:	1850      	adds	r0, r2, r1
 8003d92:	4283      	cmp	r3, r0
 8003d94:	6011      	str	r1, [r2, #0]
 8003d96:	d1e0      	bne.n	8003d5a <_free_r+0x22>
 8003d98:	6818      	ldr	r0, [r3, #0]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	4408      	add	r0, r1
 8003d9e:	6010      	str	r0, [r2, #0]
 8003da0:	6053      	str	r3, [r2, #4]
 8003da2:	e7da      	b.n	8003d5a <_free_r+0x22>
 8003da4:	d902      	bls.n	8003dac <_free_r+0x74>
 8003da6:	230c      	movs	r3, #12
 8003da8:	602b      	str	r3, [r5, #0]
 8003daa:	e7d6      	b.n	8003d5a <_free_r+0x22>
 8003dac:	6820      	ldr	r0, [r4, #0]
 8003dae:	1821      	adds	r1, r4, r0
 8003db0:	428b      	cmp	r3, r1
 8003db2:	bf01      	itttt	eq
 8003db4:	6819      	ldreq	r1, [r3, #0]
 8003db6:	685b      	ldreq	r3, [r3, #4]
 8003db8:	1809      	addeq	r1, r1, r0
 8003dba:	6021      	streq	r1, [r4, #0]
 8003dbc:	6063      	str	r3, [r4, #4]
 8003dbe:	6054      	str	r4, [r2, #4]
 8003dc0:	e7cb      	b.n	8003d5a <_free_r+0x22>
 8003dc2:	bd38      	pop	{r3, r4, r5, pc}
 8003dc4:	200003a8 	.word	0x200003a8

08003dc8 <sbrk_aligned>:
 8003dc8:	b570      	push	{r4, r5, r6, lr}
 8003dca:	4e0f      	ldr	r6, [pc, #60]	@ (8003e08 <sbrk_aligned+0x40>)
 8003dcc:	460c      	mov	r4, r1
 8003dce:	6831      	ldr	r1, [r6, #0]
 8003dd0:	4605      	mov	r5, r0
 8003dd2:	b911      	cbnz	r1, 8003dda <sbrk_aligned+0x12>
 8003dd4:	f000 fba8 	bl	8004528 <_sbrk_r>
 8003dd8:	6030      	str	r0, [r6, #0]
 8003dda:	4621      	mov	r1, r4
 8003ddc:	4628      	mov	r0, r5
 8003dde:	f000 fba3 	bl	8004528 <_sbrk_r>
 8003de2:	1c43      	adds	r3, r0, #1
 8003de4:	d103      	bne.n	8003dee <sbrk_aligned+0x26>
 8003de6:	f04f 34ff 	mov.w	r4, #4294967295
 8003dea:	4620      	mov	r0, r4
 8003dec:	bd70      	pop	{r4, r5, r6, pc}
 8003dee:	1cc4      	adds	r4, r0, #3
 8003df0:	f024 0403 	bic.w	r4, r4, #3
 8003df4:	42a0      	cmp	r0, r4
 8003df6:	d0f8      	beq.n	8003dea <sbrk_aligned+0x22>
 8003df8:	1a21      	subs	r1, r4, r0
 8003dfa:	4628      	mov	r0, r5
 8003dfc:	f000 fb94 	bl	8004528 <_sbrk_r>
 8003e00:	3001      	adds	r0, #1
 8003e02:	d1f2      	bne.n	8003dea <sbrk_aligned+0x22>
 8003e04:	e7ef      	b.n	8003de6 <sbrk_aligned+0x1e>
 8003e06:	bf00      	nop
 8003e08:	200003a4 	.word	0x200003a4

08003e0c <_malloc_r>:
 8003e0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e10:	1ccd      	adds	r5, r1, #3
 8003e12:	f025 0503 	bic.w	r5, r5, #3
 8003e16:	3508      	adds	r5, #8
 8003e18:	2d0c      	cmp	r5, #12
 8003e1a:	bf38      	it	cc
 8003e1c:	250c      	movcc	r5, #12
 8003e1e:	2d00      	cmp	r5, #0
 8003e20:	4606      	mov	r6, r0
 8003e22:	db01      	blt.n	8003e28 <_malloc_r+0x1c>
 8003e24:	42a9      	cmp	r1, r5
 8003e26:	d904      	bls.n	8003e32 <_malloc_r+0x26>
 8003e28:	230c      	movs	r3, #12
 8003e2a:	6033      	str	r3, [r6, #0]
 8003e2c:	2000      	movs	r0, #0
 8003e2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003f08 <_malloc_r+0xfc>
 8003e36:	f000 f869 	bl	8003f0c <__malloc_lock>
 8003e3a:	f8d8 3000 	ldr.w	r3, [r8]
 8003e3e:	461c      	mov	r4, r3
 8003e40:	bb44      	cbnz	r4, 8003e94 <_malloc_r+0x88>
 8003e42:	4629      	mov	r1, r5
 8003e44:	4630      	mov	r0, r6
 8003e46:	f7ff ffbf 	bl	8003dc8 <sbrk_aligned>
 8003e4a:	1c43      	adds	r3, r0, #1
 8003e4c:	4604      	mov	r4, r0
 8003e4e:	d158      	bne.n	8003f02 <_malloc_r+0xf6>
 8003e50:	f8d8 4000 	ldr.w	r4, [r8]
 8003e54:	4627      	mov	r7, r4
 8003e56:	2f00      	cmp	r7, #0
 8003e58:	d143      	bne.n	8003ee2 <_malloc_r+0xd6>
 8003e5a:	2c00      	cmp	r4, #0
 8003e5c:	d04b      	beq.n	8003ef6 <_malloc_r+0xea>
 8003e5e:	6823      	ldr	r3, [r4, #0]
 8003e60:	4639      	mov	r1, r7
 8003e62:	4630      	mov	r0, r6
 8003e64:	eb04 0903 	add.w	r9, r4, r3
 8003e68:	f000 fb5e 	bl	8004528 <_sbrk_r>
 8003e6c:	4581      	cmp	r9, r0
 8003e6e:	d142      	bne.n	8003ef6 <_malloc_r+0xea>
 8003e70:	6821      	ldr	r1, [r4, #0]
 8003e72:	4630      	mov	r0, r6
 8003e74:	1a6d      	subs	r5, r5, r1
 8003e76:	4629      	mov	r1, r5
 8003e78:	f7ff ffa6 	bl	8003dc8 <sbrk_aligned>
 8003e7c:	3001      	adds	r0, #1
 8003e7e:	d03a      	beq.n	8003ef6 <_malloc_r+0xea>
 8003e80:	6823      	ldr	r3, [r4, #0]
 8003e82:	442b      	add	r3, r5
 8003e84:	6023      	str	r3, [r4, #0]
 8003e86:	f8d8 3000 	ldr.w	r3, [r8]
 8003e8a:	685a      	ldr	r2, [r3, #4]
 8003e8c:	bb62      	cbnz	r2, 8003ee8 <_malloc_r+0xdc>
 8003e8e:	f8c8 7000 	str.w	r7, [r8]
 8003e92:	e00f      	b.n	8003eb4 <_malloc_r+0xa8>
 8003e94:	6822      	ldr	r2, [r4, #0]
 8003e96:	1b52      	subs	r2, r2, r5
 8003e98:	d420      	bmi.n	8003edc <_malloc_r+0xd0>
 8003e9a:	2a0b      	cmp	r2, #11
 8003e9c:	d917      	bls.n	8003ece <_malloc_r+0xc2>
 8003e9e:	1961      	adds	r1, r4, r5
 8003ea0:	42a3      	cmp	r3, r4
 8003ea2:	6025      	str	r5, [r4, #0]
 8003ea4:	bf18      	it	ne
 8003ea6:	6059      	strne	r1, [r3, #4]
 8003ea8:	6863      	ldr	r3, [r4, #4]
 8003eaa:	bf08      	it	eq
 8003eac:	f8c8 1000 	streq.w	r1, [r8]
 8003eb0:	5162      	str	r2, [r4, r5]
 8003eb2:	604b      	str	r3, [r1, #4]
 8003eb4:	4630      	mov	r0, r6
 8003eb6:	f000 f82f 	bl	8003f18 <__malloc_unlock>
 8003eba:	f104 000b 	add.w	r0, r4, #11
 8003ebe:	1d23      	adds	r3, r4, #4
 8003ec0:	f020 0007 	bic.w	r0, r0, #7
 8003ec4:	1ac2      	subs	r2, r0, r3
 8003ec6:	bf1c      	itt	ne
 8003ec8:	1a1b      	subne	r3, r3, r0
 8003eca:	50a3      	strne	r3, [r4, r2]
 8003ecc:	e7af      	b.n	8003e2e <_malloc_r+0x22>
 8003ece:	6862      	ldr	r2, [r4, #4]
 8003ed0:	42a3      	cmp	r3, r4
 8003ed2:	bf0c      	ite	eq
 8003ed4:	f8c8 2000 	streq.w	r2, [r8]
 8003ed8:	605a      	strne	r2, [r3, #4]
 8003eda:	e7eb      	b.n	8003eb4 <_malloc_r+0xa8>
 8003edc:	4623      	mov	r3, r4
 8003ede:	6864      	ldr	r4, [r4, #4]
 8003ee0:	e7ae      	b.n	8003e40 <_malloc_r+0x34>
 8003ee2:	463c      	mov	r4, r7
 8003ee4:	687f      	ldr	r7, [r7, #4]
 8003ee6:	e7b6      	b.n	8003e56 <_malloc_r+0x4a>
 8003ee8:	461a      	mov	r2, r3
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	42a3      	cmp	r3, r4
 8003eee:	d1fb      	bne.n	8003ee8 <_malloc_r+0xdc>
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	6053      	str	r3, [r2, #4]
 8003ef4:	e7de      	b.n	8003eb4 <_malloc_r+0xa8>
 8003ef6:	230c      	movs	r3, #12
 8003ef8:	4630      	mov	r0, r6
 8003efa:	6033      	str	r3, [r6, #0]
 8003efc:	f000 f80c 	bl	8003f18 <__malloc_unlock>
 8003f00:	e794      	b.n	8003e2c <_malloc_r+0x20>
 8003f02:	6005      	str	r5, [r0, #0]
 8003f04:	e7d6      	b.n	8003eb4 <_malloc_r+0xa8>
 8003f06:	bf00      	nop
 8003f08:	200003a8 	.word	0x200003a8

08003f0c <__malloc_lock>:
 8003f0c:	4801      	ldr	r0, [pc, #4]	@ (8003f14 <__malloc_lock+0x8>)
 8003f0e:	f7ff bf11 	b.w	8003d34 <__retarget_lock_acquire_recursive>
 8003f12:	bf00      	nop
 8003f14:	200003a0 	.word	0x200003a0

08003f18 <__malloc_unlock>:
 8003f18:	4801      	ldr	r0, [pc, #4]	@ (8003f20 <__malloc_unlock+0x8>)
 8003f1a:	f7ff bf0c 	b.w	8003d36 <__retarget_lock_release_recursive>
 8003f1e:	bf00      	nop
 8003f20:	200003a0 	.word	0x200003a0

08003f24 <__ssputs_r>:
 8003f24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f28:	461f      	mov	r7, r3
 8003f2a:	688e      	ldr	r6, [r1, #8]
 8003f2c:	4682      	mov	sl, r0
 8003f2e:	42be      	cmp	r6, r7
 8003f30:	460c      	mov	r4, r1
 8003f32:	4690      	mov	r8, r2
 8003f34:	680b      	ldr	r3, [r1, #0]
 8003f36:	d82d      	bhi.n	8003f94 <__ssputs_r+0x70>
 8003f38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003f3c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003f40:	d026      	beq.n	8003f90 <__ssputs_r+0x6c>
 8003f42:	6965      	ldr	r5, [r4, #20]
 8003f44:	6909      	ldr	r1, [r1, #16]
 8003f46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003f4a:	eba3 0901 	sub.w	r9, r3, r1
 8003f4e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003f52:	1c7b      	adds	r3, r7, #1
 8003f54:	444b      	add	r3, r9
 8003f56:	106d      	asrs	r5, r5, #1
 8003f58:	429d      	cmp	r5, r3
 8003f5a:	bf38      	it	cc
 8003f5c:	461d      	movcc	r5, r3
 8003f5e:	0553      	lsls	r3, r2, #21
 8003f60:	d527      	bpl.n	8003fb2 <__ssputs_r+0x8e>
 8003f62:	4629      	mov	r1, r5
 8003f64:	f7ff ff52 	bl	8003e0c <_malloc_r>
 8003f68:	4606      	mov	r6, r0
 8003f6a:	b360      	cbz	r0, 8003fc6 <__ssputs_r+0xa2>
 8003f6c:	464a      	mov	r2, r9
 8003f6e:	6921      	ldr	r1, [r4, #16]
 8003f70:	f000 faf8 	bl	8004564 <memcpy>
 8003f74:	89a3      	ldrh	r3, [r4, #12]
 8003f76:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003f7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f7e:	81a3      	strh	r3, [r4, #12]
 8003f80:	6126      	str	r6, [r4, #16]
 8003f82:	444e      	add	r6, r9
 8003f84:	6026      	str	r6, [r4, #0]
 8003f86:	463e      	mov	r6, r7
 8003f88:	6165      	str	r5, [r4, #20]
 8003f8a:	eba5 0509 	sub.w	r5, r5, r9
 8003f8e:	60a5      	str	r5, [r4, #8]
 8003f90:	42be      	cmp	r6, r7
 8003f92:	d900      	bls.n	8003f96 <__ssputs_r+0x72>
 8003f94:	463e      	mov	r6, r7
 8003f96:	4632      	mov	r2, r6
 8003f98:	4641      	mov	r1, r8
 8003f9a:	6820      	ldr	r0, [r4, #0]
 8003f9c:	f000 faaa 	bl	80044f4 <memmove>
 8003fa0:	2000      	movs	r0, #0
 8003fa2:	68a3      	ldr	r3, [r4, #8]
 8003fa4:	1b9b      	subs	r3, r3, r6
 8003fa6:	60a3      	str	r3, [r4, #8]
 8003fa8:	6823      	ldr	r3, [r4, #0]
 8003faa:	4433      	add	r3, r6
 8003fac:	6023      	str	r3, [r4, #0]
 8003fae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fb2:	462a      	mov	r2, r5
 8003fb4:	f000 fae4 	bl	8004580 <_realloc_r>
 8003fb8:	4606      	mov	r6, r0
 8003fba:	2800      	cmp	r0, #0
 8003fbc:	d1e0      	bne.n	8003f80 <__ssputs_r+0x5c>
 8003fbe:	4650      	mov	r0, sl
 8003fc0:	6921      	ldr	r1, [r4, #16]
 8003fc2:	f7ff feb9 	bl	8003d38 <_free_r>
 8003fc6:	230c      	movs	r3, #12
 8003fc8:	f8ca 3000 	str.w	r3, [sl]
 8003fcc:	89a3      	ldrh	r3, [r4, #12]
 8003fce:	f04f 30ff 	mov.w	r0, #4294967295
 8003fd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003fd6:	81a3      	strh	r3, [r4, #12]
 8003fd8:	e7e9      	b.n	8003fae <__ssputs_r+0x8a>
	...

08003fdc <_svfiprintf_r>:
 8003fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fe0:	4698      	mov	r8, r3
 8003fe2:	898b      	ldrh	r3, [r1, #12]
 8003fe4:	4607      	mov	r7, r0
 8003fe6:	061b      	lsls	r3, r3, #24
 8003fe8:	460d      	mov	r5, r1
 8003fea:	4614      	mov	r4, r2
 8003fec:	b09d      	sub	sp, #116	@ 0x74
 8003fee:	d510      	bpl.n	8004012 <_svfiprintf_r+0x36>
 8003ff0:	690b      	ldr	r3, [r1, #16]
 8003ff2:	b973      	cbnz	r3, 8004012 <_svfiprintf_r+0x36>
 8003ff4:	2140      	movs	r1, #64	@ 0x40
 8003ff6:	f7ff ff09 	bl	8003e0c <_malloc_r>
 8003ffa:	6028      	str	r0, [r5, #0]
 8003ffc:	6128      	str	r0, [r5, #16]
 8003ffe:	b930      	cbnz	r0, 800400e <_svfiprintf_r+0x32>
 8004000:	230c      	movs	r3, #12
 8004002:	603b      	str	r3, [r7, #0]
 8004004:	f04f 30ff 	mov.w	r0, #4294967295
 8004008:	b01d      	add	sp, #116	@ 0x74
 800400a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800400e:	2340      	movs	r3, #64	@ 0x40
 8004010:	616b      	str	r3, [r5, #20]
 8004012:	2300      	movs	r3, #0
 8004014:	9309      	str	r3, [sp, #36]	@ 0x24
 8004016:	2320      	movs	r3, #32
 8004018:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800401c:	2330      	movs	r3, #48	@ 0x30
 800401e:	f04f 0901 	mov.w	r9, #1
 8004022:	f8cd 800c 	str.w	r8, [sp, #12]
 8004026:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80041c0 <_svfiprintf_r+0x1e4>
 800402a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800402e:	4623      	mov	r3, r4
 8004030:	469a      	mov	sl, r3
 8004032:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004036:	b10a      	cbz	r2, 800403c <_svfiprintf_r+0x60>
 8004038:	2a25      	cmp	r2, #37	@ 0x25
 800403a:	d1f9      	bne.n	8004030 <_svfiprintf_r+0x54>
 800403c:	ebba 0b04 	subs.w	fp, sl, r4
 8004040:	d00b      	beq.n	800405a <_svfiprintf_r+0x7e>
 8004042:	465b      	mov	r3, fp
 8004044:	4622      	mov	r2, r4
 8004046:	4629      	mov	r1, r5
 8004048:	4638      	mov	r0, r7
 800404a:	f7ff ff6b 	bl	8003f24 <__ssputs_r>
 800404e:	3001      	adds	r0, #1
 8004050:	f000 80a7 	beq.w	80041a2 <_svfiprintf_r+0x1c6>
 8004054:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004056:	445a      	add	r2, fp
 8004058:	9209      	str	r2, [sp, #36]	@ 0x24
 800405a:	f89a 3000 	ldrb.w	r3, [sl]
 800405e:	2b00      	cmp	r3, #0
 8004060:	f000 809f 	beq.w	80041a2 <_svfiprintf_r+0x1c6>
 8004064:	2300      	movs	r3, #0
 8004066:	f04f 32ff 	mov.w	r2, #4294967295
 800406a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800406e:	f10a 0a01 	add.w	sl, sl, #1
 8004072:	9304      	str	r3, [sp, #16]
 8004074:	9307      	str	r3, [sp, #28]
 8004076:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800407a:	931a      	str	r3, [sp, #104]	@ 0x68
 800407c:	4654      	mov	r4, sl
 800407e:	2205      	movs	r2, #5
 8004080:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004084:	484e      	ldr	r0, [pc, #312]	@ (80041c0 <_svfiprintf_r+0x1e4>)
 8004086:	f000 fa5f 	bl	8004548 <memchr>
 800408a:	9a04      	ldr	r2, [sp, #16]
 800408c:	b9d8      	cbnz	r0, 80040c6 <_svfiprintf_r+0xea>
 800408e:	06d0      	lsls	r0, r2, #27
 8004090:	bf44      	itt	mi
 8004092:	2320      	movmi	r3, #32
 8004094:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004098:	0711      	lsls	r1, r2, #28
 800409a:	bf44      	itt	mi
 800409c:	232b      	movmi	r3, #43	@ 0x2b
 800409e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80040a2:	f89a 3000 	ldrb.w	r3, [sl]
 80040a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80040a8:	d015      	beq.n	80040d6 <_svfiprintf_r+0xfa>
 80040aa:	4654      	mov	r4, sl
 80040ac:	2000      	movs	r0, #0
 80040ae:	f04f 0c0a 	mov.w	ip, #10
 80040b2:	9a07      	ldr	r2, [sp, #28]
 80040b4:	4621      	mov	r1, r4
 80040b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80040ba:	3b30      	subs	r3, #48	@ 0x30
 80040bc:	2b09      	cmp	r3, #9
 80040be:	d94b      	bls.n	8004158 <_svfiprintf_r+0x17c>
 80040c0:	b1b0      	cbz	r0, 80040f0 <_svfiprintf_r+0x114>
 80040c2:	9207      	str	r2, [sp, #28]
 80040c4:	e014      	b.n	80040f0 <_svfiprintf_r+0x114>
 80040c6:	eba0 0308 	sub.w	r3, r0, r8
 80040ca:	fa09 f303 	lsl.w	r3, r9, r3
 80040ce:	4313      	orrs	r3, r2
 80040d0:	46a2      	mov	sl, r4
 80040d2:	9304      	str	r3, [sp, #16]
 80040d4:	e7d2      	b.n	800407c <_svfiprintf_r+0xa0>
 80040d6:	9b03      	ldr	r3, [sp, #12]
 80040d8:	1d19      	adds	r1, r3, #4
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	9103      	str	r1, [sp, #12]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	bfbb      	ittet	lt
 80040e2:	425b      	neglt	r3, r3
 80040e4:	f042 0202 	orrlt.w	r2, r2, #2
 80040e8:	9307      	strge	r3, [sp, #28]
 80040ea:	9307      	strlt	r3, [sp, #28]
 80040ec:	bfb8      	it	lt
 80040ee:	9204      	strlt	r2, [sp, #16]
 80040f0:	7823      	ldrb	r3, [r4, #0]
 80040f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80040f4:	d10a      	bne.n	800410c <_svfiprintf_r+0x130>
 80040f6:	7863      	ldrb	r3, [r4, #1]
 80040f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80040fa:	d132      	bne.n	8004162 <_svfiprintf_r+0x186>
 80040fc:	9b03      	ldr	r3, [sp, #12]
 80040fe:	3402      	adds	r4, #2
 8004100:	1d1a      	adds	r2, r3, #4
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	9203      	str	r2, [sp, #12]
 8004106:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800410a:	9305      	str	r3, [sp, #20]
 800410c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80041c4 <_svfiprintf_r+0x1e8>
 8004110:	2203      	movs	r2, #3
 8004112:	4650      	mov	r0, sl
 8004114:	7821      	ldrb	r1, [r4, #0]
 8004116:	f000 fa17 	bl	8004548 <memchr>
 800411a:	b138      	cbz	r0, 800412c <_svfiprintf_r+0x150>
 800411c:	2240      	movs	r2, #64	@ 0x40
 800411e:	9b04      	ldr	r3, [sp, #16]
 8004120:	eba0 000a 	sub.w	r0, r0, sl
 8004124:	4082      	lsls	r2, r0
 8004126:	4313      	orrs	r3, r2
 8004128:	3401      	adds	r4, #1
 800412a:	9304      	str	r3, [sp, #16]
 800412c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004130:	2206      	movs	r2, #6
 8004132:	4825      	ldr	r0, [pc, #148]	@ (80041c8 <_svfiprintf_r+0x1ec>)
 8004134:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004138:	f000 fa06 	bl	8004548 <memchr>
 800413c:	2800      	cmp	r0, #0
 800413e:	d036      	beq.n	80041ae <_svfiprintf_r+0x1d2>
 8004140:	4b22      	ldr	r3, [pc, #136]	@ (80041cc <_svfiprintf_r+0x1f0>)
 8004142:	bb1b      	cbnz	r3, 800418c <_svfiprintf_r+0x1b0>
 8004144:	9b03      	ldr	r3, [sp, #12]
 8004146:	3307      	adds	r3, #7
 8004148:	f023 0307 	bic.w	r3, r3, #7
 800414c:	3308      	adds	r3, #8
 800414e:	9303      	str	r3, [sp, #12]
 8004150:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004152:	4433      	add	r3, r6
 8004154:	9309      	str	r3, [sp, #36]	@ 0x24
 8004156:	e76a      	b.n	800402e <_svfiprintf_r+0x52>
 8004158:	460c      	mov	r4, r1
 800415a:	2001      	movs	r0, #1
 800415c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004160:	e7a8      	b.n	80040b4 <_svfiprintf_r+0xd8>
 8004162:	2300      	movs	r3, #0
 8004164:	f04f 0c0a 	mov.w	ip, #10
 8004168:	4619      	mov	r1, r3
 800416a:	3401      	adds	r4, #1
 800416c:	9305      	str	r3, [sp, #20]
 800416e:	4620      	mov	r0, r4
 8004170:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004174:	3a30      	subs	r2, #48	@ 0x30
 8004176:	2a09      	cmp	r2, #9
 8004178:	d903      	bls.n	8004182 <_svfiprintf_r+0x1a6>
 800417a:	2b00      	cmp	r3, #0
 800417c:	d0c6      	beq.n	800410c <_svfiprintf_r+0x130>
 800417e:	9105      	str	r1, [sp, #20]
 8004180:	e7c4      	b.n	800410c <_svfiprintf_r+0x130>
 8004182:	4604      	mov	r4, r0
 8004184:	2301      	movs	r3, #1
 8004186:	fb0c 2101 	mla	r1, ip, r1, r2
 800418a:	e7f0      	b.n	800416e <_svfiprintf_r+0x192>
 800418c:	ab03      	add	r3, sp, #12
 800418e:	9300      	str	r3, [sp, #0]
 8004190:	462a      	mov	r2, r5
 8004192:	4638      	mov	r0, r7
 8004194:	4b0e      	ldr	r3, [pc, #56]	@ (80041d0 <_svfiprintf_r+0x1f4>)
 8004196:	a904      	add	r1, sp, #16
 8004198:	f3af 8000 	nop.w
 800419c:	1c42      	adds	r2, r0, #1
 800419e:	4606      	mov	r6, r0
 80041a0:	d1d6      	bne.n	8004150 <_svfiprintf_r+0x174>
 80041a2:	89ab      	ldrh	r3, [r5, #12]
 80041a4:	065b      	lsls	r3, r3, #25
 80041a6:	f53f af2d 	bmi.w	8004004 <_svfiprintf_r+0x28>
 80041aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80041ac:	e72c      	b.n	8004008 <_svfiprintf_r+0x2c>
 80041ae:	ab03      	add	r3, sp, #12
 80041b0:	9300      	str	r3, [sp, #0]
 80041b2:	462a      	mov	r2, r5
 80041b4:	4638      	mov	r0, r7
 80041b6:	4b06      	ldr	r3, [pc, #24]	@ (80041d0 <_svfiprintf_r+0x1f4>)
 80041b8:	a904      	add	r1, sp, #16
 80041ba:	f000 f87d 	bl	80042b8 <_printf_i>
 80041be:	e7ed      	b.n	800419c <_svfiprintf_r+0x1c0>
 80041c0:	08004792 	.word	0x08004792
 80041c4:	08004798 	.word	0x08004798
 80041c8:	0800479c 	.word	0x0800479c
 80041cc:	00000000 	.word	0x00000000
 80041d0:	08003f25 	.word	0x08003f25

080041d4 <_printf_common>:
 80041d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041d8:	4616      	mov	r6, r2
 80041da:	4698      	mov	r8, r3
 80041dc:	688a      	ldr	r2, [r1, #8]
 80041de:	690b      	ldr	r3, [r1, #16]
 80041e0:	4607      	mov	r7, r0
 80041e2:	4293      	cmp	r3, r2
 80041e4:	bfb8      	it	lt
 80041e6:	4613      	movlt	r3, r2
 80041e8:	6033      	str	r3, [r6, #0]
 80041ea:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80041ee:	460c      	mov	r4, r1
 80041f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80041f4:	b10a      	cbz	r2, 80041fa <_printf_common+0x26>
 80041f6:	3301      	adds	r3, #1
 80041f8:	6033      	str	r3, [r6, #0]
 80041fa:	6823      	ldr	r3, [r4, #0]
 80041fc:	0699      	lsls	r1, r3, #26
 80041fe:	bf42      	ittt	mi
 8004200:	6833      	ldrmi	r3, [r6, #0]
 8004202:	3302      	addmi	r3, #2
 8004204:	6033      	strmi	r3, [r6, #0]
 8004206:	6825      	ldr	r5, [r4, #0]
 8004208:	f015 0506 	ands.w	r5, r5, #6
 800420c:	d106      	bne.n	800421c <_printf_common+0x48>
 800420e:	f104 0a19 	add.w	sl, r4, #25
 8004212:	68e3      	ldr	r3, [r4, #12]
 8004214:	6832      	ldr	r2, [r6, #0]
 8004216:	1a9b      	subs	r3, r3, r2
 8004218:	42ab      	cmp	r3, r5
 800421a:	dc2b      	bgt.n	8004274 <_printf_common+0xa0>
 800421c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004220:	6822      	ldr	r2, [r4, #0]
 8004222:	3b00      	subs	r3, #0
 8004224:	bf18      	it	ne
 8004226:	2301      	movne	r3, #1
 8004228:	0692      	lsls	r2, r2, #26
 800422a:	d430      	bmi.n	800428e <_printf_common+0xba>
 800422c:	4641      	mov	r1, r8
 800422e:	4638      	mov	r0, r7
 8004230:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004234:	47c8      	blx	r9
 8004236:	3001      	adds	r0, #1
 8004238:	d023      	beq.n	8004282 <_printf_common+0xae>
 800423a:	6823      	ldr	r3, [r4, #0]
 800423c:	6922      	ldr	r2, [r4, #16]
 800423e:	f003 0306 	and.w	r3, r3, #6
 8004242:	2b04      	cmp	r3, #4
 8004244:	bf14      	ite	ne
 8004246:	2500      	movne	r5, #0
 8004248:	6833      	ldreq	r3, [r6, #0]
 800424a:	f04f 0600 	mov.w	r6, #0
 800424e:	bf08      	it	eq
 8004250:	68e5      	ldreq	r5, [r4, #12]
 8004252:	f104 041a 	add.w	r4, r4, #26
 8004256:	bf08      	it	eq
 8004258:	1aed      	subeq	r5, r5, r3
 800425a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800425e:	bf08      	it	eq
 8004260:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004264:	4293      	cmp	r3, r2
 8004266:	bfc4      	itt	gt
 8004268:	1a9b      	subgt	r3, r3, r2
 800426a:	18ed      	addgt	r5, r5, r3
 800426c:	42b5      	cmp	r5, r6
 800426e:	d11a      	bne.n	80042a6 <_printf_common+0xd2>
 8004270:	2000      	movs	r0, #0
 8004272:	e008      	b.n	8004286 <_printf_common+0xb2>
 8004274:	2301      	movs	r3, #1
 8004276:	4652      	mov	r2, sl
 8004278:	4641      	mov	r1, r8
 800427a:	4638      	mov	r0, r7
 800427c:	47c8      	blx	r9
 800427e:	3001      	adds	r0, #1
 8004280:	d103      	bne.n	800428a <_printf_common+0xb6>
 8004282:	f04f 30ff 	mov.w	r0, #4294967295
 8004286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800428a:	3501      	adds	r5, #1
 800428c:	e7c1      	b.n	8004212 <_printf_common+0x3e>
 800428e:	2030      	movs	r0, #48	@ 0x30
 8004290:	18e1      	adds	r1, r4, r3
 8004292:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004296:	1c5a      	adds	r2, r3, #1
 8004298:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800429c:	4422      	add	r2, r4
 800429e:	3302      	adds	r3, #2
 80042a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80042a4:	e7c2      	b.n	800422c <_printf_common+0x58>
 80042a6:	2301      	movs	r3, #1
 80042a8:	4622      	mov	r2, r4
 80042aa:	4641      	mov	r1, r8
 80042ac:	4638      	mov	r0, r7
 80042ae:	47c8      	blx	r9
 80042b0:	3001      	adds	r0, #1
 80042b2:	d0e6      	beq.n	8004282 <_printf_common+0xae>
 80042b4:	3601      	adds	r6, #1
 80042b6:	e7d9      	b.n	800426c <_printf_common+0x98>

080042b8 <_printf_i>:
 80042b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80042bc:	7e0f      	ldrb	r7, [r1, #24]
 80042be:	4691      	mov	r9, r2
 80042c0:	2f78      	cmp	r7, #120	@ 0x78
 80042c2:	4680      	mov	r8, r0
 80042c4:	460c      	mov	r4, r1
 80042c6:	469a      	mov	sl, r3
 80042c8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80042ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80042ce:	d807      	bhi.n	80042e0 <_printf_i+0x28>
 80042d0:	2f62      	cmp	r7, #98	@ 0x62
 80042d2:	d80a      	bhi.n	80042ea <_printf_i+0x32>
 80042d4:	2f00      	cmp	r7, #0
 80042d6:	f000 80d1 	beq.w	800447c <_printf_i+0x1c4>
 80042da:	2f58      	cmp	r7, #88	@ 0x58
 80042dc:	f000 80b8 	beq.w	8004450 <_printf_i+0x198>
 80042e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80042e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80042e8:	e03a      	b.n	8004360 <_printf_i+0xa8>
 80042ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80042ee:	2b15      	cmp	r3, #21
 80042f0:	d8f6      	bhi.n	80042e0 <_printf_i+0x28>
 80042f2:	a101      	add	r1, pc, #4	@ (adr r1, 80042f8 <_printf_i+0x40>)
 80042f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80042f8:	08004351 	.word	0x08004351
 80042fc:	08004365 	.word	0x08004365
 8004300:	080042e1 	.word	0x080042e1
 8004304:	080042e1 	.word	0x080042e1
 8004308:	080042e1 	.word	0x080042e1
 800430c:	080042e1 	.word	0x080042e1
 8004310:	08004365 	.word	0x08004365
 8004314:	080042e1 	.word	0x080042e1
 8004318:	080042e1 	.word	0x080042e1
 800431c:	080042e1 	.word	0x080042e1
 8004320:	080042e1 	.word	0x080042e1
 8004324:	08004463 	.word	0x08004463
 8004328:	0800438f 	.word	0x0800438f
 800432c:	0800441d 	.word	0x0800441d
 8004330:	080042e1 	.word	0x080042e1
 8004334:	080042e1 	.word	0x080042e1
 8004338:	08004485 	.word	0x08004485
 800433c:	080042e1 	.word	0x080042e1
 8004340:	0800438f 	.word	0x0800438f
 8004344:	080042e1 	.word	0x080042e1
 8004348:	080042e1 	.word	0x080042e1
 800434c:	08004425 	.word	0x08004425
 8004350:	6833      	ldr	r3, [r6, #0]
 8004352:	1d1a      	adds	r2, r3, #4
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	6032      	str	r2, [r6, #0]
 8004358:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800435c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004360:	2301      	movs	r3, #1
 8004362:	e09c      	b.n	800449e <_printf_i+0x1e6>
 8004364:	6833      	ldr	r3, [r6, #0]
 8004366:	6820      	ldr	r0, [r4, #0]
 8004368:	1d19      	adds	r1, r3, #4
 800436a:	6031      	str	r1, [r6, #0]
 800436c:	0606      	lsls	r6, r0, #24
 800436e:	d501      	bpl.n	8004374 <_printf_i+0xbc>
 8004370:	681d      	ldr	r5, [r3, #0]
 8004372:	e003      	b.n	800437c <_printf_i+0xc4>
 8004374:	0645      	lsls	r5, r0, #25
 8004376:	d5fb      	bpl.n	8004370 <_printf_i+0xb8>
 8004378:	f9b3 5000 	ldrsh.w	r5, [r3]
 800437c:	2d00      	cmp	r5, #0
 800437e:	da03      	bge.n	8004388 <_printf_i+0xd0>
 8004380:	232d      	movs	r3, #45	@ 0x2d
 8004382:	426d      	negs	r5, r5
 8004384:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004388:	230a      	movs	r3, #10
 800438a:	4858      	ldr	r0, [pc, #352]	@ (80044ec <_printf_i+0x234>)
 800438c:	e011      	b.n	80043b2 <_printf_i+0xfa>
 800438e:	6821      	ldr	r1, [r4, #0]
 8004390:	6833      	ldr	r3, [r6, #0]
 8004392:	0608      	lsls	r0, r1, #24
 8004394:	f853 5b04 	ldr.w	r5, [r3], #4
 8004398:	d402      	bmi.n	80043a0 <_printf_i+0xe8>
 800439a:	0649      	lsls	r1, r1, #25
 800439c:	bf48      	it	mi
 800439e:	b2ad      	uxthmi	r5, r5
 80043a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80043a2:	6033      	str	r3, [r6, #0]
 80043a4:	bf14      	ite	ne
 80043a6:	230a      	movne	r3, #10
 80043a8:	2308      	moveq	r3, #8
 80043aa:	4850      	ldr	r0, [pc, #320]	@ (80044ec <_printf_i+0x234>)
 80043ac:	2100      	movs	r1, #0
 80043ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80043b2:	6866      	ldr	r6, [r4, #4]
 80043b4:	2e00      	cmp	r6, #0
 80043b6:	60a6      	str	r6, [r4, #8]
 80043b8:	db05      	blt.n	80043c6 <_printf_i+0x10e>
 80043ba:	6821      	ldr	r1, [r4, #0]
 80043bc:	432e      	orrs	r6, r5
 80043be:	f021 0104 	bic.w	r1, r1, #4
 80043c2:	6021      	str	r1, [r4, #0]
 80043c4:	d04b      	beq.n	800445e <_printf_i+0x1a6>
 80043c6:	4616      	mov	r6, r2
 80043c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80043cc:	fb03 5711 	mls	r7, r3, r1, r5
 80043d0:	5dc7      	ldrb	r7, [r0, r7]
 80043d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80043d6:	462f      	mov	r7, r5
 80043d8:	42bb      	cmp	r3, r7
 80043da:	460d      	mov	r5, r1
 80043dc:	d9f4      	bls.n	80043c8 <_printf_i+0x110>
 80043de:	2b08      	cmp	r3, #8
 80043e0:	d10b      	bne.n	80043fa <_printf_i+0x142>
 80043e2:	6823      	ldr	r3, [r4, #0]
 80043e4:	07df      	lsls	r7, r3, #31
 80043e6:	d508      	bpl.n	80043fa <_printf_i+0x142>
 80043e8:	6923      	ldr	r3, [r4, #16]
 80043ea:	6861      	ldr	r1, [r4, #4]
 80043ec:	4299      	cmp	r1, r3
 80043ee:	bfde      	ittt	le
 80043f0:	2330      	movle	r3, #48	@ 0x30
 80043f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80043f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80043fa:	1b92      	subs	r2, r2, r6
 80043fc:	6122      	str	r2, [r4, #16]
 80043fe:	464b      	mov	r3, r9
 8004400:	4621      	mov	r1, r4
 8004402:	4640      	mov	r0, r8
 8004404:	f8cd a000 	str.w	sl, [sp]
 8004408:	aa03      	add	r2, sp, #12
 800440a:	f7ff fee3 	bl	80041d4 <_printf_common>
 800440e:	3001      	adds	r0, #1
 8004410:	d14a      	bne.n	80044a8 <_printf_i+0x1f0>
 8004412:	f04f 30ff 	mov.w	r0, #4294967295
 8004416:	b004      	add	sp, #16
 8004418:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800441c:	6823      	ldr	r3, [r4, #0]
 800441e:	f043 0320 	orr.w	r3, r3, #32
 8004422:	6023      	str	r3, [r4, #0]
 8004424:	2778      	movs	r7, #120	@ 0x78
 8004426:	4832      	ldr	r0, [pc, #200]	@ (80044f0 <_printf_i+0x238>)
 8004428:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800442c:	6823      	ldr	r3, [r4, #0]
 800442e:	6831      	ldr	r1, [r6, #0]
 8004430:	061f      	lsls	r7, r3, #24
 8004432:	f851 5b04 	ldr.w	r5, [r1], #4
 8004436:	d402      	bmi.n	800443e <_printf_i+0x186>
 8004438:	065f      	lsls	r7, r3, #25
 800443a:	bf48      	it	mi
 800443c:	b2ad      	uxthmi	r5, r5
 800443e:	6031      	str	r1, [r6, #0]
 8004440:	07d9      	lsls	r1, r3, #31
 8004442:	bf44      	itt	mi
 8004444:	f043 0320 	orrmi.w	r3, r3, #32
 8004448:	6023      	strmi	r3, [r4, #0]
 800444a:	b11d      	cbz	r5, 8004454 <_printf_i+0x19c>
 800444c:	2310      	movs	r3, #16
 800444e:	e7ad      	b.n	80043ac <_printf_i+0xf4>
 8004450:	4826      	ldr	r0, [pc, #152]	@ (80044ec <_printf_i+0x234>)
 8004452:	e7e9      	b.n	8004428 <_printf_i+0x170>
 8004454:	6823      	ldr	r3, [r4, #0]
 8004456:	f023 0320 	bic.w	r3, r3, #32
 800445a:	6023      	str	r3, [r4, #0]
 800445c:	e7f6      	b.n	800444c <_printf_i+0x194>
 800445e:	4616      	mov	r6, r2
 8004460:	e7bd      	b.n	80043de <_printf_i+0x126>
 8004462:	6833      	ldr	r3, [r6, #0]
 8004464:	6825      	ldr	r5, [r4, #0]
 8004466:	1d18      	adds	r0, r3, #4
 8004468:	6961      	ldr	r1, [r4, #20]
 800446a:	6030      	str	r0, [r6, #0]
 800446c:	062e      	lsls	r6, r5, #24
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	d501      	bpl.n	8004476 <_printf_i+0x1be>
 8004472:	6019      	str	r1, [r3, #0]
 8004474:	e002      	b.n	800447c <_printf_i+0x1c4>
 8004476:	0668      	lsls	r0, r5, #25
 8004478:	d5fb      	bpl.n	8004472 <_printf_i+0x1ba>
 800447a:	8019      	strh	r1, [r3, #0]
 800447c:	2300      	movs	r3, #0
 800447e:	4616      	mov	r6, r2
 8004480:	6123      	str	r3, [r4, #16]
 8004482:	e7bc      	b.n	80043fe <_printf_i+0x146>
 8004484:	6833      	ldr	r3, [r6, #0]
 8004486:	2100      	movs	r1, #0
 8004488:	1d1a      	adds	r2, r3, #4
 800448a:	6032      	str	r2, [r6, #0]
 800448c:	681e      	ldr	r6, [r3, #0]
 800448e:	6862      	ldr	r2, [r4, #4]
 8004490:	4630      	mov	r0, r6
 8004492:	f000 f859 	bl	8004548 <memchr>
 8004496:	b108      	cbz	r0, 800449c <_printf_i+0x1e4>
 8004498:	1b80      	subs	r0, r0, r6
 800449a:	6060      	str	r0, [r4, #4]
 800449c:	6863      	ldr	r3, [r4, #4]
 800449e:	6123      	str	r3, [r4, #16]
 80044a0:	2300      	movs	r3, #0
 80044a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80044a6:	e7aa      	b.n	80043fe <_printf_i+0x146>
 80044a8:	4632      	mov	r2, r6
 80044aa:	4649      	mov	r1, r9
 80044ac:	4640      	mov	r0, r8
 80044ae:	6923      	ldr	r3, [r4, #16]
 80044b0:	47d0      	blx	sl
 80044b2:	3001      	adds	r0, #1
 80044b4:	d0ad      	beq.n	8004412 <_printf_i+0x15a>
 80044b6:	6823      	ldr	r3, [r4, #0]
 80044b8:	079b      	lsls	r3, r3, #30
 80044ba:	d413      	bmi.n	80044e4 <_printf_i+0x22c>
 80044bc:	68e0      	ldr	r0, [r4, #12]
 80044be:	9b03      	ldr	r3, [sp, #12]
 80044c0:	4298      	cmp	r0, r3
 80044c2:	bfb8      	it	lt
 80044c4:	4618      	movlt	r0, r3
 80044c6:	e7a6      	b.n	8004416 <_printf_i+0x15e>
 80044c8:	2301      	movs	r3, #1
 80044ca:	4632      	mov	r2, r6
 80044cc:	4649      	mov	r1, r9
 80044ce:	4640      	mov	r0, r8
 80044d0:	47d0      	blx	sl
 80044d2:	3001      	adds	r0, #1
 80044d4:	d09d      	beq.n	8004412 <_printf_i+0x15a>
 80044d6:	3501      	adds	r5, #1
 80044d8:	68e3      	ldr	r3, [r4, #12]
 80044da:	9903      	ldr	r1, [sp, #12]
 80044dc:	1a5b      	subs	r3, r3, r1
 80044de:	42ab      	cmp	r3, r5
 80044e0:	dcf2      	bgt.n	80044c8 <_printf_i+0x210>
 80044e2:	e7eb      	b.n	80044bc <_printf_i+0x204>
 80044e4:	2500      	movs	r5, #0
 80044e6:	f104 0619 	add.w	r6, r4, #25
 80044ea:	e7f5      	b.n	80044d8 <_printf_i+0x220>
 80044ec:	080047a3 	.word	0x080047a3
 80044f0:	080047b4 	.word	0x080047b4

080044f4 <memmove>:
 80044f4:	4288      	cmp	r0, r1
 80044f6:	b510      	push	{r4, lr}
 80044f8:	eb01 0402 	add.w	r4, r1, r2
 80044fc:	d902      	bls.n	8004504 <memmove+0x10>
 80044fe:	4284      	cmp	r4, r0
 8004500:	4623      	mov	r3, r4
 8004502:	d807      	bhi.n	8004514 <memmove+0x20>
 8004504:	1e43      	subs	r3, r0, #1
 8004506:	42a1      	cmp	r1, r4
 8004508:	d008      	beq.n	800451c <memmove+0x28>
 800450a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800450e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004512:	e7f8      	b.n	8004506 <memmove+0x12>
 8004514:	4601      	mov	r1, r0
 8004516:	4402      	add	r2, r0
 8004518:	428a      	cmp	r2, r1
 800451a:	d100      	bne.n	800451e <memmove+0x2a>
 800451c:	bd10      	pop	{r4, pc}
 800451e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004522:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004526:	e7f7      	b.n	8004518 <memmove+0x24>

08004528 <_sbrk_r>:
 8004528:	b538      	push	{r3, r4, r5, lr}
 800452a:	2300      	movs	r3, #0
 800452c:	4d05      	ldr	r5, [pc, #20]	@ (8004544 <_sbrk_r+0x1c>)
 800452e:	4604      	mov	r4, r0
 8004530:	4608      	mov	r0, r1
 8004532:	602b      	str	r3, [r5, #0]
 8004534:	f7fd fa2a 	bl	800198c <_sbrk>
 8004538:	1c43      	adds	r3, r0, #1
 800453a:	d102      	bne.n	8004542 <_sbrk_r+0x1a>
 800453c:	682b      	ldr	r3, [r5, #0]
 800453e:	b103      	cbz	r3, 8004542 <_sbrk_r+0x1a>
 8004540:	6023      	str	r3, [r4, #0]
 8004542:	bd38      	pop	{r3, r4, r5, pc}
 8004544:	2000039c 	.word	0x2000039c

08004548 <memchr>:
 8004548:	4603      	mov	r3, r0
 800454a:	b510      	push	{r4, lr}
 800454c:	b2c9      	uxtb	r1, r1
 800454e:	4402      	add	r2, r0
 8004550:	4293      	cmp	r3, r2
 8004552:	4618      	mov	r0, r3
 8004554:	d101      	bne.n	800455a <memchr+0x12>
 8004556:	2000      	movs	r0, #0
 8004558:	e003      	b.n	8004562 <memchr+0x1a>
 800455a:	7804      	ldrb	r4, [r0, #0]
 800455c:	3301      	adds	r3, #1
 800455e:	428c      	cmp	r4, r1
 8004560:	d1f6      	bne.n	8004550 <memchr+0x8>
 8004562:	bd10      	pop	{r4, pc}

08004564 <memcpy>:
 8004564:	440a      	add	r2, r1
 8004566:	4291      	cmp	r1, r2
 8004568:	f100 33ff 	add.w	r3, r0, #4294967295
 800456c:	d100      	bne.n	8004570 <memcpy+0xc>
 800456e:	4770      	bx	lr
 8004570:	b510      	push	{r4, lr}
 8004572:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004576:	4291      	cmp	r1, r2
 8004578:	f803 4f01 	strb.w	r4, [r3, #1]!
 800457c:	d1f9      	bne.n	8004572 <memcpy+0xe>
 800457e:	bd10      	pop	{r4, pc}

08004580 <_realloc_r>:
 8004580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004584:	4607      	mov	r7, r0
 8004586:	4614      	mov	r4, r2
 8004588:	460d      	mov	r5, r1
 800458a:	b921      	cbnz	r1, 8004596 <_realloc_r+0x16>
 800458c:	4611      	mov	r1, r2
 800458e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004592:	f7ff bc3b 	b.w	8003e0c <_malloc_r>
 8004596:	b92a      	cbnz	r2, 80045a4 <_realloc_r+0x24>
 8004598:	f7ff fbce 	bl	8003d38 <_free_r>
 800459c:	4625      	mov	r5, r4
 800459e:	4628      	mov	r0, r5
 80045a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045a4:	f000 f81a 	bl	80045dc <_malloc_usable_size_r>
 80045a8:	4284      	cmp	r4, r0
 80045aa:	4606      	mov	r6, r0
 80045ac:	d802      	bhi.n	80045b4 <_realloc_r+0x34>
 80045ae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80045b2:	d8f4      	bhi.n	800459e <_realloc_r+0x1e>
 80045b4:	4621      	mov	r1, r4
 80045b6:	4638      	mov	r0, r7
 80045b8:	f7ff fc28 	bl	8003e0c <_malloc_r>
 80045bc:	4680      	mov	r8, r0
 80045be:	b908      	cbnz	r0, 80045c4 <_realloc_r+0x44>
 80045c0:	4645      	mov	r5, r8
 80045c2:	e7ec      	b.n	800459e <_realloc_r+0x1e>
 80045c4:	42b4      	cmp	r4, r6
 80045c6:	4622      	mov	r2, r4
 80045c8:	4629      	mov	r1, r5
 80045ca:	bf28      	it	cs
 80045cc:	4632      	movcs	r2, r6
 80045ce:	f7ff ffc9 	bl	8004564 <memcpy>
 80045d2:	4629      	mov	r1, r5
 80045d4:	4638      	mov	r0, r7
 80045d6:	f7ff fbaf 	bl	8003d38 <_free_r>
 80045da:	e7f1      	b.n	80045c0 <_realloc_r+0x40>

080045dc <_malloc_usable_size_r>:
 80045dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045e0:	1f18      	subs	r0, r3, #4
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	bfbc      	itt	lt
 80045e6:	580b      	ldrlt	r3, [r1, r0]
 80045e8:	18c0      	addlt	r0, r0, r3
 80045ea:	4770      	bx	lr

080045ec <_init>:
 80045ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045ee:	bf00      	nop
 80045f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045f2:	bc08      	pop	{r3}
 80045f4:	469e      	mov	lr, r3
 80045f6:	4770      	bx	lr

080045f8 <_fini>:
 80045f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045fa:	bf00      	nop
 80045fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045fe:	bc08      	pop	{r3}
 8004600:	469e      	mov	lr, r3
 8004602:	4770      	bx	lr
