// Seed: 3251525446
module module_0 (
    output wor id_0
);
  assign id_0 = -1'b0;
  final begin : LABEL_0
    begin : LABEL_0
      id_0 = id_2;
      id_0 = 1;
    end
    id_0 = ~-1;
  end
  wire id_3, id_5;
  assign id_4 = -1;
  parameter id_6 = id_6;
  tri id_7, id_8;
  id_9(
      id_8, -1, -1, id_0
  );
  assign module_1.id_26 = 0;
  wire id_10, id_11;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    output tri id_2,
    input uwire id_3,
    input uwire id_4,
    input tri id_5,
    output supply1 id_6,
    output tri id_7,
    input wor id_8,
    input supply0 id_9,
    output uwire id_10,
    input wand id_11,
    input supply0 id_12,
    input supply0 id_13,
    output supply1 id_14,
    output supply0 id_15,
    output tri0 id_16,
    output tri id_17,
    input uwire id_18,
    output tri1 id_19,
    input tri id_20,
    input wire id_21,
    output tri1 id_22,
    output uwire id_23,
    input tri0 id_24,
    input tri1 id_25,
    output tri0 id_26,
    id_38,
    input tri0 id_27,
    input supply1 id_28,
    input tri0 id_29,
    output tri0 id_30,
    input wand id_31,
    input wand id_32,
    id_39,
    id_40,
    output tri0 id_33,
    output wire id_34,
    output supply0 id_35,
    input uwire id_36
);
  wire id_41, id_42;
  module_0 modCall_1 (id_34);
endmodule
