/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  reg [3:0] celloutsig_0_11z;
  wire celloutsig_0_16z;
  reg [2:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [30:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_2z[6] ? celloutsig_0_1z : in_data[20];
  assign celloutsig_1_2z = celloutsig_1_0z[1] ? in_data[96] : celloutsig_1_0z[3];
  assign celloutsig_0_1z = ~(in_data[36] & celloutsig_0_0z[1]);
  assign celloutsig_0_16z = ~(celloutsig_0_1z & celloutsig_0_11z[0]);
  assign celloutsig_1_12z = ~(celloutsig_1_8z & celloutsig_1_8z);
  assign celloutsig_1_8z = ~(celloutsig_1_6z | celloutsig_1_6z);
  assign celloutsig_1_5z = { in_data[122:110], celloutsig_1_2z, celloutsig_1_2z } / { 1'h1, celloutsig_1_3z[21:10], celloutsig_1_2z, in_data[96] };
  assign celloutsig_1_4z = celloutsig_1_0z[9:5] >= { celloutsig_1_3z[18:15], celloutsig_1_2z };
  assign celloutsig_1_6z = celloutsig_1_0z[2:0] < { celloutsig_1_3z[8:7], celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_14z } % { 1'h1, celloutsig_1_7z[2:0] };
  assign celloutsig_1_0z = in_data[120:111] % { 1'h1, in_data[104:96] };
  assign celloutsig_1_7z = celloutsig_1_5z[11:7] % { 1'h1, celloutsig_1_5z[2:0], celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[48:42] * in_data[49:43];
  assign celloutsig_1_1z = celloutsig_1_0z[8:2] * in_data[165:159];
  assign celloutsig_1_14z = celloutsig_1_1z[6] ? { celloutsig_1_9z[1:0], celloutsig_1_12z } : celloutsig_1_7z[2:0];
  assign celloutsig_0_2z = celloutsig_0_0z[4] ? { celloutsig_0_0z[6:5], 1'h1, celloutsig_0_0z[3:1], celloutsig_0_1z, celloutsig_0_0z[6:5], 1'h1, celloutsig_0_0z[3:0] } : { in_data[57:45], celloutsig_0_1z };
  assign celloutsig_1_9z = celloutsig_1_3z[23] ? celloutsig_1_5z[11:1] : { in_data[151], celloutsig_1_0z };
  assign celloutsig_1_19z = - { in_data[100:98], celloutsig_1_10z };
  assign celloutsig_0_7z = - { celloutsig_0_2z[12:2], celloutsig_0_6z };
  assign celloutsig_1_3z = - { celloutsig_1_0z[7:1], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_10z = - { in_data[159:158], celloutsig_1_1z };
  assign celloutsig_0_6z = | celloutsig_0_0z[5:0];
  assign celloutsig_0_9z = ~^ { celloutsig_0_2z[6:4], celloutsig_0_6z };
  assign celloutsig_0_10z = { celloutsig_0_7z[8:5], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_9z } >> { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_11z = 4'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_11z = celloutsig_0_10z[6:3];
  always_latch
    if (!clkin_data[0]) celloutsig_0_17z = 3'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_17z = { in_data[4:3], celloutsig_0_6z };
  assign { out_data[131:128], out_data[107:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
