0.6
2016.4
Jan 23 2017
19:37:30
E:/B. Tech II year/CSN_221/Project/32-bit-MIPS-Processor-master/Final program/control_uni/control_uni.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
E:/B. Tech II year/CSN_221/Project/32-bit-MIPS-Processor-master/Final program/control_uni/control_uni.srcs/sim_1/new/test_bench.v,1508232835,verilog,,,,test_bench,,,,,,,,
E:/B. Tech II year/CSN_221/Project/32-bit-MIPS-Processor-master/Final program/control_uni/control_uni.srcs/sources_1/new/control_unit.v,1508236407,verilog,,,,control_unit,,,,,,,,
