{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543730159096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543730159096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 03:55:58 2018 " "Processing started: Sun Dec 02 03:55:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543730159096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543730159096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P2S -c P2S " "Command: quartus_map --read_settings_files=on --write_settings_files=off P2S -c P2S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543730159096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543730159472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P2S-behavioral " "Found design unit 1: P2S-behavioral" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543730159876 ""} { "Info" "ISGN_ENTITY_NAME" "1 P2S " "Found entity 1: P2S" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543730159876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543730159876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_p2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_p2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_P2S-behavioral " "Found design unit 1: TB_P2S-behavioral" {  } { { "TB_P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/TB_P2S.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543730159880 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_P2S " "Found entity 1: TB_P2S" {  } { { "TB_P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/TB_P2S.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543730159880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543730159880 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "P2S " "Elaborating entity \"P2S\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543730159913 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_DATA P2S.vhd(41) " "VHDL Process Statement warning at P2S.vhd(41): signal \"i_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543730159914 "|P2S"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_DATA P2S.vhd(42) " "VHDL Process Statement warning at P2S.vhd(42): signal \"i_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543730159914 "|P2S"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[0\]~0 " "Converted tri-state buffer \"w_REG\[0\]~0\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543730160170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[1\]~1 " "Converted tri-state buffer \"w_REG\[1\]~1\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543730160170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[2\]~2 " "Converted tri-state buffer \"w_REG\[2\]~2\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543730160170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[3\]~3 " "Converted tri-state buffer \"w_REG\[3\]~3\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543730160170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[4\]~4 " "Converted tri-state buffer \"w_REG\[4\]~4\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543730160170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[5\]~5 " "Converted tri-state buffer \"w_REG\[5\]~5\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543730160170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[6\]~6 " "Converted tri-state buffer \"w_REG\[6\]~6\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543730160170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[7\]~7 " "Converted tri-state buffer \"w_REG\[7\]~7\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543730160170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[8\]~8 " "Converted tri-state buffer \"w_REG\[8\]~8\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543730160170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[9\]~9 " "Converted tri-state buffer \"w_REG\[9\]~9\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543730160170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[10\]~10 " "Converted tri-state buffer \"w_REG\[10\]~10\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543730160170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[11\]~11 " "Converted tri-state buffer \"w_REG\[11\]~11\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543730160170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[12\]~12 " "Converted tri-state buffer \"w_REG\[12\]~12\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543730160170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[13\]~13 " "Converted tri-state buffer \"w_REG\[13\]~13\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543730160170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[14\]~14 " "Converted tri-state buffer \"w_REG\[14\]~14\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543730160170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_REG\[15\]~15 " "Converted tri-state buffer \"w_REG\[15\]~15\" feeding internal logic into a wire" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543730160170 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1543730160170 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cont\[0\] cont\[0\]~_emulated cont\[0\]~1 " "Register \"cont\[0\]\" is converted into an equivalent circuit using register \"cont\[0\]~_emulated\" and latch \"cont\[0\]~1\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543730160462 "|P2S|cont[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "o_SDA~reg0 o_SDA~reg0_emulated o_SDA~1 " "Register \"o_SDA~reg0\" is converted into an equivalent circuit using register \"o_SDA~reg0_emulated\" and latch \"o_SDA~1\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543730160462 "|P2S|o_SDA~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[15\] w_REG\[15\]~_emulated w_REG\[15\]~17 " "Register \"w_REG\[15\]\" is converted into an equivalent circuit using register \"w_REG\[15\]~_emulated\" and latch \"w_REG\[15\]~17\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543730160462 "|P2S|w_REG[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[14\] w_REG\[14\]~_emulated w_REG\[14\]~21 " "Register \"w_REG\[14\]\" is converted into an equivalent circuit using register \"w_REG\[14\]~_emulated\" and latch \"w_REG\[14\]~21\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543730160462 "|P2S|w_REG[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[13\] w_REG\[13\]~_emulated w_REG\[13\]~25 " "Register \"w_REG\[13\]\" is converted into an equivalent circuit using register \"w_REG\[13\]~_emulated\" and latch \"w_REG\[13\]~25\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543730160462 "|P2S|w_REG[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[12\] w_REG\[12\]~_emulated w_REG\[12\]~29 " "Register \"w_REG\[12\]\" is converted into an equivalent circuit using register \"w_REG\[12\]~_emulated\" and latch \"w_REG\[12\]~29\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543730160462 "|P2S|w_REG[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[11\] w_REG\[11\]~_emulated w_REG\[11\]~33 " "Register \"w_REG\[11\]\" is converted into an equivalent circuit using register \"w_REG\[11\]~_emulated\" and latch \"w_REG\[11\]~33\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543730160462 "|P2S|w_REG[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[10\] w_REG\[10\]~_emulated w_REG\[10\]~37 " "Register \"w_REG\[10\]\" is converted into an equivalent circuit using register \"w_REG\[10\]~_emulated\" and latch \"w_REG\[10\]~37\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543730160462 "|P2S|w_REG[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[9\] w_REG\[9\]~_emulated w_REG\[9\]~41 " "Register \"w_REG\[9\]\" is converted into an equivalent circuit using register \"w_REG\[9\]~_emulated\" and latch \"w_REG\[9\]~41\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543730160462 "|P2S|w_REG[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[8\] w_REG\[8\]~_emulated w_REG\[8\]~45 " "Register \"w_REG\[8\]\" is converted into an equivalent circuit using register \"w_REG\[8\]~_emulated\" and latch \"w_REG\[8\]~45\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543730160462 "|P2S|w_REG[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[7\] w_REG\[7\]~_emulated w_REG\[7\]~49 " "Register \"w_REG\[7\]\" is converted into an equivalent circuit using register \"w_REG\[7\]~_emulated\" and latch \"w_REG\[7\]~49\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543730160462 "|P2S|w_REG[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[6\] w_REG\[6\]~_emulated w_REG\[6\]~53 " "Register \"w_REG\[6\]\" is converted into an equivalent circuit using register \"w_REG\[6\]~_emulated\" and latch \"w_REG\[6\]~53\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543730160462 "|P2S|w_REG[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[5\] w_REG\[5\]~_emulated w_REG\[5\]~57 " "Register \"w_REG\[5\]\" is converted into an equivalent circuit using register \"w_REG\[5\]~_emulated\" and latch \"w_REG\[5\]~57\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543730160462 "|P2S|w_REG[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[4\] w_REG\[4\]~_emulated w_REG\[4\]~61 " "Register \"w_REG\[4\]\" is converted into an equivalent circuit using register \"w_REG\[4\]~_emulated\" and latch \"w_REG\[4\]~61\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543730160462 "|P2S|w_REG[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[3\] w_REG\[3\]~_emulated w_REG\[3\]~65 " "Register \"w_REG\[3\]\" is converted into an equivalent circuit using register \"w_REG\[3\]~_emulated\" and latch \"w_REG\[3\]~65\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543730160462 "|P2S|w_REG[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[2\] w_REG\[2\]~_emulated w_REG\[2\]~69 " "Register \"w_REG\[2\]\" is converted into an equivalent circuit using register \"w_REG\[2\]~_emulated\" and latch \"w_REG\[2\]~69\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543730160462 "|P2S|w_REG[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "w_REG\[1\] w_REG\[1\]~_emulated w_REG\[1\]~73 " "Register \"w_REG\[1\]\" is converted into an equivalent circuit using register \"w_REG\[1\]~_emulated\" and latch \"w_REG\[1\]~73\"" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1543730160462 "|P2S|w_REG[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1543730160462 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1543730160602 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1543730160750 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543730160909 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543730160909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543730161010 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543730161010 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543730161010 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543730161010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543730161073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 03:56:01 2018 " "Processing ended: Sun Dec 02 03:56:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543730161073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543730161073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543730161073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543730161073 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543730162782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543730162783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 03:56:02 2018 " "Processing started: Sun Dec 02 03:56:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543730162783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543730162783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off P2S -c P2S " "Command: quartus_fit --read_settings_files=off --write_settings_files=off P2S -c P2S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543730162783 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543730162873 ""}
{ "Info" "0" "" "Project  = P2S" {  } {  } 0 0 "Project  = P2S" 0 0 "Fitter" 0 0 1543730162873 ""}
{ "Info" "0" "" "Revision = P2S" {  } {  } 0 0 "Revision = P2S" 0 0 "Fitter" 0 0 1543730162873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1543730162962 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "P2S EP3C16U484C6 " "Selected device EP3C16U484C6 for design \"P2S\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543730162969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543730163022 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543730163023 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543730163023 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543730163112 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543730163123 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40U484C6 " "Device EP3C40U484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543730163352 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55U484C6 " "Device EP3C55U484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543730163352 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80U484C6 " "Device EP3C80U484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543730163352 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543730163352 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 291 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543730163355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 293 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543730163355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 295 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543730163355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 297 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543730163355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 299 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543730163355 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543730163355 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543730163356 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_CTRL_P2S " "Pin o_CTRL_P2S not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_CTRL_P2S } } } { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_CTRL_P2S } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543730164134 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_SDA " "Pin o_SDA not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_SDA } } } { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543730164134 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_SCL " "Pin i_SCL not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_SCL } } } { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_SCL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543730164134 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RST " "Pin i_RST not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_RST } } } { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543730164134 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_ENABLE_P2S " "Pin i_ENABLE_P2S not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_ENABLE_P2S } } } { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_ENABLE_P2S } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543730164134 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA\[15\] " "Pin i_DATA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA[15] } } } { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543730164134 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA\[14\] " "Pin i_DATA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA[14] } } } { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543730164134 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA\[13\] " "Pin i_DATA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA[13] } } } { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543730164134 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA\[12\] " "Pin i_DATA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA[12] } } } { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543730164134 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA\[11\] " "Pin i_DATA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA[11] } } } { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543730164134 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA\[10\] " "Pin i_DATA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA[10] } } } { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543730164134 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA\[9\] " "Pin i_DATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA[9] } } } { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543730164134 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA\[8\] " "Pin i_DATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA[8] } } } { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543730164134 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA\[7\] " "Pin i_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA[7] } } } { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543730164134 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA\[6\] " "Pin i_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA[6] } } } { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543730164134 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA\[5\] " "Pin i_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA[5] } } } { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543730164134 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA\[4\] " "Pin i_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA[4] } } } { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543730164134 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA\[3\] " "Pin i_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA[3] } } } { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543730164134 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA\[2\] " "Pin i_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA[2] } } } { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543730164134 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA\[1\] " "Pin i_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA[1] } } } { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543730164134 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA\[0\] " "Pin i_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA[0] } } } { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 4 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543730164134 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1543730164134 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1543730164247 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "P2S.sdc " "Synopsys Design Constraints File file not found: 'P2S.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543730164248 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543730164248 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "process_0~10\|combout " "Node \"process_0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543730164250 ""} { "Warning" "WSTA_SCC_NODE" "cont\[31\]~40\|datab " "Node \"cont\[31\]~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543730164250 ""} { "Warning" "WSTA_SCC_NODE" "cont\[31\]~40\|combout " "Node \"cont\[31\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543730164250 ""} { "Warning" "WSTA_SCC_NODE" "cont\[0\]~2\|datac " "Node \"cont\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543730164250 ""} { "Warning" "WSTA_SCC_NODE" "cont\[0\]~2\|combout " "Node \"cont\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543730164250 ""} { "Warning" "WSTA_SCC_NODE" "process_0~10\|datad " "Node \"process_0~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543730164250 ""}  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1543730164250 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543730164252 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543730164252 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543730164253 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_SCL~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node i_SCL~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543730164282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cont\[30\] " "Destination node cont\[30\]" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cont[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cont\[29\] " "Destination node cont\[29\]" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cont[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cont\[28\] " "Destination node cont\[28\]" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cont[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cont\[27\] " "Destination node cont\[27\]" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cont[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cont\[26\] " "Destination node cont\[26\]" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cont[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cont\[25\] " "Destination node cont\[25\]" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cont[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cont\[24\] " "Destination node cont\[24\]" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cont[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cont\[23\] " "Destination node cont\[23\]" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cont[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cont\[22\] " "Destination node cont\[22\]" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cont[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cont\[21\] " "Destination node cont\[21\]" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cont[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1543730164282 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543730164282 ""}  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_SCL~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 268 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543730164282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_0~10  " "Automatically promoted node process_0~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543730164283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_CTRL_P2S~reg0 " "Destination node o_CTRL_P2S~reg0" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_CTRL_P2S~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_SDA~2 " "Destination node o_SDA~2" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 19 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_SDA~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cont\[31\]~40 " "Destination node cont\[31\]~40" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cont[31]~40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_REG\[15\]~18 " "Destination node w_REG\[15\]~18" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_REG[15]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_REG\[14\]~22 " "Destination node w_REG\[14\]~22" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_REG[14]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_REG\[13\]~26 " "Destination node w_REG\[13\]~26" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_REG[13]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_REG\[12\]~30 " "Destination node w_REG\[12\]~30" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_REG[12]~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_REG\[11\]~34 " "Destination node w_REG\[11\]~34" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_REG[11]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_REG\[10\]~38 " "Destination node w_REG\[10\]~38" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_REG[10]~38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "w_REG\[9\]~42 " "Destination node w_REG\[9\]~42" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_REG[9]~42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1543730164283 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543730164283 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_0~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543730164283 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_RST~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node i_RST~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543730164284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cont\[1\]~9 " "Destination node cont\[1\]~9" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cont[1]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 223 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cont\[0\]~2 " "Destination node cont\[0\]~2" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cont[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cont\[31\]~40 " "Destination node cont\[31\]~40" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cont[31]~40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cont\[0\]~0 " "Destination node cont\[0\]~0" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cont[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cont\[0\]~1 " "Destination node cont\[0\]~1" {  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cont[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543730164284 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543730164284 ""}  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RST~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 0 { 0 ""} 0 269 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543730164284 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543730164435 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543730164436 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543730164436 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543730164437 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543730164437 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543730164437 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543730164438 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543730164438 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543730164628 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1543730164629 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543730164629 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 2.5V 17 2 0 " "Number of I/O pins in group: 19 (unused VREF, 2.5V VCCIO, 17 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1543730164631 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1543730164631 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543730164631 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543730164632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543730164632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543730164632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543730164632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543730164632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543730164632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543730164632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543730164632 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1543730164632 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543730164632 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543730164655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543730165179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543730165270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543730165277 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543730166367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543730166367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543730166567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X31_Y10 X41_Y19 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19" {  } { { "loc" "" { Generic "D:/VHDL/T8/IN WORKING/P2S/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19"} 31 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1543730167133 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543730167133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543730168048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1543730168049 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543730168049 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1543730168059 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543730168109 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543730168354 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543730168386 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543730168470 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543730169010 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VHDL/T8/IN WORKING/P2S/output_files/P2S.fit.smsg " "Generated suppressed messages file D:/VHDL/T8/IN WORKING/P2S/output_files/P2S.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543730169825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5390 " "Peak virtual memory: 5390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543730170459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 03:56:10 2018 " "Processing ended: Sun Dec 02 03:56:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543730170459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543730170459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543730170459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543730170459 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543730172046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543730172047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 03:56:11 2018 " "Processing started: Sun Dec 02 03:56:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543730172047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543730172047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off P2S -c P2S " "Command: quartus_asm --read_settings_files=off --write_settings_files=off P2S -c P2S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543730172047 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543730172861 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543730172888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543730173245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 03:56:13 2018 " "Processing ended: Sun Dec 02 03:56:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543730173245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543730173245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543730173245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543730173245 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543730173881 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543730174970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543730174971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 03:56:14 2018 " "Processing started: Sun Dec 02 03:56:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543730174971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543730174971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta P2S -c P2S " "Command: quartus_sta P2S -c P2S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543730174971 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1543730175071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543730175253 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543730175253 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543730175307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543730175308 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1543730175479 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "P2S.sdc " "Synopsys Design Constraints File file not found: 'P2S.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1543730175572 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1543730175572 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_SCL i_SCL " "create_clock -period 1.000 -name i_SCL i_SCL" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543730175573 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_ENABLE_P2S i_ENABLE_P2S " "create_clock -period 1.000 -name i_ENABLE_P2S i_ENABLE_P2S" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543730175573 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543730175573 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "process_0~10\|combout " "Node \"process_0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543730175574 ""} { "Warning" "WSTA_SCC_NODE" "cont\[31\]~40\|datac " "Node \"cont\[31\]~40\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543730175574 ""} { "Warning" "WSTA_SCC_NODE" "cont\[31\]~40\|combout " "Node \"cont\[31\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543730175574 ""} { "Warning" "WSTA_SCC_NODE" "cont\[0\]~2\|dataa " "Node \"cont\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543730175574 ""} { "Warning" "WSTA_SCC_NODE" "cont\[0\]~2\|combout " "Node \"cont\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543730175574 ""} { "Warning" "WSTA_SCC_NODE" "process_0~10\|datab " "Node \"process_0~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543730175574 ""}  } { { "P2S.vhd" "" { Text "D:/VHDL/T8/IN WORKING/P2S/P2S.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1543730175574 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1543730175686 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1543730175686 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1543730175687 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1543730175696 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1543730175725 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543730175725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.321 " "Worst-case setup slack is -8.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730175728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730175728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.321            -270.759 i_SCL  " "   -8.321            -270.759 i_SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730175728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543730175728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730175733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730175733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 i_SCL  " "    0.344               0.000 i_SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730175733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543730175733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.142 " "Worst-case recovery slack is -5.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730175737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730175737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.142            -224.915 i_SCL  " "   -5.142            -224.915 i_SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730175737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543730175737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.291 " "Worst-case removal slack is 2.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730175742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730175742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.291               0.000 i_SCL  " "    2.291               0.000 i_SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730175742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543730175742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730175746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730175746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.000 i_SCL  " "   -3.000             -53.000 i_SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730175746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 i_ENABLE_P2S  " "   -3.000              -3.000 i_ENABLE_P2S " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730175746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543730175746 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1543730175864 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1543730175883 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1543730176242 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176277 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1543730176295 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543730176295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.477 " "Worst-case setup slack is -7.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.477            -240.583 i_SCL  " "   -7.477            -240.583 i_SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543730176304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 i_SCL  " "    0.299               0.000 i_SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543730176373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.570 " "Worst-case recovery slack is -4.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.570            -200.059 i_SCL  " "   -4.570            -200.059 i_SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543730176409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.057 " "Worst-case removal slack is 2.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.057               0.000 i_SCL  " "    2.057               0.000 i_SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543730176429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.000 i_SCL  " "   -3.000             -53.000 i_SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 i_ENABLE_P2S  " "   -3.000              -3.000 i_ENABLE_P2S " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543730176466 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1543730176648 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176738 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1543730176741 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543730176741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.306 " "Worst-case setup slack is -4.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.306            -134.553 i_SCL  " "   -4.306            -134.553 i_SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543730176756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 i_SCL  " "    0.175               0.000 i_SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543730176772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.620 " "Worst-case recovery slack is -2.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.620            -111.469 i_SCL  " "   -2.620            -111.469 i_SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543730176788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.296 " "Worst-case removal slack is 1.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.296               0.000 i_SCL  " "    1.296               0.000 i_SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543730176800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.955 i_SCL  " "   -3.000             -54.955 i_SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.822 i_ENABLE_P2S  " "   -3.000              -3.822 i_ENABLE_P2S " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543730176816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543730176816 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543730177182 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543730177182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543730177324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 03:56:17 2018 " "Processing ended: Sun Dec 02 03:56:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543730177324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543730177324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543730177324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543730177324 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543730178928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543730178928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 03:56:18 2018 " "Processing started: Sun Dec 02 03:56:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543730178928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543730178928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off P2S -c P2S " "Command: quartus_eda --read_settings_files=off --write_settings_files=off P2S -c P2S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543730178928 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "P2S_6_1200mv_85c_slow.vho D:/VHDL/T8/IN WORKING/P2S/simulation/modelsim/ simulation " "Generated file P2S_6_1200mv_85c_slow.vho in folder \"D:/VHDL/T8/IN WORKING/P2S/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543730179353 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "P2S_6_1200mv_0c_slow.vho D:/VHDL/T8/IN WORKING/P2S/simulation/modelsim/ simulation " "Generated file P2S_6_1200mv_0c_slow.vho in folder \"D:/VHDL/T8/IN WORKING/P2S/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543730179392 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "P2S_min_1200mv_0c_fast.vho D:/VHDL/T8/IN WORKING/P2S/simulation/modelsim/ simulation " "Generated file P2S_min_1200mv_0c_fast.vho in folder \"D:/VHDL/T8/IN WORKING/P2S/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543730179433 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "P2S.vho D:/VHDL/T8/IN WORKING/P2S/simulation/modelsim/ simulation " "Generated file P2S.vho in folder \"D:/VHDL/T8/IN WORKING/P2S/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543730179474 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "P2S_6_1200mv_85c_vhd_slow.sdo D:/VHDL/T8/IN WORKING/P2S/simulation/modelsim/ simulation " "Generated file P2S_6_1200mv_85c_vhd_slow.sdo in folder \"D:/VHDL/T8/IN WORKING/P2S/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543730179511 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "P2S_6_1200mv_0c_vhd_slow.sdo D:/VHDL/T8/IN WORKING/P2S/simulation/modelsim/ simulation " "Generated file P2S_6_1200mv_0c_vhd_slow.sdo in folder \"D:/VHDL/T8/IN WORKING/P2S/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543730179547 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "P2S_min_1200mv_0c_vhd_fast.sdo D:/VHDL/T8/IN WORKING/P2S/simulation/modelsim/ simulation " "Generated file P2S_min_1200mv_0c_vhd_fast.sdo in folder \"D:/VHDL/T8/IN WORKING/P2S/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543730179587 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "P2S_vhd.sdo D:/VHDL/T8/IN WORKING/P2S/simulation/modelsim/ simulation " "Generated file P2S_vhd.sdo in folder \"D:/VHDL/T8/IN WORKING/P2S/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543730179624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4578 " "Peak virtual memory: 4578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543730179696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 03:56:19 2018 " "Processing ended: Sun Dec 02 03:56:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543730179696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543730179696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543730179696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543730179696 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus II Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543730180317 ""}
