Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed May 25 18:37:53 2022
| Host         : tanish-HP-ENVY-Laptop-13-ba1xxx running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_timing_summary_routed.rpt -pb design_timing_summary_routed.pb -rpx design_timing_summary_routed.rpx -warn_on_violation
| Design       : \design 
| Device       : 7a35t-cpg236
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: slow_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.724        0.000                      0                  108        0.240        0.000                      0                  108        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.724        0.000                      0                  108        0.240        0.000                      0                  108        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 myBRAM/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_Display/digit_D_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.257ns  (logic 2.230ns (68.475%)  route 1.027ns (31.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.556ns = ( 9.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     6.389 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     8.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.396     9.556    myBRAM/ram_reg_0
    RAMB18_X2Y10         RAMB18E1                                     r  myBRAM/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      2.125    11.681 r  myBRAM/ram_reg/DOBDO[12]
                         net (fo=1, routed)           1.027    12.707    Multi_Display/dataout[12]
    SLICE_X58Y25         LUT6 (Prop_lut6_I1_O)        0.105    12.812 r  Multi_Display/digit_D/O
                         net (fo=1, routed)           0.000    12.812    Multi_Display/digit_D_n_0
    SLICE_X58Y25         FDRE                                         r  Multi_Display/digit_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.315    14.315    Multi_Display/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  Multi_Display/digit_D_reg/C
                         clock pessimism              0.225    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X58Y25         FDRE (Setup_fdre_C_D)        0.032    14.537    Multi_Display/digit_D_reg
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -12.812    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 myBRAM/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_Display/digit_C_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.254ns  (logic 2.230ns (68.536%)  route 1.024ns (31.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.556ns = ( 9.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     6.389 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     8.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.396     9.556    myBRAM/ram_reg_0
    RAMB18_X2Y10         RAMB18E1                                     r  myBRAM/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      2.125    11.681 r  myBRAM/ram_reg/DOBDO[9]
                         net (fo=1, routed)           1.024    12.704    Multi_Display/dataout[9]
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.105    12.809 r  Multi_Display/digit_C/O
                         net (fo=1, routed)           0.000    12.809    Multi_Display/digit_C_n_0
    SLICE_X58Y25         FDRE                                         r  Multi_Display/digit_C_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.315    14.315    Multi_Display/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  Multi_Display/digit_C_reg/C
                         clock pessimism              0.225    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X58Y25         FDRE (Setup_fdre_C_D)        0.032    14.537    Multi_Display/digit_C_reg
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -12.809    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 myBRAM/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_Display/digit_B_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.203ns  (logic 2.230ns (69.613%)  route 0.973ns (30.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.556ns = ( 9.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     6.389 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     8.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.396     9.556    myBRAM/ram_reg_0
    RAMB18_X2Y10         RAMB18E1                                     r  myBRAM/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.125    11.681 r  myBRAM/ram_reg/DOBDO[2]
                         net (fo=1, routed)           0.973    12.654    Multi_Display/dataout[2]
    SLICE_X58Y25         LUT6 (Prop_lut6_I2_O)        0.105    12.759 r  Multi_Display/digit_B/O
                         net (fo=1, routed)           0.000    12.759    Multi_Display/digit_B_n_0
    SLICE_X58Y25         FDRE                                         r  Multi_Display/digit_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.315    14.315    Multi_Display/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  Multi_Display/digit_B_reg/C
                         clock pessimism              0.225    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X58Y25         FDRE (Setup_fdre_C_D)        0.030    14.535    Multi_Display/digit_B_reg
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -12.759    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 myBRAM/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_Display/digit_A_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.165ns  (logic 2.230ns (70.458%)  route 0.935ns (29.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.556ns = ( 9.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     6.389 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     8.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.396     9.556    myBRAM/ram_reg_0
    RAMB18_X2Y10         RAMB18E1                                     r  myBRAM/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.125    11.681 r  myBRAM/ram_reg/DOBDO[3]
                         net (fo=1, routed)           0.935    12.616    Multi_Display/dataout[3]
    SLICE_X58Y26         LUT6 (Prop_lut6_I2_O)        0.105    12.721 r  Multi_Display/digit_A/O
                         net (fo=1, routed)           0.000    12.721    Multi_Display/digit_A_n_0
    SLICE_X58Y26         FDRE                                         r  Multi_Display/digit_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.316    14.316    Multi_Display/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  Multi_Display/digit_A_reg/C
                         clock pessimism              0.225    14.541    
                         clock uncertainty           -0.035    14.506    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)        0.030    14.536    Multi_Display/digit_A_reg
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -12.721    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.694ns (21.061%)  route 2.601ns (78.939%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.420     4.579    clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.379     4.958 f  counter_reg[6]/Q
                         net (fo=2, routed)           0.805     5.763    counter_reg_n_0_[6]
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.105     5.868 f  counter[0]_i_8/O
                         net (fo=1, routed)           0.359     6.227    counter[0]_i_8_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.105     6.332 f  counter[0]_i_3/O
                         net (fo=3, routed)           0.708     7.039    counter[0]_i_3_n_0
    SLICE_X58Y26         LUT4 (Prop_lut4_I2_O)        0.105     7.144 r  counter[31]_i_1/O
                         net (fo=31, routed)          0.730     7.874    slow_clock
    SLICE_X59Y24         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.315    14.315    clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.225    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X59Y24         FDRE (Setup_fdre_C_R)       -0.352    14.153    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -7.874    
  -------------------------------------------------------------------
                         slack                                  6.278    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.694ns (21.061%)  route 2.601ns (78.939%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.420     4.579    clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.379     4.958 f  counter_reg[6]/Q
                         net (fo=2, routed)           0.805     5.763    counter_reg_n_0_[6]
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.105     5.868 f  counter[0]_i_8/O
                         net (fo=1, routed)           0.359     6.227    counter[0]_i_8_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.105     6.332 f  counter[0]_i_3/O
                         net (fo=3, routed)           0.708     7.039    counter[0]_i_3_n_0
    SLICE_X58Y26         LUT4 (Prop_lut4_I2_O)        0.105     7.144 r  counter[31]_i_1/O
                         net (fo=31, routed)          0.730     7.874    slow_clock
    SLICE_X59Y24         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.315    14.315    clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.225    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X59Y24         FDRE (Setup_fdre_C_R)       -0.352    14.153    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -7.874    
  -------------------------------------------------------------------
                         slack                                  6.278    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.694ns (21.061%)  route 2.601ns (78.939%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.420     4.579    clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.379     4.958 f  counter_reg[6]/Q
                         net (fo=2, routed)           0.805     5.763    counter_reg_n_0_[6]
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.105     5.868 f  counter[0]_i_8/O
                         net (fo=1, routed)           0.359     6.227    counter[0]_i_8_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.105     6.332 f  counter[0]_i_3/O
                         net (fo=3, routed)           0.708     7.039    counter[0]_i_3_n_0
    SLICE_X58Y26         LUT4 (Prop_lut4_I2_O)        0.105     7.144 r  counter[31]_i_1/O
                         net (fo=31, routed)          0.730     7.874    slow_clock
    SLICE_X59Y24         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.315    14.315    clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.225    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X59Y24         FDRE (Setup_fdre_C_R)       -0.352    14.153    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -7.874    
  -------------------------------------------------------------------
                         slack                                  6.278    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.694ns (21.061%)  route 2.601ns (78.939%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.420     4.579    clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.379     4.958 f  counter_reg[6]/Q
                         net (fo=2, routed)           0.805     5.763    counter_reg_n_0_[6]
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.105     5.868 f  counter[0]_i_8/O
                         net (fo=1, routed)           0.359     6.227    counter[0]_i_8_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.105     6.332 f  counter[0]_i_3/O
                         net (fo=3, routed)           0.708     7.039    counter[0]_i_3_n_0
    SLICE_X58Y26         LUT4 (Prop_lut4_I2_O)        0.105     7.144 r  counter[31]_i_1/O
                         net (fo=31, routed)          0.730     7.874    slow_clock
    SLICE_X59Y24         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.315    14.315    clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.225    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X59Y24         FDRE (Setup_fdre_C_R)       -0.352    14.153    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -7.874    
  -------------------------------------------------------------------
                         slack                                  6.278    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.694ns (21.115%)  route 2.593ns (78.885%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 14.322 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.420     4.579    clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.379     4.958 f  counter_reg[6]/Q
                         net (fo=2, routed)           0.805     5.763    counter_reg_n_0_[6]
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.105     5.868 f  counter[0]_i_8/O
                         net (fo=1, routed)           0.359     6.227    counter[0]_i_8_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.105     6.332 f  counter[0]_i_3/O
                         net (fo=3, routed)           0.708     7.039    counter[0]_i_3_n_0
    SLICE_X58Y26         LUT4 (Prop_lut4_I2_O)        0.105     7.144 r  counter[31]_i_1/O
                         net (fo=31, routed)          0.721     7.866    slow_clock
    SLICE_X59Y31         FDRE                                         r  counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.322    14.322    clk_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.240    14.562    
                         clock uncertainty           -0.035    14.527    
    SLICE_X59Y31         FDRE (Setup_fdre_C_R)       -0.352    14.175    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.694ns (21.115%)  route 2.593ns (78.885%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 14.322 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.420     4.579    clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.379     4.958 f  counter_reg[6]/Q
                         net (fo=2, routed)           0.805     5.763    counter_reg_n_0_[6]
    SLICE_X58Y25         LUT4 (Prop_lut4_I1_O)        0.105     5.868 f  counter[0]_i_8/O
                         net (fo=1, routed)           0.359     6.227    counter[0]_i_8_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.105     6.332 f  counter[0]_i_3/O
                         net (fo=3, routed)           0.708     7.039    counter[0]_i_3_n_0
    SLICE_X58Y26         LUT4 (Prop_lut4_I2_O)        0.105     7.144 r  counter[31]_i_1/O
                         net (fo=31, routed)          0.721     7.866    slow_clock
    SLICE_X59Y31         FDRE                                         r  counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.322    14.322    clk_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.240    14.562    
                         clock uncertainty           -0.035    14.527    
    SLICE_X59Y31         FDRE (Setup_fdre_C_R)       -0.352    14.175    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                  6.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Multi_Display/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_Display/counter_new_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.878%)  route 0.180ns (49.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.553     1.436    Multi_Display/clk_IBUF_BUFG
    SLICE_X55Y25         FDRE                                         r  Multi_Display/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Multi_Display/counter_reg[20]/Q
                         net (fo=5, routed)           0.180     1.757    Multi_Display/counter_reg[20]
    SLICE_X57Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.802 r  Multi_Display/counter_new[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    Multi_Display/counter_new[1]_i_1_n_0
    SLICE_X57Y25         FDRE                                         r  Multi_Display/counter_new_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.821     1.948    Multi_Display/clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  Multi_Display/counter_new_reg[1]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X57Y25         FDRE (Hold_fdre_C_D)         0.092     1.562    Multi_Display/counter_new_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Multi_Display/counter_new_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_Display/digit_D_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.599%)  route 0.222ns (54.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.555     1.438    Multi_Display/clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  Multi_Display/counter_new_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  Multi_Display/counter_new_reg[1]/Q
                         net (fo=5, routed)           0.222     1.801    Multi_Display/counter_new[1]
    SLICE_X58Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  Multi_Display/digit_D/O
                         net (fo=1, routed)           0.000     1.846    Multi_Display/digit_D_n_0
    SLICE_X58Y25         FDRE                                         r  Multi_Display/digit_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.848     1.975    Multi_Display/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  Multi_Display/digit_D_reg/C
                         clock pessimism             -0.478     1.497    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.092     1.589    Multi_Display/digit_D_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Multi_Display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_Display/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.554     1.437    Multi_Display/clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  Multi_Display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  Multi_Display/counter_reg[15]/Q
                         net (fo=4, routed)           0.115     1.694    Multi_Display/counter_reg[15]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  Multi_Display/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    Multi_Display/counter_reg[12]_i_1_n_4
    SLICE_X55Y23         FDRE                                         r  Multi_Display/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.822     1.949    Multi_Display/clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  Multi_Display/counter_reg[15]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    Multi_Display/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  counter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.725    counter_reg_n_0_[20]
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.833    data0[20]
    SLICE_X59Y28         FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  counter_reg[20]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.105     1.572    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.725    counter_reg_n_0_[16]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.833    data0[16]
    SLICE_X59Y27         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.105     1.572    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.581     1.464    clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.117     1.722    counter_reg_n_0_[4]
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.830    data0[4]
    SLICE_X59Y24         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.848     1.975    clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y24         FDRE (Hold_fdre_C_D)         0.105     1.569    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.581     1.464    clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.722    counter_reg_n_0_[8]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.830    data0[8]
    SLICE_X59Y25         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.848     1.975    clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y25         FDRE (Hold_fdre_C_D)         0.105     1.569    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.726    counter_reg_n_0_[24]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.834    data0[24]
    SLICE_X59Y29         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  counter_reg[24]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y29         FDRE (Hold_fdre_C_D)         0.105     1.573    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  counter_reg[28]/Q
                         net (fo=2, routed)           0.117     1.727    counter_reg_n_0_[28]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.835    data0[28]
    SLICE_X59Y30         FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  counter_reg[28]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.105     1.574    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.723    counter_reg_n_0_[12]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.831    data0[12]
    SLICE_X59Y26         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.849     1.976    clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X59Y26         FDRE (Hold_fdre_C_D)         0.105     1.570    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X2Y10   myBRAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y10   myBRAM/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y25   Multi_Display/counter_new_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y23   Multi_Display/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y23   Multi_Display/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y23   Multi_Display/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y24   Multi_Display/counter_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y24   Multi_Display/counter_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y24   Multi_Display/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y27   Multi_Display/counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y27   Multi_Display/counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y27   Multi_Display/counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y27   Multi_Display/counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y22   Multi_Display/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y25   Multi_Display/digit_B_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y25   Multi_Display/digit_C_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y25   Multi_Display/digit_D_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y26   Multi_Display/light_num_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y26   Multi_Display/light_num_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y27   Multi_Display/counter_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y27   Multi_Display/counter_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y27   Multi_Display/counter_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y27   Multi_Display/counter_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y22   Multi_Display/counter_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y25   Multi_Display/digit_B_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y25   Multi_Display/digit_C_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y25   Multi_Display/digit_D_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y24   counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y24   counter_reg[2]/C



