{COMPONENT E:\NORTHBRIDGE2\NORTHBRIDGE2.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Sun Apr 23 15:11:28 2023 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P CLOCK {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P A15 {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P A14 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P A13 {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P A12 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P A11 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P A10 {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P A9 {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P A8 {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P DMA' {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P RAM' {Pt "I/O"}{Lq 0}{Ploc 300 20}}
   {P ROM' {Pt "I/O"}{Lq 0}{Ploc 300 40}}
   {P PORT1' {Pt "I/O"}{Lq 0}{Ploc 300 60}}
   {P PORT2' {Pt "I/O"}{Lq 0}{Ploc 300 80}}
   {P PORT3' {Pt "I/O"}{Lq 0}{Ploc 300 100}}
   {P CIA1' {Pt "I/O"}{Lq 0}{Ploc 300 120}}
   {P CIA2' {Pt "I/O"}{Lq 0}{Ploc 300 140}}
   {P USR' {Pt "I/O"}{Lq 0}{Ploc 300 160}}
   {P IRQ' {Pt "I/O"}{Lq 0}{Ploc 300 180}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 200 250}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 230}
   [Ts 15][Tj "RC"]
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 280 30}
   {Pnl 280 50}
   {Pnl 280 70}
   {Pnl 280 90}
   {Pnl 280 110}
   {Pnl 280 130}
   {Pnl 280 150}
   {Pnl 280 170}
   {Pnl 280 190}

   {Sd A 1 2 3 4 5 6 7 8 9 10 15 16 17 18 19 20 21 22 23}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 240 270 0}
   {L 130 220 100 220}
   {L 130 230 140 220 130 210}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 120 20 100 20}
   {C 125 20 5}
   {C 275 20 5}
   {L 280 20 300 20}
   {C 275 40 5}
   {L 280 40 300 40}
   {C 275 60 5}
   {L 280 60 300 60}
   {C 275 80 5}
   {L 280 80 300 80}
   {C 275 100 5}
   {L 280 100 300 100}
   {C 275 120 5}
   {L 280 120 300 120}
   {C 275 140 5}
   {L 280 140 300 140}
   {C 275 160 5}
   {L 280 160 300 160}
   {C 275 180 5}
   {L 280 180 300 180}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "CLOCK" 140 220}
   {T "A15" 140 180}
   {T "A14" 140 160}
   {T "A13" 140 140}
   {T "A12" 140 120}
   {T "A11" 140 100}
   {T "A10" 140 80}
   {T "A9" 140 60}
   {T "A8" 140 40}
   {T "DMA'" 140 20}
   [Tj "RC"]
   {T "RAM'" 260 20}
   {T "ROM'" 260 40}
   {T "PORT1'" 260 60}
   {T "PORT2'" 260 80}
   {T "PORT3'" 260 100}
   {T "CIA1'" 260 120}
   {T "CIA2'" 260 140}
   {T "USR'" 260 160}
   {T "IRQ'" 260 180}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G22V10" 200 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD E:\NORTHBRIDGE2\NORTHBRIDGE2 200 240}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N CLOCK
   }
   {N A15
   }
   {N A14
   }
   {N A13
   }
   {N A12
   }
   {N A11
   }
   {N A10
   }
   {N A9
   }
   {N A8
   }
   {N DMA'
   }
   {N RAM'
   }
   {N ROM'
   }
   {N PORT1'
   }
   {N PORT2'
   }
   {N PORT3'
   }
   {N CIA1'
   }
   {N CIA2'
   }
   {N USR'
   }
   {N IRQ'
   }
  }

  {SUBCOMP
  }
 }
}
