{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,11,8]],"date-time":"2019-11-08T22:23:14Z","timestamp":1573251794330},"reference-count":21,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2014,9,3]],"date-time":"2014-09-03T00:00:00Z","timestamp":1409702400000},"delay-in-days":0,"content-version":"vor"}],"funder":[{"DOI":"10.13039\/501100001665","name":"Agence Nationale de la Recherche","doi-asserted-by":"crossref","award":["ANR-09-SEGI-003"]},{"name":"ANR research project FAMOUS","award":[]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst.","TRETS"],"published-print":{"date-parts":[[2014,9,3]]},"DOI":"10.1145\/2629628","type":"journal-article","created":{"date-parts":[[2014,8,29]],"date-time":"2014-08-29T13:03:31Z","timestamp":1409317411000},"page":"1-17","source":"Crossref","is-referenced-by-count":7,"title":["Extending UML\/MARTE to Support Discrete Controller Synthesis, Application to Reconfigurable Systems-on-Chip Modeling"],"prefix":"10.1145","volume":"7","author":[{"given":"S\u00e9bastien","family":"Guillet","sequence":"first","affiliation":[]},{"given":"Florent de","family":"Lamotte","sequence":"additional","affiliation":[]},{"given":"Nicolas le","family":"Griguer","sequence":"additional","affiliation":[]},{"given":"\u00c9ric","family":"Rutten","sequence":"additional","affiliation":[]},{"given":"Guy","family":"Gogniat","sequence":"additional","affiliation":[]},{"given":"Jean-Philippe","family":"Diguet","sequence":"additional","affiliation":[]}],"member":"320","reference":[{"key":"key-10.1145\/2629628-1","unstructured":"K. Altisen, A. Clodic, F. Maraninchi, and E. Rutten. 2003. Using controller-synthesis techniques to build property-enforcing layers. In Proceedings of the 12&#60;sup&#62;th&#60;\/sup&#62; European Conference on Programming (ESOP'03). Springer, 174--188."},{"key":"key-10.1145\/2629628-2","unstructured":"C. Andre. 1996. Representation and analysis of reactive behaviors: A synchronous approach. In Proceedings of the Conference on Computational Engineering in Systems Applications (CESA). IEEE-SMC, 19--29."},{"key":"key-10.1145\/2629628-3","unstructured":"C. Andre, F. Mallet, and R. De Simone. 2007. Time modeling in MARTE. In Proceedings of the ECSI Forum on Specification and Design Languages (FDL'07). 268--273."},{"key":"key-10.1145\/2629628-4","unstructured":"A. Benveniste, P. Caspi, S. Edwards, N. Halbwachs, P. Le Guernic, and R. De Simone. 2003. The synchronous languages 12 years later. Proc. IEEE 91, 1, 64--83.","DOI":"10.1109\/JPROC.2002.805826","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629628-5","unstructured":"P. Bomel, J. Crenne, L. Ye, J.-P. Diguet, and G. Gogniat. 2009. Ultra-fast downloading of partial bitstreams through ethernet. In Proceedings of the 22&#60;sup&#62;nd&#60;\/sup&#62; International Conference on Architecture of Computing Systems (ARCS'09). Springer, 72--83."},{"key":"key-10.1145\/2629628-6","unstructured":"M. Borgatti, A. Fedeli, U. Rossi, J.-L. Lambert, I. Moussa, F. Fummi, C. Marconcini, and P. Pravadelli. 2004. A verification methodology for reconfigurable systems. In Proceedings of the 5&#60;sup&#62;th&#60;\/sup&#62; International Workshop on Microprocessor Test and Verification (MTV'04). 85--90.","DOI":"10.1109\/MTV.2004.2","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629628-7","unstructured":"C. G. Cassandras. and S. Lafortune. 2006. Introduction to Discrete Event Systems. Springer."},{"key":"key-10.1145\/2629628-8","unstructured":"G. Delaval, H. Marchand, and E. Rutten. 2010. Contracts for modular discrete controller synthesis. In Proceedings of the ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES'10). ACM Press, New York, 57--66."},{"key":"key-10.1145\/2629628-9","unstructured":"J.-P. Diguet, Y. Eustache, and G. Gogniat. 2011. Closed-loop--based self-adaptive hardware\/software-embedded systems: Design methodology and smart cam case study. ACM Trans. Embedd. Comput. Syst. 10, 3, 38:1--38:28."},{"key":"key-10.1145\/2629628-10","unstructured":"M. Dossis. 2011. A formal design framework to generate coprocessors with implementation options. Int. J. Res. Rev. Comput. Sci. 2, 4, 929--936."},{"key":"key-10.1145\/2629628-11","unstructured":"E. Dumitrescu, M. Ren, L. Pietrac, and E. Niel. 2008. A supervisor implementation approach in discrete controller synthesis. In Proceedings of the IEEE International Conference on Emerging Technologies and Factory Automation (ETFA'08). 1433--1440.","DOI":"10.1109\/ETFA.2008.4638585","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629628-12","unstructured":"A. Gamatie, S. Le Beux, E. Piel, R. Ben Atitallah, A. Etien, P. Marquet, and J.-L. Dekeyser. 2011. A model-driven design framework for massively parallel embedded systems. ACM Trans. Embedd. Comput. Syst. 10, 4, 39:1--39:36."},{"key":"key-10.1145\/2629628-13","unstructured":"S. Guillet, F. De Lamotte, N. Le Griguer, E. Rutten, G. Gogniat, and J.-P. Diguet. 2012. Designing formal reconfiguration control using UML\/MARTE. In Proceedings of the 7&#60;sup&#62;th&#60;\/sup&#62; International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC'12). 1--8.","DOI":"10.1109\/ReCoSoC.2012.6322870","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629628-14","unstructured":"S. Gupta, R. K. Gupta, N. D. Dutt, and A. Nicolau. 2004. Coordinated parallelizing compiler optimizations and high-level synthesis. ACM Trans. Des. Autom. Electron. Syst. 9, 4, 441--470.","DOI":"10.1145\/1027084.1027087","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629628-15","unstructured":"J. O. Kephart and D. M. Chess. 2003. The vision of autonomic computing. Comput. 36, 1, 41--50.","DOI":"10.1109\/MC.2003.1160055","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629628-16","unstructured":"S. Kundu, S. Lerner, and R. Gupta. 2011. High-Level Verification: Methods and Tools for Verification of System-Level Designs. Springer.","DOI":"10.1007\/978-1-4419-9359-5","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629628-17","unstructured":"H. Marchand, P. Bournai, M. L. Borgne, and P. L. Guernic. 2000. Synthesis of discrete-event controllers based on the signalenvironment. Discr. Event Dynam. Syst. 10, 4, 325--346."},{"key":"key-10.1145\/2629628-18","unstructured":"O. Pell. 2006. Verification of FPGA layout generators in higher-order logic. J. Autom. Reason. 37, 117--152.","DOI":"10.1007\/s10817-006-9039-9","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629628-19","unstructured":"I. R. Quadri. 2010. MARTE based model driven design methodology for targeting dynamically reconfigurable FPGA based SoCs. Ph.D. thesis, Universite des Sciences et Technologie de Lille 1. 1--252."},{"key":"key-10.1145\/2629628-20","unstructured":"P. J. G. Ramadge and W. M. Wonham. 1989. The control of discrete event systems. Proc. IEEE 77, 1, 81--98.","DOI":"10.1109\/5.21072","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2629628-21","unstructured":"W. Zhao, B. H. Kim, A. Larson, and R. Voyles. 2005. Fpga implementation of closed-loop control system for small-scale robot. In Proceedings of the 12&#60;sup&#62;th&#60;\/sup&#62; International Conference on Advanced Robotics (ICAR'05). 70--77."}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=2629628&amp;ftid=1496218&amp;dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,14]],"date-time":"2019-08-14T12:50:06Z","timestamp":1565787006000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9,3]]},"references-count":21,"journal-issue":{"published-print":{"date-parts":[[2014,8,1]]},"issue":"3"},"URL":"http:\/\/dx.doi.org\/10.1145\/2629628","relation":{"cites":[]},"ISSN":["1936-7406"],"issn-type":[{"value":"1936-7406","type":"print"}],"subject":["General Computer Science"]}}