# Mux256to1
### Solution
```Verilog
module top_module( 
    input [255:0] in,
    input [7:0] sel,
    output out );
    
    assign out = in[sel];

endmodule
```
[code](./64.v)