// Seed: 2806141520
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout supply1 id_2;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1
  );
  input wire id_1;
  assign id_2 = -1;
endmodule
module module_2 #(
    parameter id_1 = 32'd21,
    parameter id_4 = 32'd62,
    parameter id_5 = 32'd27
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire _id_1;
  logic [(  1  ) : -1] _id_4;
  ;
  wire _id_5;
  logic [id_4 : id_1] id_6;
  wire ["" : id_5] id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6
  );
endmodule
