Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec 15 15:13:23 2025
| Host         : LAPTOP-JIVQAT26 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.397        0.000                      0                  123        0.161        0.000                      0                  123        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.397        0.000                      0                  123        0.161        0.000                      0                  123        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 U_Rebots_DOWN/contador_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Rebots_DOWN/contador_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 1.653ns (40.188%)  route 2.460ns (59.812%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    U_Rebots_DOWN/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  U_Rebots_DOWN/contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  U_Rebots_DOWN/contador_reg[7]/Q
                         net (fo=3, routed)           0.828     6.610    U_Rebots_DOWN/contador_reg[7]
    SLICE_X4Y95          LUT2 (Prop_lut2_I1_O)        0.124     6.734 r  U_Rebots_DOWN/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.734    U_Rebots_DOWN/i__carry_i_6__0_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.266 r  U_Rebots_DOWN/contador1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.266    U_Rebots_DOWN/contador1_inferred__0/i__carry_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.494 f  U_Rebots_DOWN/contador1_inferred__0/i__carry__0/CO[2]
                         net (fo=2, routed)           0.464     7.959    U_Rebots_DOWN/contador1_inferred__0/i__carry__0_n_1
    SLICE_X3Y97          LUT3 (Prop_lut3_I2_O)        0.313     8.272 r  U_Rebots_DOWN/contador[0]_i_1__0/O
                         net (fo=20, routed)          1.168     9.440    U_Rebots_DOWN/contador[0]_i_1__0_n_0
    SLICE_X5Y93          FDRE                                         r  U_Rebots_DOWN/contador_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    15.026    U_Rebots_DOWN/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  U_Rebots_DOWN/contador_reg[0]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.429    14.837    U_Rebots_DOWN/contador_reg[0]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  5.397    

Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 U_Rebots_DOWN/contador_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Rebots_DOWN/contador_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 1.653ns (40.188%)  route 2.460ns (59.812%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    U_Rebots_DOWN/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  U_Rebots_DOWN/contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  U_Rebots_DOWN/contador_reg[7]/Q
                         net (fo=3, routed)           0.828     6.610    U_Rebots_DOWN/contador_reg[7]
    SLICE_X4Y95          LUT2 (Prop_lut2_I1_O)        0.124     6.734 r  U_Rebots_DOWN/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.734    U_Rebots_DOWN/i__carry_i_6__0_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.266 r  U_Rebots_DOWN/contador1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.266    U_Rebots_DOWN/contador1_inferred__0/i__carry_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.494 f  U_Rebots_DOWN/contador1_inferred__0/i__carry__0/CO[2]
                         net (fo=2, routed)           0.464     7.959    U_Rebots_DOWN/contador1_inferred__0/i__carry__0_n_1
    SLICE_X3Y97          LUT3 (Prop_lut3_I2_O)        0.313     8.272 r  U_Rebots_DOWN/contador[0]_i_1__0/O
                         net (fo=20, routed)          1.168     9.440    U_Rebots_DOWN/contador[0]_i_1__0_n_0
    SLICE_X5Y93          FDRE                                         r  U_Rebots_DOWN/contador_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    15.026    U_Rebots_DOWN/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  U_Rebots_DOWN/contador_reg[1]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.429    14.837    U_Rebots_DOWN/contador_reg[1]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  5.397    

Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 U_Rebots_DOWN/contador_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Rebots_DOWN/contador_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 1.653ns (40.188%)  route 2.460ns (59.812%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    U_Rebots_DOWN/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  U_Rebots_DOWN/contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  U_Rebots_DOWN/contador_reg[7]/Q
                         net (fo=3, routed)           0.828     6.610    U_Rebots_DOWN/contador_reg[7]
    SLICE_X4Y95          LUT2 (Prop_lut2_I1_O)        0.124     6.734 r  U_Rebots_DOWN/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.734    U_Rebots_DOWN/i__carry_i_6__0_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.266 r  U_Rebots_DOWN/contador1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.266    U_Rebots_DOWN/contador1_inferred__0/i__carry_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.494 f  U_Rebots_DOWN/contador1_inferred__0/i__carry__0/CO[2]
                         net (fo=2, routed)           0.464     7.959    U_Rebots_DOWN/contador1_inferred__0/i__carry__0_n_1
    SLICE_X3Y97          LUT3 (Prop_lut3_I2_O)        0.313     8.272 r  U_Rebots_DOWN/contador[0]_i_1__0/O
                         net (fo=20, routed)          1.168     9.440    U_Rebots_DOWN/contador[0]_i_1__0_n_0
    SLICE_X5Y93          FDRE                                         r  U_Rebots_DOWN/contador_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    15.026    U_Rebots_DOWN/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  U_Rebots_DOWN/contador_reg[2]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.429    14.837    U_Rebots_DOWN/contador_reg[2]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  5.397    

Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 U_Rebots_DOWN/contador_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Rebots_DOWN/contador_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 1.653ns (40.188%)  route 2.460ns (59.812%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    U_Rebots_DOWN/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  U_Rebots_DOWN/contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  U_Rebots_DOWN/contador_reg[7]/Q
                         net (fo=3, routed)           0.828     6.610    U_Rebots_DOWN/contador_reg[7]
    SLICE_X4Y95          LUT2 (Prop_lut2_I1_O)        0.124     6.734 r  U_Rebots_DOWN/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.734    U_Rebots_DOWN/i__carry_i_6__0_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.266 r  U_Rebots_DOWN/contador1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.266    U_Rebots_DOWN/contador1_inferred__0/i__carry_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.494 f  U_Rebots_DOWN/contador1_inferred__0/i__carry__0/CO[2]
                         net (fo=2, routed)           0.464     7.959    U_Rebots_DOWN/contador1_inferred__0/i__carry__0_n_1
    SLICE_X3Y97          LUT3 (Prop_lut3_I2_O)        0.313     8.272 r  U_Rebots_DOWN/contador[0]_i_1__0/O
                         net (fo=20, routed)          1.168     9.440    U_Rebots_DOWN/contador[0]_i_1__0_n_0
    SLICE_X5Y93          FDRE                                         r  U_Rebots_DOWN/contador_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    15.026    U_Rebots_DOWN/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  U_Rebots_DOWN/contador_reg[3]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.429    14.837    U_Rebots_DOWN/contador_reg[3]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  5.397    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 U_Rebotes_UP/contador_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Rebotes_UP/contador_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.653ns (41.604%)  route 2.320ns (58.396%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.725     5.328    U_Rebotes_UP/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  U_Rebotes_UP/contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  U_Rebotes_UP/contador_reg[7]/Q
                         net (fo=3, routed)           0.828     6.611    U_Rebotes_UP/contador_reg[7]
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.124     6.735 r  U_Rebotes_UP/i__carry_i_6/O
                         net (fo=1, routed)           0.000     6.735    U_Rebotes_UP/i__carry_i_6_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.267 r  U_Rebotes_UP/contador1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.267    U_Rebotes_UP/contador1_inferred__0/i__carry_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.495 f  U_Rebotes_UP/contador1_inferred__0/i__carry__0/CO[2]
                         net (fo=2, routed)           0.599     8.094    U_Rebotes_UP/contador1
    SLICE_X2Y98          LUT3 (Prop_lut3_I2_O)        0.313     8.407 r  U_Rebotes_UP/contador[0]_i_1/O
                         net (fo=20, routed)          0.894     9.301    U_Rebotes_UP/contador[0]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  U_Rebotes_UP/contador_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.606    15.029    U_Rebotes_UP/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  U_Rebotes_UP/contador_reg[10]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y97          FDRE (Setup_fdre_C_R)       -0.429    14.839    U_Rebotes_UP/contador_reg[10]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 U_Rebotes_UP/contador_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Rebotes_UP/contador_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.653ns (41.604%)  route 2.320ns (58.396%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.725     5.328    U_Rebotes_UP/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  U_Rebotes_UP/contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  U_Rebotes_UP/contador_reg[7]/Q
                         net (fo=3, routed)           0.828     6.611    U_Rebotes_UP/contador_reg[7]
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.124     6.735 r  U_Rebotes_UP/i__carry_i_6/O
                         net (fo=1, routed)           0.000     6.735    U_Rebotes_UP/i__carry_i_6_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.267 r  U_Rebotes_UP/contador1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.267    U_Rebotes_UP/contador1_inferred__0/i__carry_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.495 f  U_Rebotes_UP/contador1_inferred__0/i__carry__0/CO[2]
                         net (fo=2, routed)           0.599     8.094    U_Rebotes_UP/contador1
    SLICE_X2Y98          LUT3 (Prop_lut3_I2_O)        0.313     8.407 r  U_Rebotes_UP/contador[0]_i_1/O
                         net (fo=20, routed)          0.894     9.301    U_Rebotes_UP/contador[0]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  U_Rebotes_UP/contador_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.606    15.029    U_Rebotes_UP/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  U_Rebotes_UP/contador_reg[11]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y97          FDRE (Setup_fdre_C_R)       -0.429    14.839    U_Rebotes_UP/contador_reg[11]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 U_Rebotes_UP/contador_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Rebotes_UP/contador_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.653ns (41.604%)  route 2.320ns (58.396%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.725     5.328    U_Rebotes_UP/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  U_Rebotes_UP/contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  U_Rebotes_UP/contador_reg[7]/Q
                         net (fo=3, routed)           0.828     6.611    U_Rebotes_UP/contador_reg[7]
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.124     6.735 r  U_Rebotes_UP/i__carry_i_6/O
                         net (fo=1, routed)           0.000     6.735    U_Rebotes_UP/i__carry_i_6_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.267 r  U_Rebotes_UP/contador1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.267    U_Rebotes_UP/contador1_inferred__0/i__carry_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.495 f  U_Rebotes_UP/contador1_inferred__0/i__carry__0/CO[2]
                         net (fo=2, routed)           0.599     8.094    U_Rebotes_UP/contador1
    SLICE_X2Y98          LUT3 (Prop_lut3_I2_O)        0.313     8.407 r  U_Rebotes_UP/contador[0]_i_1/O
                         net (fo=20, routed)          0.894     9.301    U_Rebotes_UP/contador[0]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  U_Rebotes_UP/contador_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.606    15.029    U_Rebotes_UP/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  U_Rebotes_UP/contador_reg[8]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y97          FDRE (Setup_fdre_C_R)       -0.429    14.839    U_Rebotes_UP/contador_reg[8]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 U_Rebotes_UP/contador_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Rebotes_UP/contador_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.653ns (41.604%)  route 2.320ns (58.396%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.725     5.328    U_Rebotes_UP/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  U_Rebotes_UP/contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  U_Rebotes_UP/contador_reg[7]/Q
                         net (fo=3, routed)           0.828     6.611    U_Rebotes_UP/contador_reg[7]
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.124     6.735 r  U_Rebotes_UP/i__carry_i_6/O
                         net (fo=1, routed)           0.000     6.735    U_Rebotes_UP/i__carry_i_6_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.267 r  U_Rebotes_UP/contador1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.267    U_Rebotes_UP/contador1_inferred__0/i__carry_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.495 f  U_Rebotes_UP/contador1_inferred__0/i__carry__0/CO[2]
                         net (fo=2, routed)           0.599     8.094    U_Rebotes_UP/contador1
    SLICE_X2Y98          LUT3 (Prop_lut3_I2_O)        0.313     8.407 r  U_Rebotes_UP/contador[0]_i_1/O
                         net (fo=20, routed)          0.894     9.301    U_Rebotes_UP/contador[0]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  U_Rebotes_UP/contador_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.606    15.029    U_Rebotes_UP/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  U_Rebotes_UP/contador_reg[9]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y97          FDRE (Setup_fdre_C_R)       -0.429    14.839    U_Rebotes_UP/contador_reg[9]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 U_Rebots_DOWN/contador_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Rebots_DOWN/contador_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 1.653ns (41.613%)  route 2.319ns (58.387%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    U_Rebots_DOWN/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  U_Rebots_DOWN/contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  U_Rebots_DOWN/contador_reg[7]/Q
                         net (fo=3, routed)           0.828     6.610    U_Rebots_DOWN/contador_reg[7]
    SLICE_X4Y95          LUT2 (Prop_lut2_I1_O)        0.124     6.734 r  U_Rebots_DOWN/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.734    U_Rebots_DOWN/i__carry_i_6__0_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.266 r  U_Rebots_DOWN/contador1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.266    U_Rebots_DOWN/contador1_inferred__0/i__carry_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.494 f  U_Rebots_DOWN/contador1_inferred__0/i__carry__0/CO[2]
                         net (fo=2, routed)           0.464     7.959    U_Rebots_DOWN/contador1_inferred__0/i__carry__0_n_1
    SLICE_X3Y97          LUT3 (Prop_lut3_I2_O)        0.313     8.272 r  U_Rebots_DOWN/contador[0]_i_1__0/O
                         net (fo=20, routed)          1.027     9.299    U_Rebots_DOWN/contador[0]_i_1__0_n_0
    SLICE_X5Y94          FDRE                                         r  U_Rebots_DOWN/contador_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    15.026    U_Rebots_DOWN/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  U_Rebots_DOWN/contador_reg[4]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X5Y94          FDRE (Setup_fdre_C_R)       -0.429    14.862    U_Rebots_DOWN/contador_reg[4]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 U_Rebots_DOWN/contador_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Rebots_DOWN/contador_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 1.653ns (41.613%)  route 2.319ns (58.387%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    U_Rebots_DOWN/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  U_Rebots_DOWN/contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  U_Rebots_DOWN/contador_reg[7]/Q
                         net (fo=3, routed)           0.828     6.610    U_Rebots_DOWN/contador_reg[7]
    SLICE_X4Y95          LUT2 (Prop_lut2_I1_O)        0.124     6.734 r  U_Rebots_DOWN/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.734    U_Rebots_DOWN/i__carry_i_6__0_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.266 r  U_Rebots_DOWN/contador1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.266    U_Rebots_DOWN/contador1_inferred__0/i__carry_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.494 f  U_Rebots_DOWN/contador1_inferred__0/i__carry__0/CO[2]
                         net (fo=2, routed)           0.464     7.959    U_Rebots_DOWN/contador1_inferred__0/i__carry__0_n_1
    SLICE_X3Y97          LUT3 (Prop_lut3_I2_O)        0.313     8.272 r  U_Rebots_DOWN/contador[0]_i_1__0/O
                         net (fo=20, routed)          1.027     9.299    U_Rebots_DOWN/contador[0]_i_1__0_n_0
    SLICE_X5Y94          FDRE                                         r  U_Rebots_DOWN/contador_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    15.026    U_Rebots_DOWN/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  U_Rebots_DOWN/contador_reg[5]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X5Y94          FDRE (Setup_fdre_C_R)       -0.429    14.862    U_Rebots_DOWN/contador_reg[5]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  5.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_Rebots_DOWN/estado_guardado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control/btn_down_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    U_Rebots_DOWN/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  U_Rebots_DOWN/estado_guardado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_Rebots_DOWN/estado_guardado_reg/Q
                         net (fo=4, routed)           0.112     1.776    U_Control/btn_dn_clean
    SLICE_X3Y97          FDRE                                         r  U_Control/btn_down_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.878     2.043    U_Control/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  U_Control/btn_down_prev_reg/C
                         clock pessimism             -0.502     1.540    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.075     1.615    U_Control/btn_down_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_PWM_Blue/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PWM_Blue/pwm_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    U_PWM_Blue/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  U_PWM_Blue/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.128     1.651 f  U_PWM_Blue/counter_reg[3]/Q
                         net (fo=2, routed)           0.068     1.719    U_Control/counter_reg_1[3]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.099     1.818 r  U_Control/pwm_out_i_1__1/O
                         net (fo=1, routed)           0.000     1.818    U_PWM_Blue/pwm_out_reg_0
    SLICE_X5Y98          FDRE                                         r  U_PWM_Blue/pwm_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    U_PWM_Blue/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  U_PWM_Blue/pwm_out_reg/C
                         clock pessimism             -0.516     1.523    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)         0.092     1.615    U_PWM_Blue/pwm_out_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_Control/btn_up_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control/b_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.649%)  route 0.174ns (48.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.605     1.524    U_Control/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  U_Control/btn_up_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U_Control/btn_up_prev_reg/Q
                         net (fo=10, routed)          0.174     1.839    U_Control/btn_up_prev
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.045     1.884 r  U_Control/b_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.884    U_Control/b_count[3]_i_2_n_0
    SLICE_X2Y97          FDRE                                         r  U_Control/b_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.878     2.043    U_Control/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  U_Control/b_count_reg[3]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.121     1.661    U_Control/b_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_Control/g_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PWM_Green/pwm_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.213%)  route 0.145ns (43.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    U_Control/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  U_Control/g_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_Control/g_count_reg[3]/Q
                         net (fo=3, routed)           0.145     1.809    U_Control/green_pwm_val[3]
    SLICE_X4Y99          LUT3 (Prop_lut3_I2_O)        0.045     1.854 r  U_Control/pwm_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.854    U_PWM_Green/pwm_out_reg_0
    SLICE_X4Y99          FDRE                                         r  U_PWM_Green/pwm_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    U_PWM_Green/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  U_PWM_Green/pwm_out_reg/C
                         clock pessimism             -0.500     1.539    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.091     1.630    U_PWM_Green/pwm_out_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_PWM_Green/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PWM_Green/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.251ns (66.993%)  route 0.124ns (33.007%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    U_PWM_Green/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  U_PWM_Green/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.148     1.671 r  U_PWM_Green/counter_reg[1]/Q
                         net (fo=4, routed)           0.124     1.795    U_PWM_Green/counter_reg[1]
    SLICE_X6Y98          LUT4 (Prop_lut4_I0_O)        0.103     1.898 r  U_PWM_Green/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.898    U_PWM_Green/plusOp__0[3]
    SLICE_X6Y98          FDRE                                         r  U_PWM_Green/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    U_PWM_Green/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  U_PWM_Green/counter_reg[3]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X6Y98          FDRE (Hold_fdre_C_D)         0.131     1.654    U_PWM_Green/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U_PWM_Green/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PWM_Green/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.637%)  route 0.124ns (33.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    U_PWM_Green/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  U_PWM_Green/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.148     1.671 r  U_PWM_Green/counter_reg[1]/Q
                         net (fo=4, routed)           0.124     1.795    U_PWM_Green/counter_reg[1]
    SLICE_X6Y98          LUT3 (Prop_lut3_I1_O)        0.099     1.894 r  U_PWM_Green/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.894    U_PWM_Green/plusOp__0[2]
    SLICE_X6Y98          FDRE                                         r  U_PWM_Green/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    U_PWM_Green/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  U_PWM_Green/counter_reg[2]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X6Y98          FDRE (Hold_fdre_C_D)         0.121     1.644    U_PWM_Green/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_Rebotes_UP/estado_guardado_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control/b_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.322%)  route 0.186ns (46.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.605     1.524    U_Rebotes_UP/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  U_Rebotes_UP/estado_guardado_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  U_Rebotes_UP/estado_guardado_reg/Q
                         net (fo=13, routed)          0.186     1.874    U_Control/btn_up_clean
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.048     1.922 r  U_Control/b_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.922    U_Control/b_count[2]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  U_Control/b_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.878     2.043    U_Control/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  U_Control/b_count_reg[2]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.131     1.671    U_Control/b_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_Rebots_DOWN/contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Rebots_DOWN/contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.603     1.522    U_Rebots_DOWN/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  U_Rebots_DOWN/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_Rebots_DOWN/contador_reg[3]/Q
                         net (fo=1, routed)           0.108     1.772    U_Rebots_DOWN/contador_reg_n_0_[3]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  U_Rebots_DOWN/contador_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.880    U_Rebots_DOWN/contador_reg[0]_i_2__0_n_4
    SLICE_X5Y93          FDRE                                         r  U_Rebots_DOWN/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.874     2.039    U_Rebots_DOWN/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  U_Rebots_DOWN/contador_reg[3]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.105     1.627    U_Rebots_DOWN/contador_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_Rebotes_UP/contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Rebotes_UP/contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    U_Rebotes_UP/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  U_Rebotes_UP/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_Rebotes_UP/contador_reg[3]/Q
                         net (fo=1, routed)           0.108     1.773    U_Rebotes_UP/contador_reg_n_0_[3]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  U_Rebotes_UP/contador_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.881    U_Rebotes_UP/contador_reg[0]_i_2_n_4
    SLICE_X1Y95          FDRE                                         r  U_Rebotes_UP/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.877     2.042    U_Rebotes_UP/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  U_Rebotes_UP/contador_reg[3]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    U_Rebotes_UP/contador_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U_PWM_Red/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PWM_Red/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.605     1.524    U_PWM_Red/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  U_PWM_Red/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U_PWM_Red/counter_reg[0]/Q
                         net (fo=5, routed)           0.179     1.845    U_PWM_Red/counter_reg[0]
    SLICE_X3Y98          LUT2 (Prop_lut2_I0_O)        0.042     1.887 r  U_PWM_Red/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.887    U_PWM_Red/plusOp[1]
    SLICE_X3Y98          FDRE                                         r  U_PWM_Red/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.878     2.043    U_PWM_Red/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  U_PWM_Red/counter_reg[1]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.107     1.631    U_PWM_Red/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y97     U_Control/b_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y97     U_Control/b_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y97     U_Control/b_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y97     U_Control/b_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y97     U_Control/btn_down_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y98     U_Control/btn_up_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y97     U_Control/g_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y97     U_Control/g_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y97     U_Control/g_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     U_Control/b_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     U_Control/b_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     U_Control/b_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     U_Control/b_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     U_Control/b_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     U_Control/b_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     U_Control/b_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     U_Control/b_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     U_Control/btn_down_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     U_Control/btn_down_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     U_Control/b_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     U_Control/b_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     U_Control/b_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     U_Control/b_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     U_Control/b_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     U_Control/b_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     U_Control/b_count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     U_Control/b_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     U_Control/btn_down_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     U_Control/btn_down_prev_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_PWM_Green/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.309ns  (logic 3.977ns (63.037%)  route 2.332ns (36.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.725     5.328    U_PWM_Green/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  U_PWM_Green/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U_PWM_Green/pwm_out_reg/Q
                         net (fo=1, routed)           2.332     8.116    LED16_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521    11.637 r  LED16_G_OBUF_inst/O
                         net (fo=0)                   0.000    11.637    LED16_G
    M16                                                               r  LED16_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PWM_Red/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.265ns  (logic 3.973ns (63.426%)  route 2.291ns (36.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.726     5.329    U_PWM_Red/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  U_PWM_Red/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  U_PWM_Red/pwm_out_reg/Q
                         net (fo=1, routed)           2.291     8.076    LED16_R_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.517    11.593 r  LED16_R_OBUF_inst/O
                         net (fo=0)                   0.000    11.593    LED16_R
    N15                                                               r  LED16_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PWM_Blue/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.918ns  (logic 4.023ns (67.985%)  route 1.895ns (32.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.725     5.328    U_PWM_Blue/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  U_PWM_Blue/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U_PWM_Blue/pwm_out_reg/Q
                         net (fo=1, routed)           1.895     7.678    LED16_B_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.567    11.246 r  LED16_B_OBUF_inst/O
                         net (fo=0)                   0.000    11.246    LED16_B
    R12                                                               r  LED16_B (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_PWM_Blue/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_B
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.409ns (76.712%)  route 0.428ns (23.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    U_PWM_Blue/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  U_PWM_Blue/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_PWM_Blue/pwm_out_reg/Q
                         net (fo=1, routed)           0.428     2.092    LED16_B_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.268     3.360 r  LED16_B_OBUF_inst/O
                         net (fo=0)                   0.000     3.360    LED16_B
    R12                                                               r  LED16_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PWM_Red/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_R
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.359ns (69.977%)  route 0.583ns (30.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.605     1.524    U_PWM_Red/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  U_PWM_Red/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U_PWM_Red/pwm_out_reg/Q
                         net (fo=1, routed)           0.583     2.249    LED16_R_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.218     3.467 r  LED16_R_OBUF_inst/O
                         net (fo=0)                   0.000     3.467    LED16_R
    N15                                                               r  LED16_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PWM_Green/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_G
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.363ns (69.154%)  route 0.608ns (30.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    U_PWM_Green/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  U_PWM_Green/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_PWM_Green/pwm_out_reg/Q
                         net (fo=1, routed)           0.608     2.272    LED16_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.222     3.494 r  LED16_G_OBUF_inst/O
                         net (fo=0)                   0.000     3.494    LED16_G
    M16                                                               r  LED16_G (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            U_Rebotes_UP/contador_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.504ns  (logic 1.077ns (19.561%)  route 4.428ns (80.439%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    D10                  IBUF (Prop_ibuf_I_O)         0.953     0.953 r  BTNU_IBUF_inst/O
                         net (fo=3, routed)           3.534     4.486    U_Rebotes_UP/BTNU_IBUF
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.124     4.610 r  U_Rebotes_UP/contador[0]_i_1/O
                         net (fo=20, routed)          0.894     5.504    U_Rebotes_UP/contador[0]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  U_Rebotes_UP/contador_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.606     5.029    U_Rebotes_UP/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  U_Rebotes_UP/contador_reg[10]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            U_Rebotes_UP/contador_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.504ns  (logic 1.077ns (19.561%)  route 4.428ns (80.439%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    D10                  IBUF (Prop_ibuf_I_O)         0.953     0.953 r  BTNU_IBUF_inst/O
                         net (fo=3, routed)           3.534     4.486    U_Rebotes_UP/BTNU_IBUF
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.124     4.610 r  U_Rebotes_UP/contador[0]_i_1/O
                         net (fo=20, routed)          0.894     5.504    U_Rebotes_UP/contador[0]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  U_Rebotes_UP/contador_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.606     5.029    U_Rebotes_UP/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  U_Rebotes_UP/contador_reg[11]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            U_Rebotes_UP/contador_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.504ns  (logic 1.077ns (19.561%)  route 4.428ns (80.439%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    D10                  IBUF (Prop_ibuf_I_O)         0.953     0.953 r  BTNU_IBUF_inst/O
                         net (fo=3, routed)           3.534     4.486    U_Rebotes_UP/BTNU_IBUF
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.124     4.610 r  U_Rebotes_UP/contador[0]_i_1/O
                         net (fo=20, routed)          0.894     5.504    U_Rebotes_UP/contador[0]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  U_Rebotes_UP/contador_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.606     5.029    U_Rebotes_UP/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  U_Rebotes_UP/contador_reg[8]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            U_Rebotes_UP/contador_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.504ns  (logic 1.077ns (19.561%)  route 4.428ns (80.439%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    D10                  IBUF (Prop_ibuf_I_O)         0.953     0.953 r  BTNU_IBUF_inst/O
                         net (fo=3, routed)           3.534     4.486    U_Rebotes_UP/BTNU_IBUF
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.124     4.610 r  U_Rebotes_UP/contador[0]_i_1/O
                         net (fo=20, routed)          0.894     5.504    U_Rebotes_UP/contador[0]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  U_Rebotes_UP/contador_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.606     5.029    U_Rebotes_UP/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  U_Rebotes_UP/contador_reg[9]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            U_Rebotes_UP/contador_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.416ns  (logic 1.077ns (19.880%)  route 4.339ns (80.120%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    D10                  IBUF (Prop_ibuf_I_O)         0.953     0.953 r  BTNU_IBUF_inst/O
                         net (fo=3, routed)           3.534     4.486    U_Rebotes_UP/BTNU_IBUF
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.124     4.610 r  U_Rebotes_UP/contador[0]_i_1/O
                         net (fo=20, routed)          0.806     5.416    U_Rebotes_UP/contador[0]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  U_Rebotes_UP/contador_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.605     5.028    U_Rebotes_UP/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  U_Rebotes_UP/contador_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            U_Rebotes_UP/contador_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.416ns  (logic 1.077ns (19.880%)  route 4.339ns (80.120%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    D10                  IBUF (Prop_ibuf_I_O)         0.953     0.953 r  BTNU_IBUF_inst/O
                         net (fo=3, routed)           3.534     4.486    U_Rebotes_UP/BTNU_IBUF
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.124     4.610 r  U_Rebotes_UP/contador[0]_i_1/O
                         net (fo=20, routed)          0.806     5.416    U_Rebotes_UP/contador[0]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  U_Rebotes_UP/contador_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.605     5.028    U_Rebotes_UP/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  U_Rebotes_UP/contador_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            U_Rebotes_UP/contador_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.416ns  (logic 1.077ns (19.880%)  route 4.339ns (80.120%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    D10                  IBUF (Prop_ibuf_I_O)         0.953     0.953 r  BTNU_IBUF_inst/O
                         net (fo=3, routed)           3.534     4.486    U_Rebotes_UP/BTNU_IBUF
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.124     4.610 r  U_Rebotes_UP/contador[0]_i_1/O
                         net (fo=20, routed)          0.806     5.416    U_Rebotes_UP/contador[0]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  U_Rebotes_UP/contador_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.605     5.028    U_Rebotes_UP/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  U_Rebotes_UP/contador_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            U_Rebotes_UP/contador_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.416ns  (logic 1.077ns (19.880%)  route 4.339ns (80.120%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    D10                  IBUF (Prop_ibuf_I_O)         0.953     0.953 r  BTNU_IBUF_inst/O
                         net (fo=3, routed)           3.534     4.486    U_Rebotes_UP/BTNU_IBUF
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.124     4.610 r  U_Rebotes_UP/contador[0]_i_1/O
                         net (fo=20, routed)          0.806     5.416    U_Rebotes_UP/contador[0]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  U_Rebotes_UP/contador_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.605     5.028    U_Rebotes_UP/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  U_Rebotes_UP/contador_reg[3]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            U_Rebotes_UP/contador_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.275ns  (logic 1.077ns (20.411%)  route 4.198ns (79.589%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    D10                  IBUF (Prop_ibuf_I_O)         0.953     0.953 r  BTNU_IBUF_inst/O
                         net (fo=3, routed)           3.534     4.486    U_Rebotes_UP/BTNU_IBUF
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.124     4.610 r  U_Rebotes_UP/contador[0]_i_1/O
                         net (fo=20, routed)          0.665     5.275    U_Rebotes_UP/contador[0]_i_1_n_0
    SLICE_X1Y96          FDRE                                         r  U_Rebotes_UP/contador_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.605     5.028    U_Rebotes_UP/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  U_Rebotes_UP/contador_reg[4]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            U_Rebotes_UP/contador_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.275ns  (logic 1.077ns (20.411%)  route 4.198ns (79.589%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    D10                  IBUF (Prop_ibuf_I_O)         0.953     0.953 r  BTNU_IBUF_inst/O
                         net (fo=3, routed)           3.534     4.486    U_Rebotes_UP/BTNU_IBUF
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.124     4.610 r  U_Rebotes_UP/contador[0]_i_1/O
                         net (fo=20, routed)          0.665     5.275    U_Rebotes_UP/contador[0]_i_1_n_0
    SLICE_X1Y96          FDRE                                         r  U_Rebotes_UP/contador_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.605     5.028    U_Rebotes_UP/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  U_Rebotes_UP/contador_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            U_Rebots_DOWN/estado_guardado_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.248ns (31.108%)  route 0.549ns (68.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTND_IBUF_inst/O
                         net (fo=3, routed)           0.549     0.797    U_Rebots_DOWN/BTND_IBUF
    SLICE_X3Y96          FDRE                                         r  U_Rebots_DOWN/estado_guardado_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.877     2.042    U_Rebots_DOWN/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  U_Rebots_DOWN/estado_guardado_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            U_Control/r_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.290ns (31.006%)  route 0.646ns (68.994%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=3, routed)           0.485     0.731    U_Control/SW_IBUF[0]
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.045     0.776 r  U_Control/r_count[3]_i_1/O
                         net (fo=4, routed)           0.161     0.937    U_Control/r_count[3]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  U_Control/r_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    U_Control/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  U_Control/r_count_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            U_Control/r_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.290ns (31.006%)  route 0.646ns (68.994%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=3, routed)           0.485     0.731    U_Control/SW_IBUF[0]
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.045     0.776 r  U_Control/r_count[3]_i_1/O
                         net (fo=4, routed)           0.161     0.937    U_Control/r_count[3]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  U_Control/r_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    U_Control/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  U_Control/r_count_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            U_Control/r_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.290ns (31.006%)  route 0.646ns (68.994%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=3, routed)           0.485     0.731    U_Control/SW_IBUF[0]
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.045     0.776 r  U_Control/r_count[3]_i_1/O
                         net (fo=4, routed)           0.161     0.937    U_Control/r_count[3]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  U_Control/r_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    U_Control/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  U_Control/r_count_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            U_Control/r_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.290ns (31.006%)  route 0.646ns (68.994%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=3, routed)           0.485     0.731    U_Control/SW_IBUF[0]
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.045     0.776 r  U_Control/r_count[3]_i_1/O
                         net (fo=4, routed)           0.161     0.937    U_Control/r_count[3]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  U_Control/r_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    U_Control/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  U_Control/r_count_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            U_Control/b_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.288ns (30.502%)  route 0.657ns (69.498%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=3, routed)           0.485     0.731    U_Control/SW_IBUF[0]
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.043     0.774 r  U_Control/b_count[3]_i_1/O
                         net (fo=4, routed)           0.172     0.946    U_Control/b_count[3]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  U_Control/b_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.878     2.043    U_Control/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  U_Control/b_count_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            U_Control/b_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.288ns (30.502%)  route 0.657ns (69.498%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=3, routed)           0.485     0.731    U_Control/SW_IBUF[0]
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.043     0.774 r  U_Control/b_count[3]_i_1/O
                         net (fo=4, routed)           0.172     0.946    U_Control/b_count[3]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  U_Control/b_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.878     2.043    U_Control/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  U_Control/b_count_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            U_Control/b_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.288ns (30.502%)  route 0.657ns (69.498%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=3, routed)           0.485     0.731    U_Control/SW_IBUF[0]
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.043     0.774 r  U_Control/b_count[3]_i_1/O
                         net (fo=4, routed)           0.172     0.946    U_Control/b_count[3]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  U_Control/b_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.878     2.043    U_Control/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  U_Control/b_count_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            U_Control/b_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.288ns (30.502%)  route 0.657ns (69.498%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=3, routed)           0.485     0.731    U_Control/SW_IBUF[0]
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.043     0.774 r  U_Control/b_count[3]_i_1/O
                         net (fo=4, routed)           0.172     0.946    U_Control/b_count[3]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  U_Control/b_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.878     2.043    U_Control/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  U_Control/b_count_reg[3]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            U_Control/g_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.292ns (28.946%)  route 0.718ns (71.054%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           0.529     0.776    U_Control/SW_IBUF[1]
    SLICE_X3Y97          LUT3 (Prop_lut3_I2_O)        0.045     0.821 r  U_Control/g_count[3]_i_1/O
                         net (fo=4, routed)           0.189     1.010    U_Control/g_count[3]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  U_Control/g_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    U_Control/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  U_Control/g_count_reg[0]/C





