
---------- Begin Simulation Statistics ----------
final_tick                               1181021751000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99417                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739048                       # Number of bytes of host memory used
host_op_rate                                    99707                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14493.59                       # Real time elapsed on the host
host_tick_rate                               81485808                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440912237                       # Number of instructions simulated
sim_ops                                    1445117221                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.181022                       # Number of seconds simulated
sim_ticks                                1181021751000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.938231                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              167754799                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           190764355                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14814932                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        258804432                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20651619                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21355355                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          703736                       # Number of indirect misses.
system.cpu0.branchPred.lookups              327704402                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2150139                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050475                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9066612                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313653928                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31687371                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160671                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       46028680                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250507643                       # Number of instructions committed
system.cpu0.commit.committedOps            1251561405                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2193528948                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.570570                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.303948                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1574137698     71.76%     71.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    366274563     16.70%     88.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     96402795      4.39%     92.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     88702057      4.04%     96.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22085459      1.01%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5622729      0.26%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3893300      0.18%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4722976      0.22%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31687371      1.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2193528948                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112952                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209807653                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697417                       # Number of loads committed
system.cpu0.commit.membars                    2104081                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104087      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699522362     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831882      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747884     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146255305     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251561405                       # Class of committed instruction
system.cpu0.commit.refs                     536003217                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250507643                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251561405                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.880884                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.880884                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            303674354                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5774473                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           167244265                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1320499608                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               967929991                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                920700090                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9081035                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12868794                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3967468                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  327704402                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                242781778                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1246103349                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4800433                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1341870515                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  90                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          498                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29658864                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139327                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         944419503                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         188406418                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.570509                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2205352938                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.608939                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.885236                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1250909639     56.72%     56.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               716393779     32.48%     89.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               122120667      5.54%     94.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                96835841      4.39%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12160422      0.55%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2667719      0.12%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   56461      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4204167      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4243      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2205352938                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      146707372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9135155                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319144483                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.546396                       # Inst execution rate
system.cpu0.iew.exec_refs                   556193989                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 149377470                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              218395508                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            409200544                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056832                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5101167                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           150183236                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1297560097                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            406816519                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7242718                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1285155957                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                818176                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9838072                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9081035                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12036182                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       207130                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20429588                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        18521                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13474                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4581692                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     20503127                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2877436                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13474                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       414240                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8720915                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                541198117                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1276178696                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.894859                       # average fanout of values written-back
system.cpu0.iew.wb_producers                484296213                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.542579                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1276277110                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1575936135                       # number of integer regfile reads
system.cpu0.int_regfile_writes              817899048                       # number of integer regfile writes
system.cpu0.ipc                              0.531665                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.531665                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106213      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            715724658     55.38%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833387      0.92%     56.46% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100408      0.16%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           411913340     31.87%     88.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          148720618     11.51%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1292398676                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                107                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1977554                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001530                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 376377     19.03%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1296254     65.55%     84.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               304920     15.42%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1292269962                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4792262537                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1276178646                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1343571862                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1294398957                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1292398676                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3161140                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45998688                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           134801                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           469                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23050369                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2205352938                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.586028                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.801864                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1254817708     56.90%     56.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          681555317     30.90%     87.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          213567763      9.68%     97.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43657830      1.98%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8571637      0.39%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1484119      0.07%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1054894      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             451524      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             192146      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2205352938                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.549475                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         13616173                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1592889                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           409200544                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          150183236                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2075                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2352060310                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9987160                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              238651617                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800535261                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8766176                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               981056831                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              27686150                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10857                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1604912753                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1310350012                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          846958782                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                910582047                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              29731946                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9081035                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             65817855                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                46423516                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1604912709                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        163553                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6285                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 18681402                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6231                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3459405311                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2607024511                       # The number of ROB writes
system.cpu0.timesIdled                       31277021                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2042                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.960008                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12651595                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14383349                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2069848                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19417414                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            662930                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         774781                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          111851                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22611049                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41751                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050255                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1497871                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16227159                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2332962                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151461                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14515154                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67671029                       # Number of instructions committed
system.cpu1.commit.committedOps              68721483                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    306453555                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.224248                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.952125                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    278211291     90.78%     90.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14057853      4.59%     95.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5226626      1.71%     97.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4065932      1.33%     98.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       905732      0.30%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       430043      0.14%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       986069      0.32%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       237047      0.08%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2332962      0.76%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    306453555                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074635                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65706112                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16750591                       # Number of loads committed
system.cpu1.commit.membars                    2100543                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100543      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43596614     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17800846     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5223336      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68721483                       # Class of committed instruction
system.cpu1.commit.refs                      23024194                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67671029                       # Number of Instructions Simulated
system.cpu1.committedOps                     68721483                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.578548                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.578548                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            245213719                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               604719                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11927853                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              88918300                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17605783                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 42342252                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1499394                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1408868                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2615839                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22611049                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15083093                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    290488956                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               188404                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      96046405                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4142742                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072978                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16716659                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13314525                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.309992                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         309276987                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.315527                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.762614                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               248398198     80.32%     80.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                38167767     12.34%     92.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12823807      4.15%     96.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7244164      2.34%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1433108      0.46%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  960077      0.31%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  246178      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    2027      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1661      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           309276987                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         558101                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1569183                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18204254                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.249022                       # Inst execution rate
system.cpu1.iew.exec_refs                    25924129                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6583398                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              203278836                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20698747                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1211565                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1384644                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7150987                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           83211479                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19340731                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1342820                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             77155831                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1036193                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7718069                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1499394                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9854155                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        94172                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          706853                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        17763                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2121                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10510                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3948156                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       877384                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2121                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       537457                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1031726                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43612281                       # num instructions consuming a value
system.cpu1.iew.wb_count                     76049067                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.829111                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36159428                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.245450                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      76101288                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                98195286                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50886108                       # number of integer regfile writes
system.cpu1.ipc                              0.218410                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.218410                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100783      2.68%      2.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             50058453     63.77%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  57      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.45% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20747682     26.43%     92.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5591576      7.12%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              78498651                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1629676                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020761                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 403979     24.79%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     24.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                957939     58.78%     83.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               267756     16.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              78027530                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         468066329                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     76049055                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         97702964                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  79570484                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 78498651                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3640995                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14489995                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           162390                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        489534                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7443507                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    309276987                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.253813                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.739134                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          262004871     84.72%     84.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           29170775      9.43%     94.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11206349      3.62%     97.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3397257      1.10%     98.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2086801      0.67%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             537236      0.17%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             536654      0.17%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             226253      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             110791      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      309276987                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.253356                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8121339                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          855392                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20698747                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7150987                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    240                       # number of misc regfile reads
system.cpu1.numCycles                       309835088                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2052202840                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              219836392                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45682992                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6460040                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19999569                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2763405                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                18964                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            109808459                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              86395985                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           57932731                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 41938971                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              16696708                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1499394                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             25979534                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12249739                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       109808447                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23127                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               861                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13718531                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           856                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   387356047                       # The number of ROB reads
system.cpu1.rob.rob_writes                  169304027                       # The number of ROB writes
system.cpu1.timesIdled                          19892                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            91.316482                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               14060859                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15397942                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2975081                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         22448398                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            615614                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         736483                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          120869                       # Number of indirect misses.
system.cpu2.branchPred.lookups               25652882                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31146                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050212                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1905452                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15102598                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2203565                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151343                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       31219366                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64191452                       # Number of instructions committed
system.cpu2.commit.committedOps              65241856                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    288466311                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.226168                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.956892                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    261809783     90.76%     90.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13107423      4.54%     95.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5006457      1.74%     97.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3886869      1.35%     98.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       853780      0.30%     98.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       396681      0.14%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       978404      0.34%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       223349      0.08%     99.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2203565      0.76%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    288466311                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013621                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62342018                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15862255                       # Number of loads committed
system.cpu2.commit.membars                    2100489                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100489      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41197882     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16912467     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5030874      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65241856                       # Class of committed instruction
system.cpu2.commit.refs                      21943353                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64191452                       # Number of Instructions Simulated
system.cpu2.committedOps                     65241856                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.579789                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.579789                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            218956369                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1100561                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            12627978                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             104756542                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                21275146                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 48619093                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1906765                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1854229                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2932334                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   25652882                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 18566126                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    269904949                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               434678                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     118461482                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                5952788                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.087260                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          20808363                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          14676473                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.402953                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         293689707                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.414519                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.890984                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               221427478     75.40%     75.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                42902121     14.61%     90.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                16794496      5.72%     95.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 8280298      2.82%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1538012      0.52%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 2229025      0.76%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  517248      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     894      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     135      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           293689707                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         293623                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1972706                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18783857                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.260237                       # Inst execution rate
system.cpu2.iew.exec_refs                    24694128                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6376431                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              179538688                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             25194594                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2234985                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1325524                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             8985777                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           96433154                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18317697                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1244206                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             76505483                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                903195                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              7581225                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1906765                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              9653504                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        94312                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          629351                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        17724                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1976                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12461                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      9332339                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2904679                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1976                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       511178                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1461528                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 43502356                       # num instructions consuming a value
system.cpu2.iew.wb_count                     75467426                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.816248                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 35508691                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.256706                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      75516537                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                98125658                       # number of integer regfile reads
system.cpu2.int_regfile_writes               49902402                       # number of integer regfile writes
system.cpu2.ipc                              0.218351                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.218351                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100711      2.70%      2.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             50582642     65.06%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  47      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19678949     25.31%     93.07% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5387240      6.93%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              77749689                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1590477                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020456                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 397310     24.98%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     24.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                929466     58.44%     83.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               263699     16.58%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              77239441                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         450926389                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     75467414                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        127625744                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  89719223                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 77749689                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            6713931                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       31191297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           146853                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       3562588                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     21009746                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    293689707                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.264734                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.747643                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          246219542     83.84%     83.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           30057025     10.23%     94.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10553658      3.59%     97.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3448651      1.17%     98.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2057635      0.70%     99.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             521165      0.18%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             517104      0.18%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             219010      0.07%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              95917      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      293689707                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.264470                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         13568050                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1885823                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            25194594                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            8985777                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    222                       # number of misc regfile reads
system.cpu2.numCycles                       293983330                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2068054411                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              195125446                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43494651                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5880004                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                24484404                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2730788                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                21972                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            125893644                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              99943571                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           66914747                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 47288775                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              15461433                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1906765                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             24856608                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                23420096                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       125893632                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27709                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               830                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 13105586                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           826                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   382722772                       # The number of ROB reads
system.cpu2.rob.rob_writes                  198151763                       # The number of ROB writes
system.cpu2.timesIdled                          14811                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            83.466224                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10166358                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12180206                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1327391                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15106781                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            515539                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         528032                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           12493                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17370002                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19059                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050173                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           943037                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13568646                       # Number of branches committed
system.cpu3.commit.bw_lim_events              2109860                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151224                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8911696                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58542113                       # Number of instructions committed
system.cpu3.commit.committedOps              59592477                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    261438630                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.227941                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.975694                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    237728040     90.93%     90.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     11619592      4.44%     95.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4263778      1.63%     97.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3355313      1.28%     98.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       760146      0.29%     98.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       351173      0.13%     98.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1051035      0.40%     99.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       199693      0.08%     99.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      2109860      0.81%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    261438630                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865397                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56841266                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14731545                       # Number of loads committed
system.cpu3.commit.membars                    2100442                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100442      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37247022     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15781718     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4463151      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59592477                       # Class of committed instruction
system.cpu3.commit.refs                      20244881                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58542113                       # Number of Instructions Simulated
system.cpu3.committedOps                     59592477                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.499500                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.499500                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            215753177                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               406546                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9687081                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71696061                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12885417                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 30877594                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                944098                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1008379                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2722812                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17370002                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11416581                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    249488024                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                91267                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      74354512                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2656904                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.065943                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12366580                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10681897                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.282276                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         263183098                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.286513                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.718625                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               215520241     81.89%     81.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30249893     11.49%     93.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9445941      3.59%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6194634      2.35%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1212772      0.46%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  529670      0.20%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   29447      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     356      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     144      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           263183098                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         227141                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              996717                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14900522                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.249947                       # Inst execution rate
system.cpu3.iew.exec_refs                    22554575                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5704364                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              172534000                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17068004                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1050946                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           817924                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5891410                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           68485714                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16850211                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           956662                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65838692                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                945404                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7757357                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                944098                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              9901532                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        89090                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          529561                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14925                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1356                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10659                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2336459                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       378074                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1356                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       257851                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        738866                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38266246                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64957065                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.833504                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31895055                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.246600                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64999194                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83519860                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43848824                       # number of integer regfile writes
system.cpu3.ipc                              0.222247                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.222247                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100647      3.14%      3.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41866017     62.68%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18136450     27.15%     92.98% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4692092      7.02%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66795354                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1568846                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.023487                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 391187     24.93%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     24.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                918394     58.54%     83.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               259263     16.53%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66263539                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         398477526                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64957053                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         77379905                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  65334203                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66795354                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151511                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8893236                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           134900                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           287                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3763560                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    263183098                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.253798                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.748530                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          223365438     84.87%     84.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           24723244      9.39%     94.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8989752      3.42%     97.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2810717      1.07%     98.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2010099      0.76%     99.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             478018      0.18%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             499746      0.19%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             217179      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              88905      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      263183098                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.253579                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6759548                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          651205                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17068004                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5891410                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    205                       # number of misc regfile reads
system.cpu3.numCycles                       263410239                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2098626267                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              190325943                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39878942                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7038042                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14643449                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2575956                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                15709                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89461379                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              70399068                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47502324                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31146135                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              16072171                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                944098                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             26091746                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7623382                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89461367                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31727                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               735                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14657898                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           735                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   327831669                       # The number of ROB reads
system.cpu3.rob.rob_writes                  138756891                       # The number of ROB writes
system.cpu3.timesIdled                           9515                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          7516917                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1537816                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9626051                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              37280                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1696284                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10744008                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21451760                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       860122                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        82645                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69192465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6053059                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139200793                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6135704                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1181021751000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7269651                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3812793                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6894843                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1062                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            614                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3471880                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3471850                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7269651                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           898                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     32193242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32193242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    931474816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               931474816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1401                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10744105                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10744105    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10744105                       # Request fanout histogram
system.membus.respLayer1.occupancy        56095083425                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         38891312048                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7951337584.615385                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   50388637406.908226                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          126     96.92%     96.92% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.77%     97.69% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        66500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 505511719500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   147347865000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1033673886000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1181021751000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     18534744                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18534744                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     18534744                       # number of overall hits
system.cpu2.icache.overall_hits::total       18534744                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        31382                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         31382                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        31382                       # number of overall misses
system.cpu2.icache.overall_misses::total        31382                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    590382000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    590382000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    590382000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    590382000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     18566126                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18566126                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     18566126                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18566126                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001690                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001690                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001690                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001690                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 18812.758906                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18812.758906                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 18812.758906                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18812.758906                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          381                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    47.625000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        26895                       # number of writebacks
system.cpu2.icache.writebacks::total            26895                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         4455                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         4455                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         4455                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         4455                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        26927                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        26927                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        26927                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        26927                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    515931000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    515931000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    515931000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    515931000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001450                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001450                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001450                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001450                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 19160.359490                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 19160.359490                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 19160.359490                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 19160.359490                       # average overall mshr miss latency
system.cpu2.icache.replacements                 26895                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     18534744                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18534744                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        31382                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        31382                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    590382000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    590382000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     18566126                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18566126                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001690                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001690                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 18812.758906                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18812.758906                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         4455                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         4455                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        26927                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        26927                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    515931000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    515931000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001450                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001450                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 19160.359490                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 19160.359490                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1181021751000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.990138                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           18283252                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            26895                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           679.801153                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        356338500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.990138                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999692                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999692                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         37159179                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        37159179                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1181021751000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17078122                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17078122                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17078122                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17078122                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5245061                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5245061                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5245061                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5245061                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 634048469760                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 634048469760                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 634048469760                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 634048469760                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22323183                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22323183                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22323183                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22323183                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.234960                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.234960                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.234960                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.234960                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 120884.860969                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 120884.860969                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 120884.860969                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 120884.860969                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9235652                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       207279                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            98467                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2608                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    93.794388                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    79.478144                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1464995                       # number of writebacks
system.cpu2.dcache.writebacks::total          1464995                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4193600                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4193600                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4193600                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4193600                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1051461                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1051461                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1051461                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1051461                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 117946840556                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 117946840556                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 117946840556                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 117946840556                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.047102                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.047102                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.047102                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.047102                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 112174.241894                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 112174.241894                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 112174.241894                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 112174.241894                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1464995                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14275563                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14275563                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3017154                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3017154                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 296192692500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 296192692500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17292717                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17292717                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.174475                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.174475                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 98169.563933                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98169.563933                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2427105                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2427105                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       590049                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       590049                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  59753136500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  59753136500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.034121                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.034121                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 101268.092142                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 101268.092142                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2802559                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2802559                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2227907                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2227907                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 337855777260                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 337855777260                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5030466                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5030466                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.442883                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.442883                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 151647.163575                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 151647.163575                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1766495                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1766495                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       461412                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       461412                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  58193704056                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  58193704056                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.091724                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.091724                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126120.915919                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126120.915919                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          347                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          347                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          191                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          191                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5653000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5653000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.355019                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.355019                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 29596.858639                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29596.858639                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          101                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          101                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           90                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2992500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2992500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.167286                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.167286                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data        33250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        33250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          221                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          221                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          164                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1370000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1370000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.425974                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.425974                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8353.658537                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8353.658537                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          162                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1235000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1235000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.420779                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.420779                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7623.456790                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7623.456790                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       456000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       456000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       429000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       429000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634857                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634857                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415355                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415355                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46841268500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46841268500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050212                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050212                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395496                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395496                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112774.057132                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112774.057132                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415355                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415355                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46425913500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46425913500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395496                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395496                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111774.057132                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111774.057132                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1181021751000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.672581                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19179374                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1466671                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.076807                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        356350000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.672581                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.864768                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.864768                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48215336                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48215336                       # Number of data accesses
system.cpu3.numPwrStateTransitions                213                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          107                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9803308953.271029                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   55431944475.405319                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          103     96.26%     96.26% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.93%     97.20% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.93%     98.13% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.93%     99.07% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+11-5.5e+11            1      0.93%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        40500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 505511115000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            107                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   132067693000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1048954058000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1181021751000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11397700                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11397700                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11397700                       # number of overall hits
system.cpu3.icache.overall_hits::total       11397700                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18881                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18881                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18881                       # number of overall misses
system.cpu3.icache.overall_misses::total        18881                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    385132499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    385132499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    385132499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    385132499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11416581                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11416581                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11416581                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11416581                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001654                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001654                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001654                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001654                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 20397.886712                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 20397.886712                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 20397.886712                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 20397.886712                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          369                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    46.125000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16251                       # number of writebacks
system.cpu3.icache.writebacks::total            16251                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2598                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2598                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2598                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2598                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16283                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16283                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16283                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16283                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    338410499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    338410499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    338410499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    338410499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001426                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001426                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001426                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001426                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 20783.055887                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 20783.055887                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 20783.055887                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 20783.055887                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16251                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11397700                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11397700                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18881                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18881                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    385132499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    385132499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11416581                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11416581                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001654                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001654                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 20397.886712                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 20397.886712                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2598                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2598                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16283                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16283                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    338410499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    338410499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001426                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001426                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 20783.055887                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 20783.055887                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1181021751000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.990067                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10381855                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16251                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           638.844071                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        362641000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.990067                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999690                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999690                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22849445                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22849445                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1181021751000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15325427                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15325427                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15325427                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15325427                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5079157                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5079157                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5079157                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5079157                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 635559084903                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 635559084903                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 635559084903                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 635559084903                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20404584                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20404584                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20404584                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20404584                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.248922                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.248922                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.248922                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.248922                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 125130.820903                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 125130.820903                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 125130.820903                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 125130.820903                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      9109485                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       225440                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            93123                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2722                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    97.822074                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    82.821455                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1333170                       # number of writebacks
system.cpu3.dcache.writebacks::total          1333170                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4103177                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4103177                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4103177                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4103177                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       975980                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       975980                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       975980                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       975980                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 112832344598                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 112832344598                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 112832344598                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 112832344598                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.047831                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.047831                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.047831                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.047831                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 115609.279491                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 115609.279491                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 115609.279491                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 115609.279491                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1333170                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     12998790                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       12998790                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2943035                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2943035                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 294862710000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 294862710000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15941825                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15941825                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.184611                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.184611                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 100190.011332                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 100190.011332                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2385216                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2385216                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       557819                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       557819                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  58440208500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  58440208500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.034991                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.034991                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 104765.539539                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 104765.539539                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2326637                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2326637                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2136122                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2136122                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 340696374903                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 340696374903                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4462759                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4462759                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.478655                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.478655                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 159492.938560                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 159492.938560                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1717961                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1717961                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       418161                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       418161                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  54392136098                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  54392136098                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.093700                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.093700                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 130074.626993                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 130074.626993                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          320                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          320                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          192                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          192                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6106000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6106000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31802.083333                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31802.083333                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          109                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          109                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           83                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           83                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.162109                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.162109                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 38367.469880                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38367.469880                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          171                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          171                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1696500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1696500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          381                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          381                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.448819                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.448819                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9921.052632                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9921.052632                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          168                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1542500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1542500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.440945                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.440945                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  9181.547619                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9181.547619                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       279500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       279500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       265500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       265500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691395                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691395                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358778                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358778                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39478430000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39478430000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050173                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050173                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341637                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341637                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 110035.816020                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 110035.816020                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358778                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358778                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  39119652000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  39119652000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341637                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341637                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 109035.816020                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 109035.816020                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1181021751000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.215339                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17350466                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1334535                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.001132                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        362652500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.215339                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.944229                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.944229                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44245860                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44245860                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       312099250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   528162646.926399                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1796895500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1176028163000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4993588000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1181021751000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    206071379                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       206071379                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    206071379                       # number of overall hits
system.cpu0.icache.overall_hits::total      206071379                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36710399                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36710399                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36710399                       # number of overall misses
system.cpu0.icache.overall_misses::total     36710399                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 478547888997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 478547888997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 478547888997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 478547888997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    242781778                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    242781778                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    242781778                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    242781778                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151207                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151207                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151207                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151207                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13035.758315                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13035.758315                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13035.758315                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13035.758315                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1595                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.108108                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34651737                       # number of writebacks
system.cpu0.icache.writebacks::total         34651737                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2058628                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2058628                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2058628                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2058628                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34651771                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34651771                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34651771                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34651771                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 424666035499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 424666035499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 424666035499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 424666035499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.142728                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.142728                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.142728                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.142728                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12255.247661                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12255.247661                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12255.247661                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12255.247661                       # average overall mshr miss latency
system.cpu0.icache.replacements              34651737                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    206071379                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      206071379                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36710399                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36710399                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 478547888997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 478547888997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    242781778                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    242781778                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151207                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151207                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13035.758315                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13035.758315                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2058628                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2058628                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34651771                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34651771                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 424666035499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 424666035499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.142728                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.142728                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12255.247661                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12255.247661                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1181021751000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999951                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          240722903                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34651737                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.946922                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999951                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        520215325                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       520215325                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1181021751000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    480179324                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       480179324                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    480179324                       # number of overall hits
system.cpu0.dcache.overall_hits::total      480179324                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     47092164                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      47092164                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     47092164                       # number of overall misses
system.cpu0.dcache.overall_misses::total     47092164                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1558095319700                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1558095319700                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1558095319700                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1558095319700                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    527271488                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    527271488                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    527271488                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    527271488                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.089313                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.089313                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.089313                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.089313                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33086.084549                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33086.084549                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33086.084549                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33086.084549                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17617364                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       270245                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           236602                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3016                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    74.459912                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.603780                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     30519251                       # number of writebacks
system.cpu0.dcache.writebacks::total         30519251                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17037894                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17037894                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17037894                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17037894                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30054270                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30054270                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30054270                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30054270                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 567052829686                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 567052829686                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 567052829686                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 567052829686                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057000                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057000                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057000                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057000                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18867.629448                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18867.629448                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18867.629448                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18867.629448                       # average overall mshr miss latency
system.cpu0.dcache.replacements              30519251                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    343036904                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      343036904                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     37983326                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     37983326                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 972085113000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 972085113000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    381020230                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    381020230                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.099688                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.099688                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25592.416867                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25592.416867                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11148784                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11148784                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26834542                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26834542                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 437383902500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 437383902500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.070428                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070428                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16299.287035                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16299.287035                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    137142420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     137142420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9108838                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9108838                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 586010206700                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 586010206700                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146251258                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146251258                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.062282                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.062282                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 64334.244028                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64334.244028                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5889110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5889110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3219728                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3219728                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 129668927186                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 129668927186                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022015                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022015                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40273.255128                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40273.255128                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2309                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2309                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1874                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1874                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12930500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12930500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.448004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.448004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6899.946638                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6899.946638                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1801                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1801                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           73                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           73                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3083500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3083500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.017452                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017452                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 42239.726027                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42239.726027                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3842                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3842                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          224                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          224                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2199500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2199500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4066                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4066                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.055091                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055091                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9819.196429                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9819.196429                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          221                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          221                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1979500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1979500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.054353                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.054353                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8957.013575                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8957.013575                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584147                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584147                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       466328                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       466328                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52792242500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52792242500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050475                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050475                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443921                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443921                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113208.390875                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113208.390875                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       466328                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       466328                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52325914500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52325914500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443921                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443921                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112208.390875                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112208.390875                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1181021751000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996056                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          511289614                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         30520368                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.752407                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996056                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999877                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999877                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1087180824                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1087180824                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1181021751000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34583566                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28366325                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               28118                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              240657                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               24915                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              230555                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               14661                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              216023                       # number of demand (read+write) hits
system.l2.demand_hits::total                 63704820                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34583566                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28366325                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              28118                       # number of overall hits
system.l2.overall_hits::.cpu1.data             240657                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              24915                       # number of overall hits
system.l2.overall_hits::.cpu2.data             230555                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              14661                       # number of overall hits
system.l2.overall_hits::.cpu3.data             216023                       # number of overall hits
system.l2.overall_hits::total                63704820                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             68204                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2152124                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3402                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1304305                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2012                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1234208                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1622                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1116879                       # number of demand (read+write) misses
system.l2.demand_misses::total                5882756                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            68204                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2152124                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3402                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1304305                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2012                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1234208                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1622                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1116879                       # number of overall misses
system.l2.overall_misses::total               5882756                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5816702493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 257309857659                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    353590994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 167742150773                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    193744498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 158552579782                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    146696497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 146561051832                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     736676374528                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5816702493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 257309857659                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    353590994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 167742150773                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    193744498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 158552579782                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    146696497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 146561051832                       # number of overall miss cycles
system.l2.overall_miss_latency::total    736676374528                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34651770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        30518449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           31520                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1544962                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           26927                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1464763                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16283                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1332902                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69587576                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34651770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       30518449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          31520                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1544962                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          26927                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1464763                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16283                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1332902                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69587576                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001968                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.070519                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.107931                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.844231                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.074721                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.842599                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.099613                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.837930                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.084537                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001968                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.070519                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.107931                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.844231                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.074721                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.842599                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.099613                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.837930                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.084537                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85283.890872                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 119560.888526                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 103936.212228                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 128606.538174                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 96294.482107                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 128465.039752                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90441.736745                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 131223.751035                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125226.403157                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85283.890872                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 119560.888526                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 103936.212228                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 128606.538174                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 96294.482107                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 128465.039752                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90441.736745                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 131223.751035                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125226.403157                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             736701                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     25081                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.372872                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4796471                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3812793                       # number of writebacks
system.l2.writebacks::total                   3812793                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         127830                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            279                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           6178                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            252                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           5505                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            201                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           6147                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              146431                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        127830                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           279                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          6178                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           252                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          5505                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           201                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          6147                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             146431                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        68165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2024294                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1298127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1228703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1110732                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5736325                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        68165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2024294                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1298127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1228703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1110732                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5087559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10823884                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5132815495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 227770799082                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    304038994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 154220678411                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    160339499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 145761085388                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    118611498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 134873522961                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 668341891328                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5132815495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 227770799082                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    304038994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 154220678411                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    160339499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 145761085388                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    118611498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 134873522961                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 503514372477                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1171856263805                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.066330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.099080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.840232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.065362                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.838841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.087269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.833319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.082433                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.066330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.099080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.840232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.065362                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.838841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.087269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.833319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.155543                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75299.867894                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 112518.635673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 97354.785142                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 118802.458011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91101.988068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 118630.039471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83470.441942                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 121427.601763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 116510.464684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75299.867894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 112518.635673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 97354.785142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 118802.458011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91101.988068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 118630.039471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83470.441942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 121427.601763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98969.736268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108265.781840                       # average overall mshr miss latency
system.l2.replacements                       16716742                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8109716                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8109716                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8109716                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8109716                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61034856                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61034856                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61034856                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61034856                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5087559                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5087559                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 503514372477                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 503514372477                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98969.736268                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98969.736268                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   57                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            64                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                182                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       181500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        56000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       267000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           90                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              239                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.847458                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.702703                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.792453                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.711111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.761506                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         3630                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2153.846154                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   702.380952                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1467.032967                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           64                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           181                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1005500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       546999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       848500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      1301500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3702499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.847458                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.675676                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.792453                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.711111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.757322                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20110                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21879.960000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20202.380952                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20335.937500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20455.795580                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           44                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              123                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        90500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       120000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           47                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           49                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            152                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.936170                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.843750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.632653                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.809211                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1404.761905                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  2919.354839                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   975.609756                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           44                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          122                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       891500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       428500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       542000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       624500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2486500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.936170                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.843750                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.612245                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.802632                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20261.363636                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20404.761905                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20074.074074                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20816.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20381.147541                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2468455                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            78456                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            78904                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            80898                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2706713                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1218885                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         851437                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         796471                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         694932                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3561725                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 149166768291                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 108817078639                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 101817124631                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  90872406185                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  450673377746                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3687340                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       929893                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       875375                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       775830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6268438                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.330559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.915629                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.909863                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.895727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.568200                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 122379.689873                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 127804.028529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 127835.319341                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 130764.457796                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 126532.334121                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        75731                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5258                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         4794                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         5401                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            91184                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1143154                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       846179                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       791677                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       689531                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3470541                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 131342696498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  99871619749                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  93442783716                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  83448546787                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 408105646750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.310021                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.909975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.904386                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.888766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.553653                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 114895.015455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 118026.587458                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 118031.449336                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 121022.182885                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117591.363061                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34583566                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         28118                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         24915                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         14661                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34651260                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        68204                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2012                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1622                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            75240                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5816702493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    353590994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    193744498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    146696497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6510734482                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34651770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        31520                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        26927                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34726500                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001968                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.107931                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.074721                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.099613                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85283.890872                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 103936.212228                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 96294.482107                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90441.736745                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86532.887852                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          279                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          252                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          201                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           771                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        68165                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3123                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1760                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        74469                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5132815495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    304038994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    160339499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    118611498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5715805486                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001967                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.099080                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.065362                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.087269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75299.867894                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 97354.785142                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 91101.988068                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83470.441942                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76754.159261                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25897870                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       162201                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       151651                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       135125                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26346847                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       933239                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       452868                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       437737                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       421947                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2245791                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 108143089368                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  58925072134                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  56735455151                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  55688645647                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 279492262300                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26831109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       615069                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       589388                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       557072                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28592638                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.034782                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.736288                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.742698                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.757437                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.078544                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 115879.307839                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 130115.336332                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 129610.828308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 131980.190988                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124451.590687                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        52099                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          920                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          711                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          746                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        54476                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       881140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       451948                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       437026                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       421201                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2191315                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  96428102584                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  54349058662                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  52318301672                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  51424976174                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 254520439092                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.032840                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.734792                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.741491                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.756098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.076639                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 109435.620428                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 120255.114885                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 119714.391528                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 122091.296493                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 116149.635763                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           38                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                68                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          384                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          217                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          202                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          231                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1034                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5379974                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1929984                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      2458982                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      2691487                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12460427                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          422                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          230                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          210                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          240                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1102                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.909953                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.943478                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.961905                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.962500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.938294                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14010.348958                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8893.935484                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 12173.178218                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 11651.458874                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12050.703095                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           61                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           23                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           27                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           25                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          136                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          323                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          194                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          175                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          206                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          898                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6751182                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4162426                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      3766947                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      4508425                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     19188980                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.765403                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.843478                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.833333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.858333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.814882                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20901.492260                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21455.804124                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21525.411429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21885.558252                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21368.574610                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1181021751000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1181021751000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999918                       # Cycle average of tags in use
system.l2.tags.total_refs                   143581406                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16716946                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.588973                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.840302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.917884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.590001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.039573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.072473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.043492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.976090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.005571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.908082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.606450                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.497505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.061217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.196719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.014189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.196976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1126586146                       # Number of tag accesses
system.l2.tags.data_accesses               1126586146                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1181021751000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4362496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     129614400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        199872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      83090688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        112640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      78646464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         90944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      71097792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    320240768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          687456064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4362496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       199872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       112640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        90944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4765952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    244018752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       244018752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          68164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2025225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1298292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1228851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1110903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5003762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10741501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3812793                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3812793                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3693832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        109747682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           169237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         70354918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            95375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         66591884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            77005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         60200239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    271155690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             582085862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3693832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       169237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        95375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        77005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4035448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      206616645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            206616645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      206616645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3693832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       109747682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          169237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        70354918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           95375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        66591884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           77005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        60200239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    271155690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            788702507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3743186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     68164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1944240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1292618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1221527.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1102052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5003497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004028211750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231508                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231508                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18322800                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3525885                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10741501                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3812793                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10741501                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3812793                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 103099                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 69607                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            536123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            533489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            539510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            635222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2342721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            626513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            569432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            551372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            540144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            569383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           546988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           542156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           527246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           525849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           523490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           528764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            237183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            234667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            235624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            252922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           234342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           227687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           227057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           230723                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 575050943330                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                53192010000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            774520980830                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     54054.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                72804.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        19                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6595142                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1620334                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10741501                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3812793                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1661550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1744942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1343183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  878021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  559874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  509032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  509484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  507596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  480092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  429284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 415836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 616056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 329896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 216218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 175339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 134085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  83046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  37390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  76628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 141695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 199716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 227538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 239015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 236324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 231755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 229768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 232354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 234043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 237802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 235006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 221488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 216643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 217274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  24201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  14180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  14201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  18589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  22932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  25266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  25973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  25729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  25333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  25100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  24977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  25532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  25124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  24512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  24318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  25715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  28814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  18843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     26                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6166082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    149.271279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.264397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.390102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4594315     74.51%     74.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       912464     14.80%     89.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        91129      1.48%     90.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        62411      1.01%     91.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        60311      0.98%     92.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        64139      1.04%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        54786      0.89%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        45018      0.73%     95.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       281509      4.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6166082                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.952559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.007058                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    482.581160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       231503    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::90112-94207            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231508                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.168633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.157301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.636451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           214363     92.59%     92.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1463      0.63%     93.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11226      4.85%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3217      1.39%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              897      0.39%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              227      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               78      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231508                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              680857728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6598336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239562752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               687456064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            244018752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       576.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       202.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    582.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1181021727500                       # Total gap between requests
system.mem_ctrls.avgGap                      81145.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4362496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    124431360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       199872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     82727552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       112640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     78177728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        90944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     70531328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    320223808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239562752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3693832.053733276203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 105359075.643307089806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 169236.510530617641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 70047441.488653838634                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 95375.042758209107                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 66194994.235969826579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 77004.508954213146                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 59720600.353278331459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 271141329.724756240845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 202843640.938159137964                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        68164                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2025225                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3123                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1298292                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1760                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1228851                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1110903                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5003762                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3812793                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2310242149                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 144147945118                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    172241600                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 100176278986                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     86203552                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  94629516975                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     58941035                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  88697511003                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 344242100412                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28675448494166                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33892.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     71176.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     55152.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     77160.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     48979.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     77006.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41478.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     79842.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68796.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7520851.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21041337240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11183716995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         30730702800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9745901820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     93228595200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     218653540710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     269383055040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       653966849805                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.729725                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 697443974394                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  39436800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 444140976606                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          22984573920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12216564195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         45227487480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9793435140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     93228595200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     390205098360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     124918585440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       698574339735                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        591.499978                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 319733358772                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  39436800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 821851592228                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                297                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          149                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6884262963.087248                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47120750874.022888                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          145     97.32%     97.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.67%     97.99% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.67%     98.66% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.67%     99.33% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      0.67%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        43000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 505511366500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            149                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   155266569500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1025755181500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1181021751000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15047053                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15047053                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15047053                       # number of overall hits
system.cpu1.icache.overall_hits::total       15047053                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        36040                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         36040                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        36040                       # number of overall misses
system.cpu1.icache.overall_misses::total        36040                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    816483000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    816483000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    816483000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    816483000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15083093                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15083093                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15083093                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15083093                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002389                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002389                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002389                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002389                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22654.911210                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22654.911210                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22654.911210                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22654.911210                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          373                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    41.444444                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        31488                       # number of writebacks
system.cpu1.icache.writebacks::total            31488                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4520                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4520                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4520                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4520                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        31520                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31520                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        31520                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31520                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    719146500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    719146500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    719146500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    719146500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002090                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002090                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002090                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002090                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22815.561548                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22815.561548                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22815.561548                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22815.561548                       # average overall mshr miss latency
system.cpu1.icache.replacements                 31488                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15047053                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15047053                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        36040                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        36040                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    816483000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    816483000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15083093                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15083093                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002389                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002389                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22654.911210                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22654.911210                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4520                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4520                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        31520                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31520                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    719146500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    719146500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002090                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002090                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22815.561548                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22815.561548                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1181021751000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990313                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14202669                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31488                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           451.050210                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        349201500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990313                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999697                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999697                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30197706                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30197706                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1181021751000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18062157                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18062157                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18062157                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18062157                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5391484                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5391484                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5391484                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5391484                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 665850586907                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 665850586907                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 665850586907                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 665850586907                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23453641                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23453641                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23453641                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23453641                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.229878                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.229878                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.229878                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.229878                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 123500.428993                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 123500.428993                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 123500.428993                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 123500.428993                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9306877                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       202995                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            98966                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2646                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    94.041156                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.717687                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1545171                       # number of writebacks
system.cpu1.dcache.writebacks::total          1545171                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4290957                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4290957                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4290957                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4290957                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1100527                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1100527                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1100527                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1100527                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 123630963682                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 123630963682                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 123630963682                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 123630963682                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046924                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046924                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046924                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046924                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 112337.965068                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 112337.965068                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 112337.965068                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 112337.965068                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1545171                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15143400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15143400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3087316                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3087316                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 308586706000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 308586706000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18230716                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18230716                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.169347                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.169347                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 99953.067972                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99953.067972                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2471622                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2471622                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       615694                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       615694                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  62121685000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  62121685000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033772                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033772                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100897.012152                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100897.012152                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2918757                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2918757                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2304168                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2304168                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 357263880907                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 357263880907                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5222925                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5222925                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.441164                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.441164                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 155051.142498                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 155051.142498                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1819335                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1819335                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       484833                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       484833                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  61509278682                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  61509278682                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.092828                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.092828                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 126866.939094                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 126866.939094                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          349                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          349                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          224                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          224                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5780500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5780500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.390925                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.390925                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25805.803571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25805.803571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          109                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          109                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          115                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          115                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3565500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3565500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.200698                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.200698                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 31004.347826                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31004.347826                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          160                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1183500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1183500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.435967                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.435967                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7396.875000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7396.875000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          157                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1049500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1049500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.427793                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.427793                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6684.713376                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6684.713376                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       195500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       195500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       172500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       172500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603702                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603702                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446553                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446553                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50635315000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50635315000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050255                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050255                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425185                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425185                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113391.501121                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113391.501121                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446553                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446553                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50188762000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50188762000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425185                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425185                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112391.501121                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112391.501121                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1181021751000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.667552                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20212808                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1546910                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.066570                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        349213000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.667552                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.895861                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.895861                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50556613                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50556613                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1181021751000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63322122                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11922509                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61479242                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12903950                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9385043                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1119                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           643                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1762                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           65                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           65                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6271809                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6271809                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34726500                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28595625                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1102                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1102                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103955276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     91559120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        94528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4637788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        80749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4397142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        48817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      4001469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             208774889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4435424384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3906412800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4032512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    197768512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3444608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    187504512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2082176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    170628608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8907298112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        26109580                       # Total snoops (count)
system.tol2bus.snoopTraffic                 244429824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         95704202                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.078205                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.315823                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               89114439     93.11%     93.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6094965      6.37%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 123421      0.13%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 342776      0.36%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  28601      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           95704202                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139196685431                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2201610820                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40545644                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2003291545                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24546730                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45785755800                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51980557175                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2322045667                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          47470065                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1816373266500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 127053                       # Simulator instruction rate (inst/s)
host_mem_usage                                 783080                       # Number of bytes of host memory used
host_op_rate                                   127794                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19386.11                       # Real time elapsed on the host
host_tick_rate                               32773549                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2463061142                       # Number of instructions simulated
sim_ops                                    2477432257                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.635352                       # Number of seconds simulated
sim_ticks                                635351515500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.012490                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               90261366                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           100276491                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10466281                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        124369969                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           8964107                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9112875                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          148768                       # Number of indirect misses.
system.cpu0.branchPred.lookups              168688952                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       136554                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24257                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10016923                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67495192                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9304231                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5843490                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      272908930                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           275459276                       # Number of instructions committed
system.cpu0.commit.committedOps             278356670                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1216557680                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.228807                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.939005                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1096025197     90.09%     90.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     62454693      5.13%     95.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     23793844      1.96%     97.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14622774      1.20%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      5021658      0.41%     98.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3182324      0.26%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1056846      0.09%     99.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1096113      0.09%     99.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9304231      0.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1216557680                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7556439                       # Number of function calls committed.
system.cpu0.commit.int_insts                264269990                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63946059                       # Number of loads committed
system.cpu0.commit.membars                    4352041                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4352876      1.56%      1.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       204043207     73.30%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          29171      0.01%     74.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.03%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63969844     22.98%     97.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5884495      2.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        278356670                       # Class of committed instruction
system.cpu0.commit.refs                      69854877                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  275459276                       # Number of Instructions Simulated
system.cpu0.committedOps                    278356670                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.599394                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.599394                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            843133597                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               457495                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75846926                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             594257047                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                98410921                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                298405442                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10018565                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               415660                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9214171                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  168688952                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                101713557                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1132846729                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1634235                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          186                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     690101623                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                4126                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        25329                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               20944054                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133146                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         115834299                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          99225473                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.544697                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1259182696                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.556383                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.953433                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               818140776     64.97%     64.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               261550507     20.77%     85.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               142335866     11.30%     97.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                17235453      1.37%     98.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5119779      0.41%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9868773      0.78%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1706813      0.14%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3202753      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   21976      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1259182696                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2170                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1382                       # number of floating regfile writes
system.cpu0.idleCycles                        7762932                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10623728                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               107763600                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.366906                       # Inst execution rate
system.cpu0.iew.exec_refs                   116926119                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7034518                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              147816714                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            125650767                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3011212                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6059869                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9477824                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          550411624                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            109891601                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9480631                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            464849826                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1127540                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             45074989                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10018565                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             46765739                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1005527                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          190953                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          713                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1347                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11360                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61704708                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3569006                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1347                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4830784                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5792944                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                340834286                       # num instructions consuming a value
system.cpu0.iew.wb_count                    450528423                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.753394                       # average fanout of values written-back
system.cpu0.iew.wb_producers                256782640                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.355602                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     451805260                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               603523515                       # number of integer regfile reads
system.cpu0.int_regfile_writes              341392661                       # number of integer regfile writes
system.cpu0.ipc                              0.217420                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.217420                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4357778      0.92%      0.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            349566094     73.70%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32834      0.01%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                83469      0.02%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 81      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                872      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                46      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           113236715     23.87%     98.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7051277      1.49%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            543      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            69      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             474330456                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2334                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4623                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2264                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2571                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1513804                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003191                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 706692     46.68%     46.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    112      0.01%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     46.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                773816     51.12%     97.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                33075      2.18%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               29      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             471484148                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2210212755                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    450526159                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        822465089                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 540109106                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                474330456                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10302518                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      272054957                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           859965                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4459028                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    130460152                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1259182696                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.376697                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.874032                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          986313173     78.33%     78.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          146784288     11.66%     89.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           84655413      6.72%     96.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           22463850      1.78%     98.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9408504      0.75%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5677422      0.45%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2749735      0.22%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             718232      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             412079      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1259182696                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.374389                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6081828                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          979730                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           125650767                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9477824                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3407                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      1266945628                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3757488                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              256131564                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            205880564                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5576776                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               106572890                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              48591527                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1152643                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            760061078                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             573006933                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          431130299                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                296546636                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7382062                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10018565                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             65077811                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               225249740                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2320                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       760058758                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     524835230                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           3198316                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30193609                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       3198962                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1758510677                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1145464970                       # The number of ROB writes
system.cpu0.timesIdled                         338643                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  718                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.968288                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               83396928                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            91676924                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9149697                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        111029363                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           8210571                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        8224029                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13458                       # Number of indirect misses.
system.cpu1.branchPred.lookups              152784263                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       130855                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1673                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8913281                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  64140805                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9238170                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5801445                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      242565553                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           259185631                       # Number of instructions committed
system.cpu1.commit.committedOps             262085122                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1062703542                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.246621                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.981683                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    950813402     89.47%     89.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     57147189      5.38%     94.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     22549227      2.12%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     13717550      1.29%     98.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4551238      0.43%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2624541      0.25%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       981763      0.09%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1080462      0.10%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9238170      0.87%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1062703542                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             7101200                       # Number of function calls committed.
system.cpu1.commit.int_insts                248092011                       # Number of committed integer instructions.
system.cpu1.commit.loads                     60495998                       # Number of loads committed
system.cpu1.commit.membars                    4349558                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4349558      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       192777323     73.56%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             52      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60497671     23.08%     98.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4460422      1.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        262085122                       # Class of committed instruction
system.cpu1.commit.refs                      64958093                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  259185631                       # Number of Instructions Simulated
system.cpu1.committedOps                    262085122                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.247334                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.247334                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            730868941                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               238438                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            71145717                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             541902884                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                80775098                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                271460170                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8913830                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               217925                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8274301                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  152784263                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 92456994                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    993821613                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1459825                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     622722397                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               18300492                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.138788                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          97320460                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          91607499                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.565675                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1100292340                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.574388                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.949684                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               699650626     63.59%     63.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               234531396     21.32%     84.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               135828048     12.34%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14949292      1.36%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3222290      0.29%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 7579049      0.69%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1547632      0.14%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 2983187      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     820      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1100292340                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         555480                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9491657                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               101392715                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.394707                       # Inst execution rate
system.cpu1.iew.exec_refs                   108548264                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5224229                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               95374021                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            115873512                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2823974                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          4907818                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7367753                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          503806988                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            103324035                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          8570128                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            434512504                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                748267                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             46324398                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8913830                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             47355506                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       958677                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           11091                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          185                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     55377514                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2905658                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           185                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4274591                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5217066                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                317446856                       # num instructions consuming a value
system.cpu1.iew.wb_count                    420728760                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.759038                       # average fanout of values written-back
system.cpu1.iew.wb_producers                240954181                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.382186                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     422023346                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               562976741                       # number of integer regfile reads
system.cpu1.int_regfile_writes              319121297                       # number of integer regfile writes
system.cpu1.ipc                              0.235442                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.235442                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4350052      0.98%      0.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            327191835     73.84%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  82      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           106305154     23.99%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5235413      1.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             443082632                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1472881                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003324                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 735870     49.96%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     49.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                736993     50.04%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   18      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             440205461                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1988821301                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    420728760                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        745528918                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 493960692                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                443082632                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9846296                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      241721866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           890816                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       4044851                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    106888576                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1100292340                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.402695                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.904388                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          847663534     77.04%     77.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          134254263     12.20%     89.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           79360425      7.21%     96.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           20750031      1.89%     98.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8810155      0.80%     99.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5602769      0.51%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2759111      0.25%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             688121      0.06%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             403931      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1100292340                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.402492                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5791667                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          819117                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           115873512                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7367753                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    494                       # number of misc regfile reads
system.cpu1.numCycles                      1100847820                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   169610792                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              201271096                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            194135126                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3557197                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                87926797                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              45104724                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               937497                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            691026479                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             523055858                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          393978153                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                270082577                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6900443                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8913830                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             59164042                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               199843027                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       691026479                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     472933998                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           3030478                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 26159977                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       3031978                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1558113213                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1047220345                       # The number of ROB writes
system.cpu1.timesIdled                           5055                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.136759                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               86342184                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            95790203                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         10066086                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        106318135                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           8831258                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        9308481                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          477223                       # Number of indirect misses.
system.cpu2.branchPred.lookups              148701067                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       130599                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1723                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          9001456                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61367300                       # Number of branches committed
system.cpu2.commit.bw_lim_events              9375948                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        4958439                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      219451787                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           248997503                       # Number of instructions committed
system.cpu2.commit.committedOps             251475508                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    938587270                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.267930                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.023700                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    830007753     88.43%     88.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     57407405      6.12%     94.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     20956163      2.23%     96.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     12556916      1.34%     98.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4461672      0.48%     98.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2294811      0.24%     98.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       529512      0.06%     98.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       997090      0.11%     99.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      9375948      1.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    938587270                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             6520976                       # Number of function calls committed.
system.cpu2.commit.int_insts                238109346                       # Number of committed integer instructions.
system.cpu2.commit.loads                     58197501                       # Number of loads committed
system.cpu2.commit.membars                    3717337                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3717337      1.48%      1.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       185311442     73.69%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             58      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       58199224     23.14%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4247351      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        251475508                       # Class of committed instruction
system.cpu2.commit.refs                      62446575                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  248997503                       # Number of Instructions Simulated
system.cpu2.committedOps                    251475508                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.911082                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.911082                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            596090061                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1068656                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            72638137                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             518567434                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                84116860                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                277397830                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               9001974                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               518734                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6643043                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  148701067                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 92893134                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    864243008                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1468534                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     601614342                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles               20133208                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.152694                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          98940156                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          95173442                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.617769                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         973249768                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.627263                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.952346                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               579615537     59.55%     59.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               233226222     23.96%     83.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               133835799     13.75%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                13044314      1.34%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 3004762      0.31%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 6957357      0.71%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1319175      0.14%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2241133      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    5469      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           973249768                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         599766                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             9483444                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                96461760                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.423326                       # Inst execution rate
system.cpu2.iew.exec_refs                   102597286                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5028755                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               76364049                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            108238596                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2117692                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         11593335                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6661268                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          470080673                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             97568531                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          8303180                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            412255752                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                760842                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             48678376                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               9001974                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             49654330                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       947397                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           10536                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          186                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     50041095                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2412194                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           186                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3772018                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       5711426                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                293477263                       # num instructions consuming a value
system.cpu2.iew.wb_count                    398890996                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.771592                       # average fanout of values written-back
system.cpu2.iew.wb_producers                226444644                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.409602                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     399898045                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               534626210                       # number of integer regfile reads
system.cpu2.int_regfile_writes              301829215                       # number of integer regfile writes
system.cpu2.ipc                              0.255684                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.255684                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3717793      0.88%      0.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            311466521     74.06%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  91      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     74.94% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           100333248     23.86%     98.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5041183      1.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             420558932                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1691176                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.004021                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 956862     56.58%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     56.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                734291     43.42%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   23      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             418532315                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1817048821                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    398890996                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        688685930                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 462314969                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                420558932                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7765704                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      218605165                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           990013                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2807265                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     90466337                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    973249768                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.432118                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.915849                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          729488203     74.95%     74.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          130387946     13.40%     88.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           78792857      8.10%     96.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18822149      1.93%     98.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            7401358      0.76%     99.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5114526      0.53%     99.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2155618      0.22%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             689833      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             397278      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      973249768                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.431852                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5210890                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          777550                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           108238596                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6661268                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    456                       # number of misc regfile reads
system.cpu2.numCycles                       973849534                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   296609716                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              190786129                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            186643397                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2955228                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                92172546                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              44355146                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               916600                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            652623327                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             495443502                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          371481501                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                273879534                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               7034037                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               9001974                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             57471992                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               184838104                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       652623327                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     349937593                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           2255691                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 23449600                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       2257283                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1400136667                       # The number of ROB reads
system.cpu2.rob.rob_writes                  976638739                       # The number of ROB writes
system.cpu2.timesIdled                           5384                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.919906                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               75717768                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            82373635                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          7513958                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         95424768                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           6442459                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        6458235                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           15776                       # Number of indirect misses.
system.cpu3.branchPred.lookups              132116318                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       125771                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1674                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          7302517                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  58342990                       # Number of branches committed
system.cpu3.commit.bw_lim_events             10938792                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3785032                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      210631632                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           238506495                       # Number of instructions committed
system.cpu3.commit.committedOps             240397736                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    799257073                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.300776                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.139809                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    705277354     88.24%     88.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     46790891      5.85%     94.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17278494      2.16%     96.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     11118085      1.39%     97.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      3976935      0.50%     98.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2098271      0.26%     98.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       661586      0.08%     98.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1116665      0.14%     98.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     10938792      1.37%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    799257073                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             5784286                       # Number of function calls committed.
system.cpu3.commit.int_insts                227920655                       # Number of committed integer instructions.
system.cpu3.commit.loads                     55624239                       # Number of loads committed
system.cpu3.commit.membars                    2837177                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2837177      1.18%      1.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       177966817     74.03%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             66      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       55625913     23.14%     98.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3967667      1.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        240397736                       # Class of committed instruction
system.cpu3.commit.refs                      59593580                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  238506495                       # Number of Instructions Simulated
system.cpu3.committedOps                    240397736                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.489114                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.489114                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            495846959                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               213344                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            66204813                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             483109272                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                71230231                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                249861935                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               7303119                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               197997                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              7378011                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  132116318                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 79444438                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    740736967                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1338740                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     544987094                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles               15029120                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.158760                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          83368716                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          82160227                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.654894                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         831620255                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.663211                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.960889                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               475723786     57.20%     57.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               208474844     25.07%     82.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2               125294535     15.07%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                10322353      1.24%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2507473      0.30%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 6105807      0.73%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1393462      0.17%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1795093      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2902      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           831620255                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         556036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             7813610                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                91435610                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.474261                       # Inst execution rate
system.cpu3.iew.exec_refs                    98192688                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4744366                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               76738146                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            103392745                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1738170                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          4425945                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6322633                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          450289089                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             93448322                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          7401348                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            394668346                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                953751                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             47106349                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               7303119                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             48315664                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       918314                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           10703                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     47768506                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2353292                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           122                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3297371                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4516239                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                284474636                       # num instructions consuming a value
system.cpu3.iew.wb_count                    382192624                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.769841                       # average fanout of values written-back
system.cpu3.iew.wb_producers                219000353                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.459269                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     383354112                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               512700203                       # number of integer regfile reads
system.cpu3.int_regfile_writes              290478437                       # number of integer regfile writes
system.cpu3.ipc                              0.286606                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.286606                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2837715      0.71%      0.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            298316981     74.20%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 115      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            96158393     23.92%     98.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4756394      1.18%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             402069694                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2097720                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005217                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1364754     65.06%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     65.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                732937     34.94%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   29      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             401329699                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1638888543                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    382192624                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        660180533                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 444197843                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                402069694                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6091246                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      209891353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1031180                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2306214                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     88520032                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    831620255                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.483478                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.985867                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          605728265     72.84%     72.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          117999378     14.19%     87.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           72164970      8.68%     95.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           18557373      2.23%     97.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7712496      0.93%     98.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5096508      0.61%     99.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            3188625      0.38%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             777137      0.09%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             395503      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      831620255                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.483154                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          4713584                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          827659                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           103392745                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6322633                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    538                       # number of misc regfile reads
system.cpu3.numCycles                       832176291                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   438284585                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              197601123                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            179088167                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3107587                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                77606444                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              43779564                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               875684                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            618297357                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             467466357                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          353524591                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                248584966                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               7189485                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               7303119                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             57124476                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               174436424                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       618297357                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     243400127                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1873097                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23678802                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1874754                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1239344295                       # The number of ROB reads
system.cpu3.rob.rob_writes                  934629395                       # The number of ROB writes
system.cpu3.timesIdled                           5111                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3265346                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               763119                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5245916                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               1784                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                659074                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     29924373                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      59414482                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2379730                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       409444                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     30144884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     26278867                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62125774                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       26688311                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 635351515500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           29433704                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5166572                       # Transaction distribution
system.membus.trans_dist::WritebackClean          410                       # Transaction distribution
system.membus.trans_dist::CleanEvict         24337331                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            21611                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5780                       # Transaction distribution
system.membus.trans_dist::ReadExReq            448900                       # Transaction distribution
system.membus.trans_dist::ReadExResp           448827                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      29433704                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           174                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     89297013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               89297013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2243168832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2243168832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4454                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          29910169                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                29910169    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            29910169                       # Request fanout histogram
system.membus.respLayer1.occupancy       160823390056                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             25.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         86885686051                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                614                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          308                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    481905525.974026                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1360119670.980643                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          308    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   5938406500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            308                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   486924613500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 148426902000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 635351515500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     92886784                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        92886784                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     92886784                       # number of overall hits
system.cpu2.icache.overall_hits::total       92886784                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6350                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6350                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6350                       # number of overall misses
system.cpu2.icache.overall_misses::total         6350                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    519572500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    519572500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    519572500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    519572500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     92893134                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     92893134                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     92893134                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     92893134                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000068                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000068                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 81822.440945                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 81822.440945                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 81822.440945                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 81822.440945                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          605                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    46.538462                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5888                       # number of writebacks
system.cpu2.icache.writebacks::total             5888                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          462                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          462                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          462                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          462                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5888                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5888                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5888                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5888                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    485919500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    485919500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    485919500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    485919500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 82527.088995                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 82527.088995                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 82527.088995                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 82527.088995                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5888                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     92886784                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       92886784                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6350                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6350                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    519572500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    519572500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     92893134                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     92893134                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 81822.440945                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 81822.440945                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          462                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          462                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5888                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5888                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    485919500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    485919500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 82527.088995                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 82527.088995                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 635351515500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           93171091                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5920                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15738.359966                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        185792156                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       185792156                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 635351515500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     77328814                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        77328814                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     77328814                       # number of overall hits
system.cpu2.dcache.overall_hits::total       77328814                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     17359687                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      17359687                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     17359687                       # number of overall misses
system.cpu2.dcache.overall_misses::total     17359687                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1549551830925                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1549551830925                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1549551830925                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1549551830925                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     94688501                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     94688501                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     94688501                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     94688501                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.183335                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.183335                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.183335                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.183335                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 89261.507476                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 89261.507476                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 89261.507476                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 89261.507476                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     85897058                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       277901                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1070715                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3956                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.224017                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    70.247978                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6921693                       # number of writebacks
system.cpu2.dcache.writebacks::total          6921693                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     10429228                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     10429228                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     10429228                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     10429228                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6930459                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6930459                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6930459                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6930459                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 735181561050                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 735181561050                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 735181561050                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 735181561050                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.073192                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.073192                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.073192                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.073192                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 106079.779283                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 106079.779283                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 106079.779283                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 106079.779283                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6921691                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     75980776                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       75980776                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     15699297                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     15699297                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1382949858000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1382949858000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     91680073                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     91680073                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.171240                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.171240                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 88089.922625                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 88089.922625                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8882969                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8882969                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6816328                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6816328                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 720217416000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 720217416000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.074349                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.074349                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105660.616097                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105660.616097                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1348038                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1348038                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1660390                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1660390                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 166601972925                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 166601972925                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3008428                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3008428                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.551913                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.551913                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 100339.060657                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 100339.060657                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1546259                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1546259                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       114131                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       114131                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  14964145050                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  14964145050                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.037937                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.037937                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 131113.764446                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 131113.764446                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1235569                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1235569                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3751                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3751                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    103149500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    103149500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1239320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1239320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003027                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003027                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27499.200213                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27499.200213                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          310                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          310                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3441                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3441                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     93191000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     93191000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002777                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002777                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 27082.534147                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27082.534147                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1237206                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1237206                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1662                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1662                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     31556500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     31556500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1238868                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1238868                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001342                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001342                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 18987.063779                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 18987.063779                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1650                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1650                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     29986500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     29986500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.001332                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001332                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 18173.636364                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 18173.636364                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1628000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1628000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1548000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1548000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          370                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            370                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1353                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1353                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     83856996                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     83856996                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1723                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1723                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.785258                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.785258                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 61978.563193                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 61978.563193                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1353                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1353                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     82503996                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     82503996                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.785258                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.785258                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 60978.563193                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 60978.563193                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 635351515500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.373231                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           86756997                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6930419                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.518290                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.373231                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.980413                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.980413                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        201267214                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       201267214                       # Number of data accesses
system.cpu3.numPwrStateTransitions                564                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          283                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    774782724.381625                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2047172478.804024                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          283    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        43000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   7904429500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            283                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   416088004500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 219263511000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 635351515500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     79438238                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        79438238                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     79438238                       # number of overall hits
system.cpu3.icache.overall_hits::total       79438238                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6200                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6200                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6200                       # number of overall misses
system.cpu3.icache.overall_misses::total         6200                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    485758499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    485758499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    485758499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    485758499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     79444438                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     79444438                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     79444438                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     79444438                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000078                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000078                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 78348.145000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 78348.145000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 78348.145000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 78348.145000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          706                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    44.125000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5708                       # number of writebacks
system.cpu3.icache.writebacks::total             5708                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          492                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          492                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          492                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          492                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5708                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5708                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5708                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5708                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    453025999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    453025999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    453025999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    453025999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 79366.853364                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 79366.853364                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 79366.853364                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 79366.853364                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5708                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     79438238                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       79438238                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6200                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6200                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    485758499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    485758499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     79444438                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     79444438                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 78348.145000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 78348.145000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          492                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          492                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5708                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5708                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    453025999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    453025999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 79366.853364                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 79366.853364                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 635351515500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           80476074                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5740                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         14020.221951                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        158894584                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       158894584                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 635351515500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     73636701                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        73636701                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     73636701                       # number of overall hits
system.cpu3.dcache.overall_hits::total       73636701                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     17302861                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      17302861                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     17302861                       # number of overall misses
system.cpu3.dcache.overall_misses::total     17302861                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1542118363487                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1542118363487                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1542118363487                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1542118363487                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     90939562                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     90939562                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     90939562                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     90939562                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.190268                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.190268                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.190268                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.190268                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 89125.050677                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 89125.050677                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 89125.050677                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 89125.050677                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     82227276                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       282566                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1033609                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4125                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    79.553560                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    68.500848                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6188030                       # number of writebacks
system.cpu3.dcache.writebacks::total          6188030                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     11106421                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     11106421                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     11106421                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     11106421                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6196440                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6196440                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6196440                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6196440                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 660607908597                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 660607908597                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 660607908597                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 660607908597                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.068138                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.068138                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.068138                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.068138                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 106610.877955                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 106610.877955                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 106610.877955                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 106610.877955                       # average overall mshr miss latency
system.cpu3.dcache.replacements               6188030                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     72259365                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       72259365                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     15658173                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     15658173                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1373629590000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1373629590000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     87917538                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     87917538                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.178101                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.178101                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 87726.045050                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87726.045050                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      9575645                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      9575645                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6082528                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6082528                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 645471533000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 645471533000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.069184                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.069184                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106118.957940                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106118.957940                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1377336                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1377336                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1644688                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1644688                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 168488773487                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 168488773487                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3022024                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3022024                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.544234                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.544234                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 102444.216464                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 102444.216464                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1530776                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1530776                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       113912                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       113912                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  15136375597                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15136375597                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037694                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037694                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 132877.796870                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 132877.796870                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       942300                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       942300                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3732                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3732                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    105067500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    105067500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       946032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       946032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.003945                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003945                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28153.135048                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28153.135048                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          295                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          295                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3437                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3437                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     92874500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     92874500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003633                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003633                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 27021.966832                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27021.966832                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       944132                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       944132                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1474                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1474                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     28982500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     28982500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       945606                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       945606                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001559                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001559                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 19662.483039                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 19662.483039                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1457                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1457                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     27583500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     27583500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001541                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001541                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 18931.708991                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 18931.708991                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1210500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1210500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1152500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1152500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          357                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            357                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1317                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1317                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     85887495                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     85887495                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1674                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1674                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.786738                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.786738                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 65214.498861                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 65214.498861                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1317                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1317                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     84570495                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     84570495                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.786738                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.786738                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 64214.498861                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 64214.498861                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 635351515500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.425372                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           81742777                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6196686                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.191370                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.425372                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.982043                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.982043                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        191862409                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       191862409                       # Number of data accesses
system.cpu0.numPwrStateTransitions                148                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           74                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    25388932.432432                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   20468228.828910                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           74    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       516500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    134645000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             74                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   633472734500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1878781000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 635351515500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    101254983                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       101254983                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    101254983                       # number of overall hits
system.cpu0.icache.overall_hits::total      101254983                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       458574                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        458574                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       458574                       # number of overall misses
system.cpu0.icache.overall_misses::total       458574                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10321351995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10321351995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10321351995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10321351995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    101713557                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    101713557                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    101713557                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    101713557                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004508                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004508                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004508                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004508                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22507.494963                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22507.494963                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22507.494963                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22507.494963                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5722                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              100                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.220000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       414243                       # number of writebacks
system.cpu0.icache.writebacks::total           414243                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44324                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44324                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44324                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44324                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       414250                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       414250                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       414250                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       414250                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9175140996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9175140996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9175140996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9175140996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004073                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004073                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004073                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004073                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22148.801439                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22148.801439                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22148.801439                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22148.801439                       # average overall mshr miss latency
system.cpu0.icache.replacements                414243                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    101254983                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      101254983                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       458574                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       458574                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10321351995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10321351995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    101713557                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    101713557                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004508                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004508                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22507.494963                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22507.494963                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44324                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44324                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       414250                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       414250                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9175140996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9175140996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004073                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004073                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22148.801439                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22148.801439                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 635351515500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999793                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          101669479                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           414283                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           245.410695                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999793                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999994                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        203841365                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       203841365                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 635351515500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     88428303                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        88428303                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     88428303                       # number of overall hits
system.cpu0.dcache.overall_hits::total       88428303                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19590241                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19590241                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19590241                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19590241                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1725635478057                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1725635478057                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1725635478057                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1725635478057                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    108018544                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    108018544                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    108018544                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    108018544                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.181360                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.181360                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.181360                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.181360                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88086.485412                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88086.485412                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88086.485412                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88086.485412                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     92636770                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       238363                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1226060                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3623                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    75.556474                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.791609                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9554316                       # number of writebacks
system.cpu0.dcache.writebacks::total          9554316                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10029589                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10029589                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10029589                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10029589                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9560652                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9560652                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9560652                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9560652                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 950249520925                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 950249520925                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 950249520925                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 950249520925                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088509                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088509                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088509                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088509                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 99391.706855                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99391.706855                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 99391.706855                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99391.706855                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9554316                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     85796928                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       85796928                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17802694                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17802694                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1550709524000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1550709524000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    103599622                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    103599622                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.171841                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.171841                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87105.329339                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87105.329339                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8408507                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8408507                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9394187                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9394187                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 933068365500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 933068365500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090678                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090678                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 99324.014468                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99324.014468                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2631375                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2631375                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1787547                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1787547                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 174925954057                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 174925954057                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4418922                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4418922                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.404521                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.404521                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 97858.100546                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 97858.100546                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1621082                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1621082                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       166465                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       166465                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  17181155425                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  17181155425                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037671                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037671                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 103211.818851                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 103211.818851                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1474753                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1474753                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         9196                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         9196                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    161458500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    161458500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1483949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1483949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.006197                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006197                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 17557.470639                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17557.470639                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5671                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5671                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3525                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3525                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     97503500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     97503500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002375                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002375                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 27660.567376                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27660.567376                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1464162                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1464162                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1470                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1470                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     30705000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     30705000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1465632                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1465632                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001003                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001003                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 20887.755102                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 20887.755102                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1452                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1452                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     29255000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     29255000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000991                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000991                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 20148.071625                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 20148.071625                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        39500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        39500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        37500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        37500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21237                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21237                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3020                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3020                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    113861991                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    113861991                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24257                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24257                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.124500                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.124500                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 37702.646026                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 37702.646026                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3017                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3017                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    110841991                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    110841991                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.124376                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.124376                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 36739.141863                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 36739.141863                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 635351515500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.988022                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          100977223                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9561519                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.560793                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.988022                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999626                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999626                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        231546251                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       231546251                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 635351515500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              365416                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1277325                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 922                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              798431                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 978                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              640449                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1006                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              585580                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3670107                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             365416                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1277325                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                922                       # number of overall hits
system.l2.overall_hits::.cpu1.data             798431                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                978                       # number of overall hits
system.l2.overall_hits::.cpu2.data             640449                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1006                       # number of overall hits
system.l2.overall_hits::.cpu3.data             585580                       # number of overall hits
system.l2.overall_hits::total                 3670107                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             48834                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           8270585                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4850                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7133813                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4910                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6276875                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4702                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           5598287                       # number of demand (read+write) misses
system.l2.demand_misses::total               27342856                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            48834                       # number of overall misses
system.l2.overall_misses::.cpu0.data          8270585                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4850                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7133813                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4910                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6276875                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4702                       # number of overall misses
system.l2.overall_misses::.cpu3.data          5598287                       # number of overall misses
system.l2.overall_misses::total              27342856                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4165412000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 917902552439                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    453649000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 801785581461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    464583500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 714595202468                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    431843999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 642059675992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3081858500859                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4165412000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 917902552439                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    453649000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 801785581461                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    464583500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 714595202468                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    431843999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 642059675992                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3081858500859                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          414250                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9547910                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5772                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7932244                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5888                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         6917324                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5708                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         6183867                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31012963                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         414250                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9547910                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5772                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7932244                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5888                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        6917324                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5708                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        6183867                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31012963                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.117885                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.866219                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.840263                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.899344                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.833899                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.907414                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.823756                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.905305                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.881659                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.117885                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.866219                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.840263                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.899344                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.833899                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.907414                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.823756                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.905305                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.881659                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85297.374780                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110983.993567                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93535.876289                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112392.290275                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 94619.857434                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 113845.695902                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91842.619949                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114688.595992                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112711.653123                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85297.374780                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110983.993567                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93535.876289                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112392.290275                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 94619.857434                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 113845.695902                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91842.619949                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114688.595992                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112711.653123                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              48994                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1881                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.046784                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2462671                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5166497                       # number of writebacks
system.l2.writebacks::total                   5166497                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          13381                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            678                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           7057                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            676                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           6249                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            597                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           5606                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               34322                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            78                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         13381                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           678                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          7057                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           676                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          6249                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           597                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          5606                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              34322                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        48756                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8257204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      7126756                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6270626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      5592681                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          27308534                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        48756                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8257204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      7126756                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6270626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      5592681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2586141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         29894675                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3673016011                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 834501745621                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    362569000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 730061193129                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    374377002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 651475448162                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    347895502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 585760658680                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2806556903107                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3673016011                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 834501745621                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    362569000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 730061193129                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    374377002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 651475448162                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    347895502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 585760658680                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 252108999156                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3058665902263                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.117697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.864818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.722800                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.898454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.719090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.906510                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.719166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.904399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.880552                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.117697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.864818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.722800                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.898454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.719090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.906510                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.719166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.904399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.963941                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75334.646218                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101063.476889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86905.321189                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102439.482021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88421.587624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 103893.207498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84749.208770                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104737.005147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102772.155514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75334.646218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101063.476889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86905.321189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102439.482021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88421.587624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 103893.207498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84749.208770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104737.005147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97484.630249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102314.740075                       # average overall mshr miss latency
system.l2.replacements                       56120486                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5501848                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5501848                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           76                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             76                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5501924                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5501924                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000014                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000014                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           76                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           76                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000014                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000014                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24157135                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24157135                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          410                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            410                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24157545                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24157545                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000017                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000017                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          410                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          410                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000017                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000017                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2586141                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2586141                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 252108999156                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 252108999156                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97484.630249                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97484.630249                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             604                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             567                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             307                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             271                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1749                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4604                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          6992                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          4269                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3861                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              19726                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     24417500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     36349500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     20473500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     18002500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     99243000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5208                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7559                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4576                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4132                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21475                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.884025                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.924990                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.932911                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.934414                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.918556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5303.540400                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5198.727117                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  4795.853830                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4662.652163                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5031.075738                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          155                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          304                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          154                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          156                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             769                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4449                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6688                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         4115                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3705                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         18957                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     97632497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    149938996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     92073498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     82524996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    422169987                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.854263                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.884773                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.899257                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.896660                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.882747                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21944.818386                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22419.108254                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 22375.090644                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 22273.953036                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22269.873239                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            82                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            92                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            90                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            67                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                331                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          812                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          990                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          810                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          761                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3373                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3228500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      5095000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3773000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      3858500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     15955000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          894                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1082                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          900                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          828                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3704                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.908277                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.914972                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.919082                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.910637                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3975.985222                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5146.464646                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4658.024691                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5070.302234                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4730.210495                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           21                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           34                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           29                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           28                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           112                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          791                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          956                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          781                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          733                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3261                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     16758998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     20865000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     17100000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     15713999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     70437997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.884787                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.883549                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.867778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.885266                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.880400                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21187.102402                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21825.313808                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21895.006402                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21437.924966                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21600.121742                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            37804                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2182                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2413                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2528                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 44927                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         125799                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         108671                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         108718                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         108535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              451723                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  16366741499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  14439977500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  14701574000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  14885493500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   60393786499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       163603                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110853                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       111131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       111063                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            496650                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.768928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.980316                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.978287                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.977238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909540                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 130102.317976                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 132877.929714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 135226.678195                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 137149.246787                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 133696.505378                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         2830                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data           28                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            6                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          136                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             3000                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       122969                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       108643                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       108712                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       108399                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         448723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  14984954500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  13352326000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  13613902000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  13793285000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  55744467500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.751630                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.980064                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.978233                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.976014                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.903499                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 121859.610959                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 122900.932412                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 125229.063949                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 127245.500420                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 124229.129106                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        365416                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           922                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           978                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1006                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             368322                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        48834                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4850                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4910                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4702                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            63296                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4165412000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    453649000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    464583500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    431843999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5515488499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       414250                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5888                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5708                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         431618                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.117885                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.840263                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.833899                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.823756                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.146648                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85297.374780                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93535.876289                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 94619.857434                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91842.619949                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87138.026084                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           78                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          678                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          676                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          597                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2029                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        48756                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4172                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4234                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4105                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        61267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3673016011                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    362569000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    374377002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    347895502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4757857515                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.117697                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.722800                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.719090                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.719166                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.141947                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75334.646218                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86905.321189                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88421.587624                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84749.208770                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77657.752379                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1239521                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       796249                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       638036                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       583052                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3256858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      8144786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      7025142                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      6168157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5489752                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        26827837                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 901535810940                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 787345603961                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 699893628468                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 627174182492                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3015949225861                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9384307                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7821391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6806193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6072804                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30084695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.867916                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.898196                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.906257                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.903990                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.891744                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110688.704521                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112075.400606                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 113468.841417                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 114244.538276                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112418.650295                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        10551                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         7029                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         6243                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         5470                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        29293                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8134235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      7018113                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      6161914                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5484282                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26798544                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 819516791121                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 716708867129                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 637861546162                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 571967373680                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2746054578092                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.866791                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.897297                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.905339                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.903089                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.890770                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100749.092093                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102122.731157                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 103516.788154                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 104292.115847                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102470.290106                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          297                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               297                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          318                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             318                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      8270000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8270000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          615                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           615                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.517073                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.517073                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 26006.289308                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 26006.289308                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          146                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          146                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          172                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          172                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3334998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3334998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.279675                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.279675                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19389.523256                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19389.523256                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 635351515500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 635351515500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999961                       # Cycle average of tags in use
system.l2.tags.total_refs                    63225228                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  56120991                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.126588                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.319032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.183924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.529987                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.014104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.241629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.011644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.031749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.010516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.522122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     5.135255                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.536235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.133281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.097525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.078621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.070658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.080238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 541707095                       # Number of tag accesses
system.l2.tags.data_accesses                541707095                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 635351515500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3120384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     528463936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        267008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     456112832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        270976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     401320512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        262720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     357932288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    164731328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1912481984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3120384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       267008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       270976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       262720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3921088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    330660608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       330660608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          48756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8257249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        7126763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6270633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        5592692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2573927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            29882531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5166572                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5166572                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4911272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        831766232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           420252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        717890523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           426498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        631651145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           413503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        563361036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    259275887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3010116349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4911272                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       420252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       426498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       413503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6171525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      520437270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            520437270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      520437270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4911272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       831766232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          420252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       717890523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          426498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       631651145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          413503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       563361036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    259275887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3530553618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5150105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     48756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8204603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   7105074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6247845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   5571626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2568842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000473066500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       319563                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       319563                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            48184043                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4852039                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    29882531                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5166982                       # Number of write requests accepted
system.mem_ctrls.readBursts                  29882531                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5166982                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 123274                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16877                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1806224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1797783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1727209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1693759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1748575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1982706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2066002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2031235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2067578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2074506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2090217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2001191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1679411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1687077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1639988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1665796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            322093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            320712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            320161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            327032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            334632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            338831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            333864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            330364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            336878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           352537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           339793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           294597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           292545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293787                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1287308292654                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               148796285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1845294361404                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43257.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62007.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8817336                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3214204                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              29882531                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5166982                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3623377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4931290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4944834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4342476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3520823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2663692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1888998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1263520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  811772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  515123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 346351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 384928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 181942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 114771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  87511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  65682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  46106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  25051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 135149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 243057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 298113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 322062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 337210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 345386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 345906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 345136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 346746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 358906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 347117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 339047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 333525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 330955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 327716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     22877818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     97.657820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    79.106059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   118.118618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     18282630     79.91%     79.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3528468     15.42%     95.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       454218      1.99%     97.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       168845      0.74%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        96662      0.42%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        64789      0.28%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        49372      0.22%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        40751      0.18%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       192083      0.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     22877818                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       319563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      93.124799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     60.482781                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    102.302479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         175041     54.78%     54.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        65511     20.50%     75.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        45510     14.24%     89.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        13839      4.33%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         6823      2.14%     95.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         4692      1.47%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         3123      0.98%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         1808      0.57%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         1070      0.33%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          679      0.21%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          503      0.16%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          386      0.12%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          260      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          148      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           81      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           42      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           25      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           13      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        319563                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       319563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.116077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.107670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.551332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           302933     94.80%     94.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4157      1.30%     96.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7110      2.22%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3519      1.10%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1284      0.40%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              398      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              117      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               32      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        319563                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1904592448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7889536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               329606528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1912481984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            330686848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2997.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       518.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3010.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    520.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  635351402000                       # Total gap between requests
system.mem_ctrls.avgGap                      18127.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3120384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    525094592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       267008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    454724736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       270976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    399862080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       262720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    356584064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    164405888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    329606528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4911271.829649078660                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 826463114.024003624916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 420252.401207973482                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 715705754.856265783310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 426497.762875014334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 629355672.009882807732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 413503.381341977743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 561239023.282065272331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 258763667.023943692446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 518778219.550811767578                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        48756                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8257249                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      7126763                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4234                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6270633                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      5592692                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2573927                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5166982                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1658229588                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 492446471520                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    187066777                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 434681767644                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    196094770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 391662670883                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    175503799                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 354076926313                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 170209630110                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15877598586806                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34010.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59638.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44838.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60992.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46314.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     62459.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42753.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     63310.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66128.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3072896.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    34.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          80680322100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          42882608175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        106427154960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13232418120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      50154009360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     287978146260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1467069600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       582821728575                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        917.321694                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1472171021                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21215740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 612663604479                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          82667305560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          43938711135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        106053940020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13651114320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      50154009360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     286670735550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2568047040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       585703862985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        921.857977                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4342596296                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21215740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 609793179204                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                562                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          282                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    301162219.858156                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   741150985.392419                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          282    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        33500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3009533500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            282                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   550423769500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  84927746000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 635351515500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     92450807                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        92450807                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     92450807                       # number of overall hits
system.cpu1.icache.overall_hits::total       92450807                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6187                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6187                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6187                       # number of overall misses
system.cpu1.icache.overall_misses::total         6187                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    506211998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    506211998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    506211998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    506211998                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     92456994                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     92456994                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     92456994                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     92456994                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000067                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000067                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 81818.651689                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 81818.651689                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 81818.651689                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 81818.651689                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1805                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    75.208333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5772                       # number of writebacks
system.cpu1.icache.writebacks::total             5772                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          415                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          415                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          415                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          415                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5772                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5772                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5772                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5772                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    473967498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    473967498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    473967498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    473967498                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000062                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000062                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000062                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000062                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 82114.951143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 82114.951143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 82114.951143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 82114.951143                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5772                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     92450807                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       92450807                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6187                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6187                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    506211998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    506211998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     92456994                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     92456994                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 81818.651689                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 81818.651689                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          415                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          415                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5772                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5772                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    473967498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    473967498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 82114.951143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 82114.951143                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 635351515500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           93332483                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5804                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         16080.717264                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        184919760                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       184919760                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 635351515500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     82462103                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        82462103                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     82462103                       # number of overall hits
system.cpu1.dcache.overall_hits::total       82462103                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17774172                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17774172                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17774172                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17774172                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1584681957616                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1584681957616                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1584681957616                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1584681957616                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    100236275                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    100236275                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    100236275                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    100236275                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.177323                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.177323                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.177323                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.177323                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89156.443272                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89156.443272                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89156.443272                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89156.443272                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     87511897                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       253528                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1106898                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3605                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.060489                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.326768                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7937297                       # number of writebacks
system.cpu1.dcache.writebacks::total          7937297                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9828345                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9828345                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9828345                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9828345                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7945827                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7945827                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7945827                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7945827                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 826153018249                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 826153018249                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 826153018249                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 826153018249                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.079271                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.079271                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.079271                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.079271                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103973.194766                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103973.194766                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103973.194766                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103973.194766                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7937297                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     81103570                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       81103570                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     16122003                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     16122003                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1420725900000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1420725900000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     97225573                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     97225573                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.165821                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165821                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88123.411216                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88123.411216                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8293117                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8293117                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7828886                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7828886                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 811351246500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 811351246500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.080523                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.080523                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103635.593429                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103635.593429                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1358533                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1358533                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1652169                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1652169                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 163956057616                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 163956057616                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3010702                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3010702                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.548765                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.548765                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 99236.856288                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99236.856288                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1535228                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1535228                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       116941                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       116941                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  14801771749                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14801771749                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.038842                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038842                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 126574.697916                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 126574.697916                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1446230                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1446230                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3876                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3876                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    107561000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    107561000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1450106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1450106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002673                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002673                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27750.515996                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27750.515996                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          339                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          339                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3537                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3537                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     95547000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     95547000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002439                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002439                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 27013.570823                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27013.570823                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1447896                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1447896                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1792                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1792                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     37591000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     37591000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1449688                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1449688                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001236                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001236                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 20977.120536                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 20977.120536                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1774                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1774                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     35881000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     35881000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001224                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001224                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 20226.042841                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 20226.042841                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1299000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1299000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1235000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1235000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          348                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            348                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1325                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1325                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     81586999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     81586999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1673                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1673                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.791990                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.791990                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 61575.093585                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 61575.093585                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1325                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1325                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     80261999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     80261999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.791990                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.791990                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 60575.093585                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 60575.093585                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 635351515500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.962065                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           93337082                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7942900                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.751008                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.962065                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998815                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998815                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        214218353                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       214218353                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 635351515500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30564260                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10668421                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25531008                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        50954075                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4759182                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23431                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6129                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          29560                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          204                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          204                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           497948                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          497948                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        431619                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30132642                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          615                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          615                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1242744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28677652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23830707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        17664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20781485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     18579587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93164279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     53023552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1222542592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       738816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1015650496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       753664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    885696512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       730624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    791801152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3970937408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        60933587                       # Total snoops (count)
system.tol2bus.snoopTraffic                 333820736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         91972500                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.330914                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.541833                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               63813022     69.38%     69.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1               26831801     29.17%     98.56% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 475524      0.52%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 756495      0.82%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  95658      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           91972500                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62096029597                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10408403885                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9176193                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9306822817                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8868290                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14355182515                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         621555630                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11929333485                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9000661                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3021                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
