$date
	Mon Sep 13 00:36:30 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module History_FSM_A38 $end
$var wire 1 ! a $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var reg 3 & nextstate [2:0] $end
$var reg 3 ' state [2:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b11 &
0%
0$
1#
1"
1!
$end
#5000000
0"
#10000000
1"
#15000000
b1 &
0!
0#
0"
#20000000
1$
b10 &
b1 '
1"
#25000000
0$
b11 &
1!
0"
#30000000
1$
b100 &
b11 '
1"
#35000000
0$
b1 &
0!
1#
0"
#40000000
b0 '
1"
#45000000
0#
0"
#50000000
1$
b10 &
b1 '
1"
#55000000
0"
#60000000
1%
b10 '
1"
#65000000
1#
0"
#70000000
0$
0%
b1 &
b0 '
1"
#75000000
0#
0"
#80000000
1$
b10 &
b1 '
1"
#85000000
1#
0"
#90000000
0$
b1 &
b0 '
1"
#95000000
0"
#95000001
