 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : mem_system
Version: B-2008.09-SP3
Date   : Sat Apr 23 21:04:24 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: victimway/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  state_reg/state_flops[3]/q (dff_207)                    0.00       0.11 f
  state_reg/state<3> (statereg)                           0.00       0.11 f
  fsm_logic/state<3> (statelogic)                         0.00       0.11 f
  fsm_logic/U41/Y (INVX1)                                 0.01       0.11 r
  fsm_logic/U147/Y (NAND2X1)                              0.01       0.12 f
  fsm_logic/U64/Y (AND2X2)                                0.04       0.16 f
  fsm_logic/U65/Y (INVX1)                                 0.00       0.16 r
  fsm_logic/U172/Y (AOI21X1)                              0.02       0.18 f
  fsm_logic/U57/Y (BUFX2)                                 0.03       0.21 f
  fsm_logic/U76/Y (AND2X2)                                0.03       0.24 f
  fsm_logic/U77/Y (INVX1)                                 0.01       0.25 r
  fsm_logic/enable (statelogic)                           0.00       0.25 r
  U380/Y (AND2X2)                                         0.03       0.28 r
  U130/Y (NAND2X1)                                        0.01       0.29 f
  U272/Y (BUFX2)                                          0.04       0.33 f
  U129/Y (NAND3X1)                                        0.03       0.36 r
  U379/Y (INVX1)                                          0.03       0.39 f
  U461/Y (AOI21X1)                                        0.04       0.42 r
  U243/Y (BUFX2)                                          0.03       0.46 r
  U202/Y (AND2X2)                                         0.03       0.49 r
  U197/Y (INVX1)                                          0.02       0.51 f
  c0/enable (cache_cache_id0)                             0.00       0.51 f
  c0/U168/Y (AND2X2)                                      0.04       0.54 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.54 f
  c0/mem_tg/U519/Y (OR2X2)                                0.04       0.58 f
  c0/mem_tg/U521/Y (INVX1)                                0.00       0.58 r
  c0/mem_tg/U852/Y (AND2X2)                               0.04       0.62 r
  c0/mem_tg/data_out<2> (memc_Size5_1)                    0.00       0.62 r
  c0/U15/Y (XOR2X1)                                       0.04       0.66 r
  c0/U30/Y (OR2X2)                                        0.05       0.71 r
  c0/U20/Y (OR2X2)                                        0.04       0.75 r
  c0/U19/Y (OR2X2)                                        0.05       0.80 r
  c0/U91/Y (OR2X2)                                        0.04       0.84 r
  c0/U92/Y (INVX1)                                        0.02       0.86 f
  c0/hit (cache_cache_id0)                                0.00       0.86 f
  U216/Y (AND2X2)                                         0.03       0.89 f
  U217/Y (INVX1)                                          0.00       0.89 r
  U256/Y (AND2X2)                                         0.03       0.92 r
  U155/Y (INVX2)                                          0.03       0.94 f
  fsm_logic/hit (statelogic)                              0.00       0.94 f
  fsm_logic/U210/Y (NAND2X1)                              0.01       0.96 r
  fsm_logic/U56/Y (AND2X2)                                0.03       0.99 r
  fsm_logic/U40/Y (OR2X2)                                 0.04       1.03 r
  fsm_logic/next_state<2> (statelogic)                    0.00       1.03 r
  U206/Y (OR2X2)                                          0.04       1.07 r
  U215/Y (INVX1)                                          0.02       1.08 f
  U406/Y (AND2X2)                                         0.04       1.12 f
  U462/YS (FAX1)                                          0.08       1.20 f
  victimway/d (dff_220)                                   0.00       1.20 f
  victimway/U4/Y (INVX1)                                  0.00       1.20 r
  victimway/U3/Y (NOR2X1)                                 0.01       1.21 f
  victimway/state_reg/D (DFFPOSX1)                        0.00       1.21 f
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  victimway/state_reg/CLK (DFFPOSX1)                      0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DataOut<5> (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  state_reg/state_flops[3]/q (dff_207)                    0.00       0.11 f
  state_reg/state<3> (statereg)                           0.00       0.11 f
  fsm_logic/state<3> (statelogic)                         0.00       0.11 f
  fsm_logic/U41/Y (INVX1)                                 0.01       0.11 r
  fsm_logic/U147/Y (NAND2X1)                              0.01       0.12 f
  fsm_logic/U64/Y (AND2X2)                                0.04       0.16 f
  fsm_logic/U65/Y (INVX1)                                 0.00       0.16 r
  fsm_logic/U172/Y (AOI21X1)                              0.02       0.18 f
  fsm_logic/U57/Y (BUFX2)                                 0.03       0.21 f
  fsm_logic/U76/Y (AND2X2)                                0.03       0.24 f
  fsm_logic/U77/Y (INVX1)                                 0.01       0.25 r
  fsm_logic/enable (statelogic)                           0.00       0.25 r
  U380/Y (AND2X2)                                         0.03       0.28 r
  U130/Y (NAND2X1)                                        0.01       0.29 f
  U272/Y (BUFX2)                                          0.04       0.33 f
  U129/Y (NAND3X1)                                        0.03       0.36 r
  U379/Y (INVX1)                                          0.03       0.39 f
  U461/Y (AOI21X1)                                        0.04       0.42 r
  U243/Y (BUFX2)                                          0.03       0.46 r
  U202/Y (AND2X2)                                         0.03       0.49 r
  U197/Y (INVX1)                                          0.02       0.51 f
  c0/enable (cache_cache_id0)                             0.00       0.51 f
  c0/U168/Y (AND2X2)                                      0.04       0.54 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.54 f
  c0/mem_tg/U519/Y (OR2X2)                                0.04       0.58 f
  c0/mem_tg/U521/Y (INVX1)                                0.00       0.58 r
  c0/mem_tg/U852/Y (AND2X2)                               0.04       0.62 r
  c0/mem_tg/data_out<2> (memc_Size5_1)                    0.00       0.62 r
  c0/U15/Y (XOR2X1)                                       0.04       0.66 r
  c0/U156/Y (INVX1)                                       0.03       0.68 f
  c0/U157/Y (INVX1)                                       0.00       0.68 r
  c0/U29/Y (OR2X2)                                        0.04       0.72 r
  c0/U18/Y (OR2X2)                                        0.04       0.76 r
  c0/U17/Y (OR2X2)                                        0.05       0.81 r
  c0/U88/Y (AND2X2)                                       0.03       0.84 r
  c0/U90/Y (INVX1)                                        0.02       0.86 f
  c0/U171/Y (AND2X2)                                      0.04       0.89 f
  c0/mem_w2/write (memc_Size16_5)                         0.00       0.89 f
  c0/mem_w2/U830/Y (INVX1)                                0.00       0.90 r
  c0/mem_w2/U828/Y (AND2X2)                               0.04       0.93 r
  c0/mem_w2/U1541/Y (AND2X2)                              0.03       0.97 r
  c0/mem_w2/data_out<5> (memc_Size16_5)                   0.00       0.97 r
  c0/U190/Y (AOI22X1)                                     0.03       1.00 f
  c0/U35/Y (BUFX2)                                        0.04       1.04 f
  c0/U68/Y (AND2X2)                                       0.04       1.07 f
  c0/U69/Y (INVX1)                                        0.00       1.07 r
  c0/data_out<5> (cache_cache_id0)                        0.00       1.07 r
  U227/Y (AND2X2)                                         0.03       1.10 r
  U228/Y (INVX1)                                          0.01       1.11 f
  U432/Y (OAI21X1)                                        0.03       1.15 r
  DataOut<5> (out)                                        0.00       1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[6]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  state_reg/state_flops[3]/q (dff_207)                    0.00       0.11 f
  state_reg/state<3> (statereg)                           0.00       0.11 f
  fsm_logic/state<3> (statelogic)                         0.00       0.11 f
  fsm_logic/U41/Y (INVX1)                                 0.01       0.11 r
  fsm_logic/U147/Y (NAND2X1)                              0.01       0.12 f
  fsm_logic/U64/Y (AND2X2)                                0.04       0.16 f
  fsm_logic/U65/Y (INVX1)                                 0.00       0.16 r
  fsm_logic/U172/Y (AOI21X1)                              0.02       0.18 f
  fsm_logic/U57/Y (BUFX2)                                 0.03       0.21 f
  fsm_logic/U76/Y (AND2X2)                                0.03       0.24 f
  fsm_logic/U77/Y (INVX1)                                 0.01       0.25 r
  fsm_logic/enable (statelogic)                           0.00       0.25 r
  U380/Y (AND2X2)                                         0.03       0.28 r
  U130/Y (NAND2X1)                                        0.01       0.29 f
  U272/Y (BUFX2)                                          0.04       0.33 f
  U129/Y (NAND3X1)                                        0.03       0.36 r
  U379/Y (INVX1)                                          0.03       0.39 f
  U461/Y (AOI21X1)                                        0.04       0.42 r
  U243/Y (BUFX2)                                          0.03       0.46 r
  U202/Y (AND2X2)                                         0.03       0.49 r
  U197/Y (INVX1)                                          0.02       0.51 f
  c0/enable (cache_cache_id0)                             0.00       0.51 f
  c0/U168/Y (AND2X2)                                      0.04       0.54 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.54 f
  c0/mem_tg/U519/Y (OR2X2)                                0.04       0.58 f
  c0/mem_tg/U521/Y (INVX1)                                0.00       0.58 r
  c0/mem_tg/U852/Y (AND2X2)                               0.04       0.62 r
  c0/mem_tg/data_out<2> (memc_Size5_1)                    0.00       0.62 r
  c0/U15/Y (XOR2X1)                                       0.03       0.65 f
  c0/U156/Y (INVX1)                                       0.00       0.66 r
  c0/U157/Y (INVX1)                                       0.01       0.67 f
  c0/U29/Y (OR2X2)                                        0.04       0.71 f
  c0/U18/Y (OR2X2)                                        0.05       0.75 f
  c0/U17/Y (OR2X2)                                        0.05       0.80 f
  c0/U88/Y (AND2X2)                                       0.04       0.84 f
  c0/U89/Y (INVX1)                                        0.00       0.83 r
  c0/U173/Y (AND2X2)                                      0.03       0.87 r
  c0/mem_w0/write (memc_Size16_7)                         0.00       0.87 r
  c0/mem_w0/U145/Y (OR2X2)                                0.04       0.91 r
  c0/mem_w0/U115/Y (INVX1)                                0.03       0.94 f
  c0/mem_w0/U918/Y (AND2X2)                               0.04       0.98 f
  c0/mem_w0/data_out<6> (memc_Size16_7)                   0.00       0.98 f
  c0/U193/Y (AOI22X1)                                     0.03       1.02 r
  c0/U47/Y (BUFX2)                                        0.03       1.05 r
  c0/U70/Y (AND2X2)                                       0.03       1.08 r
  c0/U71/Y (INVX1)                                        0.01       1.10 f
  c0/data_out<6> (cache_cache_id0)                        0.00       1.10 f
  U229/Y (AND2X2)                                         0.03       1.13 f
  U230/Y (INVX1)                                          0.00       1.12 r
  U433/Y (OAI21X1)                                        0.01       1.13 f
  U333/Y (INVX1)                                          0.00       1.13 r
  U334/Y (INVX1)                                          0.02       1.15 f
  mem/data_in<6> (four_bank_mem)                          0.00       1.15 f
  mem/m0/data_in<6> (final_memory_3)                      0.00       1.15 f
  mem/m0/reg1[6]/d (dff_175)                              0.00       1.15 f
  mem/m0/reg1[6]/U4/Y (AND2X2)                            0.04       1.19 f
  mem/m0/reg1[6]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[6]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m1/reg1[6]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  state_reg/state_flops[3]/q (dff_207)                    0.00       0.11 f
  state_reg/state<3> (statereg)                           0.00       0.11 f
  fsm_logic/state<3> (statelogic)                         0.00       0.11 f
  fsm_logic/U41/Y (INVX1)                                 0.01       0.11 r
  fsm_logic/U147/Y (NAND2X1)                              0.01       0.12 f
  fsm_logic/U64/Y (AND2X2)                                0.04       0.16 f
  fsm_logic/U65/Y (INVX1)                                 0.00       0.16 r
  fsm_logic/U172/Y (AOI21X1)                              0.02       0.18 f
  fsm_logic/U57/Y (BUFX2)                                 0.03       0.21 f
  fsm_logic/U76/Y (AND2X2)                                0.03       0.24 f
  fsm_logic/U77/Y (INVX1)                                 0.01       0.25 r
  fsm_logic/enable (statelogic)                           0.00       0.25 r
  U380/Y (AND2X2)                                         0.03       0.28 r
  U130/Y (NAND2X1)                                        0.01       0.29 f
  U272/Y (BUFX2)                                          0.04       0.33 f
  U129/Y (NAND3X1)                                        0.03       0.36 r
  U379/Y (INVX1)                                          0.03       0.39 f
  U461/Y (AOI21X1)                                        0.04       0.42 r
  U243/Y (BUFX2)                                          0.03       0.46 r
  U202/Y (AND2X2)                                         0.03       0.49 r
  U197/Y (INVX1)                                          0.02       0.51 f
  c0/enable (cache_cache_id0)                             0.00       0.51 f
  c0/U168/Y (AND2X2)                                      0.04       0.54 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.54 f
  c0/mem_tg/U519/Y (OR2X2)                                0.04       0.58 f
  c0/mem_tg/U521/Y (INVX1)                                0.00       0.58 r
  c0/mem_tg/U852/Y (AND2X2)                               0.04       0.62 r
  c0/mem_tg/data_out<2> (memc_Size5_1)                    0.00       0.62 r
  c0/U15/Y (XOR2X1)                                       0.03       0.65 f
  c0/U156/Y (INVX1)                                       0.00       0.66 r
  c0/U157/Y (INVX1)                                       0.01       0.67 f
  c0/U29/Y (OR2X2)                                        0.04       0.71 f
  c0/U18/Y (OR2X2)                                        0.05       0.75 f
  c0/U17/Y (OR2X2)                                        0.05       0.80 f
  c0/U88/Y (AND2X2)                                       0.04       0.84 f
  c0/U89/Y (INVX1)                                        0.00       0.83 r
  c0/U173/Y (AND2X2)                                      0.03       0.87 r
  c0/mem_w0/write (memc_Size16_7)                         0.00       0.87 r
  c0/mem_w0/U145/Y (OR2X2)                                0.04       0.91 r
  c0/mem_w0/U115/Y (INVX1)                                0.03       0.94 f
  c0/mem_w0/U918/Y (AND2X2)                               0.04       0.98 f
  c0/mem_w0/data_out<6> (memc_Size16_7)                   0.00       0.98 f
  c0/U193/Y (AOI22X1)                                     0.03       1.02 r
  c0/U47/Y (BUFX2)                                        0.03       1.05 r
  c0/U70/Y (AND2X2)                                       0.03       1.08 r
  c0/U71/Y (INVX1)                                        0.01       1.10 f
  c0/data_out<6> (cache_cache_id0)                        0.00       1.10 f
  U229/Y (AND2X2)                                         0.03       1.13 f
  U230/Y (INVX1)                                          0.00       1.12 r
  U433/Y (OAI21X1)                                        0.01       1.13 f
  U333/Y (INVX1)                                          0.00       1.13 r
  U334/Y (INVX1)                                          0.02       1.15 f
  mem/data_in<6> (four_bank_mem)                          0.00       1.15 f
  mem/m1/data_in<6> (final_memory_2)                      0.00       1.15 f
  mem/m1/reg1[6]/d (dff_131)                              0.00       1.15 f
  mem/m1/reg1[6]/U4/Y (AND2X2)                            0.04       1.19 f
  mem/m1/reg1[6]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m1/reg1[6]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m2/reg1[6]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  state_reg/state_flops[3]/q (dff_207)                    0.00       0.11 f
  state_reg/state<3> (statereg)                           0.00       0.11 f
  fsm_logic/state<3> (statelogic)                         0.00       0.11 f
  fsm_logic/U41/Y (INVX1)                                 0.01       0.11 r
  fsm_logic/U147/Y (NAND2X1)                              0.01       0.12 f
  fsm_logic/U64/Y (AND2X2)                                0.04       0.16 f
  fsm_logic/U65/Y (INVX1)                                 0.00       0.16 r
  fsm_logic/U172/Y (AOI21X1)                              0.02       0.18 f
  fsm_logic/U57/Y (BUFX2)                                 0.03       0.21 f
  fsm_logic/U76/Y (AND2X2)                                0.03       0.24 f
  fsm_logic/U77/Y (INVX1)                                 0.01       0.25 r
  fsm_logic/enable (statelogic)                           0.00       0.25 r
  U380/Y (AND2X2)                                         0.03       0.28 r
  U130/Y (NAND2X1)                                        0.01       0.29 f
  U272/Y (BUFX2)                                          0.04       0.33 f
  U129/Y (NAND3X1)                                        0.03       0.36 r
  U379/Y (INVX1)                                          0.03       0.39 f
  U461/Y (AOI21X1)                                        0.04       0.42 r
  U243/Y (BUFX2)                                          0.03       0.46 r
  U202/Y (AND2X2)                                         0.03       0.49 r
  U197/Y (INVX1)                                          0.02       0.51 f
  c0/enable (cache_cache_id0)                             0.00       0.51 f
  c0/U168/Y (AND2X2)                                      0.04       0.54 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.54 f
  c0/mem_tg/U519/Y (OR2X2)                                0.04       0.58 f
  c0/mem_tg/U521/Y (INVX1)                                0.00       0.58 r
  c0/mem_tg/U852/Y (AND2X2)                               0.04       0.62 r
  c0/mem_tg/data_out<2> (memc_Size5_1)                    0.00       0.62 r
  c0/U15/Y (XOR2X1)                                       0.03       0.65 f
  c0/U156/Y (INVX1)                                       0.00       0.66 r
  c0/U157/Y (INVX1)                                       0.01       0.67 f
  c0/U29/Y (OR2X2)                                        0.04       0.71 f
  c0/U18/Y (OR2X2)                                        0.05       0.75 f
  c0/U17/Y (OR2X2)                                        0.05       0.80 f
  c0/U88/Y (AND2X2)                                       0.04       0.84 f
  c0/U89/Y (INVX1)                                        0.00       0.83 r
  c0/U173/Y (AND2X2)                                      0.03       0.87 r
  c0/mem_w0/write (memc_Size16_7)                         0.00       0.87 r
  c0/mem_w0/U145/Y (OR2X2)                                0.04       0.91 r
  c0/mem_w0/U115/Y (INVX1)                                0.03       0.94 f
  c0/mem_w0/U918/Y (AND2X2)                               0.04       0.98 f
  c0/mem_w0/data_out<6> (memc_Size16_7)                   0.00       0.98 f
  c0/U193/Y (AOI22X1)                                     0.03       1.02 r
  c0/U47/Y (BUFX2)                                        0.03       1.05 r
  c0/U70/Y (AND2X2)                                       0.03       1.08 r
  c0/U71/Y (INVX1)                                        0.01       1.10 f
  c0/data_out<6> (cache_cache_id0)                        0.00       1.10 f
  U229/Y (AND2X2)                                         0.03       1.13 f
  U230/Y (INVX1)                                          0.00       1.12 r
  U433/Y (OAI21X1)                                        0.01       1.13 f
  U333/Y (INVX1)                                          0.00       1.13 r
  U334/Y (INVX1)                                          0.02       1.15 f
  mem/data_in<6> (four_bank_mem)                          0.00       1.15 f
  mem/m2/data_in<6> (final_memory_1)                      0.00       1.15 f
  mem/m2/reg1[6]/d (dff_80)                               0.00       1.15 f
  mem/m2/reg1[6]/U4/Y (AND2X2)                            0.04       1.19 f
  mem/m2/reg1[6]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m2/reg1[6]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m3/reg1[6]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  state_reg/state_flops[3]/q (dff_207)                    0.00       0.11 f
  state_reg/state<3> (statereg)                           0.00       0.11 f
  fsm_logic/state<3> (statelogic)                         0.00       0.11 f
  fsm_logic/U41/Y (INVX1)                                 0.01       0.11 r
  fsm_logic/U147/Y (NAND2X1)                              0.01       0.12 f
  fsm_logic/U64/Y (AND2X2)                                0.04       0.16 f
  fsm_logic/U65/Y (INVX1)                                 0.00       0.16 r
  fsm_logic/U172/Y (AOI21X1)                              0.02       0.18 f
  fsm_logic/U57/Y (BUFX2)                                 0.03       0.21 f
  fsm_logic/U76/Y (AND2X2)                                0.03       0.24 f
  fsm_logic/U77/Y (INVX1)                                 0.01       0.25 r
  fsm_logic/enable (statelogic)                           0.00       0.25 r
  U380/Y (AND2X2)                                         0.03       0.28 r
  U130/Y (NAND2X1)                                        0.01       0.29 f
  U272/Y (BUFX2)                                          0.04       0.33 f
  U129/Y (NAND3X1)                                        0.03       0.36 r
  U379/Y (INVX1)                                          0.03       0.39 f
  U461/Y (AOI21X1)                                        0.04       0.42 r
  U243/Y (BUFX2)                                          0.03       0.46 r
  U202/Y (AND2X2)                                         0.03       0.49 r
  U197/Y (INVX1)                                          0.02       0.51 f
  c0/enable (cache_cache_id0)                             0.00       0.51 f
  c0/U168/Y (AND2X2)                                      0.04       0.54 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.54 f
  c0/mem_tg/U519/Y (OR2X2)                                0.04       0.58 f
  c0/mem_tg/U521/Y (INVX1)                                0.00       0.58 r
  c0/mem_tg/U852/Y (AND2X2)                               0.04       0.62 r
  c0/mem_tg/data_out<2> (memc_Size5_1)                    0.00       0.62 r
  c0/U15/Y (XOR2X1)                                       0.03       0.65 f
  c0/U156/Y (INVX1)                                       0.00       0.66 r
  c0/U157/Y (INVX1)                                       0.01       0.67 f
  c0/U29/Y (OR2X2)                                        0.04       0.71 f
  c0/U18/Y (OR2X2)                                        0.05       0.75 f
  c0/U17/Y (OR2X2)                                        0.05       0.80 f
  c0/U88/Y (AND2X2)                                       0.04       0.84 f
  c0/U89/Y (INVX1)                                        0.00       0.83 r
  c0/U173/Y (AND2X2)                                      0.03       0.87 r
  c0/mem_w0/write (memc_Size16_7)                         0.00       0.87 r
  c0/mem_w0/U145/Y (OR2X2)                                0.04       0.91 r
  c0/mem_w0/U115/Y (INVX1)                                0.03       0.94 f
  c0/mem_w0/U918/Y (AND2X2)                               0.04       0.98 f
  c0/mem_w0/data_out<6> (memc_Size16_7)                   0.00       0.98 f
  c0/U193/Y (AOI22X1)                                     0.03       1.02 r
  c0/U47/Y (BUFX2)                                        0.03       1.05 r
  c0/U70/Y (AND2X2)                                       0.03       1.08 r
  c0/U71/Y (INVX1)                                        0.01       1.10 f
  c0/data_out<6> (cache_cache_id0)                        0.00       1.10 f
  U229/Y (AND2X2)                                         0.03       1.13 f
  U230/Y (INVX1)                                          0.00       1.12 r
  U433/Y (OAI21X1)                                        0.01       1.13 f
  U333/Y (INVX1)                                          0.00       1.13 r
  U334/Y (INVX1)                                          0.02       1.15 f
  mem/data_in<6> (four_bank_mem)                          0.00       1.15 f
  mem/m3/data_in<6> (final_memory_0)                      0.00       1.15 f
  mem/m3/reg1[6]/d (dff_29)                               0.00       1.15 f
  mem/m3/reg1[6]/U4/Y (AND2X2)                            0.04       1.19 f
  mem/m3/reg1[6]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m3/reg1[6]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m3/reg1[7]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  state_reg/state_flops[3]/q (dff_207)                    0.00       0.11 f
  state_reg/state<3> (statereg)                           0.00       0.11 f
  fsm_logic/state<3> (statelogic)                         0.00       0.11 f
  fsm_logic/U41/Y (INVX1)                                 0.01       0.11 r
  fsm_logic/U147/Y (NAND2X1)                              0.01       0.12 f
  fsm_logic/U64/Y (AND2X2)                                0.04       0.16 f
  fsm_logic/U65/Y (INVX1)                                 0.00       0.16 r
  fsm_logic/U172/Y (AOI21X1)                              0.02       0.18 f
  fsm_logic/U57/Y (BUFX2)                                 0.03       0.21 f
  fsm_logic/U76/Y (AND2X2)                                0.03       0.24 f
  fsm_logic/U77/Y (INVX1)                                 0.01       0.25 r
  fsm_logic/enable (statelogic)                           0.00       0.25 r
  U380/Y (AND2X2)                                         0.03       0.28 r
  U130/Y (NAND2X1)                                        0.01       0.29 f
  U272/Y (BUFX2)                                          0.04       0.33 f
  U129/Y (NAND3X1)                                        0.03       0.36 r
  U379/Y (INVX1)                                          0.03       0.39 f
  U461/Y (AOI21X1)                                        0.04       0.42 r
  U243/Y (BUFX2)                                          0.03       0.46 r
  U202/Y (AND2X2)                                         0.03       0.49 r
  U197/Y (INVX1)                                          0.02       0.51 f
  c0/enable (cache_cache_id0)                             0.00       0.51 f
  c0/U168/Y (AND2X2)                                      0.04       0.54 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.54 f
  c0/mem_tg/U519/Y (OR2X2)                                0.04       0.58 f
  c0/mem_tg/U521/Y (INVX1)                                0.00       0.58 r
  c0/mem_tg/U852/Y (AND2X2)                               0.04       0.62 r
  c0/mem_tg/data_out<2> (memc_Size5_1)                    0.00       0.62 r
  c0/U15/Y (XOR2X1)                                       0.03       0.65 f
  c0/U156/Y (INVX1)                                       0.00       0.66 r
  c0/U157/Y (INVX1)                                       0.01       0.67 f
  c0/U29/Y (OR2X2)                                        0.04       0.71 f
  c0/U18/Y (OR2X2)                                        0.05       0.75 f
  c0/U17/Y (OR2X2)                                        0.05       0.80 f
  c0/U88/Y (AND2X2)                                       0.04       0.84 f
  c0/U90/Y (INVX1)                                        0.00       0.83 r
  c0/U171/Y (AND2X2)                                      0.04       0.87 r
  c0/mem_w2/write (memc_Size16_5)                         0.00       0.87 r
  c0/mem_w2/U759/Y (OR2X2)                                0.04       0.91 r
  c0/mem_w2/U760/Y (INVX1)                                0.02       0.93 f
  c0/mem_w2/U1543/Y (AND2X2)                              0.04       0.97 f
  c0/mem_w2/data_out<7> (memc_Size16_5)                   0.00       0.97 f
  c0/U194/Y (AOI22X1)                                     0.04       1.01 r
  c0/U59/Y (BUFX2)                                        0.04       1.05 r
  c0/U56/Y (AND2X2)                                       0.03       1.08 r
  c0/U57/Y (INVX1)                                        0.01       1.09 f
  c0/data_out<7> (cache_cache_id0)                        0.00       1.09 f
  U231/Y (AND2X2)                                         0.03       1.13 f
  U232/Y (INVX1)                                          0.00       1.12 r
  U434/Y (OAI21X1)                                        0.01       1.13 f
  U386/Y (INVX1)                                          0.00       1.13 r
  U387/Y (INVX1)                                          0.02       1.15 f
  mem/data_in<7> (four_bank_mem)                          0.00       1.15 f
  mem/m3/data_in<7> (final_memory_0)                      0.00       1.15 f
  mem/m3/reg1[7]/d (dff_28)                               0.00       1.15 f
  mem/m3/reg1[7]/U4/Y (AND2X2)                            0.04       1.19 f
  mem/m3/reg1[7]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m3/reg1[7]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DataOut<6> (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  state_reg/state_flops[3]/q (dff_207)                    0.00       0.11 f
  state_reg/state<3> (statereg)                           0.00       0.11 f
  fsm_logic/state<3> (statelogic)                         0.00       0.11 f
  fsm_logic/U41/Y (INVX1)                                 0.01       0.11 r
  fsm_logic/U147/Y (NAND2X1)                              0.01       0.12 f
  fsm_logic/U64/Y (AND2X2)                                0.04       0.16 f
  fsm_logic/U65/Y (INVX1)                                 0.00       0.16 r
  fsm_logic/U172/Y (AOI21X1)                              0.02       0.18 f
  fsm_logic/U57/Y (BUFX2)                                 0.03       0.21 f
  fsm_logic/U76/Y (AND2X2)                                0.03       0.24 f
  fsm_logic/U77/Y (INVX1)                                 0.01       0.25 r
  fsm_logic/enable (statelogic)                           0.00       0.25 r
  U380/Y (AND2X2)                                         0.03       0.28 r
  U130/Y (NAND2X1)                                        0.01       0.29 f
  U272/Y (BUFX2)                                          0.04       0.33 f
  U129/Y (NAND3X1)                                        0.03       0.36 r
  U379/Y (INVX1)                                          0.03       0.39 f
  U461/Y (AOI21X1)                                        0.04       0.42 r
  U243/Y (BUFX2)                                          0.03       0.46 r
  U202/Y (AND2X2)                                         0.03       0.49 r
  U197/Y (INVX1)                                          0.02       0.51 f
  c0/enable (cache_cache_id0)                             0.00       0.51 f
  c0/U168/Y (AND2X2)                                      0.04       0.54 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.54 f
  c0/mem_tg/U519/Y (OR2X2)                                0.04       0.58 f
  c0/mem_tg/U521/Y (INVX1)                                0.00       0.58 r
  c0/mem_tg/U852/Y (AND2X2)                               0.04       0.62 r
  c0/mem_tg/data_out<2> (memc_Size5_1)                    0.00       0.62 r
  c0/U15/Y (XOR2X1)                                       0.04       0.66 r
  c0/U156/Y (INVX1)                                       0.03       0.68 f
  c0/U157/Y (INVX1)                                       0.00       0.68 r
  c0/U29/Y (OR2X2)                                        0.04       0.72 r
  c0/U18/Y (OR2X2)                                        0.04       0.76 r
  c0/U17/Y (OR2X2)                                        0.05       0.81 r
  c0/U88/Y (AND2X2)                                       0.03       0.84 r
  c0/U89/Y (INVX1)                                        0.02       0.86 f
  c0/U173/Y (AND2X2)                                      0.04       0.90 f
  c0/mem_w0/write (memc_Size16_7)                         0.00       0.90 f
  c0/mem_w0/U145/Y (OR2X2)                                0.04       0.94 f
  c0/mem_w0/U115/Y (INVX1)                                0.02       0.95 r
  c0/mem_w0/U918/Y (AND2X2)                               0.03       0.99 r
  c0/mem_w0/data_out<6> (memc_Size16_7)                   0.00       0.99 r
  c0/U193/Y (AOI22X1)                                     0.03       1.01 f
  c0/U47/Y (BUFX2)                                        0.04       1.05 f
  c0/U70/Y (AND2X2)                                       0.04       1.09 f
  c0/U71/Y (INVX1)                                        0.00       1.08 r
  c0/data_out<6> (cache_cache_id0)                        0.00       1.08 r
  U229/Y (AND2X2)                                         0.03       1.11 r
  U230/Y (INVX1)                                          0.01       1.13 f
  U433/Y (OAI21X1)                                        0.02       1.14 r
  DataOut<6> (out)                                        0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[7]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  state_reg/state_flops[3]/q (dff_207)                    0.00       0.11 f
  state_reg/state<3> (statereg)                           0.00       0.11 f
  fsm_logic/state<3> (statelogic)                         0.00       0.11 f
  fsm_logic/U41/Y (INVX1)                                 0.01       0.11 r
  fsm_logic/U147/Y (NAND2X1)                              0.01       0.12 f
  fsm_logic/U64/Y (AND2X2)                                0.04       0.16 f
  fsm_logic/U65/Y (INVX1)                                 0.00       0.16 r
  fsm_logic/U172/Y (AOI21X1)                              0.02       0.18 f
  fsm_logic/U57/Y (BUFX2)                                 0.03       0.21 f
  fsm_logic/U76/Y (AND2X2)                                0.03       0.24 f
  fsm_logic/U77/Y (INVX1)                                 0.01       0.25 r
  fsm_logic/enable (statelogic)                           0.00       0.25 r
  U380/Y (AND2X2)                                         0.03       0.28 r
  U130/Y (NAND2X1)                                        0.01       0.29 f
  U272/Y (BUFX2)                                          0.04       0.33 f
  U129/Y (NAND3X1)                                        0.03       0.36 r
  U379/Y (INVX1)                                          0.03       0.39 f
  U461/Y (AOI21X1)                                        0.04       0.42 r
  U243/Y (BUFX2)                                          0.03       0.46 r
  U202/Y (AND2X2)                                         0.03       0.49 r
  U197/Y (INVX1)                                          0.02       0.51 f
  c0/enable (cache_cache_id0)                             0.00       0.51 f
  c0/U168/Y (AND2X2)                                      0.04       0.54 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.54 f
  c0/mem_tg/U519/Y (OR2X2)                                0.04       0.58 f
  c0/mem_tg/U521/Y (INVX1)                                0.00       0.58 r
  c0/mem_tg/U852/Y (AND2X2)                               0.04       0.62 r
  c0/mem_tg/data_out<2> (memc_Size5_1)                    0.00       0.62 r
  c0/U15/Y (XOR2X1)                                       0.03       0.65 f
  c0/U156/Y (INVX1)                                       0.00       0.66 r
  c0/U157/Y (INVX1)                                       0.01       0.67 f
  c0/U29/Y (OR2X2)                                        0.04       0.71 f
  c0/U18/Y (OR2X2)                                        0.05       0.75 f
  c0/U17/Y (OR2X2)                                        0.05       0.80 f
  c0/U88/Y (AND2X2)                                       0.04       0.84 f
  c0/U90/Y (INVX1)                                        0.00       0.83 r
  c0/U171/Y (AND2X2)                                      0.04       0.87 r
  c0/mem_w2/write (memc_Size16_5)                         0.00       0.87 r
  c0/mem_w2/U759/Y (OR2X2)                                0.04       0.91 r
  c0/mem_w2/U760/Y (INVX1)                                0.02       0.93 f
  c0/mem_w2/U1543/Y (AND2X2)                              0.04       0.97 f
  c0/mem_w2/data_out<7> (memc_Size16_5)                   0.00       0.97 f
  c0/U194/Y (AOI22X1)                                     0.04       1.01 r
  c0/U59/Y (BUFX2)                                        0.04       1.05 r
  c0/U56/Y (AND2X2)                                       0.03       1.08 r
  c0/U57/Y (INVX1)                                        0.01       1.09 f
  c0/data_out<7> (cache_cache_id0)                        0.00       1.09 f
  U231/Y (AND2X2)                                         0.03       1.13 f
  U232/Y (INVX1)                                          0.00       1.12 r
  U434/Y (OAI21X1)                                        0.01       1.13 f
  U386/Y (INVX1)                                          0.00       1.13 r
  U387/Y (INVX1)                                          0.02       1.15 f
  mem/data_in<7> (four_bank_mem)                          0.00       1.15 f
  mem/m0/data_in<7> (final_memory_3)                      0.00       1.15 f
  mem/m0/reg1[7]/d (dff_176)                              0.00       1.15 f
  mem/m0/reg1[7]/U4/Y (AND2X2)                            0.04       1.19 f
  mem/m0/reg1[7]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[7]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m1/reg1[7]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  state_reg/state_flops[3]/q (dff_207)                    0.00       0.11 f
  state_reg/state<3> (statereg)                           0.00       0.11 f
  fsm_logic/state<3> (statelogic)                         0.00       0.11 f
  fsm_logic/U41/Y (INVX1)                                 0.01       0.11 r
  fsm_logic/U147/Y (NAND2X1)                              0.01       0.12 f
  fsm_logic/U64/Y (AND2X2)                                0.04       0.16 f
  fsm_logic/U65/Y (INVX1)                                 0.00       0.16 r
  fsm_logic/U172/Y (AOI21X1)                              0.02       0.18 f
  fsm_logic/U57/Y (BUFX2)                                 0.03       0.21 f
  fsm_logic/U76/Y (AND2X2)                                0.03       0.24 f
  fsm_logic/U77/Y (INVX1)                                 0.01       0.25 r
  fsm_logic/enable (statelogic)                           0.00       0.25 r
  U380/Y (AND2X2)                                         0.03       0.28 r
  U130/Y (NAND2X1)                                        0.01       0.29 f
  U272/Y (BUFX2)                                          0.04       0.33 f
  U129/Y (NAND3X1)                                        0.03       0.36 r
  U379/Y (INVX1)                                          0.03       0.39 f
  U461/Y (AOI21X1)                                        0.04       0.42 r
  U243/Y (BUFX2)                                          0.03       0.46 r
  U202/Y (AND2X2)                                         0.03       0.49 r
  U197/Y (INVX1)                                          0.02       0.51 f
  c0/enable (cache_cache_id0)                             0.00       0.51 f
  c0/U168/Y (AND2X2)                                      0.04       0.54 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.54 f
  c0/mem_tg/U519/Y (OR2X2)                                0.04       0.58 f
  c0/mem_tg/U521/Y (INVX1)                                0.00       0.58 r
  c0/mem_tg/U852/Y (AND2X2)                               0.04       0.62 r
  c0/mem_tg/data_out<2> (memc_Size5_1)                    0.00       0.62 r
  c0/U15/Y (XOR2X1)                                       0.03       0.65 f
  c0/U156/Y (INVX1)                                       0.00       0.66 r
  c0/U157/Y (INVX1)                                       0.01       0.67 f
  c0/U29/Y (OR2X2)                                        0.04       0.71 f
  c0/U18/Y (OR2X2)                                        0.05       0.75 f
  c0/U17/Y (OR2X2)                                        0.05       0.80 f
  c0/U88/Y (AND2X2)                                       0.04       0.84 f
  c0/U90/Y (INVX1)                                        0.00       0.83 r
  c0/U171/Y (AND2X2)                                      0.04       0.87 r
  c0/mem_w2/write (memc_Size16_5)                         0.00       0.87 r
  c0/mem_w2/U759/Y (OR2X2)                                0.04       0.91 r
  c0/mem_w2/U760/Y (INVX1)                                0.02       0.93 f
  c0/mem_w2/U1543/Y (AND2X2)                              0.04       0.97 f
  c0/mem_w2/data_out<7> (memc_Size16_5)                   0.00       0.97 f
  c0/U194/Y (AOI22X1)                                     0.04       1.01 r
  c0/U59/Y (BUFX2)                                        0.04       1.05 r
  c0/U56/Y (AND2X2)                                       0.03       1.08 r
  c0/U57/Y (INVX1)                                        0.01       1.09 f
  c0/data_out<7> (cache_cache_id0)                        0.00       1.09 f
  U231/Y (AND2X2)                                         0.03       1.13 f
  U232/Y (INVX1)                                          0.00       1.12 r
  U434/Y (OAI21X1)                                        0.01       1.13 f
  U386/Y (INVX1)                                          0.00       1.13 r
  U387/Y (INVX1)                                          0.02       1.15 f
  mem/data_in<7> (four_bank_mem)                          0.00       1.15 f
  mem/m1/data_in<7> (final_memory_2)                      0.00       1.15 f
  mem/m1/reg1[7]/d (dff_130)                              0.00       1.15 f
  mem/m1/reg1[7]/U4/Y (AND2X2)                            0.04       1.19 f
  mem/m1/reg1[7]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m1/reg1[7]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m2/reg1[7]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  state_reg/state_flops[3]/q (dff_207)                    0.00       0.11 f
  state_reg/state<3> (statereg)                           0.00       0.11 f
  fsm_logic/state<3> (statelogic)                         0.00       0.11 f
  fsm_logic/U41/Y (INVX1)                                 0.01       0.11 r
  fsm_logic/U147/Y (NAND2X1)                              0.01       0.12 f
  fsm_logic/U64/Y (AND2X2)                                0.04       0.16 f
  fsm_logic/U65/Y (INVX1)                                 0.00       0.16 r
  fsm_logic/U172/Y (AOI21X1)                              0.02       0.18 f
  fsm_logic/U57/Y (BUFX2)                                 0.03       0.21 f
  fsm_logic/U76/Y (AND2X2)                                0.03       0.24 f
  fsm_logic/U77/Y (INVX1)                                 0.01       0.25 r
  fsm_logic/enable (statelogic)                           0.00       0.25 r
  U380/Y (AND2X2)                                         0.03       0.28 r
  U130/Y (NAND2X1)                                        0.01       0.29 f
  U272/Y (BUFX2)                                          0.04       0.33 f
  U129/Y (NAND3X1)                                        0.03       0.36 r
  U379/Y (INVX1)                                          0.03       0.39 f
  U461/Y (AOI21X1)                                        0.04       0.42 r
  U243/Y (BUFX2)                                          0.03       0.46 r
  U202/Y (AND2X2)                                         0.03       0.49 r
  U197/Y (INVX1)                                          0.02       0.51 f
  c0/enable (cache_cache_id0)                             0.00       0.51 f
  c0/U168/Y (AND2X2)                                      0.04       0.54 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.54 f
  c0/mem_tg/U519/Y (OR2X2)                                0.04       0.58 f
  c0/mem_tg/U521/Y (INVX1)                                0.00       0.58 r
  c0/mem_tg/U852/Y (AND2X2)                               0.04       0.62 r
  c0/mem_tg/data_out<2> (memc_Size5_1)                    0.00       0.62 r
  c0/U15/Y (XOR2X1)                                       0.03       0.65 f
  c0/U156/Y (INVX1)                                       0.00       0.66 r
  c0/U157/Y (INVX1)                                       0.01       0.67 f
  c0/U29/Y (OR2X2)                                        0.04       0.71 f
  c0/U18/Y (OR2X2)                                        0.05       0.75 f
  c0/U17/Y (OR2X2)                                        0.05       0.80 f
  c0/U88/Y (AND2X2)                                       0.04       0.84 f
  c0/U90/Y (INVX1)                                        0.00       0.83 r
  c0/U171/Y (AND2X2)                                      0.04       0.87 r
  c0/mem_w2/write (memc_Size16_5)                         0.00       0.87 r
  c0/mem_w2/U759/Y (OR2X2)                                0.04       0.91 r
  c0/mem_w2/U760/Y (INVX1)                                0.02       0.93 f
  c0/mem_w2/U1543/Y (AND2X2)                              0.04       0.97 f
  c0/mem_w2/data_out<7> (memc_Size16_5)                   0.00       0.97 f
  c0/U194/Y (AOI22X1)                                     0.04       1.01 r
  c0/U59/Y (BUFX2)                                        0.04       1.05 r
  c0/U56/Y (AND2X2)                                       0.03       1.08 r
  c0/U57/Y (INVX1)                                        0.01       1.09 f
  c0/data_out<7> (cache_cache_id0)                        0.00       1.09 f
  U231/Y (AND2X2)                                         0.03       1.13 f
  U232/Y (INVX1)                                          0.00       1.12 r
  U434/Y (OAI21X1)                                        0.01       1.13 f
  U386/Y (INVX1)                                          0.00       1.13 r
  U387/Y (INVX1)                                          0.02       1.15 f
  mem/data_in<7> (four_bank_mem)                          0.00       1.15 f
  mem/m2/data_in<7> (final_memory_1)                      0.00       1.15 f
  mem/m2/reg1[7]/d (dff_79)                               0.00       1.15 f
  mem/m2/reg1[7]/U4/Y (AND2X2)                            0.04       1.19 f
  mem/m2/reg1[7]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m2/reg1[7]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DataOut<4> (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  state_reg/state_flops[3]/q (dff_207)                    0.00       0.11 f
  state_reg/state<3> (statereg)                           0.00       0.11 f
  fsm_logic/state<3> (statelogic)                         0.00       0.11 f
  fsm_logic/U41/Y (INVX1)                                 0.01       0.11 r
  fsm_logic/U147/Y (NAND2X1)                              0.01       0.12 f
  fsm_logic/U64/Y (AND2X2)                                0.04       0.16 f
  fsm_logic/U65/Y (INVX1)                                 0.00       0.16 r
  fsm_logic/U172/Y (AOI21X1)                              0.02       0.18 f
  fsm_logic/U57/Y (BUFX2)                                 0.03       0.21 f
  fsm_logic/U76/Y (AND2X2)                                0.03       0.24 f
  fsm_logic/U77/Y (INVX1)                                 0.01       0.25 r
  fsm_logic/enable (statelogic)                           0.00       0.25 r
  U380/Y (AND2X2)                                         0.03       0.28 r
  U130/Y (NAND2X1)                                        0.01       0.29 f
  U272/Y (BUFX2)                                          0.04       0.33 f
  U129/Y (NAND3X1)                                        0.03       0.36 r
  U379/Y (INVX1)                                          0.03       0.39 f
  U461/Y (AOI21X1)                                        0.04       0.42 r
  U243/Y (BUFX2)                                          0.03       0.46 r
  U202/Y (AND2X2)                                         0.03       0.49 r
  U197/Y (INVX1)                                          0.02       0.51 f
  c0/enable (cache_cache_id0)                             0.00       0.51 f
  c0/U168/Y (AND2X2)                                      0.04       0.54 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.54 f
  c0/mem_tg/U519/Y (OR2X2)                                0.04       0.58 f
  c0/mem_tg/U521/Y (INVX1)                                0.00       0.58 r
  c0/mem_tg/U852/Y (AND2X2)                               0.04       0.62 r
  c0/mem_tg/data_out<2> (memc_Size5_1)                    0.00       0.62 r
  c0/U15/Y (XOR2X1)                                       0.04       0.66 r
  c0/U156/Y (INVX1)                                       0.03       0.68 f
  c0/U157/Y (INVX1)                                       0.00       0.68 r
  c0/U29/Y (OR2X2)                                        0.04       0.72 r
  c0/U18/Y (OR2X2)                                        0.04       0.76 r
  c0/U17/Y (OR2X2)                                        0.05       0.81 r
  c0/U88/Y (AND2X2)                                       0.03       0.84 r
  c0/U89/Y (INVX1)                                        0.02       0.86 f
  c0/U173/Y (AND2X2)                                      0.04       0.90 f
  c0/mem_w0/write (memc_Size16_7)                         0.00       0.90 f
  c0/mem_w0/U145/Y (OR2X2)                                0.04       0.94 f
  c0/mem_w0/U115/Y (INVX1)                                0.02       0.95 r
  c0/mem_w0/U916/Y (AND2X2)                               0.03       0.99 r
  c0/mem_w0/data_out<4> (memc_Size16_7)                   0.00       0.99 r
  c0/U189/Y (AOI22X1)                                     0.03       1.01 f
  c0/U46/Y (BUFX2)                                        0.04       1.05 f
  c0/U54/Y (AND2X2)                                       0.04       1.09 f
  c0/U55/Y (INVX1)                                        0.00       1.08 r
  c0/data_out<4> (cache_cache_id0)                        0.00       1.08 r
  U266/Y (AND2X2)                                         0.03       1.12 r
  U267/Y (INVX1)                                          0.02       1.13 f
  U431/Y (OAI21X1)                                        0.01       1.14 r
  DataOut<4> (out)                                        0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m3/reg1[11]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  state_reg/state_flops[3]/q (dff_207)                    0.00       0.11 f
  state_reg/state<3> (statereg)                           0.00       0.11 f
  fsm_logic/state<3> (statelogic)                         0.00       0.11 f
  fsm_logic/U41/Y (INVX1)                                 0.01       0.11 r
  fsm_logic/U147/Y (NAND2X1)                              0.01       0.12 f
  fsm_logic/U64/Y (AND2X2)                                0.04       0.16 f
  fsm_logic/U65/Y (INVX1)                                 0.00       0.16 r
  fsm_logic/U172/Y (AOI21X1)                              0.02       0.18 f
  fsm_logic/U57/Y (BUFX2)                                 0.03       0.21 f
  fsm_logic/U76/Y (AND2X2)                                0.03       0.24 f
  fsm_logic/U77/Y (INVX1)                                 0.01       0.25 r
  fsm_logic/enable (statelogic)                           0.00       0.25 r
  U380/Y (AND2X2)                                         0.03       0.28 r
  U130/Y (NAND2X1)                                        0.01       0.29 f
  U272/Y (BUFX2)                                          0.04       0.33 f
  U129/Y (NAND3X1)                                        0.03       0.36 r
  U379/Y (INVX1)                                          0.03       0.39 f
  U461/Y (AOI21X1)                                        0.04       0.42 r
  U243/Y (BUFX2)                                          0.03       0.46 r
  U202/Y (AND2X2)                                         0.03       0.49 r
  U197/Y (INVX1)                                          0.02       0.51 f
  c0/enable (cache_cache_id0)                             0.00       0.51 f
  c0/U168/Y (AND2X2)                                      0.04       0.54 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.54 f
  c0/mem_tg/U519/Y (OR2X2)                                0.04       0.58 f
  c0/mem_tg/U521/Y (INVX1)                                0.00       0.58 r
  c0/mem_tg/U852/Y (AND2X2)                               0.04       0.62 r
  c0/mem_tg/data_out<2> (memc_Size5_1)                    0.00       0.62 r
  c0/U15/Y (XOR2X1)                                       0.03       0.65 f
  c0/U156/Y (INVX1)                                       0.00       0.66 r
  c0/U157/Y (INVX1)                                       0.01       0.67 f
  c0/U29/Y (OR2X2)                                        0.04       0.71 f
  c0/U18/Y (OR2X2)                                        0.05       0.75 f
  c0/U17/Y (OR2X2)                                        0.05       0.80 f
  c0/U88/Y (AND2X2)                                       0.04       0.84 f
  c0/U89/Y (INVX1)                                        0.00       0.83 r
  c0/U173/Y (AND2X2)                                      0.03       0.87 r
  c0/mem_w0/write (memc_Size16_7)                         0.00       0.87 r
  c0/mem_w0/U145/Y (OR2X2)                                0.04       0.91 r
  c0/mem_w0/U146/Y (INVX1)                                0.02       0.93 f
  c0/mem_w0/U3/Y (INVX1)                                  0.00       0.93 r
  c0/mem_w0/U118/Y (INVX1)                                0.02       0.95 f
  c0/mem_w0/U923/Y (AND2X2)                               0.04       0.99 f
  c0/mem_w0/data_out<11> (memc_Size16_7)                  0.00       0.99 f
  c0/U203/Y (AOI22X1)                                     0.03       1.03 r
  c0/U102/Y (INVX1)                                       0.02       1.05 f
  c0/U103/Y (INVX1)                                       0.00       1.05 r
  c0/U78/Y (AND2X2)                                       0.03       1.08 r
  c0/U79/Y (INVX1)                                        0.01       1.09 f
  c0/data_out<11> (cache_cache_id0)                       0.00       1.09 f
  U237/Y (AND2X2)                                         0.03       1.12 f
  U238/Y (INVX1)                                          0.00       1.12 r
  U438/Y (OAI21X1)                                        0.01       1.13 f
  U361/Y (INVX1)                                          0.00       1.13 r
  U362/Y (INVX1)                                          0.02       1.15 f
  mem/data_in<11> (four_bank_mem)                         0.00       1.15 f
  mem/m3/data_in<11> (final_memory_0)                     0.00       1.15 f
  mem/m3/reg1[11]/d (dff_24)                              0.00       1.15 f
  mem/m3/reg1[11]/U4/Y (AND2X2)                           0.04       1.19 f
  mem/m3/reg1[11]/state_reg/D (DFFPOSX1)                  0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m3/reg1[11]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m3/reg1[15]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  state_reg/state_flops[3]/q (dff_207)                    0.00       0.11 f
  state_reg/state<3> (statereg)                           0.00       0.11 f
  fsm_logic/state<3> (statelogic)                         0.00       0.11 f
  fsm_logic/U41/Y (INVX1)                                 0.01       0.11 r
  fsm_logic/U147/Y (NAND2X1)                              0.01       0.12 f
  fsm_logic/U64/Y (AND2X2)                                0.04       0.16 f
  fsm_logic/U65/Y (INVX1)                                 0.00       0.16 r
  fsm_logic/U172/Y (AOI21X1)                              0.02       0.18 f
  fsm_logic/U57/Y (BUFX2)                                 0.03       0.21 f
  fsm_logic/U76/Y (AND2X2)                                0.03       0.24 f
  fsm_logic/U77/Y (INVX1)                                 0.01       0.25 r
  fsm_logic/enable (statelogic)                           0.00       0.25 r
  U380/Y (AND2X2)                                         0.03       0.28 r
  U130/Y (NAND2X1)                                        0.01       0.29 f
  U272/Y (BUFX2)                                          0.04       0.33 f
  U129/Y (NAND3X1)                                        0.03       0.36 r
  U379/Y (INVX1)                                          0.03       0.39 f
  U461/Y (AOI21X1)                                        0.04       0.42 r
  U243/Y (BUFX2)                                          0.03       0.46 r
  U202/Y (AND2X2)                                         0.03       0.49 r
  U197/Y (INVX1)                                          0.02       0.51 f
  c0/enable (cache_cache_id0)                             0.00       0.51 f
  c0/U168/Y (AND2X2)                                      0.04       0.54 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.54 f
  c0/mem_tg/U519/Y (OR2X2)                                0.04       0.58 f
  c0/mem_tg/U521/Y (INVX1)                                0.00       0.58 r
  c0/mem_tg/U852/Y (AND2X2)                               0.04       0.62 r
  c0/mem_tg/data_out<2> (memc_Size5_1)                    0.00       0.62 r
  c0/U15/Y (XOR2X1)                                       0.03       0.65 f
  c0/U156/Y (INVX1)                                       0.00       0.66 r
  c0/U157/Y (INVX1)                                       0.01       0.67 f
  c0/U29/Y (OR2X2)                                        0.04       0.71 f
  c0/U18/Y (OR2X2)                                        0.05       0.75 f
  c0/U17/Y (OR2X2)                                        0.05       0.80 f
  c0/U88/Y (AND2X2)                                       0.04       0.84 f
  c0/U90/Y (INVX1)                                        0.00       0.83 r
  c0/U171/Y (AND2X2)                                      0.04       0.87 r
  c0/mem_w2/write (memc_Size16_5)                         0.00       0.87 r
  c0/mem_w2/U825/Y (OR2X2)                                0.04       0.91 r
  c0/mem_w2/U827/Y (INVX1)                                0.02       0.94 f
  c0/mem_w2/U1551/Y (AND2X2)                              0.04       0.98 f
  c0/mem_w2/data_out<15> (memc_Size16_5)                  0.00       0.98 f
  c0/U210/Y (AOI22X1)                                     0.04       1.02 r
  c0/U44/Y (BUFX2)                                        0.04       1.05 r
  c0/U86/Y (AND2X2)                                       0.03       1.08 r
  c0/U87/Y (INVX1)                                        0.01       1.10 f
  c0/data_out<15> (cache_cache_id0)                       0.00       1.10 f
  U269/Y (AND2X2)                                         0.03       1.13 f
  U271/Y (INVX1)                                          0.00       1.13 r
  U391/Y (OAI21X1)                                        0.02       1.15 f
  mem/data_in<15> (four_bank_mem)                         0.00       1.15 f
  mem/m3/data_in<15> (final_memory_0)                     0.00       1.15 f
  mem/m3/reg1[15]/d (dff_20)                              0.00       1.15 f
  mem/m3/reg1[15]/U4/Y (AND2X2)                           0.03       1.18 f
  mem/m3/reg1[15]/state_reg/D (DFFPOSX1)                  0.00       1.18 f
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m3/reg1[15]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[11]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  state_reg/state_flops[3]/q (dff_207)                    0.00       0.11 f
  state_reg/state<3> (statereg)                           0.00       0.11 f
  fsm_logic/state<3> (statelogic)                         0.00       0.11 f
  fsm_logic/U41/Y (INVX1)                                 0.01       0.11 r
  fsm_logic/U147/Y (NAND2X1)                              0.01       0.12 f
  fsm_logic/U64/Y (AND2X2)                                0.04       0.16 f
  fsm_logic/U65/Y (INVX1)                                 0.00       0.16 r
  fsm_logic/U172/Y (AOI21X1)                              0.02       0.18 f
  fsm_logic/U57/Y (BUFX2)                                 0.03       0.21 f
  fsm_logic/U76/Y (AND2X2)                                0.03       0.24 f
  fsm_logic/U77/Y (INVX1)                                 0.01       0.25 r
  fsm_logic/enable (statelogic)                           0.00       0.25 r
  U380/Y (AND2X2)                                         0.03       0.28 r
  U130/Y (NAND2X1)                                        0.01       0.29 f
  U272/Y (BUFX2)                                          0.04       0.33 f
  U129/Y (NAND3X1)                                        0.03       0.36 r
  U379/Y (INVX1)                                          0.03       0.39 f
  U461/Y (AOI21X1)                                        0.04       0.42 r
  U243/Y (BUFX2)                                          0.03       0.46 r
  U202/Y (AND2X2)                                         0.03       0.49 r
  U197/Y (INVX1)                                          0.02       0.51 f
  c0/enable (cache_cache_id0)                             0.00       0.51 f
  c0/U168/Y (AND2X2)                                      0.04       0.54 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.54 f
  c0/mem_tg/U519/Y (OR2X2)                                0.04       0.58 f
  c0/mem_tg/U521/Y (INVX1)                                0.00       0.58 r
  c0/mem_tg/U852/Y (AND2X2)                               0.04       0.62 r
  c0/mem_tg/data_out<2> (memc_Size5_1)                    0.00       0.62 r
  c0/U15/Y (XOR2X1)                                       0.03       0.65 f
  c0/U156/Y (INVX1)                                       0.00       0.66 r
  c0/U157/Y (INVX1)                                       0.01       0.67 f
  c0/U29/Y (OR2X2)                                        0.04       0.71 f
  c0/U18/Y (OR2X2)                                        0.05       0.75 f
  c0/U17/Y (OR2X2)                                        0.05       0.80 f
  c0/U88/Y (AND2X2)                                       0.04       0.84 f
  c0/U89/Y (INVX1)                                        0.00       0.83 r
  c0/U173/Y (AND2X2)                                      0.03       0.87 r
  c0/mem_w0/write (memc_Size16_7)                         0.00       0.87 r
  c0/mem_w0/U145/Y (OR2X2)                                0.04       0.91 r
  c0/mem_w0/U146/Y (INVX1)                                0.02       0.93 f
  c0/mem_w0/U3/Y (INVX1)                                  0.00       0.93 r
  c0/mem_w0/U118/Y (INVX1)                                0.02       0.95 f
  c0/mem_w0/U923/Y (AND2X2)                               0.04       0.99 f
  c0/mem_w0/data_out<11> (memc_Size16_7)                  0.00       0.99 f
  c0/U203/Y (AOI22X1)                                     0.03       1.03 r
  c0/U102/Y (INVX1)                                       0.02       1.05 f
  c0/U103/Y (INVX1)                                       0.00       1.05 r
  c0/U78/Y (AND2X2)                                       0.03       1.08 r
  c0/U79/Y (INVX1)                                        0.01       1.09 f
  c0/data_out<11> (cache_cache_id0)                       0.00       1.09 f
  U237/Y (AND2X2)                                         0.03       1.12 f
  U238/Y (INVX1)                                          0.00       1.12 r
  U438/Y (OAI21X1)                                        0.01       1.13 f
  U361/Y (INVX1)                                          0.00       1.13 r
  U362/Y (INVX1)                                          0.02       1.15 f
  mem/data_in<11> (four_bank_mem)                         0.00       1.15 f
  mem/m0/data_in<11> (final_memory_3)                     0.00       1.15 f
  mem/m0/reg1[11]/d (dff_180)                             0.00       1.15 f
  mem/m0/reg1[11]/U4/Y (AND2X2)                           0.04       1.19 f
  mem/m0/reg1[11]/state_reg/D (DFFPOSX1)                  0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[11]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m1/reg1[11]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  state_reg/state_flops[3]/q (dff_207)                    0.00       0.11 f
  state_reg/state<3> (statereg)                           0.00       0.11 f
  fsm_logic/state<3> (statelogic)                         0.00       0.11 f
  fsm_logic/U41/Y (INVX1)                                 0.01       0.11 r
  fsm_logic/U147/Y (NAND2X1)                              0.01       0.12 f
  fsm_logic/U64/Y (AND2X2)                                0.04       0.16 f
  fsm_logic/U65/Y (INVX1)                                 0.00       0.16 r
  fsm_logic/U172/Y (AOI21X1)                              0.02       0.18 f
  fsm_logic/U57/Y (BUFX2)                                 0.03       0.21 f
  fsm_logic/U76/Y (AND2X2)                                0.03       0.24 f
  fsm_logic/U77/Y (INVX1)                                 0.01       0.25 r
  fsm_logic/enable (statelogic)                           0.00       0.25 r
  U380/Y (AND2X2)                                         0.03       0.28 r
  U130/Y (NAND2X1)                                        0.01       0.29 f
  U272/Y (BUFX2)                                          0.04       0.33 f
  U129/Y (NAND3X1)                                        0.03       0.36 r
  U379/Y (INVX1)                                          0.03       0.39 f
  U461/Y (AOI21X1)                                        0.04       0.42 r
  U243/Y (BUFX2)                                          0.03       0.46 r
  U202/Y (AND2X2)                                         0.03       0.49 r
  U197/Y (INVX1)                                          0.02       0.51 f
  c0/enable (cache_cache_id0)                             0.00       0.51 f
  c0/U168/Y (AND2X2)                                      0.04       0.54 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.54 f
  c0/mem_tg/U519/Y (OR2X2)                                0.04       0.58 f
  c0/mem_tg/U521/Y (INVX1)                                0.00       0.58 r
  c0/mem_tg/U852/Y (AND2X2)                               0.04       0.62 r
  c0/mem_tg/data_out<2> (memc_Size5_1)                    0.00       0.62 r
  c0/U15/Y (XOR2X1)                                       0.03       0.65 f
  c0/U156/Y (INVX1)                                       0.00       0.66 r
  c0/U157/Y (INVX1)                                       0.01       0.67 f
  c0/U29/Y (OR2X2)                                        0.04       0.71 f
  c0/U18/Y (OR2X2)                                        0.05       0.75 f
  c0/U17/Y (OR2X2)                                        0.05       0.80 f
  c0/U88/Y (AND2X2)                                       0.04       0.84 f
  c0/U89/Y (INVX1)                                        0.00       0.83 r
  c0/U173/Y (AND2X2)                                      0.03       0.87 r
  c0/mem_w0/write (memc_Size16_7)                         0.00       0.87 r
  c0/mem_w0/U145/Y (OR2X2)                                0.04       0.91 r
  c0/mem_w0/U146/Y (INVX1)                                0.02       0.93 f
  c0/mem_w0/U3/Y (INVX1)                                  0.00       0.93 r
  c0/mem_w0/U118/Y (INVX1)                                0.02       0.95 f
  c0/mem_w0/U923/Y (AND2X2)                               0.04       0.99 f
  c0/mem_w0/data_out<11> (memc_Size16_7)                  0.00       0.99 f
  c0/U203/Y (AOI22X1)                                     0.03       1.03 r
  c0/U102/Y (INVX1)                                       0.02       1.05 f
  c0/U103/Y (INVX1)                                       0.00       1.05 r
  c0/U78/Y (AND2X2)                                       0.03       1.08 r
  c0/U79/Y (INVX1)                                        0.01       1.09 f
  c0/data_out<11> (cache_cache_id0)                       0.00       1.09 f
  U237/Y (AND2X2)                                         0.03       1.12 f
  U238/Y (INVX1)                                          0.00       1.12 r
  U438/Y (OAI21X1)                                        0.01       1.13 f
  U361/Y (INVX1)                                          0.00       1.13 r
  U362/Y (INVX1)                                          0.02       1.15 f
  mem/data_in<11> (four_bank_mem)                         0.00       1.15 f
  mem/m1/data_in<11> (final_memory_2)                     0.00       1.15 f
  mem/m1/reg1[11]/d (dff_126)                             0.00       1.15 f
  mem/m1/reg1[11]/U4/Y (AND2X2)                           0.04       1.19 f
  mem/m1/reg1[11]/state_reg/D (DFFPOSX1)                  0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m1/reg1[11]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m2/reg1[11]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  state_reg/state_flops[3]/q (dff_207)                    0.00       0.11 f
  state_reg/state<3> (statereg)                           0.00       0.11 f
  fsm_logic/state<3> (statelogic)                         0.00       0.11 f
  fsm_logic/U41/Y (INVX1)                                 0.01       0.11 r
  fsm_logic/U147/Y (NAND2X1)                              0.01       0.12 f
  fsm_logic/U64/Y (AND2X2)                                0.04       0.16 f
  fsm_logic/U65/Y (INVX1)                                 0.00       0.16 r
  fsm_logic/U172/Y (AOI21X1)                              0.02       0.18 f
  fsm_logic/U57/Y (BUFX2)                                 0.03       0.21 f
  fsm_logic/U76/Y (AND2X2)                                0.03       0.24 f
  fsm_logic/U77/Y (INVX1)                                 0.01       0.25 r
  fsm_logic/enable (statelogic)                           0.00       0.25 r
  U380/Y (AND2X2)                                         0.03       0.28 r
  U130/Y (NAND2X1)                                        0.01       0.29 f
  U272/Y (BUFX2)                                          0.04       0.33 f
  U129/Y (NAND3X1)                                        0.03       0.36 r
  U379/Y (INVX1)                                          0.03       0.39 f
  U461/Y (AOI21X1)                                        0.04       0.42 r
  U243/Y (BUFX2)                                          0.03       0.46 r
  U202/Y (AND2X2)                                         0.03       0.49 r
  U197/Y (INVX1)                                          0.02       0.51 f
  c0/enable (cache_cache_id0)                             0.00       0.51 f
  c0/U168/Y (AND2X2)                                      0.04       0.54 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.54 f
  c0/mem_tg/U519/Y (OR2X2)                                0.04       0.58 f
  c0/mem_tg/U521/Y (INVX1)                                0.00       0.58 r
  c0/mem_tg/U852/Y (AND2X2)                               0.04       0.62 r
  c0/mem_tg/data_out<2> (memc_Size5_1)                    0.00       0.62 r
  c0/U15/Y (XOR2X1)                                       0.03       0.65 f
  c0/U156/Y (INVX1)                                       0.00       0.66 r
  c0/U157/Y (INVX1)                                       0.01       0.67 f
  c0/U29/Y (OR2X2)                                        0.04       0.71 f
  c0/U18/Y (OR2X2)                                        0.05       0.75 f
  c0/U17/Y (OR2X2)                                        0.05       0.80 f
  c0/U88/Y (AND2X2)                                       0.04       0.84 f
  c0/U89/Y (INVX1)                                        0.00       0.83 r
  c0/U173/Y (AND2X2)                                      0.03       0.87 r
  c0/mem_w0/write (memc_Size16_7)                         0.00       0.87 r
  c0/mem_w0/U145/Y (OR2X2)                                0.04       0.91 r
  c0/mem_w0/U146/Y (INVX1)                                0.02       0.93 f
  c0/mem_w0/U3/Y (INVX1)                                  0.00       0.93 r
  c0/mem_w0/U118/Y (INVX1)                                0.02       0.95 f
  c0/mem_w0/U923/Y (AND2X2)                               0.04       0.99 f
  c0/mem_w0/data_out<11> (memc_Size16_7)                  0.00       0.99 f
  c0/U203/Y (AOI22X1)                                     0.03       1.03 r
  c0/U102/Y (INVX1)                                       0.02       1.05 f
  c0/U103/Y (INVX1)                                       0.00       1.05 r
  c0/U78/Y (AND2X2)                                       0.03       1.08 r
  c0/U79/Y (INVX1)                                        0.01       1.09 f
  c0/data_out<11> (cache_cache_id0)                       0.00       1.09 f
  U237/Y (AND2X2)                                         0.03       1.12 f
  U238/Y (INVX1)                                          0.00       1.12 r
  U438/Y (OAI21X1)                                        0.01       1.13 f
  U361/Y (INVX1)                                          0.00       1.13 r
  U362/Y (INVX1)                                          0.02       1.15 f
  mem/data_in<11> (four_bank_mem)                         0.00       1.15 f
  mem/m2/data_in<11> (final_memory_1)                     0.00       1.15 f
  mem/m2/reg1[11]/d (dff_75)                              0.00       1.15 f
  mem/m2/reg1[11]/U4/Y (AND2X2)                           0.04       1.19 f
  mem/m2/reg1[11]/state_reg/D (DFFPOSX1)                  0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m2/reg1[11]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[2]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  state_reg/state_flops[3]/q (dff_207)                    0.00       0.11 f
  state_reg/state<3> (statereg)                           0.00       0.11 f
  fsm_logic/state<3> (statelogic)                         0.00       0.11 f
  fsm_logic/U41/Y (INVX1)                                 0.01       0.11 r
  fsm_logic/U147/Y (NAND2X1)                              0.01       0.12 f
  fsm_logic/U64/Y (AND2X2)                                0.04       0.16 f
  fsm_logic/U65/Y (INVX1)                                 0.00       0.16 r
  fsm_logic/U172/Y (AOI21X1)                              0.02       0.18 f
  fsm_logic/U57/Y (BUFX2)                                 0.03       0.21 f
  fsm_logic/U76/Y (AND2X2)                                0.03       0.24 f
  fsm_logic/U77/Y (INVX1)                                 0.01       0.25 r
  fsm_logic/enable (statelogic)                           0.00       0.25 r
  U380/Y (AND2X2)                                         0.03       0.28 r
  U130/Y (NAND2X1)                                        0.01       0.29 f
  U272/Y (BUFX2)                                          0.04       0.33 f
  U129/Y (NAND3X1)                                        0.03       0.36 r
  U379/Y (INVX1)                                          0.03       0.39 f
  U461/Y (AOI21X1)                                        0.04       0.42 r
  U243/Y (BUFX2)                                          0.03       0.46 r
  U202/Y (AND2X2)                                         0.03       0.49 r
  U197/Y (INVX1)                                          0.02       0.51 f
  c0/enable (cache_cache_id0)                             0.00       0.51 f
  c0/U168/Y (AND2X2)                                      0.04       0.54 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.54 f
  c0/mem_tg/U519/Y (OR2X2)                                0.04       0.58 f
  c0/mem_tg/U521/Y (INVX1)                                0.00       0.58 r
  c0/mem_tg/U852/Y (AND2X2)                               0.04       0.62 r
  c0/mem_tg/data_out<2> (memc_Size5_1)                    0.00       0.62 r
  c0/U15/Y (XOR2X1)                                       0.03       0.65 f
  c0/U156/Y (INVX1)                                       0.00       0.66 r
  c0/U157/Y (INVX1)                                       0.01       0.67 f
  c0/U29/Y (OR2X2)                                        0.04       0.71 f
  c0/U18/Y (OR2X2)                                        0.05       0.75 f
  c0/U17/Y (OR2X2)                                        0.05       0.80 f
  c0/U88/Y (AND2X2)                                       0.04       0.84 f
  c0/U89/Y (INVX1)                                        0.00       0.83 r
  c0/U173/Y (AND2X2)                                      0.03       0.87 r
  c0/mem_w0/write (memc_Size16_7)                         0.00       0.87 r
  c0/mem_w0/U145/Y (OR2X2)                                0.04       0.91 r
  c0/mem_w0/U146/Y (INVX1)                                0.02       0.93 f
  c0/mem_w0/U3/Y (INVX1)                                  0.00       0.93 r
  c0/mem_w0/U118/Y (INVX1)                                0.02       0.95 f
  c0/mem_w0/U914/Y (AND2X2)                               0.04       0.99 f
  c0/mem_w0/data_out<2> (memc_Size16_7)                   0.00       0.99 f
  c0/U185/Y (AOI22X1)                                     0.03       1.03 r
  c0/U108/Y (INVX1)                                       0.02       1.05 f
  c0/U109/Y (INVX1)                                       0.00       1.05 r
  c0/U64/Y (AND2X2)                                       0.03       1.08 r
  c0/U65/Y (INVX1)                                        0.01       1.09 f
  c0/data_out<2> (cache_cache_id0)                        0.00       1.09 f
  U225/Y (AND2X2)                                         0.03       1.12 f
  U226/Y (INVX1)                                          0.00       1.12 r
  U429/Y (OAI21X1)                                        0.01       1.13 f
  U325/Y (INVX1)                                          0.00       1.13 r
  U326/Y (INVX1)                                          0.02       1.15 f
  mem/data_in<2> (four_bank_mem)                          0.00       1.15 f
  mem/m0/data_in<2> (final_memory_3)                      0.00       1.15 f
  mem/m0/reg1[2]/d (dff_171)                              0.00       1.15 f
  mem/m0/reg1[2]/U4/Y (AND2X2)                            0.04       1.19 f
  mem/m0/reg1[2]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[2]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m1/reg1[2]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  state_reg/state_flops[3]/q (dff_207)                    0.00       0.11 f
  state_reg/state<3> (statereg)                           0.00       0.11 f
  fsm_logic/state<3> (statelogic)                         0.00       0.11 f
  fsm_logic/U41/Y (INVX1)                                 0.01       0.11 r
  fsm_logic/U147/Y (NAND2X1)                              0.01       0.12 f
  fsm_logic/U64/Y (AND2X2)                                0.04       0.16 f
  fsm_logic/U65/Y (INVX1)                                 0.00       0.16 r
  fsm_logic/U172/Y (AOI21X1)                              0.02       0.18 f
  fsm_logic/U57/Y (BUFX2)                                 0.03       0.21 f
  fsm_logic/U76/Y (AND2X2)                                0.03       0.24 f
  fsm_logic/U77/Y (INVX1)                                 0.01       0.25 r
  fsm_logic/enable (statelogic)                           0.00       0.25 r
  U380/Y (AND2X2)                                         0.03       0.28 r
  U130/Y (NAND2X1)                                        0.01       0.29 f
  U272/Y (BUFX2)                                          0.04       0.33 f
  U129/Y (NAND3X1)                                        0.03       0.36 r
  U379/Y (INVX1)                                          0.03       0.39 f
  U461/Y (AOI21X1)                                        0.04       0.42 r
  U243/Y (BUFX2)                                          0.03       0.46 r
  U202/Y (AND2X2)                                         0.03       0.49 r
  U197/Y (INVX1)                                          0.02       0.51 f
  c0/enable (cache_cache_id0)                             0.00       0.51 f
  c0/U168/Y (AND2X2)                                      0.04       0.54 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.54 f
  c0/mem_tg/U519/Y (OR2X2)                                0.04       0.58 f
  c0/mem_tg/U521/Y (INVX1)                                0.00       0.58 r
  c0/mem_tg/U852/Y (AND2X2)                               0.04       0.62 r
  c0/mem_tg/data_out<2> (memc_Size5_1)                    0.00       0.62 r
  c0/U15/Y (XOR2X1)                                       0.03       0.65 f
  c0/U156/Y (INVX1)                                       0.00       0.66 r
  c0/U157/Y (INVX1)                                       0.01       0.67 f
  c0/U29/Y (OR2X2)                                        0.04       0.71 f
  c0/U18/Y (OR2X2)                                        0.05       0.75 f
  c0/U17/Y (OR2X2)                                        0.05       0.80 f
  c0/U88/Y (AND2X2)                                       0.04       0.84 f
  c0/U89/Y (INVX1)                                        0.00       0.83 r
  c0/U173/Y (AND2X2)                                      0.03       0.87 r
  c0/mem_w0/write (memc_Size16_7)                         0.00       0.87 r
  c0/mem_w0/U145/Y (OR2X2)                                0.04       0.91 r
  c0/mem_w0/U146/Y (INVX1)                                0.02       0.93 f
  c0/mem_w0/U3/Y (INVX1)                                  0.00       0.93 r
  c0/mem_w0/U118/Y (INVX1)                                0.02       0.95 f
  c0/mem_w0/U914/Y (AND2X2)                               0.04       0.99 f
  c0/mem_w0/data_out<2> (memc_Size16_7)                   0.00       0.99 f
  c0/U185/Y (AOI22X1)                                     0.03       1.03 r
  c0/U108/Y (INVX1)                                       0.02       1.05 f
  c0/U109/Y (INVX1)                                       0.00       1.05 r
  c0/U64/Y (AND2X2)                                       0.03       1.08 r
  c0/U65/Y (INVX1)                                        0.01       1.09 f
  c0/data_out<2> (cache_cache_id0)                        0.00       1.09 f
  U225/Y (AND2X2)                                         0.03       1.12 f
  U226/Y (INVX1)                                          0.00       1.12 r
  U429/Y (OAI21X1)                                        0.01       1.13 f
  U325/Y (INVX1)                                          0.00       1.13 r
  U326/Y (INVX1)                                          0.02       1.15 f
  mem/data_in<2> (four_bank_mem)                          0.00       1.15 f
  mem/m1/data_in<2> (final_memory_2)                      0.00       1.15 f
  mem/m1/reg1[2]/d (dff_135)                              0.00       1.15 f
  mem/m1/reg1[2]/U4/Y (AND2X2)                            0.04       1.19 f
  mem/m1/reg1[2]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m1/reg1[2]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m2/reg1[2]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  state_reg/state_flops[3]/q (dff_207)                    0.00       0.11 f
  state_reg/state<3> (statereg)                           0.00       0.11 f
  fsm_logic/state<3> (statelogic)                         0.00       0.11 f
  fsm_logic/U41/Y (INVX1)                                 0.01       0.11 r
  fsm_logic/U147/Y (NAND2X1)                              0.01       0.12 f
  fsm_logic/U64/Y (AND2X2)                                0.04       0.16 f
  fsm_logic/U65/Y (INVX1)                                 0.00       0.16 r
  fsm_logic/U172/Y (AOI21X1)                              0.02       0.18 f
  fsm_logic/U57/Y (BUFX2)                                 0.03       0.21 f
  fsm_logic/U76/Y (AND2X2)                                0.03       0.24 f
  fsm_logic/U77/Y (INVX1)                                 0.01       0.25 r
  fsm_logic/enable (statelogic)                           0.00       0.25 r
  U380/Y (AND2X2)                                         0.03       0.28 r
  U130/Y (NAND2X1)                                        0.01       0.29 f
  U272/Y (BUFX2)                                          0.04       0.33 f
  U129/Y (NAND3X1)                                        0.03       0.36 r
  U379/Y (INVX1)                                          0.03       0.39 f
  U461/Y (AOI21X1)                                        0.04       0.42 r
  U243/Y (BUFX2)                                          0.03       0.46 r
  U202/Y (AND2X2)                                         0.03       0.49 r
  U197/Y (INVX1)                                          0.02       0.51 f
  c0/enable (cache_cache_id0)                             0.00       0.51 f
  c0/U168/Y (AND2X2)                                      0.04       0.54 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.54 f
  c0/mem_tg/U519/Y (OR2X2)                                0.04       0.58 f
  c0/mem_tg/U521/Y (INVX1)                                0.00       0.58 r
  c0/mem_tg/U852/Y (AND2X2)                               0.04       0.62 r
  c0/mem_tg/data_out<2> (memc_Size5_1)                    0.00       0.62 r
  c0/U15/Y (XOR2X1)                                       0.03       0.65 f
  c0/U156/Y (INVX1)                                       0.00       0.66 r
  c0/U157/Y (INVX1)                                       0.01       0.67 f
  c0/U29/Y (OR2X2)                                        0.04       0.71 f
  c0/U18/Y (OR2X2)                                        0.05       0.75 f
  c0/U17/Y (OR2X2)                                        0.05       0.80 f
  c0/U88/Y (AND2X2)                                       0.04       0.84 f
  c0/U89/Y (INVX1)                                        0.00       0.83 r
  c0/U173/Y (AND2X2)                                      0.03       0.87 r
  c0/mem_w0/write (memc_Size16_7)                         0.00       0.87 r
  c0/mem_w0/U145/Y (OR2X2)                                0.04       0.91 r
  c0/mem_w0/U146/Y (INVX1)                                0.02       0.93 f
  c0/mem_w0/U3/Y (INVX1)                                  0.00       0.93 r
  c0/mem_w0/U118/Y (INVX1)                                0.02       0.95 f
  c0/mem_w0/U914/Y (AND2X2)                               0.04       0.99 f
  c0/mem_w0/data_out<2> (memc_Size16_7)                   0.00       0.99 f
  c0/U185/Y (AOI22X1)                                     0.03       1.03 r
  c0/U108/Y (INVX1)                                       0.02       1.05 f
  c0/U109/Y (INVX1)                                       0.00       1.05 r
  c0/U64/Y (AND2X2)                                       0.03       1.08 r
  c0/U65/Y (INVX1)                                        0.01       1.09 f
  c0/data_out<2> (cache_cache_id0)                        0.00       1.09 f
  U225/Y (AND2X2)                                         0.03       1.12 f
  U226/Y (INVX1)                                          0.00       1.12 r
  U429/Y (OAI21X1)                                        0.01       1.13 f
  U325/Y (INVX1)                                          0.00       1.13 r
  U326/Y (INVX1)                                          0.02       1.15 f
  mem/data_in<2> (four_bank_mem)                          0.00       1.15 f
  mem/m2/data_in<2> (final_memory_1)                      0.00       1.15 f
  mem/m2/reg1[2]/d (dff_84)                               0.00       1.15 f
  mem/m2/reg1[2]/U4/Y (AND2X2)                            0.04       1.19 f
  mem/m2/reg1[2]/state_reg/D (DFFPOSX1)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m2/reg1[2]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


1
