{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 16:32:57 2016 " "Info: Processing started: Wed Dec 07 16:32:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Controller -c Controller " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Controller EP2C20Q240C8 " "Info: Selected device EP2C20Q240C8 for design \"Controller\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1 MHz " "Info: Assuming a global fmax requirement of 1 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0}
{ "Info" "IFSAC_FSAC_PINS_MISSING_LOCATION_INFO" "11 102 " "Info: No exact pin location assignment(s) for 11 pins of 102 total pins" { { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "IM\[25\] " "Info: Pin IM\[25\] not assigned to an exact location on the device" {  } { { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { -256 856 1032 -240 "IM\[31..0\]" "" } { 0 32 80 12 "IM\[15..0\]" "" } { -232 768 1040 -216 "IM\[22..21\]" "" } { 40 768 1344 56 "IM\[15..0\]" "" } { -112 768 827 -96 "IM\[12..11\]" "" } { -200 800 1032 -184 "IM\[17..16\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "IM\[25\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { IM[25] } "NODE_NAME" } "" } } { "E:/Controller/Controller.fld" "" { Floorplan "E:/Controller/Controller.fld" "" "" { IM[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "IM\[24\] " "Info: Pin IM\[24\] not assigned to an exact location on the device" {  } { { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { -256 856 1032 -240 "IM\[31..0\]" "" } { 0 32 80 12 "IM\[15..0\]" "" } { -232 768 1040 -216 "IM\[22..21\]" "" } { 40 768 1344 56 "IM\[15..0\]" "" } { -112 768 827 -96 "IM\[12..11\]" "" } { -200 800 1032 -184 "IM\[17..16\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "IM\[24\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { IM[24] } "NODE_NAME" } "" } } { "E:/Controller/Controller.fld" "" { Floorplan "E:/Controller/Controller.fld" "" "" { IM[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "IM\[23\] " "Info: Pin IM\[23\] not assigned to an exact location on the device" {  } { { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { -256 856 1032 -240 "IM\[31..0\]" "" } { 0 32 80 12 "IM\[15..0\]" "" } { -232 768 1040 -216 "IM\[22..21\]" "" } { 40 768 1344 56 "IM\[15..0\]" "" } { -112 768 827 -96 "IM\[12..11\]" "" } { -200 800 1032 -184 "IM\[17..16\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "IM\[23\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { IM[23] } "NODE_NAME" } "" } } { "E:/Controller/Controller.fld" "" { Floorplan "E:/Controller/Controller.fld" "" "" { IM[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "IM\[20\] " "Info: Pin IM\[20\] not assigned to an exact location on the device" {  } { { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { -256 856 1032 -240 "IM\[31..0\]" "" } { 0 32 80 12 "IM\[15..0\]" "" } { -232 768 1040 -216 "IM\[22..21\]" "" } { 40 768 1344 56 "IM\[15..0\]" "" } { -112 768 827 -96 "IM\[12..11\]" "" } { -200 800 1032 -184 "IM\[17..16\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "IM\[20\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { IM[20] } "NODE_NAME" } "" } } { "E:/Controller/Controller.fld" "" { Floorplan "E:/Controller/Controller.fld" "" "" { IM[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "IM\[19\] " "Info: Pin IM\[19\] not assigned to an exact location on the device" {  } { { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { -256 856 1032 -240 "IM\[31..0\]" "" } { 0 32 80 12 "IM\[15..0\]" "" } { -232 768 1040 -216 "IM\[22..21\]" "" } { 40 768 1344 56 "IM\[15..0\]" "" } { -112 768 827 -96 "IM\[12..11\]" "" } { -200 800 1032 -184 "IM\[17..16\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "IM\[19\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { IM[19] } "NODE_NAME" } "" } } { "E:/Controller/Controller.fld" "" { Floorplan "E:/Controller/Controller.fld" "" "" { IM[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "IM\[18\] " "Info: Pin IM\[18\] not assigned to an exact location on the device" {  } { { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { -256 856 1032 -240 "IM\[31..0\]" "" } { 0 32 80 12 "IM\[15..0\]" "" } { -232 768 1040 -216 "IM\[22..21\]" "" } { 40 768 1344 56 "IM\[15..0\]" "" } { -112 768 827 -96 "IM\[12..11\]" "" } { -200 800 1032 -184 "IM\[17..16\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "IM\[18\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { IM[18] } "NODE_NAME" } "" } } { "E:/Controller/Controller.fld" "" { Floorplan "E:/Controller/Controller.fld" "" "" { IM[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "IM\[15\] " "Info: Pin IM\[15\] not assigned to an exact location on the device" {  } { { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { -256 856 1032 -240 "IM\[31..0\]" "" } { 0 32 80 12 "IM\[15..0\]" "" } { -232 768 1040 -216 "IM\[22..21\]" "" } { 40 768 1344 56 "IM\[15..0\]" "" } { -112 768 827 -96 "IM\[12..11\]" "" } { -200 800 1032 -184 "IM\[17..16\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "IM\[15\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { IM[15] } "NODE_NAME" } "" } } { "E:/Controller/Controller.fld" "" { Floorplan "E:/Controller/Controller.fld" "" "" { IM[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "IM\[14\] " "Info: Pin IM\[14\] not assigned to an exact location on the device" {  } { { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { -256 856 1032 -240 "IM\[31..0\]" "" } { 0 32 80 12 "IM\[15..0\]" "" } { -232 768 1040 -216 "IM\[22..21\]" "" } { 40 768 1344 56 "IM\[15..0\]" "" } { -112 768 827 -96 "IM\[12..11\]" "" } { -200 800 1032 -184 "IM\[17..16\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "IM\[14\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { IM[14] } "NODE_NAME" } "" } } { "E:/Controller/Controller.fld" "" { Floorplan "E:/Controller/Controller.fld" "" "" { IM[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "IM\[13\] " "Info: Pin IM\[13\] not assigned to an exact location on the device" {  } { { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { -256 856 1032 -240 "IM\[31..0\]" "" } { 0 32 80 12 "IM\[15..0\]" "" } { -232 768 1040 -216 "IM\[22..21\]" "" } { 40 768 1344 56 "IM\[15..0\]" "" } { -112 768 827 -96 "IM\[12..11\]" "" } { -200 800 1032 -184 "IM\[17..16\]" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "IM\[13\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { IM[13] } "NODE_NAME" } "" } } { "E:/Controller/Controller.fld" "" { Floorplan "E:/Controller/Controller.fld" "" "" { IM[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "MEMoREG " "Info: Pin MEMoREG not assigned to an exact location on the device" {  } { { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { 96 1992 2160 112 "MEMoREG" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "MEMoREG" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { MEMoREG } "NODE_NAME" } "" } } { "E:/Controller/Controller.fld" "" { Floorplan "E:/Controller/Controller.fld" "" "" { MEMoREG } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "Jump " "Info: Pin Jump not assigned to an exact location on the device" {  } { { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { 320 32 200 336 "Jump" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "Jump" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { Jump } "NODE_NAME" } "" } } { "E:/Controller/Controller.fld" "" { Floorplan "E:/Controller/Controller.fld" "" "" { Jump } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW_CLK (placed in PIN 31 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node SW_CLK (placed in PIN 31 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { -96 96 264 -80 "SW_CLK" "" } { 0 936 992 16 "SW_CLK" "" } { 96 1768 1864 112 "SW_CLK" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "SW_CLK" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { SW_CLK } "NODE_NAME" } "" } } { "E:/Controller/Controller.fld" "" { Floorplan "E:/Controller/Controller.fld" "" "" { SW_CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW_RST (placed in PIN 91 (CLK15, LVDSCLK7p, Input)) " "Info: Automatically promoted node SW_RST (placed in PIN 91 (CLK15, LVDSCLK7p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { -144 96 264 -128 "SW_RST" "" } { -48 946 1064 36 "sw_rst" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "SW_RST" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { SW_RST } "NODE_NAME" } "" } } { "E:/Controller/Controller.fld" "" { Floorplan "E:/Controller/Controller.fld" "" "" { SW_RST } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0 0 "Performing register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0 0 "Completed register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0 0 "Started Fast Input/Output/OE register processing" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0 0 "Finished Fast Input/Output/OE register processing" 0 0}
{ "Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 0 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.30 2 9 0 " "Info: Number of I/O pins in group: 11 (unused VREF, 3.30 VCCIO, 2 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: I/O standards used: LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.30V 16 3 " "Info: I/O bank number 1 does not use VREF pins and has 3.30V VCCIO pins. 16 total pin(s) used --  3 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 9 7 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 9 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 4 14 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 4 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.30V 14 3 " "Info: I/O bank number 4 does not use VREF pins and has 3.30V VCCIO pins. 14 total pin(s) used --  3 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.30V 18 2 " "Info: I/O bank number 5 does not use VREF pins and has 3.30V VCCIO pins. 18 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.30V 11 7 " "Info: I/O bank number 6 does not use VREF pins and has 3.30V VCCIO pins. 11 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.30V 14 2 " "Info: I/O bank number 7 does not use VREF pins and has 3.30V VCCIO pins. 14 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.30V 8 10 " "Info: I/O bank number 8 does not use VREF pins and has 3.30V VCCIO pins. 8 total pin(s) used --  10 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MEMtoREG " "Warning: Node \"MEMtoREG\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "MEMtoREG" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "20.410 ns memory register " "Info: Estimated most critical path is memory to register delay of 20.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_2i01:auto_generated\|ram_block1a22~porta_address_reg0 1 MEM M4K_X41_Y18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y18; Fanout = 1; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_2i01:auto_generated\|ram_block1a22~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a22~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_2i01.tdf" "" { Text "E:/Controller/db/altsyncram_2i01.tdf" 483 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_2i01:auto_generated\|q_a\[22\] 2 MEM M4K_X41_Y18 25 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X41_Y18; Fanout = 25; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_2i01:auto_generated\|q_a\[22\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "3.761 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a22~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|q_a[22] } "NODE_NAME" } "" } } { "db/altsyncram_2i01.tdf" "" { Text "E:/Controller/db/altsyncram_2i01.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.651 ns) 5.899 ns regfile:inst11\|mux_4_to_1:mux1\|out_put\[1\]~260 3 COMB LAB_X32_Y18 1 " "Info: 3: + IC(1.487 ns) + CELL(0.651 ns) = 5.899 ns; Loc. = LAB_X32_Y18; Fanout = 1; COMB Node = 'regfile:inst11\|mux_4_to_1:mux1\|out_put\[1\]~260'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.138 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|q_a[22] regfile:inst11|mux_4_to_1:mux1|out_put[1]~260 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "E:/Controller/mux_4_to_1.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.493 ns) + CELL(0.366 ns) 7.758 ns regfile:inst11\|mux_4_to_1:mux1\|out_put\[1\]~261 4 COMB LAB_X36_Y19 6 " "Info: 4: + IC(1.493 ns) + CELL(0.366 ns) = 7.758 ns; Loc. = LAB_X36_Y19; Fanout = 6; COMB Node = 'regfile:inst11\|mux_4_to_1:mux1\|out_put\[1\]~261'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.859 ns" { regfile:inst11|mux_4_to_1:mux1|out_put[1]~260 regfile:inst11|mux_4_to_1:mux1|out_put[1]~261 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "E:/Controller/mux_4_to_1.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 8.569 ns alu:inst17\|add~1021 5 COMB LAB_X36_Y19 2 " "Info: 5: + IC(0.441 ns) + CELL(0.370 ns) = 8.569 ns; Loc. = LAB_X36_Y19; Fanout = 2; COMB Node = 'alu:inst17\|add~1021'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.811 ns" { regfile:inst11|mux_4_to_1:mux1|out_put[1]~261 alu:inst17|add~1021 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.621 ns) 10.423 ns alu:inst17\|add~1028 6 COMB LAB_X33_Y19 2 " "Info: 6: + IC(1.233 ns) + CELL(0.621 ns) = 10.423 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'alu:inst17\|add~1028'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.854 ns" { alu:inst17|add~1021 alu:inst17|add~1028 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 10.584 ns alu:inst17\|add~1030 7 COMB LAB_X33_Y19 2 " "Info: 7: + IC(0.000 ns) + CELL(0.161 ns) = 10.584 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'alu:inst17\|add~1030'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.161 ns" { alu:inst17|add~1028 alu:inst17|add~1030 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 10.745 ns alu:inst17\|add~1032 8 COMB LAB_X33_Y19 2 " "Info: 8: + IC(0.000 ns) + CELL(0.161 ns) = 10.745 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'alu:inst17\|add~1032'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.161 ns" { alu:inst17|add~1030 alu:inst17|add~1032 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 10.906 ns alu:inst17\|add~1034 9 COMB LAB_X33_Y19 2 " "Info: 9: + IC(0.000 ns) + CELL(0.161 ns) = 10.906 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'alu:inst17\|add~1034'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.161 ns" { alu:inst17|add~1032 alu:inst17|add~1034 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 11.067 ns alu:inst17\|add~1041 10 COMB LAB_X33_Y19 2 " "Info: 10: + IC(0.000 ns) + CELL(0.161 ns) = 11.067 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'alu:inst17\|add~1041'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.161 ns" { alu:inst17|add~1034 alu:inst17|add~1041 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 11.228 ns alu:inst17\|add~1043 11 COMB LAB_X33_Y19 2 " "Info: 11: + IC(0.000 ns) + CELL(0.161 ns) = 11.228 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'alu:inst17\|add~1043'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.161 ns" { alu:inst17|add~1041 alu:inst17|add~1043 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.161 ns) 11.496 ns alu:inst17\|add~1045 12 COMB LAB_X33_Y18 2 " "Info: 12: + IC(0.107 ns) + CELL(0.161 ns) = 11.496 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'alu:inst17\|add~1045'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.268 ns" { alu:inst17|add~1043 alu:inst17|add~1045 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 11.657 ns alu:inst17\|add~1047 13 COMB LAB_X33_Y18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.161 ns) = 11.657 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'alu:inst17\|add~1047'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.161 ns" { alu:inst17|add~1045 alu:inst17|add~1047 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.163 ns alu:inst17\|add~1048 14 COMB LAB_X33_Y18 1 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 12.163 ns; Loc. = LAB_X33_Y18; Fanout = 1; COMB Node = 'alu:inst17\|add~1048'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.506 ns" { alu:inst17|add~1047 alu:inst17|add~1048 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.624 ns) 13.698 ns alu:inst17\|alu_out\[9\]~6806 15 COMB LAB_X32_Y20 1 " "Info: 15: + IC(0.911 ns) + CELL(0.624 ns) = 13.698 ns; Loc. = LAB_X32_Y20; Fanout = 1; COMB Node = 'alu:inst17\|alu_out\[9\]~6806'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.535 ns" { alu:inst17|add~1048 alu:inst17|alu_out[9]~6806 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/Controller/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 14.509 ns alu:inst17\|alu_out\[9\]~6807 16 COMB LAB_X32_Y20 1 " "Info: 16: + IC(0.441 ns) + CELL(0.370 ns) = 14.509 ns; Loc. = LAB_X32_Y20; Fanout = 1; COMB Node = 'alu:inst17\|alu_out\[9\]~6807'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.811 ns" { alu:inst17|alu_out[9]~6806 alu:inst17|alu_out[9]~6807 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/Controller/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 16.032 ns alu:inst17\|alu_out\[9\]~6851 17 COMB LAB_X31_Y19 3 " "Info: 17: + IC(1.317 ns) + CELL(0.206 ns) = 16.032 ns; Loc. = LAB_X31_Y19; Fanout = 3; COMB Node = 'alu:inst17\|alu_out\[9\]~6851'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.523 ns" { alu:inst17|alu_out[9]~6807 alu:inst17|alu_out[9]~6851 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/Controller/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.587 ns) + CELL(0.529 ns) 18.148 ns rtl~139 18 COMB LAB_X37_Y18 1 " "Info: 18: + IC(1.587 ns) + CELL(0.529 ns) = 18.148 ns; Loc. = LAB_X37_Y18; Fanout = 1; COMB Node = 'rtl~139'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.116 ns" { alu:inst17|alu_out[9]~6851 rtl~139 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.614 ns) 18.922 ns rtl~0 19 COMB LAB_X37_Y18 3 " "Info: 19: + IC(0.160 ns) + CELL(0.614 ns) = 18.922 ns; Loc. = LAB_X37_Y18; Fanout = 3; COMB Node = 'rtl~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.774 ns" { rtl~139 rtl~0 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 19.733 ns ADD:inst15\|add~493 20 COMB LAB_X37_Y18 1 " "Info: 20: + IC(0.441 ns) + CELL(0.370 ns) = 19.733 ns; Loc. = LAB_X37_Y18; Fanout = 1; COMB Node = 'ADD:inst15\|add~493'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.811 ns" { rtl~0 ADD:inst15|add~493 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.108 ns) 20.410 ns PC:inst5\|q\[2\] 21 REG LAB_X37_Y18 35 " "Info: 21: + IC(0.569 ns) + CELL(0.108 ns) = 20.410 ns; Loc. = LAB_X37_Y18; Fanout = 35; REG Node = 'PC:inst5\|q\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.677 ns" { ADD:inst15|add~493 PC:inst5|q[2] } "NODE_NAME" } "" } } { "PC.vhd" "" { Text "E:/Controller/PC.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.223 ns ( 50.09 % ) " "Info: Total cell delay = 10.223 ns ( 50.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.187 ns ( 49.91 % ) " "Info: Total interconnect delay = 10.187 ns ( 49.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "20.410 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a22~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|q_a[22] regfile:inst11|mux_4_to_1:mux1|out_put[1]~260 regfile:inst11|mux_4_to_1:mux1|out_put[1]~261 alu:inst17|add~1021 alu:inst17|add~1028 alu:inst17|add~1030 alu:inst17|add~1032 alu:inst17|add~1034 alu:inst17|add~1041 alu:inst17|add~1043 alu:inst17|add~1045 alu:inst17|add~1047 alu:inst17|add~1048 alu:inst17|alu_out[9]~6806 alu:inst17|alu_out[9]~6807 alu:inst17|alu_out[9]~6851 rtl~139 rtl~0 ADD:inst15|add~493 PC:inst5|q[2] } "NODE_NAME" } "" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 5 " "Info: Average interconnect usage is 1% of the available device resources. Peak interconnect usage is 5%" {  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Warning" "WDAT_PRELIMINARY_TIMING" "EP2C20Q240C8 " "Warning: Timing characteristics of device EP2C20Q240C8 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "88 " "Warning: Found 88 output pins without output pin load capacitance assignment" { { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "c 0 " "Warning: Pin \"c\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[31\] 0 " "Warning: Pin \"IM\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[30\] 0 " "Warning: Pin \"IM\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[29\] 0 " "Warning: Pin \"IM\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[28\] 0 " "Warning: Pin \"IM\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[27\] 0 " "Warning: Pin \"IM\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[26\] 0 " "Warning: Pin \"IM\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[25\] 0 " "Warning: Pin \"IM\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[24\] 0 " "Warning: Pin \"IM\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[23\] 0 " "Warning: Pin \"IM\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[22\] 0 " "Warning: Pin \"IM\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[21\] 0 " "Warning: Pin \"IM\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[20\] 0 " "Warning: Pin \"IM\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[19\] 0 " "Warning: Pin \"IM\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[18\] 0 " "Warning: Pin \"IM\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[17\] 0 " "Warning: Pin \"IM\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[16\] 0 " "Warning: Pin \"IM\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[15\] 0 " "Warning: Pin \"IM\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[14\] 0 " "Warning: Pin \"IM\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[13\] 0 " "Warning: Pin \"IM\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[12\] 0 " "Warning: Pin \"IM\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[11\] 0 " "Warning: Pin \"IM\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[10\] 0 " "Warning: Pin \"IM\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[9\] 0 " "Warning: Pin \"IM\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[8\] 0 " "Warning: Pin \"IM\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[7\] 0 " "Warning: Pin \"IM\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[6\] 0 " "Warning: Pin \"IM\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[5\] 0 " "Warning: Pin \"IM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[4\] 0 " "Warning: Pin \"IM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[3\] 0 " "Warning: Pin \"IM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[2\] 0 " "Warning: Pin \"IM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[1\] 0 " "Warning: Pin \"IM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "IM\[0\] 0 " "Warning: Pin \"IM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Warning: Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Warning: Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Warning: Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Warning: Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "z 0 " "Warning: Pin \"z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[15\] 0 " "Warning: Pin \"ALU_OUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[14\] 0 " "Warning: Pin \"ALU_OUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[13\] 0 " "Warning: Pin \"ALU_OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[12\] 0 " "Warning: Pin \"ALU_OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[11\] 0 " "Warning: Pin \"ALU_OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[10\] 0 " "Warning: Pin \"ALU_OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[9\] 0 " "Warning: Pin \"ALU_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[8\] 0 " "Warning: Pin \"ALU_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[7\] 0 " "Warning: Pin \"ALU_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[6\] 0 " "Warning: Pin \"ALU_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[5\] 0 " "Warning: Pin \"ALU_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[4\] 0 " "Warning: Pin \"ALU_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[3\] 0 " "Warning: Pin \"ALU_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[2\] 0 " "Warning: Pin \"ALU_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[1\] 0 " "Warning: Pin \"ALU_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[0\] 0 " "Warning: Pin \"ALU_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "v 0 " "Warning: Pin \"v\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "s 0 " "Warning: Pin \"s\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_A\[15\] 0 " "Warning: Pin \"ALU_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_A\[14\] 0 " "Warning: Pin \"ALU_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_A\[13\] 0 " "Warning: Pin \"ALU_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_A\[12\] 0 " "Warning: Pin \"ALU_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_A\[11\] 0 " "Warning: Pin \"ALU_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_A\[10\] 0 " "Warning: Pin \"ALU_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_A\[9\] 0 " "Warning: Pin \"ALU_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_A\[8\] 0 " "Warning: Pin \"ALU_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_A\[7\] 0 " "Warning: Pin \"ALU_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_A\[6\] 0 " "Warning: Pin \"ALU_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_A\[5\] 0 " "Warning: Pin \"ALU_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_A\[4\] 0 " "Warning: Pin \"ALU_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_A\[3\] 0 " "Warning: Pin \"ALU_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_A\[2\] 0 " "Warning: Pin \"ALU_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_A\[1\] 0 " "Warning: Pin \"ALU_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_A\[0\] 0 " "Warning: Pin \"ALU_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_B\[15\] 0 " "Warning: Pin \"ALU_B\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_B\[14\] 0 " "Warning: Pin \"ALU_B\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_B\[13\] 0 " "Warning: Pin \"ALU_B\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_B\[12\] 0 " "Warning: Pin \"ALU_B\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_B\[11\] 0 " "Warning: Pin \"ALU_B\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_B\[10\] 0 " "Warning: Pin \"ALU_B\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_B\[9\] 0 " "Warning: Pin \"ALU_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_B\[8\] 0 " "Warning: Pin \"ALU_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_B\[7\] 0 " "Warning: Pin \"ALU_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_B\[6\] 0 " "Warning: Pin \"ALU_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_B\[5\] 0 " "Warning: Pin \"ALU_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_B\[4\] 0 " "Warning: Pin \"ALU_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_B\[3\] 0 " "Warning: Pin \"ALU_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_B\[2\] 0 " "Warning: Pin \"ALU_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_B\[1\] 0 " "Warning: Pin \"ALU_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_B\[0\] 0 " "Warning: Pin \"ALU_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 92 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 16:33:00 2016 " "Info: Processing ended: Wed Dec 07 16:33:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
