{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703644250795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703644250805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 10:30:50 2023 " "Processing started: Wed Dec 27 10:30:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703644250805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703644250805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off accelerometer -c accelerometer " "Command: quartus_map --read_settings_files=on --write_settings_files=off accelerometer -c accelerometer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703644250805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703644251208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703644251208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/segment_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file source/segment_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_scan " "Found entity 1: segment_scan" {  } { { "source/segment_scan.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab11_accelerometer/source/segment_scan.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703644260818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703644260818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/calculate.v 1 1 " "Found 1 design units, including 1 entities, in source file source/calculate.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculate " "Found entity 1: calculate" {  } { { "source/calculate.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab11_accelerometer/source/calculate.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703644260818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703644260818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file source/bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "source/bin_to_bcd.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab11_accelerometer/source/bin_to_bcd.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703644260829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703644260829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ACK ack adxl345_driver.v(43) " "Verilog HDL Declaration information at adxl345_driver.v(43): object \"ACK\" differs only in case from object \"ack\" in the same scope" {  } { { "source/adxl345_driver.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab11_accelerometer/source/adxl345_driver.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703644260831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/adxl345_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file source/adxl345_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 adxl345_driver " "Found entity 1: adxl345_driver" {  } { { "source/adxl345_driver.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab11_accelerometer/source/adxl345_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703644260831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703644260831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/accelerometer.v 1 1 " "Found 1 design units, including 1 entities, in source file source/accelerometer.v" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer " "Found entity 1: accelerometer" {  } { { "source/accelerometer.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab11_accelerometer/source/accelerometer.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703644260831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703644260831 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "accelerometer " "Elaborating entity \"accelerometer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703644260938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adxl345_driver adxl345_driver:u1 " "Elaborating entity \"adxl345_driver\" for hierarchy \"adxl345_driver:u1\"" {  } { { "source/accelerometer.v" "u1" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab11_accelerometer/source/accelerometer.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703644260948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculate calculate:u2 " "Elaborating entity \"calculate\" for hierarchy \"calculate:u2\"" {  } { { "source/accelerometer.v" "u2" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab11_accelerometer/source/accelerometer.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703644260978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd calculate:u2\|bin_to_bcd:u1 " "Elaborating entity \"bin_to_bcd\" for hierarchy \"calculate:u2\|bin_to_bcd:u1\"" {  } { { "source/calculate.v" "u1" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab11_accelerometer/source/calculate.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703644260993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_scan segment_scan:u3 " "Elaborating entity \"segment_scan\" for hierarchy \"segment_scan:u3\"" {  } { { "source/accelerometer.v" "u3" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab11_accelerometer/source/accelerometer.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703644261008 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1703644261904 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "source/adxl345_driver.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab11_accelerometer/source/adxl345_driver.v" 78 -1 0 } } { "source/adxl345_driver.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab11_accelerometer/source/adxl345_driver.v" 64 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1703644261925 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1703644261925 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703644263784 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "adxl345_driver:u1\|sda~en High " "Register adxl345_driver:u1\|sda~en will power up to High" {  } { { "source/adxl345_driver.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab11_accelerometer/source/adxl345_driver.v" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703644263885 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1703644263885 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1703644264469 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab11_accelerometer/output_files/accelerometer.map.smsg " "Generated suppressed messages file E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab11_accelerometer/output_files/accelerometer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703644264499 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703644264598 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703644264598 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "583 " "Implemented 583 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703644264669 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703644264669 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1703644264669 ""} { "Info" "ICUT_CUT_TM_LCELLS" "576 " "Implemented 576 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703644264669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703644264669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703644264689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 10:31:04 2023 " "Processing ended: Wed Dec 27 10:31:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703644264689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703644264689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703644264689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703644264689 ""}
