# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.srcs/sources_1/new/Decoder_2to4.vhd" \
"../../../../project_2.srcs/sources_1/new/Decoder_4to16.vhd" \
"../../../../project_2.srcs/sources_1/new/D_FF_EN_RESET.vhd" \
"../../../../project_2.srcs/sources_1/new/registerR16.vhd" \
"../../../../project_2.srcs/sources_1/new/2_input_mux.vhd" \
"../../../../project_2.srcs/sources_1/new/mux_16x1_rev2.vhd" \
"../../../../project_2.srcs/sources_1/new/4_input_mux.vhd" \
"../../../../project_2.srcs/sources_1/new/top_module_RF.vhd" \
"../../../../project_2.srcs/sources_1/imports/new/function_unit.vhd" \
"../../../../project_2.srcs/sources_1/imports/new/2_input_mux.vhd" \
"../../../../project_2.srcs/sources_1/imports/new/mux2to1.vhd" \
"../../../../project_2.srcs/sources_1/imports/new/Shifter.vhd" \
"../../../../project_2.srcs/sources_1/imports/new/full_adder.vhd" \
"../../../../project_2.srcs/sources_1/imports/new/mux4to1.vhd" \
"../../../../project_2.srcs/sources_1/imports/new/ALU.vhd" \
"../../../../project_2.srcs/sources_1/imports/new/mux2to1_n-bit.vhd" \
"../../../../project_2.srcs/sources_1/imports/new/full_add.vhd" \
"../../../../project_2.srcs/sources_1/new/Black_box_datapath.vhd" \
"../../../../project_2.srcs/sim_1/new/MUX16_1_testbench.vhd" \
"../../../../project_2.srcs/sim_1/new/Decoder_4to16_testbench.vhd" \
"../../../../project_2.srcs/sim_1/new/Decoder_2to4_testbench.vhd" \
"../../../../project_2.srcs/sim_1/new/D_FF_testbench1.vhd" \
"../../../../project_2.srcs/sim_1/new/full_TB.vhd" \

# Do not sort compile order
nosort
