Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Oct 10 00:42:36 2025
| Host         : kc-ThinkPad-T14-Gen-5 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 245 register/latch pins with no clock driven by root clock pin: ov7670_pclk_raw (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1967 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 207 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.792        0.000                      0                  861        0.036        0.000                      0                  861        3.000        0.000                       0                   213  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk                          {0.000 5.000}      10.000          100.000         
  clk_out1_display_clocks    {0.000 20.000}     40.000          25.000          
  clkfbout_display_clocks    {0.000 20.000}     40.000          25.000          
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_out1_display_clocks_1  {0.000 20.000}     40.000          25.000          
  clkfbout_display_clocks_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_display_clocks         29.792        0.000                      0                  861        0.216        0.000                      0                  861       19.500        0.000                       0                   209  
  clkfbout_display_clocks                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_display_clocks_1       29.811        0.000                      0                  861        0.216        0.000                      0                  861       19.500        0.000                       0                   209  
  clkfbout_display_clocks_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_display_clocks_1  clk_out1_display_clocks         29.792        0.000                      0                  861        0.036        0.000                      0                  861  
clk_out1_display_clocks    clk_out1_display_clocks_1       29.792        0.000                      0                  861        0.036        0.000                      0                  861  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_display_clocks
  To Clock:  clk_out1_display_clocks

Setup :            0  Failing Endpoints,  Worst Slack       29.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.792ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 2.549ns (27.290%)  route 6.791ns (72.710%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 37.974 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.355 r  vga/frame_buffer_i_2/O[1]
                         net (fo=34, routed)          5.528     6.883    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.488    37.974    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.549    
                         clock uncertainty           -0.180    37.369    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    36.675    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.675    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 29.792    

Slack (MET) :             29.932ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        9.199ns  (logic 2.549ns (27.710%)  route 6.650ns (72.290%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 37.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.355 r  vga/frame_buffer_i_2/O[1]
                         net (fo=34, routed)          5.386     6.741    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y2          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.486    37.972    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.425    37.547    
                         clock uncertainty           -0.180    37.367    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    36.673    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.673    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 29.932    

Slack (MET) :             30.232ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 2.759ns (30.204%)  route 6.376ns (69.796%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 37.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     1.263 r  vga/frame_buffer_i_2/O[2]
                         net (fo=34, routed)          4.622     5.885    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[16]
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.302     6.187 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=2, routed)           0.490     6.677    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1
    RAMB18_X1Y10         RAMB18E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.471    37.957    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB18_X1Y10         RAMB18E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.532    
                         clock uncertainty           -0.180    37.352    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.909    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.909    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                 30.232    

Slack (MET) :             30.232ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 2.759ns (30.204%)  route 6.376ns (69.796%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 37.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     1.263 r  vga/frame_buffer_i_2/O[2]
                         net (fo=34, routed)          4.622     5.885    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[16]
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.302     6.187 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=2, routed)           0.490     6.677    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[15]
    RAMB18_X1Y11         RAMB18E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.471    37.957    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB18_X1Y11         RAMB18E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.532    
                         clock uncertainty           -0.180    37.352    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.909    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.909    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                 30.232    

Slack (MET) :             30.284ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 2.549ns (28.825%)  route 6.294ns (71.175%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.355 r  vga/frame_buffer_i_2/O[1]
                         net (fo=34, routed)          5.030     6.385    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.482    37.968    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.543    
                         clock uncertainty           -0.180    37.363    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    36.669    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.669    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                 30.284    

Slack (MET) :             30.307ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 2.291ns (26.119%)  route 6.480ns (73.881%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 37.974 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     1.097 r  vga/frame_buffer_i_3/O[3]
                         net (fo=35, routed)          5.217     6.314    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[13]
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.488    37.974    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.549    
                         clock uncertainty           -0.180    37.369    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    36.621    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.621    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                 30.307    

Slack (MET) :             30.432ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 2.549ns (29.333%)  route 6.141ns (70.666%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 37.963 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.355 r  vga/frame_buffer_i_2/O[1]
                         net (fo=34, routed)          4.877     6.232    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y4          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.477    37.963    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.425    37.538    
                         clock uncertainty           -0.180    37.358    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    36.664    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.664    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                 30.432    

Slack (MET) :             30.471ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        8.663ns  (logic 2.549ns (29.423%)  route 6.114ns (70.577%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.355 r  vga/frame_buffer_i_2/O[1]
                         net (fo=34, routed)          4.851     6.206    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addrb[15]
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.490    37.976    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.551    
                         clock uncertainty           -0.180    37.371    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    36.677    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.677    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 30.471    

Slack (MET) :             30.534ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 2.291ns (26.807%)  route 6.255ns (73.193%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     1.097 r  vga/frame_buffer_i_3/O[3]
                         net (fo=35, routed)          4.992     6.089    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addrb[13]
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.490    37.976    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.551    
                         clock uncertainty           -0.180    37.371    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    36.623    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.623    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                 30.534    

Slack (MET) :             30.643ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        8.433ns  (logic 2.291ns (27.166%)  route 6.142ns (72.834%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 37.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     1.097 r  vga/frame_buffer_i_3/O[3]
                         net (fo=35, routed)          4.879     5.976    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[13]
    RAMB36_X1Y2          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.486    37.972    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.425    37.547    
                         clock uncertainty           -0.180    37.367    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    36.619    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.619    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                 30.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/data_sr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.557    -0.572    ov7670/i2c/clk_out1
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  ov7670/i2c/data_sr_reg[23]/Q
                         net (fo=1, routed)           0.112    -0.296    ov7670/i2c/data_sr_reg_n_0_[23]
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.825    -0.344    ov7670/i2c/clk_out1
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[24]/C
                         clock pessimism             -0.229    -0.572    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.060    -0.512    ov7670/i2c/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.011%)  route 0.145ns (40.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.557    -0.572    ov7670/i2c/clk_out1
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  ov7670/i2c/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.145    -0.263    ov7670/i2c/data_sr_reg_n_0_[11]
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.045    -0.218 r  ov7670/i2c/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    ov7670/i2c/data_sr[12]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  ov7670/i2c/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.826    -0.343    ov7670/i2c/clk_out1
    SLICE_X8Y19          FDRE                                         r  ov7670/i2c/data_sr_reg[12]/C
                         clock pessimism             -0.215    -0.557    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.121    -0.436    ov7670/i2c/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/camera_regs/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.562    -0.567    ov7670/camera_regs/clk_out1
    SLICE_X8Y15          FDRE                                         r  ov7670/camera_regs/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  ov7670/camera_regs/address_reg[1]/Q
                         net (fo=6, routed)           0.116    -0.287    ov7670/camera_regs/address_reg__0[1]
    SLICE_X9Y15          LUT6 (Prop_lut6_I3_O)        0.045    -0.242 r  ov7670/camera_regs/address_rep[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.242    ov7670/camera_regs/address_rep[5]_i_1_n_0
    SLICE_X9Y15          FDRE                                         r  ov7670/camera_regs/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.830    -0.339    ov7670/camera_regs/clk_out1
    SLICE_X9Y15          FDRE                                         r  ov7670/camera_regs/address_reg[5]/C
                         clock pessimism             -0.216    -0.554    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.092    -0.462    ov7670/camera_regs/address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ov7670/i2c/busy_sr_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/busy_sr_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.583    -0.546    ov7670/i2c/clk_out1
    SLICE_X5Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDSE (Prop_fdse_C_Q)         0.141    -0.405 r  ov7670/i2c/busy_sr_reg[17]/Q
                         net (fo=1, routed)           0.143    -0.262    ov7670/i2c/busy_sr_reg_n_0_[17]
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.045    -0.217 r  ov7670/i2c/busy_sr[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    ov7670/i2c/busy_sr[18]_i_1_n_0
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.852    -0.317    ov7670/i2c/clk_out1
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[18]/C
                         clock pessimism             -0.217    -0.533    
    SLICE_X4Y21          FDSE (Hold_fdse_C_D)         0.092    -0.441    ov7670/i2c/busy_sr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.561    -0.568    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y38         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.170    -0.257    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X41Y39         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.831    -0.338    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y39         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.215    -0.552    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.070    -0.482    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ov7670/i2c/busy_sr_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/busy_sr_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.501%)  route 0.149ns (44.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.583    -0.546    ov7670/i2c/clk_out1
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDSE (Prop_fdse_C_Q)         0.141    -0.405 r  ov7670/i2c/busy_sr_reg[11]/Q
                         net (fo=2, routed)           0.149    -0.256    ov7670/i2c/busy_sr_reg_n_0_[11]
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  ov7670/i2c/busy_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    ov7670/i2c/busy_sr[12]_i_1_n_0
    SLICE_X5Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.852    -0.317    ov7670/i2c/clk_out1
    SLICE_X5Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[12]/C
                         clock pessimism             -0.217    -0.533    
    SLICE_X5Y21          FDSE (Hold_fdse_C_D)         0.091    -0.442    ov7670/i2c/busy_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ov7670/i2c/busy_sr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/busy_sr_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.183ns (53.208%)  route 0.161ns (46.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.583    -0.546    ov7670/i2c/clk_out1
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDSE (Prop_fdse_C_Q)         0.141    -0.405 r  ov7670/i2c/busy_sr_reg[4]/Q
                         net (fo=1, routed)           0.161    -0.244    ov7670/i2c/busy_sr_reg_n_0_[4]
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.042    -0.202 r  ov7670/i2c/busy_sr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    ov7670/i2c/busy_sr[5]_i_1_n_0
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.852    -0.317    ov7670/i2c/clk_out1
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[5]/C
                         clock pessimism             -0.230    -0.546    
    SLICE_X4Y21          FDSE (Hold_fdse_C_D)         0.107    -0.439    ov7670/i2c/busy_sr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/vCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.166%)  route 0.157ns (45.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.559    -0.570    vga/clk_out1
    SLICE_X41Y36         FDRE                                         r  vga/vCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  vga/vCounter_reg[4]/Q
                         net (fo=7, routed)           0.157    -0.272    vga/vCounter[4]
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.045    -0.227 r  vga/vCounter[9]_i_2/O
                         net (fo=2, routed)           0.000    -0.227    vga/vCounter_reg[9]_0[8]
    SLICE_X40Y36         FDRE                                         r  vga/vCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.828    -0.341    vga/clk_out1
    SLICE_X40Y36         FDRE                                         r  vga/vCounter_reg[9]/C
                         clock pessimism             -0.217    -0.557    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092    -0.465    vga/vCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.993%)  route 0.164ns (50.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.558    -0.571    ov7670/i2c/clk_out1
    SLICE_X8Y19          FDRE                                         r  ov7670/i2c/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  ov7670/i2c/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.164    -0.243    ov7670/i2c/data_sr_reg_n_0_[10]
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.825    -0.344    ov7670/i2c/clk_out1
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/C
                         clock pessimism             -0.215    -0.558    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.075    -0.483    ov7670/i2c/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ov7670/i2c/divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.348%)  route 0.183ns (49.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.585    -0.544    ov7670/i2c/clk_out1
    SLICE_X4Y19          FDRE                                         r  ov7670/i2c/divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  ov7670/i2c/divider_reg[6]/Q
                         net (fo=7, routed)           0.183    -0.220    ov7670/i2c/divider_reg__0[6]
    SLICE_X1Y19          LUT3 (Prop_lut3_I0_O)        0.045    -0.175 r  ov7670/i2c/divider[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.175    ov7670/i2c/p_0_in__0[7]
    SLICE_X1Y19          FDRE                                         r  ov7670/i2c/divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.856    -0.313    ov7670/i2c/clk_out1
    SLICE_X1Y19          FDRE                                         r  ov7670/i2c/divider_reg[7]/C
                         clock pessimism             -0.195    -0.507    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.091    -0.416    ov7670/i2c/divider_reg[7]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_display_clocks
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { disp_clocks/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y3     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y3     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y1     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y4     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y1     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y2     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y2     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y32    C[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y34    C[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y34    C[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y34    C[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y20     ov7670/i2c/data_sr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y20     ov7670/i2c/data_sr_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y20     ov7670/i2c/data_sr_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y20     ov7670/i2c/data_sr_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y20     ov7670/i2c/data_sr_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y20     ov7670/i2c/data_sr_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y18     ov7670/camera_regs/command_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y18     ov7670/camera_regs/command_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y18     ov7670/camera_regs/command_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y18     ov7670/camera_regs/command_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y18     ov7670/camera_regs/command_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y18     ov7670/camera_regs/command_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y18     ov7670/camera_regs/command_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y18     ov7670/camera_regs/command_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y18     ov7670/camera_regs/command_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y18     ov7670/camera_regs/command_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_display_clocks
  To Clock:  clkfbout_display_clocks

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_display_clocks
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { disp_clocks/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   disp_clocks/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_display_clocks_1
  To Clock:  clk_out1_display_clocks_1

Setup :            0  Failing Endpoints,  Worst Slack       29.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.811ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 2.549ns (27.290%)  route 6.791ns (72.710%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 37.974 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.355 r  vga/frame_buffer_i_2/O[1]
                         net (fo=34, routed)          5.528     6.883    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.488    37.974    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.549    
                         clock uncertainty           -0.161    37.388    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    36.694    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.694    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 29.811    

Slack (MET) :             29.950ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        9.199ns  (logic 2.549ns (27.710%)  route 6.650ns (72.290%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 37.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.355 r  vga/frame_buffer_i_2/O[1]
                         net (fo=34, routed)          5.386     6.741    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y2          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.486    37.972    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.425    37.547    
                         clock uncertainty           -0.161    37.386    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    36.692    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.692    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 29.950    

Slack (MET) :             30.251ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 2.759ns (30.204%)  route 6.376ns (69.796%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 37.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     1.263 r  vga/frame_buffer_i_2/O[2]
                         net (fo=34, routed)          4.622     5.885    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[16]
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.302     6.187 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=2, routed)           0.490     6.677    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1
    RAMB18_X1Y10         RAMB18E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.471    37.957    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB18_X1Y10         RAMB18E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.532    
                         clock uncertainty           -0.161    37.371    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.928    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                 30.251    

Slack (MET) :             30.251ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 2.759ns (30.204%)  route 6.376ns (69.796%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 37.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     1.263 r  vga/frame_buffer_i_2/O[2]
                         net (fo=34, routed)          4.622     5.885    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[16]
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.302     6.187 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=2, routed)           0.490     6.677    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[15]
    RAMB18_X1Y11         RAMB18E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.471    37.957    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB18_X1Y11         RAMB18E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.532    
                         clock uncertainty           -0.161    37.371    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.928    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                 30.251    

Slack (MET) :             30.302ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 2.549ns (28.825%)  route 6.294ns (71.175%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.355 r  vga/frame_buffer_i_2/O[1]
                         net (fo=34, routed)          5.030     6.385    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.482    37.968    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.543    
                         clock uncertainty           -0.161    37.382    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    36.688    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.688    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                 30.302    

Slack (MET) :             30.326ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 2.291ns (26.119%)  route 6.480ns (73.881%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 37.974 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     1.097 r  vga/frame_buffer_i_3/O[3]
                         net (fo=35, routed)          5.217     6.314    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[13]
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.488    37.974    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.549    
                         clock uncertainty           -0.161    37.388    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    36.640    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.640    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                 30.326    

Slack (MET) :             30.450ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 2.549ns (29.333%)  route 6.141ns (70.666%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 37.963 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.355 r  vga/frame_buffer_i_2/O[1]
                         net (fo=34, routed)          4.877     6.232    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y4          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.477    37.963    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.425    37.538    
                         clock uncertainty           -0.161    37.377    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    36.683    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.683    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                 30.450    

Slack (MET) :             30.490ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        8.663ns  (logic 2.549ns (29.423%)  route 6.114ns (70.577%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.355 r  vga/frame_buffer_i_2/O[1]
                         net (fo=34, routed)          4.851     6.206    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addrb[15]
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.490    37.976    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.551    
                         clock uncertainty           -0.161    37.390    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    36.696    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.696    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 30.490    

Slack (MET) :             30.553ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 2.291ns (26.807%)  route 6.255ns (73.193%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     1.097 r  vga/frame_buffer_i_3/O[3]
                         net (fo=35, routed)          4.992     6.089    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addrb[13]
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.490    37.976    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.551    
                         clock uncertainty           -0.161    37.390    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    36.642    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.642    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                 30.553    

Slack (MET) :             30.662ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        8.433ns  (logic 2.291ns (27.166%)  route 6.142ns (72.834%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 37.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     1.097 r  vga/frame_buffer_i_3/O[3]
                         net (fo=35, routed)          4.879     5.976    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[13]
    RAMB36_X1Y2          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.486    37.972    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.425    37.547    
                         clock uncertainty           -0.161    37.386    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    36.638    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.638    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                 30.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/data_sr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.557    -0.572    ov7670/i2c/clk_out1
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  ov7670/i2c/data_sr_reg[23]/Q
                         net (fo=1, routed)           0.112    -0.296    ov7670/i2c/data_sr_reg_n_0_[23]
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.825    -0.344    ov7670/i2c/clk_out1
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[24]/C
                         clock pessimism             -0.229    -0.572    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.060    -0.512    ov7670/i2c/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.011%)  route 0.145ns (40.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.557    -0.572    ov7670/i2c/clk_out1
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  ov7670/i2c/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.145    -0.263    ov7670/i2c/data_sr_reg_n_0_[11]
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.045    -0.218 r  ov7670/i2c/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    ov7670/i2c/data_sr[12]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  ov7670/i2c/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.826    -0.343    ov7670/i2c/clk_out1
    SLICE_X8Y19          FDRE                                         r  ov7670/i2c/data_sr_reg[12]/C
                         clock pessimism             -0.215    -0.557    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.121    -0.436    ov7670/i2c/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/camera_regs/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.562    -0.567    ov7670/camera_regs/clk_out1
    SLICE_X8Y15          FDRE                                         r  ov7670/camera_regs/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  ov7670/camera_regs/address_reg[1]/Q
                         net (fo=6, routed)           0.116    -0.287    ov7670/camera_regs/address_reg__0[1]
    SLICE_X9Y15          LUT6 (Prop_lut6_I3_O)        0.045    -0.242 r  ov7670/camera_regs/address_rep[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.242    ov7670/camera_regs/address_rep[5]_i_1_n_0
    SLICE_X9Y15          FDRE                                         r  ov7670/camera_regs/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.830    -0.339    ov7670/camera_regs/clk_out1
    SLICE_X9Y15          FDRE                                         r  ov7670/camera_regs/address_reg[5]/C
                         clock pessimism             -0.216    -0.554    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.092    -0.462    ov7670/camera_regs/address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ov7670/i2c/busy_sr_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/busy_sr_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.583    -0.546    ov7670/i2c/clk_out1
    SLICE_X5Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDSE (Prop_fdse_C_Q)         0.141    -0.405 r  ov7670/i2c/busy_sr_reg[17]/Q
                         net (fo=1, routed)           0.143    -0.262    ov7670/i2c/busy_sr_reg_n_0_[17]
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.045    -0.217 r  ov7670/i2c/busy_sr[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    ov7670/i2c/busy_sr[18]_i_1_n_0
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.852    -0.317    ov7670/i2c/clk_out1
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[18]/C
                         clock pessimism             -0.217    -0.533    
    SLICE_X4Y21          FDSE (Hold_fdse_C_D)         0.092    -0.441    ov7670/i2c/busy_sr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.561    -0.568    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y38         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.170    -0.257    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X41Y39         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.831    -0.338    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y39         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.215    -0.552    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.070    -0.482    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ov7670/i2c/busy_sr_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/busy_sr_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.501%)  route 0.149ns (44.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.583    -0.546    ov7670/i2c/clk_out1
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDSE (Prop_fdse_C_Q)         0.141    -0.405 r  ov7670/i2c/busy_sr_reg[11]/Q
                         net (fo=2, routed)           0.149    -0.256    ov7670/i2c/busy_sr_reg_n_0_[11]
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  ov7670/i2c/busy_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    ov7670/i2c/busy_sr[12]_i_1_n_0
    SLICE_X5Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.852    -0.317    ov7670/i2c/clk_out1
    SLICE_X5Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[12]/C
                         clock pessimism             -0.217    -0.533    
    SLICE_X5Y21          FDSE (Hold_fdse_C_D)         0.091    -0.442    ov7670/i2c/busy_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ov7670/i2c/busy_sr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/busy_sr_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.183ns (53.208%)  route 0.161ns (46.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.583    -0.546    ov7670/i2c/clk_out1
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDSE (Prop_fdse_C_Q)         0.141    -0.405 r  ov7670/i2c/busy_sr_reg[4]/Q
                         net (fo=1, routed)           0.161    -0.244    ov7670/i2c/busy_sr_reg_n_0_[4]
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.042    -0.202 r  ov7670/i2c/busy_sr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    ov7670/i2c/busy_sr[5]_i_1_n_0
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.852    -0.317    ov7670/i2c/clk_out1
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[5]/C
                         clock pessimism             -0.230    -0.546    
    SLICE_X4Y21          FDSE (Hold_fdse_C_D)         0.107    -0.439    ov7670/i2c/busy_sr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/vCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.166%)  route 0.157ns (45.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.559    -0.570    vga/clk_out1
    SLICE_X41Y36         FDRE                                         r  vga/vCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  vga/vCounter_reg[4]/Q
                         net (fo=7, routed)           0.157    -0.272    vga/vCounter[4]
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.045    -0.227 r  vga/vCounter[9]_i_2/O
                         net (fo=2, routed)           0.000    -0.227    vga/vCounter_reg[9]_0[8]
    SLICE_X40Y36         FDRE                                         r  vga/vCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.828    -0.341    vga/clk_out1
    SLICE_X40Y36         FDRE                                         r  vga/vCounter_reg[9]/C
                         clock pessimism             -0.217    -0.557    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092    -0.465    vga/vCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.993%)  route 0.164ns (50.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.558    -0.571    ov7670/i2c/clk_out1
    SLICE_X8Y19          FDRE                                         r  ov7670/i2c/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  ov7670/i2c/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.164    -0.243    ov7670/i2c/data_sr_reg_n_0_[10]
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.825    -0.344    ov7670/i2c/clk_out1
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/C
                         clock pessimism             -0.215    -0.558    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.075    -0.483    ov7670/i2c/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ov7670/i2c/divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.348%)  route 0.183ns (49.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.585    -0.544    ov7670/i2c/clk_out1
    SLICE_X4Y19          FDRE                                         r  ov7670/i2c/divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  ov7670/i2c/divider_reg[6]/Q
                         net (fo=7, routed)           0.183    -0.220    ov7670/i2c/divider_reg__0[6]
    SLICE_X1Y19          LUT3 (Prop_lut3_I0_O)        0.045    -0.175 r  ov7670/i2c/divider[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.175    ov7670/i2c/p_0_in__0[7]
    SLICE_X1Y19          FDRE                                         r  ov7670/i2c/divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.856    -0.313    ov7670/i2c/clk_out1
    SLICE_X1Y19          FDRE                                         r  ov7670/i2c/divider_reg[7]/C
                         clock pessimism             -0.195    -0.507    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.091    -0.416    ov7670/i2c/divider_reg[7]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_display_clocks_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { disp_clocks/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y3     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y3     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y1     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y4     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y1     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y2     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y2     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y32    C[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y34    C[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y34    C[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y34    C[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y20     ov7670/i2c/data_sr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y20     ov7670/i2c/data_sr_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y20     ov7670/i2c/data_sr_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y20     ov7670/i2c/data_sr_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y20     ov7670/i2c/data_sr_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y20     ov7670/i2c/data_sr_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y18     ov7670/camera_regs/command_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y18     ov7670/camera_regs/command_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y18     ov7670/camera_regs/command_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y18     ov7670/camera_regs/command_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y18     ov7670/camera_regs/command_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y18     ov7670/camera_regs/command_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y18     ov7670/camera_regs/command_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y18     ov7670/camera_regs/command_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y18     ov7670/camera_regs/command_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y18     ov7670/camera_regs/command_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_display_clocks_1
  To Clock:  clkfbout_display_clocks_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_display_clocks_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { disp_clocks/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   disp_clocks/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_display_clocks_1
  To Clock:  clk_out1_display_clocks

Setup :            0  Failing Endpoints,  Worst Slack       29.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.792ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 2.549ns (27.290%)  route 6.791ns (72.710%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 37.974 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.355 r  vga/frame_buffer_i_2/O[1]
                         net (fo=34, routed)          5.528     6.883    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.488    37.974    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.549    
                         clock uncertainty           -0.180    37.369    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    36.675    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.675    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 29.792    

Slack (MET) :             29.932ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        9.199ns  (logic 2.549ns (27.710%)  route 6.650ns (72.290%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 37.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.355 r  vga/frame_buffer_i_2/O[1]
                         net (fo=34, routed)          5.386     6.741    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y2          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.486    37.972    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.425    37.547    
                         clock uncertainty           -0.180    37.367    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    36.673    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.673    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 29.932    

Slack (MET) :             30.232ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 2.759ns (30.204%)  route 6.376ns (69.796%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 37.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     1.263 r  vga/frame_buffer_i_2/O[2]
                         net (fo=34, routed)          4.622     5.885    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[16]
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.302     6.187 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=2, routed)           0.490     6.677    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1
    RAMB18_X1Y10         RAMB18E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.471    37.957    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB18_X1Y10         RAMB18E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.532    
                         clock uncertainty           -0.180    37.352    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.909    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.909    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                 30.232    

Slack (MET) :             30.232ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 2.759ns (30.204%)  route 6.376ns (69.796%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 37.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     1.263 r  vga/frame_buffer_i_2/O[2]
                         net (fo=34, routed)          4.622     5.885    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[16]
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.302     6.187 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=2, routed)           0.490     6.677    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[15]
    RAMB18_X1Y11         RAMB18E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.471    37.957    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB18_X1Y11         RAMB18E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.532    
                         clock uncertainty           -0.180    37.352    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.909    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.909    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                 30.232    

Slack (MET) :             30.284ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 2.549ns (28.825%)  route 6.294ns (71.175%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.355 r  vga/frame_buffer_i_2/O[1]
                         net (fo=34, routed)          5.030     6.385    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.482    37.968    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.543    
                         clock uncertainty           -0.180    37.363    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    36.669    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.669    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                 30.284    

Slack (MET) :             30.307ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 2.291ns (26.119%)  route 6.480ns (73.881%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 37.974 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     1.097 r  vga/frame_buffer_i_3/O[3]
                         net (fo=35, routed)          5.217     6.314    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[13]
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.488    37.974    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.549    
                         clock uncertainty           -0.180    37.369    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    36.621    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.621    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                 30.307    

Slack (MET) :             30.432ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 2.549ns (29.333%)  route 6.141ns (70.666%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 37.963 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.355 r  vga/frame_buffer_i_2/O[1]
                         net (fo=34, routed)          4.877     6.232    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y4          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.477    37.963    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.425    37.538    
                         clock uncertainty           -0.180    37.358    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    36.664    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.664    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                 30.432    

Slack (MET) :             30.471ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        8.663ns  (logic 2.549ns (29.423%)  route 6.114ns (70.577%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.355 r  vga/frame_buffer_i_2/O[1]
                         net (fo=34, routed)          4.851     6.206    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addrb[15]
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.490    37.976    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.551    
                         clock uncertainty           -0.180    37.371    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    36.677    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.677    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 30.471    

Slack (MET) :             30.534ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 2.291ns (26.807%)  route 6.255ns (73.193%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     1.097 r  vga/frame_buffer_i_3/O[3]
                         net (fo=35, routed)          4.992     6.089    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addrb[13]
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.490    37.976    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.551    
                         clock uncertainty           -0.180    37.371    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    36.623    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.623    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                 30.534    

Slack (MET) :             30.643ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        8.433ns  (logic 2.291ns (27.166%)  route 6.142ns (72.834%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 37.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     1.097 r  vga/frame_buffer_i_3/O[3]
                         net (fo=35, routed)          4.879     5.976    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[13]
    RAMB36_X1Y2          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.486    37.972    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.425    37.547    
                         clock uncertainty           -0.180    37.367    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    36.619    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.619    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                 30.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/data_sr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.557    -0.572    ov7670/i2c/clk_out1
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  ov7670/i2c/data_sr_reg[23]/Q
                         net (fo=1, routed)           0.112    -0.296    ov7670/i2c/data_sr_reg_n_0_[23]
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.825    -0.344    ov7670/i2c/clk_out1
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[24]/C
                         clock pessimism             -0.229    -0.572    
                         clock uncertainty            0.180    -0.393    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.060    -0.333    ov7670/i2c/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.011%)  route 0.145ns (40.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.557    -0.572    ov7670/i2c/clk_out1
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  ov7670/i2c/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.145    -0.263    ov7670/i2c/data_sr_reg_n_0_[11]
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.045    -0.218 r  ov7670/i2c/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    ov7670/i2c/data_sr[12]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  ov7670/i2c/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.826    -0.343    ov7670/i2c/clk_out1
    SLICE_X8Y19          FDRE                                         r  ov7670/i2c/data_sr_reg[12]/C
                         clock pessimism             -0.215    -0.557    
                         clock uncertainty            0.180    -0.378    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.121    -0.257    ov7670/i2c/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/camera_regs/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.562    -0.567    ov7670/camera_regs/clk_out1
    SLICE_X8Y15          FDRE                                         r  ov7670/camera_regs/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  ov7670/camera_regs/address_reg[1]/Q
                         net (fo=6, routed)           0.116    -0.287    ov7670/camera_regs/address_reg__0[1]
    SLICE_X9Y15          LUT6 (Prop_lut6_I3_O)        0.045    -0.242 r  ov7670/camera_regs/address_rep[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.242    ov7670/camera_regs/address_rep[5]_i_1_n_0
    SLICE_X9Y15          FDRE                                         r  ov7670/camera_regs/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.830    -0.339    ov7670/camera_regs/clk_out1
    SLICE_X9Y15          FDRE                                         r  ov7670/camera_regs/address_reg[5]/C
                         clock pessimism             -0.216    -0.554    
                         clock uncertainty            0.180    -0.375    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.092    -0.283    ov7670/camera_regs/address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ov7670/i2c/busy_sr_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/busy_sr_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.583    -0.546    ov7670/i2c/clk_out1
    SLICE_X5Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDSE (Prop_fdse_C_Q)         0.141    -0.405 r  ov7670/i2c/busy_sr_reg[17]/Q
                         net (fo=1, routed)           0.143    -0.262    ov7670/i2c/busy_sr_reg_n_0_[17]
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.045    -0.217 r  ov7670/i2c/busy_sr[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    ov7670/i2c/busy_sr[18]_i_1_n_0
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.852    -0.317    ov7670/i2c/clk_out1
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[18]/C
                         clock pessimism             -0.217    -0.533    
                         clock uncertainty            0.180    -0.354    
    SLICE_X4Y21          FDSE (Hold_fdse_C_D)         0.092    -0.262    ov7670/i2c/busy_sr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.561    -0.568    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y38         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.170    -0.257    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X41Y39         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.831    -0.338    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y39         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.215    -0.552    
                         clock uncertainty            0.180    -0.373    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.070    -0.303    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ov7670/i2c/busy_sr_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/busy_sr_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.501%)  route 0.149ns (44.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.583    -0.546    ov7670/i2c/clk_out1
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDSE (Prop_fdse_C_Q)         0.141    -0.405 r  ov7670/i2c/busy_sr_reg[11]/Q
                         net (fo=2, routed)           0.149    -0.256    ov7670/i2c/busy_sr_reg_n_0_[11]
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  ov7670/i2c/busy_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    ov7670/i2c/busy_sr[12]_i_1_n_0
    SLICE_X5Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.852    -0.317    ov7670/i2c/clk_out1
    SLICE_X5Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[12]/C
                         clock pessimism             -0.217    -0.533    
                         clock uncertainty            0.180    -0.354    
    SLICE_X5Y21          FDSE (Hold_fdse_C_D)         0.091    -0.263    ov7670/i2c/busy_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ov7670/i2c/busy_sr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/busy_sr_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.183ns (53.208%)  route 0.161ns (46.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.583    -0.546    ov7670/i2c/clk_out1
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDSE (Prop_fdse_C_Q)         0.141    -0.405 r  ov7670/i2c/busy_sr_reg[4]/Q
                         net (fo=1, routed)           0.161    -0.244    ov7670/i2c/busy_sr_reg_n_0_[4]
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.042    -0.202 r  ov7670/i2c/busy_sr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    ov7670/i2c/busy_sr[5]_i_1_n_0
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.852    -0.317    ov7670/i2c/clk_out1
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[5]/C
                         clock pessimism             -0.230    -0.546    
                         clock uncertainty            0.180    -0.367    
    SLICE_X4Y21          FDSE (Hold_fdse_C_D)         0.107    -0.260    ov7670/i2c/busy_sr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 vga/vCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.166%)  route 0.157ns (45.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.559    -0.570    vga/clk_out1
    SLICE_X41Y36         FDRE                                         r  vga/vCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  vga/vCounter_reg[4]/Q
                         net (fo=7, routed)           0.157    -0.272    vga/vCounter[4]
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.045    -0.227 r  vga/vCounter[9]_i_2/O
                         net (fo=2, routed)           0.000    -0.227    vga/vCounter_reg[9]_0[8]
    SLICE_X40Y36         FDRE                                         r  vga/vCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.828    -0.341    vga/clk_out1
    SLICE_X40Y36         FDRE                                         r  vga/vCounter_reg[9]/C
                         clock pessimism             -0.217    -0.557    
                         clock uncertainty            0.180    -0.378    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092    -0.286    vga/vCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.993%)  route 0.164ns (50.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.558    -0.571    ov7670/i2c/clk_out1
    SLICE_X8Y19          FDRE                                         r  ov7670/i2c/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  ov7670/i2c/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.164    -0.243    ov7670/i2c/data_sr_reg_n_0_[10]
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.825    -0.344    ov7670/i2c/clk_out1
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/C
                         clock pessimism             -0.215    -0.558    
                         clock uncertainty            0.180    -0.379    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.075    -0.304    ov7670/i2c/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ov7670/i2c/divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.348%)  route 0.183ns (49.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.585    -0.544    ov7670/i2c/clk_out1
    SLICE_X4Y19          FDRE                                         r  ov7670/i2c/divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  ov7670/i2c/divider_reg[6]/Q
                         net (fo=7, routed)           0.183    -0.220    ov7670/i2c/divider_reg__0[6]
    SLICE_X1Y19          LUT3 (Prop_lut3_I0_O)        0.045    -0.175 r  ov7670/i2c/divider[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.175    ov7670/i2c/p_0_in__0[7]
    SLICE_X1Y19          FDRE                                         r  ov7670/i2c/divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.856    -0.313    ov7670/i2c/clk_out1
    SLICE_X1Y19          FDRE                                         r  ov7670/i2c/divider_reg[7]/C
                         clock pessimism             -0.195    -0.507    
                         clock uncertainty            0.180    -0.328    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.091    -0.237    ov7670/i2c/divider_reg[7]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.062    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_display_clocks
  To Clock:  clk_out1_display_clocks_1

Setup :            0  Failing Endpoints,  Worst Slack       29.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.792ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 2.549ns (27.290%)  route 6.791ns (72.710%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 37.974 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.355 r  vga/frame_buffer_i_2/O[1]
                         net (fo=34, routed)          5.528     6.883    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.488    37.974    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.549    
                         clock uncertainty           -0.180    37.369    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    36.675    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.675    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 29.792    

Slack (MET) :             29.932ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        9.199ns  (logic 2.549ns (27.710%)  route 6.650ns (72.290%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 37.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.355 r  vga/frame_buffer_i_2/O[1]
                         net (fo=34, routed)          5.386     6.741    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y2          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.486    37.972    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.425    37.547    
                         clock uncertainty           -0.180    37.367    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    36.673    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.673    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 29.932    

Slack (MET) :             30.232ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 2.759ns (30.204%)  route 6.376ns (69.796%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 37.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     1.263 r  vga/frame_buffer_i_2/O[2]
                         net (fo=34, routed)          4.622     5.885    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[16]
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.302     6.187 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=2, routed)           0.490     6.677    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1
    RAMB18_X1Y10         RAMB18E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.471    37.957    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB18_X1Y10         RAMB18E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.532    
                         clock uncertainty           -0.180    37.352    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.909    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.909    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                 30.232    

Slack (MET) :             30.232ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 2.759ns (30.204%)  route 6.376ns (69.796%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 37.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     1.263 r  vga/frame_buffer_i_2/O[2]
                         net (fo=34, routed)          4.622     5.885    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[16]
    SLICE_X48Y27         LUT4 (Prop_lut4_I0_O)        0.302     6.187 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=2, routed)           0.490     6.677    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[15]
    RAMB18_X1Y11         RAMB18E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.471    37.957    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB18_X1Y11         RAMB18E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.532    
                         clock uncertainty           -0.180    37.352    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.909    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.909    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                 30.232    

Slack (MET) :             30.284ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 2.549ns (28.825%)  route 6.294ns (71.175%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.355 r  vga/frame_buffer_i_2/O[1]
                         net (fo=34, routed)          5.030     6.385    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.482    37.968    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.543    
                         clock uncertainty           -0.180    37.363    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    36.669    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.669    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                 30.284    

Slack (MET) :             30.307ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 2.291ns (26.119%)  route 6.480ns (73.881%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 37.974 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     1.097 r  vga/frame_buffer_i_3/O[3]
                         net (fo=35, routed)          5.217     6.314    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[13]
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.488    37.974    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.549    
                         clock uncertainty           -0.180    37.369    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    36.621    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.621    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                 30.307    

Slack (MET) :             30.432ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 2.549ns (29.333%)  route 6.141ns (70.666%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 37.963 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.355 r  vga/frame_buffer_i_2/O[1]
                         net (fo=34, routed)          4.877     6.232    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y4          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.477    37.963    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.425    37.538    
                         clock uncertainty           -0.180    37.358    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    36.664    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.664    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                 30.432    

Slack (MET) :             30.471ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        8.663ns  (logic 2.549ns (29.423%)  route 6.114ns (70.577%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     1.007 r  vga/frame_buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.007    vga/frame_buffer_i_3_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.355 r  vga/frame_buffer_i_2/O[1]
                         net (fo=34, routed)          4.851     6.206    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addrb[15]
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.490    37.976    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.551    
                         clock uncertainty           -0.180    37.371    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    36.677    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.677    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 30.471    

Slack (MET) :             30.534ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 2.291ns (26.807%)  route 6.255ns (73.193%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     1.097 r  vga/frame_buffer_i_3/O[3]
                         net (fo=35, routed)          4.992     6.089    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addrb[13]
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.490    37.976    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.551    
                         clock uncertainty           -0.180    37.371    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    36.623    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.623    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                 30.534    

Slack (MET) :             30.643ns  (required time - arrival time)
  Source:                 A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        8.433ns  (logic 2.291ns (27.166%)  route 6.142ns (72.834%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 37.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.561    -2.458    ov7670_xclk_OBUF
    SLICE_X41Y36         FDRE                                         r  A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  A[2]/Q
                         net (fo=3, routed)           0.665    -1.337    vga/Q[2]
    SLICE_X40Y37         LUT2 (Prop_lut2_I0_O)        0.124    -1.213 r  vga/frame_buffer_i_18/O
                         net (fo=1, routed)           0.000    -1.213    vga/frame_buffer_i_18_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.663 r  vga/frame_buffer_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.663    vga/frame_buffer_i_8_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.441 r  vga/frame_buffer_i_7/O[0]
                         net (fo=1, routed)           0.599     0.158    vga/frame_addr0[11]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     1.097 r  vga/frame_buffer_i_3/O[3]
                         net (fo=35, routed)          4.879     5.976    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[13]
    RAMB36_X1Y2          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         1.486    37.972    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.425    37.547    
                         clock uncertainty           -0.180    37.367    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    36.619    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.619    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                 30.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/data_sr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.557    -0.572    ov7670/i2c/clk_out1
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  ov7670/i2c/data_sr_reg[23]/Q
                         net (fo=1, routed)           0.112    -0.296    ov7670/i2c/data_sr_reg_n_0_[23]
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.825    -0.344    ov7670/i2c/clk_out1
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[24]/C
                         clock pessimism             -0.229    -0.572    
                         clock uncertainty            0.180    -0.393    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.060    -0.333    ov7670/i2c/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.011%)  route 0.145ns (40.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.557    -0.572    ov7670/i2c/clk_out1
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  ov7670/i2c/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.145    -0.263    ov7670/i2c/data_sr_reg_n_0_[11]
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.045    -0.218 r  ov7670/i2c/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    ov7670/i2c/data_sr[12]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  ov7670/i2c/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.826    -0.343    ov7670/i2c/clk_out1
    SLICE_X8Y19          FDRE                                         r  ov7670/i2c/data_sr_reg[12]/C
                         clock pessimism             -0.215    -0.557    
                         clock uncertainty            0.180    -0.378    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.121    -0.257    ov7670/i2c/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/camera_regs/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.562    -0.567    ov7670/camera_regs/clk_out1
    SLICE_X8Y15          FDRE                                         r  ov7670/camera_regs/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  ov7670/camera_regs/address_reg[1]/Q
                         net (fo=6, routed)           0.116    -0.287    ov7670/camera_regs/address_reg__0[1]
    SLICE_X9Y15          LUT6 (Prop_lut6_I3_O)        0.045    -0.242 r  ov7670/camera_regs/address_rep[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.242    ov7670/camera_regs/address_rep[5]_i_1_n_0
    SLICE_X9Y15          FDRE                                         r  ov7670/camera_regs/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.830    -0.339    ov7670/camera_regs/clk_out1
    SLICE_X9Y15          FDRE                                         r  ov7670/camera_regs/address_reg[5]/C
                         clock pessimism             -0.216    -0.554    
                         clock uncertainty            0.180    -0.375    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.092    -0.283    ov7670/camera_regs/address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ov7670/i2c/busy_sr_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/busy_sr_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.583    -0.546    ov7670/i2c/clk_out1
    SLICE_X5Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDSE (Prop_fdse_C_Q)         0.141    -0.405 r  ov7670/i2c/busy_sr_reg[17]/Q
                         net (fo=1, routed)           0.143    -0.262    ov7670/i2c/busy_sr_reg_n_0_[17]
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.045    -0.217 r  ov7670/i2c/busy_sr[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    ov7670/i2c/busy_sr[18]_i_1_n_0
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.852    -0.317    ov7670/i2c/clk_out1
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[18]/C
                         clock pessimism             -0.217    -0.533    
                         clock uncertainty            0.180    -0.354    
    SLICE_X4Y21          FDSE (Hold_fdse_C_D)         0.092    -0.262    ov7670/i2c/busy_sr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.561    -0.568    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y38         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.170    -0.257    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X41Y39         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.831    -0.338    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y39         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.215    -0.552    
                         clock uncertainty            0.180    -0.373    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.070    -0.303    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ov7670/i2c/busy_sr_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/busy_sr_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.501%)  route 0.149ns (44.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.583    -0.546    ov7670/i2c/clk_out1
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDSE (Prop_fdse_C_Q)         0.141    -0.405 r  ov7670/i2c/busy_sr_reg[11]/Q
                         net (fo=2, routed)           0.149    -0.256    ov7670/i2c/busy_sr_reg_n_0_[11]
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  ov7670/i2c/busy_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    ov7670/i2c/busy_sr[12]_i_1_n_0
    SLICE_X5Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.852    -0.317    ov7670/i2c/clk_out1
    SLICE_X5Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[12]/C
                         clock pessimism             -0.217    -0.533    
                         clock uncertainty            0.180    -0.354    
    SLICE_X5Y21          FDSE (Hold_fdse_C_D)         0.091    -0.263    ov7670/i2c/busy_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ov7670/i2c/busy_sr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/busy_sr_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.183ns (53.208%)  route 0.161ns (46.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.583    -0.546    ov7670/i2c/clk_out1
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDSE (Prop_fdse_C_Q)         0.141    -0.405 r  ov7670/i2c/busy_sr_reg[4]/Q
                         net (fo=1, routed)           0.161    -0.244    ov7670/i2c/busy_sr_reg_n_0_[4]
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.042    -0.202 r  ov7670/i2c/busy_sr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    ov7670/i2c/busy_sr[5]_i_1_n_0
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.852    -0.317    ov7670/i2c/clk_out1
    SLICE_X4Y21          FDSE                                         r  ov7670/i2c/busy_sr_reg[5]/C
                         clock pessimism             -0.230    -0.546    
                         clock uncertainty            0.180    -0.367    
    SLICE_X4Y21          FDSE (Hold_fdse_C_D)         0.107    -0.260    ov7670/i2c/busy_sr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 vga/vCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.166%)  route 0.157ns (45.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.559    -0.570    vga/clk_out1
    SLICE_X41Y36         FDRE                                         r  vga/vCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  vga/vCounter_reg[4]/Q
                         net (fo=7, routed)           0.157    -0.272    vga/vCounter[4]
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.045    -0.227 r  vga/vCounter[9]_i_2/O
                         net (fo=2, routed)           0.000    -0.227    vga/vCounter_reg[9]_0[8]
    SLICE_X40Y36         FDRE                                         r  vga/vCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.828    -0.341    vga/clk_out1
    SLICE_X40Y36         FDRE                                         r  vga/vCounter_reg[9]/C
                         clock pessimism             -0.217    -0.557    
                         clock uncertainty            0.180    -0.378    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092    -0.286    vga/vCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.993%)  route 0.164ns (50.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.558    -0.571    ov7670/i2c/clk_out1
    SLICE_X8Y19          FDRE                                         r  ov7670/i2c/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  ov7670/i2c/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.164    -0.243    ov7670/i2c/data_sr_reg_n_0_[10]
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.825    -0.344    ov7670/i2c/clk_out1
    SLICE_X8Y20          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/C
                         clock pessimism             -0.215    -0.558    
                         clock uncertainty            0.180    -0.379    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.075    -0.304    ov7670/i2c/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ov7670/i2c/divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670/i2c/divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.348%)  route 0.183ns (49.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.585    -0.544    ov7670/i2c/clk_out1
    SLICE_X4Y19          FDRE                                         r  ov7670/i2c/divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  ov7670/i2c/divider_reg[6]/Q
                         net (fo=7, routed)           0.183    -0.220    ov7670/i2c/divider_reg__0[6]
    SLICE_X1Y19          LUT3 (Prop_lut3_I0_O)        0.045    -0.175 r  ov7670/i2c/divider[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.175    ov7670/i2c/p_0_in__0[7]
    SLICE_X1Y19          FDRE                                         r  ov7670/i2c/divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=208, routed)         0.856    -0.313    ov7670/i2c/clk_out1
    SLICE_X1Y19          FDRE                                         r  ov7670/i2c/divider_reg[7]/C
                         clock pessimism             -0.195    -0.507    
                         clock uncertainty            0.180    -0.328    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.091    -0.237    ov7670/i2c/divider_reg[7]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.062    





