0.7
2020.1
May 27 2020
20:09:33
D:/PROJECT/XILINX/CDD/Lab1/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/PROJECT/XILINX/CDD/Lab1/Lab1/Lab1.srcs/sim_1/new/full_adder_TB.v,1740044272,verilog,,,,full_adder_TB,,,,,,,,
D:/PROJECT/XILINX/CDD/Lab1/Lab1/Lab1.srcs/sim_1/new/ripple_carry_adder_4b_TB.v,1740058136,verilog,,,,ripple_carry_adder_4b_TB,,,,,,,,
D:/PROJECT/XILINX/CDD/Lab1/Lab1/Lab1.srcs/sources_1/new/full_adder.v,1740044426,verilog,,D:/PROJECT/XILINX/CDD/Lab1/Lab1/Lab1.srcs/sources_1/new/ripple_carry_adder_Nb.v,,full_adder,,,,,,,,
D:/PROJECT/XILINX/CDD/Lab1/Lab1/Lab1.srcs/sources_1/new/ripple_carry_adder_4b.v,1740045347,verilog,,D:/PROJECT/XILINX/CDD/Lab1/Lab1/Lab1.srcs/sim_1/new/ripple_carry_adder_4b_TB.v,,ripple_carry_adder_4b,,,,,,,,
D:/PROJECT/XILINX/CDD/Lab1/Lab1/Lab1.srcs/sources_1/new/ripple_carry_adder_Nb.v,1740058122,verilog,,D:/PROJECT/XILINX/CDD/Lab1/Lab1/Lab1.srcs/sim_1/new/ripple_carry_adder_4b_TB.v,,ripple_carry_adder_Nb,,,,,,,,
