// Seed: 2423366887
module module_0;
  int id_1 (
      .id_0(1),
      .id_1(id_2)
  );
  wire id_3, id_4;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1
);
  always id_0 <= {-1 - 1{id_3}};
  assign id_1 = id_3;
  wire id_4;
  module_0 modCall_1 ();
  uwire id_5, id_6, id_7 = ~1;
  uwire id_8, id_9;
  assign id_0 = id_6 * id_8 & -1;
  tri  id_10 = -1'b0 - 1;
  wire id_11;
  wire id_12, id_13, id_14;
endmodule
