{"vcs1":{"timestamp_begin":1700209424.490617344, "rt":8.82, "ut":8.21, "st":0.57}}
{"vcselab":{"timestamp_begin":1700209433.402135069, "rt":1.23, "ut":0.47, "st":0.19}}
{"link":{"timestamp_begin":1700209434.722268224, "rt":0.46, "ut":0.18, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700209423.787760142}
{"VCS_COMP_START_TIME": 1700209423.787760142}
{"VCS_COMP_END_TIME": 1700209443.920669772}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370196}}
{"stitch_vcselab": {"peak_mem": 240020}}
