# Exams/review2015 fancytimer
### Solution
```Verilog

```
[code](./157.v)