# RISCV_Verilog

Both `single` and `pipeline`  have passed the example code, which is stored at `./assembler/assembly.asm`. 

However, there still might be some bugs.

