# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 750 3.2e-05 512 160 400 458752 38.3579 13.3482 117.059 417.77 586.781 586.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 470 0.000128 1024 122 570 75776 20.3372 6.82867 55.0651 208.995 291.412 291.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1180 3.2e-05 512 130 390 571392 25.5952 13.3799 144.249 419.041 602.45 602.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1690 0.000128 2048 410 1860 136192 18.0698 14.3618 578.647 419.153 1030.34 1030.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 770 3.2e-05 4096 60 2200 570880 198.077 122.7 6094.28 3641.7 10057 10057.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1630 0.000512 512 190 190 36480 0.72544 0.8296 6.24038 26.2714 34.1383 34.2141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1010 0.000512 512 245 320 30208 1.49878 0.830912 5.90314 26.3006 34.6608 34.7776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1210 3.2e-05 512 170 340 548864 28.4471 13.3295 115.143 417.756 574.898 575.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1980 0.000512 1024 100 110 38016 1.67133 3.88723 60.0105 65.6128 65.6713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1460 6.4e-05 1024 320 950 271360 24.9984 13.5064 310.908 419.083 768.662 768.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 750 3.2e-05 512 160 400 451584 38.3602 13.2329 133.232 414.35 599.42 599.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 470 0.000128 1024 122 570 73728 20.3464 6.82416 61.0273 207.285 295.672 295.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1180 3.2e-05 512 130 390 571392 25.6522 13.4062 164.857 418.882 622.974 623.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1690 0.000128 2048 410 1860 136224 18.0798 14.4117 670.052 418.998 1121.64 1121.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 770 3.2e-05 4096 60 2200 570816 198.322 122.855 6888.68 3638.4 10848.5 10848.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1630 0.000512 512 190 190 36432 0.729088 0.832096 3.8663 26.2532 31.7534 31.8241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1010 0.000512 512 245 320 29952 1.4912 0.822816 6.70934 26.0849 35.2337 35.3464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1210 3.2e-05 512 170 340 548352 28.4558 13.3463 131.776 417.355 591.144 591.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1980 0.000512 1024 100 110 38016 1.66912 4.41958 60.0501 66.1793 66.2346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1460 6.4e-05 1024 320 950 270720 25.1249 13.5291 358.322 420.854 817.994 818.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 750 3.2e-05 512 160 400 460800 38.4431 13.3898 143.525 419.409 615.022 615.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 470 0.000128 1024 122 570 76800 20.3267 6.84634 66.5065 209.923 303.787 303.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1180 3.2e-05 512 130 390 570880 25.6275 13.408 172.341 419.302 630.88 631.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1690 0.000128 2048 410 1860 136320 18.0452 14.4623 700.491 419.54 1152.65 1152.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 770 3.2e-05 4096 60 2200 570880 197.93 122.825 7203.03 3643.11 11167.2 11167.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1630 0.000512 512 190 190 36480 0.72528 0.830624 4.0384 26.2726 31.9357 32.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1010 0.000512 512 245 320 29440 1.49347 0.817152 6.92106 25.9798 35.3361 35.4509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1210 3.2e-05 512 170 340 552960 28.3461 13.3734 139.295 419.327 600.553 600.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1980 0.000512 1024 100 110 38000 1.66573 4.59981 61.3093 67.6184 67.6762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1460 6.4e-05 1024 320 950 271360 24.9928 13.5128 375.608 419.349 833.629 833.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 750 3.2e-05 512 160 400 454656 37.6421 13.1448 130.664 412.23 593.928 594.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 470 0.000128 1024 122 570 73728 20.1637 6.79709 59.6442 206.257 293.049 293.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1180 3.2e-05 512 130 390 571392 25.4897 13.3646 160.698 418.311 618.046 618.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1690 0.000128 2048 410 1860 135936 18.0092 14.3319 651.607 418.471 1102.52 1102.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 770 3.2e-05 4096 60 2200 570624 197.498 122.668 6711.46 3638.37 10670.3 10670.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1630 0.000512 512 190 190 36288 0.722528 0.82768 3.76371 26.1986 31.5825 31.6573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1010 0.000512 512 245 320 29952 1.4769 0.819104 6.55427 25.967 34.9492 35.0646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1210 3.2e-05 512 170 340 546816 28.2618 13.2798 128.115 416.264 586.14 586.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1980 0.000512 1024 100 110 38016 1.66854 4.33949 60.0118 66.0604 66.1199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1460 6.4e-05 1024 320 950 270336 25.0226 13.4881 348.518 418.371 805.566 805.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 750 3.2e-05 512 160 400 448000 38.3953 13.1891 130.181 412.826 594.838 595.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 470 0.000128 1024 122 570 73600 20.2774 6.81574 60.2373 206.465 293.981 294.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1180 3.2e-05 512 130 390 569600 25.6989 13.4075 161.66 418.986 619.937 620.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1690 0.000128 2048 410 1860 136000 18.1436 14.3995 660.279 419.155 1112.08 1112.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 770 3.2e-05 4096 60 2200 571200 198.859 123.055 6799.37 3644 10765.6 10765.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1630 0.000512 512 190 190 36400 0.726592 0.830816 3.82109 26.2412 31.6921 31.7665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1010 0.000512 512 245 320 29600 1.49088 0.817504 6.61206 25.9972 35.0457 35.1601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1210 3.2e-05 512 170 340 550400 28.1158 13.3241 130.434 419.155 591.242 591.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1980 0.000512 1024 100 110 38000 1.66912 4.3848 60.1023 66.1988 66.2589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1460 6.4e-05 1024 320 950 270400 25.1768 13.5562 351.677 419.143 809.721 809.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 750 3.2e-05 512 160 400 444416 38.9432 13.2009 134.268 413.609 600.265 600.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 470 0.000128 1024 122 570 71680 20.5572 6.8137 60.747 206.965 295.274 295.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1180 3.2e-05 512 130 390 569856 25.5969 13.3816 166.898 418.323 624.384 624.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1690 0.000128 2048 410 1860 135744 18.0308 14.3483 676.309 418.52 1127.31 1127.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 770 3.2e-05 4096 60 2200 570752 198.053 122.836 6935.98 3639.82 10897 10897.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1630 0.000512 512 190 190 36288 0.723968 0.828768 3.93523 26.1898 31.7488 31.8239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1010 0.000512 512 245 320 29568 1.49363 0.821248 6.78797 26.0648 35.2937 35.4114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1210 3.2e-05 512 170 340 551936 28.3235 13.369 134.833 418.332 595.076 595.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1980 0.000512 1024 100 110 37968 1.66554 4.49078 59.0523 65.2514 65.3097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1460 6.4e-05 1024 320 950 270592 25.0011 13.6444 362.558 418.393 819.764 819.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 750 3.2e-05 512 160 400 445440 38.6415 13.178 134.491 412.645 599.205 599.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 470 0.000128 1024 122 570 72960 20.3246 6.82899 62.0307 206.494 295.868 296.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1180 3.2e-05 512 130 390 568320 25.6181 13.3734 167.431 417.703 624.314 624.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1690 0.000128 2048 410 1860 135840 18.1098 14.3513 679.158 419.199 1130.93 1131.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 770 3.2e-05 4096 60 2200 570240 198.096 122.783 6991.39 3659.34 10971.9 10972.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1630 0.000512 512 190 190 36480 0.729664 0.82944 3.96122 26.3083 31.9003 31.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1010 0.000512 512 245 320 29760 1.48586 0.820832 6.85133 26.0871 35.37 35.4922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1210 3.2e-05 512 170 340 545280 28.6938 13.3472 133.853 417.719 593.839 594.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1980 0.000512 1024 100 110 37920 1.66851 4.53888 61.0149 67.2661 67.3219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1460 6.4e-05 1024 320 950 268800 25.0923 13.9749 361.933 417.766 818.936 819.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 750 3.2e-05 512 160 400 458752 38.3691 13.3448 134.071 418.102 604.137 604.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 470 0.000128 1024 122 570 73728 20.6049 6.8343 60.513 209.224 297.366 297.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1180 3.2e-05 512 130 390 569344 25.5502 13.3529 162.571 418.005 619.669 619.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1690 0.000128 2048 410 1860 135680 18.0096 14.3621 657.223 418.229 1107.93 1108.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 770 3.2e-05 4096 60 2200 570368 198.153 122.865 6764.29 3665.24 10750.8 10751.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1630 0.000512 512 190 190 36352 0.727104 0.833536 3.85094 26.3311 31.8166 31.8916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1010 0.000512 512 245 320 29696 1.50669 0.833536 6.6615 26.3598 35.4854 35.6036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1210 3.2e-05 512 170 340 548864 28.4147 13.3292 130.09 418.02 590.07 590.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1980 0.000512 1024 100 110 37888 1.65971 4.33456 58.9578 64.9965 65.0547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1460 6.4e-05 1024 320 950 270336 24.8883 13.6101 352.136 418.084 808.882 809.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 750 3.2e-05 512 160 400 442368 38.8479 13.1502 130.445 412.205 594.899 595.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 470 0.000128 1024 122 570 73728 20.1988 6.80077 61.1471 206.343 294.673 294.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1180 3.2e-05 512 130 390 565248 25.4932 13.3002 161.645 416.223 616.848 616.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1690 0.000128 2048 410 1860 135936 18.0157 14.3453 663.148 418.638 1114.25 1114.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 770 3.2e-05 4096 60 2200 569856 197.47 122.63 6822.26 3653.97 10796.6 10796.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1630 0.000512 512 190 190 36096 0.7256 0.829472 3.85638 26.2615 31.7456 31.8219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1010 0.000512 512 245 320 29184 1.50438 0.817152 6.64269 26.0813 35.1761 35.2893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1210 3.2e-05 512 170 340 540672 28.1055 13.13 129.134 412.115 582.704 582.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1980 0.000512 1024 100 110 37824 1.66384 4.39501 59.4877 65.5896 65.6467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1460 6.4e-05 1024 320 950 267264 25.0252 13.4502 348.817 416.341 803.801 803.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 750 3.2e-05 512 160 400 435200 39.5843 13.1793 137.655 412.302 602.97 603.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 470 0.000128 1024 122 570 70400 20.6637 6.81674 62.3438 206.406 296.414 296.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1180 3.2e-05 512 130 390 563200 25.7744 13.3249 172.072 416.502 627.861 628.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1690 0.000128 2048 410 1860 136000 18.1116 14.4366 710.298 419.02 1161.97 1162.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 770 3.2e-05 4096 60 2200 569600 198.939 123.156 7238.58 3660.34 11221.3 11221.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1630 0.000512 512 190 190 36400 0.727616 0.83328 4.1615 26.2863 32.0826 32.1577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1010 0.000512 512 245 320 28800 1.51526 0.8216 6.95843 26.0432 35.4667 35.5851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1210 3.2e-05 512 170 340 537600 28.42 13.1543 137.146 412.321 591.266 591.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1980 0.000512 1024 100 110 37800 1.66502 4.73459 59.4227 65.8636 65.9232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1460 6.4e-05 1024 320 950 268800 24.9655 13.6447 376.53 416.981 832.294 832.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 750 3.2e-05 512 160 400 458752 38.3588 13.3395 170.944 417.766 640.658 640.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 470 0.000128 1024 122 570 73728 20.6276 6.8329 77.1572 209.28 314.08 314.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1180 3.2e-05 512 130 390 565248 25.7554 13.33 204.374 417.681 661.331 661.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1690 0.000128 2048 410 1860 135168 18.0403 14.3401 823.777 418.162 1274.42 1274.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 770 3.2e-05 4096 60 2200 569344 198.106 123.1 8477.81 3649.39 12448.7 12448.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1630 0.000512 512 190 190 35840 0.721952 0.827648 4.90669 26.048 32.5758 32.6513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1010 0.000512 512 245 320 26624 1.48458 0.778816 7.472 25.0429 34.9058 35.0251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1210 3.2e-05 512 170 340 540672 29.0103 13.3222 162.213 417.686 622.447 622.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1980 0.000512 1024 100 110 37632 1.64966 5.50205 59.6767 66.8703 66.9268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1460 6.4e-05 1024 320 950 270336 24.8951 13.4923 443.485 417.845 899.888 900.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 750 3.2e-05 512 160 405 454656 38.771 13.3416 114.063 418.034 584.459 584.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 470 0.000128 1024 122 570 74752 20.4793 6.82576 101.643 209.1 338.239 338.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1180 3.2e-05 512 130 390 571392 25.6485 13.3553 142.532 419.312 601.031 601.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1690 0.000128 2048 410 1860 136320 18.0323 14.3894 572.58 419.35 1024.46 1024.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 770 3.2e-05 4096 60 2205 570368 198.721 122.909 11396 3656.66 15374.6 15374.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1630 0.000512 512 190 195 36288 0.724992 0.8312 6.37539 26.3121 34.3135 34.3892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1010 0.000512 512 245 330 29952 1.49773 0.831616 9.63546 26.2918 38.3845 38.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1210 3.2e-05 512 170 345 555008 28.1851 13.3514 122.518 424.466 588.739 588.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1980 0.000512 1024 100 120 37984 1.66666 7.57891 59.8193 69.1071 69.1646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1460 6.4e-05 1024 320 945 271360 24.9774 13.4984 306.462 419.331 764.431 764.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 750 3.2e-05 512 160 405 455680 39.0674 13.3995 115.841 419.418 587.975 588.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 470 0.000128 1024 122 570 75520 20.5237 6.84442 55.4012 209.797 292.753 292.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1180 3.2e-05 512 130 390 570880 25.7201 13.3802 143.984 419.314 602.582 602.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1690 0.000128 2048 410 1860 136320 18.1232 14.3708 580.51 419.368 1032.48 1032.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 770 3.2e-05 4096 60 2205 570560 199.268 123.192 6007.55 3653.45 9983.75 9984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1630 0.000512 512 190 195 36320 0.728992 0.830272 6.78666 26.3091 34.7261 34.8044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1010 0.000512 512 245 330 29760 1.50307 0.845728 5.90227 26.1693 34.5456 34.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1210 3.2e-05 512 170 345 555520 28.2391 13.3917 117.751 419.336 578.941 579.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1980 0.000512 1024 100 120 37960 1.66883 7.96269 59.2341 68.9086 68.9646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1460 6.4e-05 1024 320 945 271360 25.081 13.5491 310.998 419.338 769.131 769.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 750 3.2e-05 512 160 405 454656 38.419 13.3161 115.368 416.305 583.671 583.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 470 0.000128 1024 122 570 73728 20.5168 6.82803 52.6137 208.244 288.393 288.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1180 3.2e-05 512 130 390 569856 25.6288 13.3802 141.785 418.264 599.252 599.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1690 0.000128 2048 410 1860 136320 18.0505 14.3819 575.188 418.85 1026.59 1026.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 770 3.2e-05 4096 60 2205 570240 198.702 123.045 5974.82 3644.02 9940.87 9941.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1630 0.000512 512 190 195 36288 0.724992 0.832768 6.46554 26.2994 34.3946 34.4738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1010 0.000512 512 245 330 29952 1.49939 0.827104 5.93379 26.1937 34.5846 34.6892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1210 3.2e-05 512 170 345 552960 28.2841 13.3612 115.636 418.283 575.777 575.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1980 0.000512 1024 100 120 37968 1.6695 4.08067 60.244 66.0394 66.0974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1460 6.4e-05 1024 320 945 270336 25.0541 13.5144 306.92 418.287 763.938 764.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 750 3.2e-05 512 160 405 451584 39.2848 13.3878 117.75 418.743 589.427 589.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 470 0.000128 1024 122 570 75264 20.5069 6.84998 55.0201 209.471 292.035 292.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1180 3.2e-05 512 130 390 569856 25.6878 13.3994 146.035 418.642 603.962 604.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1690 0.000128 2048 410 1860 136192 18.1105 14.4084 589.472 419.332 1041.43 1041.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 770 3.2e-05 4096 60 2205 569856 199.383 123.174 6106.71 3647.33 10076.9 10077.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1630 0.000512 512 190 195 36288 0.729664 0.833472 3.59421 26.3293 31.5589 31.6343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1010 0.000512 512 245 330 30016 1.50912 0.834464 6.09578 26.3542 34.9208 35.0453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1210 3.2e-05 512 170 345 555520 28.1177 13.3693 119.298 420.962 581.972 582.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1980 0.000512 1024 100 120 37968 1.66893 4.23699 59.2806 65.2294 65.2882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1460 6.4e-05 1024 320 945 270592 25.0883 13.6436 315.914 418.677 773.495 773.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 750 3.2e-05 512 160 405 450560 39.2031 13.3448 120.488 418.061 591.357 591.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 470 0.000128 1024 122 570 73728 20.5987 6.84083 55.3429 209.142 292.117 292.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1180 3.2e-05 512 130 390 571392 25.6146 13.3816 150.287 419.337 608.81 608.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1690 0.000128 2048 410 1860 136192 18.0616 14.3762 598.048 419.435 1050.03 1050.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 770 3.2e-05 4096 60 2205 569856 198.59 122.984 6266.29 3648.85 10237 10237.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1630 0.000512 512 190 195 36224 0.7256 0.829024 3.6855 26.2901 31.6028 31.6765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1010 0.000512 512 245 330 29696 1.50346 0.829664 6.2321 26.3157 35.0073 35.1234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1210 3.2e-05 512 170 345 552960 28.102 13.3284 121.738 419.742 583.136 583.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1980 0.000512 1024 100 120 37952 1.66845 4.35907 60.2225 66.293 66.3542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1460 6.4e-05 1024 320 945 271360 24.9982 13.4984 321.078 419.368 779.111 779.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 750 3.2e-05 512 160 405 451584 38.345 13.2239 138.855 414.634 605.311 605.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 470 0.000128 1024 122 570 73728 20.3458 6.82531 63.0155 207.434 297.803 297.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1180 3.2e-05 512 130 390 569088 25.74 13.4039 168.899 419.173 627.402 627.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1690 0.000128 2048 410 1860 136224 18.0752 14.3919 684.37 419.298 1136.24 1136.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 770 3.2e-05 4096 60 2205 569664 198.71 123.128 7002.77 3647.26 10972.1 10972.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1630 0.000512 512 190 195 36144 0.725248 0.828256 4.13901 26.2739 32.0406 32.1146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1010 0.000512 512 245 330 29376 1.50314 0.822432 7.00381 26.1041 35.5604 35.6782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1210 3.2e-05 512 170 345 552960 28.1068 13.3446 137.719 419.863 599.255 599.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1980 0.000512 1024 100 120 37944 1.66707 4.95152 59.0437 65.7042 65.7602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1460 6.4e-05 1024 320 945 270720 25.1252 13.6708 365.318 419.212 823.489 823.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 750 3.2e-05 512 160 405 450560 39.4045 13.3887 135.1 419.093 607.235 607.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 470 0.000128 1024 122 570 74240 20.6356 7.22422 62.226 209.674 299.946 300.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1180 3.2e-05 512 130 390 570880 25.6142 13.3903 165.855 419.003 624.045 624.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1690 0.000128 2048 410 1860 136320 18.0469 14.3596 668.718 419.12 1120.34 1120.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 770 3.2e-05 4096 60 2205 570240 198.302 123.001 6841.69 3648.42 10811.7 10811.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1630 0.000512 512 190 195 36160 0.72704 0.831552 4.04525 26.2617 31.9354 32.0131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1010 0.000512 512 245 330 29440 1.48918 0.819008 6.92022 25.9582 35.3145 35.4317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1210 3.2e-05 512 170 345 552960 28.3233 13.3725 134.155 424.727 600.793 600.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1980 0.000512 1024 100 120 37920 1.66243 4.80266 60.1842 66.6914 66.7485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1460 6.4e-05 1024 320 945 271360 24.9629 13.5148 357.606 419.046 815.294 815.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 750 3.2e-05 512 160 405 442368 38.8003 13.1468 142.32 412.244 606.761 606.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 470 0.000128 1024 122 570 70656 20.5445 7.05946 63.1191 206.267 297.17 297.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1180 3.2e-05 512 130 390 568320 25.6316 13.3689 175.86 418.321 633.37 633.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1690 0.000128 2048 410 1860 135936 17.9961 14.3606 712.135 418.486 1163.08 1163.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 770 3.2e-05 4096 60 2205 569856 197.751 122.866 7275.7 3642.67 11239.3 11239.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1630 0.000512 512 190 195 36096 0.722336 0.83088 4.31894 26.2032 32.1462 32.2231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1010 0.000512 512 245 330 29184 1.4921 0.8192 7.33885 25.9687 35.7451 35.8646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1210 3.2e-05 512 170 345 546816 28.2079 13.2813 141.947 416.373 600.027 600.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1980 0.000512 1024 100 120 37920 1.66749 5.16506 58.8115 65.6872 65.7431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1460 6.4e-05 1024 320 945 270336 24.9853 13.6324 379.773 418.386 836.941 837.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 750 3.2e-05 512 160 405 448000 38.3893 13.1865 143.183 412.248 607.255 607.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 470 0.000128 1024 122 570 70400 20.65 6.82061 62.3138 206.267 296.239 296.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1180 3.2e-05 512 130 390 569600 25.6877 13.4062 175.145 418.584 633.013 633.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1690 0.000128 2048 410 1860 136000 18.1543 14.3727 706.124 418.757 1157.52 1157.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 770 3.2e-05 4096 60 2205 570400 199.047 123.307 7231.68 3663.64 11218 11218.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1630 0.000512 512 190 195 36000 0.728608 0.82944 4.27491 26.2143 32.1206 32.1967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1010 0.000512 512 245 330 29600 1.49283 0.817888 7.3105 25.9789 35.7297 35.8449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1210 3.2e-05 512 170 345 550400 28.0718 13.3325 142.14 416.55 600.312 600.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1980 0.000512 1024 100 120 37900 1.66694 5.11946 60.8911 67.7215 67.7787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1460 6.4e-05 1024 320 945 270400 25.1556 13.5332 377.58 418.643 835.083 835.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 750 3.2e-05 512 160 405 444416 38.9337 13.2014 142.934 414.015 609.333 609.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 470 0.000128 1024 122 570 71680 20.5352 6.82038 64.0926 207.164 298.792 298.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1180 3.2e-05 512 130 390 569856 25.5648 13.378 176.373 418.72 634.225 634.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1690 0.000128 2048 410 1860 135744 18.04 14.3729 710.99 418.919 1162.43 1162.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 770 3.2e-05 4096 60 2205 569856 198.543 123.049 7294.67 3666.8 11283.3 11283.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1630 0.000512 512 190 195 36064 0.724224 0.827328 4.32749 26.2185 32.1674 32.2401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1010 0.000512 512 245 330 29568 1.49616 0.821248 7.38272 26.0888 35.9145 36.0306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1210 3.2e-05 512 170 345 551936 28.2866 13.359 142.956 418.745 603.566 603.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1980 0.000512 1024 100 120 37856 1.66093 5.12675 58.9473 65.7764 65.8365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1460 6.4e-05 1024 320 945 270592 24.9874 13.5107 380.205 418.796 837.668 837.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 750 3.2e-05 512 160 405 445440 38.6373 13.1702 140.448 412.599 605.106 605.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 470 0.000128 1024 122 570 72960 20.3122 6.8199 64.197 206.462 297.973 298.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1180 3.2e-05 512 130 390 568320 25.5907 13.3732 173.08 417.652 629.885 630.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1690 0.000128 2048 410 1860 135840 18.0937 14.4097 698.874 419.147 1150.63 1150.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 770 3.2e-05 4096 60 2205 569280 198.816 123.038 7195.49 3664.24 11181.9 11182.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1630 0.000512 512 190 195 36240 0.728928 0.831488 4.28026 26.3065 32.2197 32.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1010 0.000512 512 245 330 28800 1.51302 0.8192 7.05139 26.0079 35.5202 35.6352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1210 3.2e-05 512 170 345 552960 28.094 13.3517 140.872 417.741 600.274 600.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1980 0.000512 1024 100 120 37800 1.66189 5.11514 58.761 65.5799 65.6364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1460 6.4e-05 1024 320 945 268800 25.0848 13.5148 371.349 417.731 827.847 827.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 750 3.2e-05 512 160 405 442368 39.8948 13.3497 133.417 417.749 604.656 604.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 470 0.000128 1024 122 570 73728 20.5928 6.83306 61.866 209.14 298.619 298.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1180 3.2e-05 512 130 390 569344 25.5449 13.3289 165.892 417.649 622.602 622.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1690 0.000128 2048 410 1860 135680 17.9951 14.3904 669.091 417.878 1119.45 1119.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 770 3.2e-05 4096 60 2205 569344 198.345 123.098 6898.87 3648.67 10869.3 10869.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1630 0.000512 512 190 195 36096 0.728192 0.833984 4.10134 26.31 32.0438 32.1176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1010 0.000512 512 245 330 29696 1.51152 0.831744 7.04995 26.3331 35.8553 35.9717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1210 3.2e-05 512 170 345 548864 28.4129 13.3279 133.821 417.665 593.449 593.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1980 0.000512 1024 100 120 37888 1.67034 4.8568 59.0182 65.5884 65.6466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1460 6.4e-05 1024 320 945 270336 24.8819 13.4861 358.146 417.727 814.409 814.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 750 3.2e-05 512 160 405 442368 38.8397 13.1425 157.252 412.363 621.848 622.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 470 0.000128 1024 122 570 67584 20.8853 6.79936 66.9331 206.527 301.328 301.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1180 3.2e-05 512 130 390 565248 25.4669 13.296 193.295 416.394 648.641 648.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1690 0.000128 2048 410 1860 135936 18.0141 14.5037 779.903 418.802 1231.33 1231.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 770 3.2e-05 4096 60 2205 568320 198.155 122.949 7956.34 3644.15 11921.9 11922.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1630 0.000512 512 190 195 36096 0.72704 0.831584 4.7569 26.2727 32.6575 32.7295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1010 0.000512 512 245 330 29184 1.50253 0.81952 8.19126 26.0367 36.6766 36.7903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1210 3.2e-05 512 170 345 540672 28.1025 13.1244 154.622 414.516 610.583 610.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1980 0.000512 1024 100 120 37824 1.66534 5.75078 58.4666 65.926 65.9825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1460 6.4e-05 1024 320 945 267264 25.0228 13.9082 412.359 416.509 867.969 868.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 750 3.2e-05 512 160 405 435200 39.5859 13.175 155.736 412.652 621.396 621.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 470 0.000128 1024 122 570 70400 20.6716 6.81578 69.8336 206.681 304.189 304.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1180 3.2e-05 512 130 390 563200 25.7544 13.323 193.444 416.85 649.558 649.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1690 0.000128 2048 410 1860 136000 18.1135 14.3667 782.219 419.363 1234.16 1234.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 770 3.2e-05 4096 60 2205 569600 198.874 123.126 8027.53 3643.96 11993.8 11994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1630 0.000512 512 190 195 36000 0.727264 0.83232 4.83744 26.3051 32.7728 32.8499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1010 0.000512 512 245 330 28800 1.512 0.8216 8.03488 26.0612 36.5541 36.6651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1210 3.2e-05 512 170 345 537600 28.3908 13.1666 154.097 415.614 611.484 611.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1980 0.000512 1024 100 120 37800 1.66736 5.76269 59.5305 67.0016 67.0603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1460 6.4e-05 1024 320 945 268800 24.9813 13.4954 415.162 416.975 870.78 870.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 750 3.2e-05 512 160 405 425984 41.4392 13.3488 137.728 418.433 611.197 611.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 470 0.000128 1024 122 570 73728 20.6252 6.83008 66.347 209.397 303.383 303.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1180 3.2e-05 512 130 390 565248 25.7691 13.3316 175.76 418.092 633.141 633.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1690 0.000128 2048 410 1860 135168 18.043 14.3332 712.058 418.578 1163.12 1163.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 770 3.2e-05 4096 60 2205 569344 198.123 123.087 7347.41 3653.38 11322.3 11322.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1630 0.000512 512 190 195 35328 0.720896 0.823232 4.43424 26.0762 32.1292 32.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1010 0.000512 512 245 330 26624 1.48317 0.780288 6.81459 25.0665 34.2746 34.3879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1210 3.2e-05 512 170 345 540672 29.006 13.3243 141.624 418.209 602.377 602.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1980 0.000512 1024 100 120 37632 1.65888 5.29731 59.849 66.8458 66.9061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1460 6.4e-05 1024 320 945 270336 24.8983 13.5434 381.52 418.261 838.381 838.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 750 3.2e-05 512 160 400 462848 37.9308 13.3427 110.331 418.044 579.894 580.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 470 0.000128 1024 122 580 71680 20.8515 6.82838 82.2671 209.1 319.236 319.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1180 3.2e-05 512 130 400 570368 25.6696 13.355 135.903 419.322 594.437 594.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1690 0.000128 2048 410 1860 136192 18.0283 14.4128 544.163 419.344 996.051 996.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 770 3.2e-05 4096 60 2200 570624 198.437 122.871 11272.8 3665.65 15260 15260.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1630 0.000512 512 190 200 36416 0.726848 0.830208 6.05507 26.3107 33.9942 34.0666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1010 0.000512 512 245 320 29952 1.49578 0.82992 5.50995 26.2937 34.2577 34.3689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1210 3.2e-05 512 170 340 552960 28.3676 13.3568 115.087 419.421 576.447 576.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1980 0.000512 1024 100 120 37984 1.66781 7.24019 59.6174 68.569 68.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1460 6.4e-05 1024 320 960 270848 25.0231 13.5027 293.546 419.331 751.565 751.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 750 3.2e-05 512 160 400 460800 38.4963 13.4057 126.857 419.13 598.139 598.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 470 0.000128 1024 122 580 71680 20.9603 6.8401 55.1724 209.746 292.909 293.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1180 3.2e-05 512 130 400 570880 25.6781 13.4091 153.16 419.034 611.468 611.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1690 0.000128 2048 410 1860 136160 18.1249 14.391 613.071 419.088 1064.78 1064.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 770 3.2e-05 4096 60 2200 570560 199.078 123.2 6302.07 3645.22 10269.8 10270.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1630 0.000512 512 190 200 36400 0.727744 0.829504 7.10605 26.2904 35.0277 35.1048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1010 0.000512 512 245 320 29760 1.50102 0.846688 6.22656 26.1532 34.8555 34.9562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1210 3.2e-05 512 170 340 552960 28.4122 13.3814 122.312 419.166 583.489 583.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1980 0.000512 1024 100 120 37960 1.66586 8.29645 60.1832 70.1913 70.2504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1460 6.4e-05 1024 320 960 270720 25.1531 13.6402 329.794 419.051 787.801 787.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 750 3.2e-05 512 160 400 460800 37.829 13.3136 116.225 416.671 584.287 584.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 470 0.000128 1024 122 580 70656 20.8507 6.82896 50.662 208.433 286.957 287.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1180 3.2e-05 512 130 400 569856 25.6225 13.3857 141.845 418.63 599.673 599.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1690 0.000128 2048 410 1860 136128 18.0302 14.4262 571.777 419.207 1023.55 1023.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 770 3.2e-05 4096 60 2200 570624 198.323 122.966 5834.87 3645.02 9801.46 9801.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1630 0.000512 512 190 200 36384 0.726848 0.83152 6.11808 26.3245 34.0694 34.1447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1010 0.000512 512 245 320 29952 1.49779 0.826176 5.87162 26.2151 34.5386 34.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1210 3.2e-05 512 170 340 552960 28.2542 13.3606 113.095 418.653 573.576 573.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1980 0.000512 1024 100 120 37968 1.67526 4.05299 59.1628 64.9324 64.9901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1460 6.4e-05 1024 320 960 270336 25.0409 13.639 306.949 418.655 764.448 764.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 750 3.2e-05 512 160 400 458752 38.5758 13.3919 119.097 418.741 590.056 590.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 470 0.000128 1024 122 580 71680 20.8952 6.84106 52.7797 209.474 290.179 290.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1180 3.2e-05 512 130 400 569856 25.6792 13.401 145.293 418.65 603.211 603.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1690 0.000128 2048 410 1860 136192 18.1046 14.3604 578.757 419.34 1030.67 1030.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 770 3.2e-05 4096 60 2200 570304 198.957 123.058 5967.73 3663.42 9953.44 9953.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1630 0.000512 512 190 200 36400 0.729088 0.834144 3.55974 26.3288 31.5278 31.6093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1010 0.000512 512 245 320 30016 1.50762 0.831968 5.968 26.3537 34.7892 34.9082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1210 3.2e-05 512 170 340 551936 28.4199 13.3732 115.086 418.656 575.755 575.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1980 0.000512 1024 100 120 37968 1.66518 4.18733 59.2294 65.123 65.1802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1460 6.4e-05 1024 320 960 269696 25.2342 13.5253 310.878 418.679 768.485 768.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 750 3.2e-05 512 160 400 458752 38.3883 13.3386 120.895 417.605 590.468 590.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 470 0.000128 1024 122 580 71680 20.8176 6.83181 53.0636 209.012 289.912 290.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1180 3.2e-05 512 130 400 569344 25.7139 13.3823 146.369 418.885 604.539 604.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1690 0.000128 2048 410 1860 136192 18.053 14.3484 582.372 418.98 1033.86 1033.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 770 3.2e-05 4096 60 2200 570368 198.268 122.866 6055.18 3660.72 10037.3 10037.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1630 0.000512 512 190 200 36352 0.723936 0.82944 3.60822 26.263 31.4943 31.5703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1010 0.000512 512 245 320 29696 1.50573 0.831488 5.96109 26.2821 34.7066 34.8247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1210 3.2e-05 512 170 340 548864 28.4398 13.3257 116.051 417.523 575.553 575.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1980 0.000512 1024 100 120 37952 1.66502 4.28979 60.1101 66.1058 66.1653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1460 6.4e-05 1024 320 960 270336 25.1086 13.4957 312.358 418.916 770.039 770.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 750 3.2e-05 512 160 400 451584 38.3382 13.2241 146.696 414.674 613.176 613.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 470 0.000128 1024 122 580 69120 20.8857 6.8231 63.6583 207.556 299.106 299.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1180 3.2e-05 512 130 400 569088 25.7225 13.4044 179.985 419.216 638.513 638.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1690 0.000128 2048 410 1860 136224 18.0797 14.4146 719.09 419.336 1171.02 1171.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 770 3.2e-05 4096 60 2200 570240 198.402 123.005 7300.11 3662.95 11284.7 11285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1630 0.000512 512 190 200 36288 0.72704 0.82928 4.3807 26.2741 32.2794 32.3575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1010 0.000512 512 245 320 29376 1.50557 0.82384 7.25827 26.1055 35.8217 35.9342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1210 3.2e-05 512 170 340 548352 28.3972 13.3503 141.565 417.691 601.22 601.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1980 0.000512 1024 100 120 37944 1.66394 5.20806 59.9436 66.8598 66.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1460 6.4e-05 1024 320 960 270720 25.1059 13.5183 387.267 419.26 845.32 845.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 750 3.2e-05 512 160 400 442368 38.0516 13.0601 100.943 408.143 560.443 560.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 470 0.000128 1024 122 580 64512 21.0133 6.8888 41.7016 204.258 274.041 274.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1180 3.2e-05 512 130 400 566784 25.595 13.3519 125.138 417.305 581.593 581.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1690 0.000128 2048 410 1860 135936 18.0604 14.3608 500.266 419.107 951.898 952.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 770 3.2e-05 4096 60 2200 570240 197.948 122.923 5074.32 3664.68 9060.15 9060.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1630 0.000512 512 190 200 36288 0.724928 0.831488 3.12237 26.3028 31.0525 31.1255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1010 0.000512 512 245 320 28800 1.49254 0.808128 5.16243 25.7454 33.3356 33.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1210 3.2e-05 512 170 340 543744 28.1777 13.2014 98.6966 419.116 559.408 559.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1980 0.000512 1024 100 120 37872 1.66378 3.73434 59.6764 65.1185 65.1752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1460 6.4e-05 1024 320 960 269568 24.9214 13.4932 269.155 417.388 725.124 725.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 750 3.2e-05 512 160 400 460800 38.3932 13.3933 143.314 419.093 614.441 614.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 470 0.000128 1024 122 580 71680 20.9204 6.84451 63.2372 209.788 300.972 301.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1180 3.2e-05 512 130 400 570880 25.5588 13.3919 173.345 418.999 631.48 631.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1690 0.000128 2048 410 1860 136000 18.0596 14.3634 689.837 419.129 1141.49 1141.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 770 3.2e-05 4096 60 2200 570240 198.224 123.013 7078.09 3662.45 11062 11062.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1630 0.000512 512 190 200 36320 0.726432 0.833696 4.20902 26.2572 32.0957 32.1741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1010 0.000512 512 245 320 29440 1.48778 0.818272 7.02506 25.9638 35.4225 35.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1210 3.2e-05 512 170 340 552960 28.3038 13.3756 137.237 419.011 598.145 598.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1980 0.000512 1024 100 120 37920 1.66896 4.95555 60.0674 66.7345 66.7932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1460 6.4e-05 1024 320 960 270080 25.1413 13.5209 371.897 419.045 829.768 829.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 750 3.2e-05 512 160 400 450560 38.0751 13.1482 99.4337 412.343 563.246 563.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 470 0.000128 1024 122 580 66560 20.9781 6.8055 41.4397 206.382 275.787 275.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1180 3.2e-05 512 130 400 568320 25.6822 13.383 121.379 419.118 579.746 579.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1690 0.000128 2048 410 1860 135040 17.9772 14.3339 481.954 417.692 932.058 932.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 770 3.2e-05 4096 60 2200 569600 198.01 123.068 4937.15 3667.58 8926.08 8926.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1630 0.000512 512 190 200 36160 0.722944 0.825792 3.0271 26.2064 30.8548 30.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1010 0.000512 512 245 320 29440 1.49667 0.820544 5.09222 26.015 33.5514 33.6712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1210 3.2e-05 512 170 340 552960 28.2439 13.3546 97.3467 419.131 558.292 558.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1980 0.000512 1024 100 120 37760 1.66093 3.53894 59.9715 65.2126 65.2699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1460 6.4e-05 1024 320 960 268800 25.1475 16.0851 259.22 419.36 719.974 720.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 750 3.2e-05 512 160 400 454656 37.6033 13.1355 132.884 412.551 596.42 596.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 470 0.000128 1024 122 580 67584 20.8492 6.80477 55.866 206.412 290.117 290.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1180 3.2e-05 512 130 400 568320 25.6473 13.3467 162.019 418.63 619.822 619.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1690 0.000128 2048 410 1860 135936 18.0043 14.346 650.136 418.793 1101.38 1101.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 770 3.2e-05 4096 60 2200 569856 197.739 122.845 6662.56 3645.91 10629.3 10629.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1630 0.000512 512 190 200 36096 0.722944 0.826208 3.96282 26.2188 31.8045 31.8802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1010 0.000512 512 245 320 29184 1.49642 0.815104 6.55859 25.9887 34.9834 35.1017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1210 3.2e-05 512 170 340 546816 28.2218 13.2772 127.834 416.589 586.134 586.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1980 0.000512 1024 100 120 37920 1.66912 4.68378 58.9233 65.3184 65.3763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1460 6.4e-05 1024 320 960 270336 24.9791 14.1375 349.899 418.691 807.878 808.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 750 3.2e-05 512 160 400 442368 38.834 13.148 93.3262 412.652 558.209 558.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 470 0.000128 1024 122 580 67584 20.8708 6.80144 40.4324 206.566 274.852 274.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1180 3.2e-05 512 130 400 565248 25.4837 13.2833 115.199 416.678 570.827 570.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1690 0.000128 2048 410 1860 135936 18.0157 14.3297 463.251 419.083 914.781 914.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 770 3.2e-05 4096 60 2200 568320 198.073 122.938 4717.52 3666.46 8705.26 8705.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1630 0.000512 512 190 200 36096 0.7272 0.82944 2.88989 26.2924 30.8097 30.8841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1010 0.000512 512 245 320 29184 1.5008 0.820448 4.78842 26.0572 33.2945 33.4101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1210 3.2e-05 512 170 340 540672 28.0938 13.1321 90.8618 412.574 544.882 545.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1980 0.000512 1024 100 120 37824 1.66685 3.43709 59.5552 64.7017 64.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1460 6.4e-05 1024 320 960 267264 25.0095 13.4534 247.994 418.98 705.603 705.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 750 3.2e-05 512 160 400 448000 38.3982 13.1829 136.976 412.539 601.343 601.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 470 0.000128 1024 122 580 67200 20.9769 6.81622 58.0706 206.414 292.46 292.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1180 3.2e-05 512 130 400 569600 25.6774 13.3904 168.808 418.879 626.939 627.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1690 0.000128 2048 410 1860 136000 18.1357 14.3746 680.213 419.058 1131.88 1131.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 770 3.2e-05 4096 60 2200 570400 199.014 123.286 6922.65 3666.8 10912 10912.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1630 0.000512 512 190 200 36200 0.730112 0.82944 4.1783 26.2341 32.0425 32.1171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1010 0.000512 512 245 320 29600 1.49741 0.81712 7.01338 25.9893 35.441 35.5575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1210 3.2e-05 512 170 340 550400 28.0905 13.3243 134.384 427.532 603.549 603.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1980 0.000512 1024 100 120 37900 1.66854 4.94797 58.8381 65.4983 65.5569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1460 6.4e-05 1024 320 960 270400 25.166 13.5332 365.62 418.945 823.44 823.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 750 3.2e-05 512 160 400 435200 39.5836 13.1769 94.6535 412.273 559.936 560.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 470 0.000128 1024 122 580 64000 21.3482 6.82019 39.531 206.385 274.276 274.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1180 3.2e-05 512 130 400 563200 25.734 13.3161 118.5 416.464 574.2 574.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1690 0.000128 2048 410 1860 136000 18.102 14.4076 477.963 418.977 929.554 929.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 770 3.2e-05 4096 60 2200 569600 198.865 123.162 4852.96 3643.71 8818.96 8819.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1630 0.000512 512 190 200 36000 0.727392 0.829216 2.99971 26.2799 30.9095 30.9859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1010 0.000512 512 245 320 28800 1.50838 0.822368 4.91715 26.0354 33.4094 33.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1210 3.2e-05 512 170 340 537600 28.3884 13.1596 92.9861 412.196 546.946 547.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1980 0.000512 1024 100 120 37800 1.6647 3.5216 59.4861 64.7146 64.7703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1460 6.4e-05 1024 320 960 268800 24.9837 13.4948 256.365 416.601 711.609 711.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 750 3.2e-05 512 160 400 444416 38.9224 13.1968 174.376 414.016 640.763 640.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 470 0.000128 1024 122 580 68096 20.9015 6.81203 75.7901 207.17 310.86 311.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1180 3.2e-05 512 130 400 569856 25.5635 13.3645 217.422 418.814 675.35 675.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1690 0.000128 2048 410 1860 135744 18.0261 14.3585 862.026 418.923 1313.44 1313.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 770 3.2e-05 4096 60 2200 569856 198.443 123.07 8772.99 3647.57 12742.4 12742.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1630 0.000512 512 190 200 36064 0.724992 0.829824 5.31456 26.2179 33.1601 33.2356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1010 0.000512 512 245 320 29568 1.5 0.821344 8.8905 26.0905 37.4373 37.5562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1210 3.2e-05 512 170 340 551936 28.2907 13.3632 171.867 418.738 632.48 632.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1980 0.000512 1024 100 120 37856 1.66483 6.22378 58.9486 66.882 66.9389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1460 6.4e-05 1024 320 960 268800 25.199 13.5156 460.819 418.795 918.495 918.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 750 3.2e-05 512 160 400 430080 38.4512 13.0501 111.163 404.467 567.392 567.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 470 0.000128 1024 122 580 64512 20.6269 6.75562 46.6744 202.505 276.746 276.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1180 3.2e-05 512 130 400 566272 25.7488 13.3514 141.704 418.798 599.791 599.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1690 0.000128 2048 410 1860 135296 18.0382 14.3498 560.471 419.216 1012.17 1012.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 770 3.2e-05 4096 60 2200 568064 197.865 122.974 5773.79 3648.92 9743.82 9744.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1630 0.000512 512 190 200 35840 0.722752 0.826304 3.60227 26.1409 31.3632 31.4401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1010 0.000512 512 245 320 28672 1.46829 0.799456 5.90106 25.5632 33.859 33.9778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1210 3.2e-05 512 170 340 544768 27.9695 13.1648 112.679 414.018 568.053 568.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1980 0.000512 1024 100 120 37632 1.65683 4.11034 58.411 64.2191 64.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1460 6.4e-05 1024 320 960 268800 25.166 13.5206 303.537 418.937 761.328 761.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 750 3.2e-05 512 160 400 445440 38.6243 13.1738 167.828 412.593 632.471 632.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 470 0.000128 1024 122 580 69120 20.7717 6.80979 73.4433 206.573 307.78 307.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1180 3.2e-05 512 130 400 568320 25.5772 13.3529 208.473 417.664 665.252 665.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1690 0.000128 2048 410 1860 135840 18.0705 14.3852 824.725 419.146 1276.43 1276.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 770 3.2e-05 4096 60 2200 569280 198.71 123.02 8443.55 3644.84 12410.4 12410.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1630 0.000512 512 190 200 36240 0.727744 0.832064 5.14029 26.303 33.0749 33.1448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1010 0.000512 512 245 320 28800 1.50717 0.817152 8.36659 26.0051 36.8228 36.9398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1210 3.2e-05 512 170 340 545280 28.6622 13.3489 163.617 417.664 623.506 623.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1980 0.000512 1024 100 120 37800 1.6576 5.94694 59.8087 67.4559 67.5148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1460 6.4e-05 1024 320 960 268800 25.0862 13.5107 442.783 417.736 899.283 899.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 750 3.2e-05 512 160 400 430080 39.9713 13.1599 109.903 412.227 575.508 575.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 470 0.000128 1024 122 580 69120 20.7543 6.99251 49.9998 206.403 284.333 284.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1180 3.2e-05 512 130 400 568320 25.5073 13.3419 140.496 417.277 596.804 596.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1690 0.000128 2048 410 1860 135360 18.0119 14.3789 558.853 417.725 1009.07 1009.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 770 3.2e-05 4096 60 2200 568320 198.951 123.418 5699.05 3647.34 9669.04 9669.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1630 0.000512 512 190 200 35520 0.720896 0.822848 3.53962 26.0375 31.191 31.2689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1010 0.000512 512 245 320 28800 1.51082 0.823648 5.86864 26.0617 34.39 34.5087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1210 3.2e-05 512 170 340 537600 28.3394 13.1437 109.012 412.151 562.863 563.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1980 0.000512 1024 100 120 37680 1.66093 4.17792 58.3204 64.2031 64.2611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1460 6.4e-05 1024 320 960 268800 25.0218 13.5039 300.612 417.51 756.806 756.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 750 3.2e-05 512 160 400 458752 38.329 13.3454 167.396 418.101 637.423 637.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 470 0.000128 1024 122 580 69632 21.0185 6.83136 71.3705 209.309 308.716 308.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1180 3.2e-05 512 130 400 565248 25.7611 13.355 201.095 418.024 658.423 658.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1690 0.000128 2048 410 1860 135680 17.9966 14.3319 799.047 418.23 1249.71 1249.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 770 3.2e-05 4096 60 2200 570368 198.039 122.856 8237.56 3646.63 12205.4 12205.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1630 0.000512 512 190 200 36352 0.725696 0.831136 5.04134 26.3361 33.0053 33.0824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1010 0.000512 512 245 320 29696 1.51184 0.831328 8.3039 26.3574 37.1271 37.2461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1210 3.2e-05 512 170 340 548864 28.3956 13.3284 159.768 418.025 619.737 619.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1980 0.000512 1024 100 120 37888 1.66733 5.90848 60.0177 67.6383 67.6967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1460 6.4e-05 1024 320 960 268288 25.1739 13.494 428.215 418.096 885.141 885.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 750 3.2e-05 512 160 400 458752 38.3631 13.3492 112.998 418.187 583.14 583.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 470 0.000128 1024 122 580 65536 21.5256 6.8305 46.0706 209.397 284.006 284.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1180 3.2e-05 512 130 400 565248 25.7434 13.3361 134.697 418.093 592.052 592.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1690 0.000128 2048 410 1860 135168 18.0445 14.3544 538.326 418.571 989.398 989.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 770 3.2e-05 4096 60 2200 569344 198.102 123.123 5521.92 3657.1 9500.52 9500.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1630 0.000512 512 190 200 35840 0.720896 0.822208 3.47206 26.0765 31.1633 31.2361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1010 0.000512 512 245 320 26624 1.48125 0.780288 5.21747 25.0668 32.6718 32.7869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1210 3.2e-05 512 170 340 540672 29.0212 13.3301 106.056 418.182 566.805 566.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1980 0.000512 1024 100 120 37632 1.65683 3.93728 59.8465 65.4813 65.5405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1460 6.4e-05 1024 320 960 266240 25.2145 13.4881 286.788 418.249 743.897 744.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 750 3.2e-05 512 160 400 442368 38.8264 13.1461 140.329 412.375 604.923 605.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 470 0.000128 1024 122 580 67584 20.873 6.80154 60.6658 206.426 294.949 295.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1180 3.2e-05 512 130 400 565248 25.5013 13.2845 173.323 416.393 628.684 628.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1690 0.000128 2048 410 1860 135936 18.0105 14.3322 701.099 418.811 1152.35 1152.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 770 3.2e-05 4096 60 2200 568320 198.108 122.972 7185.69 3663.59 11170.6 11170.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1630 0.000512 512 190 200 36096 0.72528 0.82944 4.35712 26.2723 32.2551 32.3311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1010 0.000512 512 245 320 29184 1.50682 0.8192 7.14432 26.0396 35.6362 35.7519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1210 3.2e-05 512 170 340 540672 28.0953 13.1237 137.079 412.388 590.897 591.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1980 0.000512 1024 100 120 37824 1.66899 5.15072 59.5209 66.3822 66.4401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1460 6.4e-05 1024 320 960 267264 25.0255 13.4579 372.166 416.513 827.323 827.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 750 3.2e-05 512 160 400 393216 40.2505 12.8358 88.5182 396.001 537.845 538.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 470 0.000128 1024 122 580 61440 20.4599 6.72682 39.7487 198.43 265.549 265.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1180 3.2e-05 512 130 400 552960 25.6663 13.1302 120.194 412.369 571.547 571.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1690 0.000128 2048 410 1860 135168 17.9859 14.389 490.524 417.227 940.228 940.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 770 3.2e-05 4096 60 2200 568320 198.326 123.03 5000.13 3646.47 8968.22 8968.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1630 0.000512 512 190 200 35328 0.723744 0.827392 3.05981 26.1388 30.8224 30.8991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1010 0.000512 512 245 320 27648 1.46982 0.784288 4.88912 25.1332 32.4056 32.5206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1210 3.2e-05 512 170 340 540672 28.1252 13.1384 96.6022 412.38 550.465 550.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1980 0.000512 1024 100 120 37632 1.66848 3.6632 61.4931 66.8667 66.9227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1460 6.4e-05 1024 320 960 264192 24.849 13.355 260.205 412.625 711.201 711.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 750 3.2e-05 512 160 400 435200 39.5875 13.1793 143.888 412.372 609.273 609.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 470 0.000128 1024 122 580 64000 21.3342 6.81626 59.9486 206.44 294.724 294.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1180 3.2e-05 512 130 400 563200 25.7486 13.3187 180.398 416.565 636.218 636.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1690 0.000128 2048 410 1860 136000 18.11 14.3689 727.203 419.089 1178.87 1178.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 770 3.2e-05 4096 60 2200 569600 198.947 123.157 7372.09 3642.32 11336.8 11337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1630 0.000512 512 190 200 36000 0.729056 0.82944 4.50438 26.2884 32.4236 32.4997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1010 0.000512 512 245 320 28800 1.51834 0.82272 7.39459 26.0446 35.9061 36.0231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1210 3.2e-05 512 170 340 537600 28.4016 13.1574 141.037 412.402 595.214 595.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1980 0.000512 1024 100 120 37800 1.66758 5.3079 60.5512 67.5697 67.6303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1460 6.4e-05 1024 320 960 268800 24.9789 13.4963 389.06 416.695 844.391 844.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 750 3.2e-05 512 160 400 409600 41.958 13.1707 96.6889 412.43 564.497 564.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 470 0.000128 1024 122 580 64000 21.347 6.81552 43.1593 206.666 278.172 278.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1180 3.2e-05 512 130 400 550400 25.831 13.1486 124.828 412.333 576.324 576.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1690 0.000128 2048 410 1860 134400 18.0473 14.3795 513.06 417.403 962.992 963.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 770 3.2e-05 4096 60 2200 569600 198.065 123.07 5249 3643.53 9213.95 9214.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1630 0.000512 512 190 200 35200 0.72704 0.825984 3.14419 26.1456 30.9137 30.9883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1010 0.000512 512 245 320 28800 1.52714 0.824768 5.3319 26.1695 33.9769 34.0931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1210 3.2e-05 512 170 340 537600 28.3397 13.1456 100.513 412.355 554.569 554.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1980 0.000512 1024 100 120 37600 1.66502 3.88416 59.4946 65.086 65.1447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1460 6.4e-05 1024 320 960 262400 25.0156 13.3697 272.614 412.597 723.755 723.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 750 3.2e-05 512 160 408 450560 39.1299 13.3427 105.945 418.076 576.738 576.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 470 0.000128 1024 122 576 74752 20.4796 6.83024 84.2752 209.125 320.9 321.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1180 3.2e-05 512 130 408 571392 25.6043 13.3589 137.719 419.357 596.221 596.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1690 0.000128 2048 410 1872 135936 18.0406 14.3413 539.525 419.395 991.405 991.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 770 3.2e-05 4096 60 2208 569344 198.297 123.118 5657.69 3657.8 9637.17 9637.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1630 0.000512 512 190 192 36480 0.725472 0.831488 5.8185 26.3185 33.7665 33.8393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1010 0.000512 512 245 336 29440 1.50637 0.831136 5.62237 26.2941 34.3767 34.4868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1210 3.2e-05 512 170 360 550912 28.4766 13.3517 117.658 419.377 579.079 579.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1980 0.000512 1024 100 120 37984 1.66986 7.05501 59.6215 68.3875 68.4446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1460 6.4e-05 1024 320 960 270848 25.0208 13.493 290.516 419.372 748.56 748.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 750 3.2e-05 512 160 408 450560 39.4566 13.3993 112.788 419.196 585.096 585.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 470 0.000128 1024 122 576 75520 20.5206 6.84442 54.7369 209.63 291.917 292.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1180 3.2e-05 512 130 408 570880 25.6816 13.4069 145.965 418.989 604.228 604.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1690 0.000128 2048 410 1872 136000 18.1421 14.3755 571.766 419.035 1023.43 1023.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 770 3.2e-05 4096 60 2208 569280 199.403 123.466 5849.18 3655.76 9828.1 9828.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1630 0.000512 512 190 192 36400 0.728064 0.831808 5.99094 26.2861 33.9109 33.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1010 0.000512 512 245 336 29440 1.51344 0.825088 5.94547 26.1498 34.5769 34.6782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1210 3.2e-05 512 170 360 550400 28.6165 13.3836 117.938 419.001 579.156 579.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1980 0.000512 1024 100 120 37960 1.67059 4.07392 59.1739 64.9605 65.0176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1460 6.4e-05 1024 320 960 270720 25.1522 13.9039 306.791 420.902 766.917 767.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 750 3.2e-05 512 160 408 448512 39.0754 13.3079 112.426 416.382 581.439 581.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 470 0.000128 1024 122 576 73728 20.4926 6.82746 52.8955 208.287 288.688 288.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1180 3.2e-05 512 130 408 569856 25.5899 13.3775 143.818 418.346 601.315 601.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1690 0.000128 2048 410 1872 135936 18.0574 14.3671 563.462 418.929 1014.92 1015.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 770 3.2e-05 4096 60 2208 569088 198.733 123.305 5751.67 3654.54 9728.52 9728.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1630 0.000512 512 190 192 36480 0.726752 0.830144 6.11264 26.3006 34.0412 34.1146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1010 0.000512 512 245 336 29184 1.50992 0.825216 5.91466 26.1994 34.5766 34.6756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1210 3.2e-05 512 170 360 549888 28.4781 13.356 115.715 418.364 576.127 576.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1980 0.000512 1024 100 120 37968 1.66502 4.05254 60.1465 65.9067 65.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1460 6.4e-05 1024 320 960 270336 25.0217 13.5111 302.905 418.368 759.966 760.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 750 3.2e-05 512 160 408 442368 38.8016 13.1473 72.0932 412.237 536.525 536.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 470 0.000128 1024 122 576 70656 20.5568 6.80346 33.0452 206.254 266.842 266.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1180 3.2e-05 512 130 408 568320 25.6558 13.3697 93.017 418.497 550.745 550.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1690 0.000128 2048 410 1872 135552 18.0174 14.3667 362.125 418.471 813.081 813.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 770 3.2e-05 4096 60 2208 568320 198.235 123.196 3737.06 3650.85 7709.62 7709.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1630 0.000512 512 190 192 36288 0.725024 0.827072 6.15219 26.2013 33.975 34.0478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1010 0.000512 512 245 336 28416 1.51274 0.838688 3.85446 25.9686 32.3006 32.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1210 3.2e-05 512 170 360 546816 28.2258 13.2744 75.9841 416.273 533.969 534.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1980 0.000512 1024 100 120 37920 1.66563 7.54842 60.5268 69.7821 69.8404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1460 6.4e-05 1024 320 960 270336 24.9927 13.7339 196.631 418.365 653.879 654.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 750 3.2e-05 512 160 408 451584 39.277 13.3962 132.224 418.786 603.93 604.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 470 0.000128 1024 122 576 75264 20.483 6.84474 62.6232 209.574 299.708 299.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1180 3.2e-05 512 130 408 569856 25.6383 13.4017 167.412 418.682 625.32 625.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1690 0.000128 2048 410 1872 135968 18.1094 14.4248 650.163 419.371 1102.18 1102.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 770 3.2e-05 4096 60 2208 568960 199.149 123.396 6699.39 3652.4 10674.6 10674.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1630 0.000512 512 190 192 36400 0.72976 0.836064 3.91744 26.3297 31.8853 31.9605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1010 0.000512 512 245 336 29568 1.5176 0.833536 6.93283 26.3559 35.764 35.8834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1210 3.2e-05 512 170 360 548352 28.6331 13.3753 133.702 418.701 594.632 594.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1980 0.000512 1024 100 120 37968 1.66912 4.69946 60.0755 66.4862 66.5422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1460 6.4e-05 1024 320 960 270592 25.0597 13.5291 351.121 418.725 808.599 808.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 750 3.2e-05 512 160 408 444416 38.9534 13.2073 82.4954 413.588 548.489 548.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 470 0.000128 1024 122 576 71680 20.558 6.81235 38.4775 206.944 272.975 273.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1180 3.2e-05 512 130 408 569856 25.5517 13.3858 105.639 418.286 563.051 563.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1690 0.000128 2048 410 1872 135744 18.0174 14.3448 411.693 418.589 862.749 862.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 770 3.2e-05 4096 60 2208 568960 198.564 123.281 4251.2 3648.72 8222.03 8222.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1630 0.000512 512 190 192 36064 0.724544 0.828128 7.14371 26.1868 34.9547 35.0303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1010 0.000512 512 245 336 28672 1.51091 0.821024 4.3952 26.0689 32.9232 33.0236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1210 3.2e-05 512 170 360 544768 28.8451 13.3655 84.6261 418.301 545.356 545.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1980 0.000512 1024 100 120 37856 1.66525 3.04474 58.887 63.6402 63.6969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1460 6.4e-05 1024 320 960 270592 24.9767 13.5188 222.388 418.358 679.4 679.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 750 3.2e-05 512 160 408 450560 39.1871 13.3409 125.332 418.019 596.13 596.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 470 0.000128 1024 122 576 73728 20.6007 6.82538 59.3804 209.121 296.113 296.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1180 3.2e-05 512 130 408 571392 25.5733 13.3565 160.358 419.295 618.785 618.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1690 0.000128 2048 410 1872 135936 18.0684 14.3421 626.188 419.391 1078.09 1078.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 770 3.2e-05 4096 60 2208 568832 198.605 123.186 6523.57 3653.89 10499.5 10499.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1630 0.000512 512 190 192 36352 0.726912 0.832512 3.79699 26.2878 31.7162 31.7918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1010 0.000512 512 245 336 29184 1.51878 0.831072 6.66045 26.3138 35.4529 35.5697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1210 3.2e-05 512 170 360 548864 28.4058 13.3293 129.043 417.94 588.939 589.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1980 0.000512 1024 100 120 37952 1.66656 4.59818 60.1106 66.4186 66.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1460 6.4e-05 1024 320 960 270336 25.0902 13.5041 335.308 421.26 795.325 795.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 750 3.2e-05 512 160 408 442368 39.9113 13.3445 82.9212 418.104 554.532 554.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 470 0.000128 1024 122 576 73728 20.5979 6.82602 40.1685 209.224 277 277.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1180 3.2e-05 512 130 408 569344 25.5031 13.3345 107.191 418.006 564.221 564.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1690 0.000128 2048 410 1872 135168 18.0088 14.3327 408.818 418.236 859.504 859.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 770 3.2e-05 4096 60 2208 568320 198.689 123.349 4337.37 3657.58 8317.28 8317.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1630 0.000512 512 190 192 36352 0.727104 0.833472 2.65562 26.3334 30.6198 30.6957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1010 0.000512 512 245 336 28672 1.53174 0.83488 4.4705 26.3584 33.3169 33.4377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1210 3.2e-05 512 170 360 548864 28.3996 13.3263 86.7551 418.023 546.717 546.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1980 0.000512 1024 100 120 37888 1.66755 3.13302 58.9701 63.8146 63.8712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1460 6.4e-05 1024 320 960 268288 25.1732 13.6008 220.494 418.086 677.517 677.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 750 3.2e-05 512 160 408 442368 39.3195 13.2372 136.302 414.293 603.406 603.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 470 0.000128 1024 122 576 73728 20.3417 6.83152 64.9214 207.258 299.54 299.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1180 3.2e-05 512 130 408 571392 25.596 13.4062 176.184 418.817 634.195 634.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1690 0.000128 2048 410 1872 135936 18.0968 14.3708 692.459 418.939 1143.97 1144.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 770 3.2e-05 4096 60 2208 568512 199.066 123.405 7064.74 3650.4 11037.9 11038.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1630 0.000512 512 190 192 36288 0.7264 0.830848 4.07974 26.2551 31.9652 32.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1010 0.000512 512 245 336 28800 1.52058 0.823488 7.15418 26.083 35.7087 35.8249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1210 3.2e-05 512 170 360 548352 28.4047 13.3494 141.912 417.295 601.188 601.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1980 0.000512 1024 100 120 37944 1.66781 4.9705 58.8476 65.5285 65.5855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1460 6.4e-05 1024 320 960 270720 25.1281 13.5308 373.428 420.795 833.051 833.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 750 3.2e-05 512 160 408 423936 39.8602 13.0724 92.179 408.159 553.522 553.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 470 0.000128 1024 122 576 69120 20.4696 6.7895 43.0995 204.275 274.816 274.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1180 3.2e-05 512 130 408 566784 25.5772 13.3366 122.874 417.325 579.297 579.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1690 0.000128 2048 410 1872 135936 18.0706 14.3928 484.674 419.123 936.364 936.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 770 3.2e-05 4096 60 2208 567936 198.674 123.445 4929.89 3672.82 8925.11 8925.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1630 0.000512 512 190 192 36288 0.72704 0.832416 2.90448 26.2986 30.8334 30.9106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1010 0.000512 512 245 336 27648 1.51347 0.810752 4.99299 25.7472 33.1915 33.3084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1210 3.2e-05 512 170 360 543744 28.175 13.2035 98.8776 414.257 554.733 554.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1980 0.000512 1024 100 120 37872 1.66115 3.61107 58.6148 63.9303 63.9894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1460 6.4e-05 1024 320 960 269568 24.928 13.5008 260.984 417.418 716.99 717.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 750 3.2e-05 512 160 408 450560 39.3965 13.3898 132.366 419.495 604.896 605.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 470 0.000128 1024 122 576 74240 20.6444 6.84013 62.1153 209.954 299.741 299.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1180 3.2e-05 512 130 408 570880 25.5831 13.375 168.277 419.395 626.822 626.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1690 0.000128 2048 410 1872 136000 18.0684 14.4758 658.121 419.524 1110.29 1110.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 770 3.2e-05 4096 60 2208 568960 198.422 123.267 6741.55 3672.71 10736.2 10736.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1630 0.000512 512 190 192 36320 0.72832 0.828256 3.90086 26.2864 31.8138 31.8903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1010 0.000512 512 245 336 28800 1.5024 0.815904 6.79347 25.9847 35.2227 35.3387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1210 3.2e-05 512 170 360 547840 28.6867 13.3714 134.328 419.41 596.008 596.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1980 0.000512 1024 100 120 37920 1.66624 4.70192 60.2014 66.6111 66.6679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1460 6.4e-05 1024 320 960 270080 25.1409 13.9849 354.174 419.449 812.909 813.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 750 3.2e-05 512 160 408 430080 39.9321 13.1482 91.0972 412.671 557.099 557.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 470 0.000128 1024 122 576 71680 20.4202 6.804 43.4234 206.546 277.375 277.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1180 3.2e-05 512 130 408 568320 25.6896 13.3606 120.108 419.446 578.786 578.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1690 0.000128 2048 410 1872 135040 17.9894 14.4429 469.379 418.019 919.933 920.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 770 3.2e-05 4096 60 2208 568320 198.396 123.331 4792.13 3657.82 8771.97 8772.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1630 0.000512 512 190 192 36160 0.722944 0.830208 2.83763 26.2251 30.6876 30.7651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1010 0.000512 512 245 336 28160 1.52262 0.8192 4.91507 26.0383 33.4222 33.5441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1210 3.2e-05 512 170 360 542720 29.0295 13.359 95.7634 419.567 557.938 558.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1980 0.000512 1024 100 120 37760 1.66294 3.44474 58.7396 63.8927 63.9487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1460 6.4e-05 1024 320 960 268800 25.1598 13.5063 251.928 419.556 710.321 710.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 750 3.2e-05 512 160 408 442368 38.7776 13.1502 167.344 412.228 631.756 631.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 470 0.000128 1024 122 576 70656 20.5468 7.42195 77.0696 206.373 311.597 311.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1180 3.2e-05 512 130 408 568320 25.6267 13.3489 215.442 418.319 672.925 673.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1690 0.000128 2048 410 1872 135552 18.0068 14.3643 839.459 418.471 1290.41 1290.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 770 3.2e-05 4096 60 2208 568320 198.099 123.23 8535.87 3654.58 12512.1 12512.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1630 0.000512 512 190 192 36288 0.722944 0.82736 5.00221 26.2039 32.8281 32.9032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1010 0.000512 512 245 336 28416 1.51133 0.8192 8.74541 25.9712 37.1751 37.2921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1210 3.2e-05 512 170 360 546816 28.1996 13.2787 172.005 416.326 630.027 630.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1980 0.000512 1024 100 120 37920 1.66806 6.16243 59.8548 67.7295 67.7865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1460 6.4e-05 1024 320 960 270336 24.9884 13.5004 451.544 420.751 910.945 911.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 750 3.2e-05 512 160 408 442368 38.8365 13.142 108.949 412.313 573.485 573.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 470 0.000128 1024 122 576 67584 20.8644 6.79664 46.8077 206.392 281.042 281.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1180 3.2e-05 512 130 408 565248 25.4723 13.2874 138.616 416.442 594.006 594.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1690 0.000128 2048 410 1872 135168 18.0619 14.3297 534.928 418.735 986.155 986.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 770 3.2e-05 4096 60 2208 566784 198.777 123.36 5526.94 3671.4 9520.74 9520.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1630 0.000512 512 190 192 36096 0.726912 0.830528 3.36426 26.2665 31.259 31.3353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1010 0.000512 512 245 336 27648 1.53846 0.821248 5.68125 26.0327 34.2004 34.3183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1210 3.2e-05 512 170 360 540672 28.0838 13.1295 111.533 412.238 565.203 565.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1980 0.000512 1024 100 120 37824 1.66736 3.96966 59.5113 65.1918 65.2493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1460 6.4e-05 1024 320 960 267264 25.0156 13.4427 288.722 416.453 743.806 743.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 750 3.2e-05 512 160 408 435200 39.5638 13.181 162.359 412.546 627.902 628.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 470 0.000128 1024 122 576 70400 20.6596 6.81782 75.0526 206.52 309.232 309.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1180 3.2e-05 512 130 408 569600 25.6723 15.2287 213.277 418.894 673.256 673.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1690 0.000128 2048 410 1872 135600 18.1591 14.3724 823.713 419.057 1275.4 1275.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 770 3.2e-05 4096 60 2208 568800 199.422 123.607 8439.61 3674.71 12437.6 12437.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1630 0.000512 512 190 192 36200 0.729088 0.827392 4.92749 26.2373 32.7923 32.8668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1010 0.000512 512 245 336 28800 1.51606 0.817728 8.74448 25.9882 37.1883 37.3061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1210 3.2e-05 512 170 360 544000 28.5821 13.3284 169.234 416.762 628.12 628.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1980 0.000512 1024 100 120 37900 1.66845 5.92326 60.928 68.5615 68.6189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1460 6.4e-05 1024 320 960 270400 25.1401 13.5537 445.185 418.952 902.991 903.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 750 3.2e-05 512 160 408 435200 39.5739 13.1752 110.022 412.616 575.631 575.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 470 0.000128 1024 122 576 70400 20.6561 6.8185 50.9563 206.556 285.172 285.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1180 3.2e-05 512 130 408 563200 25.7397 13.3252 142.13 416.806 598.188 598.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1690 0.000128 2048 410 1872 135200 18.1617 14.3811 559.37 419.331 1011.35 1011.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 770 3.2e-05 4096 60 2208 568000 199.389 123.492 5713.44 3656.62 9693.22 9693.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1630 0.000512 512 190 192 36000 0.730112 0.8328 3.4487 26.3015 31.3824 31.4572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1010 0.000512 512 245 336 28800 1.51299 0.821248 6.10483 26.0584 34.6249 34.7382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1210 3.2e-05 512 170 360 537600 28.4066 13.1581 113 412.531 567.308 567.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1980 0.000512 1024 100 120 37800 1.66717 4.12877 59.5326 65.3708 65.4274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1460 6.4e-05 1024 320 960 268800 24.9751 14.6227 300.177 416.933 756.871 756.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 750 3.2e-05 512 160 408 444416 38.9212 13.1986 161.642 414.012 628.022 628.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 470 0.000128 1024 122 576 71680 20.5591 6.816 75.082 207.274 309.92 310.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1180 3.2e-05 512 130 408 569856 25.5793 13.3604 208.269 418.739 666.134 666.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1690 0.000128 2048 410 1872 135744 18.0283 14.3493 809.448 418.928 1260.86 1260.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 770 3.2e-05 4096 60 2208 568960 198.484 123.279 8295.37 3652.36 12269.8 12270
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1630 0.000512 512 190 192 36064 0.723552 0.82576 4.8311 26.2156 32.6658 32.7434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1010 0.000512 512 245 336 28672 1.51059 0.821248 8.47862 26.0916 37.0262 37.1384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1210 3.2e-05 512 170 360 544768 28.827 13.3577 165.761 418.746 626.915 627.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1980 0.000512 1024 100 120 37856 1.66502 5.82656 58.9458 66.4795 66.5371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1460 6.4e-05 1024 320 960 270592 24.9852 13.5116 436.681 418.802 894.14 894.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 750 3.2e-05 512 160 408 430080 38.4408 13.0549 104.102 404.073 559.923 560.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 470 0.000128 1024 122 576 64512 20.6388 6.7584 45.0044 202.309 274.903 275.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1180 3.2e-05 512 130 408 566272 25.7612 13.3446 136.92 418.397 594.606 594.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1690 0.000128 2048 410 1872 135296 18.0292 14.4323 534.851 418.956 986.376 986.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 770 3.2e-05 4096 60 2208 568064 197.904 122.935 5452.45 3664.75 9438.32 9438.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1630 0.000512 512 190 192 35840 0.719168 0.825216 3.23712 26.1174 30.9699 31.0441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1010 0.000512 512 245 336 26880 1.51254 0.800768 5.41277 25.5372 33.3885 33.5023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1210 3.2e-05 512 170 360 530432 29.0574 13.1754 107.007 413.607 563.069 563.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1980 0.000512 1024 100 120 37632 1.65888 3.98627 59.4117 65.1005 65.1568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1460 6.4e-05 1024 320 960 268800 25.1677 13.7892 287.214 418.652 744.985 745.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 750 3.2e-05 512 160 408 430080 40.0511 13.1766 153.291 412.599 619.367 619.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 470 0.000128 1024 122 576 72960 20.2988 6.81574 74.2248 206.582 308.106 308.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1180 3.2e-05 512 130 408 568320 25.5516 13.3627 203.158 417.653 659.91 660.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1690 0.000128 2048 410 1872 135840 18.0862 14.3544 785.574 419.148 1237.26 1237.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 770 3.2e-05 4096 60 2208 568320 198.921 123.275 7989.51 3650.61 11962.6 11962.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1630 0.000512 512 190 192 36240 0.72864 0.830464 4.73162 26.3068 32.6677 32.7468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1010 0.000512 512 245 336 28800 1.51302 0.821248 8.28333 26.0096 36.7578 36.8742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1210 3.2e-05 512 170 360 545280 28.6553 13.3524 161.099 417.67 620.999 621.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1980 0.000512 1024 100 120 37800 1.66093 5.75693 59.812 67.2741 67.3321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1460 6.4e-05 1024 320 960 268800 25.0784 13.5347 423.283 417.725 879.786 879.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 750 3.2e-05 512 160 408 430080 39.9895 13.1686 99.6794 412.728 565.812 565.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 470 0.000128 1024 122 576 69120 20.751 6.81072 45.9573 206.651 280.355 280.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1180 3.2e-05 512 130 408 568320 25.5014 13.3575 131.371 417.782 588.201 588.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1690 0.000128 2048 410 1872 135360 17.9981 14.3703 506.958 418.32 957.752 957.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 770 3.2e-05 4096 60 2208 568320 198.901 123.406 5146.79 3652.24 9121.62 9121.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1630 0.000512 512 190 192 35520 0.721856 0.822016 3.13485 26.0653 30.8176 30.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1010 0.000512 512 245 336 28800 1.50685 0.819776 5.53818 26.0896 34.0814 34.1955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1210 3.2e-05 512 170 360 537600 28.3555 13.1465 103.961 412.7 558.383 558.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1980 0.000512 1024 100 120 37680 1.66621 3.75603 58.3841 63.8494 63.9078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1460 6.4e-05 1024 320 960 268800 25.0349 13.5075 272.825 417.923 729.455 729.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 750 3.2e-05 512 160 408 442368 39.8813 13.3469 150.872 417.76 622.106 622.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 470 0.000128 1024 122 576 73728 20.5899 6.83213 71.7416 209.164 308.512 308.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1180 3.2e-05 512 130 408 569344 25.5104 13.3254 194.289 417.665 650.975 651.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1690 0.000128 2048 410 1872 135168 18.0238 14.4009 748.431 417.887 1198.84 1198.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 770 3.2e-05 4096 60 2208 568320 198.696 123.332 7641.28 3673.29 11636.9 11637.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1630 0.000512 512 190 192 36352 0.72704 0.83312 4.56816 26.3212 32.5206 32.5988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1010 0.000512 512 245 336 28672 1.53296 0.835136 7.81168 26.3356 36.6399 36.7582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1210 3.2e-05 512 170 360 548864 28.3999 13.3243 155.01 417.672 614.622 614.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1980 0.000512 1024 100 120 37888 1.66864 5.4169 59.9744 67.1039 67.1597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1460 6.4e-05 1024 320 960 268288 25.1793 13.4905 403.244 417.973 860.056 860.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 750 3.2e-05 512 160 408 425984 41.407 13.3422 97.82 417.904 570.717 570.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 470 0.000128 1024 122 576 73728 20.6195 6.83069 48.1449 209.253 285.035 285.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1180 3.2e-05 512 130 408 565248 25.7557 13.3307 129.553 417.89 586.715 586.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1690 0.000128 2048 410 1872 135168 18.0455 14.338 504.602 418.281 955.375 955.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 770 3.2e-05 4096 60 2208 567296 199.198 123.592 5184.51 3661.5 9169.09 9169.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1630 0.000512 512 190 192 35840 0.721344 0.823296 3.17053 26.055 30.8411 30.9171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1010 0.000512 512 245 336 26624 1.48467 0.7816 5.19613 25.0521 32.6412 32.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1210 3.2e-05 512 170 360 540672 29.0126 13.3243 103.718 417.997 564.268 564.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1980 0.000512 1024 100 120 37632 1.66093 3.6529 58.546 63.9014 63.9587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1460 6.4e-05 1024 320 960 266240 25.2202 13.4906 269.658 417.964 726.502 726.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 750 3.2e-05 512 160 400 442368 39.858 13.3443 118.178 417.712 589.341 589.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 470 0.000128 1024 122 575 73728 20.6155 6.83008 92.9442 208.936 329.511 329.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1180 3.2e-05 512 130 400 569344 25.7081 13.3543 155.984 418.993 614.224 614.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1690 0.000128 2048 410 1875 135936 18.034 14.3356 611.031 419.023 1062.53 1062.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 770 3.2e-05 4096 60 2200 570624 197.838 122.849 6334.42 3647.61 10303 10303.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1630 0.000512 512 190 200 36352 0.723616 0.829696 6.82496 26.2919 34.7435 34.8188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1010 0.000512 512 245 325 29696 1.50429 0.829952 6.18195 26.2753 34.9192 35.0261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1210 3.2e-05 512 170 350 548864 28.6429 13.3547 132.597 419.012 593.827 593.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1980 0.000512 1024 100 125 37952 1.66502 8.31693 59.6948 69.7186 69.7782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1460 6.4e-05 1024 320 950 269824 25.1223 13.5715 324.897 419.121 782.871 782.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 750 3.2e-05 512 160 400 445440 39.9516 13.4001 108.523 419.463 581.589 581.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 470 0.000128 1024 122 575 74240 20.6886 6.84605 50.7964 209.911 288.434 288.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1180 3.2e-05 512 130 400 569600 25.7397 13.3854 139.115 419.367 597.796 597.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1690 0.000128 2048 410 1875 136000 18.1294 14.4509 550.643 419.413 1002.74 1002.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 770 3.2e-05 4096 60 2200 570880 198.948 123.101 5614.4 3650.35 9587.08 9587.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1630 0.000512 512 190 200 36320 0.729696 0.83216 5.99696 26.3111 33.9439 34.0214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1010 0.000512 512 245 325 29440 1.50915 0.825184 5.49002 26.1701 34.1394 34.2385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1210 3.2e-05 512 170 350 547840 28.7613 13.3838 111.088 419.473 572.923 573.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1980 0.000512 1024 100 125 37920 1.66621 4.08141 60.2296 66.0218 66.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1460 6.4e-05 1024 320 950 270080 25.2371 13.527 292.429 419.391 750.742 750.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 750 3.2e-05 512 160 400 440320 40.3629 13.3977 70.1976 419.5 543.703 543.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 470 0.000128 1024 122 575 74240 20.6467 6.8392 74.1604 209.87 311.703 311.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1180 3.2e-05 512 130 400 568320 25.7843 13.3716 90.4858 419.388 549.221 549.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1690 0.000128 2048 410 1875 136000 18.0725 14.4383 356.182 419.526 808.326 808.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 770 3.2e-05 4096 60 2200 570240 198.364 123.006 3626.62 3646.49 7594.76 7595.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1630 0.000512 512 190 200 36160 0.724992 0.831072 5.91731 26.2883 33.8342 33.9055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1010 0.000512 512 245 325 28800 1.50528 0.816704 3.60397 25.9848 32.0399 32.1474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1210 3.2e-05 512 170 350 547840 28.7286 13.3708 81.5663 419.413 543.3 543.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1980 0.000512 1024 100 125 37840 1.66502 7.09632 59.5381 68.3417 68.3978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1460 6.4e-05 1024 320 950 270080 25.156 13.5373 189.795 422.942 651.593 651.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 750 3.2e-05 512 160 400 442368 39.5674 13.314 115.292 416.732 585.16 585.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 470 0.000128 1024 122 575 72192 20.6931 6.83622 52.6925 208.543 288.951 289.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1180 3.2e-05 512 130 400 568320 25.7024 13.3635 148.852 418.68 606.784 606.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1690 0.000128 2048 410 1875 135936 18.0514 14.4446 585.163 419.255 1037.02 1037.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 770 3.2e-05 4096 60 2200 570624 198.239 122.971 5971.84 3649.66 9942.99 9943.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1630 0.000512 512 190 200 36384 0.726464 0.833312 6.28797 26.3263 34.2446 34.3205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1010 0.000512 512 245 325 29568 1.50544 0.825888 5.92589 26.2187 34.6061 34.7055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1210 3.2e-05 512 170 350 546816 28.7073 13.3622 118.481 418.714 579.479 579.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1980 0.000512 1024 100 125 37920 1.67043 4.36454 59.2199 65.2986 65.3558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1460 6.4e-05 1024 320 950 269568 25.1678 13.5149 312.006 418.705 769.553 769.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 750 3.2e-05 512 160 400 430080 39.9468 13.1407 72.1657 412.238 537.736 537.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 470 0.000128 1024 122 575 70656 20.5453 6.79731 33.3695 206.259 267.152 267.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1180 3.2e-05 512 130 400 568320 25.6571 13.3489 96.3643 418.319 553.874 554.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1690 0.000128 2048 410 1875 135552 18.0216 14.3458 376.825 418.478 827.773 827.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 770 3.2e-05 4096 60 2200 569856 197.822 122.86 3870.01 3643.29 7834.25 7834.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1630 0.000512 512 190 200 36096 0.720896 0.828416 6.3153 26.2025 34.1382 34.2118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1010 0.000512 512 245 325 29184 1.49946 0.834752 3.94339 25.9746 32.3811 32.4844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1210 3.2e-05 512 170 350 540672 28.7277 13.2832 77.2116 416.284 535.726 535.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1980 0.000512 1024 100 125 37824 1.66707 7.65965 58.8026 68.171 68.2279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1460 6.4e-05 1024 320 950 268800 25.1779 13.5148 201.895 418.376 659.127 659.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 750 3.2e-05 512 160 400 444416 39.8536 13.3916 124.172 418.739 596.405 596.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 470 0.000128 1024 122 575 73472 20.731 6.8417 57.7443 209.571 295.069 295.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1180 3.2e-05 512 130 400 568064 25.7588 13.3814 159.616 418.636 617.575 617.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1690 0.000128 2048 410 1875 135968 18.1087 14.3688 627.33 419.326 1079.24 1079.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 770 3.2e-05 4096 60 2200 570304 198.671 123.067 6418.44 3644.58 10385 10385.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1630 0.000512 512 190 200 36288 0.729184 0.831424 3.9113 26.3271 31.8717 31.9474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1010 0.000512 512 245 325 29568 1.52048 0.833536 6.3785 26.3518 35.2104 35.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1210 3.2e-05 512 170 350 544768 28.8924 13.3715 126.096 418.774 587.356 587.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1980 0.000512 1024 100 125 37912 1.66477 4.69606 58.9946 65.3984 65.4565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1460 6.4e-05 1024 320 950 268800 25.2999 13.5895 330.935 418.678 788.668 788.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 750 3.2e-05 512 160 400 430080 40.2459 13.2014 76.6101 414 544.306 544.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 470 0.000128 1024 122 575 71680 20.5535 6.81322 36.3743 207.159 271.084 271.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1180 3.2e-05 512 130 400 566272 25.7639 13.3612 100.733 418.73 558.765 558.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1690 0.000128 2048 410 1875 135744 18.0386 14.3623 395.606 418.922 847.032 847.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 770 3.2e-05 4096 60 2200 569856 198.506 123.084 4086.8 3647.52 8056.19 8056.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1630 0.000512 512 190 200 36064 0.721856 0.827904 7.22806 26.2165 35.0678 35.1427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1010 0.000512 512 245 325 28672 1.5176 0.821248 4.06157 26.0885 32.6159 32.7188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1210 3.2e-05 512 170 350 544768 28.8565 13.3612 80.5407 418.742 541.715 541.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1980 0.000512 1024 100 125 37856 1.66733 3.06262 60.0592 64.8318 64.8907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1460 6.4e-05 1024 320 950 268800 25.2037 13.5092 210.708 418.787 668.368 668.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 750 3.2e-05 512 160 400 442368 39.8857 13.3454 129.038 421.801 604.321 604.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 470 0.000128 1024 122 575 73728 20.598 6.85875 60.6933 211.068 299.402 299.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1180 3.2e-05 512 130 400 569344 25.6887 13.3548 166.442 423.092 628.769 628.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1690 0.000128 2048 410 1875 135936 18.0563 14.3656 652.084 423.199 1107.81 1107.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 770 3.2e-05 4096 60 2200 570368 198.177 122.852 6659.97 3678.63 10659.9 10660.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1630 0.000512 512 190 200 36224 0.724992 0.830016 4.04685 26.5227 32.1984 32.2732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1010 0.000512 512 245 325 29696 1.5065 0.82928 6.70013 26.5497 35.7121 35.8298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1210 3.2e-05 512 170 350 544768 28.7192 13.3263 131.459 421.728 595.45 595.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1980 0.000512 1024 100 125 37888 1.66384 4.92838 61.6165 68.2527 68.3101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1460 6.4e-05 1024 320 950 269312 25.1868 13.4962 346.663 423.138 808.646 808.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 750 3.2e-05 512 160 400 442368 39.8861 13.3468 85.5828 418.099 557.161 557.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 470 0.000128 1024 122 575 73728 20.5976 6.83008 40.7255 209.225 277.556 277.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1180 3.2e-05 512 130 400 565248 25.7444 13.3386 109.602 418.006 566.871 567.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1690 0.000128 2048 410 1875 135168 18.0066 14.3447 424.855 418.217 875.528 875.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 770 3.2e-05 4096 60 2200 570368 198.009 122.866 4457.93 3646.4 8425.48 8425.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1630 0.000512 512 190 200 36096 0.729088 0.832128 2.84912 26.3384 30.8189 30.8936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1010 0.000512 512 245 325 29696 1.51395 0.831872 4.64083 26.3574 33.4706 33.5954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1210 3.2e-05 512 170 350 540672 28.9937 13.3263 87.3517 418.02 547.906 548.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1980 0.000512 1024 100 125 37760 1.66355 3.34848 59.9068 64.9639 65.0179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1460 6.4e-05 1024 320 950 268288 25.1985 13.4889 227.149 418.083 684.083 684.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 750 3.2e-05 512 160 400 433152 40.091 13.2315 133.207 414.579 601.364 601.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 470 0.000128 1024 122 575 71424 20.667 6.82803 61.8811 207.506 297.068 297.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1180 3.2e-05 512 130 400 569088 25.7709 13.3917 175.846 419.111 634.312 634.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1690 0.000128 2048 410 1875 135936 18.0874 14.3606 692.102 419.225 1143.88 1143.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 770 3.2e-05 4096 60 2200 570240 198.499 123.013 7053.55 3642.82 11018.2 11018.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1630 0.000512 512 190 200 36288 0.72704 0.832832 4.25734 26.2738 32.1627 32.2355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1010 0.000512 512 245 325 29376 1.50605 0.823584 6.98781 26.0977 35.5492 35.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1210 3.2e-05 512 170 350 543744 28.778 13.3448 138.92 417.664 598.927 599.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1980 0.000512 1024 100 125 37872 1.6671 5.17325 58.8453 65.7283 65.7862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1460 6.4e-05 1024 320 950 269568 25.2543 13.5352 368.67 419.149 826.776 826.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 750 3.2e-05 512 160 400 423936 39.8485 13.0659 94.2869 408.105 555.553 555.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 470 0.000128 1024 122 575 69120 20.4544 6.82803 43.3331 204.241 275.042 275.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1180 3.2e-05 512 130 400 566784 25.5803 13.3334 125.499 417.275 581.873 582.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1690 0.000128 2048 410 1875 135936 18.0594 14.3607 496.672 419.074 948.267 948.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 770 3.2e-05 4096 60 2200 570240 197.917 122.923 5035.47 3641.26 8997.83 8998.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1630 0.000512 512 190 200 36288 0.72704 0.831488 3.09827 26.296 31.023 31.0948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1010 0.000512 512 245 325 28800 1.49254 0.807008 5.1015 25.74 33.2717 33.3845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1210 3.2e-05 512 170 350 534528 28.858 13.2012 98.3742 414.201 554.85 555.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1980 0.000512 1024 100 125 37728 1.65984 3.8359 60.5798 66.1184 66.1734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1460 6.4e-05 1024 320 950 267264 25.1501 13.5122 262.9 417.372 719.091 719.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 750 3.2e-05 512 160 400 440320 40.3004 13.3939 131.594 419.152 604.682 604.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 470 0.000128 1024 122 575 74240 20.6404 6.84051 62.7205 209.806 300.189 300.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1180 3.2e-05 512 130 400 568320 25.7635 13.3734 169.945 419.057 628.326 628.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1690 0.000128 2048 410 1875 136000 18.0649 14.379 674.788 419.183 1126.52 1126.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 770 3.2e-05 4096 60 2200 570240 198.166 122.983 6843.25 3647.2 10811.9 10812.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1630 0.000512 512 190 200 36160 0.724768 0.830048 4.1512 26.2677 32.0443 32.1184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1010 0.000512 512 245 325 28800 1.50074 0.818144 6.69334 25.9628 35.1044 35.2195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1210 3.2e-05 512 170 350 547840 28.6766 13.376 136.06 419.073 597.399 597.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1980 0.000512 1024 100 125 37840 1.66912 5.01514 58.9769 65.7028 65.7608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1460 6.4e-05 1024 320 950 270080 25.1402 13.5188 358.181 419.102 816.108 816.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 750 3.2e-05 512 160 400 430080 39.9243 13.1461 91.4145 412.344 557.075 557.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 470 0.000128 1024 122 575 71680 20.4203 6.80275 43.2471 206.447 277.103 277.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1180 3.2e-05 512 130 400 568320 25.6855 13.3613 120.461 419.114 578.804 578.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1690 0.000128 2048 410 1875 135040 17.9773 14.3485 470.695 417.685 920.813 920.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 770 3.2e-05 4096 60 2200 569600 197.994 123.06 4790.84 3647.93 8760.1 8760.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1630 0.000512 512 190 200 35840 0.725632 0.82944 2.96067 26.2043 30.7902 30.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1010 0.000512 512 245 325 28160 1.52106 0.816064 4.73146 26.0188 33.2128 33.3297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1210 3.2e-05 512 170 350 542720 29.0256 13.3507 95.2977 419.124 557.017 557.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1980 0.000512 1024 100 125 37760 1.66298 3.64845 58.9759 64.3298 64.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1460 6.4e-05 1024 320 950 268800 25.1661 13.4985 251.984 419.213 710.025 710.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 750 3.2e-05 512 160 400 430080 39.9186 13.14 158.808 412.134 624.25 624.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 470 0.000128 1024 122 575 70656 20.5387 6.80141 73.5408 206.325 307.391 307.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1180 3.2e-05 512 130 400 568320 25.6026 13.3465 210.269 418.212 667.617 667.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1690 0.000128 2048 410 1875 135552 18.0082 14.3764 816.09 418.366 1266.94 1267.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 770 3.2e-05 4096 60 2200 569856 197.644 122.865 8305.97 3641.6 12268.4 12268.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1630 0.000512 512 190 200 36096 0.722944 0.827392 5.09059 26.1954 32.906 32.9818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1010 0.000512 512 245 325 29184 1.49248 0.817344 8.4448 25.9611 36.8439 36.9603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1210 3.2e-05 512 170 350 540672 28.6753 13.2751 164.529 416.169 622.871 623.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1980 0.000512 1024 100 125 37824 1.66474 6.11341 60.8286 68.6492 68.7054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1460 6.4e-05 1024 320 950 268800 25.1587 13.5004 434.653 418.276 891.749 891.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 750 3.2e-05 512 160 400 417792 41.1255 13.1447 103.282 412.39 570.192 570.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 470 0.000128 1024 122 575 67584 20.8619 6.80157 47.1971 206.388 281.435 281.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1180 3.2e-05 512 130 400 565248 25.4757 13.2892 139.439 416.323 594.711 594.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1690 0.000128 2048 410 1875 135168 18.0593 14.3444 547.337 418.736 998.578 998.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 770 3.2e-05 4096 60 2200 568320 198.078 122.948 5579.54 3644.08 9544.92 9545.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1630 0.000512 512 190 200 36096 0.728192 0.82944 3.53293 26.2673 31.4287 31.5073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1010 0.000512 512 245 325 29184 1.50317 0.821248 5.78214 26.0337 34.267 34.3828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1210 3.2e-05 512 170 350 528384 29.033 13.1273 108.211 412.231 562.817 562.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1980 0.000512 1024 100 125 37632 1.65683 4.2168 59.3066 65.2225 65.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1460 6.4e-05 1024 320 950 267264 25.0168 13.5396 291.357 416.506 746.585 746.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 750 3.2e-05 512 160 400 435200 39.5728 13.1809 160.258 412.16 625.426 625.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 470 0.000128 1024 122 575 70400 20.6501 6.8143 73.0629 206.338 307.053 307.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1180 3.2e-05 512 130 400 566400 25.893 13.3878 209.348 418.5 667.315 667.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1690 0.000128 2048 410 1875 135600 18.156 14.3717 815.098 418.67 1266.4 1266.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 770 3.2e-05 4096 60 2200 570400 199.025 123.313 8362.37 3662.79 12347.8 12348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1630 0.000512 512 190 200 36200 0.727168 0.82944 5.08582 26.2105 32.9234 32.9994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1010 0.000512 512 245 325 28800 1.51238 0.821248 8.37779 25.965 36.8051 36.9211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1210 3.2e-05 512 170 350 544000 28.5905 13.3248 165.89 416.373 624.397 624.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1980 0.000512 1024 100 125 37800 1.66502 6.1313 59.7483 67.5848 67.6414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1460 6.4e-05 1024 320 950 268800 25.2833 13.5411 434.142 418.562 891.692 891.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 750 3.2e-05 512 160 400 435200 39.5783 13.1768 107.927 412.694 573.622 573.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 470 0.000128 1024 122 575 70400 20.6696 6.81984 49.8143 206.602 284.094 284.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1180 3.2e-05 512 130 400 563200 25.7389 13.3182 139.394 416.889 595.526 595.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1690 0.000128 2048 410 1875 135200 18.1631 14.4182 548.841 419.416 1000.94 1001.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 770 3.2e-05 4096 60 2200 569600 198.864 123.143 5596.92 3660.59 9579.79 9580.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1630 0.000512 512 190 200 36000 0.72752 0.830816 3.55155 26.309 31.4917 31.5671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1010 0.000512 512 245 325 28800 1.51181 0.821344 5.77958 26.0637 34.3 34.4166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1210 3.2e-05 512 170 350 537600 28.4114 13.1554 110.075 412.713 564.574 564.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1980 0.000512 1024 100 125 37600 1.65507 4.22026 58.2821 64.1991 64.2574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1460 6.4e-05 1024 320 950 265600 25.2571 13.5043 287.46 417.026 743.411 743.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 750 3.2e-05 512 160 400 430080 40.2166 13.2014 153.803 414.012 621.477 621.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 470 0.000128 1024 122 575 71680 20.5617 6.81782 72.3898 207.27 307.227 307.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1180 3.2e-05 512 130 400 566272 25.7888 13.3687 203.093 418.727 661.16 661.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1690 0.000128 2048 410 1875 135744 18.0262 14.3667 793.429 418.922 1244.84 1244.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 770 3.2e-05 4096 60 2200 569856 198.433 123.032 8049.59 3648.18 12019.5 12019.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1630 0.000512 512 190 200 36064 0.72304 0.82944 4.90301 26.2134 32.7414 32.8188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1010 0.000512 512 245 325 28672 1.51101 0.819232 7.92832 26.0881 36.4744 36.5978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1210 3.2e-05 512 170 350 544768 28.8412 13.361 159.822 418.75 620.994 621.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1980 0.000512 1024 100 125 37856 1.66918 5.93878 60.0535 67.7046 67.7628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1460 6.4e-05 1024 320 950 268800 25.1981 13.5169 424.266 418.791 881.94 882.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 750 3.2e-05 512 160 400 401408 41.2011 13.0525 94.8131 404.092 553.401 553.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 470 0.000128 1024 122 575 64512 20.6272 6.75834 43.1917 202.317 273.072 273.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1180 3.2e-05 512 130 400 566272 25.7617 13.3434 133.615 418.409 591.31 591.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1690 0.000128 2048 410 1875 135296 18.0426 14.3316 521.003 418.822 972.298 972.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 770 3.2e-05 4096 60 2200 568064 197.863 122.961 5248.97 3645.37 9215.42 9215.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1630 0.000512 512 190 200 35840 0.723168 0.825664 3.2711 26.114 31.0076 31.0806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1010 0.000512 512 245 325 26880 1.51286 0.800768 5.00154 25.5387 32.9821 33.0966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1210 3.2e-05 512 170 350 530432 29.0668 13.1641 102.805 413.616 558.866 559.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1980 0.000512 1024 100 125 37632 1.66093 3.99904 60.5321 66.2347 66.2918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1460 6.4e-05 1024 320 950 268800 25.1748 13.7011 277.113 418.551 734.698 734.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 750 3.2e-05 512 160 400 430080 40.044 13.1722 149.617 412.319 615.4 615.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 470 0.000128 1024 122 575 69120 20.7739 6.81136 67.7753 206.435 301.977 302.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1180 3.2e-05 512 130 400 564480 25.8028 13.3495 196.447 417.372 653.161 653.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1690 0.000128 2048 410 1875 135840 18.1006 14.364 769.964 418.863 1221.39 1221.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 770 3.2e-05 4096 60 2200 569280 198.714 123.022 7777.93 3661.9 11761.8 11762.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1630 0.000512 512 190 200 36240 0.727744 0.8296 4.80566 26.2895 32.7227 32.8008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1010 0.000512 512 245 325 28800 1.5111 0.821248 7.69696 25.9886 36.1384 36.2537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1210 3.2e-05 512 170 350 545280 28.6653 13.3453 155.92 417.389 615.542 615.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1980 0.000512 1024 100 125 37800 1.66832 5.86144 60.8866 68.459 68.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1460 6.4e-05 1024 320 950 268800 25.0999 13.511 409.129 417.435 865.339 865.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 750 3.2e-05 512 160 400 430080 39.9837 13.1645 99.2383 412.392 565.018 565.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 470 0.000128 1024 122 575 69120 20.7571 6.80826 44.7999 206.478 279.022 279.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1180 3.2e-05 512 130 400 560640 25.9608 13.3386 129.158 417.436 586.073 586.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1690 0.000128 2048 410 1875 135360 18.017 14.3708 511.384 417.885 961.759 961.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 770 3.2e-05 4096 60 2200 568320 198.938 123.437 5192.17 3668.34 9183.15 9183.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1630 0.000512 512 190 200 35520 0.720896 0.819712 3.28854 26.0437 30.9422 31.0169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1010 0.000512 512 245 325 28800 1.51101 0.820704 5.31466 26.0665 33.8393 33.9538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1210 3.2e-05 512 170 350 537600 28.3292 13.1399 103.047 412.489 557.226 557.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1980 0.000512 1024 100 125 37680 1.66298 3.92192 59.2481 64.8752 64.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1460 6.4e-05 1024 320 950 268800 25.018 13.4928 272.181 417.578 728.433 728.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 750 3.2e-05 512 160 400 442368 39.879 13.3427 147.1 418.107 618.679 618.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 470 0.000128 1024 122 575 73728 20.6148 6.83328 69.11 209.337 306.079 306.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1180 3.2e-05 512 130 400 565248 25.7582 13.3276 188.109 418.011 645.387 645.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1690 0.000128 2048 410 1875 135168 18.0089 14.3293 732.05 418.231 1182.72 1182.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 770 3.2e-05 4096 60 2200 570368 198.024 122.89 7465.27 3646.65 11433.1 11433.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1630 0.000512 512 190 200 36096 0.727264 0.831936 4.6712 26.3327 32.6339 32.7101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1010 0.000512 512 245 325 29696 1.50762 0.833312 7.70512 26.3559 36.5311 36.6428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1210 3.2e-05 512 170 350 540672 29.0122 13.3284 147.696 420.161 610.41 610.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1980 0.000512 1024 100 125 37760 1.66358 5.51923 58.8485 66.0748 66.1299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1460 6.4e-05 1024 320 950 268288 25.1784 13.4968 389.228 418.09 846.16 846.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 750 3.2e-05 512 160 400 425984 41.3954 13.3426 99.8208 417.887 572.696 572.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 470 0.000128 1024 122 575 73728 20.6165 6.83565 48.3127 209.243 285.194 285.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1180 3.2e-05 512 130 400 565248 25.7547 13.3284 132.145 417.783 589.194 589.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1690 0.000128 2048 410 1875 135168 18.0523 14.3318 518.196 418.262 968.942 969.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 770 3.2e-05 4096 60 2200 569344 198.129 123.12 5332.32 3650.31 9304.16 9304.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1630 0.000512 512 190 200 35328 0.72096 0.825344 3.3479 26.0538 31.0175 31.0961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1010 0.000512 512 245 325 26624 1.48931 0.7808 4.97706 25.05 32.4227 32.5386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1210 3.2e-05 512 170 350 540672 29.012 13.3284 105.377 417.886 565.822 565.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1980 0.000512 1024 100 125 37632 1.66394 3.89594 59.8671 65.4715 65.5297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1460 6.4e-05 1024 320 950 266240 25.2249 13.4883 274.635 417.951 731.463 731.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 750 3.2e-05 512 160 416 450560 39.1538 13.3427 108.55 418.094 579.384 579.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 470 0.000128 1024 122 576 65536 21.5333 6.82752 69.6025 209.132 307.284 307.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1180 3.2e-05 512 130 416 571392 25.5681 13.353 136.962 419.375 595.439 595.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1690 0.000128 2048 410 1856 136064 18.0408 14.422 533.808 419.406 985.777 985.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 770 3.2e-05 4096 60 2208 569856 198.12 123.039 5566.12 3650.95 9538.49 9538.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1630 0.000512 512 190 192 36288 0.725024 0.830848 5.5479 26.3146 33.4883 33.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1010 0.000512 512 245 320 28928 1.5209 0.831264 5.29491 26.2975 34.0715 34.1805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1210 3.2e-05 512 170 352 542720 29.1082 13.3632 114.166 419.387 576.237 576.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1980 0.000512 1024 100 128 37920 1.66928 7.10042 60.6979 69.5095 69.5666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1460 6.4e-05 1024 320 960 269824 25.1404 13.4963 287.527 419.385 745.708 745.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 750 3.2e-05 512 160 416 450560 39.2028 13.3509 71.2261 418.012 542.043 542.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 470 0.000128 1024 122 576 65536 21.4982 6.82602 75.3532 209.116 312.986 313.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1180 3.2e-05 512 130 416 571392 25.5888 13.3585 89.2161 419.283 547.636 547.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1690 0.000128 2048 410 1856 135936 18.0775 14.3852 343.607 419.379 795.551 795.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 770 3.2e-05 4096 60 2208 569344 199.449 123.074 10237.5 3650.4 14210.7 14210.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1630 0.000512 512 190 192 36224 0.724992 0.831264 5.54886 26.2884 33.4636 33.5385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1010 0.000512 512 245 320 28672 1.5287 0.82944 8.11398 26.316 36.9157 37.0248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1210 3.2e-05 512 170 352 540672 29.0386 13.3231 82.7618 418.102 543.438 543.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1980 0.000512 1024 100 128 37888 1.66512 7.09226 60.6907 69.4915 69.5477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1460 6.4e-05 1024 320 960 269312 25.2129 13.8877 185.447 419.317 644.607 645.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 750 3.2e-05 512 160 416 450560 39.4437 13.406 112.03 419.082 584.215 584.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 470 0.000128 1024 122 576 66560 21.5094 6.84349 45.9853 209.623 284.146 284.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1180 3.2e-05 512 130 416 570880 25.676 13.3889 140.579 418.984 598.818 598.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1690 0.000128 2048 410 1856 136000 18.133 14.396 544.972 419.28 996.887 996.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 770 3.2e-05 4096 60 2208 569920 199.346 123.382 5616.94 3647.9 9587.84 9588.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1630 0.000512 512 190 192 36320 0.729088 0.828288 5.72653 26.2822 33.6388 33.7152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1010 0.000512 512 245 320 28480 1.52986 0.82656 5.40048 26.1434 34.0274 34.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1210 3.2e-05 512 170 352 542720 29.1904 13.3857 111.588 431.261 585.644 585.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1980 0.000512 1024 100 128 37920 1.66707 4.16954 60.3004 66.1797 66.2385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1460 6.4e-05 1024 320 960 270080 25.221 13.5291 294.753 418.997 752.663 752.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 750 3.2e-05 512 160 416 450560 39.4429 13.3919 73.3705 419.505 545.959 546.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 470 0.000128 1024 122 576 66560 21.4914 6.84589 31.1214 209.866 269.507 269.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1180 3.2e-05 512 130 416 570880 25.5702 13.3768 90.7282 419.392 549.256 549.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1690 0.000128 2048 410 1856 136000 18.0584 14.3567 350.816 419.527 802.864 802.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 770 3.2e-05 4096 60 2208 569600 198.491 123.15 3630.65 3650.15 7602.72 7602.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1630 0.000512 512 190 192 36160 0.724064 0.8312 5.82362 26.2809 33.7302 33.8043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1010 0.000512 512 245 320 28160 1.51981 0.833856 3.55725 25.9858 32.0207 32.1188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1210 3.2e-05 512 170 352 542720 29.0986 13.3652 73.0092 423.725 539.414 539.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1980 0.000512 1024 100 128 37840 1.66336 7.38909 59.1117 68.2055 68.2639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1460 6.4e-05 1024 320 960 270080 25.145 13.5148 189.869 419.45 648.136 648.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 750 3.2e-05 512 160 416 448512 39.0513 13.3181 123.191 416.715 592.522 592.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 470 0.000128 1024 122 576 64512 21.4999 6.82746 48.5844 208.538 285.633 285.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1180 3.2e-05 512 130 416 569856 25.5645 13.3639 152.585 418.682 610.385 610.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1690 0.000128 2048 410 1856 135936 18.0441 14.4943 590.91 419.258 1042.81 1042.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 770 3.2e-05 4096 60 2208 569472 198.601 123.237 6065.78 3652.4 10040.3 10040.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1630 0.000512 512 190 192 36288 0.728896 0.831488 3.61101 26.3267 31.5691 31.6455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1010 0.000512 512 245 320 28800 1.5223 0.826048 5.9303 26.2188 34.6247 34.7423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1210 3.2e-05 512 170 352 540672 29.1614 13.3587 119.452 418.864 581.056 581.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1980 0.000512 1024 100 128 37872 1.66797 4.51789 60.0822 66.3122 66.3712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1460 6.4e-05 1024 320 960 269568 25.1339 13.5085 316.41 421 776.215 776.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 750 3.2e-05 512 160 416 442368 38.8103 13.142 78.6199 412.629 543.447 543.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 470 0.000128 1024 122 576 61440 21.5203 6.79536 30.2616 206.459 265.218 265.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1180 3.2e-05 512 130 416 568320 25.6085 13.3427 98.2522 418.715 556.1 556.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1690 0.000128 2048 410 1856 135552 18.0088 14.348 377.256 418.875 828.589 828.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 770 3.2e-05 4096 60 2208 569088 197.909 123.063 3860.2 3673.63 7855.07 7855.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1630 0.000512 512 190 192 36096 0.723456 0.82736 6.10918 26.2267 33.9556 34.0297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1010 0.000512 512 245 320 28416 1.5184 0.818432 3.9232 25.9938 32.378 32.4775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1210 3.2e-05 512 170 352 534528 29.2049 13.2713 77.9559 416.774 537.419 537.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1980 0.000512 1024 100 128 37824 1.66512 3.0167 59.6627 64.3888 64.4485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1460 6.4e-05 1024 320 960 268800 25.1654 13.51 204.584 418.779 662.198 662.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 750 3.2e-05 512 160 416 451584 39.2699 13.3905 121.078 418.779 592.774 592.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 470 0.000128 1024 122 576 66304 21.5058 6.84646 49.4181 209.494 287.452 287.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1180 3.2e-05 512 130 416 569856 25.6408 13.3775 149.283 418.688 607.178 607.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1690 0.000128 2048 410 1856 135968 18.1073 14.3884 581.485 419.372 1033.46 1033.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 770 3.2e-05 4096 60 2208 569408 199.31 123.333 5964 3653.55 9940.48 9940.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1630 0.000512 512 190 192 36288 0.730112 0.834112 3.56621 26.3298 31.5332 31.6088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1010 0.000512 512 245 320 28672 1.53674 0.833216 5.7825 26.3555 34.6363 34.7513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1210 3.2e-05 512 170 352 541184 29.1908 13.3714 117.673 418.708 579.16 579.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1980 0.000512 1024 100 128 37856 1.66778 4.48243 59.0492 65.242 65.2998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1460 6.4e-05 1024 320 960 268800 25.3068 13.5472 313.23 418.711 770.96 771.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 750 3.2e-05 512 160 416 444416 38.9535 13.1991 76.7987 413.616 542.815 542.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 470 0.000128 1024 122 576 64512 21.3413 6.81584 31.3214 206.969 266.63 266.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1180 3.2e-05 512 130 416 569856 25.571 13.3592 96.3986 418.322 553.833 553.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1690 0.000128 2048 410 1856 135744 18.0276 14.3745 371.922 418.528 822.949 823.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 770 3.2e-05 4096 60 2208 568960 198.649 123.294 3860.97 3668.4 7851.57 7851.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1630 0.000512 512 190 192 36064 0.722944 0.827968 2.41574 26.1895 30.2288 30.3028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1010 0.000512 512 245 320 27776 1.53811 0.821248 3.78483 26.0652 32.3348 32.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1210 3.2e-05 512 170 352 537600 29.4652 13.3668 75.509 418.448 537.002 537.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1980 0.000512 1024 100 128 37744 1.66448 2.94698 58.6238 63.2769 63.3325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1460 6.4e-05 1024 320 960 268800 25.2051 13.5018 200.641 418.393 657.907 658.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 750 3.2e-05 512 160 416 451584 39.2438 13.398 64.6196 418.529 536.043 536.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 470 0.000128 1024 122 576 64512 21.7201 6.8425 26.1723 209.476 264.401 264.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1180 3.2e-05 512 130 416 569856 25.607 13.379 79.1955 418.424 536.784 536.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1690 0.000128 2048 410 1856 135744 18.0886 14.3788 303.751 418.732 755.054 755.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 770 3.2e-05 4096 60 2208 568512 198.891 123.125 3191.15 3642.78 7156.24 7156.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1630 0.000512 512 190 192 35952 0.724992 0.829248 5.82253 26.1564 33.6055 33.6807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1010 0.000512 512 245 320 26880 1.5192 0.799392 3.12243 25.5072 31.0752 31.1767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1210 3.2e-05 512 170 352 537600 29.5133 13.3775 63.9334 418.502 525.541 525.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1980 0.000512 1024 100 128 37632 1.65718 2.58662 58.7635 63.0507 63.1112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1460 6.4e-05 1024 320 960 268800 25.2798 13.5311 165.327 418.541 622.838 622.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 750 3.2e-05 512 160 416 450560 39.1756 13.3483 122.89 417.707 593.374 593.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 470 0.000128 1024 122 576 65536 21.4636 6.82771 49.5488 209.055 287.079 287.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1180 3.2e-05 512 130 416 571392 25.5539 13.3591 152.387 418.98 610.469 610.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1690 0.000128 2048 410 1856 135936 18.0595 14.5252 584.974 419.251 1036.92 1037.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 770 3.2e-05 4096 60 2208 569344 198.544 123.085 6130.94 3647.94 10100.8 10101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1630 0.000512 512 190 192 36224 0.725088 0.831488 3.63882 26.2716 31.5378 31.6134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1010 0.000512 512 245 320 28672 1.53264 0.82944 5.95094 26.292 34.7341 34.8508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1210 3.2e-05 512 170 352 540672 29.0185 13.3206 119.878 417.702 580.194 580.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1980 0.000512 1024 100 128 37888 1.66467 4.5888 58.9285 65.2248 65.2851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1460 6.4e-05 1024 320 960 269312 25.1727 13.5065 314.965 419.006 772.819 772.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 750 3.2e-05 512 160 416 442368 39.8757 13.3521 81.6822 417.748 552.906 553.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 470 0.000128 1024 122 576 65536 21.49 6.83622 33.9191 209.051 271.482 271.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1180 3.2e-05 512 130 416 569344 25.4988 13.3292 102.767 417.654 559.432 559.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1690 0.000128 2048 410 1856 135168 18.0118 14.4445 388.488 417.876 838.924 839.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 770 3.2e-05 4096 60 2208 569344 198.379 123.127 4158.66 3667.74 8148.18 8148.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1630 0.000512 512 190 192 36096 0.729088 0.833504 2.56106 26.3092 30.5062 30.5807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1010 0.000512 512 245 320 28672 1.53251 0.833536 4.15888 26.3458 32.998 33.1164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1210 3.2e-05 512 170 352 540672 29.0068 13.3266 81.8798 417.666 542.101 542.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1980 0.000512 1024 100 128 37760 1.66675 3.23651 58.8444 63.7908 63.8502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1460 6.4e-05 1024 320 960 268288 25.1738 13.4875 210.694 417.734 667.252 667.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 750 3.2e-05 512 160 416 442368 38.8239 13.1437 67.9136 412.302 532.429 532.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 470 0.000128 1024 122 576 61440 21.5598 6.79408 26.8796 206.389 261.804 261.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1180 3.2e-05 512 130 416 565248 25.4844 13.2801 85.0505 416.315 540.313 540.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1690 0.000128 2048 410 1856 135168 18.0445 14.3544 322.414 418.738 773.654 773.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 770 3.2e-05 4096 60 2208 568320 198.085 122.954 3438.21 3662.9 7422.42 7422.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1630 0.000512 512 190 192 36096 0.7248 0.82752 5.32733 26.2665 33.2166 33.2926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1010 0.000512 512 245 320 27648 1.53565 0.819168 3.53037 26.0347 32.0459 32.1458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1210 3.2e-05 512 170 352 528384 29.0375 13.1244 66.5776 412.212 521.16 521.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1980 0.000512 1024 100 128 37632 1.65901 2.72678 59.3439 63.7721 63.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1460 6.4e-05 1024 320 960 267264 24.9985 13.4455 174.396 416.433 629.434 629.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 750 3.2e-05 512 160 416 442368 39.2888 13.228 171.769 414.594 639.128 639.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 470 0.000128 1024 122 576 64512 21.422 6.82362 70.0622 207.417 305.906 306.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1180 3.2e-05 512 130 416 569088 25.7281 13.4073 216.058 419.133 674.511 674.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1690 0.000128 2048 410 1856 135936 18.0866 14.3687 839.573 419.242 1291.38 1291.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 770 3.2e-05 4096 60 2208 569088 198.846 123.318 8537.65 3649.09 12509.2 12509.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1630 0.000512 512 190 192 36144 0.727072 0.829824 5.07715 26.2744 32.981 33.0588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1010 0.000512 512 245 320 28224 1.5287 0.822048 8.28826 26.1028 36.8679 36.9851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1210 3.2e-05 512 170 352 539136 29.0928 13.3471 169.07 417.597 629.324 629.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1980 0.000512 1024 100 128 37872 1.67526 6.4368 58.8799 67.0326 67.0908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1460 6.4e-05 1024 320 960 269568 25.2491 13.5269 450.654 419.168 908.759 908.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 750 3.2e-05 512 160 416 423936 39.8602 13.0601 106.613 408.215 567.996 568.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 470 0.000128 1024 122 576 59904 21.4853 6.79517 41.1509 204.297 273.909 274.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1180 3.2e-05 512 130 416 566784 25.5959 13.3427 138.532 417.382 595.036 595.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1690 0.000128 2048 410 1856 135936 18.0601 14.3892 530.578 419.191 982.323 982.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 770 3.2e-05 4096 60 2208 569088 198.334 123.238 5493.98 3648.48 9464.31 9464.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1630 0.000512 512 190 192 36000 0.72704 0.83104 3.38253 26.3024 31.3145 31.3919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1010 0.000512 512 245 320 27648 1.51245 0.806976 5.37987 25.7477 33.5776 33.6959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1210 3.2e-05 512 170 352 534528 28.87 13.2029 109.835 414.384 566.511 566.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1980 0.000512 1024 100 128 37728 1.66646 4.2145 60.6271 66.5497 66.6092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1460 6.4e-05 1024 320 960 267264 25.1358 13.494 288.207 417.474 744.48 744.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 750 3.2e-05 512 160 416 414720 40.7183 13.0765 86.1484 408.545 548.734 548.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 470 0.000128 1024 122 576 62208 21.2716 6.7937 35.4938 204.536 268.28 268.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1180 3.2e-05 512 130 416 566784 25.6377 13.3475 114.276 417.717 571.165 571.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1690 0.000128 2048 410 1856 134784 18.0912 14.356 433.865 418.122 884.533 884.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 770 3.2e-05 4096 60 2208 568512 198.901 123.246 4503.48 3647.94 8473.84 8474.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1630 0.000512 512 190 192 35424 0.724512 0.823936 2.86301 26.0796 30.5621 30.6402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1010 0.000512 512 245 320 27648 1.5224 0.815104 4.57786 25.8127 32.8593 32.9765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1210 3.2e-05 512 170 352 539136 29.1444 13.3448 91.6973 417.739 552.141 552.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1980 0.000512 1024 100 128 37584 1.65683 3.59014 58.6868 63.9752 64.0347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1460 6.4e-05 1024 320 960 266112 25.2995 13.5168 237.339 417.854 694.175 694.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 750 3.2e-05 512 160 416 450560 39.3952 13.3864 164.905 419.074 637.007 637.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 470 0.000128 1024 122 576 66560 21.4833 7.0761 67.036 209.666 305.451 305.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1180 3.2e-05 512 130 416 570880 25.5478 13.3749 204.169 418.973 662.255 662.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1690 0.000128 2048 410 1856 136000 18.0585 14.3584 780.454 419.109 1232.08 1232.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 770 3.2e-05 4096 60 2208 569600 198.312 123.149 8039.95 3646.89 12008.6 12008.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1630 0.000512 512 190 192 36160 0.725376 0.832192 4.81638 26.2553 32.7 32.7785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1010 0.000512 512 245 320 28160 1.52128 0.81904 7.89478 25.9566 36.3213 36.4443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1210 3.2e-05 512 170 352 542720 29.0691 13.3732 160.789 419.002 622.452 622.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1980 0.000512 1024 100 128 37840 1.6656 6.04979 58.9947 66.7536 66.8126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1460 6.4e-05 1024 320 960 270080 25.1356 13.6312 422.681 419.029 880.643 880.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 750 3.2e-05 512 160 416 430080 39.9246 13.1495 105.915 412.631 571.867 572.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 470 0.000128 1024 122 576 61440 21.5361 6.8055 42.3477 206.522 277.39 277.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1180 3.2e-05 512 130 416 568320 25.688 13.3604 136.111 419.403 594.746 594.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1690 0.000128 2048 410 1856 135040 17.9861 14.3647 524.325 417.977 974.759 974.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 770 3.2e-05 4096 60 2208 569600 198.027 123.043 5413.4 3690.56 9425.3 9425.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1630 0.000512 512 190 192 35840 0.724864 0.827392 3.2681 26.2251 31.1144 31.1904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1010 0.000512 512 245 320 28160 1.52381 0.818048 5.45654 26.0356 33.9658 34.0844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1210 3.2e-05 512 170 352 542720 29.05 13.3489 107.303 424.299 574.222 574.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1980 0.000512 1024 100 128 37760 1.66346 4.10131 60.098 65.9051 65.9622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1460 6.4e-05 1024 320 960 268800 25.1595 13.4992 281.043 432.685 752.556 752.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 750 3.2e-05 512 160 416 430080 39.9631 13.1619 89.4584 412.693 555.521 555.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 470 0.000128 1024 122 576 61440 21.5685 6.8096 35.6919 206.625 270.878 271.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1180 3.2e-05 512 130 416 568320 25.4968 13.3366 114.771 417.743 571.531 571.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1690 0.000128 2048 410 1856 135360 18.0019 14.3729 438.893 418.196 889.571 889.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 770 3.2e-05 4096 60 2208 568320 198.934 123.427 4553.21 3670.61 8546.46 8546.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1630 0.000512 512 190 192 35520 0.720896 0.820928 2.85437 26.066 30.5342 30.6096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1010 0.000512 512 245 320 26880 1.56218 0.8192 4.48499 26.0903 33.0835 33.2001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1210 3.2e-05 512 170 352 522240 29.5254 13.1454 87.1296 412.609 542.63 542.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1980 0.000512 1024 100 128 37680 1.66602 3.60448 58.4724 63.7856 63.8429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1460 6.4e-05 1024 320 960 268800 25.0239 13.5022 237.483 417.889 694.063 694.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 750 3.2e-05 512 160 416 442368 38.7918 13.1445 154.042 412.542 618.77 618.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 470 0.000128 1024 122 576 61440 21.523 6.80045 58.9676 206.518 293.996 294.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1180 3.2e-05 512 130 416 568320 25.6299 14.5482 193.552 418.62 652.538 652.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1690 0.000128 2048 410 1856 135552 18.0098 14.3568 739.109 418.785 1190.37 1190.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 770 3.2e-05 4096 60 2208 569088 197.861 123.063 7572.32 3649.34 11542.9 11543.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1630 0.000512 512 190 192 36096 0.725056 0.829248 4.54477 26.2193 32.3934 32.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1010 0.000512 512 245 320 28416 1.51277 0.820832 7.52899 25.9884 35.9809 36.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1210 3.2e-05 512 170 352 534528 29.1992 13.2752 149.061 416.577 608.333 608.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1980 0.000512 1024 100 128 37824 1.66506 5.82451 58.8069 66.341 66.3982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1460 6.4e-05 1024 320 960 268800 25.1749 13.5199 401.047 418.684 858.591 858.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 750 3.2e-05 512 160 416 442368 38.821 13.1499 100.288 412.644 565.156 565.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 470 0.000128 1024 122 576 61440 21.5684 6.7975 38.5647 206.565 273.678 273.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1180 3.2e-05 512 130 416 565248 25.4677 13.2845 124.706 416.671 580.312 580.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1690 0.000128 2048 410 1856 135168 18.0513 14.3442 480.966 419.086 932.548 932.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 770 3.2e-05 4096 60 2208 568320 198.07 122.963 4936.62 3647.17 8905.1 8905.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1630 0.000512 512 190 192 36096 0.726816 0.828672 3.05846 26.29 30.9746 31.0481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1010 0.000512 512 245 320 27648 1.53517 0.820896 4.97107 26.0572 33.5121 33.6259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1210 3.2e-05 512 170 352 528384 29.0332 13.1236 97.4012 412.661 552.437 552.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1980 0.000512 1024 100 128 37632 1.66096 3.79149 58.1182 63.6125 63.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1460 6.4e-05 1024 320 960 267264 25.0147 13.4439 258.955 416.8 714.377 714.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 750 3.2e-05 512 160 416 405504 39.0831 12.8243 80.1686 395.89 528.221 528.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 470 0.000128 1024 122 576 55296 21.1054 6.72214 30.8407 198.277 257.134 257.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1180 3.2e-05 512 130 416 562176 25.3692 13.1915 107.829 414.363 560.942 561.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1690 0.000128 2048 410 1856 134784 18.0412 14.3887 416.528 417.956 867.023 867.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 770 3.2e-05 4096 60 2208 569088 198.124 123.094 4270.25 3668.14 8259.9 8260.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1630 0.000512 512 190 192 35712 0.724288 0.827808 2.51616 26.2056 30.344 30.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1010 0.000512 512 245 320 25344 1.51478 0.77824 3.93686 25.0732 31.4276 31.5471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1210 3.2e-05 512 170 352 516096 29.2703 13.0268 81.9786 408.161 532.66 532.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1980 0.000512 1024 100 128 37440 1.64928 3.30714 57.8098 62.8088 62.8695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1460 6.4e-05 1024 320 960 262656 25.1367 13.3746 220.913 414.505 674.097 674.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 750 3.2e-05 512 160 416 435200 39.5948 13.1849 149.082 412.3 614.416 614.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 470 0.000128 1024 122 576 64000 21.3286 6.81984 60.5406 206.402 295.284 295.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1180 3.2e-05 512 130 416 569600 25.6686 13.3866 190.381 418.647 648.274 648.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1690 0.000128 2048 410 1856 135600 18.1539 14.3748 728.788 418.808 1180.23 1180.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 770 3.2e-05 4096 60 2208 569600 199.27 123.431 7467.74 3668.35 11459.1 11459.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1630 0.000512 512 190 192 36000 0.728672 0.828992 4.46682 26.2188 32.3125 32.3883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1010 0.000512 512 245 320 28000 1.53139 0.8192 7.48154 25.9783 35.9383 36.0577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1210 3.2e-05 512 170 352 537600 29.0505 13.3284 148.296 416.521 607.413 607.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1980 0.000512 1024 100 128 37800 1.66707 5.73824 59.8022 67.252 67.3116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1460 6.4e-05 1024 320 960 268800 25.2756 13.54 392.765 418.698 850.445 850.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 750 3.2e-05 512 160 416 435200 39.5744 13.1723 103.566 412.733 569.3 569.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 470 0.000128 1024 122 576 64000 21.3441 6.8161 41.9609 206.572 276.883 277.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1180 3.2e-05 512 130 416 563200 25.7331 13.3222 130.579 416.848 586.667 586.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1690 0.000128 2048 410 1856 135200 18.1653 14.3959 505.967 419.367 958 958.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 770 3.2e-05 4096 60 2208 568000 199.416 123.523 5257.91 3653.29 9234.41 9234.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1630 0.000512 512 190 192 36000 0.733056 0.831328 3.1879 26.3049 31.1289 31.2019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1010 0.000512 512 245 320 27200 1.55309 0.82096 5.01478 26.0607 33.5741 33.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1210 3.2e-05 512 170 352 524800 29.4167 13.1585 102.36 412.567 557.719 557.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1980 0.000512 1024 100 128 37600 1.65888 4.13341 58.3312 64.1647 64.2222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1460 6.4e-05 1024 320 960 265600 25.2664 13.5066 269.77 417.078 725.788 725.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 750 3.2e-05 512 160 416 422400 40.8657 13.1845 84.2158 412.718 551.225 551.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 470 0.000128 1024 122 576 57600 22.1224 6.8208 32.174 206.713 268.011 268.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1180 3.2e-05 512 130 416 566400 25.8996 13.3868 109.566 419.058 568.092 568.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1690 0.000128 2048 410 1856 134400 18.0581 14.3457 417.792 416.408 866.704 866.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 770 3.2e-05 4096 60 2208 568800 199.254 123.448 4344.43 3649.48 8316.88 8317.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1630 0.000512 512 190 192 35400 0.724992 0.825344 2.65494 26.1016 30.3787 30.4561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1010 0.000512 512 245 320 26400 1.58166 0.825344 4.20995 26.1278 32.8749 32.9892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1210 3.2e-05 512 170 352 518400 29.9863 13.167 83.9311 412.634 539.937 540.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1980 0.000512 1024 100 128 37500 1.65958 3.48214 59.354 64.5396 64.5977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1460 6.4e-05 1024 320 960 268800 25.2978 13.5362 229.241 419.249 687.488 687.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 750 3.2e-05 512 160 416 444416 38.9381 13.2003 146.742 413.597 612.724 612.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 470 0.000128 1024 122 576 64512 21.3203 6.81574 58.5645 207.081 293.966 294.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1180 3.2e-05 512 130 416 569856 25.5839 13.3591 183.711 418.296 641.135 641.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1690 0.000128 2048 410 1856 135744 18.0292 14.3683 709.228 418.488 1160.22 1160.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 770 3.2e-05 4096 60 2208 568960 198.527 123.27 7307.5 3667.98 11297.5 11297.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1630 0.000512 512 190 192 36064 0.724992 0.829088 4.40253 26.1893 32.2138 32.2888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1010 0.000512 512 245 320 27776 1.5329 0.821152 7.0384 26.0635 35.5826 35.6967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1210 3.2e-05 512 170 352 537600 29.4633 13.3664 144.736 418.32 606.1 606.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1980 0.000512 1024 100 128 37744 1.66301 5.47242 59.8856 67.0645 67.1231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1460 6.4e-05 1024 320 960 268800 25.2068 13.8122 383.507 418.368 841.058 841.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 750 3.2e-05 512 160 416 430080 38.4719 13.054 99.3881 404.145 555.306 555.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 470 0.000128 1024 122 576 57344 21.4167 6.7751 36.942 202.346 267.663 267.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1180 3.2e-05 512 130 416 566272 25.7591 13.3416 127.064 418.47 584.821 584.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1690 0.000128 2048 410 1856 135296 18.0367 14.3366 493.618 418.881 944.974 945.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 770 3.2e-05 4096 60 2208 568064 197.929 122.968 5108.35 3665.27 9094.78 9095.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1630 0.000512 512 190 192 35840 0.723104 0.82528 3.18224 26.1202 30.9203 30.9962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1010 0.000512 512 245 320 26880 1.5121 0.800064 4.93162 25.5474 32.9159 33.0363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1210 3.2e-05 512 170 352 530432 29.0542 13.1689 100.205 413.674 556.315 556.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1980 0.000512 1024 100 128 37632 1.66518 3.85318 59.5158 65.0779 65.1346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1460 6.4e-05 1024 320 960 268800 25.1609 13.5004 269.028 418.606 726.459 726.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 750 3.2e-05 512 160 416 430080 38.5474 13.0574 82.7839 404.221 538.858 539.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 470 0.000128 1024 122 576 53760 21.9412 6.77507 29.56 202.486 260.94 261.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1180 3.2e-05 512 130 416 569856 25.5935 13.3652 106.545 418.539 564.226 564.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1690 0.000128 2048 410 1856 135744 18.0742 14.3626 407.995 419.175 859.712 859.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 770 3.2e-05 4096 60 2208 567168 199.253 123.466 4170.57 3651.82 8145.39 8145.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1630 0.000512 512 190 192 35616 0.720896 0.819296 2.62634 26.044 30.281 30.3529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1010 0.000512 512 245 320 26880 1.52086 0.800768 4.27728 25.6205 32.3449 32.4625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1210 3.2e-05 512 170 352 537600 29.477 13.3591 83.9094 418.553 545.514 545.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1980 0.000512 1024 100 128 37296 1.64208 3.30925 60.6494 65.6425 65.7015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1460 6.4e-05 1024 320 960 268800 25.1899 13.5306 221.911 418.754 679.543 679.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 750 3.2e-05 512 160 416 430080 40.0354 13.1748 138.491 412.211 604.159 604.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 470 0.000128 1024 122 576 61440 21.6152 6.80973 55.0788 206.394 290.08 290.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1180 3.2e-05 512 130 416 568320 25.5484 13.3734 178.627 417.259 634.99 635.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1690 0.000128 2048 410 1856 135840 18.0966 14.3749 694.039 418.755 1145.37 1145.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 770 3.2e-05 4096 60 2208 568320 198.916 123.297 7202.88 3646.53 11171.9 11172.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1630 0.000512 512 190 192 36240 0.73056 0.831328 4.35178 26.2817 32.2675 32.3461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1010 0.000512 512 245 320 27840 1.52813 0.820416 7.0025 25.9838 35.4615 35.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1210 3.2e-05 512 170 352 537600 29.2714 13.3508 140.171 417.284 600.303 600.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1980 0.000512 1024 100 128 37800 1.66899 5.40429 58.8002 65.9161 65.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1460 6.4e-05 1024 320 960 268800 25.0902 13.6354 372.478 417.331 828.702 828.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 750 3.2e-05 512 160 416 430080 39.9829 13.1665 100.336 412.656 566.388 566.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 470 0.000128 1024 122 576 61440 21.5772 6.81178 40.4477 206.608 275.629 275.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1180 3.2e-05 512 130 416 568320 25.5022 13.3401 128.886 417.707 585.62 585.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1690 0.000128 2048 410 1856 135360 18.0126 14.3576 498.267 418.152 948.893 949.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 770 3.2e-05 4096 60 2208 568320 198.91 123.425 5087 3670.43 9080.04 9080.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1630 0.000512 512 190 192 35520 0.721504 0.821248 3.21712 26.0584 30.8917 30.9654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1010 0.000512 512 245 320 26880 1.55894 0.821216 5.06461 26.0844 33.6575 33.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1210 3.2e-05 512 170 352 522240 29.5566 13.142 98.2561 412.622 553.798 553.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1980 0.000512 1024 100 128 37680 1.66714 4.06733 58.466 64.2446 64.3023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1460 6.4e-05 1024 320 960 268800 25.0365 13.5025 268.668 417.964 725.333 725.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 750 3.2e-05 512 160 416 414720 39.6074 13.054 80.3897 402.489 535.784 535.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 470 0.000128 1024 122 576 57600 21.3548 6.75242 31.8155 201.654 261.761 261.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1180 3.2e-05 512 130 416 564480 25.8152 13.3575 106.255 417.85 563.465 563.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1690 0.000128 2048 410 1856 135360 18.1063 14.3959 410.718 418.545 861.869 861.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 770 3.2e-05 4096 60 2208 564480 199.595 123.452 4226.06 3669.21 8218.57 8218.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1630 0.000512 512 190 192 35280 0.723168 0.818976 2.59962 25.9981 30.2109 30.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1010 0.000512 512 245 320 25920 1.54307 0.799872 4.30214 25.5273 32.2946 32.4132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1210 3.2e-05 512 170 352 529920 29.8854 13.3502 83.8022 417.872 545.117 545.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1980 0.000512 1024 100 128 37440 1.65846 3.55146 59.7443 64.9948 65.0512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1460 6.4e-05 1024 320 960 264960 25.3617 13.5168 221.104 418.093 678.236 678.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 750 3.2e-05 512 160 416 442368 39.8799 13.3399 144.236 417.813 615.521 615.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 470 0.000128 1024 122 576 65536 21.4921 6.8328 59.2366 209.165 296.912 297.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1180 3.2e-05 512 130 416 569344 25.5258 13.3535 181.306 417.713 638.079 638.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1690 0.000128 2048 410 1856 135168 18.0079 14.3729 697.597 417.94 1148.02 1148.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 770 3.2e-05 4096 60 2208 569344 198.291 123.115 7164.22 3648.87 11134.8 11135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1630 0.000512 512 190 192 36096 0.72656 0.83664 4.3049 26.3142 32.2516 32.3255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1010 0.000512 512 245 320 28672 1.53082 0.834144 7.07978 26.3377 35.9093 36.0222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1210 3.2e-05 512 170 352 540672 29.0015 13.3256 142.794 417.734 603.07 603.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1980 0.000512 1024 100 128 37760 1.66931 5.52368 60.9546 68.1919 68.2483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1460 6.4e-05 1024 320 960 268288 25.1628 13.4799 377.571 417.79 834.169 834.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 750 3.2e-05 512 160 416 425984 41.3916 13.3409 95.1585 418.195 568.331 568.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 470 0.000128 1024 122 576 65536 21.5116 6.83213 41.1583 209.397 279.083 279.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1180 3.2e-05 512 130 416 565248 25.756 13.3304 122.898 418.096 580.265 580.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1690 0.000128 2048 410 1856 135168 18.0488 14.3421 472.551 418.579 923.622 923.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 770 3.2e-05 4096 60 2208 569344 198.097 123.108 4859.4 3671.79 8852.66 8852.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1630 0.000512 512 190 192 35328 0.7224 0.82496 3.09606 26.078 30.7921 30.8675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1010 0.000512 512 245 320 26624 1.48682 0.77824 4.74646 25.068 32.2097 32.3254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1210 3.2e-05 512 170 352 540672 28.9953 13.3236 97.4488 418.186 558.169 558.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1980 0.000512 1024 100 128 37632 1.66298 3.75059 59.715 65.171 65.2272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1460 6.4e-05 1024 320 960 266240 25.2083 13.49 254.16 418.262 711.276 711.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 750 3.2e-05 512 160 416 393216 40.2838 12.8326 78.7593 396.333 528.449 528.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 470 0.000128 1024 122 576 49152 21.8561 7.50829 28.2829 198.598 256.426 256.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1180 3.2e-05 512 130 416 552960 25.6639 13.1297 107.225 412.729 558.933 559.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1690 0.000128 2048 410 1856 133632 18.0597 14.3285 422.986 417.593 873.073 873.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 770 3.2e-05 4096 60 2208 568320 198.338 123.019 4443.85 3649.51 8414.99 8415.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1630 0.000512 512 190 192 35328 0.72416 0.827392 2.8873 26.1604 30.6682 30.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1010 0.000512 512 245 320 24576 1.53632 0.782912 4.22406 25.1542 31.8229 31.9384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1210 3.2e-05 512 170 352 516096 29.966 13.1277 83.7989 412.734 539.842 540.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1980 0.000512 1024 100 128 37248 1.64371 3.36128 58.8732 63.9195 63.9784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1460 6.4e-05 1024 320 960 264192 24.8509 13.3244 226.138 412.975 677.448 677.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 750 3.2e-05 512 160 400 458752 38.3073 13.342 111.809 418.04 581.745 581.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 470 0.000128 1024 122 600 70656 20.9461 6.8273 79.7354 209.098 316.792 316.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1180 3.2e-05 512 130 400 569344 25.6687 13.3571 136.363 419.32 594.891 595.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1690 0.000128 2048 410 1880 136064 18.0291 14.4118 548.294 419.354 1000.19 1000.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 770 3.2e-05 4096 60 2200 569088 198.239 123.144 5647.32 3673.92 9642.88 9643.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1630 0.000512 512 190 200 36096 0.725504 0.831488 5.96496 26.3188 33.9117 33.9876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1010 0.000512 512 245 320 29440 1.50573 0.82992 5.71661 26.2909 34.4711 34.5819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1210 3.2e-05 512 170 360 542720 29.0813 13.3571 116.756 419.34 578.744 578.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1980 0.000512 1024 100 120 37984 1.66707 6.82598 60.5039 69.0404 69.0995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1460 6.4e-05 1024 320 960 268288 25.2001 13.4922 292.708 419.327 750.886 751.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 750 3.2e-05 512 160 400 458752 38.3863 13.3403 72.2182 417.701 541.885 542.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 470 0.000128 1024 122 600 69632 21.0117 6.84442 70.3269 208.963 307.324 307.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1180 3.2e-05 512 130 400 569344 25.681 13.3554 88.1451 418.978 546.348 546.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1690 0.000128 2048 410 1880 135936 18.064 14.3547 352.093 419.078 803.688 803.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 770 3.2e-05 4096 60 2200 568832 199.429 123.164 10538 3670.17 14531.1 14531.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1630 0.000512 512 190 200 35968 0.728384 0.831488 5.94659 26.2724 33.8477 33.9189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1010 0.000512 512 245 320 29184 1.51616 0.82944 3.8257 26.2953 32.5947 32.7045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1210 3.2e-05 512 170 360 540672 29.022 13.3304 80.143 417.685 540.385 540.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1980 0.000512 1024 100 120 37952 1.66502 6.84336 60.2892 68.8396 68.8969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1460 6.4e-05 1024 320 960 268288 25.2175 13.5747 189.345 419.014 647.307 647.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 750 3.2e-05 512 160 400 460800 38.4523 13.4042 127.866 419.073 599.042 599.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 470 0.000128 1024 122 600 71680 20.9509 6.84115 58.0086 209.713 295.696 295.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1180 3.2e-05 512 130 400 568320 25.8146 13.3871 153.588 418.977 611.947 612.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1690 0.000128 2048 410 1880 136000 18.1164 14.3848 627.948 419.023 1079.57 1079.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 770 3.2e-05 4096 60 2200 568960 199.37 123.544 6352.55 3653.09 10328.8 10329.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1630 0.000512 512 190 200 36080 0.72704 0.828192 6.60723 26.282 34.5158 34.5916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1010 0.000512 512 245 320 29120 1.51878 0.825024 6.45981 26.147 35.0772 35.1746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1210 3.2e-05 512 170 360 542720 29.1246 13.3888 125.438 419 587.163 587.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1980 0.000512 1024 100 120 37960 1.66707 4.46963 61.2136 67.3929 67.4509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1460 6.4e-05 1024 320 960 268160 25.2988 13.5305 330.384 419.103 788.475 788.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 750 3.2e-05 512 160 400 460800 38.4016 13.3933 83.1207 419.49 554.654 554.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 470 0.000128 1024 122 600 71680 20.9114 6.8425 37.745 209.876 275.566 275.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1180 3.2e-05 512 130 400 568320 25.734 13.3775 99.2749 419.395 557.964 558.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1690 0.000128 2048 410 1880 136000 18.0648 14.4222 396.549 419.518 848.66 848.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 770 3.2e-05 4096 60 2200 568320 198.684 123.442 4032.08 3656.85 8011.33 8011.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1630 0.000512 512 190 200 36000 0.724992 0.831584 6.82557 26.2831 34.736 34.8121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1010 0.000512 512 245 320 28800 1.50816 0.837632 4.24438 25.9842 32.7032 32.8049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1210 3.2e-05 512 170 360 542720 29.0668 13.3673 81.9369 419.403 543.99 544.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1980 0.000512 1024 100 120 37920 1.67197 7.71523 59.0684 68.4996 68.5575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1460 6.4e-05 1024 320 960 267520 25.2347 13.5373 211.907 419.43 670.273 670.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 750 3.2e-05 512 160 400 445440 38.6705 13.171 66.5526 412.317 530.958 531.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 470 0.000128 1024 122 600 69120 20.8156 6.8137 81.2452 206.323 315.379 315.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1180 3.2e-05 512 130 400 564480 25.8159 13.3524 81.7936 417.37 538.518 538.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1690 0.000128 2048 410 1880 135840 18.0893 14.4094 324.364 418.862 775.824 775.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 770 3.2e-05 4096 60 2200 567360 199.16 123.503 3290.42 3653.29 7266.65 7266.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1630 0.000512 512 190 200 36000 0.72704 0.831264 6.78118 26.2899 34.6988 34.7732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1010 0.000512 512 245 320 28800 1.51411 0.819968 3.64637 25.9908 32.101 32.2112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1210 3.2e-05 512 170 360 537600 29.2658 13.3503 76.0731 417.44 536.346 536.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1980 0.000512 1024 100 120 37800 1.66003 7.59674 59.5035 68.8034 68.8598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1460 6.4e-05 1024 320 960 266880 25.2348 13.5092 172.795 417.446 629.148 629.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 750 3.2e-05 512 160 400 454656 38.3855 13.3147 116.234 416.325 584.504 584.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 470 0.000128 1024 122 600 70656 20.8219 6.82464 52.4846 208.297 288.615 288.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1180 3.2e-05 512 130 400 568320 25.6861 13.3632 142.179 418.288 599.703 599.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1690 0.000128 2048 410 1880 135936 18.049 14.3586 574.609 418.875 1025.99 1026.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 770 3.2e-05 4096 60 2200 568704 198.814 123.385 5802.04 3672.1 9796.6 9796.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1630 0.000512 512 190 200 36096 0.726688 0.830176 3.66614 26.2988 31.5943 31.6703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1010 0.000512 512 245 320 29184 1.51005 0.825632 5.90102 26.1904 34.5525 34.6696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1210 3.2e-05 512 170 360 540672 29.1538 13.3559 115.154 418.414 576.293 576.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1980 0.000512 1024 100 120 37968 1.66502 4.06726 60.0647 65.8393 65.8945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1460 6.4e-05 1024 320 960 268032 25.2223 13.5141 305.975 418.313 763.187 763.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 750 3.2e-05 512 160 400 442368 38.8315 13.1412 75.008 412.224 539.46 539.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 470 0.000128 1024 122 600 67584 20.8289 6.79731 33.829 206.265 267.907 268.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1180 3.2e-05 512 130 400 568320 25.6434 13.3504 93.4178 418.308 550.908 551.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1690 0.000128 2048 410 1880 135552 18.0036 14.3363 374.646 418.469 825.561 825.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 770 3.2e-05 4096 60 2200 568320 198.103 123.227 3784.8 3670.43 7776.83 7777.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1630 0.000512 512 190 200 35904 0.723552 0.82944 5.6417 26.2022 33.4671 33.5446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1010 0.000512 512 245 320 28416 1.51539 0.81888 3.95187 25.9692 32.3799 32.4807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1210 3.2e-05 512 170 360 534528 29.2026 13.2817 74.7109 416.396 533.804 533.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1980 0.000512 1024 100 120 37920 1.67018 2.77747 58.8058 63.2966 63.3569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1460 6.4e-05 1024 320 960 267264 25.1767 13.4948 199.687 418.364 656.886 657.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 750 3.2e-05 512 160 400 442368 38.0908 13.0675 62.5153 408.153 522.077 522.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 470 0.000128 1024 122 600 64512 21.0001 6.7881 26.4449 204.265 258.679 258.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1180 3.2e-05 512 130 400 566784 25.5903 13.343 77.3392 417.319 533.777 533.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1690 0.000128 2048 410 1880 135936 18.0716 14.4429 307.866 419.117 759.605 759.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 770 3.2e-05 4096 60 2200 567936 198.725 123.463 3115.16 3653.32 7090.93 7091.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1630 0.000512 512 190 200 36000 0.7264 0.833472 6.05389 26.3009 33.9874 34.0623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1010 0.000512 512 245 320 27648 1.51517 0.80896 3.25654 25.75 31.4703 31.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1210 3.2e-05 512 170 360 534528 28.8624 13.2065 63.5047 414.248 520.039 520.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1980 0.000512 1024 100 120 37872 1.66378 2.31254 59.663 63.6835 63.7399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1460 6.4e-05 1024 320 960 267264 25.1345 13.4908 165.909 417.419 622.114 622.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 750 3.2e-05 512 160 400 458752 38.5513 13.3904 167.994 418.448 638.635 638.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 470 0.000128 1024 122 600 71680 20.8899 6.84371 78.6462 209.436 316.002 316.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1180 3.2e-05 512 130 400 568064 25.7466 13.3775 202.664 418.362 660.342 660.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1690 0.000128 2048 410 1880 135968 18.0965 14.3667 821.483 419.035 1273.08 1273.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 770 3.2e-05 4096 60 2200 568512 199.255 123.462 8297.32 3651.37 12271.7 12271.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1630 0.000512 512 190 200 36064 0.729184 0.83328 5.20426 26.3107 33.1491 33.2223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1010 0.000512 512 245 320 29120 1.5297 0.832256 8.45152 26.3333 37.2728 37.3851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1210 3.2e-05 512 170 360 541184 29.1528 13.3747 163.821 418.365 624.932 625.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1980 0.000512 1024 100 120 37968 1.66742 5.93674 58.9797 66.627 66.6862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1460 6.4e-05 1024 320 960 267904 25.3046 13.5218 444.138 418.396 901.522 901.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 750 3.2e-05 512 160 400 444416 38.9212 13.2034 105.159 413.632 571.163 571.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 470 0.000128 1024 122 600 68096 20.9023 6.81389 46.75 206.976 281.625 281.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1180 3.2e-05 512 130 400 566272 25.7732 13.3648 129.932 418.343 587.604 587.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1690 0.000128 2048 410 1880 135744 18.0333 14.3554 517.259 418.528 968.281 968.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 770 3.2e-05 4096 60 2200 568064 198.887 123.497 5209.78 3654.56 9187.01 9187.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1630 0.000512 512 190 200 35840 0.723296 0.82736 3.3751 26.1956 31.1953 31.2752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1010 0.000512 512 245 320 28672 1.5184 0.821248 5.48442 26.0646 34.0153 34.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1210 3.2e-05 512 170 360 537600 29.4795 13.3605 105.061 418.35 566.473 566.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1980 0.000512 1024 100 120 37856 1.66736 3.71917 58.9056 64.3372 64.3953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1460 6.4e-05 1024 320 960 267008 25.2269 13.518 275.749 422.408 737.065 737.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 750 3.2e-05 512 160 400 451584 39.2602 13.3892 87.4951 418.808 559.195 559.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 470 0.000128 1024 122 600 69888 21.0986 6.84237 39.4714 209.625 277.219 277.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1180 3.2e-05 512 130 400 564480 25.9499 13.3755 105.728 418.72 563.956 564.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1690 0.000128 2048 410 1880 135744 18.0914 14.3719 421.04 419.026 872.631 872.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 770 3.2e-05 4096 60 2200 567168 199.017 123.419 4257.49 3653.58 8233.76 8233.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1630 0.000512 512 190 200 35616 0.724224 0.825792 8.87382 26.1775 36.6746 36.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1010 0.000512 512 245 320 26880 1.5153 0.79872 4.32499 25.525 32.2907 32.3922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1210 3.2e-05 512 170 360 537600 29.513 13.3806 85.9792 418.732 547.818 547.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1980 0.000512 1024 100 120 37800 1.66208 3.06333 59.988 64.7543 64.8128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1460 6.4e-05 1024 320 960 266112 25.3638 13.8609 225.243 418.828 683.448 683.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 750 3.2e-05 512 160 400 458752 38.3424 13.3448 158.082 417.791 627.804 627.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 470 0.000128 1024 122 600 69632 21.009 6.83168 70.5241 209.084 307.635 307.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1180 3.2e-05 512 130 400 569344 25.6504 13.3588 190.647 419.001 648.848 648.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1690 0.000128 2048 410 1880 135936 18.0513 14.3465 764.626 419.089 1216.22 1216.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 770 3.2e-05 4096 60 2200 568832 198.557 123.175 7698.47 3651.01 11671.5 11671.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1630 0.000512 512 190 200 35968 0.724992 0.82992 4.92067 26.2656 32.8144 32.8877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1010 0.000512 512 245 320 29184 1.51552 0.829632 7.97859 26.2945 36.7499 36.8633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1210 3.2e-05 512 170 360 540672 29.0032 13.325 153.363 417.634 613.545 613.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1980 0.000512 1024 100 120 37952 1.66746 5.64115 59.9737 67.3268 67.3844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1460 6.4e-05 1024 320 960 268288 25.1916 15.1333 412.644 419.027 872.159 872.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 750 3.2e-05 512 160 400 458752 38.357 13.3434 103.303 418.107 573.362 573.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 470 0.000128 1024 122 600 69632 21.0292 6.82614 45.1333 209.226 282.395 282.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1180 3.2e-05 512 130 400 565248 25.76 13.3287 123.557 418.002 580.833 580.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1690 0.000128 2048 410 1880 135168 18.0145 14.3833 483.503 418.238 934.24 934.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 770 3.2e-05 4096 60 2200 568320 198.694 123.33 4974.12 3657.54 8953.97 8954.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1630 0.000512 512 190 200 35840 0.72864 0.831488 3.28906 26.3301 31.2501 31.3275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1010 0.000512 512 245 320 28672 1.53142 0.832416 5.29568 26.358 34.1438 34.2621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1210 3.2e-05 512 170 360 540672 29.007 13.3325 100.367 418.071 560.99 561.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1980 0.000512 1024 100 120 37888 1.67117 3.7417 60.0512 65.5056 65.5658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1460 6.4e-05 1024 320 960 266240 25.2258 13.4863 256.457 418.197 713.527 713.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 750 3.2e-05 512 160 400 442368 38.8286 13.1485 80.6445 412.294 545.165 545.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 470 0.000128 1024 122 600 67584 20.8824 6.80102 36.1898 206.386 270.443 270.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1180 3.2e-05 512 130 400 565248 25.4775 13.2833 100.01 416.312 555.27 555.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1690 0.000128 2048 410 1880 135168 18.0561 14.5401 391.662 418.733 843.092 843.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 770 3.2e-05 4096 60 2200 566784 198.799 123.319 4007.32 3651.89 7981.6 7981.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1630 0.000512 512 190 200 35712 0.72704 0.829632 2.67475 26.2657 30.567 30.6422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1010 0.000512 512 245 320 27648 1.54358 0.8192 4.28611 26.0348 32.8076 32.9243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1210 3.2e-05 512 170 360 528384 29.0556 13.1276 80.0279 412.218 534.642 534.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1980 0.000512 1024 100 120 37824 1.66739 2.95462 58.4638 63.1258 63.1835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1460 6.4e-05 1024 320 960 264192 25.2426 13.4513 207.296 416.44 662.598 662.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 750 3.2e-05 512 160 400 451584 38.3412 13.2294 158.995 414.279 625.093 625.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 470 0.000128 1024 122 600 69120 20.9011 6.82189 71.6977 207.375 306.978 307.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1180 3.2e-05 512 130 400 569088 25.6927 13.3871 195.075 418.83 653.168 653.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1690 0.000128 2048 410 1880 135936 18.0905 14.3733 783.887 418.934 1235.39 1235.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 770 3.2e-05 4096 60 2200 568512 199.006 123.394 7886.95 3668.88 11878.5 11878.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1630 0.000512 512 190 200 36000 0.729088 0.829728 4.97274 26.2497 32.8533 32.9318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1010 0.000512 512 245 320 28800 1.51405 0.825952 8.10614 26.0792 36.6515 36.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1210 3.2e-05 512 170 360 539136 29.0948 13.3473 159.126 417.284 619.071 619.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1980 0.000512 1024 100 120 37944 1.66445 5.74685 59.8937 67.3481 67.4058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1460 6.4e-05 1024 320 960 268416 25.261 13.5268 421.082 418.855 878.884 879.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 750 3.2e-05 512 160 400 442368 38.0696 13.3161 102.973 408.146 562.755 562.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 470 0.000128 1024 122 600 64512 20.9983 6.78714 43.6591 204.272 275.906 276.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1180 3.2e-05 512 130 400 566784 25.5865 13.3332 127.864 417.314 584.289 584.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1690 0.000128 2048 410 1880 135936 18.0711 14.3521 511.173 419.206 962.903 963.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 770 3.2e-05 4096 60 2200 567936 198.688 123.462 5107.13 3653.44 9083 9083.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1630 0.000512 512 190 200 36000 0.727392 0.831424 3.28256 26.3012 31.2124 31.2893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1010 0.000512 512 245 320 27648 1.51296 0.811008 5.18093 25.7479 33.3799 33.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1210 3.2e-05 512 170 360 534528 28.8627 13.2071 101.825 414.408 558.522 558.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1980 0.000512 1024 100 120 37872 1.66502 3.73664 58.3823 63.8261 63.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1460 6.4e-05 1024 320 960 267264 25.1384 13.4964 271.369 417.41 727.579 727.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 750 3.2e-05 512 160 400 442368 38.1283 13.0821 90.4717 408.584 550.516 550.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 470 0.000128 1024 122 600 62208 21.2795 6.82803 37.4824 204.556 270.329 270.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1180 3.2e-05 512 130 400 566784 25.6723 13.3512 111.965 417.761 568.936 569.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1690 0.000128 2048 410 1880 134784 18.1056 14.3585 447.48 418.172 898.221 898.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 770 3.2e-05 4096 60 2200 566784 199.65 123.625 4509.81 3676.88 8510.24 8510.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1630 0.000512 512 190 200 35424 0.726464 0.824736 3.05702 26.0825 30.7622 30.8407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1010 0.000512 512 245 320 27648 1.52374 0.80992 4.68973 25.818 32.969 33.0901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1210 3.2e-05 512 170 360 539136 29.1395 13.3495 90.5902 417.78 551.08 551.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1980 0.000512 1024 100 120 37800 1.66707 3.31162 58.8936 63.9143 63.9749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1460 6.4e-05 1024 320 960 266112 25.2902 13.5132 238.808 417.905 695.682 695.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 750 3.2e-05 512 160 400 405504 39.1088 12.83 74.436 395.822 522.443 522.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 470 0.000128 1024 122 600 55296 21.1164 6.72115 30.5064 198.246 256.779 256.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1180 3.2e-05 512 130 400 562176 25.3717 13.1932 99.4893 414.468 552.711 552.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1690 0.000128 2048 410 1880 134784 18.041 14.334 398.186 417.895 848.563 848.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 770 3.2e-05 4096 60 2200 566784 199.197 123.593 4023.06 3660.64 8006.78 8007.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1630 0.000512 512 190 200 35712 0.72688 0.827968 2.68902 26.197 30.517 30.5943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1010 0.000512 512 245 320 25344 1.51206 0.781888 4.17312 25.0697 31.6608 31.7785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1210 3.2e-05 512 170 360 516096 29.279 13.0396 78.173 408.106 528.816 528.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1980 0.000512 1024 100 120 37728 1.66742 2.94707 58.1038 62.763 62.8238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1460 6.4e-05 1024 320 960 262656 25.1322 13.3693 211.819 414.447 664.938 665.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 750 3.2e-05 512 160 400 460800 38.4168 13.3923 153.994 419.384 625.439 625.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 470 0.000128 1024 122 600 71680 20.9306 6.84237 69.7425 209.92 307.624 307.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1180 3.2e-05 512 130 400 568320 25.754 13.3727 184.531 419.303 643.143 643.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1690 0.000128 2048 410 1880 136000 18.0611 14.3869 736.926 419.409 1188.89 1188.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 770 3.2e-05 4096 60 2200 568320 198.629 123.472 7392.4 3675.19 11390 11390.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1630 0.000512 512 190 200 36000 0.725184 0.830688 4.7687 26.2763 32.6713 32.7507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1010 0.000512 512 245 320 28800 1.50202 0.818944 7.67462 25.977 36.0996 36.2161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1210 3.2e-05 512 170 360 542720 29.0846 13.3714 148.933 419.306 610.913 611.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1980 0.000512 1024 100 120 37920 1.67043 5.24506 59.0566 66.0139 66.0757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1460 6.4e-05 1024 320 960 267520 25.2263 13.5182 391.339 419.336 849.588 849.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 750 3.2e-05 512 160 400 450560 38.0814 13.1439 103.172 412.18 566.828 567.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 470 0.000128 1024 122 600 66560 20.9802 6.80227 44.2216 206.295 278.484 278.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1180 3.2e-05 512 130 400 568320 25.6845 13.3595 125.792 418.943 583.964 584.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1690 0.000128 2048 410 1880 135040 17.9848 14.4254 496.648 417.627 946.785 946.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 770 3.2e-05 4096 60 2200 568320 198.461 123.391 5064.29 3654.15 9040.56 9040.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1630 0.000512 512 190 200 35840 0.724992 0.828736 3.26048 26.1959 31.0799 31.1556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1010 0.000512 512 245 320 28160 1.52704 0.8192 5.34803 26.0053 33.8287 33.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1210 3.2e-05 512 170 360 542720 29.0551 13.3571 103.359 418.957 564.944 565.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1980 0.000512 1024 100 120 37760 1.66256 3.70307 61.0345 66.4428 66.5007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1460 6.4e-05 1024 320 960 266240 25.3115 13.4963 265.116 432.272 736.361 736.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 750 3.2e-05 512 160 400 430080 39.9766 13.1645 82.7424 412.329 548.459 548.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 470 0.000128 1024 122 600 69120 20.7507 6.80541 38.6906 206.455 272.892 273.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1180 3.2e-05 512 130 400 560640 25.9846 13.3433 104.199 417.384 561.096 561.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1690 0.000128 2048 410 1880 135360 18.0203 14.3675 418.822 417.828 869.148 869.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 770 3.2e-05 4096 60 2200 566400 199.875 123.783 4231.69 3677.84 8233.47 8233.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1630 0.000512 512 190 200 35520 0.724768 0.82288 2.78394 26.043 30.4462 30.5254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1010 0.000512 512 245 320 28800 1.51501 0.823584 4.70506 26.0643 33.2401 33.3588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1210 3.2e-05 512 170 360 522240 29.5427 13.1452 83.0169 412.247 538.175 538.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1980 0.000512 1024 100 120 37680 1.66637 2.99654 59.3848 64.0914 64.1537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1460 6.4e-05 1024 320 960 264960 25.3102 13.5477 223.698 417.535 680.259 680.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 750 3.2e-05 512 160 400 450560 38.1273 13.1422 83.7825 412.392 547.687 547.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 470 0.000128 1024 122 600 61440 21.5871 6.80474 34.2378 206.566 269.376 269.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1180 3.2e-05 512 130 400 563200 25.999 13.3589 101.305 419.164 560.015 560.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1690 0.000128 2048 410 1880 134400 17.9737 14.3155 410.618 416.332 859.343 859.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 770 3.2e-05 4096 60 2200 568320 198.701 123.412 4267.66 3656.39 8246.45 8246.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1630 0.000512 512 190 200 35200 0.721824 0.823648 2.79322 26.0938 30.5041 30.5791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1010 0.000512 512 245 320 28160 1.53526 0.82576 4.70109 26.1182 33.3055 33.4258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1210 3.2e-05 512 170 360 532480 28.7166 13.1297 82.6237 412.308 536.992 537.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1980 0.000512 1024 100 120 37440 1.64832 3.25894 58.1194 63.0683 63.1237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1460 6.4e-05 1024 320 960 261120 25.1233 13.3304 214.384 412.498 665.499 665.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 750 3.2e-05 512 160 400 442368 38.7855 13.1453 138.943 412.297 603.436 603.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 470 0.000128 1024 122 600 67584 20.8321 6.79891 62.0372 206.29 296.137 296.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1180 3.2e-05 512 130 400 568320 25.6354 13.3493 172.938 418.381 630.49 630.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1690 0.000128 2048 410 1880 135552 18.02 14.3463 691.961 418.54 1142.97 1143.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 770 3.2e-05 4096 60 2200 568320 198.092 123.167 7053.84 3670.64 11046 11046.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1630 0.000512 512 190 200 35904 0.726208 0.82944 4.45235 26.2044 32.2846 32.3602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1010 0.000512 512 245 320 28416 1.51264 0.818208 7.20867 25.9732 35.6395 35.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1210 3.2e-05 512 170 360 534528 29.1873 13.2711 137.677 416.333 596.685 596.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1980 0.000512 1024 100 120 37920 1.668 5.05965 58.8124 65.5829 65.6404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1460 6.4e-05 1024 320 960 267264 25.1729 13.4981 365.228 418.429 822.497 822.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 750 3.2e-05 512 160 400 442368 38.8154 13.1438 99.0283 416.26 567.493 567.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 470 0.000128 1024 122 600 67584 20.8696 6.79731 44.6113 208.368 280.829 280.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1180 3.2e-05 512 130 400 565248 25.4872 13.2795 122.263 420.31 581.53 581.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1690 0.000128 2048 410 1880 135168 18.0664 14.3382 492.712 422.75 947.968 948.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 770 3.2e-05 4096 60 2200 566784 198.812 123.346 4971.25 3688.56 8982.24 8982.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1630 0.000512 512 190 200 35712 0.730816 0.831072 3.23629 26.5178 31.3875 31.4634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1010 0.000512 512 245 320 27648 1.53562 0.8192 5.21488 26.2882 33.9868 34.1074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1210 3.2e-05 512 170 360 528384 29.0444 13.1293 97.7363 416.207 556.335 556.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1980 0.000512 1024 100 120 37824 1.66877 3.6231 58.7711 64.1067 64.1638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1460 6.4e-05 1024 320 960 264192 25.2321 13.4451 260.013 420.441 719.297 719.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 750 3.2e-05 512 160 400 405504 39.0851 12.8269 75.5929 396.306 524.057 524.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 470 0.000128 1024 122 600 55296 21.1067 6.72349 30.8164 198.449 257.278 257.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1180 3.2e-05 512 130 400 562176 25.3618 13.1994 100.983 414.679 554.408 554.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1690 0.000128 2048 410 1880 134784 18.0299 14.3515 404.792 418.317 855.592 855.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 770 3.2e-05 4096 60 2200 566784 199.193 123.584 4091 3664.27 8078.32 8078.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1630 0.000512 512 190 200 35712 0.726592 0.827712 2.7585 26.2249 30.6076 30.6792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1010 0.000512 512 245 320 25344 1.51664 0.780288 4.23962 25.0888 31.7532 31.8695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1210 3.2e-05 512 170 360 516096 29.2806 13.0361 79.2695 408.513 530.315 530.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1980 0.000512 1024 100 120 37728 1.66707 2.98768 58.1564 62.8541 62.9105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1460 6.4e-05 1024 320 960 262656 25.1381 13.7883 213.65 414.96 667.693 667.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 750 3.2e-05 512 160 400 393216 40.2572 12.837 69.4642 396.328 519.134 519.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 470 0.000128 1024 122 600 61440 20.4534 6.72563 33.3979 198.602 259.363 259.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1180 3.2e-05 512 130 400 552960 25.6647 13.1326 94.0751 412.722 545.782 545.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1690 0.000128 2048 410 1880 133632 18.0739 14.3337 378.074 417.586 828.174 828.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 770 3.2e-05 4096 60 2200 565248 199.925 123.672 3815.69 3682.61 7822.18 7822.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1630 0.000512 512 190 200 35328 0.726272 0.827744 2.50157 26.1626 30.2893 30.3664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1010 0.000512 512 245 320 24576 1.54365 0.784384 3.70918 25.1577 31.3219 31.4409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1210 3.2e-05 512 170 360 516096 29.9965 13.1318 74.0139 412.743 530.108 530.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1980 0.000512 1024 100 120 37632 1.67098 3.10048 58.5083 63.3219 63.3793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1460 6.4e-05 1024 320 960 258048 25.3055 13.3263 197.438 412.968 649.202 649.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 750 3.2e-05 512 160 400 448000 38.3763 13.1789 146.001 412.234 610.037 610.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 470 0.000128 1024 122 600 67200 20.9587 6.81875 63.8433 206.361 298.168 298.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1180 3.2e-05 512 130 400 566400 25.9263 13.39 179.133 418.726 637.359 637.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1690 0.000128 2048 410 1880 135600 18.1608 14.3685 719.749 418.751 1171.14 1171.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 770 3.2e-05 4096 60 2200 568800 199.436 123.612 7255.09 3652.77 11231.2 11231.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1630 0.000512 512 190 200 35800 0.727296 0.82688 4.59952 26.2155 32.4421 32.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1010 0.000512 512 245 320 28800 1.50803 0.82128 7.54058 25.9712 35.9671 36.0817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1210 3.2e-05 512 170 360 537600 29.0443 13.3304 145.143 416.456 604.188 604.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1980 0.000512 1024 100 120 37900 1.67117 5.1865 59.8385 66.7383 66.7949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1460 6.4e-05 1024 320 960 267200 25.3233 13.5353 384.062 418.632 841.721 841.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 750 3.2e-05 512 160 400 435200 39.5742 13.1768 97.041 412.311 562.356 562.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 470 0.000128 1024 122 600 64000 21.3519 6.81248 42.6481 206.405 277.41 277.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1180 3.2e-05 512 130 400 563200 25.7466 13.322 121.81 416.507 577.577 577.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1690 0.000128 2048 410 1880 135200 18.1718 14.3862 488.482 419.026 940.173 940.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 770 3.2e-05 4096 60 2200 568000 199.417 123.52 4924.82 3649.73 8897.77 8898.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1630 0.000512 512 190 200 35600 0.73088 0.831264 3.26723 26.2845 31.1848 31.2603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1010 0.000512 512 245 320 28800 1.51802 0.8192 5.35296 26.045 33.8637 33.9804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1210 3.2e-05 512 170 360 524800 29.4212 13.1584 96.9381 414.327 554.068 554.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1980 0.000512 1024 100 120 37800 1.67117 3.72781 58.468 63.9096 63.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1460 6.4e-05 1024 320 960 265600 25.2644 13.4941 260.002 416.64 715.567 715.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 750 3.2e-05 512 160 400 422400 40.8719 13.1809 81.6596 412.435 548.397 548.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 470 0.000128 1024 122 600 67200 21.0287 6.82448 38.1397 206.486 272.661 272.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1180 3.2e-05 512 130 400 566400 25.8914 13.3824 105.939 418.614 564.009 564.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1690 0.000128 2048 410 1880 134400 18.0601 14.3496 421.002 415.971 869.483 869.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 770 3.2e-05 4096 60 2200 566400 200.236 123.929 4404.41 3677.79 8406.62 8406.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1630 0.000512 512 190 200 35400 0.72512 0.825312 2.75837 26.0752 30.4547 30.5316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1010 0.000512 512 245 320 28800 1.52019 0.826208 4.83488 26.0978 33.4057 33.5275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1210 3.2e-05 512 170 360 518400 29.9921 13.1682 83.663 412.189 539.224 539.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1980 0.000512 1024 100 120 37500 1.65174 3.25635 59.2114 64.1631 64.2193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1460 6.4e-05 1024 320 960 264000 25.5988 13.5342 224.708 418.808 682.811 682.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 750 3.2e-05 512 160 400 409600 41.9595 13.1625 73.4993 412.36 541.228 541.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 470 0.000128 1024 122 600 64000 21.3388 6.81219 35.4404 206.633 270.405 270.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1180 3.2e-05 512 130 400 550400 25.8722 13.1487 95.0739 412.263 546.547 546.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1690 0.000128 2048 410 1880 134400 18.0575 14.3445 387.56 417.333 837.398 837.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 770 3.2e-05 4096 60 2200 566400 199.703 123.75 3908.59 3659.66 7891.97 7892.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1630 0.000512 512 190 200 35200 0.724992 0.825696 2.69414 26.1448 30.4629 30.5357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1010 0.000512 512 245 320 28800 1.52339 0.824928 4.88406 26.1753 33.5361 33.6507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1210 3.2e-05 512 170 360 512000 30.329 13.1461 76.0604 412.291 532.044 532.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1980 0.000512 1024 100 120 37600 1.66912 3.3113 58.4294 63.4524 63.5083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1460 6.4e-05 1024 320 960 262400 25.0043 13.441 204.774 412.622 656.005 656.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 750 3.2e-05 512 160 432 446464 39.5389 13.3403 123.982 417.731 594.841 595.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 470 0.000128 1024 122 576 65536 21.4682 6.83248 77.2156 208.949 314.657 314.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1180 3.2e-05 512 130 432 569344 25.636 13.3594 160.732 419.01 618.93 619.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1690 0.000128 2048 410 1872 135808 18.0411 14.5054 592.047 419.045 1043.75 1043.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 770 3.2e-05 4096 60 2208 566784 199.337 123.68 6132.62 3664.27 10120.2 10120.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1630 0.000512 512 190 192 36032 0.726816 0.83328 6.3624 26.2937 34.2866 34.3628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1010 0.000512 512 245 336 29440 1.50851 0.82944 6.31152 26.2789 35.0548 35.1659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1210 3.2e-05 512 170 384 526336 30.2742 13.3565 135.331 419.021 598.208 598.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1980 0.000512 1024 100 144 37792 1.66707 9.03987 59.2492 69.9984 70.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1460 6.4e-05 1024 320 960 268800 25.165 13.5036 316.605 419.021 774.46 774.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 750 3.2e-05 512 160 432 442368 39.8812 13.335 79.1658 417.712 550.346 550.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 470 0.000128 1024 122 576 65536 21.5362 7.2352 72.0696 208.976 310.006 310.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1180 3.2e-05 512 130 432 569344 25.6437 13.3632 104.006 418.991 562.185 562.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1690 0.000128 2048 410 1872 135680 18.085 14.3657 379.82 419.084 831.455 831.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 770 3.2e-05 4096 60 2208 566272 200.3 123.732 11533.4 3685.89 15543.7 15543.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1630 0.000512 512 190 192 35968 0.727296 0.831072 6.40602 26.2691 34.3044 34.3805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1010 0.000512 512 245 336 29184 1.51978 0.830688 4.19933 26.2982 32.9768 33.0918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1210 3.2e-05 512 170 384 524288 30.2689 13.3243 94.586 417.633 556.033 556.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1980 0.000512 1024 100 144 37760 1.66723 9.08966 60.5092 71.3114 71.3708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1460 6.4e-05 1024 320 960 268288 25.1896 13.5013 206.32 419.172 664.346 664.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 750 3.2e-05 512 160 432 430080 39.9352 13.1462 63.8122 412.42 529.557 529.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 470 0.000128 1024 122 576 61440 21.5486 6.79526 80.6843 206.268 315.479 315.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1180 3.2e-05 512 130 432 568320 25.6269 13.3489 86.332 418.328 543.827 543.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1690 0.000128 2048 410 1872 135552 18.0046 14.3995 313.889 418.487 764.883 764.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 770 3.2e-05 4096 60 2208 566016 199.909 123.695 12191.8 3663.46 16179.1 16179.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1630 0.000512 512 190 192 35712 0.722944 0.82944 6.38109 26.2026 34.204 34.2795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1010 0.000512 512 245 336 28416 1.51296 0.819104 10.5838 25.9699 39.0116 39.1166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1210 3.2e-05 512 170 384 522240 30.1048 13.2784 86.1911 416.429 546.218 546.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1980 0.000512 1024 100 144 37728 1.67219 9.03482 59.1257 69.8758 69.9313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1460 6.4e-05 1024 320 960 267264 25.1823 13.4956 169.364 418.377 626.575 626.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 750 3.2e-05 512 160 432 445440 39.8753 13.3987 118.745 419.418 591.691 591.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 470 0.000128 1024 122 576 66560 21.5148 6.84358 48.4194 209.796 286.759 286.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1180 3.2e-05 512 130 432 569600 25.7186 13.3905 155.576 419.32 614.191 614.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1690 0.000128 2048 410 1872 135840 18.1287 14.379 571.208 419.373 1023.19 1023.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 770 3.2e-05 4096 60 2208 566720 200.684 124.073 5843.6 3672.34 9840.96 9841.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1630 0.000512 512 190 192 36000 0.729184 0.83184 5.73059 26.3032 33.6666 33.7408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1010 0.000512 512 245 336 29440 1.51098 0.828608 6.07795 26.1685 34.7123 34.8119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1210 3.2e-05 512 170 384 527360 30.3374 13.3859 124.492 419.405 587.839 588.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1980 0.000512 1024 100 144 37760 1.66912 4.90778 59.2308 65.8514 65.9087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1460 6.4e-05 1024 320 960 268800 25.2903 13.5311 309.222 419.463 767.661 767.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 750 3.2e-05 512 160 432 440320 40.2911 13.396 77.4435 419.445 550.824 551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 470 0.000128 1024 122 576 66560 21.4816 6.84851 32.3622 209.857 270.732 270.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1180 3.2e-05 512 130 432 568320 25.7464 13.3975 102.142 419.354 560.826 560.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1690 0.000128 2048 410 1872 135680 18.0919 14.3626 373.923 419.474 825.954 826.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 770 3.2e-05 4096 60 2208 566400 199.827 123.815 3829.51 3666.76 7820.19 7820.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1630 0.000512 512 190 192 35840 0.724992 0.82944 5.91757 26.2796 33.8215 33.8964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1010 0.000512 512 245 336 28800 1.50717 0.835776 3.98845 25.982 32.438 32.5345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1210 3.2e-05 512 170 384 527360 30.2317 13.3689 81.9559 419.375 545.147 545.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1980 0.000512 1024 100 144 37680 1.66598 8.03517 60.0658 69.8106 69.8684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1460 6.4e-05 1024 320 960 268800 25.2036 13.5313 202.643 419.399 660.932 661.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 750 3.2e-05 512 160 432 430080 40.04 13.1789 62.9253 412.156 528.547 528.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 470 0.000128 1024 122 576 61440 21.601 6.81165 25.9571 206.249 260.798 260.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1180 3.2e-05 512 130 432 564480 25.791 13.3518 84.4746 417.193 540.999 541.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1690 0.000128 2048 410 1872 135360 18.1281 14.4231 304.273 418.692 755.616 755.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 770 3.2e-05 4096 60 2208 565440 200.576 123.915 3144.49 3661.47 7130.72 7130.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1630 0.000512 512 190 192 35760 0.729088 0.831104 5.91258 26.2836 33.8268 33.9058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1010 0.000512 512 245 336 28800 1.51542 0.838336 3.44144 25.9835 31.909 32.0113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1210 3.2e-05 512 170 384 522240 30.4476 13.3553 68.3256 417.217 529.562 529.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1980 0.000512 1024 100 144 37680 1.66826 8.17152 59.8719 69.7528 69.8112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1460 6.4e-05 1024 320 960 266880 25.2548 13.5201 166.421 417.284 622.641 622.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 750 3.2e-05 512 160 432 442368 39.5026 13.3139 162.787 416.723 632.578 632.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 470 0.000128 1024 122 576 64512 21.4898 6.82966 67.1385 208.557 304.203 304.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1180 3.2e-05 512 130 432 568320 25.67 13.3591 215.047 418.701 672.968 673.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1690 0.000128 2048 410 1872 135744 18.0406 14.3807 795.375 419.441 1247.34 1247.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 770 3.2e-05 4096 60 2208 566400 199.991 123.88 8076.19 3668.41 12068.7 12069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1630 0.000512 512 190 192 36000 0.72752 0.833536 4.94838 26.3268 32.9092 32.9863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1010 0.000512 512 245 336 29184 1.51338 0.827264 8.34214 26.2224 37.0329 37.1488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1210 3.2e-05 512 170 384 525312 30.2939 13.3652 169.147 418.711 631.747 631.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1980 0.000512 1024 100 144 37776 1.66912 6.88896 59.0262 67.6284 67.6861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1460 6.4e-05 1024 320 960 268032 25.1976 13.5127 436.687 418.725 894.279 894.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 750 3.2e-05 512 160 432 430080 39.9081 13.1419 103.09 412.632 569.02 569.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 470 0.000128 1024 122 576 61440 21.5325 6.79757 40.1963 206.457 275.164 275.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1180 3.2e-05 512 130 432 568320 25.6082 13.3489 139.155 418.717 597.014 597.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1690 0.000128 2048 410 1872 135552 18.0103 14.4036 501.229 418.88 952.624 952.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 770 3.2e-05 4096 60 2208 566016 199.53 123.696 5079.05 3682.57 9085.11 9085.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1630 0.000512 512 190 192 35712 0.724224 0.827232 7.75261 26.2276 35.6001 35.6744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1010 0.000512 512 245 336 28416 1.51213 0.8192 5.38486 25.9947 33.8359 33.9372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1210 3.2e-05 512 170 384 522240 30.082 13.277 108.469 416.675 568.722 568.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1980 0.000512 1024 100 144 37728 1.67094 4.42138 59.9227 66.0569 66.1149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1460 6.4e-05 1024 320 960 267264 25.1822 13.4963 271.48 418.778 729.093 729.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 750 3.2e-05 512 160 432 423936 39.812 13.0667 82.8119 408.493 544.427 544.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 470 0.000128 1024 122 576 59904 21.4893 6.78707 32.1668 204.437 265.065 265.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1180 3.2e-05 512 130 432 566784 25.5939 13.3404 112.745 417.693 569.562 569.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1690 0.000128 2048 410 1872 135360 18.1108 14.4551 403.593 419.477 855.74 855.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 770 3.2e-05 4096 60 2208 565632 200.251 123.899 4105.21 3684.46 8114.09 8114.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1630 0.000512 512 190 192 35712 0.726784 0.835008 8.20461 26.3205 36.1571 36.2348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1010 0.000512 512 245 336 27648 1.52506 0.81072 4.41162 25.7661 32.6391 32.7382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1210 3.2e-05 512 170 384 516096 30.3116 13.2 89.7861 414.589 548.1 548.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1980 0.000512 1024 100 144 37584 1.66659 3.60467 60.6516 65.9667 66.0246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1460 6.4e-05 1024 320 960 267264 25.1377 13.4979 221.036 417.766 677.594 677.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 750 3.2e-05 512 160 432 417792 41.1458 13.142 68.8141 412.362 535.705 535.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 470 0.000128 1024 122 576 61440 21.5796 6.79773 28.0125 206.416 262.987 263.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1180 3.2e-05 512 130 432 565248 25.4831 13.2861 95.3866 416.375 550.72 550.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1690 0.000128 2048 410 1872 135168 18.0563 14.3863 342.046 418.797 793.387 793.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 770 3.2e-05 4096 60 2208 565248 199.828 123.629 3515.98 3671.54 7511.23 7511.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1630 0.000512 512 190 192 35712 0.724992 0.829184 8.30291 26.2744 36.2052 36.2803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1010 0.000512 512 245 336 27648 1.54022 0.837632 3.79536 26.0345 32.3366 32.4372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1210 3.2e-05 512 170 384 516096 29.9879 13.1277 76.2814 412.435 532.046 532.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1980 0.000512 1024 100 144 37632 1.66912 11.846 59.3056 72.864 72.9228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1460 6.4e-05 1024 320 960 264192 25.2402 13.472 184.111 416.491 639.465 639.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 750 3.2e-05 512 160 432 444416 39.8652 13.3888 153.245 418.383 625.129 625.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 470 0.000128 1024 122 576 66304 21.5089 6.83827 64.215 209.399 302.14 302.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1180 3.2e-05 512 130 432 568064 25.7324 14.538 200.702 418.288 659.445 659.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1690 0.000128 2048 410 1872 135744 18.1322 14.3608 735.924 418.978 1187.49 1187.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 770 3.2e-05 4096 60 2208 566272 200.447 123.939 7477.28 3682.19 11484.1 11484.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1630 0.000512 512 190 192 35952 0.72912 0.831488 4.62563 26.306 32.566 32.6406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1010 0.000512 512 245 336 29568 1.5127 0.833664 7.83898 26.326 36.6353 36.7533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1210 3.2e-05 512 170 384 526848 30.2692 13.3762 157.817 418.291 619.97 620.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1980 0.000512 1024 100 144 37744 1.66781 6.42672 59.9952 68.1333 68.1904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1460 6.4e-05 1024 320 960 267904 25.2784 13.5485 403.891 418.314 861.198 861.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 750 3.2e-05 512 160 432 430080 40.2188 13.2031 97.2273 413.978 564.875 565.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 470 0.000128 1024 122 576 64512 21.3233 6.81664 39.7192 207.145 275.191 275.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1180 3.2e-05 512 130 432 566272 25.7831 13.361 130.939 418.683 588.957 589.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1690 0.000128 2048 410 1872 135296 18.0609 14.3966 464.708 418.877 916.145 916.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 770 3.2e-05 4096 60 2208 566272 199.934 123.831 4755.79 3685.83 8765.66 8765.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1630 0.000512 512 190 192 35616 0.721344 0.82944 3.0879 26.2099 30.9183 30.9944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1010 0.000512 512 245 336 28672 1.51344 0.820064 5.11978 26.0889 33.6661 33.7787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1210 3.2e-05 512 170 384 523264 30.4351 13.355 103.807 418.699 566.514 566.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1980 0.000512 1024 100 144 37632 1.66502 4.08899 59.9687 65.7623 65.8193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1460 6.4e-05 1024 320 960 267008 25.2377 13.5219 252.688 418.865 710.472 710.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 750 3.2e-05 512 160 432 430080 41.2396 13.3878 79.2112 418.53 552.615 552.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 470 0.000128 1024 122 576 64512 21.7152 6.8424 33.0306 209.479 271.249 271.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1180 3.2e-05 512 130 432 564480 25.9364 13.3811 105.971 418.434 563.905 564.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1690 0.000128 2048 410 1872 135072 18.1254 14.3774 381.15 418.739 832.497 832.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 770 3.2e-05 4096 60 2208 564480 201.026 123.969 3909.32 3684.03 7918.6 7918.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1630 0.000512 512 190 192 35616 0.724992 0.827744 2.57434 26.1565 30.3569 30.4343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1010 0.000512 512 245 336 28224 1.48832 0.800416 4.22694 25.5056 32.1458 32.2662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1210 3.2e-05 512 170 384 526848 30.2605 13.3746 85.0244 418.452 547.331 547.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1980 0.000512 1024 100 144 37632 1.66746 3.3471 60.0052 65.0604 65.1197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1460 6.4e-05 1024 320 960 266112 25.3646 13.5844 207.765 418.534 665.409 665.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 750 3.2e-05 512 160 432 401408 41.1793 13.062 67.3439 404.088 525.922 526.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 470 0.000128 1024 122 576 57344 21.426 6.83853 26.9372 202.312 257.702 257.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1180 3.2e-05 512 130 432 566272 25.7623 13.3427 96.3823 418.408 554.074 554.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1690 0.000128 2048 410 1872 135296 18.0484 14.3398 344.41 418.823 795.723 795.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 770 3.2e-05 4096 60 2208 564480 200.031 123.73 3537.02 3664.65 7525.7 7525.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1630 0.000512 512 190 192 35392 0.720896 0.825344 7.0647 26.1156 34.7988 34.8754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1010 0.000512 512 245 336 26880 1.51232 0.802208 3.8759 25.5398 31.858 31.9572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1210 3.2e-05 512 170 384 516096 30.1834 13.1686 75.2009 413.721 532.49 532.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1980 0.000512 1024 100 144 37408 1.6545 3.22851 59.1903 64.1165 64.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1460 6.4e-05 1024 320 960 265216 25.3541 13.4963 186.875 418.547 644.431 644.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 750 3.2e-05 512 160 432 442368 39.8725 13.3481 150.552 417.657 621.674 621.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 470 0.000128 1024 122 576 65536 21.475 6.83213 60.8064 209.047 298.344 298.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1180 3.2e-05 512 130 432 569344 25.6413 13.3591 199.586 418.93 657.701 657.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1690 0.000128 2048 410 1872 135680 18.0939 14.3852 710.811 419.027 1162.41 1162.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 770 3.2e-05 4096 60 2208 566272 199.905 123.762 7275.37 3683.07 11282.4 11282.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1630 0.000512 512 190 192 35968 0.723456 0.832832 4.64486 26.4275 32.6997 32.7726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1010 0.000512 512 245 336 29184 1.52426 0.829664 7.72035 26.2983 36.4962 36.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1210 3.2e-05 512 170 384 524288 30.2532 13.3255 156.22 417.578 617.588 617.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1980 0.000512 1024 100 144 37760 1.66838 6.34506 61.0364 69.0928 69.1496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1460 6.4e-05 1024 320 960 268288 25.1992 13.4984 388.164 418.969 845.993 846.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 750 3.2e-05 512 160 432 442368 39.8885 13.3512 97.07 417.823 568.384 568.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 470 0.000128 1024 122 576 65536 21.4979 6.83213 39.5727 209.085 277.175 277.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1180 3.2e-05 512 130 432 565248 25.7481 13.3356 126.107 417.801 583.174 583.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1690 0.000128 2048 410 1872 135168 18.0149 14.3319 458.114 417.95 908.511 908.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 770 3.2e-05 4096 60 2208 566272 199.955 123.761 4731.35 3665.58 8720.93 8721.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1630 0.000512 512 190 192 35840 0.727072 0.835328 3.06435 26.3127 31.0122 31.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1010 0.000512 512 245 336 28672 1.53677 0.833536 5.04602 26.3401 33.8832 34.0009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1210 3.2e-05 512 170 384 524288 30.2533 13.3251 100.312 417.833 561.942 562.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1980 0.000512 1024 100 144 37632 1.66157 3.97043 60.7403 66.4152 66.4719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1460 6.4e-05 1024 320 960 266240 25.2095 13.4865 249.231 417.806 705.891 706.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 750 3.2e-05 512 160 432 417792 41.1525 13.1441 76.9987 412.198 543.744 543.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 470 0.000128 1024 122 576 61440 21.5685 6.80141 31.7107 206.339 266.611 266.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1180 3.2e-05 512 130 432 565248 25.4887 13.2806 106.636 416.215 561.812 561.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1690 0.000128 2048 410 1872 135168 18.0707 14.3442 382.712 418.632 833.862 833.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 770 3.2e-05 4096 60 2208 565248 199.738 123.617 3974.02 3659.14 7956.8 7957.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1630 0.000512 512 190 192 35712 0.730464 0.830848 2.5311 26.2628 30.4239 30.5011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1010 0.000512 512 245 336 27648 1.53869 0.820352 4.23658 26.0274 32.7501 32.8709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1210 3.2e-05 512 170 384 516096 30.0029 13.131 83.4679 412.124 538.946 539.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1980 0.000512 1024 100 144 37632 1.66797 3.49485 58.4613 63.6676 63.7258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1460 6.4e-05 1024 320 960 264192 25.248 13.4504 206.057 416.336 661.255 661.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 750 3.2e-05 512 160 432 425984 41.3956 13.3489 69.6194 418.239 542.849 543.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 470 0.000128 1024 122 576 65536 21.5187 6.82941 30.0449 209.424 268.003 268.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1180 3.2e-05 512 130 432 565248 25.7505 13.3284 94.4015 418.141 551.804 551.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1690 0.000128 2048 410 1872 135168 18.0463 14.3565 337.873 418.623 788.999 789.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 770 3.2e-05 4096 60 2208 565248 200.493 123.945 3502.12 3676.93 7503.75 7503.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1630 0.000512 512 190 192 35328 0.722272 0.823296 2.50419 26.0774 30.1965 30.2694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1010 0.000512 512 245 336 26624 1.4873 0.78224 3.8359 25.0722 31.3051 31.4157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1210 3.2e-05 512 170 384 524288 30.2791 13.3267 74.721 418.236 536.779 536.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1980 0.000512 1024 100 144 37376 1.6535 3.15485 59.5582 64.4104 64.4685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1460 6.4e-05 1024 320 960 266240 25.2182 13.4917 182.086 418.297 639.254 639.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 750 3.2e-05 512 160 432 433152 40.0892 13.2327 142.706 414.276 610.554 610.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 470 0.000128 1024 122 576 64512 21.4176 6.97757 58.1457 207.365 294.097 294.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1180 3.2e-05 512 130 432 569088 25.7339 13.3857 192.666 418.815 650.794 650.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1690 0.000128 2048 410 1872 135648 18.1314 14.3591 698.831 418.927 1150.35 1150.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 770 3.2e-05 4096 60 2208 566208 200.362 123.874 7167.27 3661.79 11153.6 11153.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1630 0.000512 512 190 192 35856 0.727712 0.829344 4.4927 26.2492 32.372 32.4469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1010 0.000512 512 245 336 28800 1.51776 0.821952 7.51296 26.0806 36.0629 36.1833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1210 3.2e-05 512 170 384 525312 30.1991 17.9231 152.156 417.294 617.796 617.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1980 0.000512 1024 100 144 37728 1.66563 6.21242 58.8314 66.7527 66.8135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1460 6.4e-05 1024 320 960 268416 25.2697 13.5414 377.664 418.851 835.496 835.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 750 3.2e-05 512 160 432 423936 39.8416 13.0621 98.1698 408.153 559.482 559.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 470 0.000128 1024 122 576 59904 21.46 6.78502 38.3994 204.261 271.094 271.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1180 3.2e-05 512 130 432 566784 25.5879 13.3386 133.851 417.318 590.276 590.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1690 0.000128 2048 410 1872 135360 18.1155 14.414 485.318 419.112 937.063 937.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 770 3.2e-05 4096 60 2208 565632 200.219 123.931 4935.12 3665.76 8925.3 8925.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1630 0.000512 512 190 192 35712 0.72704 0.831328 3.06925 26.2983 30.9984 31.0741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1010 0.000512 512 245 336 27648 1.51811 0.807264 5.19789 25.7437 33.3996 33.5135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1210 3.2e-05 512 170 384 516096 30.3215 13.2053 103.804 414.237 561.78 561.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1980 0.000512 1024 100 144 37584 1.66698 4.29418 58.4964 64.4996 64.5538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1460 6.4e-05 1024 320 960 267264 25.1454 13.4981 262.767 417.406 718.987 719.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 750 3.2e-05 512 160 432 414720 40.7675 13.0741 81.292 408.581 543.96 544.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 470 0.000128 1024 122 576 62208 21.2808 6.85277 34.1266 204.559 267.003 267.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1180 3.2e-05 512 130 432 566784 25.666 13.3546 113.208 417.764 570.171 570.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1690 0.000128 2048 410 1872 134784 18.1042 14.3669 409.504 418.17 860.25 860.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 770 3.2e-05 4096 60 2208 565056 200.793 123.962 4178.89 3667.53 8171.46 8171.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1630 0.000512 512 190 192 35424 0.723264 0.823968 2.73757 26.0792 30.4349 30.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1010 0.000512 512 245 336 27648 1.52445 0.806624 4.55152 25.8207 32.8323 32.9514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1210 3.2e-05 512 170 384 525312 30.2175 13.3468 89.9127 417.776 551.463 551.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1980 0.000512 1024 100 144 37584 1.66733 3.66797 58.8789 64.2587 64.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1460 6.4e-05 1024 320 960 266112 25.2828 13.7033 222.382 417.899 679.43 679.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 750 3.2e-05 512 160 432 405504 39.0884 12.8352 79.1113 396.265 527.547 527.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 470 0.000128 1024 122 576 55296 21.1005 7.32029 31.4206 198.511 258.529 258.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1180 3.2e-05 512 130 432 562176 25.3511 13.1953 111.091 414.725 564.551 564.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1690 0.000128 2048 410 1872 134784 18.0354 14.336 411.452 418.359 862.287 862.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 770 3.2e-05 4096 60 2208 564480 200.938 124.103 4184.09 3696.52 8205.93 8206.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1630 0.000512 512 190 192 35136 0.72528 0.829568 2.75741 26.2246 30.6103 30.6913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1010 0.000512 512 245 336 25344 1.5193 0.782304 4.2001 25.0982 31.724 31.8437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1210 3.2e-05 512 170 384 497664 30.7228 13.0383 84.9383 408.555 537.475 537.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1980 0.000512 1024 100 144 37440 1.66307 3.6831 58.0468 63.4364 63.4962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1460 6.4e-05 1024 320 960 262656 25.1393 13.381 220.812 414.913 674.409 674.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 750 3.2e-05 512 160 432 440320 40.3173 13.3898 143.784 419.156 616.899 617.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 470 0.000128 1024 122 576 66560 21.4845 6.84243 59.8208 209.71 298.042 298.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1180 3.2e-05 512 130 432 568320 25.7532 13.377 189.65 419.069 648.033 648.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1690 0.000128 2048 410 1872 135680 18.1002 14.3544 691.885 419.189 1143.64 1143.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 770 3.2e-05 4096 60 2208 566400 199.737 123.836 7114.78 3664.19 11102.8 11103.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1630 0.000512 512 190 192 35840 0.72704 0.827968 4.44173 26.2598 32.327 32.4041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1010 0.000512 512 245 336 28800 1.50477 0.817152 7.36538 25.961 35.7756 35.8932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1210 3.2e-05 512 170 384 527360 30.2367 13.3718 149.317 419.077 612.218 612.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1980 0.000512 1024 100 144 37680 1.66502 5.94982 58.9779 66.6358 66.6934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1460 6.4e-05 1024 320 960 268800 25.2113 14.1636 371.655 419.102 830.293 830.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 750 3.2e-05 512 160 432 430080 39.9159 13.1469 100.509 412.571 566.395 566.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 470 0.000128 1024 122 576 61440 21.5395 6.80141 40.1273 206.492 275.152 275.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1180 3.2e-05 512 130 432 568320 25.6837 13.3501 135.391 419.345 593.957 594.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1690 0.000128 2048 410 1872 135040 17.9652 14.3995 493.966 417.923 944.356 944.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 770 3.2e-05 4096 60 2208 565760 199.99 123.815 5046.99 3689.34 9060.41 9060.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1630 0.000512 512 190 192 35520 0.723936 0.828096 3.20512 26.2185 31.0486 31.1235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1010 0.000512 512 245 336 28160 1.52902 0.822272 5.24314 26.03 33.7487 33.8699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1210 3.2e-05 512 170 384 522240 30.5876 13.353 106.416 419.55 570.129 570.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1980 0.000512 1024 100 144 37600 1.66512 4.38874 58.7888 64.888 64.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1460 6.4e-05 1024 320 960 268800 25.1673 14.683 268.724 419.441 728.185 728.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 750 3.2e-05 512 160 432 430080 39.9773 13.1604 84.1948 412.22 549.803 549.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 470 0.000128 1024 122 576 61440 21.5892 6.8055 33.5442 206.403 268.527 268.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1180 3.2e-05 512 130 432 560640 25.9711 13.3383 111.512 417.279 568.285 568.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1690 0.000128 2048 410 1872 134400 18.0618 14.3917 405.534 417.722 855.813 855.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 770 3.2e-05 4096 60 2208 564480 201.208 124.162 4157.93 3667.87 8151.44 8151.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1630 0.000512 512 190 192 35040 0.721152 0.819232 2.71664 26.0365 30.3648 30.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1010 0.000512 512 245 336 28800 1.51821 0.822464 4.73434 26.0617 33.2579 33.3734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1210 3.2e-05 512 170 384 506880 30.6633 13.1494 86.3576 412.154 542.545 542.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1980 0.000512 1024 100 144 37440 1.66266 3.51014 59.3204 64.5352 64.5907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1460 6.4e-05 1024 320 960 264960 25.2968 13.5004 220.584 417.434 676.977 677.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 750 3.2e-05 512 160 432 409600 41.9328 13.1429 74.9948 412.735 543.054 543.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 470 0.000128 1024 122 576 61440 21.5799 6.79763 32.4548 206.739 267.755 267.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1180 3.2e-05 512 130 432 563200 25.9955 13.3662 104.658 419.507 563.716 563.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1690 0.000128 2048 410 1872 134400 17.9813 14.3913 379.867 416.682 829.024 829.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 770 3.2e-05 4096 60 2208 565760 200.376 123.882 3866.21 3672.84 7863.58 7863.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1630 0.000512 512 190 192 35200 0.723072 0.823616 2.52198 26.1197 30.2596 30.3388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1010 0.000512 512 245 336 28160 1.53642 0.825344 4.2985 26.1407 32.9284 33.0424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1210 3.2e-05 512 170 384 512000 30.3074 13.1294 81.1401 412.668 537.471 537.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1980 0.000512 1024 100 144 37440 1.66739 3.60115 58.4361 63.7483 63.8076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1460 6.4e-05 1024 320 960 261120 25.1328 13.322 202 412.852 653.467 653.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 750 3.2e-05 512 160 400 438272 40.327 13.3419 120.474 417.675 592.067 592.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 470 0.000128 1024 122 600 61440 21.9412 6.828 77.0364 209.019 315.015 315.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1180 3.2e-05 512 130 400 567296 25.7742 13.3571 159.987 418.956 618.262 618.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1690 0.000128 2048 410 1900 135552 18.0619 14.3566 625.709 418.993 1077.23 1077.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 770 3.2e-05 4096 60 2200 570368 197.742 122.898 6390.69 3645.96 10357.6 10357.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1630 0.000512 512 190 200 35904 0.731104 0.83232 6.7351 26.2881 34.6578 34.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1010 0.000512 512 245 350 29184 1.51315 0.831488 6.78774 26.2744 35.5344 35.6451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1210 3.2e-05 512 170 350 524288 30.4571 13.3552 132.728 418.975 595.731 595.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1980 0.000512 1024 100 150 37728 1.66666 9.44109 59.4652 70.6148 70.6752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1460 6.4e-05 1024 320 950 267776 25.1867 13.5025 324.562 418.983 782.395 782.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 750 3.2e-05 512 160 400 434176 40.6806 13.3448 77.5315 418.018 549.819 549.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 470 0.000128 1024 122 600 61440 21.9952 6.82598 72.3575 209.121 310.485 310.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1180 3.2e-05 512 130 400 567296 25.7673 13.3597 103.596 419.292 562.198 562.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1690 0.000128 2048 410 1900 135424 18.1007 14.3714 395.193 419.392 847.158 847.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 770 3.2e-05 4096 60 2200 569856 198.402 122.989 4087.49 3647.81 8056.95 8057.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1630 0.000512 512 190 200 35840 0.725984 0.830368 6.69078 26.2865 34.6046 34.6789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1010 0.000512 512 245 350 29184 1.52275 0.829536 4.52016 26.3182 33.3164 33.4275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1210 3.2e-05 512 170 350 520192 30.6068 13.3244 91.5963 417.934 553.67 553.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1980 0.000512 1024 100 150 37696 1.66554 9.472 60.2015 71.3837 71.4404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1460 6.4e-05 1024 320 950 267264 25.2339 13.4984 208.872 419.334 667.101 667.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 750 3.2e-05 512 160 400 430080 39.9412 13.1394 63.7135 412.619 529.661 529.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 470 0.000128 1024 122 600 58368 21.9291 6.80141 80.1267 206.452 315.493 315.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1180 3.2e-05 512 130 400 565248 25.8222 13.3483 85.4455 418.878 543.682 543.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1690 0.000128 2048 410 1900 135168 18.0349 14.3375 324.235 418.879 775.587 775.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 770 3.2e-05 4096 60 2200 569856 198.182 122.879 12032 3646.18 15999.5 15999.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1630 0.000512 512 190 200 35712 0.7232 0.828256 6.77123 26.2258 34.6214 34.6952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1010 0.000512 512 245 350 28416 1.51741 0.8192 9.75126 25.9978 38.2132 38.3242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1210 3.2e-05 512 170 350 516096 30.5807 13.276 83.8594 416.67 544.603 544.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1980 0.000512 1024 100 150 37632 1.66502 9.4208 59.4964 70.6236 70.6814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1460 6.4e-05 1024 320 950 267264 25.1734 13.54 172.483 418.858 630.208 630.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 750 3.2e-05 512 160 400 440320 40.3877 13.4041 113.787 419.455 587.287 587.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 470 0.000128 1024 122 600 62720 21.9357 6.84458 47.9476 209.904 286.822 286.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1180 3.2e-05 512 130 400 567040 25.8641 13.393 150.426 419.36 609.229 609.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1690 0.000128 2048 410 1900 135520 18.1762 14.4056 579.328 419.41 1031.42 1031.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 770 3.2e-05 4096 60 2200 570560 198.924 123.218 5855.67 3647.77 9825.87 9826.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1630 0.000512 512 190 200 35920 0.728512 0.829408 5.89798 26.3064 33.8355 33.9114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1010 0.000512 512 245 350 28800 1.52298 0.83968 6.19597 26.1747 34.859 34.9613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1210 3.2e-05 512 170 350 522240 30.6998 13.3878 117.361 419.435 581.099 581.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1980 0.000512 1024 100 150 37720 1.67178 5.1568 59.2311 66.1035 66.1627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1460 6.4e-05 1024 320 950 267520 25.299 13.5266 304.654 419.719 763.364 763.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 750 3.2e-05 512 160 400 440320 40.3268 13.3909 73.7757 419.414 547.157 547.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 470 0.000128 1024 122 600 61440 22.0963 6.83827 30.8481 209.836 269.804 269.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1180 3.2e-05 512 130 400 565760 25.8894 13.3821 96.9642 419.545 555.972 556.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1690 0.000128 2048 410 1900 135360 18.113 14.3541 372.474 419.441 824.487 824.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 770 3.2e-05 4096 60 2200 570240 198.259 123.024 3754.37 3656.62 7732.55 7732.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1630 0.000512 512 190 200 35840 0.726304 0.829472 6.10858 26.2782 34.0147 34.0909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1010 0.000512 512 245 350 28160 1.52051 0.8192 4.03539 25.9763 32.4955 32.5943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1210 3.2e-05 512 170 350 522240 30.62 13.3693 76.1415 419.33 539.671 539.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1980 0.000512 1024 100 150 37680 1.66669 3.35139 59.0787 64.1389 64.2004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1460 6.4e-05 1024 320 950 267520 25.2313 13.5229 196.287 419.354 654.554 654.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 750 3.2e-05 512 160 400 430080 40.0597 13.1801 60.6324 412.604 526.724 526.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 470 0.000128 1024 122 600 57600 22.0817 6.81434 25.4702 206.468 261.017 261.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1180 3.2e-05 512 130 400 564480 25.7815 13.3509 81.1398 417.659 538.116 538.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1690 0.000128 2048 410 1900 135360 18.1226 14.4977 309.399 419.154 761.276 761.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 770 3.2e-05 4096 60 2200 569280 198.706 123.041 3150.05 3664.11 7136.18 7136.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1630 0.000512 512 190 200 35760 0.728032 0.830528 6.09661 26.3085 34.0326 34.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1010 0.000512 512 245 350 27840 1.53619 0.835168 3.48307 26.0028 31.9925 32.0913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1210 3.2e-05 512 170 350 514560 31.0039 13.3453 63.9319 417.673 526.17 526.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1980 0.000512 1024 100 150 37560 1.66502 8.40413 58.7857 68.8956 68.9521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1460 6.4e-05 1024 320 950 264960 25.3522 13.5974 163.573 417.737 620.417 620.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 750 3.2e-05 512 160 400 430080 39.9314 13.1467 52.2404 412.344 517.919 518.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 470 0.000128 1024 122 600 56320 22.1607 6.79872 55.8949 206.379 291.419 291.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1180 3.2e-05 512 130 400 563200 25.9788 13.3538 70.2528 419.123 528.896 529.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1690 0.000128 2048 410 1900 134400 18.0195 14.5567 265.278 417.687 715.642 715.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 770 3.2e-05 4096 60 2200 569600 198.056 123.048 2712.33 3648.08 6681.79 6682.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1630 0.000512 512 190 200 35520 0.726432 0.827584 5.93558 26.2073 33.7698 33.8434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1010 0.000512 512 245 350 28160 1.52771 0.8192 3.09312 26.0182 31.5863 31.6969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1210 3.2e-05 512 170 350 522240 30.5831 13.3494 66.1884 419.23 529.569 529.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1980 0.000512 1024 100 150 37600 1.66893 8.42128 60.3695 70.5013 70.5586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1460 6.4e-05 1024 320 950 266240 25.3113 13.5073 140.062 419.213 598.25 598.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 750 3.2e-05 512 160 400 436224 40.1271 13.312 151.883 416.596 622.171 622.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 470 0.000128 1024 122 600 61440 21.8664 6.83411 65.5881 208.5 302.976 303.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1180 3.2e-05 512 130 400 566784 25.7705 13.3627 202.655 418.555 660.53 660.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1690 0.000128 2048 410 1900 135360 18.0716 14.4102 788.881 419.131 1240.6 1240.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 770 3.2e-05 4096 60 2200 570240 198.224 123.056 7944.01 3665.67 11931.2 11931.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1630 0.000512 512 190 200 35904 0.726592 0.833312 5.01638 26.3159 32.965 33.0426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1010 0.000512 512 245 350 28800 1.52518 0.827872 8.42662 26.209 37.117 37.2367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1210 3.2e-05 512 170 350 522240 30.5408 13.3551 156.321 418.564 619.002 619.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1980 0.000512 1024 100 150 37728 1.6672 7.04922 60.0719 68.8329 68.8932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1460 6.4e-05 1024 320 950 267264 25.2272 13.5188 420.516 418.578 878.006 878.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 750 3.2e-05 512 160 400 430080 39.928 13.1422 96.2506 412.583 562.154 562.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 470 0.000128 1024 122 600 58368 21.9036 6.79747 38.8612 206.435 274.181 274.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1180 3.2e-05 512 130 400 565248 25.8 13.3489 129.261 418.669 587.266 587.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1690 0.000128 2048 410 1900 135168 18.0384 14.4248 491.789 418.838 943.192 943.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 770 3.2e-05 4096 60 2200 569856 197.687 122.881 4928.06 3645.81 8894.72 8894.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1630 0.000512 512 190 200 35712 0.723232 0.828992 7.75805 26.2246 35.6077 35.6828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1010 0.000512 512 245 350 28416 1.51331 0.817344 5.45568 25.9908 33.9028 34.0051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1210 3.2e-05 512 170 350 516096 30.5607 13.2806 98.8708 416.626 559.557 559.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1980 0.000512 1024 100 150 37632 1.66838 4.48397 58.8074 65.0046 65.0628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1460 6.4e-05 1024 320 950 267264 25.1764 13.498 258.897 430.465 728.197 728.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 750 3.2e-05 512 160 400 423936 39.8565 13.0644 77.6768 408.531 539.374 539.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 470 0.000128 1024 122 600 55296 22.0454 6.78918 30.5185 204.46 264.002 264.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1180 3.2e-05 512 130 400 562176 25.8781 13.3392 105.117 417.721 562.239 562.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1690 0.000128 2048 410 1900 135360 18.099 14.3957 401.691 419.515 853.807 853.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 770 3.2e-05 4096 60 2200 569088 198.295 123.205 4026.06 3650.71 7998.55 7998.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1630 0.000512 512 190 200 35712 0.729792 0.833536 8.25309 26.323 36.2101 36.2865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1010 0.000512 512 245 350 27648 1.51619 0.805184 4.50368 25.768 32.7192 32.8206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1210 3.2e-05 512 170 350 516096 30.2974 13.2019 82.9501 414.647 541.308 541.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1980 0.000512 1024 100 150 37584 1.66669 3.67408 58.622 64.0057 64.0649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1460 6.4e-05 1024 320 950 264960 25.2809 13.7897 211.306 417.795 668.331 668.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 750 3.2e-05 512 160 400 417792 41.1661 13.1433 65.2469 412.362 532.167 532.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 470 0.000128 1024 122 600 55296 22.2847 6.7959 26.1646 206.422 261.853 262.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1180 3.2e-05 512 130 400 559104 25.8712 13.2879 89.6311 416.386 545.361 545.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1690 0.000128 2048 410 1900 135168 18.0515 14.4896 342.162 418.802 793.61 793.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 770 3.2e-05 4096 60 2200 568320 198.104 122.94 3452.87 3644.25 7418.44 7418.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1630 0.000512 512 190 200 35712 0.725888 0.829344 8.32224 26.2743 36.2239 36.2999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1010 0.000512 512 245 350 27648 1.5375 0.844256 3.90022 26.0422 32.4522 32.5494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1210 3.2e-05 512 170 350 503808 30.9387 13.1259 69.7564 412.379 526.415 526.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1980 0.000512 1024 100 150 37440 1.6592 12.3627 58.0768 72.1416 72.1991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1460 6.4e-05 1024 320 950 264192 25.2388 13.9244 179.159 416.736 635.215 635.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 750 3.2e-05 512 160 400 437248 40.5862 13.3901 140.308 418.452 612.986 613.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 470 0.000128 1024 122 600 60928 22.1613 6.8441 59.466 209.442 298.1 298.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1180 3.2e-05 512 130 400 566272 25.8541 13.3746 186.581 418.354 644.35 644.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1690 0.000128 2048 410 1900 135520 18.1616 14.3652 725.024 419.033 1176.69 1176.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 770 3.2e-05 4096 60 2200 569856 199.031 123.174 7329.84 3660.29 11312.6 11312.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1630 0.000512 512 190 200 35840 0.730016 0.833536 4.71498 26.3124 32.6611 32.7355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1010 0.000512 512 245 350 29120 1.52906 0.83552 7.9176 26.3336 36.7433 36.8616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1210 3.2e-05 512 170 350 523264 30.5063 13.3816 145.035 418.377 607.516 607.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1980 0.000512 1024 100 150 37688 1.66976 6.54131 58.9456 67.1998 67.2579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1460 6.4e-05 1024 320 950 267008 25.3134 13.5286 388.04 418.384 845.436 845.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 750 3.2e-05 512 160 400 430080 40.2054 13.196 91.6752 413.63 558.954 559.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 470 0.000128 1024 122 600 57344 22.1547 6.81574 35.953 206.976 272.082 272.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1180 3.2e-05 512 130 400 566272 25.7716 13.361 123.648 418.338 581.302 581.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1690 0.000128 2048 410 1900 135296 18.0448 14.3503 460.454 418.53 911.481 911.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 770 3.2e-05 4096 60 2200 569856 198.429 123.066 4662.28 3657.47 8641.52 8641.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1630 0.000512 512 190 200 35616 0.724992 0.829536 3.16262 26.1916 30.9802 31.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1010 0.000512 512 245 350 28672 1.51523 0.820672 5.25514 26.0646 33.7843 33.9008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1210 3.2e-05 512 170 350 523264 30.4576 13.3593 96.4236 418.355 558.814 558.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1980 0.000512 1024 100 150 37632 1.66707 4.17178 58.9372 64.8181 64.8767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1460 6.4e-05 1024 320 950 267008 25.2369 13.5262 245.759 418.396 703.086 703.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 750 3.2e-05 512 160 400 430080 41.2746 13.3934 74.4121 418.817 548.139 548.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 470 0.000128 1024 122 600 59136 22.3313 6.992 30.368 209.622 269.494 269.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1180 3.2e-05 512 130 400 564480 25.9227 13.3795 99.9541 418.72 558.162 558.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1690 0.000128 2048 410 1900 135072 18.1275 14.377 377.336 419.024 828.968 829.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 770 3.2e-05 4096 60 2200 568512 198.847 123.106 3823.92 3657.2 7803.34 7803.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1630 0.000512 512 190 200 35280 0.72704 0.827712 2.6239 26.1766 30.4262 30.4988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1010 0.000512 512 245 350 26880 1.51722 0.800032 4.14285 25.5264 32.1137 32.2299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1210 3.2e-05 512 170 350 516096 31.0803 13.3815 77.24 418.745 540.666 540.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1980 0.000512 1024 100 150 37464 1.66138 3.41901 59.8873 65.0108 65.0674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1460 6.4e-05 1024 320 950 266112 25.3709 13.5377 200.277 418.822 658.172 658.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 750 3.2e-05 512 160 400 401408 41.1619 13.0519 62.98 404.048 521.488 521.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 470 0.000128 1024 122 600 50176 22.2772 6.74816 24.162 202.301 255.667 255.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1180 3.2e-05 512 130 400 566272 25.757 13.3435 90.429 418.365 548.078 548.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1690 0.000128 2048 410 1900 135296 18.0407 14.3319 341.198 418.783 792.452 792.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 770 3.2e-05 4096 60 2200 568064 197.941 122.933 3451.14 3658.17 7430.45 7430.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1630 0.000512 512 190 200 35392 0.721024 0.82592 7.13485 26.1126 34.8648 34.9426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1010 0.000512 512 245 350 26880 1.51142 0.802816 3.92253 25.5349 31.9008 32.0036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1210 3.2e-05 512 170 350 516096 30.1564 13.1676 69.506 413.576 526.624 526.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1980 0.000512 1024 100 150 37408 1.66138 3.27088 58.3967 63.3732 63.4333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1460 6.4e-05 1024 320 950 265216 25.3484 13.4963 180.058 418.509 637.568 637.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 750 3.2e-05 512 160 400 434176 40.6681 13.3468 141.547 417.711 613.522 613.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 470 0.000128 1024 122 600 61440 21.9431 6.82944 59.216 209.051 297.221 297.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1180 3.2e-05 512 130 400 567296 25.7806 13.3614 189.917 418.985 648.234 648.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1690 0.000128 2048 410 1900 135424 18.0828 14.3881 717.765 419.087 1169.43 1169.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 770 3.2e-05 4096 60 2200 569856 198.303 122.986 7245.22 3664.49 11231.3 11231.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1630 0.000512 512 190 200 35840 0.726656 0.829568 4.69632 26.2709 32.5948 32.6716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1010 0.000512 512 245 350 29184 1.52384 0.83296 7.98307 26.2921 36.7563 36.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1210 3.2e-05 512 170 350 520192 30.6129 13.3243 145.83 417.633 607.616 607.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1980 0.000512 1024 100 150 37696 1.66707 6.34074 58.9235 66.9748 67.0329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1460 6.4e-05 1024 320 950 267264 25.2223 13.5272 378.091 419.016 836.017 836.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 750 3.2e-05 512 160 400 425984 41.409 13.3427 90.6234 418.139 563.765 563.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 470 0.000128 1024 122 600 61440 21.9645 6.8304 38.8489 209.245 277.08 277.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1180 3.2e-05 512 130 400 565248 25.7384 13.3304 122.982 418.038 580.279 580.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1690 0.000128 2048 410 1900 134656 18.0486 14.379 462.562 418.271 913.369 913.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 770 3.2e-05 4096 60 2200 569344 198.335 123.093 4709.15 3651.9 8682.76 8682.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1630 0.000512 512 190 200 35840 0.728832 0.831936 3.20534 26.3345 31.1723 31.2484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1010 0.000512 512 245 350 28672 1.53443 0.83488 5.29648 26.357 34.148 34.2708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1210 3.2e-05 512 170 350 516096 30.9098 13.3309 94.573 418.134 557.163 557.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1980 0.000512 1024 100 150 37632 1.6663 4.15866 58.7431 64.6106 64.6697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1460 6.4e-05 1024 320 950 266240 25.2172 13.5239 243.385 418.194 700.487 700.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 750 3.2e-05 512 160 400 417792 41.1454 13.1461 74.5113 412.307 541.357 541.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 470 0.000128 1024 122 600 55296 22.2809 6.79878 30.3496 206.382 265.993 266.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1180 3.2e-05 512 130 400 559104 25.8637 13.2838 102.411 416.325 558.073 558.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1690 0.000128 2048 410 1900 135168 18.0574 14.4831 394.02 418.734 845.403 845.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 770 3.2e-05 4096 60 2200 568320 198.07 122.965 3991.92 3643.75 7956.97 7957.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1630 0.000512 512 190 200 35712 0.727296 0.829024 2.66154 26.265 30.555 30.6299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1010 0.000512 512 245 350 27648 1.53862 0.82064 4.4737 26.031 32.9898 33.1043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1210 3.2e-05 512 170 350 503808 30.9357 13.1256 77.7526 412.229 534.256 534.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1980 0.000512 1024 100 150 37440 1.66346 3.65155 58.2923 63.6501 63.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1460 6.4e-05 1024 320 950 264192 25.2318 13.4474 205.991 416.445 661.28 661.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 750 3.2e-05 512 160 400 425984 41.419 13.3489 67.9738 418.186 541.171 541.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 470 0.000128 1024 122 600 57344 22.4683 6.83254 28.1168 209.394 266.995 267.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1180 3.2e-05 512 130 400 565248 25.7697 13.3383 92.2458 418.086 549.63 549.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1690 0.000128 2048 410 1900 134144 18.0859 14.3647 344.968 418.565 796.09 796.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 770 3.2e-05 4096 60 2200 569344 198.166 123.127 3573.94 3652.91 7548.42 7548.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1630 0.000512 512 190 200 35328 0.723232 0.825344 2.64064 26.0759 30.3365 30.4106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1010 0.000512 512 245 350 26624 1.4889 0.779936 4.03069 25.0692 31.4942 31.6057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1210 3.2e-05 512 170 350 507904 31.5479 13.3302 69.9609 418.104 533.161 533.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1980 0.000512 1024 100 150 37376 1.66294 3.33904 58.7962 63.8411 63.8996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1460 6.4e-05 1024 320 950 266240 25.2178 13.5341 182.23 418.328 639.473 639.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 750 3.2e-05 512 160 400 433152 40.0985 13.2342 143.591 414.656 611.829 612.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 470 0.000128 1024 122 600 59904 21.943 6.82179 59.0841 207.528 295.561 295.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1180 3.2e-05 512 130 400 566784 25.898 13.3857 192.251 419.2 650.916 651.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1690 0.000128 2048 410 1900 135360 18.1316 14.3585 735.648 419.315 1187.55 1187.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 770 3.2e-05 4096 60 2200 569664 198.653 123.134 7437.75 3666.01 11425.8 11426.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1630 0.000512 512 190 200 35712 0.730176 0.82944 4.8055 26.2763 32.7126 32.7823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1010 0.000512 512 245 350 28800 1.51565 0.824192 8.04435 26.1036 36.6174 36.7271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1210 3.2e-05 512 170 350 520704 30.5123 13.3508 147.383 417.684 609.146 609.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1980 0.000512 1024 100 150 37656 1.66502 6.65971 59.9027 68.2692 68.3254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1460 6.4e-05 1024 320 950 267264 25.2964 13.558 385.403 419.248 843.671 843.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 750 3.2e-05 512 160 400 423936 39.8533 13.0683 99.8006 408.464 561.439 561.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 470 0.000128 1024 122 600 55296 22.0501 6.79219 39.3677 204.424 272.815 272.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1180 3.2e-05 512 130 400 562176 25.8559 13.342 135.035 417.637 592.057 592.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1690 0.000128 2048 410 1900 135360 18.1182 14.4373 525.039 419.441 977.141 977.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 770 3.2e-05 4096 60 2200 569088 198.286 123.211 5274.58 3650.02 9246.37 9246.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1630 0.000512 512 190 200 35712 0.729056 0.831488 3.40202 26.3188 31.3512 31.4287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1010 0.000512 512 245 350 27648 1.51821 0.80896 5.7383 25.7641 33.9593 34.0767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1210 3.2e-05 512 170 350 516096 30.3039 13.2005 104.364 414.561 562.641 562.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1980 0.000512 1024 100 150 37584 1.67117 4.78122 60.7196 67.2143 67.2739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1460 6.4e-05 1024 320 950 264960 25.2712 13.4881 272.264 417.814 729.003 729.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 750 3.2e-05 512 160 400 414720 40.7392 13.0797 81.0473 408.459 543.574 543.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 470 0.000128 1024 122 600 55296 22.0988 6.78899 32.8224 204.491 266.382 266.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1180 3.2e-05 512 130 400 559872 26.0758 13.3544 111.564 417.631 568.807 568.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1690 0.000128 2048 410 1900 134784 18.1099 14.3606 429.732 418.039 880.349 880.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 770 3.2e-05 4096 60 2200 568512 198.872 123.265 4344.22 3647.57 8314.21 8314.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1630 0.000512 512 190 200 34992 0.723712 0.825344 2.95206 26.0719 30.645 30.7166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1010 0.000512 512 245 350 27648 1.52611 0.810848 4.90064 25.8094 33.1744 33.2888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1210 3.2e-05 512 170 350 511488 31.2366 13.3491 86.4964 417.65 548.944 549.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1980 0.000512 1024 100 150 37368 1.6576 3.94752 58.6427 64.2894 64.3466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1460 6.4e-05 1024 320 950 266112 25.3125 13.5193 227.53 417.771 684.292 684.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 750 3.2e-05 512 160 400 405504 39.0972 12.8266 75.9094 395.892 523.971 524.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 470 0.000128 1024 122 600 46080 22.1784 6.7543 26.4938 198.277 253.884 254.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1180 3.2e-05 512 130 400 552960 25.9209 13.1973 105.401 414.33 559.031 559.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1690 0.000128 2048 410 1900 134784 18.0349 14.35 409.878 417.963 860.33 860.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 770 3.2e-05 4096 60 2200 569088 198.057 123.104 4101.3 3668.15 8090.87 8091.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1630 0.000512 512 190 200 35136 0.722944 0.82944 2.82202 26.2008 30.6455 30.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1010 0.000512 512 245 350 25344 1.51818 0.78016 4.24768 25.0708 31.7459 31.8628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1210 3.2e-05 512 170 350 497664 30.7125 13.0329 79.3049 408.163 531.432 531.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1980 0.000512 1024 100 150 37440 1.66912 3.72192 58.0679 63.5015 63.5638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1460 6.4e-05 1024 320 950 262656 25.1374 13.372 212.111 414.52 665.301 665.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 750 3.2e-05 512 160 400 414720 39.5956 13.0598 71.5223 402.418 526.847 527.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 470 0.000128 1024 122 600 46080 22.6953 6.75491 24.751 201.616 256.002 256.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1180 3.2e-05 512 130 400 564480 25.8374 13.3587 98.5543 417.779 555.718 555.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1690 0.000128 2048 410 1900 133920 18.1628 14.3936 372.908 418.465 824.037 824.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 770 3.2e-05 4096 60 2200 567360 198.205 122.761 3745.29 3637.23 7703.77 7704.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1630 0.000512 512 190 200 34560 0.723104 0.817632 2.54346 25.9826 30.1388 30.2109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1010 0.000512 512 245 350 25920 1.54541 0.802784 4.2656 25.5207 32.2583 32.3742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1210 3.2e-05 512 170 350 506880 31.6263 13.3533 74.3579 417.801 537.353 537.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1980 0.000512 1024 100 150 37080 1.64864 3.59136 58.4607 63.7415 63.8008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1460 6.4e-05 1024 320 950 264960 25.3696 13.5187 196.5 418.092 653.643 653.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 750 3.2e-05 512 160 400 440320 40.2866 13.3932 140.15 419.029 613.109 613.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 470 0.000128 1024 122 600 61440 22.1154 6.84237 58.8782 209.757 297.778 297.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1180 3.2e-05 512 130 400 565760 25.877 13.3755 185.585 418.933 643.961 644.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1690 0.000128 2048 410 1900 135360 18.1203 14.3565 711.642 419.058 1163.28 1163.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 770 3.2e-05 4096 60 2200 570240 198.102 122.987 7204.22 3652.79 11178.4 11178.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1630 0.000512 512 190 200 35840 0.724672 0.829792 4.69811 26.2536 32.5792 32.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1010 0.000512 512 245 350 28160 1.52352 0.8192 7.6224 25.9518 36.0443 36.1574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1210 3.2e-05 512 170 350 522240 30.6251 13.3701 145.102 418.963 608.276 608.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1980 0.000512 1024 100 150 37680 1.66707 6.3175 59.0337 67.0599 67.1213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1460 6.4e-05 1024 320 950 267520 25.2276 13.5235 378.522 418.976 836.414 836.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 750 3.2e-05 512 160 400 430080 39.9229 13.1499 95.7247 412.289 561.337 561.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 470 0.000128 1024 122 600 56320 22.1307 6.80685 37.3788 206.35 272.852 272.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1180 3.2e-05 512 130 400 563200 25.9675 13.3581 128.089 419.058 586.66 586.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1690 0.000128 2048 410 1900 134400 18.0212 14.3358 489.583 417.629 939.669 939.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 770 3.2e-05 4096 60 2200 569600 198.018 123.041 4922.43 3647.44 8891.22 8891.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1630 0.000512 512 190 200 35520 0.726912 0.827616 3.27987 26.2003 31.1057 31.1841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1010 0.000512 512 245 350 28160 1.5249 0.821824 5.33901 26.0167 33.829 33.9468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1210 3.2e-05 512 170 350 522240 30.5833 13.3554 99.0341 419.068 562.257 562.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1980 0.000512 1024 100 150 37600 1.6672 4.54915 59.0419 65.3007 65.3604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1460 6.4e-05 1024 320 950 266240 25.3155 13.4944 257.418 419.168 715.558 715.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 750 3.2e-05 512 160 400 430080 39.9741 13.1606 81.3843 412.256 547.023 547.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 470 0.000128 1024 122 600 53760 22.4868 6.80749 30.9649 206.409 266.85 267.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1180 3.2e-05 512 130 400 560640 25.9778 13.338 108.106 417.302 564.91 565.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1690 0.000128 2048 410 1900 134400 18.0538 14.5035 413.916 417.748 864.323 864.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 770 3.2e-05 4096 60 2200 568320 198.853 123.384 4248.34 3666.98 8237.82 8238.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1630 0.000512 512 190 200 35040 0.720896 0.821056 2.87014 26.0373 30.5196 30.5984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1010 0.000512 512 245 350 26880 1.55683 0.822368 4.70403 26.0632 33.2712 33.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1210 3.2e-05 512 170 350 506880 30.6722 13.1455 82.5123 412.159 538.704 538.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1980 0.000512 1024 100 150 37440 1.6671 3.70534 59.3962 64.811 64.8684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1460 6.4e-05 1024 320 950 264960 25.3023 13.5045 219.247 417.446 675.661 675.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 750 3.2e-05 512 160 400 409600 41.9337 13.142 71.6838 412.744 539.753 539.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 470 0.000128 1024 122 600 51200 22.7822 6.79517 27.428 206.742 263.934 264.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1180 3.2e-05 512 130 400 563200 25.9964 13.3612 100.286 419.518 559.348 559.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1690 0.000128 2048 410 1900 133120 18.0448 14.3073 379.23 416.685 828.367 828.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 770 3.2e-05 4096 60 2200 568320 198.735 123.419 3865.01 3659.15 7846.6 7846.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1630 0.000512 512 190 200 35200 0.722944 0.827392 2.628 26.1162 30.3657 30.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1010 0.000512 512 245 350 28160 1.53651 0.825312 4.54192 26.1413 33.1738 33.2915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1210 3.2e-05 512 170 350 512000 30.3249 13.1319 77.4001 412.671 533.742 533.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1980 0.000512 1024 100 150 37440 1.66614 3.89053 58.5032 64.1019 64.1603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1460 6.4e-05 1024 320 950 261120 25.1511 13.3345 199.686 412.854 651.183 651.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 750 3.2e-05 512 160 400 409600 41.9449 13.1675 68.6037 412.835 536.792 536.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 470 0.000128 1024 122 600 51200 22.8019 6.81501 26.7118 206.866 263.378 263.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1180 3.2e-05 512 130 400 550400 25.8425 13.1502 94.1496 412.738 546.068 546.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1690 0.000128 2048 410 1900 134400 18.0539 14.4445 366.904 417.805 817.31 817.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 770 3.2e-05 4096 60 2200 569600 198.051 123.075 3735.66 3646.81 7703.87 7704.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1630 0.000512 512 190 200 35200 0.722976 0.825472 2.74432 26.1711 30.5367 30.6094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1010 0.000512 512 245 350 25600 1.59907 0.82608 4.25882 26.1972 33.0073 33.1255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1210 3.2e-05 512 170 350 512000 30.3284 13.1483 74.1226 424.697 542.507 542.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1980 0.000512 1024 100 150 37200 1.65888 3.81133 59.0775 64.5902 64.6474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1460 6.4e-05 1024 320 950 262400 25.0276 13.3429 191.032 412.994 642.563 642.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 750 3.2e-05 512 160 420 417792 42.225 13.3371 113.444 417.858 587.115 587.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 470 0.000128 1024 122 600 57344 22.368 6.82557 44.1363 208.958 282.48 282.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1180 3.2e-05 512 130 420 562176 26.0718 13.3614 147.645 419.031 606.301 606.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1690 0.000128 2048 410 1860 135552 18.091 14.3363 565.762 419.067 1017.36 1017.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 770 3.2e-05 4096 60 2220 569600 198.053 123.103 5896.18 3649.5 9867.1 9867.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1630 0.000512 512 190 240 35328 0.726784 0.829888 7.16109 26.2934 35.0845 35.1622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1010 0.000512 512 245 360 27648 1.55267 0.847904 6.3776 26.2741 35.1784 35.2807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1210 3.2e-05 512 170 360 532480 29.8274 13.3571 113.434 419.164 576.001 576.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1980 0.000512 1024 100 120 37984 1.66502 6.83418 59.1031 67.6452 67.7008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1460 6.4e-05 1024 320 960 267776 25.1905 13.5092 306.15 419.044 764.049 764.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 750 3.2e-05 512 160 420 417792 42.2294 13.3462 75.2244 418.059 549.108 549.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 470 0.000128 1024 122 600 57344 22.4892 6.82531 59.8814 209.141 298.523 298.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1180 3.2e-05 512 130 420 561152 26.108 13.3553 96.9129 419.336 555.898 556.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1690 0.000128 2048 410 1860 135424 18.0902 14.386 370.375 419.425 822.382 822.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 770 3.2e-05 4096 60 2220 569344 198.432 123.075 3863.13 3663.95 7848.85 7849.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1630 0.000512 512 190 240 35200 0.726272 0.830176 7.04986 26.289 34.9691 35.0454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1010 0.000512 512 245 360 27648 1.5591 0.833536 4.30714 26.3124 33.1349 33.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1210 3.2e-05 512 170 360 528384 30.0175 13.3229 81.7488 417.985 543.293 543.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1980 0.000512 1024 100 120 37952 1.66323 6.83859 59.4681 68.0142 68.0714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1460 6.4e-05 1024 320 960 267264 25.2405 13.4984 200.361 419.602 658.86 658.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 750 3.2e-05 512 160 420 405504 42.215 13.1437 60.6011 412.299 528.508 528.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 470 0.000128 1024 122 600 55296 22.306 6.79469 56.8586 206.294 292.441 292.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1180 3.2e-05 512 130 420 559104 26.1692 13.3489 80.6317 418.391 538.726 538.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1690 0.000128 2048 410 1860 135168 18.0392 14.4388 299.333 418.547 750.458 750.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 770 3.2e-05 4096 60 2220 569088 198.838 123.025 10616.8 3660.47 14599.4 14599.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1630 0.000512 512 190 240 35136 0.723424 0.82944 7.11878 26.2013 34.9477 35.0228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1010 0.000512 512 245 360 26880 1.5512 0.81696 3.65501 25.9729 32.1249 32.2315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1210 3.2e-05 512 170 360 528384 29.6684 13.2721 70.5337 416.343 530.034 530.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1980 0.000512 1024 100 120 37920 1.66669 6.83216 59.2595 67.8016 67.8584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1460 6.4e-05 1024 320 960 267264 25.1876 13.5004 164.653 418.437 621.935 622.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 750 3.2e-05 512 160 420 409600 43.0804 13.3466 52.9523 417.647 527.281 527.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 470 0.000128 1024 122 600 57344 22.4814 6.83418 71.4335 208.998 309.94 310.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1180 3.2e-05 512 130 420 557056 26.2351 13.3298 68.9283 417.543 526.222 526.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1690 0.000128 2048 410 1860 134656 18.0522 14.3341 258.779 417.772 709.038 709.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 770 3.2e-05 4096 60 2220 569344 199.321 123.111 10598.7 3647.59 14569 14569.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1630 0.000512 512 190 240 35072 0.727776 0.832768 7.04301 26.307 34.9829 35.0618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1010 0.000512 512 245 360 27648 1.5576 0.833536 10.0309 26.3263 38.8778 38.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1210 3.2e-05 512 170 360 524288 30.286 13.331 67.9702 417.557 529.362 529.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1980 0.000512 1024 100 120 37888 1.66826 6.82394 60.6752 69.2095 69.2686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1460 6.4e-05 1024 320 960 266240 25.2355 13.4945 141.108 417.622 597.621 597.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 750 3.2e-05 512 160 420 419840 42.3259 13.4062 155.859 419.074 630.912 631.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 470 0.000128 1024 122 600 57600 22.5517 6.83981 61.3343 209.737 300.648 300.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1180 3.2e-05 512 130 420 561920 26.1388 13.3892 200.88 418.974 659.57 659.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1690 0.000128 2048 410 1860 135520 18.1627 14.369 781.37 419.026 1233.03 1233.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 770 3.2e-05 4096 60 2220 569600 199.044 123.43 7983.17 3649.58 11955.5 11955.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1630 0.000512 512 190 240 35280 0.729088 0.834048 9.97907 26.2846 37.9005 37.9778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1010 0.000512 512 245 360 27200 1.56077 0.825344 8.46486 26.1513 37.1295 37.2326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1210 3.2e-05 512 170 360 532480 29.9225 13.385 152.62 418.993 615.137 615.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1980 0.000512 1024 100 120 37960 1.66739 5.66272 60.0684 67.4425 67.5039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1460 6.4e-05 1024 320 960 267520 25.29 13.5343 427.338 418.989 885.309 885.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 750 3.2e-05 512 160 420 419840 42.2854 13.3884 100.839 419.16 575.92 576.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 470 0.000128 1024 122 600 56320 22.6624 6.8448 37.1098 209.701 276.504 276.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1180 3.2e-05 512 130 420 560640 26.1361 13.3735 128.664 419.052 587.41 587.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1690 0.000128 2048 410 1860 135360 18.1086 14.3739 487.082 419.34 939.008 939.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 770 3.2e-05 4096 60 2220 568960 198.382 123.279 4949.46 3650.57 8921.97 8922.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1630 0.000512 512 190 240 35200 0.7232 0.831232 10.537 26.2636 38.428 38.5044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1010 0.000512 512 245 360 26880 1.55011 0.818496 5.44426 25.9674 33.9206 34.0229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1210 3.2e-05 512 170 360 532480 29.8647 13.3676 99.326 419.067 561.842 562.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1980 0.000512 1024 100 120 37920 1.66701 3.48992 59.0253 64.2252 64.2806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1460 6.4e-05 1024 320 960 267520 25.2273 13.6114 263.136 419.197 721.33 721.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 750 3.2e-05 512 160 420 399360 43.0043 13.1725 78.8831 412.311 547.618 547.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 470 0.000128 1024 122 600 53760 22.5233 6.8096 29.6505 206.329 265.499 265.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1180 3.2e-05 512 130 420 556800 26.2328 13.3511 105.222 417.363 562.363 562.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1690 0.000128 2048 410 1860 135360 18.1277 14.379 396.787 418.861 848.26 848.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 770 3.2e-05 4096 60 2220 568320 198.919 123.297 4077.07 3647.53 8047.09 8047.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1630 0.000512 512 190 240 35040 0.729568 0.830976 10.3835 26.2883 38.3012 38.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1010 0.000512 512 245 360 26880 1.5567 0.839488 4.50966 25.9865 33.02 33.1223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1210 3.2e-05 512 170 360 529920 29.871 13.3505 81.9608 417.377 542.764 542.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1980 0.000512 1024 100 120 37800 1.65904 9.71162 60.8279 72.2435 72.3022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1460 6.4e-05 1024 320 960 264960 25.3568 13.5303 214.507 417.433 670.981 671.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 750 3.2e-05 512 160 420 409600 41.8737 13.1432 69.0092 412.651 536.923 537.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 470 0.000128 1024 122 600 51200 22.7291 6.80669 68.2759 206.538 304.537 304.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1180 3.2e-05 512 130 420 558080 26.2664 13.3571 90.1503 419.433 549.392 549.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1690 0.000128 2048 410 1860 134400 18.0181 14.3853 333.748 418.005 784.259 784.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 770 3.2e-05 4096 60 2220 568320 198.413 123.351 3464.1 3677.05 7463.18 7463.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1630 0.000512 512 190 240 34880 0.722944 0.82848 9.88048 26.2228 37.7263 37.8031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1010 0.000512 512 245 360 26880 1.55309 0.8192 3.91322 26.0379 32.4511 32.5591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1210 3.2e-05 512 170 360 532480 29.8132 13.3516 84.5524 419.449 547.382 547.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1980 0.000512 1024 100 120 37760 1.66502 9.71741 58.9581 70.3833 70.4425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1460 6.4e-05 1024 320 960 266240 25.3111 13.4974 183.233 419.53 641.73 641.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 750 3.2e-05 512 160 420 411648 42.479 13.31 139.889 416.672 612.6 612.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 470 0.000128 1024 122 600 56832 22.384 6.82502 55.1717 208.529 293.094 293.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1180 3.2e-05 512 130 420 560640 26.1131 13.3622 183.127 418.635 641.424 641.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1690 0.000128 2048 410 1860 135360 18.0719 14.357 715.067 419.22 1166.82 1166.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 770 3.2e-05 4096 60 2220 569472 198.426 123.282 7326.77 3664.72 11313.5 11313.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1630 0.000512 512 190 240 35328 0.728288 0.833536 5.4751 26.3229 33.43 33.5048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1010 0.000512 512 245 360 27264 1.56042 0.826432 7.94608 26.2153 36.6737 36.7912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1210 3.2e-05 512 170 360 531456 29.8402 13.3579 139.875 418.661 601.949 602.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1980 0.000512 1024 100 120 37968 1.66707 5.32714 59.0044 66.0425 66.0992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1460 6.4e-05 1024 320 960 267264 25.2295 13.6066 393.25 418.662 850.913 851.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 750 3.2e-05 512 160 420 405504 42.206 13.1419 92.2049 412.589 560.387 560.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 470 0.000128 1024 122 600 55296 22.2299 6.8137 33.9746 206.434 269.637 269.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1180 3.2e-05 512 130 420 559104 26.148 13.3447 121.722 418.67 580.073 580.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1690 0.000128 2048 410 1860 135168 18.0472 14.3358 449.643 418.831 900.96 901.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 770 3.2e-05 4096 60 2220 569088 197.921 123.027 4588.88 3662.95 8573.06 8573.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1630 0.000512 512 190 240 35136 0.722816 0.827392 8.22154 26.2222 36.0656 36.1429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1010 0.000512 512 245 360 26880 1.54832 0.8168 5.32848 25.9928 33.8178 33.9169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1210 3.2e-05 512 170 360 528384 29.6708 13.2684 92.9369 416.788 552.873 553.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1980 0.000512 1024 100 120 37920 1.66502 3.36077 60.9565 66.0238 66.0809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1460 6.4e-05 1024 320 960 267264 25.1868 13.4978 246.854 418.727 704.423 704.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 750 3.2e-05 512 160 420 387072 43.3744 13.0689 71.3199 408.536 536.545 536.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 470 0.000128 1024 122 600 50688 22.5567 6.79325 26.0508 204.459 260.043 260.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1180 3.2e-05 512 130 420 557568 26.1164 13.3345 98.4038 417.806 555.851 556.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1690 0.000128 2048 410 1860 135360 18.1032 14.3624 369.609 419.515 821.7 821.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 770 3.2e-05 4096 60 2220 569088 198.273 123.219 3774.15 3650.75 7746.67 7746.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1630 0.000512 512 190 240 35136 0.726304 0.832544 8.53978 26.3272 36.4961 36.5698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1010 0.000512 512 245 360 26496 1.54624 0.809472 4.5328 25.7704 32.7868 32.8856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1210 3.2e-05 512 170 360 525312 29.5983 13.2013 74.7387 414.653 532.411 532.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1980 0.000512 1024 100 120 37872 1.66422 2.7464 59.7159 64.1695 64.2271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1460 6.4e-05 1024 320 960 264960 25.286 13.4911 199.086 430.118 668.146 668.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 750 3.2e-05 512 160 420 393216 43.5095 13.1441 65.1182 412.306 534.325 534.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 470 0.000128 1024 122 600 55296 22.2671 6.80214 25.9942 206.397 261.64 261.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1180 3.2e-05 512 130 420 552960 26.174 13.2858 87.2166 416.324 543.189 543.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1690 0.000128 2048 410 1860 135168 18.0649 14.3318 333.106 418.736 784.338 784.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 770 3.2e-05 4096 60 2220 568320 198.059 122.974 3401.21 3643.72 7366.24 7366.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1630 0.000512 512 190 240 34944 0.725472 0.831488 8.16253 26.2679 36.0595 36.1336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1010 0.000512 512 245 360 26112 1.57555 0.8192 3.77075 26.035 32.3294 32.4301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1210 3.2e-05 512 170 360 516096 30.0059 13.1338 66.7794 412.223 522.36 522.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1980 0.000512 1024 100 120 37824 1.66502 2.47197 58.4602 62.6397 62.6988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1460 6.4e-05 1024 320 960 264192 25.2261 13.4513 179.087 416.638 634.559 634.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 750 3.2e-05 512 160 420 399360 42.9549 13.1584 58.1524 412.632 527.147 527.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 470 0.000128 1024 122 600 53760 22.4855 6.81574 22.4188 206.6 258.503 258.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1180 3.2e-05 512 130 420 552960 26.4106 13.3389 76.4542 417.678 534.068 534.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1690 0.000128 2048 410 1860 134400 18.0637 14.3791 287.465 418.132 738.145 738.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 770 3.2e-05 4096 60 2220 568320 198.936 123.403 2985.53 3650.83 6958.97 6959.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1630 0.000512 512 190 240 34560 0.720896 0.819264 9.09424 26.0577 36.7632 36.8338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1010 0.000512 512 245 360 26880 1.56013 0.837632 3.61098 26.0836 32.2159 32.3113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1210 3.2e-05 512 170 360 522240 29.5441 13.1475 59.3689 412.551 514.823 514.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1980 0.000512 1024 100 120 37680 1.66134 8.59706 58.3722 68.6731 68.7279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1460 6.4e-05 1024 320 960 264960 25.3023 13.5268 157.178 417.841 614.003 614.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 750 3.2e-05 512 160 420 415744 42.6022 13.3861 140.298 418.37 614.902 615.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 470 0.000128 1024 122 600 57344 22.5214 6.84442 53.2093 209.372 292.137 292.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1180 3.2e-05 512 130 420 560896 26.1621 13.3734 181.566 418.269 639.555 639.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1690 0.000128 2048 410 1860 135520 18.1509 14.3979 686.119 418.952 1137.73 1137.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 770 3.2e-05 4096 60 2220 569408 199.069 123.323 7016.38 3660.9 10999.9 11000.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1630 0.000512 512 190 240 35280 0.730272 0.8328 5.36029 26.3059 33.2997 33.3764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1010 0.000512 512 245 360 27328 1.57546 0.833536 7.70781 26.3276 36.5651 36.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1210 3.2e-05 512 170 360 530432 30.0328 13.3719 137.378 418.283 599.285 599.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1980 0.000512 1024 100 120 37968 1.66845 4.94374 58.9683 65.6236 65.6814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1460 6.4e-05 1024 320 960 267008 25.325 13.5241 371.622 418.303 828.941 829.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 750 3.2e-05 512 160 420 401408 42.9483 13.1981 86.7021 413.526 556.624 556.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 470 0.000128 1024 122 600 53760 22.5574 6.90131 32.4444 206.923 269.011 269.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1180 3.2e-05 512 130 420 559104 26.1996 13.3612 115.695 418.239 573.68 573.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1690 0.000128 2048 410 1860 135296 18.0606 14.3749 435.332 418.42 886.288 886.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 770 3.2e-05 4096 60 2220 568960 198.447 123.286 4461.7 3661.28 8444.98 8445.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1630 0.000512 512 190 240 34944 0.72704 0.827392 3.5519 26.1834 31.3638 31.4409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1010 0.000512 512 245 360 26880 1.56042 0.81936 5.11674 26.0585 33.6828 33.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1210 3.2e-05 512 170 360 530432 29.978 13.3594 88.1056 418.243 549.901 550.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1980 0.000512 1024 100 120 37856 1.66502 3.16826 58.8802 63.7547 63.8123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1460 6.4e-05 1024 320 960 267008 25.2429 14.1174 235.634 418.296 693.456 693.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 750 3.2e-05 512 160 420 408576 43.3273 13.3868 74.5205 418.532 550.011 550.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 470 0.000128 1024 122 600 53760 22.9107 6.84237 27.543 209.479 266.963 267.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1180 3.2e-05 512 130 420 559104 26.2458 13.375 97.6613 418.437 555.913 556.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1690 0.000128 2048 410 1860 135072 18.1248 14.3933 363.618 418.74 814.98 815.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 770 3.2e-05 4096 60 2220 568512 198.794 123.119 3762.38 3642.96 7727.52 7727.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1630 0.000512 512 190 240 34944 0.728416 0.827104 3.07277 26.1565 30.8543 30.9307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1010 0.000512 512 245 360 25536 1.55056 0.800832 4.25322 25.5028 32.2357 32.3564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1210 3.2e-05 512 170 360 526848 30.2757 13.374 74.4328 418.462 536.764 536.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1980 0.000512 1024 100 120 37800 1.66298 2.8183 58.9047 63.4289 63.4895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1460 6.4e-05 1024 320 960 266112 25.3687 13.6704 198.493 418.537 656.235 656.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 750 3.2e-05 512 160 420 372736 43.8991 13.054 59.8063 404.422 521.436 521.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 470 0.000128 1024 122 600 50176 22.2607 6.75635 23.2878 202.482 254.971 255.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1180 3.2e-05 512 130 420 559104 26.1506 13.3449 85.3676 418.748 543.801 543.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1690 0.000128 2048 410 1860 135296 18.0345 14.4765 320.887 419.163 772.665 772.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 770 3.2e-05 4096 60 2220 568064 197.878 122.953 3320.95 3648.47 7290.53 7290.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1630 0.000512 512 190 240 34496 0.723584 0.824672 7.51322 26.1368 35.2676 35.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1010 0.000512 512 245 360 25088 1.56458 0.798656 3.77024 25.5591 31.8188 31.9175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1210 3.2e-05 512 170 360 516096 30.1754 13.1809 63.8545 413.958 521.392 521.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1980 0.000512 1024 100 120 37632 1.6569 2.34717 58.3975 62.4468 62.5029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1460 6.4e-05 1024 320 960 265216 25.353 13.933 174.531 418.898 632.874 633.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 750 3.2e-05 512 160 420 394240 42.7771 13.0895 56.3184 408.985 521.422 521.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 470 0.000128 1024 122 600 53760 22.2957 6.79933 21.9469 204.819 256.056 256.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1180 3.2e-05 512 130 420 555520 25.9551 13.2383 75.1964 414.886 529.462 529.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1690 0.000128 2048 410 1860 134400 18.1617 14.4592 282.443 418.432 733.602 733.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 770 3.2e-05 4096 60 2220 566720 199.333 123.279 2961.23 3644.07 6928.19 6928.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1630 0.000512 512 190 240 34720 0.726816 0.830752 7.72445 26.2389 35.5911 35.6656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1010 0.000512 512 245 360 24640 1.59795 0.814304 3.15955 25.8825 31.5818 31.6824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1210 3.2e-05 512 170 360 501760 30.5957 13.0749 55.4685 408.9 508.252 508.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1980 0.000512 1024 100 120 37520 1.64659 2.11856 57.8685 61.6752 61.7348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1460 6.4e-05 1024 320 960 264320 25.256 13.4205 153.533 415.07 607.441 607.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 750 3.2e-05 512 160 420 417792 42.2417 13.3352 134.773 418.057 608.658 608.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 470 0.000128 1024 122 600 57344 22.4019 7.45619 50.9367 209.244 290.219 290.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1180 3.2e-05 512 130 420 561152 26.1524 13.362 174.665 419.333 633.705 633.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1690 0.000128 2048 410 1860 135424 18.1026 14.3622 649.251 419.433 1101.26 1101.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 770 3.2e-05 4096 60 2220 569344 198.409 123.091 6695.84 3650.79 10668.4 10668.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1630 0.000512 512 190 240 35200 0.726048 0.830848 5.2183 26.2889 33.1319 33.2064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1010 0.000512 512 245 360 27648 1.5577 0.828224 7.53779 26.3124 36.3636 36.4829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1210 3.2e-05 512 170 360 528384 30.0192 13.3283 132.23 417.975 593.768 593.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1980 0.000512 1024 100 120 37952 1.6665 4.87414 58.9661 65.5495 65.6067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1460 6.4e-05 1024 320 960 267264 25.2449 13.5922 354.05 419.38 812.431 812.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 750 3.2e-05 512 160 420 409600 43.0925 13.343 89.4845 418.031 564.202 564.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 470 0.000128 1024 122 600 57344 22.4222 6.83418 35.2044 209.189 273.839 273.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1180 3.2e-05 512 130 420 557056 26.2172 13.3338 116.003 417.931 573.68 573.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1690 0.000128 2048 410 1860 134656 18.0586 14.4138 436.456 418.157 887.194 887.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 770 3.2e-05 4096 60 2220 569344 198.34 123.095 4590.95 3650.78 8563.45 8563.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1630 0.000512 512 190 240 35072 0.729376 0.83296 3.69859 26.3253 31.6605 31.7358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1010 0.000512 512 245 360 27648 1.56064 0.837632 5.35235 26.3514 34.2309 34.3468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1210 3.2e-05 512 170 360 524288 30.2751 13.3322 89.2497 417.946 551.025 551.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1980 0.000512 1024 100 120 37888 1.66726 3.33846 58.956 64.0071 64.0655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1460 6.4e-05 1024 320 960 266240 25.2117 13.8035 237.874 418.011 695.072 695.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 750 3.2e-05 512 160 420 393216 43.4889 13.1412 71.557 412.303 540.739 540.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 470 0.000128 1024 122 600 55296 22.2861 6.79597 28.7351 206.394 264.392 264.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1180 3.2e-05 512 130 420 552960 26.2018 13.2852 96.1957 416.328 552.196 552.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1690 0.000128 2048 410 1860 135168 18.0591 14.3668 364.68 418.74 815.947 816.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 770 3.2e-05 4096 60 2220 568320 198.12 122.938 3795.68 3643.74 7760.75 7761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1630 0.000512 512 190 240 34944 0.728 0.83152 3.00509 26.2681 30.9053 30.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1010 0.000512 512 245 360 26112 1.57552 0.819296 4.1519 26.0331 32.7057 32.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1210 3.2e-05 512 170 360 516096 30.0057 13.1332 72.5867 412.232 528.172 528.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1980 0.000512 1024 100 120 37824 1.66874 2.78128 59.5088 64.0013 64.0615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1460 6.4e-05 1024 320 960 264192 25.2172 13.454 195.729 416.544 651.108 651.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 750 3.2e-05 512 160 420 393216 44.6137 13.3471 66.3241 417.836 542.365 542.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 470 0.000128 1024 122 600 57344 22.4496 6.83418 28.1704 209.223 266.863 267.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1180 3.2e-05 512 130 420 557056 26.2205 13.3304 89.2986 417.782 546.81 546.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1690 0.000128 2048 410 1860 134144 18.0762 14.3401 334.053 418.22 784.792 784.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 770 3.2e-05 4096 60 2220 569344 198.061 123.116 3533.03 3669.4 7523.88 7524.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1630 0.000512 512 190 240 34304 0.724992 0.825024 2.5952 26.049 30.2671 30.3432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1010 0.000512 512 245 360 24576 1.53475 0.781888 4.15085 25.0468 31.6415 31.7574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1210 3.2e-05 512 170 360 524288 30.2917 13.3258 68.6265 417.762 530.223 530.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1980 0.000512 1024 100 120 37632 1.66093 2.78346 58.7487 63.2358 63.2914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1460 6.4e-05 1024 320 960 266240 25.2266 13.49 182.121 417.905 638.907 639.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 750 3.2e-05 512 160 420 409600 41.9292 13.1494 63.2854 412.453 531.065 531.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 470 0.000128 1024 122 600 51200 22.7839 6.80048 22.8648 206.6 259.234 259.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1180 3.2e-05 512 130 420 552960 26.6187 13.3601 81.9042 419.22 541.287 541.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1690 0.000128 2048 410 1860 133120 18.0435 14.3114 302.875 416.404 751.737 751.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 770 3.2e-05 4096 60 2220 568320 198.646 123.428 3219.27 3675.89 7217.5 7217.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1630 0.000512 512 190 240 34560 0.722944 0.827392 2.64771 26.1019 30.3684 30.4416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1010 0.000512 512 245 360 25600 1.59917 0.823872 3.83162 26.1212 32.4996 32.6185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1210 3.2e-05 512 170 360 512000 30.304 13.1284 60.8765 412.456 516.98 517.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1980 0.000512 1024 100 120 37440 1.64829 2.59843 58.9517 63.2402 63.2975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1460 6.4e-05 1024 320 960 261120 25.1458 13.3686 162.442 412.566 613.682 613.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 750 3.2e-05 512 160 448 417792 42.1996 13.342 117.395 418.048 591.237 591.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 470 0.000128 1024 122 576 51200 23.0416 6.82554 38.6502 209.103 277.807 277.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1180 3.2e-05 512 130 448 568320 25.7457 13.3591 157.493 419.329 616.11 616.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1690 0.000128 2048 410 1856 136064 18.023 14.3503 556.532 419.356 1008.37 1008.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 770 3.2e-05 4096 60 2240 569600 198.117 123.075 5839.34 3651.96 9812.78 9813.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1630 0.000512 512 190 192 35712 0.728736 0.829408 5.7489 26.3088 33.6864 33.7654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1010 0.000512 512 245 320 27904 1.54717 0.850784 5.5319 26.2994 34.3558 34.4563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1210 3.2e-05 512 170 384 526336 30.2747 13.348 118.085 419.546 581.467 581.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1980 0.000512 1024 100 128 37920 1.6672 7.02464 60.2148 68.9502 69.0086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1460 6.4e-05 1024 320 960 266240 25.3061 13.4935 301.493 419.391 759.852 759.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 750 3.2e-05 512 160 448 417792 42.2875 13.345 75.8673 418.052 549.799 549.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 470 0.000128 1024 122 576 51200 23.0881 6.8319 49.2879 209.317 288.703 288.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1180 3.2e-05 512 130 448 567296 25.7948 13.3567 101.498 419.333 560.168 560.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1690 0.000128 2048 410 1856 135936 18.0486 14.3407 356.141 419.437 808.07 808.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 770 3.2e-05 4096 60 2240 569344 198.427 123.087 3781 3666.07 7768.85 7769.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1630 0.000512 512 190 192 35584 0.726368 0.828096 5.70765 26.2874 33.6233 33.7016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1010 0.000512 512 245 320 27648 1.55859 0.829504 3.68422 26.3195 32.5188 32.6308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1210 3.2e-05 512 170 384 524288 30.2551 13.3242 83.9653 417.987 545.747 545.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1980 0.000512 1024 100 128 37888 1.66912 7.05027 59.1886 67.9494 68.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1460 6.4e-05 1024 320 960 266240 25.349 13.5015 193.803 419.373 652.184 652.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 750 3.2e-05 512 160 448 405504 42.2216 13.1438 61.8361 412.634 530.075 530.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 470 0.000128 1024 122 576 49152 22.966 7.38925 47.1913 206.459 284.191 284.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1180 3.2e-05 512 130 448 565248 25.8231 13.3468 84.8344 418.717 542.908 543.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1690 0.000128 2048 410 1856 135552 18.0045 14.3392 293.369 418.885 744.696 744.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 770 3.2e-05 4096 60 2240 569088 198.787 123.046 10379.3 3650.17 14351.6 14351.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1630 0.000512 512 190 192 35520 0.722656 0.826272 5.71981 26.2278 33.5652 33.6409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1010 0.000512 512 245 320 26880 1.56154 0.818624 3.18362 25.9952 31.6838 31.7991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1210 3.2e-05 512 170 384 522240 30.0965 13.2803 72.53 416.673 532.789 532.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1980 0.000512 1024 100 128 37824 1.66707 7.0368 60.5247 69.2727 69.3324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1460 6.4e-05 1024 320 960 265728 25.2896 13.4952 161.905 418.78 619.628 619.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 750 3.2e-05 512 160 448 409600 43.0755 13.3466 53.7726 417.702 528.137 528.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 470 0.000128 1024 122 576 49152 23.3609 6.82941 57.9637 209.021 297.359 297.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1180 3.2e-05 512 130 448 565248 25.7836 13.3284 73.0301 417.6 529.929 530.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1690 0.000128 2048 410 1856 135168 18.0144 14.3541 252.98 417.835 703.284 703.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 770 3.2e-05 4096 60 2240 569344 199.167 123.118 10361.3 3661.18 14345.1 14345.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1630 0.000512 512 190 192 35584 0.728256 0.831488 5.70973 26.3069 33.646 33.7238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1010 0.000512 512 245 320 27648 1.55958 0.8336 8.54266 26.3325 37.3931 37.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1210 3.2e-05 512 170 384 524288 30.2872 13.324 70.9694 417.706 532.496 532.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1980 0.000512 1024 100 128 37760 1.66774 7.01891 61.672 70.4028 70.4614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1460 6.4e-05 1024 320 960 264192 25.3759 13.5013 138.23 417.678 594.942 595.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 750 3.2e-05 512 160 448 419840 42.3285 13.4067 155.849 419.072 630.911 631.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 470 0.000128 1024 122 576 51200 23.1876 6.84202 51.7552 209.734 291.706 291.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1180 3.2e-05 512 130 448 568320 25.7917 13.3896 207.975 418.972 666.314 666.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1690 0.000128 2048 410 1856 136000 18.108 14.3729 749.126 419.024 1200.74 1200.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 770 3.2e-05 4096 60 2240 569600 199.06 123.449 7733.92 3649.52 11706.2 11706.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1630 0.000512 512 190 192 35680 0.729088 0.82944 7.92576 26.2842 35.842 35.9159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1010 0.000512 512 245 320 27840 1.54829 0.823552 7.37331 26.1449 36.0164 36.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1210 3.2e-05 512 170 384 527360 30.295 13.3828 155.153 418.991 618.034 618.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1980 0.000512 1024 100 128 37920 1.67824 5.77331 60.1084 67.6057 67.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1460 6.4e-05 1024 320 960 266240 25.4089 13.5271 408.4 418.992 866.494 866.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 750 3.2e-05 512 160 448 419840 42.2911 13.3997 100.185 419.155 575.279 575.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 470 0.000128 1024 122 576 51200 23.17 6.84678 31.6139 209.7 271.514 271.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1180 3.2e-05 512 130 448 568320 25.7556 13.3734 132.758 419.051 591.123 591.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1690 0.000128 2048 410 1856 136000 18.0613 14.3585 458.208 419.179 909.912 910.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 770 3.2e-05 4096 60 2240 568960 198.402 123.275 4683.03 3650.57 8655.55 8655.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1630 0.000512 512 190 192 35520 0.724992 0.829632 8.39053 26.259 36.2743 36.3496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1010 0.000512 512 245 320 27520 1.5369 0.815264 4.78771 25.9634 33.246 33.3439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1210 3.2e-05 512 170 384 527360 30.2414 13.3759 100.541 419.063 563.443 563.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1980 0.000512 1024 100 128 37840 1.66502 3.54643 58.7698 64.0245 64.0799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1460 6.4e-05 1024 320 960 266240 25.3492 13.6698 250.155 419.105 708.434 708.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 750 3.2e-05 512 160 448 399360 43.021 13.1713 77.9905 412.258 546.688 546.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 470 0.000128 1024 122 576 46080 23.345 6.81213 24.0779 206.29 260.711 260.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1180 3.2e-05 512 130 448 564480 25.8032 13.361 107.779 417.304 564.431 564.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1690 0.000128 2048 410 1856 135840 18.0965 14.4429 378.105 418.799 829.546 829.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 770 3.2e-05 4096 60 2240 568320 198.902 123.286 3908.78 3664.73 7895.96 7896.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1630 0.000512 512 190 192 35520 0.727424 0.830112 8.3503 26.2854 36.2657 36.3414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1010 0.000512 512 245 320 26880 1.55472 0.837632 3.9513 25.9861 32.4528 32.5547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1210 3.2e-05 512 170 384 522240 30.4453 13.3477 81.4377 417.331 542.773 542.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1980 0.000512 1024 100 128 37800 1.66502 10.2091 60.905 72.8199 72.8777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1460 6.4e-05 1024 320 960 264960 25.3688 13.5332 205.389 417.38 661.829 661.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 750 3.2e-05 512 160 448 409600 41.8894 13.142 69.6377 412.197 537.109 537.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 470 0.000128 1024 122 576 46080 23.2632 6.80656 22.576 206.302 259.128 259.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1180 3.2e-05 512 130 448 568320 25.7014 13.3566 94.4489 418.967 552.657 552.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1690 0.000128 2048 410 1856 135040 17.9844 14.3277 322.643 417.538 772.591 772.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 770 3.2e-05 4096 60 2240 568320 198.546 123.339 3362.04 3653.61 7337.81 7338.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1630 0.000512 512 190 192 35200 0.723136 0.825696 7.80899 26.1959 35.6266 35.6981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1010 0.000512 512 245 320 26880 1.55174 0.835424 3.50163 26.0069 32.0214 32.1211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1210 3.2e-05 512 170 384 522240 30.5774 13.354 71.6125 419.143 534.898 535.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1980 0.000512 1024 100 128 37760 1.66678 10.1564 58.7697 70.6349 70.6923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1460 6.4e-05 1024 320 960 266240 25.3076 13.4983 177.461 419.064 635.485 635.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 750 3.2e-05 512 160 448 409600 41.9915 13.1724 63.2378 412.406 531.052 531.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 470 0.000128 1024 122 576 44800 23.4813 6.81574 61.1117 206.432 298.023 298.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1180 3.2e-05 512 130 448 563200 25.751 13.314 85.2574 416.564 541.074 541.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1690 0.000128 2048 410 1856 135200 18.1614 14.3878 295.509 419.077 747.243 747.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 770 3.2e-05 4096 60 2240 568000 199.365 123.465 3078.79 3650.14 7052.03 7052.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1630 0.000512 512 190 192 35200 0.730784 0.82944 8.28506 26.2873 36.2028 36.2757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1010 0.000512 512 245 320 27200 1.55702 0.819296 3.12432 26.0425 31.6702 31.7788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1210 3.2e-05 512 170 384 512000 30.3867 13.1628 77.5218 412.287 533.566 533.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1980 0.000512 1024 100 128 37600 1.65651 9.52925 59.3193 70.5468 70.6041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1460 6.4e-05 1024 320 960 262400 25.4645 13.5311 160.311 416.692 616.157 616.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 750 3.2e-05 512 160 448 417792 41.871 13.31 143.052 416.335 614.817 615.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 470 0.000128 1024 122 576 50688 23.0887 6.83418 47.4 208.379 285.882 286.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1180 3.2e-05 512 130 448 566784 25.7648 13.3579 191.247 418.296 648.855 649.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1690 0.000128 2048 410 1856 135936 18.027 14.3851 689.301 418.873 1140.69 1140.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 770 3.2e-05 4096 60 2240 569472 198.473 123.246 7115.02 3648.58 11085.6 11085.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1630 0.000512 512 190 192 35712 0.72704 0.831264 4.45555 26.299 32.386 32.4665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1010 0.000512 512 245 320 27648 1.5447 0.8272 6.87949 26.1952 35.5744 35.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1210 3.2e-05 512 170 384 525312 30.3143 13.3646 142.754 418.313 604.968 605.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1980 0.000512 1024 100 128 37872 1.66317 5.49702 59.9775 67.1787 67.2383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1460 6.4e-05 1024 320 960 265728 25.3263 13.5219 379.463 418.32 836.799 836.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 750 3.2e-05 512 160 448 405504 42.2074 13.14 92.7027 412.631 560.923 561.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 470 0.000128 1024 122 576 49152 22.9345 6.80256 29.2333 206.458 265.61 265.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1180 3.2e-05 512 130 448 565248 25.807 13.3506 126.566 418.719 584.625 584.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1690 0.000128 2048 410 1856 135552 17.996 14.3374 430.432 418.881 881.746 881.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 770 3.2e-05 4096 60 2240 569088 197.915 123.053 4450.45 3650.16 8421.85 8422.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1630 0.000512 512 190 192 35520 0.722944 0.826432 6.4016 26.2246 34.2498 34.3226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1010 0.000512 512 245 320 26880 1.55446 0.817408 4.60054 25.9918 33.0906 33.1862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1210 3.2e-05 512 170 384 522240 30.0885 13.2771 94.2788 416.673 554.535 554.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1980 0.000512 1024 100 128 37824 1.66282 3.46022 59.8687 65.0337 65.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1460 6.4e-05 1024 320 960 265728 25.2842 13.527 238.358 418.773 696.101 696.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 750 3.2e-05 512 160 448 405504 41.5652 13.0621 74.7441 408.155 537.769 537.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 470 0.000128 1024 122 576 46080 23.0295 6.78541 22.555 204.27 256.827 256.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1180 3.2e-05 512 130 448 562176 25.8935 13.3366 101.767 417.322 558.504 558.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1690 0.000128 2048 410 1856 135936 18.0684 14.3596 355.264 419.124 806.917 807.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 770 3.2e-05 4096 60 2240 569088 198.318 123.187 3659.29 3654.84 7635.9 7636.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1630 0.000512 512 190 192 35424 0.72816 0.831488 6.64576 26.2997 34.5763 34.6502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1010 0.000512 512 245 320 26496 1.54064 0.80896 3.78941 25.7458 32.0122 32.1132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1210 3.2e-05 512 170 384 516096 30.2902 13.1896 75.2284 414.246 533.167 533.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1980 0.000512 1024 100 128 37728 1.66566 2.79962 59.3213 63.8318 63.8874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1460 6.4e-05 1024 320 960 264960 25.2756 13.4937 192.786 417.408 649.121 649.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 750 3.2e-05 512 160 448 393216 43.4941 13.1468 64.3648 412.319 533.575 533.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 470 0.000128 1024 122 576 49152 22.9693 6.7999 21.9397 206.4 258.298 258.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1180 3.2e-05 512 130 448 559104 25.8606 13.2781 89.3855 416.336 545.045 545.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1690 0.000128 2048 410 1856 135168 18.0652 14.3997 314.678 418.747 765.996 766.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 770 3.2e-05 4096 60 2240 568320 198.074 123.003 3237.59 3655.4 7214.35 7214.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1630 0.000512 512 190 192 35328 0.725728 0.831488 6.34048 26.2717 34.2406 34.3143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1010 0.000512 512 245 320 26112 1.58038 0.817152 3.18829 26.0383 31.7516 31.8525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1210 3.2e-05 512 170 384 516096 29.9973 13.1257 67.3704 412.233 522.944 523.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1980 0.000512 1024 100 128 37632 1.66298 2.49446 59.3511 63.5533 63.6106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1460 6.4e-05 1024 320 960 264192 25.2409 13.4542 170.612 428.314 637.779 637.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 750 3.2e-05 512 160 448 399360 42.9477 14.2623 58.2975 412.823 528.575 528.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 470 0.000128 1024 122 576 46080 23.3038 6.8071 18.0425 206.646 254.977 255.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1180 3.2e-05 512 130 448 560640 25.9658 13.3395 79.2319 417.782 536.506 536.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1690 0.000128 2048 410 1856 135360 18.0176 14.3479 277.071 418.232 727.767 727.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 770 3.2e-05 4096 60 2240 568320 198.965 123.4 2889.9 3651.64 6864.19 6864.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1630 0.000512 512 190 192 35040 0.719232 0.823648 7.27277 26.0649 34.9539 35.0271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1010 0.000512 512 245 320 26880 1.5567 0.839488 3.24829 26.0946 31.8658 31.9652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1210 3.2e-05 512 170 384 506880 30.678 13.1478 59.508 412.643 516.211 516.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1980 0.000512 1024 100 128 37680 1.66323 8.89312 58.4724 69.074 69.1321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1460 6.4e-05 1024 320 960 264960 25.307 13.5168 152.213 417.932 609.131 609.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 750 3.2e-05 512 160 448 415744 42.6141 13.3929 138.638 418.681 613.568 613.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 470 0.000128 1024 122 576 50176 23.2857 6.84672 44.3142 209.545 284.172 284.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1180 3.2e-05 512 130 448 566272 25.8426 17.1254 185.252 418.582 646.989 647.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1690 0.000128 2048 410 1856 135968 18.0984 14.3672 649.799 419.265 1101.64 1101.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 770 3.2e-05 4096 60 2240 568960 199.14 123.386 6675.4 3650.98 10649.2 10649.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1630 0.000512 512 190 192 35728 0.731136 0.833536 4.3176 26.3212 32.2728 32.3469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1010 0.000512 512 245 320 27776 1.55949 0.830848 6.56704 26.3464 35.4291 35.5471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1210 3.2e-05 512 170 384 526848 30.2652 13.3796 138.311 418.597 600.773 600.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1980 0.000512 1024 100 128 37856 1.66992 5.0153 60.0013 66.7312 66.7894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1460 6.4e-05 1024 320 960 265216 25.4431 13.525 351.988 418.617 809.734 809.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 750 3.2e-05 512 160 448 401408 42.9904 13.2043 85.9482 413.932 556.319 556.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 470 0.000128 1024 122 576 46592 23.3611 6.82122 26.5839 207.132 264.082 264.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1180 3.2e-05 512 130 448 566272 25.7806 13.3571 118.504 418.648 576.478 576.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1690 0.000128 2048 410 1856 135744 18.0244 14.356 411.489 418.843 862.816 862.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 770 3.2e-05 4096 60 2240 568960 198.505 123.308 4286.05 3670.93 8279.08 8279.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1630 0.000512 512 190 192 35392 0.72704 0.83088 2.82035 26.2108 30.6587 30.7338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1010 0.000512 512 245 320 26880 1.55821 0.823296 4.26662 26.0844 32.8613 32.9805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1210 3.2e-05 512 170 384 523264 30.4584 13.3642 89.3211 418.662 552.027 552.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1980 0.000512 1024 100 128 37744 1.66502 3.23584 59.9334 64.876 64.9338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1460 6.4e-05 1024 320 960 265216 25.3863 13.5127 224.296 418.707 682.065 682.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 750 3.2e-05 512 160 448 408576 43.3394 13.3899 73.9597 418.371 549.306 549.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 470 0.000128 1024 122 576 48384 23.5443 6.8433 24.0525 209.396 264.015 264.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1180 3.2e-05 512 130 448 564480 25.9248 13.377 100.182 418.266 557.936 558.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1690 0.000128 2048 410 1856 135744 18.0797 14.4364 348.126 418.571 799.312 799.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 770 3.2e-05 4096 60 2240 567168 199.034 123.398 3610.63 3648.75 7582.07 7582.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1630 0.000512 512 190 192 35280 0.72704 0.827392 2.48842 26.1449 30.2612 30.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1010 0.000512 512 245 320 25536 1.55226 0.801792 3.68678 25.4956 31.663 31.7809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1210 3.2e-05 512 170 384 526848 30.2536 13.3734 75.6397 418.28 537.761 537.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1980 0.000512 1024 100 128 37632 1.66179 2.8631 58.7489 63.318 63.3731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1460 6.4e-05 1024 320 960 263424 25.5788 13.5352 189.583 418.369 647.226 647.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 750 3.2e-05 512 160 448 372736 43.91 13.0458 60.0824 403.997 521.284 521.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 470 0.000128 1024 122 576 43008 23.1038 8.72442 18.7949 202.271 253.078 253.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1180 3.2e-05 512 130 448 566272 25.75 13.3452 88.2349 418.315 545.831 545.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1690 0.000128 2048 410 1856 135296 18.0552 14.3319 304.545 418.726 755.766 755.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 770 3.2e-05 4096 60 2240 568064 197.921 122.94 3193.96 3644.98 7160.07 7160.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1630 0.000512 512 190 192 34944 0.722944 0.825472 5.90147 26.1089 33.633 33.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1010 0.000512 512 245 320 25088 1.55958 0.800704 3.37981 25.535 31.4068 31.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1210 3.2e-05 512 170 384 516096 30.1663 13.1723 65.3471 413.517 522.413 522.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1980 0.000512 1024 100 128 37632 1.66288 2.40243 58.4415 62.5505 62.6074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1460 6.4e-05 1024 320 960 265216 25.358 13.51 167.851 418.452 625.329 625.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 750 3.2e-05 512 160 448 394240 42.8025 13.1016 55.9985 409.176 521.326 521.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 470 0.000128 1024 122 576 44800 23.3268 6.79971 17.7471 204.919 252.975 253.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1180 3.2e-05 512 130 448 555520 25.9461 13.2432 76.5508 415.085 531.005 531.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1690 0.000128 2048 410 1856 135520 18.0898 14.377 271.058 418.617 722.244 722.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 770 3.2e-05 4096 60 2240 566720 199.312 123.268 2870.41 3648.44 6841.7 6841.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1630 0.000512 512 190 192 35280 0.726528 0.831104 6.05366 26.2453 33.9263 34.0012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1010 0.000512 512 245 320 26880 1.55149 0.81408 3.45514 25.897 31.8453 31.9447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1210 3.2e-05 512 170 384 501760 30.5978 13.0771 56.7764 409.097 509.762 509.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1980 0.000512 1024 100 128 37520 1.6583 2.17379 57.982 61.8556 61.9135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1460 6.4e-05 1024 320 960 259840 25.5244 13.4369 146.036 415.271 600.423 600.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 750 3.2e-05 512 160 448 417792 42.2246 13.3366 138.775 417.716 612.296 612.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 470 0.000128 1024 122 576 51200 23.0705 6.83056 44.5609 209.046 283.691 283.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1180 3.2e-05 512 130 448 567296 25.8022 13.3507 185.606 418.995 643.943 644.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1690 0.000128 2048 410 1856 135936 18.064 14.4056 640.293 419.078 1091.94 1092.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 770 3.2e-05 4096 60 2240 569344 198.416 123.068 6662.74 3652.05 10636.5 10636.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1630 0.000512 512 190 192 35584 0.727136 0.828224 4.348 26.2656 32.242 32.3152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1010 0.000512 512 245 320 27648 1.55443 0.829408 6.51213 26.2903 35.3118 35.4316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1210 3.2e-05 512 170 384 524288 30.2495 13.324 138.72 417.631 600.144 600.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1980 0.000512 1024 100 128 37888 1.66912 5.14982 59.9839 66.8435 66.9037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1460 6.4e-05 1024 320 960 266240 25.339 13.4964 350.858 419.029 808.885 809.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 750 3.2e-05 512 160 448 409600 43.0657 13.3503 91.0682 418.099 565.831 566.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 470 0.000128 1024 122 576 49152 23.3264 6.83392 29.4116 209.226 268.979 269.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1180 3.2e-05 512 130 448 565248 25.7688 13.333 123.235 417.997 580.517 580.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1690 0.000128 2048 410 1856 135168 18.0123 14.4088 425.518 418.234 876.272 876.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 770 3.2e-05 4096 60 2240 569344 198.364 123.081 4503.49 3656.22 8481.43 8481.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1630 0.000512 512 190 192 35584 0.729152 0.833536 3.10259 26.332 31.0667 31.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1010 0.000512 512 245 320 27648 1.56726 0.831776 4.5968 26.3578 33.4748 33.5949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1210 3.2e-05 512 170 384 524288 30.2643 13.3297 92.9726 418.019 554.807 554.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1980 0.000512 1024 100 128 37760 1.66531 3.48285 58.9351 64.1256 64.1823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1460 6.4e-05 1024 320 960 264192 25.3789 13.4876 232.278 418.079 689.386 689.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 750 3.2e-05 512 160 448 393216 43.489 13.1482 72.5186 412.369 541.776 541.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 470 0.000128 1024 122 576 49152 22.979 6.80346 24.7028 206.428 261.098 261.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1180 3.2e-05 512 130 448 559104 25.873 13.287 101.268 416.396 557.014 557.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1690 0.000128 2048 410 1856 135168 18.0717 14.3362 352.504 418.802 803.818 803.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 770 3.2e-05 4096 60 2240 568320 198.096 123.024 3733.74 3663.64 7718.77 7719.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1630 0.000512 512 190 192 35328 0.728768 0.82816 2.6089 26.2703 30.509 30.5848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1010 0.000512 512 245 320 26112 1.5743 0.817152 3.60125 26.0362 32.1578 32.2752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1210 3.2e-05 512 170 384 516096 30.0064 13.1293 75.6224 412.308 531.283 531.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1980 0.000512 1024 100 128 37632 1.66298 2.8977 58.3052 62.9083 62.9652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1460 6.4e-05 1024 320 960 264192 25.2454 13.4492 192.99 416.512 648.359 648.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 750 3.2e-05 512 160 448 393216 44.6107 13.3427 66.6989 417.909 542.812 542.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 470 0.000128 1024 122 576 49152 23.3643 6.82736 22.913 209.212 262.504 262.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1180 3.2e-05 512 130 448 565248 25.7464 13.3321 93.9582 417.73 550.953 551.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1690 0.000128 2048 410 1856 135168 18.0588 14.3283 324.023 418.202 774.715 774.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 770 3.2e-05 4096 60 2240 569344 198.161 123.12 3451.5 3650.4 7423.46 7423.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1630 0.000512 512 190 192 34816 0.72336 0.820032 2.08608 26.0536 29.7572 29.8332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1010 0.000512 512 245 320 24576 1.53357 0.780576 3.66394 25.056 31.162 31.2777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1210 3.2e-05 512 170 384 524288 30.3069 13.3237 70.6772 417.735 532.266 532.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1980 0.000512 1024 100 128 37632 1.6688 2.85149 58.5993 63.1619 63.2182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1460 6.4e-05 1024 320 960 262144 25.4974 13.7339 174.395 417.886 631.676 631.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 750 3.2e-05 512 160 448 409600 41.9401 13.1389 64.5539 412.771 532.653 532.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 470 0.000128 1024 122 576 40960 23.8752 6.79994 18.4854 206.759 256.108 256.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1180 3.2e-05 512 130 448 563200 25.9959 13.3603 86.532 419.551 545.625 545.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1690 0.000128 2048 410 1856 134400 17.9581 14.3623 296.392 416.725 745.536 745.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 770 3.2e-05 4096 60 2240 568320 198.663 123.445 3173.48 3659.37 7155.23 7155.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1630 0.000512 512 190 192 34560 0.722944 0.825504 2.08486 26.1218 29.8283 29.9049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1010 0.000512 512 245 320 25600 1.59696 0.827296 3.33526 26.1427 32.0301 32.1461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1210 3.2e-05 512 170 384 512000 30.3244 13.1323 63.6314 412.787 520.086 520.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1980 0.000512 1024 100 128 37440 1.65616 2.72195 59.0364 63.4604 63.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1460 6.4e-05 1024 320 960 261120 25.1382 13.328 158.881 412.887 610.392 610.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 750 3.2e-05 512 160 448 344064 44.9498 12.8594 51.6973 396.218 505.97 506.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 470 0.000128 1024 122 576 36864 23.2312 7.12739 15.6789 198.542 244.764 244.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1180 3.2e-05 512 130 448 552960 25.6888 13.1337 80.3777 412.764 532.143 532.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1690 0.000128 2048 410 1856 133632 18.0724 14.3998 279.746 417.474 729.791 729.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 770 3.2e-05 4096 60 2240 568320 198.348 122.993 3028.27 3648.19 6998.08 6998.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1630 0.000512 512 190 192 34560 0.722112 0.82512 5.37302 26.1535 33.145 33.2206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1010 0.000512 512 245 320 24576 1.54563 0.78464 3.0777 25.1488 30.6824 30.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1210 3.2e-05 512 170 384 516096 30.0051 13.1279 61.4834 412.684 517.513 517.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1980 0.000512 1024 100 128 37248 1.64419 2.34858 58.073 62.1066 62.1652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1460 6.4e-05 1024 320 960 258048 25.3008 13.3341 151.26 412.855 602.904 603.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 750 3.2e-05 512 160 512 395264 44.9922 13.3875 191.821 419.117 669.576 669.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 470 0.000128 1024 122 640 38400 24.7135 6.83827 51.6303 209.62 292.997 293.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1180 3.2e-05 512 130 512 555008 26.7188 13.3683 306.412 419.03 765.722 765.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1690 0.000128 2048 410 1920 134528 18.2005 14.3572 872.056 419.189 1323.91 1324.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 770 3.2e-05 4096 60 2304 563840 202.743 124.4 11601.3 3680.11 15608.8 15609.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1630 0.000512 512 190 256 33984 0.731104 0.833344 8.76144 26.3256 36.7242 36.8014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1010 0.000512 512 245 384 23808 1.64842 0.831488 8.89392 26.3509 37.8522 37.9656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1210 3.2e-05 512 170 384 495616 32.8914 13.3717 188.892 419.237 654.619 654.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1980 0.000512 1024 100 128 37936 1.68755 7.06781 60.4055 69.2049 69.2544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1460 6.4e-05 1024 320 1024 264704 25.5036 13.5095 370.888 419.012 829.087 829.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 750 3.2e-05 512 160 512 393216 44.5364 13.3427 141.388 417.613 617.122 617.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 470 0.000128 1024 122 640 37888 24.5369 6.82598 36.6028 209.001 277.155 277.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1180 3.2e-05 512 130 512 555008 26.4153 13.3554 198.122 418.891 656.966 657.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1690 0.000128 2048 410 1920 134400 18.098 14.3483 642.113 418.93 1093.59 1093.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 770 3.2e-05 4096 60 2304 563712 201.285 124.279 6633.07 3679.69 10638.6 10638.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1630 0.000512 512 190 256 33920 0.725312 0.83152 8.21696 26.2857 36.135 36.2126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1010 0.000512 512 245 384 23552 1.64221 0.831488 6.37392 26.2673 35.2386 35.3485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1210 3.2e-05 512 170 384 495616 32.5785 13.3607 120.924 418.909 585.984 586.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1980 0.000512 1024 100 128 37920 1.67117 7.45558 60.0862 69.2557 69.3126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1460 6.4e-05 1024 320 1024 264704 25.3996 13.5022 359.067 418.911 817.038 817.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 750 3.2e-05 512 160 512 393216 44.6063 13.3386 96.4845 417.771 572.451 572.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 470 0.000128 1024 122 640 36864 24.6748 6.83037 23.9557 208.999 264.643 264.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1180 3.2e-05 512 130 512 555008 26.4435 13.3612 134.568 419.05 593.605 593.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1690 0.000128 2048 410 1920 134400 18.1288 14.3617 417.904 419.149 869.642 869.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 770 3.2e-05 4096 60 2304 563200 202.032 124.383 4304.56 3700.54 8331.78 8332.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1630 0.000512 512 190 256 33792 0.728672 0.831392 8.18682 26.2725 36.0911 36.1656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1010 0.000512 512 245 384 23552 1.65357 0.830816 4.36381 26.3004 33.2803 33.3896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1210 3.2e-05 512 170 384 491520 32.7951 13.3281 82.9014 417.85 547.088 547.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1980 0.000512 1024 100 128 37888 1.6688 7.44502 58.9394 68.096 68.1556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1460 6.4e-05 1024 320 1024 264192 25.4756 13.5148 232.806 419.081 691.034 691.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 750 3.2e-05 512 160 512 380928 44.6302 13.1432 76.5726 412.236 546.833 547.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 470 0.000128 1024 122 640 33792 24.7051 6.79731 37.1207 206.257 275.065 275.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1180 3.2e-05 512 130 512 552960 26.4899 13.3428 110.476 418.318 568.814 568.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1690 0.000128 2048 410 1920 134016 18.078 14.3558 338.286 418.639 789.465 789.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 770 3.2e-05 4096 60 2304 562944 201.462 124.341 3566.43 3680.34 7572.84 7573.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1630 0.000512 512 190 256 33600 0.72368 0.830688 8.12246 26.202 35.9526 36.0284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1010 0.000512 512 245 384 23040 1.64112 0.81744 3.56339 25.9691 32.1181 32.2312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1210 3.2e-05 512 170 384 491520 32.3819 13.2753 75.6411 416.27 537.779 537.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1980 0.000512 1024 100 128 37824 1.66707 7.4752 58.8866 68.071 68.1288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1460 6.4e-05 1024 320 1024 264192 25.3995 13.4963 189.747 418.373 647.17 647.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 750 3.2e-05 512 160 512 393216 44.6509 13.3427 70.3561 417.747 546.352 546.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 470 0.000128 1024 122 640 36864 24.7352 6.83008 40.5609 209.047 281.356 281.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1180 3.2e-05 512 130 512 552960 26.4327 13.3287 97.3435 417.653 554.946 555.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1690 0.000128 2048 410 1920 133632 18.0877 14.3772 302.096 417.873 752.543 752.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 770 3.2e-05 4096 60 2304 563200 202.037 124.407 3208.11 3681.87 7216.69 7216.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1630 0.000512 512 190 256 33792 0.727776 0.831904 8.16538 26.3154 36.1146 36.1882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1010 0.000512 512 245 384 23552 1.65798 0.833568 3.6703 26.3324 32.6189 32.7257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1210 3.2e-05 512 170 384 491520 32.801 13.3186 68.6809 417.666 532.687 532.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1980 0.000512 1024 100 128 37760 1.6679 7.41149 58.7783 67.9009 67.9584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1460 6.4e-05 1024 320 1024 262144 25.4979 13.4919 166.973 417.73 623.852 623.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 750 3.2e-05 512 160 512 368640 45.7944 13.1402 61.4476 412.286 532.909 533.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 470 0.000128 1024 122 640 35840 24.414 6.80038 39.729 206.351 277.483 277.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1180 3.2e-05 512 130 512 552960 26.5884 13.3525 91.0578 419.056 550.244 550.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1690 0.000128 2048 410 1920 133760 18.0304 14.4136 277.324 417.626 727.501 727.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 770 3.2e-05 4096 60 2304 563200 202.099 124.448 10697.9 3681.7 14706.4 14706.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1630 0.000512 512 190 256 33600 0.72704 0.82736 8.14515 26.2054 35.9739 36.0503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1010 0.000512 512 245 384 23040 1.64019 0.821184 3.62288 26.0118 32.2239 32.3367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1210 3.2e-05 512 170 384 491520 32.9376 13.3474 65.1198 419.068 530.694 530.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1980 0.000512 1024 100 128 37760 1.6679 7.46112 60.2237 69.3948 69.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1460 6.4e-05 1024 320 1024 263680 25.4955 13.5004 156.319 419.148 614.624 614.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 750 3.2e-05 512 160 512 368640 45.8281 13.1461 56.3793 412.297 527.907 528.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 470 0.000128 1024 122 640 30720 25.0866 6.79907 33.1504 206.389 271.615 271.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1180 3.2e-05 512 130 512 546816 26.5566 13.2792 82.2824 416.323 538.624 538.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1690 0.000128 2048 410 1920 133632 18.0812 14.3524 255.434 418.726 706.701 706.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 770 3.2e-05 4096 60 2304 562176 202.58 124.278 11255.9 3676.5 15259.5 15259.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1630 0.000512 512 190 256 33408 0.728192 0.83024 8.12531 26.2656 36.0201 36.0952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1010 0.000512 512 245 384 23040 1.64678 0.81984 3.04547 26.0331 31.6757 31.7829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1210 3.2e-05 512 170 384 479232 32.7518 13.13 59.5494 412.213 517.863 518.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1980 0.000512 1024 100 128 37632 1.6631 7.43424 58.4876 67.6285 67.6864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1460 6.4e-05 1024 320 1024 261120 25.463 13.4558 141.838 416.443 597.359 597.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 750 3.2e-05 512 160 512 372736 43.9172 13.0472 54.1481 404.424 515.778 515.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 470 0.000128 1024 122 640 28672 24.7538 6.7567 31.1714 202.484 265.354 265.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1180 3.2e-05 512 130 512 551936 26.5947 13.3473 78.8888 418.756 537.77 537.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1690 0.000128 2048 410 1920 133504 18.078 14.3751 240.633 419.173 692.366 692.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 770 3.2e-05 4096 60 2304 560896 202.886 124.512 11263.4 3687 15278.1 15278.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1630 0.000512 512 190 256 33152 0.723648 0.827968 8.09622 26.1355 35.8578 35.9316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1010 0.000512 512 245 384 21504 1.6441 0.804288 7.12739 25.5585 35.2637 35.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1210 3.2e-05 512 170 384 487424 32.2968 13.1729 57.1673 427.194 530.049 530.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1980 0.000512 1024 100 128 37632 1.66301 7.42998 58.7593 67.8959 67.9547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1460 6.4e-05 1024 320 1024 261632 25.6126 13.4948 134.155 428.335 601.762 601.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 750 3.2e-05 512 160 512 393216 44.6135 13.3448 53.8564 417.833 529.887 530.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 470 0.000128 1024 122 640 32768 25.2192 6.83219 43.8694 209.222 285.331 285.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1180 3.2e-05 512 130 512 548864 26.7057 13.3264 73.8515 417.736 531.803 531.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1690 0.000128 2048 410 1920 133120 18.1097 14.3371 227.837 418.395 678.78 678.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 770 3.2e-05 4096 60 2304 563200 202.597 124.42 11259.5 3682.67 15269.4 15269.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1630 0.000512 512 190 256 33280 0.722848 0.82448 8.11174 26.0505 35.778 35.8508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1010 0.000512 512 245 384 20480 1.62547 0.780288 8.09907 25.047 35.6766 35.7854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1210 3.2e-05 512 170 384 491520 32.7948 13.3277 61.8956 417.743 525.97 526.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1980 0.000512 1024 100 128 37632 1.66582 7.43821 59.263 68.4096 68.4663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1460 6.4e-05 1024 320 1024 262144 25.5318 13.4942 127.663 417.9 584.748 584.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 750 3.2e-05 512 160 420 372736 44.1264 13.0458 132.16 404.063 593.646 593.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 470 0.000128 1024 122 600 50176 22.3459 6.75027 63.4809 202.302 295.064 295.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1180 3.2e-05 512 130 420 559104 26.3687 13.3468 226.561 418.378 684.842 684.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1690 0.000128 2048 410 1860 135296 18.0406 14.4114 217.608 418.791 668.95 669.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 770 3.2e-05 4096 60 2220 568064 198.854 122.96 10634.5 3645.1 14601.7 14601.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1630 0.000512 512 190 240 34496 0.722944 0.824928 6.95882 26.1144 34.6907 34.7635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1010 0.000512 512 245 360 25088 1.55699 0.802816 9.16605 25.5431 37.1986 37.3039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1210 3.2e-05 512 170 360 516096 30.425 13.1745 185.526 413.643 643 643.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1980 0.000512 1024 100 120 37632 1.6568 6.79338 61.5971 70.091 70.1379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1460 6.4e-05 1024 320 960 265216 25.3958 13.5025 218.781 418.516 676.355 676.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 750 3.2e-05 512 160 448 372736 44.1369 13.0436 137.739 404.088 599.258 599.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 470 0.000128 1024 122 576 43008 23.1686 7.08403 52.2114 202.306 284.963 285.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1180 3.2e-05 512 130 448 566272 25.9885 13.3448 238.912 418.398 696.824 696.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1690 0.000128 2048 410 1856 135296 18.0451 14.3556 210.258 418.814 661.57 661.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 770 3.2e-05 4096 60 2240 568064 198.852 122.992 10368.1 3650.04 14340.3 14340.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1630 0.000512 512 190 192 34944 0.722208 0.827072 5.64547 26.1162 33.3815 33.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1010 0.000512 512 245 320 25088 1.55882 0.799424 7.82378 25.5372 35.8476 35.9567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1210 3.2e-05 512 170 384 516096 30.4387 13.1737 193.462 415.796 653.105 653.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1980 0.000512 1024 100 128 37632 1.66298 7.01987 60.364 69.0879 69.1362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1460 6.4e-05 1024 320 960 265216 25.3993 13.4985 187.62 418.53 645.206 645.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 750 3.2e-05 512 160 400 394240 42.9611 13.0847 136.937 408.855 602.084 602.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 470 0.000128 1024 122 600 53760 22.3679 6.79939 69.6752 204.758 303.793 303.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1180 3.2e-05 512 130 400 555520 26.1599 13.2397 227.068 414.768 681.423 681.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1690 0.000128 2048 410 1900 134400 18.1421 14.4753 219.905 418.301 670.926 671.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 770 3.2e-05 4096 60 2200 566720 200.227 123.302 10466 3662.6 14452.4 14452.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1630 0.000512 512 190 200 35280 0.726656 0.829408 6.07552 26.2247 33.9291 34.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1010 0.000512 512 245 350 26880 1.54832 0.814208 9.4817 25.8739 37.846 37.9543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1210 3.2e-05 512 170 350 501760 30.7722 13.0724 193.426 408.904 646.405 646.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1980 0.000512 1024 100 150 37240 1.64928 8.38877 59.8457 69.9293 69.9772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1460 6.4e-05 1024 320 950 264320 25.312 13.4248 188.292 414.946 642.136 642.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 750 3.2e-05 512 160 432 430080 39.6858 13.0896 159.384 409.318 621.732 621.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 470 0.000128 1024 122 576 62720 21.3515 6.7961 78.7438 204.991 312.074 312.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1180 3.2e-05 512 130 432 555520 26.1359 13.2412 238.803 415.236 693.601 693.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1690 0.000128 2048 410 1872 134400 18.1478 14.3892 216.443 418.766 667.846 667.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 770 3.2e-05 4096 60 2208 564480 201.557 123.781 10553.2 3659.13 14538 14538.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1630 0.000512 512 190 192 35280 0.725952 0.831136 5.91178 26.2601 33.7992 33.8739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1010 0.000512 512 245 336 26880 1.544 0.817152 9.16381 25.9034 37.5564 37.6687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1210 3.2e-05 512 170 384 501760 30.7779 13.0835 205.279 409.427 658.798 658.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1980 0.000512 1024 100 144 37520 1.6672 8.20797 58.9988 68.9181 68.9644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1460 6.4e-05 1024 320 960 264320 25.2889 13.426 219.917 415.415 674.206 674.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 750 3.2e-05 512 160 416 442368 40.1752 13.346 149.906 417.742 621.415 621.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 470 0.000128 1024 122 576 65536 21.5864 6.82787 78.8314 209.048 316.478 316.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1180 3.2e-05 512 130 416 569344 25.7295 13.326 224.076 417.652 680.973 681.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1690 0.000128 2048 410 1856 135168 18.0183 14.3693 246.953 417.856 697.299 697.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 770 3.2e-05 4096 60 2208 569344 199.258 123.128 10251.1 3648.22 14222 14222.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1630 0.000512 512 190 192 36096 0.730144 0.833568 5.50243 26.3106 33.4471 33.5257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1010 0.000512 512 245 320 28672 1.53248 0.835232 8.94189 26.3317 37.7675 37.8808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1210 3.2e-05 512 170 352 540672 29.2616 13.3243 194.318 417.656 654.791 654.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1980 0.000512 1024 100 128 37760 1.66912 7.0887 60.0398 68.8401 68.8905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1460 6.4e-05 1024 320 960 268288 25.2638 13.4911 226.246 417.714 682.873 683.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 750 3.2e-05 512 160 416 430080 39.9767 13.1482 76.5435 412.834 542.751 542.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 470 0.000128 1024 122 576 61440 21.5956 6.80144 100.895 206.951 336.432 336.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1180 3.2e-05 512 130 416 552960 25.6693 13.1342 130.498 412.744 582.228 582.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1690 0.000128 2048 410 1856 134400 18.0636 14.3981 374.021 418.832 825.417 825.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 770 3.2e-05 4096 60 2208 564480 199.264 123.347 14281.5 3653.98 18258.4 18258.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1630 0.000512 512 190 192 35520 0.7232 0.82912 7.72262 26.2229 35.5695 35.6454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1010 0.000512 512 245 320 26880 1.56301 0.82896 12.0654 26.2458 40.8311 40.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1210 3.2e-05 512 170 352 522240 29.5322 13.1338 98.147 412.903 553.935 554.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1980 0.000512 1024 100 128 37440 1.66525 10.4615 59.5221 71.6923 71.7496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1460 6.4e-05 1024 320 960 261120 25.1278 13.3286 270.292 413.062 721.968 722.096
