# 2x1-MUX_NML

Using NML, a design for 2x1 MUX is proposed and implemented in Verilog HDL. The outputs are verified for both majority function model and the actual prototype.


Proposed model
![image](https://user-images.githubusercontent.com/91251623/134505009-6c192be2-f987-4696-b9f3-b7fc664b5ecf.png)


Proposed model using majority functions
![image](https://user-images.githubusercontent.com/91251623/134505156-68473fc6-8b17-4f74-8707-03b7644e1344.png)


Flow model of 2x1 mux in NML
![image](https://user-images.githubusercontent.com/91251623/134505261-bac44072-ba88-4b08-9dc3-fcbffed5608d.png)


![image](https://user-images.githubusercontent.com/91251623/134505307-10a378a4-c30f-4f10-abf4-13aee06cf201.png)


![image](https://user-images.githubusercontent.com/91251623/134505351-5229d943-2b4e-405a-a465-184575e508eb.png)


![image](https://user-images.githubusercontent.com/91251623/134505387-cabcab82-faf4-4aaa-a6a8-fc2e29f50a97.png)
