# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=0 -Wno-STMTDLY -Wno-WIDTH -I/home/bread/chisel-template/build --x-assign unique -O3 -CFLAGS -std=c++11 -static -Wall -I/home/bread/chisel-template/difftest/src/test/csrc/verilator -I/home/bread/chisel-template/difftest/src/test/csrc/common -I/home/bread/chisel-template/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized -LDFLAGS -lpthread -lSDL2 -ldl -lz --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 -o /home/bread/chisel-template/build/emu -Mdir ../build/emu-compile ../build/SimTop.v ./src/test/vsrc/common/ref.v ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/ram.v ./src/test/vsrc/common/difftest.v /home/bread/chisel-template/difftest/src/test/csrc/verilator/emu.cpp /home/bread/chisel-template/difftest/src/test/csrc/verilator/snapshot.cpp /home/bread/chisel-template/difftest/src/test/csrc/verilator/main.cpp /home/bread/chisel-template/difftest/src/test/csrc/common/compress.cpp /home/bread/chisel-template/difftest/src/test/csrc/common/ram.cpp /home/bread/chisel-template/difftest/src/test/csrc/common/sdcard.cpp /home/bread/chisel-template/difftest/src/test/csrc/common/common.cpp /home/bread/chisel-template/difftest/src/test/csrc/common/device.cpp /home/bread/chisel-template/difftest/src/test/csrc/common/vga.cpp /home/bread/chisel-template/difftest/src/test/csrc/common/uart.cpp /home/bread/chisel-template/difftest/src/test/csrc/common/keyboard.cpp /home/bread/chisel-template/difftest/src/test/csrc/common/axi4.cpp /home/bread/chisel-template/difftest/src/test/csrc/common/flash.cpp /home/bread/chisel-template/difftest/src/test/csrc/difftest/interface.cpp /home/bread/chisel-template/difftest/src/test/csrc/difftest/goldenmem.cpp /home/bread/chisel-template/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/bread/chisel-template/difftest/src/test/csrc/difftest/ref.cpp /home/bread/chisel-template/difftest/src/test/csrc/difftest/difftest.cpp"
T    158942  2372921  1628509397   757349809  1628509397   757349809 "../build/emu-compile/VSimTop.cpp"
T     16650  2372919  1628509397   753349889  1628509397   753349889 "../build/emu-compile/VSimTop.h"
T      5037  2372927  1628509397   761349728  1628509397   761349728 "../build/emu-compile/VSimTop.mk"
T       678  2372918  1628509397   753349889  1628509397   753349889 "../build/emu-compile/VSimTop__Dpi.cpp"
T      5815  2372917  1628509397   753349889  1628509397   753349889 "../build/emu-compile/VSimTop__Dpi.h"
T    147908  2372920  1628509397   753349889  1628509397   753349889 "../build/emu-compile/VSimTop__Slow.cpp"
T       912  2372915  1628509397   749349971  1628509397   749349971 "../build/emu-compile/VSimTop__Syms.cpp"
T       954  2372916  1628509397   753349889  1628509397   753349889 "../build/emu-compile/VSimTop__Syms.h"
T     41161  2372924  1628509397   757349809  1628509397   757349809 "../build/emu-compile/VSimTop___024unit.cpp"
T      7050  2372922  1628509397   757349809  1628509397   757349809 "../build/emu-compile/VSimTop___024unit.h"
T       889  2372923  1628509397   757349809  1628509397   757349809 "../build/emu-compile/VSimTop___024unit__Slow.cpp"
T    103164  2369244  1628509397   757349809  1628509397   757349809 "../build/emu-compile/VSimTop__stats.txt"
T       752  2372928  1628509397   761349728  1628509397   761349728 "../build/emu-compile/VSimTop__ver.d"
T         0        0  1628509397   761349728  1628509397   761349728 "../build/emu-compile/VSimTop__verFiles.dat"
T      1673  2372926  1628509397   757349809  1628509397   757349809 "../build/emu-compile/VSimTop_classes.mk"
S    102726  2372910  1628509392   597454452  1628509392   597454452 "/home/bread/chisel-template/build/../build/SimTop.v"
S  10353224  1712864  1625925285   982523109  1625390025           0 "/usr/bin/verilator_bin"
S       816  1460970  1628479478    41803385  1626929252   875808000 "src/test/vsrc/common/assert.v"
S     17246  1460971  1628479478    41803385  1626929252   895808000 "src/test/vsrc/common/difftest.v"
S      1348  1460972  1628479478    41803385  1626929252   899808000 "src/test/vsrc/common/ram.v"
S      1683  1460973  1628479478    41803385  1626929252   903808000 "src/test/vsrc/common/ref.v"
