<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Receiver interrupt request"><meta name="keywords" content="rust, rustlang, rust-lang, intr_rx"><title>psoc6_01_pac::scb5::intr_rx - Rust</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../psoc6_01_pac/index.html'><div class='logo-container rust-logo'><img src='../../../rust-logo.png' alt='logo'></div></a><h2 class="location">Module intr_rx</h2><div class="sidebar-elems"><div class="block items"><ul><li><a href="#structs">Structs</a></li></ul></div><div id="sidebar-vars" data-name="intr_rx" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img src="../../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../settings.html" title="settings"><img src="../../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Module <a href="../../index.html">psoc6_01_pac</a>::<wbr><a href="../index.html">scb5</a>::<wbr><a class="mod" href="#">intr_rx</a><button id="copy-path" onclick="copy_path(this)" title="copy path"><img src="../../../clipboard.svg" width="19" height="18" alt="Copy item import" title="Copy item import to clipboard"></button></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../src/psoc6_01_pac/scb5/intr_rx.rs.html#1-526" title="goto source code">[src]</a></span></h1><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Receiver interrupt request</p>
</div></details><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.BAUD_DETECT_R.html" title="psoc6_01_pac::scb5::intr_rx::BAUD_DETECT_R struct">BAUD_DETECT_R</a></td><td class="docblock-short"><p>Field <code>BAUD_DETECT</code> reader - LIN baudrate detection is completed. The receiver software uses the UART_RX_STATUS.BR_COUNTER value to set the right IP clock (from the programmable clock IP) to guarantee successful receipt of the first LIN data frame (Protected Identifier Field) after the synchronization byte. Set to ‘1’, when event is detected. Write with ‘1’ to clear bit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.BAUD_DETECT_W.html" title="psoc6_01_pac::scb5::intr_rx::BAUD_DETECT_W struct">BAUD_DETECT_W</a></td><td class="docblock-short"><p>Field <code>BAUD_DETECT</code> writer - LIN baudrate detection is completed. The receiver software uses the UART_RX_STATUS.BR_COUNTER value to set the right IP clock (from the programmable clock IP) to guarantee successful receipt of the first LIN data frame (Protected Identifier Field) after the synchronization byte. Set to ‘1’, when event is detected. Write with ‘1’ to clear bit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.BLOCKED_R.html" title="psoc6_01_pac::scb5::intr_rx::BLOCKED_R struct">BLOCKED_R</a></td><td class="docblock-short"><p>Field <code>BLOCKED</code> reader - AHB-Lite read transfer can not get access to the EZ memory (EZ_DATA accesses), due to an externally clocked EZ access. This may happen when STATUS.EC_BUSY is ‘1’.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.BLOCKED_W.html" title="psoc6_01_pac::scb5::intr_rx::BLOCKED_W struct">BLOCKED_W</a></td><td class="docblock-short"><p>Field <code>BLOCKED</code> writer - AHB-Lite read transfer can not get access to the EZ memory (EZ_DATA accesses), due to an externally clocked EZ access. This may happen when STATUS.EC_BUSY is ‘1’.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.BREAK_DETECT_R.html" title="psoc6_01_pac::scb5::intr_rx::BREAK_DETECT_R struct">BREAK_DETECT_R</a></td><td class="docblock-short"><p>Field <code>BREAK_DETECT</code> reader - Break detection is successful: the line is ‘0’ for UART_RX_CTRL.BREAK_WIDTH + 1 bit period. Can occur at any time to address unanticipated break fields; i.e. ‘break-in-data’ is supported. This feature is supported for the UART standard and LIN submodes. For the UART standard submodes, ongoing receipt of data frames is NOT affected; i.e. Firmware is expected to take the proper action. For the LIN submode, possible ongoing receipt of a data frame is stopped and the (partially) received data frame is dropped and baud rate detection is started. Set to ‘1’, when event is detected. Write with ‘1’ to clear bit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.BREAK_DETECT_W.html" title="psoc6_01_pac::scb5::intr_rx::BREAK_DETECT_W struct">BREAK_DETECT_W</a></td><td class="docblock-short"><p>Field <code>BREAK_DETECT</code> writer - Break detection is successful: the line is ‘0’ for UART_RX_CTRL.BREAK_WIDTH + 1 bit period. Can occur at any time to address unanticipated break fields; i.e. ‘break-in-data’ is supported. This feature is supported for the UART standard and LIN submodes. For the UART standard submodes, ongoing receipt of data frames is NOT affected; i.e. Firmware is expected to take the proper action. For the LIN submode, possible ongoing receipt of a data frame is stopped and the (partially) received data frame is dropped and baud rate detection is started. Set to ‘1’, when event is detected. Write with ‘1’ to clear bit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.FRAME_ERROR_R.html" title="psoc6_01_pac::scb5::intr_rx::FRAME_ERROR_R struct">FRAME_ERROR_R</a></td><td class="docblock-short"><p>Field <code>FRAME_ERROR</code> reader - Frame error in received data frame. Set to ‘1’, when event is detected. Write with ‘1’ to clear bit. This can be either a start or stop bit(s) error: Start bit error: after the detection of the beginning of a start bit period (RX line changes from ‘1’ to ‘0’), the middle of the start bit period is sampled erroneously (RX line is ‘1’). Note: a start bit error is detected BEFORE a data frame is received. Stop bit error: the RX line is sampled as ‘0’, but a ‘1’ was expected. Note: a stop bit error may result in failure to receive successive data frame(s). Note: a stop bit error is detected AFTER a data frame is received. A stop bit error is detected after a data frame is received, and the UART_RX_CTL.DROP_ON_FRAME_ERROR field specifies whether the received frame is dropped or send to the RX FIFO. If UART_RX_CTL.DROP_ON_FRAME_ERROR is ‘1’, the received data frame is dropped. If UART_RX_CTL.DROP_ON_FRAME_ERROR is ‘0’, the received data frame is send to the RX FIFO. Note that Firmware can only identify the erroneous data frame in the RX FIFO if it is fast enough to read the data frame before the hardware writes a next data frame into the RX FIFO; i.e. the RX FIFO does not have error flags to tag erroneous data frames.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.FRAME_ERROR_W.html" title="psoc6_01_pac::scb5::intr_rx::FRAME_ERROR_W struct">FRAME_ERROR_W</a></td><td class="docblock-short"><p>Field <code>FRAME_ERROR</code> writer - Frame error in received data frame. Set to ‘1’, when event is detected. Write with ‘1’ to clear bit. This can be either a start or stop bit(s) error: Start bit error: after the detection of the beginning of a start bit period (RX line changes from ‘1’ to ‘0’), the middle of the start bit period is sampled erroneously (RX line is ‘1’). Note: a start bit error is detected BEFORE a data frame is received. Stop bit error: the RX line is sampled as ‘0’, but a ‘1’ was expected. Note: a stop bit error may result in failure to receive successive data frame(s). Note: a stop bit error is detected AFTER a data frame is received. A stop bit error is detected after a data frame is received, and the UART_RX_CTL.DROP_ON_FRAME_ERROR field specifies whether the received frame is dropped or send to the RX FIFO. If UART_RX_CTL.DROP_ON_FRAME_ERROR is ‘1’, the received data frame is dropped. If UART_RX_CTL.DROP_ON_FRAME_ERROR is ‘0’, the received data frame is send to the RX FIFO. Note that Firmware can only identify the erroneous data frame in the RX FIFO if it is fast enough to read the data frame before the hardware writes a next data frame into the RX FIFO; i.e. the RX FIFO does not have error flags to tag erroneous data frames.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.FULL_R.html" title="psoc6_01_pac::scb5::intr_rx::FULL_R struct">FULL_R</a></td><td class="docblock-short"><p>Field <code>FULL</code> reader - RX FIFO is full. Note that received data frames are lost when the RX FIFO is full. Dependent on CTRL.BYTE_MODE: (FF_DATA_NR = EZ_DATA_NR/2) BYTE_MODE is ‘0’: # entries == FF_DATA_NR/2. BYTE_MODE is ‘1’: # entries == FF_DATA_NR. Only used in FIFO mode.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.FULL_W.html" title="psoc6_01_pac::scb5::intr_rx::FULL_W struct">FULL_W</a></td><td class="docblock-short"><p>Field <code>FULL</code> writer - RX FIFO is full. Note that received data frames are lost when the RX FIFO is full. Dependent on CTRL.BYTE_MODE: (FF_DATA_NR = EZ_DATA_NR/2) BYTE_MODE is ‘0’: # entries == FF_DATA_NR/2. BYTE_MODE is ‘1’: # entries == FF_DATA_NR. Only used in FIFO mode.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.INTR_RX_SPEC.html" title="psoc6_01_pac::scb5::intr_rx::INTR_RX_SPEC struct">INTR_RX_SPEC</a></td><td class="docblock-short"><p>Receiver interrupt request</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.NOT_EMPTY_R.html" title="psoc6_01_pac::scb5::intr_rx::NOT_EMPTY_R struct">NOT_EMPTY_R</a></td><td class="docblock-short"><p>Field <code>NOT_EMPTY</code> reader - RX FIFO is not empty. Only used in FIFO mode.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.NOT_EMPTY_W.html" title="psoc6_01_pac::scb5::intr_rx::NOT_EMPTY_W struct">NOT_EMPTY_W</a></td><td class="docblock-short"><p>Field <code>NOT_EMPTY</code> writer - RX FIFO is not empty. Only used in FIFO mode.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.OVERFLOW_R.html" title="psoc6_01_pac::scb5::intr_rx::OVERFLOW_R struct">OVERFLOW_R</a></td><td class="docblock-short"><p>Field <code>OVERFLOW</code> reader - Attempt to write to a full RX FIFO. Note: in I2C mode, the OVERFLOW is set when a data frame is received and the RX FIFO is full, independent of whether it is ACK’d or NACK’d. Only used in FIFO mode.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.OVERFLOW_W.html" title="psoc6_01_pac::scb5::intr_rx::OVERFLOW_W struct">OVERFLOW_W</a></td><td class="docblock-short"><p>Field <code>OVERFLOW</code> writer - Attempt to write to a full RX FIFO. Note: in I2C mode, the OVERFLOW is set when a data frame is received and the RX FIFO is full, independent of whether it is ACK’d or NACK’d. Only used in FIFO mode.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PARITY_ERROR_R.html" title="psoc6_01_pac::scb5::intr_rx::PARITY_ERROR_R struct">PARITY_ERROR_R</a></td><td class="docblock-short"><p>Field <code>PARITY_ERROR</code> reader - Parity error in received data frame. Set to ‘1’, when event is detected. Write with ‘1’ to clear bit. If UART_RX_CTL.DROP_ON_PARITY_ERROR is ‘1’, the received frame is dropped. If UART_RX_CTL.DROP_ON_PARITY_ERROR is ‘0’, the received frame is send to the RX FIFO. In SmartCard submode, negatively acknowledged data frames generate a parity error. Note that Firmware can only identify the erroneous data frame in the RX FIFO if it is fast enough to read the data frame before the hardware writes a next data frame into the RX FIFO.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PARITY_ERROR_W.html" title="psoc6_01_pac::scb5::intr_rx::PARITY_ERROR_W struct">PARITY_ERROR_W</a></td><td class="docblock-short"><p>Field <code>PARITY_ERROR</code> writer - Parity error in received data frame. Set to ‘1’, when event is detected. Write with ‘1’ to clear bit. If UART_RX_CTL.DROP_ON_PARITY_ERROR is ‘1’, the received frame is dropped. If UART_RX_CTL.DROP_ON_PARITY_ERROR is ‘0’, the received frame is send to the RX FIFO. In SmartCard submode, negatively acknowledged data frames generate a parity error. Note that Firmware can only identify the erroneous data frame in the RX FIFO if it is fast enough to read the data frame before the hardware writes a next data frame into the RX FIFO.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.R.html" title="psoc6_01_pac::scb5::intr_rx::R struct">R</a></td><td class="docblock-short"><p>Register <code>INTR_RX</code> reader</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.TRIGGER_R.html" title="psoc6_01_pac::scb5::intr_rx::TRIGGER_R struct">TRIGGER_R</a></td><td class="docblock-short"><p>Field <code>TRIGGER</code> reader - More entries in the RX FIFO than the value specified by RX_FIFO_CTRL.TRIGGER_LEVEL. Only used in FIFO mode.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.TRIGGER_W.html" title="psoc6_01_pac::scb5::intr_rx::TRIGGER_W struct">TRIGGER_W</a></td><td class="docblock-short"><p>Field <code>TRIGGER</code> writer - More entries in the RX FIFO than the value specified by RX_FIFO_CTRL.TRIGGER_LEVEL. Only used in FIFO mode.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.UNDERFLOW_R.html" title="psoc6_01_pac::scb5::intr_rx::UNDERFLOW_R struct">UNDERFLOW_R</a></td><td class="docblock-short"><p>Field <code>UNDERFLOW</code> reader - Attempt to read from an empty RX FIFO. Only used in FIFO mode.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.UNDERFLOW_W.html" title="psoc6_01_pac::scb5::intr_rx::UNDERFLOW_W struct">UNDERFLOW_W</a></td><td class="docblock-short"><p>Field <code>UNDERFLOW</code> writer - Attempt to read from an empty RX FIFO. Only used in FIFO mode.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.W.html" title="psoc6_01_pac::scb5::intr_rx::W struct">W</a></td><td class="docblock-short"><p>Register <code>INTR_RX</code> writer</p>
</td></tr></table></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="psoc6_01_pac" data-search-index-js="../../../search-index.js" data-search-js="../../../search.js"></div><script src="../../../main.js"></script></body></html>