// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module monte_sim_dev_pow_32_16_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V,
        y_V,
        ap_return,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] x_V;
input  [18:0] y_V;
output  [31:0] ap_return;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_state42_pp0_stage0_iter41;
wire    ap_block_state43_pp0_stage0_iter42;
wire    ap_block_state44_pp0_stage0_iter43;
wire    ap_block_state45_pp0_stage0_iter44;
wire    ap_block_state46_pp0_stage0_iter45;
wire    ap_block_state47_pp0_stage0_iter46;
wire    ap_block_state48_pp0_stage0_iter47;
wire    ap_block_state49_pp0_stage0_iter48;
wire    ap_block_state50_pp0_stage0_iter49;
wire    ap_block_state51_pp0_stage0_iter50;
wire    ap_block_state52_pp0_stage0_iter51;
wire    ap_block_state53_pp0_stage0_iter52;
wire    ap_block_state54_pp0_stage0_iter53;
wire    ap_block_state55_pp0_stage0_iter54;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] r_is_neg_1_reg_98;
reg   [0:0] r_is_neg_1_reg_98_pp0_iter35_reg;
reg   [0:0] r_is_neg_1_reg_98_pp0_iter36_reg;
reg   [0:0] r_is_neg_1_reg_98_pp0_iter37_reg;
reg   [0:0] r_is_neg_1_reg_98_pp0_iter38_reg;
reg   [0:0] r_is_neg_1_reg_98_pp0_iter39_reg;
reg   [0:0] r_is_neg_1_reg_98_pp0_iter40_reg;
reg   [0:0] r_is_neg_1_reg_98_pp0_iter41_reg;
reg   [0:0] r_is_neg_1_reg_98_pp0_iter42_reg;
reg   [0:0] r_is_neg_1_reg_98_pp0_iter43_reg;
reg   [0:0] r_is_neg_1_reg_98_pp0_iter44_reg;
reg   [0:0] r_is_neg_1_reg_98_pp0_iter45_reg;
reg   [0:0] r_is_neg_1_reg_98_pp0_iter46_reg;
reg   [0:0] r_is_neg_1_reg_98_pp0_iter47_reg;
reg   [0:0] r_is_neg_1_reg_98_pp0_iter48_reg;
reg   [0:0] r_is_neg_1_reg_98_pp0_iter49_reg;
reg   [0:0] r_is_neg_1_reg_98_pp0_iter50_reg;
reg   [0:0] r_is_neg_1_reg_98_pp0_iter51_reg;
reg   [0:0] r_is_neg_1_reg_98_pp0_iter52_reg;
reg   [0:0] r_is_neg_1_reg_98_pp0_iter53_reg;
reg   [18:0] y_V_read_reg_449;
reg   [18:0] y_V_read_reg_449_pp0_iter1_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter2_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter3_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter4_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter5_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter6_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter7_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter8_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter9_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter10_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter11_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter12_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter13_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter14_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter15_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter16_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter17_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter18_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter19_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter20_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter21_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter22_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter23_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter24_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter25_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter26_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter27_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter28_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter29_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter30_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter31_reg;
reg   [18:0] y_V_read_reg_449_pp0_iter32_reg;
reg  signed [31:0] x_V_read_reg_456;
wire   [0:0] icmp_ln63_fu_178_p2;
reg   [0:0] icmp_ln63_reg_461;
reg   [0:0] icmp_ln63_reg_461_pp0_iter1_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter2_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter3_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter4_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter5_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter6_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter7_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter8_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter9_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter10_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter11_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter12_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter13_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter14_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter15_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter16_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter17_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter18_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter19_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter20_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter21_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter22_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter23_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter24_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter25_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter26_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter27_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter28_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter29_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter30_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter31_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter32_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter33_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter34_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter35_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter36_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter37_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter38_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter39_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter40_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter41_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter42_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter43_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter44_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter45_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter46_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter47_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter48_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter49_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter50_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter51_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter52_reg;
reg   [0:0] icmp_ln63_reg_461_pp0_iter53_reg;
wire   [0:0] icmp_ln1498_fu_184_p2;
reg   [0:0] icmp_ln1498_reg_465;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter1_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter2_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter3_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter4_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter5_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter6_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter7_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter8_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter9_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter10_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter11_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter12_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter13_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter14_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter15_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter16_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter17_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter18_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter19_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter20_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter21_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter22_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter23_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter24_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter25_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter26_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter27_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter28_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter29_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter30_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter31_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter32_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter33_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter34_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter35_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter36_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter37_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter38_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter39_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter40_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter41_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter42_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter43_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter44_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter45_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter46_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter47_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter48_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter49_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter50_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter51_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter52_reg;
reg   [0:0] icmp_ln1498_reg_465_pp0_iter53_reg;
wire   [0:0] p_Result_7_fu_190_p3;
reg   [0:0] p_Result_7_reg_469;
reg   [0:0] p_Result_7_reg_469_pp0_iter1_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter2_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter3_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter4_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter5_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter6_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter7_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter8_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter9_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter10_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter11_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter12_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter13_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter14_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter15_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter16_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter17_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter18_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter19_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter20_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter21_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter22_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter23_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter24_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter25_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter26_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter27_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter28_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter29_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter30_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter31_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter32_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter33_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter34_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter35_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter36_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter37_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter38_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter39_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter40_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter41_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter42_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter43_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter44_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter45_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter46_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter47_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter48_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter49_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter50_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter51_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter52_reg;
reg   [0:0] p_Result_7_reg_469_pp0_iter53_reg;
wire   [55:0] ln_x_s_V_fu_233_p1;
reg  signed [55:0] ln_x_s_V_reg_474;
wire   [0:0] and_ln84_fu_253_p2;
wire  signed [73:0] grp_fu_265_p2;
reg  signed [73:0] r_V_1_reg_494;
reg   [0:0] tmp_reg_501;
wire   [0:0] or_ln135_4_fu_384_p2;
reg   [0:0] or_ln135_4_reg_511;
reg   [0:0] or_ln135_4_reg_511_pp0_iter38_reg;
reg   [0:0] or_ln135_4_reg_511_pp0_iter39_reg;
reg   [0:0] or_ln135_4_reg_511_pp0_iter40_reg;
reg   [0:0] or_ln135_4_reg_511_pp0_iter41_reg;
reg   [0:0] or_ln135_4_reg_511_pp0_iter42_reg;
reg   [0:0] or_ln135_4_reg_511_pp0_iter43_reg;
reg   [0:0] or_ln135_4_reg_511_pp0_iter44_reg;
reg   [0:0] or_ln135_4_reg_511_pp0_iter45_reg;
reg   [0:0] or_ln135_4_reg_511_pp0_iter46_reg;
reg   [0:0] or_ln135_4_reg_511_pp0_iter47_reg;
reg   [0:0] or_ln135_4_reg_511_pp0_iter48_reg;
reg   [0:0] or_ln135_4_reg_511_pp0_iter49_reg;
reg   [0:0] or_ln135_4_reg_511_pp0_iter50_reg;
reg   [0:0] or_ln135_4_reg_511_pp0_iter51_reg;
reg   [0:0] or_ln135_4_reg_511_pp0_iter52_reg;
reg   [0:0] or_ln135_4_reg_511_pp0_iter53_reg;
reg   [41:0] trunc_ln4_reg_515;
wire   [0:0] and_ln155_fu_412_p2;
reg   [0:0] and_ln155_reg_520;
reg   [0:0] and_ln155_reg_520_pp0_iter38_reg;
reg   [0:0] and_ln155_reg_520_pp0_iter39_reg;
reg   [0:0] and_ln155_reg_520_pp0_iter40_reg;
reg   [0:0] and_ln155_reg_520_pp0_iter41_reg;
reg   [0:0] and_ln155_reg_520_pp0_iter42_reg;
reg   [0:0] and_ln155_reg_520_pp0_iter43_reg;
reg   [0:0] and_ln155_reg_520_pp0_iter44_reg;
reg   [0:0] and_ln155_reg_520_pp0_iter45_reg;
reg   [0:0] and_ln155_reg_520_pp0_iter46_reg;
reg   [0:0] and_ln155_reg_520_pp0_iter47_reg;
reg   [0:0] and_ln155_reg_520_pp0_iter48_reg;
reg   [0:0] and_ln155_reg_520_pp0_iter49_reg;
reg   [0:0] and_ln155_reg_520_pp0_iter50_reg;
reg   [0:0] and_ln155_reg_520_pp0_iter51_reg;
reg   [0:0] and_ln155_reg_520_pp0_iter52_reg;
reg   [0:0] and_ln155_reg_520_pp0_iter53_reg;
wire   [31:0] grp_exp_core_32_16_50_s_fu_161_ap_return;
reg   [31:0] exp_r_V_reg_525;
reg    ap_block_pp0_stage0_subdone;
wire    grp_log_67_17_s_fu_144_ap_start;
wire    grp_log_67_17_s_fu_144_ap_done;
wire    grp_log_67_17_s_fu_144_ap_idle;
wire    grp_log_67_17_s_fu_144_ap_ready;
wire   [66:0] grp_log_67_17_s_fu_144_x_V;
wire   [66:0] grp_log_67_17_s_fu_144_ap_return;
wire    grp_log_67_17_s_fu_144_ap_ext_blocking_n;
wire    grp_log_67_17_s_fu_144_ap_str_blocking_n;
wire    grp_log_67_17_s_fu_144_ap_int_blocking_n;
wire    grp_exp_core_32_16_50_s_fu_161_ap_start;
wire    grp_exp_core_32_16_50_s_fu_161_ap_done;
wire    grp_exp_core_32_16_50_s_fu_161_ap_idle;
wire    grp_exp_core_32_16_50_s_fu_161_ap_ready;
wire    grp_exp_core_32_16_50_s_fu_161_ap_ext_blocking_n;
wire    grp_exp_core_32_16_50_s_fu_161_ap_str_blocking_n;
wire    grp_exp_core_32_16_50_s_fu_161_ap_int_blocking_n;
wire   [0:0] ap_phi_reg_pp0_iter0_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter1_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter2_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter3_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter4_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter5_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter6_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter7_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter8_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter9_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter10_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter11_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter12_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter13_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter14_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter15_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter16_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter17_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter18_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter19_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter20_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter21_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter22_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter23_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter24_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter25_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter26_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter27_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter28_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter29_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter30_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter31_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter32_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter33_r_is_neg_1_reg_98;
reg   [0:0] ap_phi_reg_pp0_iter34_r_is_neg_1_reg_98;
reg   [31:0] ap_phi_mux_r_V_2_phi_fu_114_p4;
reg   [31:0] ap_phi_reg_pp0_iter54_r_V_2_reg_110;
wire   [31:0] ap_phi_reg_pp0_iter0_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter1_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter2_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter3_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter4_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter5_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter6_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter7_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter8_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter9_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter10_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter11_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter12_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter13_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter14_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter15_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter16_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter17_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter18_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter19_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter20_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter21_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter22_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter23_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter24_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter25_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter26_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter27_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter28_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter29_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter30_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter31_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter32_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter33_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter34_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter35_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter36_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter37_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter38_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter39_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter40_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter41_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter42_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter43_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter44_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter45_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter46_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter47_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter48_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter49_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter50_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter51_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter52_r_V_2_reg_110;
reg   [31:0] ap_phi_reg_pp0_iter53_r_V_2_reg_110;
reg   [31:0] ap_phi_mux_UnifiedRetVal_phi_fu_126_p12;
wire   [31:0] ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter16_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter17_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter18_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter19_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter20_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter23_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter24_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter26_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter27_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter28_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter29_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter30_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter31_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter32_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter33_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter35_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter36_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter37_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter38_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter39_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter40_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter41_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter42_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter43_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter44_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter45_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter46_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter47_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter48_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter49_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter50_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter51_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter52_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter53_UnifiedRetVal_reg_121;
reg   [31:0] ap_phi_reg_pp0_iter54_UnifiedRetVal_reg_121;
reg   [31:0] p_Result_10_fu_438_p4;
wire   [0:0] icmp_ln1499_fu_426_p2;
wire   [31:0] select_ln174_fu_418_p3;
reg    grp_log_67_17_s_fu_144_ap_start_reg;
reg    ap_predicate_op70_call_state2_state1;
reg    grp_exp_core_32_16_50_s_fu_161_ap_start_reg;
reg    ap_predicate_op140_call_state39_state38;
wire   [15:0] trunc_ln612_fu_174_p1;
wire  signed [31:0] icmp_ln1498_fu_184_p0;
wire  signed [31:0] p_Result_7_fu_190_p1;
wire  signed [32:0] x_e_1_V_fu_198_p1;
wire   [32:0] xs_V_1_fu_201_p2;
reg   [32:0] p_Result_9_fu_207_p4;
wire   [32:0] select_ln178_fu_217_p3;
wire   [17:0] trunc_ln84_fu_237_p1;
wire   [0:0] tmp_57_fu_246_p3;
wire   [0:0] icmp_ln84_fu_240_p2;
wire   [18:0] grp_fu_265_p1;
wire  signed [87:0] sext_ln1118_fu_279_p1;
wire   [0:0] p_Result_s_fu_282_p3;
wire   [0:0] p_Result_1_fu_295_p3;
wire   [0:0] p_Result_2_fu_308_p3;
wire   [0:0] p_Result_3_fu_321_p3;
wire   [0:0] p_Result_4_fu_334_p3;
wire   [0:0] p_Result_5_fu_347_p3;
wire   [0:0] xor_ln135_4_fu_342_p2;
wire   [0:0] xor_ln135_2_fu_316_p2;
wire   [0:0] or_ln135_fu_360_p2;
wire   [0:0] xor_ln135_3_fu_329_p2;
wire   [0:0] xor_ln135_fu_290_p2;
wire   [0:0] xor_ln135_5_fu_355_p2;
wire   [0:0] or_ln135_2_fu_372_p2;
wire   [0:0] xor_ln135_1_fu_303_p2;
wire   [0:0] or_ln135_3_fu_378_p2;
wire   [0:0] or_ln135_1_fu_366_p2;
wire   [0:0] tmp_59_fu_399_p3;
wire   [0:0] xor_ln155_fu_406_p2;
wire   [31:0] r_V_3_fu_432_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to53;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [73:0] grp_fu_265_p10;
reg    ap_condition_632;
reg    ap_condition_509;
reg    ap_condition_845;
reg    ap_condition_933;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 grp_log_67_17_s_fu_144_ap_start_reg = 1'b0;
#0 grp_exp_core_32_16_50_s_fu_161_ap_start_reg = 1'b0;
end

monte_sim_dev_log_67_17_s grp_log_67_17_s_fu_144(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_log_67_17_s_fu_144_ap_start),
    .ap_done(grp_log_67_17_s_fu_144_ap_done),
    .ap_idle(grp_log_67_17_s_fu_144_ap_idle),
    .ap_ready(grp_log_67_17_s_fu_144_ap_ready),
    .x_V(grp_log_67_17_s_fu_144_x_V),
    .ap_return(grp_log_67_17_s_fu_144_ap_return),
    .ap_ext_blocking_n(grp_log_67_17_s_fu_144_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_log_67_17_s_fu_144_ap_str_blocking_n),
    .ap_int_blocking_n(grp_log_67_17_s_fu_144_ap_int_blocking_n)
);

monte_sim_dev_exp_core_32_16_50_s grp_exp_core_32_16_50_s_fu_161(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_core_32_16_50_s_fu_161_ap_start),
    .ap_done(grp_exp_core_32_16_50_s_fu_161_ap_done),
    .ap_idle(grp_exp_core_32_16_50_s_fu_161_ap_idle),
    .ap_ready(grp_exp_core_32_16_50_s_fu_161_ap_ready),
    .x_V(trunc_ln4_reg_515),
    .ap_return(grp_exp_core_32_16_50_s_fu_161_ap_return),
    .ap_ext_blocking_n(grp_exp_core_32_16_50_s_fu_161_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_exp_core_32_16_50_s_fu_161_ap_str_blocking_n),
    .ap_int_blocking_n(grp_exp_core_32_16_50_s_fu_161_ap_int_blocking_n)
);

monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 56 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 74 ))
monte_sim_dev_mul_56s_19ns_74_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ln_x_s_V_reg_474),
    .din1(grp_fu_265_p1),
    .ce(1'b1),
    .dout(grp_fu_265_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_core_32_16_50_s_fu_161_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_predicate_op140_call_state39_state38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
            grp_exp_core_32_16_50_s_fu_161_ap_start_reg <= 1'b1;
        end else if ((grp_exp_core_32_16_50_s_fu_161_ap_ready == 1'b1)) begin
            grp_exp_core_32_16_50_s_fu_161_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_log_67_17_s_fu_144_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_predicate_op70_call_state2_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_log_67_17_s_fu_144_ap_start_reg <= 1'b1;
        end else if ((grp_log_67_17_s_fu_144_ap_ready == 1'b1)) begin
            grp_log_67_17_s_fu_144_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1498_fu_184_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((p_Result_7_fu_190_p3 == 1'd1) & (icmp_ln1498_fu_184_p2 == 1'd0) & (icmp_ln63_fu_178_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_121 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_121;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_632)) begin
        if (((p_Result_7_reg_469 == 1'd0) & (icmp_ln1498_reg_465 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_r_is_neg_1_reg_98 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter1_r_is_neg_1_reg_98;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        if ((1'b1 == ap_condition_509)) begin
            ap_phi_reg_pp0_iter34_r_is_neg_1_reg_98 <= and_ln84_fu_253_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter34_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter33_r_is_neg_1_reg_98;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        if ((1'b1 == ap_condition_845)) begin
            ap_phi_reg_pp0_iter38_r_V_2_reg_110 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter38_r_V_2_reg_110 <= ap_phi_reg_pp0_iter37_r_V_2_reg_110;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter53 == 1'b1))) begin
        if ((1'b1 == ap_condition_933)) begin
            ap_phi_reg_pp0_iter54_UnifiedRetVal_reg_121 <= 32'd2147483648;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter54_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter53_UnifiedRetVal_reg_121;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((p_Result_7_reg_469_pp0_iter36_reg == 1'd0) & (icmp_ln1498_reg_465_pp0_iter36_reg == 1'd0)) | ((icmp_ln1498_reg_465_pp0_iter36_reg == 1'd0) & (icmp_ln63_reg_461_pp0_iter36_reg == 1'd1))))) begin
        and_ln155_reg_520 <= and_ln155_fu_412_p2;
        or_ln135_4_reg_511 <= or_ln135_4_fu_384_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln155_reg_520_pp0_iter38_reg <= and_ln155_reg_520;
        and_ln155_reg_520_pp0_iter39_reg <= and_ln155_reg_520_pp0_iter38_reg;
        and_ln155_reg_520_pp0_iter40_reg <= and_ln155_reg_520_pp0_iter39_reg;
        and_ln155_reg_520_pp0_iter41_reg <= and_ln155_reg_520_pp0_iter40_reg;
        and_ln155_reg_520_pp0_iter42_reg <= and_ln155_reg_520_pp0_iter41_reg;
        and_ln155_reg_520_pp0_iter43_reg <= and_ln155_reg_520_pp0_iter42_reg;
        and_ln155_reg_520_pp0_iter44_reg <= and_ln155_reg_520_pp0_iter43_reg;
        and_ln155_reg_520_pp0_iter45_reg <= and_ln155_reg_520_pp0_iter44_reg;
        and_ln155_reg_520_pp0_iter46_reg <= and_ln155_reg_520_pp0_iter45_reg;
        and_ln155_reg_520_pp0_iter47_reg <= and_ln155_reg_520_pp0_iter46_reg;
        and_ln155_reg_520_pp0_iter48_reg <= and_ln155_reg_520_pp0_iter47_reg;
        and_ln155_reg_520_pp0_iter49_reg <= and_ln155_reg_520_pp0_iter48_reg;
        and_ln155_reg_520_pp0_iter50_reg <= and_ln155_reg_520_pp0_iter49_reg;
        and_ln155_reg_520_pp0_iter51_reg <= and_ln155_reg_520_pp0_iter50_reg;
        and_ln155_reg_520_pp0_iter52_reg <= and_ln155_reg_520_pp0_iter51_reg;
        and_ln155_reg_520_pp0_iter53_reg <= and_ln155_reg_520_pp0_iter52_reg;
        icmp_ln1498_reg_465_pp0_iter10_reg <= icmp_ln1498_reg_465_pp0_iter9_reg;
        icmp_ln1498_reg_465_pp0_iter11_reg <= icmp_ln1498_reg_465_pp0_iter10_reg;
        icmp_ln1498_reg_465_pp0_iter12_reg <= icmp_ln1498_reg_465_pp0_iter11_reg;
        icmp_ln1498_reg_465_pp0_iter13_reg <= icmp_ln1498_reg_465_pp0_iter12_reg;
        icmp_ln1498_reg_465_pp0_iter14_reg <= icmp_ln1498_reg_465_pp0_iter13_reg;
        icmp_ln1498_reg_465_pp0_iter15_reg <= icmp_ln1498_reg_465_pp0_iter14_reg;
        icmp_ln1498_reg_465_pp0_iter16_reg <= icmp_ln1498_reg_465_pp0_iter15_reg;
        icmp_ln1498_reg_465_pp0_iter17_reg <= icmp_ln1498_reg_465_pp0_iter16_reg;
        icmp_ln1498_reg_465_pp0_iter18_reg <= icmp_ln1498_reg_465_pp0_iter17_reg;
        icmp_ln1498_reg_465_pp0_iter19_reg <= icmp_ln1498_reg_465_pp0_iter18_reg;
        icmp_ln1498_reg_465_pp0_iter20_reg <= icmp_ln1498_reg_465_pp0_iter19_reg;
        icmp_ln1498_reg_465_pp0_iter21_reg <= icmp_ln1498_reg_465_pp0_iter20_reg;
        icmp_ln1498_reg_465_pp0_iter22_reg <= icmp_ln1498_reg_465_pp0_iter21_reg;
        icmp_ln1498_reg_465_pp0_iter23_reg <= icmp_ln1498_reg_465_pp0_iter22_reg;
        icmp_ln1498_reg_465_pp0_iter24_reg <= icmp_ln1498_reg_465_pp0_iter23_reg;
        icmp_ln1498_reg_465_pp0_iter25_reg <= icmp_ln1498_reg_465_pp0_iter24_reg;
        icmp_ln1498_reg_465_pp0_iter26_reg <= icmp_ln1498_reg_465_pp0_iter25_reg;
        icmp_ln1498_reg_465_pp0_iter27_reg <= icmp_ln1498_reg_465_pp0_iter26_reg;
        icmp_ln1498_reg_465_pp0_iter28_reg <= icmp_ln1498_reg_465_pp0_iter27_reg;
        icmp_ln1498_reg_465_pp0_iter29_reg <= icmp_ln1498_reg_465_pp0_iter28_reg;
        icmp_ln1498_reg_465_pp0_iter2_reg <= icmp_ln1498_reg_465_pp0_iter1_reg;
        icmp_ln1498_reg_465_pp0_iter30_reg <= icmp_ln1498_reg_465_pp0_iter29_reg;
        icmp_ln1498_reg_465_pp0_iter31_reg <= icmp_ln1498_reg_465_pp0_iter30_reg;
        icmp_ln1498_reg_465_pp0_iter32_reg <= icmp_ln1498_reg_465_pp0_iter31_reg;
        icmp_ln1498_reg_465_pp0_iter33_reg <= icmp_ln1498_reg_465_pp0_iter32_reg;
        icmp_ln1498_reg_465_pp0_iter34_reg <= icmp_ln1498_reg_465_pp0_iter33_reg;
        icmp_ln1498_reg_465_pp0_iter35_reg <= icmp_ln1498_reg_465_pp0_iter34_reg;
        icmp_ln1498_reg_465_pp0_iter36_reg <= icmp_ln1498_reg_465_pp0_iter35_reg;
        icmp_ln1498_reg_465_pp0_iter37_reg <= icmp_ln1498_reg_465_pp0_iter36_reg;
        icmp_ln1498_reg_465_pp0_iter38_reg <= icmp_ln1498_reg_465_pp0_iter37_reg;
        icmp_ln1498_reg_465_pp0_iter39_reg <= icmp_ln1498_reg_465_pp0_iter38_reg;
        icmp_ln1498_reg_465_pp0_iter3_reg <= icmp_ln1498_reg_465_pp0_iter2_reg;
        icmp_ln1498_reg_465_pp0_iter40_reg <= icmp_ln1498_reg_465_pp0_iter39_reg;
        icmp_ln1498_reg_465_pp0_iter41_reg <= icmp_ln1498_reg_465_pp0_iter40_reg;
        icmp_ln1498_reg_465_pp0_iter42_reg <= icmp_ln1498_reg_465_pp0_iter41_reg;
        icmp_ln1498_reg_465_pp0_iter43_reg <= icmp_ln1498_reg_465_pp0_iter42_reg;
        icmp_ln1498_reg_465_pp0_iter44_reg <= icmp_ln1498_reg_465_pp0_iter43_reg;
        icmp_ln1498_reg_465_pp0_iter45_reg <= icmp_ln1498_reg_465_pp0_iter44_reg;
        icmp_ln1498_reg_465_pp0_iter46_reg <= icmp_ln1498_reg_465_pp0_iter45_reg;
        icmp_ln1498_reg_465_pp0_iter47_reg <= icmp_ln1498_reg_465_pp0_iter46_reg;
        icmp_ln1498_reg_465_pp0_iter48_reg <= icmp_ln1498_reg_465_pp0_iter47_reg;
        icmp_ln1498_reg_465_pp0_iter49_reg <= icmp_ln1498_reg_465_pp0_iter48_reg;
        icmp_ln1498_reg_465_pp0_iter4_reg <= icmp_ln1498_reg_465_pp0_iter3_reg;
        icmp_ln1498_reg_465_pp0_iter50_reg <= icmp_ln1498_reg_465_pp0_iter49_reg;
        icmp_ln1498_reg_465_pp0_iter51_reg <= icmp_ln1498_reg_465_pp0_iter50_reg;
        icmp_ln1498_reg_465_pp0_iter52_reg <= icmp_ln1498_reg_465_pp0_iter51_reg;
        icmp_ln1498_reg_465_pp0_iter53_reg <= icmp_ln1498_reg_465_pp0_iter52_reg;
        icmp_ln1498_reg_465_pp0_iter5_reg <= icmp_ln1498_reg_465_pp0_iter4_reg;
        icmp_ln1498_reg_465_pp0_iter6_reg <= icmp_ln1498_reg_465_pp0_iter5_reg;
        icmp_ln1498_reg_465_pp0_iter7_reg <= icmp_ln1498_reg_465_pp0_iter6_reg;
        icmp_ln1498_reg_465_pp0_iter8_reg <= icmp_ln1498_reg_465_pp0_iter7_reg;
        icmp_ln1498_reg_465_pp0_iter9_reg <= icmp_ln1498_reg_465_pp0_iter8_reg;
        icmp_ln63_reg_461_pp0_iter10_reg <= icmp_ln63_reg_461_pp0_iter9_reg;
        icmp_ln63_reg_461_pp0_iter11_reg <= icmp_ln63_reg_461_pp0_iter10_reg;
        icmp_ln63_reg_461_pp0_iter12_reg <= icmp_ln63_reg_461_pp0_iter11_reg;
        icmp_ln63_reg_461_pp0_iter13_reg <= icmp_ln63_reg_461_pp0_iter12_reg;
        icmp_ln63_reg_461_pp0_iter14_reg <= icmp_ln63_reg_461_pp0_iter13_reg;
        icmp_ln63_reg_461_pp0_iter15_reg <= icmp_ln63_reg_461_pp0_iter14_reg;
        icmp_ln63_reg_461_pp0_iter16_reg <= icmp_ln63_reg_461_pp0_iter15_reg;
        icmp_ln63_reg_461_pp0_iter17_reg <= icmp_ln63_reg_461_pp0_iter16_reg;
        icmp_ln63_reg_461_pp0_iter18_reg <= icmp_ln63_reg_461_pp0_iter17_reg;
        icmp_ln63_reg_461_pp0_iter19_reg <= icmp_ln63_reg_461_pp0_iter18_reg;
        icmp_ln63_reg_461_pp0_iter20_reg <= icmp_ln63_reg_461_pp0_iter19_reg;
        icmp_ln63_reg_461_pp0_iter21_reg <= icmp_ln63_reg_461_pp0_iter20_reg;
        icmp_ln63_reg_461_pp0_iter22_reg <= icmp_ln63_reg_461_pp0_iter21_reg;
        icmp_ln63_reg_461_pp0_iter23_reg <= icmp_ln63_reg_461_pp0_iter22_reg;
        icmp_ln63_reg_461_pp0_iter24_reg <= icmp_ln63_reg_461_pp0_iter23_reg;
        icmp_ln63_reg_461_pp0_iter25_reg <= icmp_ln63_reg_461_pp0_iter24_reg;
        icmp_ln63_reg_461_pp0_iter26_reg <= icmp_ln63_reg_461_pp0_iter25_reg;
        icmp_ln63_reg_461_pp0_iter27_reg <= icmp_ln63_reg_461_pp0_iter26_reg;
        icmp_ln63_reg_461_pp0_iter28_reg <= icmp_ln63_reg_461_pp0_iter27_reg;
        icmp_ln63_reg_461_pp0_iter29_reg <= icmp_ln63_reg_461_pp0_iter28_reg;
        icmp_ln63_reg_461_pp0_iter2_reg <= icmp_ln63_reg_461_pp0_iter1_reg;
        icmp_ln63_reg_461_pp0_iter30_reg <= icmp_ln63_reg_461_pp0_iter29_reg;
        icmp_ln63_reg_461_pp0_iter31_reg <= icmp_ln63_reg_461_pp0_iter30_reg;
        icmp_ln63_reg_461_pp0_iter32_reg <= icmp_ln63_reg_461_pp0_iter31_reg;
        icmp_ln63_reg_461_pp0_iter33_reg <= icmp_ln63_reg_461_pp0_iter32_reg;
        icmp_ln63_reg_461_pp0_iter34_reg <= icmp_ln63_reg_461_pp0_iter33_reg;
        icmp_ln63_reg_461_pp0_iter35_reg <= icmp_ln63_reg_461_pp0_iter34_reg;
        icmp_ln63_reg_461_pp0_iter36_reg <= icmp_ln63_reg_461_pp0_iter35_reg;
        icmp_ln63_reg_461_pp0_iter37_reg <= icmp_ln63_reg_461_pp0_iter36_reg;
        icmp_ln63_reg_461_pp0_iter38_reg <= icmp_ln63_reg_461_pp0_iter37_reg;
        icmp_ln63_reg_461_pp0_iter39_reg <= icmp_ln63_reg_461_pp0_iter38_reg;
        icmp_ln63_reg_461_pp0_iter3_reg <= icmp_ln63_reg_461_pp0_iter2_reg;
        icmp_ln63_reg_461_pp0_iter40_reg <= icmp_ln63_reg_461_pp0_iter39_reg;
        icmp_ln63_reg_461_pp0_iter41_reg <= icmp_ln63_reg_461_pp0_iter40_reg;
        icmp_ln63_reg_461_pp0_iter42_reg <= icmp_ln63_reg_461_pp0_iter41_reg;
        icmp_ln63_reg_461_pp0_iter43_reg <= icmp_ln63_reg_461_pp0_iter42_reg;
        icmp_ln63_reg_461_pp0_iter44_reg <= icmp_ln63_reg_461_pp0_iter43_reg;
        icmp_ln63_reg_461_pp0_iter45_reg <= icmp_ln63_reg_461_pp0_iter44_reg;
        icmp_ln63_reg_461_pp0_iter46_reg <= icmp_ln63_reg_461_pp0_iter45_reg;
        icmp_ln63_reg_461_pp0_iter47_reg <= icmp_ln63_reg_461_pp0_iter46_reg;
        icmp_ln63_reg_461_pp0_iter48_reg <= icmp_ln63_reg_461_pp0_iter47_reg;
        icmp_ln63_reg_461_pp0_iter49_reg <= icmp_ln63_reg_461_pp0_iter48_reg;
        icmp_ln63_reg_461_pp0_iter4_reg <= icmp_ln63_reg_461_pp0_iter3_reg;
        icmp_ln63_reg_461_pp0_iter50_reg <= icmp_ln63_reg_461_pp0_iter49_reg;
        icmp_ln63_reg_461_pp0_iter51_reg <= icmp_ln63_reg_461_pp0_iter50_reg;
        icmp_ln63_reg_461_pp0_iter52_reg <= icmp_ln63_reg_461_pp0_iter51_reg;
        icmp_ln63_reg_461_pp0_iter53_reg <= icmp_ln63_reg_461_pp0_iter52_reg;
        icmp_ln63_reg_461_pp0_iter5_reg <= icmp_ln63_reg_461_pp0_iter4_reg;
        icmp_ln63_reg_461_pp0_iter6_reg <= icmp_ln63_reg_461_pp0_iter5_reg;
        icmp_ln63_reg_461_pp0_iter7_reg <= icmp_ln63_reg_461_pp0_iter6_reg;
        icmp_ln63_reg_461_pp0_iter8_reg <= icmp_ln63_reg_461_pp0_iter7_reg;
        icmp_ln63_reg_461_pp0_iter9_reg <= icmp_ln63_reg_461_pp0_iter8_reg;
        or_ln135_4_reg_511_pp0_iter38_reg <= or_ln135_4_reg_511;
        or_ln135_4_reg_511_pp0_iter39_reg <= or_ln135_4_reg_511_pp0_iter38_reg;
        or_ln135_4_reg_511_pp0_iter40_reg <= or_ln135_4_reg_511_pp0_iter39_reg;
        or_ln135_4_reg_511_pp0_iter41_reg <= or_ln135_4_reg_511_pp0_iter40_reg;
        or_ln135_4_reg_511_pp0_iter42_reg <= or_ln135_4_reg_511_pp0_iter41_reg;
        or_ln135_4_reg_511_pp0_iter43_reg <= or_ln135_4_reg_511_pp0_iter42_reg;
        or_ln135_4_reg_511_pp0_iter44_reg <= or_ln135_4_reg_511_pp0_iter43_reg;
        or_ln135_4_reg_511_pp0_iter45_reg <= or_ln135_4_reg_511_pp0_iter44_reg;
        or_ln135_4_reg_511_pp0_iter46_reg <= or_ln135_4_reg_511_pp0_iter45_reg;
        or_ln135_4_reg_511_pp0_iter47_reg <= or_ln135_4_reg_511_pp0_iter46_reg;
        or_ln135_4_reg_511_pp0_iter48_reg <= or_ln135_4_reg_511_pp0_iter47_reg;
        or_ln135_4_reg_511_pp0_iter49_reg <= or_ln135_4_reg_511_pp0_iter48_reg;
        or_ln135_4_reg_511_pp0_iter50_reg <= or_ln135_4_reg_511_pp0_iter49_reg;
        or_ln135_4_reg_511_pp0_iter51_reg <= or_ln135_4_reg_511_pp0_iter50_reg;
        or_ln135_4_reg_511_pp0_iter52_reg <= or_ln135_4_reg_511_pp0_iter51_reg;
        or_ln135_4_reg_511_pp0_iter53_reg <= or_ln135_4_reg_511_pp0_iter52_reg;
        p_Result_7_reg_469_pp0_iter10_reg <= p_Result_7_reg_469_pp0_iter9_reg;
        p_Result_7_reg_469_pp0_iter11_reg <= p_Result_7_reg_469_pp0_iter10_reg;
        p_Result_7_reg_469_pp0_iter12_reg <= p_Result_7_reg_469_pp0_iter11_reg;
        p_Result_7_reg_469_pp0_iter13_reg <= p_Result_7_reg_469_pp0_iter12_reg;
        p_Result_7_reg_469_pp0_iter14_reg <= p_Result_7_reg_469_pp0_iter13_reg;
        p_Result_7_reg_469_pp0_iter15_reg <= p_Result_7_reg_469_pp0_iter14_reg;
        p_Result_7_reg_469_pp0_iter16_reg <= p_Result_7_reg_469_pp0_iter15_reg;
        p_Result_7_reg_469_pp0_iter17_reg <= p_Result_7_reg_469_pp0_iter16_reg;
        p_Result_7_reg_469_pp0_iter18_reg <= p_Result_7_reg_469_pp0_iter17_reg;
        p_Result_7_reg_469_pp0_iter19_reg <= p_Result_7_reg_469_pp0_iter18_reg;
        p_Result_7_reg_469_pp0_iter20_reg <= p_Result_7_reg_469_pp0_iter19_reg;
        p_Result_7_reg_469_pp0_iter21_reg <= p_Result_7_reg_469_pp0_iter20_reg;
        p_Result_7_reg_469_pp0_iter22_reg <= p_Result_7_reg_469_pp0_iter21_reg;
        p_Result_7_reg_469_pp0_iter23_reg <= p_Result_7_reg_469_pp0_iter22_reg;
        p_Result_7_reg_469_pp0_iter24_reg <= p_Result_7_reg_469_pp0_iter23_reg;
        p_Result_7_reg_469_pp0_iter25_reg <= p_Result_7_reg_469_pp0_iter24_reg;
        p_Result_7_reg_469_pp0_iter26_reg <= p_Result_7_reg_469_pp0_iter25_reg;
        p_Result_7_reg_469_pp0_iter27_reg <= p_Result_7_reg_469_pp0_iter26_reg;
        p_Result_7_reg_469_pp0_iter28_reg <= p_Result_7_reg_469_pp0_iter27_reg;
        p_Result_7_reg_469_pp0_iter29_reg <= p_Result_7_reg_469_pp0_iter28_reg;
        p_Result_7_reg_469_pp0_iter2_reg <= p_Result_7_reg_469_pp0_iter1_reg;
        p_Result_7_reg_469_pp0_iter30_reg <= p_Result_7_reg_469_pp0_iter29_reg;
        p_Result_7_reg_469_pp0_iter31_reg <= p_Result_7_reg_469_pp0_iter30_reg;
        p_Result_7_reg_469_pp0_iter32_reg <= p_Result_7_reg_469_pp0_iter31_reg;
        p_Result_7_reg_469_pp0_iter33_reg <= p_Result_7_reg_469_pp0_iter32_reg;
        p_Result_7_reg_469_pp0_iter34_reg <= p_Result_7_reg_469_pp0_iter33_reg;
        p_Result_7_reg_469_pp0_iter35_reg <= p_Result_7_reg_469_pp0_iter34_reg;
        p_Result_7_reg_469_pp0_iter36_reg <= p_Result_7_reg_469_pp0_iter35_reg;
        p_Result_7_reg_469_pp0_iter37_reg <= p_Result_7_reg_469_pp0_iter36_reg;
        p_Result_7_reg_469_pp0_iter38_reg <= p_Result_7_reg_469_pp0_iter37_reg;
        p_Result_7_reg_469_pp0_iter39_reg <= p_Result_7_reg_469_pp0_iter38_reg;
        p_Result_7_reg_469_pp0_iter3_reg <= p_Result_7_reg_469_pp0_iter2_reg;
        p_Result_7_reg_469_pp0_iter40_reg <= p_Result_7_reg_469_pp0_iter39_reg;
        p_Result_7_reg_469_pp0_iter41_reg <= p_Result_7_reg_469_pp0_iter40_reg;
        p_Result_7_reg_469_pp0_iter42_reg <= p_Result_7_reg_469_pp0_iter41_reg;
        p_Result_7_reg_469_pp0_iter43_reg <= p_Result_7_reg_469_pp0_iter42_reg;
        p_Result_7_reg_469_pp0_iter44_reg <= p_Result_7_reg_469_pp0_iter43_reg;
        p_Result_7_reg_469_pp0_iter45_reg <= p_Result_7_reg_469_pp0_iter44_reg;
        p_Result_7_reg_469_pp0_iter46_reg <= p_Result_7_reg_469_pp0_iter45_reg;
        p_Result_7_reg_469_pp0_iter47_reg <= p_Result_7_reg_469_pp0_iter46_reg;
        p_Result_7_reg_469_pp0_iter48_reg <= p_Result_7_reg_469_pp0_iter47_reg;
        p_Result_7_reg_469_pp0_iter49_reg <= p_Result_7_reg_469_pp0_iter48_reg;
        p_Result_7_reg_469_pp0_iter4_reg <= p_Result_7_reg_469_pp0_iter3_reg;
        p_Result_7_reg_469_pp0_iter50_reg <= p_Result_7_reg_469_pp0_iter49_reg;
        p_Result_7_reg_469_pp0_iter51_reg <= p_Result_7_reg_469_pp0_iter50_reg;
        p_Result_7_reg_469_pp0_iter52_reg <= p_Result_7_reg_469_pp0_iter51_reg;
        p_Result_7_reg_469_pp0_iter53_reg <= p_Result_7_reg_469_pp0_iter52_reg;
        p_Result_7_reg_469_pp0_iter5_reg <= p_Result_7_reg_469_pp0_iter4_reg;
        p_Result_7_reg_469_pp0_iter6_reg <= p_Result_7_reg_469_pp0_iter5_reg;
        p_Result_7_reg_469_pp0_iter7_reg <= p_Result_7_reg_469_pp0_iter6_reg;
        p_Result_7_reg_469_pp0_iter8_reg <= p_Result_7_reg_469_pp0_iter7_reg;
        p_Result_7_reg_469_pp0_iter9_reg <= p_Result_7_reg_469_pp0_iter8_reg;
        r_is_neg_1_reg_98_pp0_iter35_reg <= r_is_neg_1_reg_98;
        r_is_neg_1_reg_98_pp0_iter36_reg <= r_is_neg_1_reg_98_pp0_iter35_reg;
        r_is_neg_1_reg_98_pp0_iter37_reg <= r_is_neg_1_reg_98_pp0_iter36_reg;
        r_is_neg_1_reg_98_pp0_iter38_reg <= r_is_neg_1_reg_98_pp0_iter37_reg;
        r_is_neg_1_reg_98_pp0_iter39_reg <= r_is_neg_1_reg_98_pp0_iter38_reg;
        r_is_neg_1_reg_98_pp0_iter40_reg <= r_is_neg_1_reg_98_pp0_iter39_reg;
        r_is_neg_1_reg_98_pp0_iter41_reg <= r_is_neg_1_reg_98_pp0_iter40_reg;
        r_is_neg_1_reg_98_pp0_iter42_reg <= r_is_neg_1_reg_98_pp0_iter41_reg;
        r_is_neg_1_reg_98_pp0_iter43_reg <= r_is_neg_1_reg_98_pp0_iter42_reg;
        r_is_neg_1_reg_98_pp0_iter44_reg <= r_is_neg_1_reg_98_pp0_iter43_reg;
        r_is_neg_1_reg_98_pp0_iter45_reg <= r_is_neg_1_reg_98_pp0_iter44_reg;
        r_is_neg_1_reg_98_pp0_iter46_reg <= r_is_neg_1_reg_98_pp0_iter45_reg;
        r_is_neg_1_reg_98_pp0_iter47_reg <= r_is_neg_1_reg_98_pp0_iter46_reg;
        r_is_neg_1_reg_98_pp0_iter48_reg <= r_is_neg_1_reg_98_pp0_iter47_reg;
        r_is_neg_1_reg_98_pp0_iter49_reg <= r_is_neg_1_reg_98_pp0_iter48_reg;
        r_is_neg_1_reg_98_pp0_iter50_reg <= r_is_neg_1_reg_98_pp0_iter49_reg;
        r_is_neg_1_reg_98_pp0_iter51_reg <= r_is_neg_1_reg_98_pp0_iter50_reg;
        r_is_neg_1_reg_98_pp0_iter52_reg <= r_is_neg_1_reg_98_pp0_iter51_reg;
        r_is_neg_1_reg_98_pp0_iter53_reg <= r_is_neg_1_reg_98_pp0_iter52_reg;
        y_V_read_reg_449_pp0_iter10_reg <= y_V_read_reg_449_pp0_iter9_reg;
        y_V_read_reg_449_pp0_iter11_reg <= y_V_read_reg_449_pp0_iter10_reg;
        y_V_read_reg_449_pp0_iter12_reg <= y_V_read_reg_449_pp0_iter11_reg;
        y_V_read_reg_449_pp0_iter13_reg <= y_V_read_reg_449_pp0_iter12_reg;
        y_V_read_reg_449_pp0_iter14_reg <= y_V_read_reg_449_pp0_iter13_reg;
        y_V_read_reg_449_pp0_iter15_reg <= y_V_read_reg_449_pp0_iter14_reg;
        y_V_read_reg_449_pp0_iter16_reg <= y_V_read_reg_449_pp0_iter15_reg;
        y_V_read_reg_449_pp0_iter17_reg <= y_V_read_reg_449_pp0_iter16_reg;
        y_V_read_reg_449_pp0_iter18_reg <= y_V_read_reg_449_pp0_iter17_reg;
        y_V_read_reg_449_pp0_iter19_reg <= y_V_read_reg_449_pp0_iter18_reg;
        y_V_read_reg_449_pp0_iter20_reg <= y_V_read_reg_449_pp0_iter19_reg;
        y_V_read_reg_449_pp0_iter21_reg <= y_V_read_reg_449_pp0_iter20_reg;
        y_V_read_reg_449_pp0_iter22_reg <= y_V_read_reg_449_pp0_iter21_reg;
        y_V_read_reg_449_pp0_iter23_reg <= y_V_read_reg_449_pp0_iter22_reg;
        y_V_read_reg_449_pp0_iter24_reg <= y_V_read_reg_449_pp0_iter23_reg;
        y_V_read_reg_449_pp0_iter25_reg <= y_V_read_reg_449_pp0_iter24_reg;
        y_V_read_reg_449_pp0_iter26_reg <= y_V_read_reg_449_pp0_iter25_reg;
        y_V_read_reg_449_pp0_iter27_reg <= y_V_read_reg_449_pp0_iter26_reg;
        y_V_read_reg_449_pp0_iter28_reg <= y_V_read_reg_449_pp0_iter27_reg;
        y_V_read_reg_449_pp0_iter29_reg <= y_V_read_reg_449_pp0_iter28_reg;
        y_V_read_reg_449_pp0_iter2_reg <= y_V_read_reg_449_pp0_iter1_reg;
        y_V_read_reg_449_pp0_iter30_reg <= y_V_read_reg_449_pp0_iter29_reg;
        y_V_read_reg_449_pp0_iter31_reg <= y_V_read_reg_449_pp0_iter30_reg;
        y_V_read_reg_449_pp0_iter32_reg <= y_V_read_reg_449_pp0_iter31_reg;
        y_V_read_reg_449_pp0_iter3_reg <= y_V_read_reg_449_pp0_iter2_reg;
        y_V_read_reg_449_pp0_iter4_reg <= y_V_read_reg_449_pp0_iter3_reg;
        y_V_read_reg_449_pp0_iter5_reg <= y_V_read_reg_449_pp0_iter4_reg;
        y_V_read_reg_449_pp0_iter6_reg <= y_V_read_reg_449_pp0_iter5_reg;
        y_V_read_reg_449_pp0_iter7_reg <= y_V_read_reg_449_pp0_iter6_reg;
        y_V_read_reg_449_pp0_iter8_reg <= y_V_read_reg_449_pp0_iter7_reg;
        y_V_read_reg_449_pp0_iter9_reg <= y_V_read_reg_449_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter10_r_V_2_reg_110 <= ap_phi_reg_pp0_iter9_r_V_2_reg_110;
        ap_phi_reg_pp0_iter10_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter9_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter11_r_V_2_reg_110 <= ap_phi_reg_pp0_iter10_r_V_2_reg_110;
        ap_phi_reg_pp0_iter11_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter10_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter12_r_V_2_reg_110 <= ap_phi_reg_pp0_iter11_r_V_2_reg_110;
        ap_phi_reg_pp0_iter12_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter11_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter13_r_V_2_reg_110 <= ap_phi_reg_pp0_iter12_r_V_2_reg_110;
        ap_phi_reg_pp0_iter13_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter12_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter14_r_V_2_reg_110 <= ap_phi_reg_pp0_iter13_r_V_2_reg_110;
        ap_phi_reg_pp0_iter14_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter13_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter15_r_V_2_reg_110 <= ap_phi_reg_pp0_iter14_r_V_2_reg_110;
        ap_phi_reg_pp0_iter15_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter14_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_reg_pp0_iter16_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter16_r_V_2_reg_110 <= ap_phi_reg_pp0_iter15_r_V_2_reg_110;
        ap_phi_reg_pp0_iter16_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter15_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        ap_phi_reg_pp0_iter17_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter16_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter17_r_V_2_reg_110 <= ap_phi_reg_pp0_iter16_r_V_2_reg_110;
        ap_phi_reg_pp0_iter17_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter16_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_phi_reg_pp0_iter18_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter17_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter18_r_V_2_reg_110 <= ap_phi_reg_pp0_iter17_r_V_2_reg_110;
        ap_phi_reg_pp0_iter18_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter17_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter18 == 1'b1))) begin
        ap_phi_reg_pp0_iter19_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter18_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter19_r_V_2_reg_110 <= ap_phi_reg_pp0_iter18_r_V_2_reg_110;
        ap_phi_reg_pp0_iter19_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter18_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_r_V_2_reg_110 <= ap_phi_reg_pp0_iter0_r_V_2_reg_110;
        ap_phi_reg_pp0_iter1_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter0_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        ap_phi_reg_pp0_iter20_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter19_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter20_r_V_2_reg_110 <= ap_phi_reg_pp0_iter19_r_V_2_reg_110;
        ap_phi_reg_pp0_iter20_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter19_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter20_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter21_r_V_2_reg_110 <= ap_phi_reg_pp0_iter20_r_V_2_reg_110;
        ap_phi_reg_pp0_iter21_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter20_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter22_r_V_2_reg_110 <= ap_phi_reg_pp0_iter21_r_V_2_reg_110;
        ap_phi_reg_pp0_iter22_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter21_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter22 == 1'b1))) begin
        ap_phi_reg_pp0_iter23_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter23_r_V_2_reg_110 <= ap_phi_reg_pp0_iter22_r_V_2_reg_110;
        ap_phi_reg_pp0_iter23_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter22_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter23 == 1'b1))) begin
        ap_phi_reg_pp0_iter24_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter23_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter24_r_V_2_reg_110 <= ap_phi_reg_pp0_iter23_r_V_2_reg_110;
        ap_phi_reg_pp0_iter24_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter23_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter24_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter25_r_V_2_reg_110 <= ap_phi_reg_pp0_iter24_r_V_2_reg_110;
        ap_phi_reg_pp0_iter25_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter24_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        ap_phi_reg_pp0_iter26_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter26_r_V_2_reg_110 <= ap_phi_reg_pp0_iter25_r_V_2_reg_110;
        ap_phi_reg_pp0_iter26_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter25_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter26 == 1'b1))) begin
        ap_phi_reg_pp0_iter27_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter26_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter27_r_V_2_reg_110 <= ap_phi_reg_pp0_iter26_r_V_2_reg_110;
        ap_phi_reg_pp0_iter27_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter26_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter27_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter28_r_V_2_reg_110 <= ap_phi_reg_pp0_iter27_r_V_2_reg_110;
        ap_phi_reg_pp0_iter28_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter27_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_phi_reg_pp0_iter29_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter28_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter29_r_V_2_reg_110 <= ap_phi_reg_pp0_iter28_r_V_2_reg_110;
        ap_phi_reg_pp0_iter29_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter28_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter2_r_V_2_reg_110 <= ap_phi_reg_pp0_iter1_r_V_2_reg_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        ap_phi_reg_pp0_iter30_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter29_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter30_r_V_2_reg_110 <= ap_phi_reg_pp0_iter29_r_V_2_reg_110;
        ap_phi_reg_pp0_iter30_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter29_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        ap_phi_reg_pp0_iter31_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter30_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter31_r_V_2_reg_110 <= ap_phi_reg_pp0_iter30_r_V_2_reg_110;
        ap_phi_reg_pp0_iter31_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter30_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        ap_phi_reg_pp0_iter32_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter31_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter32_r_V_2_reg_110 <= ap_phi_reg_pp0_iter31_r_V_2_reg_110;
        ap_phi_reg_pp0_iter32_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter31_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter32_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter33_r_V_2_reg_110 <= ap_phi_reg_pp0_iter32_r_V_2_reg_110;
        ap_phi_reg_pp0_iter33_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter32_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter33_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter34_r_V_2_reg_110 <= ap_phi_reg_pp0_iter33_r_V_2_reg_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        ap_phi_reg_pp0_iter35_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter35_r_V_2_reg_110 <= ap_phi_reg_pp0_iter34_r_V_2_reg_110;
        r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter34_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        ap_phi_reg_pp0_iter36_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter35_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter36_r_V_2_reg_110 <= ap_phi_reg_pp0_iter35_r_V_2_reg_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        ap_phi_reg_pp0_iter37_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter36_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter37_r_V_2_reg_110 <= ap_phi_reg_pp0_iter36_r_V_2_reg_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        ap_phi_reg_pp0_iter38_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter37_UnifiedRetVal_reg_121;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        ap_phi_reg_pp0_iter39_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter38_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter39_r_V_2_reg_110 <= ap_phi_reg_pp0_iter38_r_V_2_reg_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter3_r_V_2_reg_110 <= ap_phi_reg_pp0_iter2_r_V_2_reg_110;
        ap_phi_reg_pp0_iter3_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter2_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        ap_phi_reg_pp0_iter40_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter39_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter40_r_V_2_reg_110 <= ap_phi_reg_pp0_iter39_r_V_2_reg_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        ap_phi_reg_pp0_iter41_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter40_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter41_r_V_2_reg_110 <= ap_phi_reg_pp0_iter40_r_V_2_reg_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        ap_phi_reg_pp0_iter42_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter41_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter42_r_V_2_reg_110 <= ap_phi_reg_pp0_iter41_r_V_2_reg_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        ap_phi_reg_pp0_iter43_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter42_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter43_r_V_2_reg_110 <= ap_phi_reg_pp0_iter42_r_V_2_reg_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
        ap_phi_reg_pp0_iter44_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter43_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter44_r_V_2_reg_110 <= ap_phi_reg_pp0_iter43_r_V_2_reg_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        ap_phi_reg_pp0_iter45_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter44_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter45_r_V_2_reg_110 <= ap_phi_reg_pp0_iter44_r_V_2_reg_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1))) begin
        ap_phi_reg_pp0_iter46_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter45_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter46_r_V_2_reg_110 <= ap_phi_reg_pp0_iter45_r_V_2_reg_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
        ap_phi_reg_pp0_iter47_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter46_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter47_r_V_2_reg_110 <= ap_phi_reg_pp0_iter46_r_V_2_reg_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter47 == 1'b1))) begin
        ap_phi_reg_pp0_iter48_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter47_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter48_r_V_2_reg_110 <= ap_phi_reg_pp0_iter47_r_V_2_reg_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter48 == 1'b1))) begin
        ap_phi_reg_pp0_iter49_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter48_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter49_r_V_2_reg_110 <= ap_phi_reg_pp0_iter48_r_V_2_reg_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter4_r_V_2_reg_110 <= ap_phi_reg_pp0_iter3_r_V_2_reg_110;
        ap_phi_reg_pp0_iter4_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter3_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter49 == 1'b1))) begin
        ap_phi_reg_pp0_iter50_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter49_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter50_r_V_2_reg_110 <= ap_phi_reg_pp0_iter49_r_V_2_reg_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter50 == 1'b1))) begin
        ap_phi_reg_pp0_iter51_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter50_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter51_r_V_2_reg_110 <= ap_phi_reg_pp0_iter50_r_V_2_reg_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter51 == 1'b1))) begin
        ap_phi_reg_pp0_iter52_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter51_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter52_r_V_2_reg_110 <= ap_phi_reg_pp0_iter51_r_V_2_reg_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter52 == 1'b1))) begin
        ap_phi_reg_pp0_iter53_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter52_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter53_r_V_2_reg_110 <= ap_phi_reg_pp0_iter52_r_V_2_reg_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter53 == 1'b1))) begin
        ap_phi_reg_pp0_iter54_r_V_2_reg_110 <= ap_phi_reg_pp0_iter53_r_V_2_reg_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter5_r_V_2_reg_110 <= ap_phi_reg_pp0_iter4_r_V_2_reg_110;
        ap_phi_reg_pp0_iter5_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter4_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter6_r_V_2_reg_110 <= ap_phi_reg_pp0_iter5_r_V_2_reg_110;
        ap_phi_reg_pp0_iter6_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter5_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter7_r_V_2_reg_110 <= ap_phi_reg_pp0_iter6_r_V_2_reg_110;
        ap_phi_reg_pp0_iter7_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter6_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter8_r_V_2_reg_110 <= ap_phi_reg_pp0_iter7_r_V_2_reg_110;
        ap_phi_reg_pp0_iter8_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter7_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_121 <= ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_121;
        ap_phi_reg_pp0_iter9_r_V_2_reg_110 <= ap_phi_reg_pp0_iter8_r_V_2_reg_110;
        ap_phi_reg_pp0_iter9_r_is_neg_1_reg_98 <= ap_phi_reg_pp0_iter8_r_is_neg_1_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((or_ln135_4_reg_511_pp0_iter52_reg == 1'd0) & (p_Result_7_reg_469_pp0_iter52_reg == 1'd0) & (icmp_ln1498_reg_465_pp0_iter52_reg == 1'd0)) | ((or_ln135_4_reg_511_pp0_iter52_reg == 1'd0) & (icmp_ln1498_reg_465_pp0_iter52_reg == 1'd0) & (icmp_ln63_reg_461_pp0_iter52_reg == 1'd1))))) begin
        exp_r_V_reg_525 <= grp_exp_core_32_16_50_s_fu_161_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1498_reg_465 <= icmp_ln1498_fu_184_p2;
        icmp_ln1498_reg_465_pp0_iter1_reg <= icmp_ln1498_reg_465;
        icmp_ln63_reg_461 <= icmp_ln63_fu_178_p2;
        icmp_ln63_reg_461_pp0_iter1_reg <= icmp_ln63_reg_461;
        p_Result_7_reg_469_pp0_iter1_reg <= p_Result_7_reg_469;
        x_V_read_reg_456 <= x_V;
        y_V_read_reg_449 <= y_V;
        y_V_read_reg_449_pp0_iter1_reg <= y_V_read_reg_449;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((p_Result_7_reg_469_pp0_iter31_reg == 1'd0) & (icmp_ln1498_reg_465_pp0_iter31_reg == 1'd0)) | ((icmp_ln1498_reg_465_pp0_iter31_reg == 1'd0) & (icmp_ln63_reg_461_pp0_iter31_reg == 1'd1))))) begin
        ln_x_s_V_reg_474 <= ln_x_s_V_fu_233_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1498_fu_184_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Result_7_reg_469 <= p_Result_7_fu_190_p1[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((p_Result_7_reg_469_pp0_iter35_reg == 1'd0) & (icmp_ln1498_reg_465_pp0_iter35_reg == 1'd0)) | ((icmp_ln1498_reg_465_pp0_iter35_reg == 1'd0) & (icmp_ln63_reg_461_pp0_iter35_reg == 1'd1))))) begin
        r_V_1_reg_494 <= grp_fu_265_p2;
        tmp_reg_501 <= grp_fu_265_p2[32'd73];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((or_ln135_4_fu_384_p2 == 1'd0) & (p_Result_7_reg_469_pp0_iter36_reg == 1'd0) & (icmp_ln1498_reg_465_pp0_iter36_reg == 1'd0)) | ((or_ln135_4_fu_384_p2 == 1'd0) & (icmp_ln1498_reg_465_pp0_iter36_reg == 1'd0) & (icmp_ln63_reg_461_pp0_iter36_reg == 1'd1))))) begin
        trunc_ln4_reg_515 <= {{r_V_1_reg_494[73:32]}};
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter54 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0))) begin
        ap_idle_pp0_0to53 = 1'b1;
    end else begin
        ap_idle_pp0_0to53 = 1'b0;
    end
end

always @ (*) begin
    if ((((p_Result_7_reg_469_pp0_iter53_reg == 1'd0) & (icmp_ln1498_reg_465_pp0_iter53_reg == 1'd0) & (r_is_neg_1_reg_98_pp0_iter53_reg == 1'd0)) | ((icmp_ln1498_reg_465_pp0_iter53_reg == 1'd0) & (icmp_ln63_reg_461_pp0_iter53_reg == 1'd1) & (r_is_neg_1_reg_98_pp0_iter53_reg == 1'd0)))) begin
        ap_phi_mux_UnifiedRetVal_phi_fu_126_p12 = select_ln174_fu_418_p3;
    end else if ((((icmp_ln1499_fu_426_p2 == 1'd1) & (1'd0 == and_ln155_reg_520_pp0_iter53_reg) & (p_Result_7_reg_469_pp0_iter53_reg == 1'd0) & (icmp_ln1498_reg_465_pp0_iter53_reg == 1'd0) & (r_is_neg_1_reg_98_pp0_iter53_reg == 1'd1)) | ((icmp_ln1499_fu_426_p2 == 1'd1) & (1'd0 == and_ln155_reg_520_pp0_iter53_reg) & (icmp_ln1498_reg_465_pp0_iter53_reg == 1'd0) & (icmp_ln63_reg_461_pp0_iter53_reg == 1'd1) & (r_is_neg_1_reg_98_pp0_iter53_reg == 1'd1)))) begin
        ap_phi_mux_UnifiedRetVal_phi_fu_126_p12 = 32'd0;
    end else if ((((icmp_ln1499_fu_426_p2 == 1'd0) & (1'd0 == and_ln155_reg_520_pp0_iter53_reg) & (p_Result_7_reg_469_pp0_iter53_reg == 1'd0) & (icmp_ln1498_reg_465_pp0_iter53_reg == 1'd0) & (r_is_neg_1_reg_98_pp0_iter53_reg == 1'd1)) | ((icmp_ln1499_fu_426_p2 == 1'd0) & (1'd0 == and_ln155_reg_520_pp0_iter53_reg) & (icmp_ln1498_reg_465_pp0_iter53_reg == 1'd0) & (icmp_ln63_reg_461_pp0_iter53_reg == 1'd1) & (r_is_neg_1_reg_98_pp0_iter53_reg == 1'd1)))) begin
        ap_phi_mux_UnifiedRetVal_phi_fu_126_p12 = p_Result_10_fu_438_p4;
    end else begin
        ap_phi_mux_UnifiedRetVal_phi_fu_126_p12 = ap_phi_reg_pp0_iter54_UnifiedRetVal_reg_121;
    end
end

always @ (*) begin
    if ((((or_ln135_4_reg_511_pp0_iter53_reg == 1'd0) & (p_Result_7_reg_469_pp0_iter53_reg == 1'd0) & (icmp_ln1498_reg_465_pp0_iter53_reg == 1'd0)) | ((or_ln135_4_reg_511_pp0_iter53_reg == 1'd0) & (icmp_ln1498_reg_465_pp0_iter53_reg == 1'd0) & (icmp_ln63_reg_461_pp0_iter53_reg == 1'd1)))) begin
        ap_phi_mux_r_V_2_phi_fu_114_p4 = exp_r_V_reg_525;
    end else begin
        ap_phi_mux_r_V_2_phi_fu_114_p4 = ap_phi_reg_pp0_iter54_r_V_2_reg_110;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to53 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln155_fu_412_p2 = (xor_ln155_fu_406_p2 & or_ln135_4_fu_384_p2);

assign and_ln84_fu_253_p2 = (tmp_57_fu_246_p3 & icmp_ln84_fu_240_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_509 = ((p_Result_7_reg_469_pp0_iter32_reg == 1'd1) & (icmp_ln1498_reg_465_pp0_iter32_reg == 1'd0) & (icmp_ln63_reg_461_pp0_iter32_reg == 1'd1));
end

always @ (*) begin
    ap_condition_632 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_845 = (((or_ln135_4_fu_384_p2 == 1'd1) & (p_Result_7_reg_469_pp0_iter36_reg == 1'd0) & (icmp_ln1498_reg_465_pp0_iter36_reg == 1'd0)) | ((or_ln135_4_fu_384_p2 == 1'd1) & (icmp_ln1498_reg_465_pp0_iter36_reg == 1'd0) & (icmp_ln63_reg_461_pp0_iter36_reg == 1'd1)));
end

always @ (*) begin
    ap_condition_933 = (((1'd1 == and_ln155_reg_520_pp0_iter52_reg) & (p_Result_7_reg_469_pp0_iter52_reg == 1'd0) & (icmp_ln1498_reg_465_pp0_iter52_reg == 1'd0) & (r_is_neg_1_reg_98_pp0_iter52_reg == 1'd1)) | ((1'd1 == and_ln155_reg_520_pp0_iter52_reg) & (icmp_ln1498_reg_465_pp0_iter52_reg == 1'd0) & (icmp_ln63_reg_461_pp0_iter52_reg == 1'd1) & (r_is_neg_1_reg_98_pp0_iter52_reg == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_ext_blocking_n = (1'b1 & 1'b1);

assign ap_int_blocking_n = (1'b1 & 1'b1);

assign ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_121 = 'bx;

assign ap_phi_reg_pp0_iter0_r_V_2_reg_110 = 'bx;

assign ap_phi_reg_pp0_iter0_r_is_neg_1_reg_98 = 'bx;

always @ (*) begin
    ap_predicate_op140_call_state39_state38 = (((or_ln135_4_fu_384_p2 == 1'd0) & (p_Result_7_reg_469_pp0_iter36_reg == 1'd0) & (icmp_ln1498_reg_465_pp0_iter36_reg == 1'd0)) | ((or_ln135_4_fu_384_p2 == 1'd0) & (icmp_ln1498_reg_465_pp0_iter36_reg == 1'd0) & (icmp_ln63_reg_461_pp0_iter36_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op70_call_state2_state1 = (((p_Result_7_fu_190_p3 == 1'd0) & (icmp_ln1498_fu_184_p2 == 1'd0)) | ((icmp_ln1498_fu_184_p2 == 1'd0) & (icmp_ln63_fu_178_p2 == 1'd1)));
end

assign ap_return = ap_phi_mux_UnifiedRetVal_phi_fu_126_p12;

assign ap_str_blocking_n = (1'b1 & 1'b1);

assign grp_exp_core_32_16_50_s_fu_161_ap_start = grp_exp_core_32_16_50_s_fu_161_ap_start_reg;

assign grp_fu_265_p1 = grp_fu_265_p10;

assign grp_fu_265_p10 = y_V_read_reg_449_pp0_iter32_reg;

assign grp_log_67_17_s_fu_144_ap_start = grp_log_67_17_s_fu_144_ap_start_reg;

assign grp_log_67_17_s_fu_144_x_V = {{select_ln178_fu_217_p3}, {34'd0}};

assign icmp_ln1498_fu_184_p0 = x_V;

assign icmp_ln1498_fu_184_p2 = ((icmp_ln1498_fu_184_p0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1499_fu_426_p2 = ((ap_phi_mux_r_V_2_phi_fu_114_p4 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln63_fu_178_p2 = ((trunc_ln612_fu_174_p1 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln84_fu_240_p2 = ((trunc_ln84_fu_237_p1 != 18'd0) ? 1'b1 : 1'b0);

assign ln_x_s_V_fu_233_p1 = grp_log_67_17_s_fu_144_ap_return[55:0];

assign or_ln135_1_fu_366_p2 = (xor_ln135_3_fu_329_p2 | or_ln135_fu_360_p2);

assign or_ln135_2_fu_372_p2 = (xor_ln135_fu_290_p2 | xor_ln135_5_fu_355_p2);

assign or_ln135_3_fu_378_p2 = (xor_ln135_1_fu_303_p2 | or_ln135_2_fu_372_p2);

assign or_ln135_4_fu_384_p2 = (or_ln135_3_fu_378_p2 | or_ln135_1_fu_366_p2);

assign or_ln135_fu_360_p2 = (xor_ln135_4_fu_342_p2 | xor_ln135_2_fu_316_p2);

always @ (*) begin
    p_Result_10_fu_438_p4 = r_V_3_fu_432_p2;
    p_Result_10_fu_438_p4[32'd31] = |(1'd1);
end

assign p_Result_1_fu_295_p3 = sext_ln1118_fu_279_p1[32'd82];

assign p_Result_2_fu_308_p3 = sext_ln1118_fu_279_p1[32'd83];

assign p_Result_3_fu_321_p3 = sext_ln1118_fu_279_p1[32'd84];

assign p_Result_4_fu_334_p3 = sext_ln1118_fu_279_p1[32'd85];

assign p_Result_5_fu_347_p3 = sext_ln1118_fu_279_p1[32'd86];

assign p_Result_7_fu_190_p1 = x_V;

assign p_Result_7_fu_190_p3 = p_Result_7_fu_190_p1[32'd31];

always @ (*) begin
    p_Result_9_fu_207_p4 = xs_V_1_fu_201_p2;
    p_Result_9_fu_207_p4[32'd32] = |(1'd0);
end

assign p_Result_s_fu_282_p3 = sext_ln1118_fu_279_p1[32'd81];

assign r_V_3_fu_432_p2 = (32'd0 - ap_phi_mux_r_V_2_phi_fu_114_p4);

assign select_ln174_fu_418_p3 = ((and_ln155_reg_520_pp0_iter53_reg[0:0] === 1'b1) ? 32'd2147483647 : ap_phi_mux_r_V_2_phi_fu_114_p4);

assign select_ln178_fu_217_p3 = ((p_Result_7_reg_469[0:0] === 1'b1) ? p_Result_9_fu_207_p4 : x_e_1_V_fu_198_p1);

assign sext_ln1118_fu_279_p1 = r_V_1_reg_494;

assign tmp_57_fu_246_p3 = y_V_read_reg_449_pp0_iter32_reg[32'd16];

assign tmp_59_fu_399_p3 = r_V_1_reg_494[32'd73];

assign trunc_ln612_fu_174_p1 = y_V[15:0];

assign trunc_ln84_fu_237_p1 = y_V_read_reg_449_pp0_iter32_reg[17:0];

assign x_e_1_V_fu_198_p1 = x_V_read_reg_456;

assign xor_ln135_1_fu_303_p2 = (tmp_reg_501 ^ p_Result_1_fu_295_p3);

assign xor_ln135_2_fu_316_p2 = (tmp_reg_501 ^ p_Result_2_fu_308_p3);

assign xor_ln135_3_fu_329_p2 = (tmp_reg_501 ^ p_Result_3_fu_321_p3);

assign xor_ln135_4_fu_342_p2 = (tmp_reg_501 ^ p_Result_4_fu_334_p3);

assign xor_ln135_5_fu_355_p2 = (tmp_reg_501 ^ p_Result_5_fu_347_p3);

assign xor_ln135_fu_290_p2 = (tmp_reg_501 ^ p_Result_s_fu_282_p3);

assign xor_ln155_fu_406_p2 = (tmp_59_fu_399_p3 ^ 1'd1);

assign xs_V_1_fu_201_p2 = ($signed(33'd0) - $signed(x_e_1_V_fu_198_p1));

endmodule //monte_sim_dev_pow_32_16_s
