#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Oct 13 22:11:44 2025
# Process ID         : 53674
# Current directory  : /home/sysadmin/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga
# Command line       : vivado -mode batch -source generate_bit.tcl -tclargs -jobs 16
# Log file           : /home/sysadmin/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/vivado.log
# Journal file       : /home/sysadmin/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/vivado.jou
# Running On         : design-lab-host
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 7 9700X 8-Core Processor
# CPU Frequency      : 600.000 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 32627 MB
# Swap memory        : 8589 MB
# Total Virtual      : 41217 MB
# Available Virtual  : 39793 MB
#-----------------------------------------------------------
source generate_bit.tcl
# open_project fpga.xpr
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/sysadmin/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
# open_run impl_1
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1789.625 ; gain = 0.000 ; free physical = 27335 ; free virtual = 37272
INFO: [Netlist 29-17] Analyzing 574 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1907.125 ; gain = 5.000 ; free physical = 27198 ; free virtual = 37135
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
  synth.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2743.742 ; gain = 0.000 ; free physical = 26458 ; free virtual = 36395
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2743.742 ; gain = 0.000 ; free physical = 26457 ; free virtual = 36394
Read PlaceDB: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2752.703 ; gain = 8.961 ; free physical = 26436 ; free virtual = 36372
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.703 ; gain = 0.000 ; free physical = 26436 ; free virtual = 36372
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2766.250 ; gain = 13.547 ; free physical = 26420 ; free virtual = 36356
Read Physdb Files: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2766.250 ; gain = 22.508 ; free physical = 26420 ; free virtual = 36356
Restored from archive | CPU: 0.440000 secs | Memory: 26.815247 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2766.250 ; gain = 26.477 ; free physical = 26420 ; free virtual = 36356
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.250 ; gain = 0.000 ; free physical = 26420 ; free virtual = 36356
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 81 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 73 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2766.250 ; gain = 1306.844 ; free physical = 26420 ; free virtual = 36356
# write_bitstream -force fpga.runs/impl_1/fpga.bit
Command: write_bitstream -force fpga.runs/impl_1/fpga.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 27 day(s)
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more evaluation cores that will cease to function after a certain period of time. This design should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'ten_gig_eth_pcs_pma_0' (ten_gig_eth_pcs_pma_v6_0_28) was generated using a design_linking license.
    IP core 'ten_gig_eth_pcs_pma_1' (ten_gig_eth_pcs_pma_v6_0_28) was generated using a design_linking license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 195928832 bits.
Writing bitstream fpga.runs/impl_1/fpga.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3707.770 ; gain = 941.520 ; free physical = 25522 ; free virtual = 35467
# write_debug_probes -force fpga.runs/impl_1/fpga.ltx
INFO: [Chipscope 16-244] No debug cores were found in this design.
INFO: [Common 17-206] Exiting Vivado at Mon Oct 13 22:12:12 2025...
