Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_RR_ARBITER_behav xil_defaultlib.TB_RR_ARBITER xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/piraten/qi7275ji/Router_MS/RTL/ARBITER/RR_ARBITER.sv" Line 4. Module RR_ARBITER_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/piraten/qi7275ji/Router_MS/RTL/ARBITER/FP_ARBITER.sv" Line 5. Module FP_ARBITER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/piraten/qi7275ji/Router_MS/RTL/ARBITER/FP_ARBITER.sv" Line 5. Module FP_ARBITER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/piraten/qi7275ji/Router_MS/RTL/ARBITER/RR_ARBITER.sv" Line 4. Module RR_ARBITER_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/piraten/qi7275ji/Router_MS/RTL/ARBITER/FP_ARBITER.sv" Line 5. Module FP_ARBITER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/piraten/qi7275ji/Router_MS/RTL/ARBITER/FP_ARBITER.sv" Line 5. Module FP_ARBITER doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FP_ARBITER
Compiling module xil_defaultlib.RR_ARBITER_default
Compiling module xil_defaultlib.TB_RR_ARBITER
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_RR_ARBITER_behav
