/*
 * Microcode declarations for Broadcom 802.11abg
 * Networking Adapter Device Driver
 *
 * FILE-CSTYLED
 *
 * Ucode directory: ../
 * Derived from major_rev = 1570, minor_rev = 112
 *
 * Copyright 2020 Broadcom
 *
 * This program is the proprietary software of Broadcom and/or
 * its licensors, and may only be used, duplicated, modified or distributed
 * pursuant to the terms and conditions of a separate, written license
 * agreement executed between you and Broadcom (an "Authorized License").
 * Except as set forth in an Authorized License, Broadcom grants no license
 * (express or implied), right to use, or waiver of any kind with respect to
 * the Software, and Broadcom expressly reserves all rights in and to the
 * Software and all intellectual property rights therein.  IF YOU HAVE NO
 * AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY
 * WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE ALL USE OF
 * THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof, and to
 * use this information only in connection with your use of Broadcom
 * integrated circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED
 * "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR
 * OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL,
 * SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR
 * IN ANY WAY RELATING TO YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN
 * IF BROADCOM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii)
 * ANY AMOUNT IN EXCESS OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF
 * OR U.S. $1, WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY
 * NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 *
 * <<Broadcom-WL-IPTag/Proprietary:>>
 *
 * $Id: /tmp/ucrelease_FJfRe6/ucode_checkout/build/d11ucode_shmdefs_wowl.h Jan. 09, 2020 02:38:01 PM <sw932222> $
 */
// COMMON SHMS
#define	M_PSM_SOFT_REGS	(0x0*2)
#define	M_PSM_SOFT_REGS_SIZE	112
#define	M_PSM2HOST_STATS	(0x70*2)
#define	M_PSM2HOST_STATS_SIZE	64
#define	M_BOM_REV_MAJOR	(M_PSM_SOFT_REGS+(0x0*2))
#define	M_BOM_REV_MAJOR_OFFSET	(0x0*2)
#define	M_BOM_REV_MINOR	(M_PSM_SOFT_REGS+(0x1*2))
#define	M_BOM_REV_MINOR_OFFSET	(0x1*2)
#define	M_REV_L	(M_PSM_SOFT_REGS+(0x2*2))
#define	M_REV_L_OFFSET	(0x2*2)
#define	M_REV_H	(M_PSM_SOFT_REGS+(0x3*2))
#define	M_REV_H_OFFSET	(0x3*2)
#define	M_UDIFFS1	(M_PSM_SOFT_REGS+(0x4*2))
#define	M_UDIFFS1_OFFSET	(0x4*2)
#define	M_UCODE_FEATURES	(M_PSM_SOFT_REGS+(0x5*2))
#define	M_UCODE_FEATURES_OFFSET	(0x5*2)
#define	M_DOT11_PHDRDUR	(M_PSM_SOFT_REGS+(0x6*2))
#define	M_DOT11_PHDRDUR_OFFSET	(0x6*2)
#define	M_DOT11_SIFS	(M_PSM_SOFT_REGS+(0x7*2))
#define	M_DOT11_SIFS_OFFSET	(0x7*2)
#define	M_DOT11_SLOT	(M_PSM_SOFT_REGS+(0x8*2))
#define	M_DOT11_SLOT_OFFSET	(0x8*2)
#define	M_DOT11_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x9*2))
#define	M_DOT11_DTIMPERIOD_OFFSET	(0x9*2)
#define	M_SHM_BYT_CNT	(M_PSM_SOFT_REGS+(0xa*2))
#define	M_SHM_BYT_CNT_OFFSET	(0xa*2)
#define	M_MACHW_VER	(M_PSM_SOFT_REGS+(0xb*2))
#define	M_MACHW_VER_OFFSET	(0xb*2)
#define	M_BCN0_FRM_BYTESZ	(M_PSM_SOFT_REGS+(0xc*2))
#define	M_BCN0_FRM_BYTESZ_OFFSET	(0xc*2)
#define	M_BCN1_FRM_BYTESZ	(M_PSM_SOFT_REGS+(0xd*2))
#define	M_BCN1_FRM_BYTESZ_OFFSET	(0xd*2)
#define	M_BCN_TXTSF_OFFSET	(M_PSM_SOFT_REGS+(0xe*2))
#define	M_BCN_TXTSF_OFFSET_OFFSET	(0xe*2)
#define	M_TIMBPOS_INBEACON	(M_PSM_SOFT_REGS+(0xf*2))
#define	M_TIMBPOS_INBEACON_OFFSET	(0xf*2)
#define	M_MAXRXFRM_LEN	(M_PSM_SOFT_REGS+(0x10*2))
#define	M_MAXRXFRM_LEN_OFFSET	(0x10*2)
#define	M_PMQADDINT_THSD	(M_PSM_SOFT_REGS+(0x15*2))
#define	M_PMQADDINT_THSD_OFFSET	(0x15*2)
#define	M_PMQCTLWD	(M_PSM_SOFT_REGS+(0x16*2))
#define	M_PMQCTLWD_OFFSET	(0x16*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_WATCHDOG_8TU	(M_PSM_SOFT_REGS+(0x1e*2))
#define	M_WATCHDOG_8TU_OFFSET	(0x1e*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_UCODE_DBGST	(M_PSM_SOFT_REGS+(0x20*2))
#define	M_UCODE_DBGST_OFFSET	(0x20*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_SFRMTXCNTFBRTHSD	(M_PSM_SOFT_REGS+(0x22*2))
#define	M_SFRMTXCNTFBRTHSD_OFFSET	(0x22*2)
#define	M_LFRMTXCNTFBRTHSD	(M_PSM_SOFT_REGS+(0x23*2))
#define	M_LFRMTXCNTFBRTHSD_OFFSET	(0x23*2)
#define	M_SSID_BYTESZ	(M_PSM_SOFT_REGS+(0x24*2))
#define	M_SSID_BYTESZ_OFFSET	(0x24*2)
#define	M_PRS_FRM_BYTESZ	(M_PSM_SOFT_REGS+(0x25*2))
#define	M_PRS_FRM_BYTESZ_OFFSET	(0x25*2)
#define	M_POSTDTIM0_NOSLPTIME	(M_PSM_SOFT_REGS+(0x26*2))
#define	M_POSTDTIM0_NOSLPTIME_OFFSET	(0x26*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_PHYVER	(M_PSM_SOFT_REGS+(0x28*2))
#define	M_PHYVER_OFFSET	(0x28*2)
#define	M_PHYTYPE	(M_PSM_SOFT_REGS+(0x29*2))
#define	M_PHYTYPE_OFFSET	(0x29*2)
#define	M_MAX_ANTCNT	(M_PSM_SOFT_REGS+(0x2e*2))
#define	M_MAX_ANTCNT_OFFSET	(0x2e*2)
#define	M_HOST_FLAGS	(M_PSM_SOFT_REGS+(0x2f*2))
#define	M_HOST_FLAGS_OFFSET	(0x2f*2)
#define	M_HOST_FLAGS2	(M_PSM_SOFT_REGS+(0x30*2))
#define	M_HOST_FLAGS2_OFFSET	(0x30*2)
#define	M_HOST_FLAGS3	(M_PSM_SOFT_REGS+(0x31*2))
#define	M_HOST_FLAGS3_OFFSET	(0x31*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RADAR_REG	(M_PSM_SOFT_REGS+(0x33*2))
#define	M_RADAR_REG_OFFSET	(0x33*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_PHY_NOISE	(M_PSM_SOFT_REGS+(0x37*2))
#define	M_PHY_NOISE_OFFSET	(0x37*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_PRS_MAXTIME	(M_PSM_SOFT_REGS+(0x3a*2))
#define	M_PRS_MAXTIME_OFFSET	(0x3a*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_HOST_FLAGS4	(M_PSM_SOFT_REGS+(0x3c*2))
#define	M_HOST_FLAGS4_OFFSET	(0x3c*2)
#define	M_HOST_FLAGS5	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_HOST_FLAGS5_OFFSET	(0x3d*2)
#define	M_NETPAT_BLK_PTR	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_NETPAT_BLK_PTR_OFFSET	(0x3f*2)
#define	M_MBURST_SIZE	(M_PSM_SOFT_REGS+(0x40*2))
#define	M_MBURST_SIZE_OFFSET	(0x40*2)
#define	M_MBURST_TXOP	(M_PSM_SOFT_REGS+(0x41*2))
#define	M_MBURST_TXOP_OFFSET	(0x41*2)
#define	M_MBURST_CNT	(M_PSM_SOFT_REGS+(0x42*2))
#define	M_MBURST_CNT_OFFSET	(0x42*2)
#define	M_MBURST_TSTAMP	(M_PSM_SOFT_REGS+(0x43*2))
#define	M_MBURST_TSTAMP_OFFSET	(0x43*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_JSSI_AUX	(M_PSM_SOFT_REGS+(0x46*2))
#define	M_JSSI_AUX_OFFSET	(0x46*2)
#define	M_PR19544	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PR19544_OFFSET	(0x47*2)
#define	M_TATID_NUM	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_TATID_NUM_OFFSET	(0x48*2)
#define	M_WOWL_LBCN_THRSH	(M_PSM_SOFT_REGS+(0x49*2))
#define	M_WOWL_LBCN_THRSH_OFFSET	(0x49*2)
#define	M_SYNTHPU_DELAY	(M_PSM_SOFT_REGS+(0x4a*2))
#define	M_SYNTHPU_DELAY_OFFSET	(0x4a*2)
#define	M_PRETBTT	(M_PSM_SOFT_REGS+(0x4b*2))
#define	M_PRETBTT_OFFSET	(0x4b*2)
#define	M_CURCHANNEL	(M_PSM_SOFT_REGS+(0x50*2))
#define	M_CURCHANNEL_OFFSET	(0x50*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_BCMC_DLY	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_BCMC_DLY_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_BCMC_FID	(M_PSM_SOFT_REGS+(0x54*2))
#define	M_BCMC_FID_OFFSET	(0x54*2)
#define	M_NRATE_TBL_PTR	(M_PSM_SOFT_REGS+(0x56*2))
#define	M_NRATE_TBL_PTR_OFFSET	(0x56*2)
#define	M_PARTIAL_IPV6CSUM	(M_PSM_SOFT_REGS+(0x57*2))
#define	M_PARTIAL_IPV6CSUM_OFFSET	(0x57*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXPU_OFF	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXPU_OFF_OFFSET	(0x5a*2)
#define	M_PS_MORE_DTIM_TBTT	(M_PSM_SOFT_REGS+(0x5b*2))
#define	M_PS_MORE_DTIM_TBTT_OFFSET	(0x5b*2)
#define	M_CTS_DURATION	(M_PSM_SOFT_REGS+(0x5c*2))
#define	M_CTS_DURATION_OFFSET	(0x5c*2)
#define	M_MIMO_MAXSYM	(M_PSM_SOFT_REGS+(0x5d*2))
#define	M_MIMO_MAXSYM_OFFSET	(0x5d*2)
#define	M_PRQFIFO_RPTR	(M_PSM_SOFT_REGS+(0x5e*2))
#define	M_PRQFIFO_RPTR_OFFSET	(0x5e*2)
#define	M_PRQFIFO_WPTR	(M_PSM_SOFT_REGS+(0x5f*2))
#define	M_PRQFIFO_WPTR_OFFSET	(0x5f*2)
#define	M_MACHW_CAP_L	(M_PSM_SOFT_REGS+(0x60*2))
#define	M_MACHW_CAP_L_OFFSET	(0x60*2)
#define	M_MACHW_CAP_H	(M_PSM_SOFT_REGS+(0x61*2))
#define	M_MACHW_CAP_H_OFFSET	(0x61*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_MIMO_ANTSEL_RXUNID	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_MIMO_ANTSEL_RXUNID_OFFSET	(0x65*2)
#define	M_SECSUITE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_SECSUITE_OFFSET	(0x69*2)
#define	M_HOST_WOWLBM	(M_PSM_SOFT_REGS+(0x6a*2))
#define	M_HOST_WOWLBM_OFFSET	(0x6a*2)
#define	M_WAKEEVENT_IND	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_WAKEEVENT_IND_OFFSET	(0x6b*2)
#define	M_WOWL_NOBCN	(M_PSM_SOFT_REGS+(0x6c*2))
#define	M_WOWL_NOBCN_OFFSET	(0x6c*2)
#define	M_WOWL_TEST_CYCLE	(M_PSM_SOFT_REGS+(0x6d*2))
#define	M_WOWL_TEST_CYCLE_OFFSET	(0x6d*2)
#define	M_AESTABLES_PTR	(M_PSM_SOFT_REGS+(0x6e*2))
#define	M_AESTABLES_PTR_OFFSET	(0x6e*2)
#define	M_GTK_ENCALGO	(M_PSM_SOFT_REGS+(0x6f*2))
#define	M_GTK_ENCALGO_OFFSET	(0x6f*2)
#define	M_TXFRAME_CNT	(M_PSM2HOST_STATS+(0x0*2))
#define	M_TXFRAME_CNT_OFFSET	(0x0*2)
#define	M_TXRTSFRM_CNT	(M_PSM2HOST_STATS+(0x1*2))
#define	M_TXRTSFRM_CNT_OFFSET	(0x1*2)
#define	M_TXCTSFRM_CNT	(M_PSM2HOST_STATS+(0x2*2))
#define	M_TXCTSFRM_CNT_OFFSET	(0x2*2)
#define	M_TXACKFRM_CNT	(M_PSM2HOST_STATS+(0x3*2))
#define	M_TXACKFRM_CNT_OFFSET	(0x3*2)
#define	M_TXDNLFRM_CNT	(M_PSM2HOST_STATS+(0x4*2))
#define	M_TXDNLFRM_CNT_OFFSET	(0x4*2)
#define	M_TXBCNFRM_CNT	(M_PSM2HOST_STATS+(0x5*2))
#define	M_TXBCNFRM_CNT_OFFSET	(0x5*2)
#define	M_TXPSPFRM_CNT	(M_PSM2HOST_STATS+(0xb*2))
#define	M_TXPSPFRM_CNT_OFFSET	(0xb*2)
#define	M_TXGTKMSG2_CNT	(M_PSM2HOST_STATS+(0xc*2))
#define	M_TXGTKMSG2_CNT_OFFSET	(0xc*2)
#define	M_TXGTKDONE_CNT	(M_PSM2HOST_STATS+(0xd*2))
#define	M_TXGTKDONE_CNT_OFFSET	(0xd*2)
#define	M_TXF0UNFL_CNT	(M_PSM2HOST_STATS+(0x6*2))
#define	M_TXF0UNFL_CNT_OFFSET	(0x6*2)
#define	M_TXF1UNFL_CNT	(M_PSM2HOST_STATS+(0x7*2))
#define	M_TXF1UNFL_CNT_OFFSET	(0x7*2)
#define	M_TXF2UNFL_CNT	(M_PSM2HOST_STATS+(0x8*2))
#define	M_TXF2UNFL_CNT_OFFSET	(0x8*2)
#define	M_TXF3UNFL_CNT	(M_PSM2HOST_STATS+(0x9*2))
#define	M_TXF3UNFL_CNT_OFFSET	(0x9*2)
#define	M_TXF4UNFL_CNT	(M_PSM2HOST_STATS+(0xa*2))
#define	M_TXF4UNFL_CNT_OFFSET	(0xa*2)
#define	M_TXF5UNFL_CNT	(M_PSM2HOST_STATS+(0xb*2))
#define	M_TXF5UNFL_CNT_OFFSET	(0xb*2)
#define	M_TXAMPDU_CNT	(M_PSM2HOST_STATS+(0xc*2))
#define	M_TXAMPDU_CNT_OFFSET	(0xc*2)
#define	M_TXMPDU_CNT	(M_PSM2HOST_STATS+(0xd*2))
#define	M_TXMPDU_CNT_OFFSET	(0xd*2)
#define	M_TXTPLUNFL_CNT	(M_PSM2HOST_STATS+(0xe*2))
#define	M_TXTPLUNFL_CNT_OFFSET	(0xe*2)
#define	M_TXPHYERR_CNT	(M_PSM2HOST_STATS+(0xf*2))
#define	M_TXPHYERR_CNT_OFFSET	(0xf*2)
#define	M_RXGOODUCAST_CNT	(M_PSM2HOST_STATS+(0x10*2))
#define	M_RXGOODUCAST_CNT_OFFSET	(0x10*2)
#define	M_RXGOODOCAST_CNT	(M_PSM2HOST_STATS+(0x11*2))
#define	M_RXGOODOCAST_CNT_OFFSET	(0x11*2)
#define	M_RXFRMTOOLONG_CNT	(M_PSM2HOST_STATS+(0x12*2))
#define	M_RXFRMTOOLONG_CNT_OFFSET	(0x12*2)
#define	M_RXFRMTOOSHRT_CNT	(M_PSM2HOST_STATS+(0x13*2))
#define	M_RXFRMTOOSHRT_CNT_OFFSET	(0x13*2)
#define	M_RXANYERR_CNT	(M_PSM2HOST_STATS+(0x14*2))
#define	M_RXANYERR_CNT_OFFSET	(0x14*2)
#define	M_RXBADFCS_CNT	(M_PSM2HOST_STATS+(0x15*2))
#define	M_RXBADFCS_CNT_OFFSET	(0x15*2)
#define	M_RXBADPLCP_CNT	(M_PSM2HOST_STATS+(0x16*2))
#define	M_RXBADPLCP_CNT_OFFSET	(0x16*2)
#define	M_RXCRSGLITCH_CNT	(M_PSM2HOST_STATS+(0x17*2))
#define	M_RXCRSGLITCH_CNT_OFFSET	(0x17*2)
#define	M_RXSTRT_CNT	(M_PSM2HOST_STATS+(0x18*2))
#define	M_RXSTRT_CNT_OFFSET	(0x18*2)
#define	M_RXDFRMUCASTMBSS_CNT	(M_PSM2HOST_STATS+(0x19*2))
#define	M_RXDFRMUCASTMBSS_CNT_OFFSET	(0x19*2)
#define	M_RXMFRMUCASTMBSS_CNT	(M_PSM2HOST_STATS+(0x1a*2))
#define	M_RXMFRMUCASTMBSS_CNT_OFFSET	(0x1a*2)
#define	M_RXCFRMUCAST_CNT	(M_PSM2HOST_STATS+(0x1b*2))
#define	M_RXCFRMUCAST_CNT_OFFSET	(0x1b*2)
#define	M_RXRTSUCAST_CNT	(M_PSM2HOST_STATS+(0x1c*2))
#define	M_RXRTSUCAST_CNT_OFFSET	(0x1c*2)
#define	M_RXCTSUCAST_CNT	(M_PSM2HOST_STATS+(0x1d*2))
#define	M_RXCTSUCAST_CNT_OFFSET	(0x1d*2)
#define	M_RXACKUCAST_CNT	(M_PSM2HOST_STATS+(0x1e*2))
#define	M_RXACKUCAST_CNT_OFFSET	(0x1e*2)
#define	M_RXDFRMOCAST_CNT	(M_PSM2HOST_STATS+(0x1f*2))
#define	M_RXDFRMOCAST_CNT_OFFSET	(0x1f*2)
#define	M_RXMFRMOCAST_CNT	(M_PSM2HOST_STATS+(0x20*2))
#define	M_RXMFRMOCAST_CNT_OFFSET	(0x20*2)
#define	M_RXCFRMOCAST_CNT	(M_PSM2HOST_STATS+(0x21*2))
#define	M_RXCFRMOCAST_CNT_OFFSET	(0x21*2)
#define	M_RXRTSOCAST_CNT	(M_PSM2HOST_STATS+(0x22*2))
#define	M_RXRTSOCAST_CNT_OFFSET	(0x22*2)
#define	M_RXCTSOCAST_CNT	(M_PSM2HOST_STATS+(0x23*2))
#define	M_RXCTSOCAST_CNT_OFFSET	(0x23*2)
#define	M_RXDFRMMCAST_CNT	(M_PSM2HOST_STATS+(0x24*2))
#define	M_RXDFRMMCAST_CNT_OFFSET	(0x24*2)
#define	M_RXMFRMMCAST_CNT	(M_PSM2HOST_STATS+(0x25*2))
#define	M_RXMFRMMCAST_CNT_OFFSET	(0x25*2)
#define	M_RXCFRMMCAST_CNT	(M_PSM2HOST_STATS+(0x26*2))
#define	M_RXCFRMMCAST_CNT_OFFSET	(0x26*2)
#define	M_RXBEACONMBSS_CNT	(M_PSM2HOST_STATS+(0x27*2))
#define	M_RXBEACONMBSS_CNT_OFFSET	(0x27*2)
#define	M_RXDFRMUCASTOBSS_CNT	(M_PSM2HOST_STATS+(0x28*2))
#define	M_RXDFRMUCASTOBSS_CNT_OFFSET	(0x28*2)
#define	M_RXBEACONOBSS_CNT	(M_PSM2HOST_STATS+(0x29*2))
#define	M_RXBEACONOBSS_CNT_OFFSET	(0x29*2)
#define	M_RXRSPTMOUT_CNT	(M_PSM2HOST_STATS+(0x2a*2))
#define	M_RXRSPTMOUT_CNT_OFFSET	(0x2a*2)
#define	M_BCNTXCANCL_CNT	(M_PSM2HOST_STATS+(0x2b*2))
#define	M_BCNTXCANCL_CNT_OFFSET	(0x2b*2)
#define	M_RXNODELIM_CNT	(M_PSM2HOST_STATS+(0x2c*2))
#define	M_RXNODELIM_CNT_OFFSET	(0x2c*2)
#define	M_RXF0OVFL_CNT	(M_PSM2HOST_STATS+(0x2d*2))
#define	M_RXF0OVFL_CNT_OFFSET	(0x2d*2)
#define	M_PMQOVFL_CNT	(M_PSM2HOST_STATS+(0x31*2))
#define	M_PMQOVFL_CNT_OFFSET	(0x31*2)
#define	M_RXCGPRQFRM_CNT	(M_PSM2HOST_STATS+(0x32*2))
#define	M_RXCGPRQFRM_CNT_OFFSET	(0x32*2)
#define	M_RXCGPRSQOVFL_CNT	(M_PSM2HOST_STATS+(0x33*2))
#define	M_RXCGPRSQOVFL_CNT_OFFSET	(0x33*2)
#define	M_TXCGPRSFAIL_CNT	(M_PSM2HOST_STATS+(0x34*2))
#define	M_TXCGPRSFAIL_CNT_OFFSET	(0x34*2)
#define	M_TXCGPRSSUC_CNT	(M_PSM2HOST_STATS+(0x35*2))
#define	M_TXCGPRSSUC_CNT_OFFSET	(0x35*2)
#define	M_TXRTSFAIL_CNT	(M_PSM2HOST_STATS+(0x37*2))
#define	M_TXRTSFAIL_CNT_OFFSET	(0x37*2)
#define	M_TXUCAST_CNT	(M_PSM2HOST_STATS+(0x38*2))
#define	M_TXUCAST_CNT_OFFSET	(0x38*2)
#define	M_TXINRTSTXOP_CNT	(M_PSM2HOST_STATS+(0x39*2))
#define	M_TXINRTSTXOP_CNT_OFFSET	(0x39*2)
#define	M_RXBACK_CNT	(M_PSM2HOST_STATS+(0x3a*2))
#define	M_RXBACK_CNT_OFFSET	(0x3a*2)
#define	M_TXBACK_CNT	(M_PSM2HOST_STATS+(0x3b*2))
#define	M_TXBACK_CNT_OFFSET	(0x3b*2)
#define	M_BPHYGLITCH_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_BPHYGLITCH_CNT_OFFSET	(0x3c*2)
#define	M_RXTOOLATE_CNT	(M_PSM2HOST_STATS+(0x3e*2))
#define	M_RXTOOLATE_CNT_OFFSET	(0x3e*2)
#define	M_RXBPHY_BADPLCP_CNT	(M_PSM2HOST_STATS+(0x3f*2))
#define	M_RXBPHY_BADPLCP_CNT_OFFSET	(0x3f*2)
#define	M_GROUPKEY_UPBM	(M_PSM2HOST_STATS+(0x3f*2))
#define	M_GROUPKEY_UPBM_OFFSET	(0x3f*2)
#define	M_WOWL_TMR_L	(M_PSM2HOST_STATS+(0x2d*2))
#define	M_WOWL_TMR_L_OFFSET	(0x2d*2)
#define	M_WOWL_TMR_ML	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_WOWL_TMR_ML_OFFSET	(0x2e*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
//REVID Specific SHMs
#if (D11_REV == 16)
#define	M_RT_DIRMAP_A	(0xb0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xc0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0xd0*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0xe0*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_PWRIND_BLKS	(0xf0*2)
#define	M_PWRIND_BLKS_SIZE	4
#define	M_SECKINDXALGO_BLK	(0xf4*2)
#define	M_SECKINDXALGO_BLK_SIZE	5
#define	M_TKIP_TSC_TTAK	(0xfa*2)
#define	M_TKIP_TSC_TTAK_SIZE	35
#define	M_TSCPN_BLK	(0x11e*2)
#define	M_TSCPN_BLK_SIZE	60
#define	M_EAPOLMICKEY_BLK	(0x15a*2)
#define	M_EAPOLMICKEY_BLK_SIZE	8
#define	M_ARC4_KEY	(0x162*2)
#define	M_ARC4_KEY_SIZE	16
#define	M_SMACADDR_BLK	(0x172*2)
#define	M_SMACADDR_BLK_SIZE	6
#define	M_KEYRC_LAST	(0x178*2)
#define	M_KEYRC_LAST_SIZE	4
#define	M_CTX_GTKMSG2	(0x17c*2)
#define	M_CTX_GTKMSG2_SIZE	21
#define	M_SINETABLE_BLK	(0x192*2)
#define	M_SINETABLE_BLK_SIZE	128
#define	M_PRQFIFO	(0x212*2)
#define	M_PRQFIFO_SIZE	60
#define	M_SSID	(0x214*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0x224*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_MBSSID_BLK	(0x244*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x254*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_TXFRMPLCP_HDR	(0x284*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_EPA_DELAY	(0xf9*2)
#define	M_RATE_TABLE_A	(0x298*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x2e8*2)
#define	M_RATE_TABLE_B_SIZE	44
#define	M_RATE_TABLE_N	(0x314*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_SECRXKEYS_BLK	(0x32c*2)
#define	M_SECRXKEYS_BLK_SIZE	40
#define	M_TKMICKEYS_BLK	(0x354*2)
#define	M_TKMICKEYS_BLK_SIZE	40
#define	M_TKIP_WEPSEED	(0x37c*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_CTX_BLKS	(0x384*2)
#define	M_CTX_BLKS_SIZE	32
#define	M_CRX_BLK	(0x3a4*2)
#define	M_CRX_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x3b4*2)
#define	M_RXFRM_BLK_SIZE	768
#define	M_TPL_DTIM	(0x6b4*2)
#define	M_TPL_DTIM_SIZE	2
#define	M_BA_BITMAP	(0x6b6*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_MBS_LGCYPRS_LEN_BLK	(0x6ba*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_ANT2x3GPIO_BLK	(0x6ca*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x11d*2)
#define	M_SLOWTIMER_H	(0x191*2)
#define	M_WAKETIME_NOSLOW	(0x6cc*2)
#define	M_ABURN_SLOT	(0x6cd*2)
#define	M_RSP_FRMTYPE	(0x6ce*2)
#define	M_PRSRETX_CNT	(0x6cf*2)
#define	M_ALT_CTX	(0x6d0*2)
#define	M_ALT_TXFINDX	(0x6d1*2)
#define	M_IVLOC	(0x6d2*2)
#define	M_JSSI_TSTAMP	(0x6d3*2)
#define	M_TXCRSEND_TSTAMP	(0x6d4*2)
#define	M_CCA_TSF0	(0x6d5*2)
#define	M_CCA_TSF1	(0x6d6*2)
#define	M_TXPWR_RTADJ	(0x6d7*2)
#define	M_BCMC_TMOUT	(0x6d8*2)
#define	M_GOOD_RXANT	(0x6d9*2)
#define	M_CUR_RXF_INDEX	(0x6da*2)
#define	M_BYTES_LEFT	(0x6db*2)
#define	M_FRM_SOFAR	(0x6dc*2)
#define	M_MM_XTRADUR	(0x6dd*2)
#define	M_HANGTM	(0x6de*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x6df*2)
#define	M_NUMMPDU	(0x6e0*2)
#define	M_CURR_ANTPAT	(0x6e1*2)
#define	M_TSFTMRVALTMP_WD3	(0x6e2*2)
#define	M_TSFTMRVALTMP_WD2	(0x6e3*2)
#define	M_TSFTMRVALTMP_WD1	(0x6e4*2)
#define	M_TSFTMRVALTMP_WD0	(0x6e5*2)
#define	M_LBCN_CNT	(0x6e6*2)
#define	M_WOWL_LASTBCN_L	(0x6e7*2)
#define	M_WOWL_LASTBCN_ML	(0x6e8*2)
#define	M_BCN_TSF_L	(0x6e9*2)
#define	M_BCN_TSF_ML	(0x6ea*2)
#define	M_BCN_TSF_MU	(0x6eb*2)
#define	M_BCN_TSF_H	(0x6ec*2)
#define	M_WOWL_LASTWORD	(0x6ed*2)
#define	M_FWMATCH	(0x6ee*2)
#define	M_MD5_XWORD0	(0x6ef*2)
#define	M_MD5_XWORD1	(0x6f0*2)
#define	M_MD5_YWORD0	(0x6f1*2)
#define	M_MD5_YWORD1	(0x6f2*2)
#define	M_MD5_ZWORD0	(0x6f3*2)
#define	M_MD5_ZWORD1	(0x6f4*2)
#define	M_WOWL_MSGLEN	(0x6f5*2)
#define	M_RESMSGLEN	(0x6f6*2)
#define	M_L0_BUFFER	(0x6f7*2)
#define	M_L1_BUFFER	(0x6f8*2)
#define	M_R0_BUFFER	(0x6f9*2)
#define	M_R1_BUFFER	(0x6fa*2)
#define	M_WOWLTCLFLAG_BLK	(0x6fc*2)
#define	M_WOWLTCLFLAG_BLK_SIZE	3
#define	M_RXANTPAT_BLK	(0x6fb*2)
#define	M_PREPAYLOAD_BLK	(0x700*2)
#define	M_PREPAYLOAD_BLK_SIZE	8
#define	M_TKIP_POSTPAYLOAD_BLK	(0x708*2)
#define	M_TKIP_POSTPAYLOAD_BLK_SIZE	4
#define	M_ABCDBUF_BLK	(0x70c*2)
#define	M_ABCDBUF_BLK_SIZE	20
#define	M_SIPARAMS_BLK	(0x720*2)
#define	M_SIPARAMS_BLK_SIZE	64
#define	M_WOWL_OFFLOADCFG_BASE	(0x760*2)
#define	M_WOWL_OFFLOADCFG_BASE_SIZE	18
#define	M_ARPOFFLOAD_CACHE	(0x772*2)
#define	M_ARPOFFLOAD_CACHE_SIZE	12
#define	M_PHY_ANTDIV_REG	(0x6ff*2)
#define	M_PHY_ANTDIV_MASK	(0x77e*2)
#define	M_PR45960_TIME	(0x77f*2)
#define	M_PR45960_DLY	(0x780*2)
#define	M_PR44361B_TIME	(0x781*2)
#define	M_PR44361B_CNT	(0x782*2)
#define	M_PR49179_VAL	(0x783*2)
#define	M_BAS_BLK	(0x784*2)
#define	M_BAS_BLK_SIZE	80
#define	M_BAS_ADDR	(0x7d4*2)
#define	M_PR49792	(0x7d5*2)
#define	M_PR53887	(0x7d6*2)
#define	M_PHY_EXTLNA_OVR	(0x7d7*2)
#define	M_PHY_PLCPRX_DURATION	(0x7d8*2)
#define	M_ACTS_EXPTIME	(0x7d9*2)
#define	M_HANGTM_H	(0x7da*2)
#define	M_CRSHRXFRMHRST_CNT	(0x7db*2)
#define	M_RFOVR0	(0x7dc*2)
#define	M_WOWL_TXBITMAP	(0x7dd*2)
#define	M_WOWL_CURRTX	(0x7de*2)
#define	M_WOWL_CURRTXLEN	(0x7df*2)
#define	M_WOWL_CURRTXADDR	(0x7e0*2)
#define	M_WOWL_OFFLOAD_TXCTR	(0x7e1*2)
#define	M_WOWL_MICOFFSET	(0x7e2*2)
#define	M_KEEPALIVE_CURRCTR_0	(0x7e3*2)
#define	M_KEEPALIVE_CURRCTR_1	(0x7e4*2)
#define	M_NA_CKSUM_L	(0x7e5*2)
#define	M_NETPAT_BLK	(0x7e6*2)
#define	M_NETPAT_BLK_SIZE	888
#define	M_RCMTA_IDX	(0xb5e*2)
#define	M_ARPRESP_BYTESZ	(M_WOWL_OFFLOADCFG_BASE+(0x0*2))
#define	M_ARPRESP_BYTESZ_OFFSET	(0x0*2)
#define	M_NA_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x1*2))
#define	M_NA_BYTESZ_0_OFFSET	(0x1*2)
#define	M_NA_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x2*2))
#define	M_NA_BYTESZ_1_OFFSET	(0x2*2)
#define	M_KEEPALIVE_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x3*2))
#define	M_KEEPALIVE_BYTESZ_0_OFFSET	(0x3*2)
#define	M_KEEPALIVE_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x4*2))
#define	M_KEEPALIVE_BYTESZ_1_OFFSET	(0x4*2)
#define	M_NPAT_ARPIDX	(M_WOWL_OFFLOADCFG_BASE+(0x5*2))
#define	M_NPAT_ARPIDX_OFFSET	(0x5*2)
#define	M_NPAT_NS0IDX	(M_WOWL_OFFLOADCFG_BASE+(0x6*2))
#define	M_NPAT_NS0IDX_OFFSET	(0x6*2)
#define	M_NPAT_NS1IDX	(M_WOWL_OFFLOADCFG_BASE+(0x7*2))
#define	M_NPAT_NS1IDX_OFFSET	(0x7*2)
#define	M_EXTWAKEPATTERN_0	(M_WOWL_OFFLOADCFG_BASE+(0x8*2))
#define	M_EXTWAKEPATTERN_0_OFFSET	(0x8*2)
#define	M_EXTWAKEPATTERN_1	(M_WOWL_OFFLOADCFG_BASE+(0x9*2))
#define	M_EXTWAKEPATTERN_1_OFFSET	(0x9*2)
#define	M_EXTWAKEPATTERN_2	(M_WOWL_OFFLOADCFG_BASE+(0xa*2))
#define	M_EXTWAKEPATTERN_2_OFFSET	(0xa*2)
#define	M_EXTWAKEPATTERN_U0	(M_WOWL_OFFLOADCFG_BASE+(0xb*2))
#define	M_EXTWAKEPATTERN_U0_OFFSET	(0xb*2)
#define	M_EXTWAKEPATTERN_U1	(M_WOWL_OFFLOADCFG_BASE+(0xc*2))
#define	M_EXTWAKEPATTERN_U1_OFFSET	(0xc*2)
#define	M_EXTWAKEPATTERN_U2	(M_WOWL_OFFLOADCFG_BASE+(0xd*2))
#define	M_EXTWAKEPATTERN_U2_OFFSET	(0xd*2)
#define	M_EXTWAKEPATTERN_U3	(M_WOWL_OFFLOADCFG_BASE+(0xe*2))
#define	M_EXTWAKEPATTERN_U3_OFFSET	(0xe*2)
#define	M_KEEPALIVE_INTVL_0	(M_WOWL_OFFLOADCFG_BASE+(0xf*2))
#define	M_KEEPALIVE_INTVL_0_OFFSET	(0xf*2)
#define	M_KEEPALIVE_INTVL_1	(M_WOWL_OFFLOADCFG_BASE+(0x10*2))
#define	M_KEEPALIVE_INTVL_1_OFFSET	(0x10*2)
#define	M_TKIP_TMP_TTAK	(M_CTX_BLKS+(0x0*2))
#define	M_TKIP_TMP_TTAK_OFFSET	(0x0*2)
#define	M_TXFRM_BLK	(M_RXFRM_BLK+(0x80*2))
#define	M_TXFRM_BLK_OFFSET	(0x80*2)
#define	M_IPADOPAD_BLK	(M_RXFRM_BLK+(0x100*2))
#define	M_IPADOPAD_BLK_OFFSET	(0x100*2)
#define	M_POSTPAYLOAD_BLK	(M_RXFRM_BLK+(0x120*2))
#define	M_POSTPAYLOAD_BLK_OFFSET	(0x120*2)
#define	M_LASTABCDBUF_BLK	(M_RXFRM_BLK+(0x160*2))
#define	M_LASTABCDBUF_BLK_OFFSET	(0x160*2)
#define	M_ABCDBUF_SMLA0	(M_RXFRM_BLK+(0x16a*2))
#define	M_ABCDBUF_SMLA0_OFFSET	(0x16a*2)
#define	M_ABCDBUF_SMLA1	(M_RXFRM_BLK+(0x16b*2))
#define	M_ABCDBUF_SMLA1_OFFSET	(0x16b*2)
#define	M_ABCDBUF_SMLB0	(M_RXFRM_BLK+(0x16c*2))
#define	M_ABCDBUF_SMLB0_OFFSET	(0x16c*2)
#define	M_ABCDBUF_SMLB1	(M_RXFRM_BLK+(0x16d*2))
#define	M_ABCDBUF_SMLB1_OFFSET	(0x16d*2)
#define	M_ARC4_SBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_ARC4_SBOX_OFFSET	(0x180*2)
#define	M_AES_INVSBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_AES_INVSBOX_OFFSET	(0x180*2)
#define	M_AES_KEYW	(M_RXFRM_BLK+(0x200*2))
#define	M_AES_KEYW_OFFSET	(0x200*2)
#define	M_EAPOLKEY_KEYDATA	(M_RXFRM_BLK+(0x258*2))
#define	M_EAPOLKEY_KEYDATA_OFFSET	(0x258*2)
#define	M_AES_B	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_B_OFFSET	(0x26c*2)
#define	M_AES_A	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_A_OFFSET	(0x26c*2)
#define	M_AES_TMPSTATE	(M_RXFRM_BLK+(0x276*2))
#define	M_AES_TMPSTATE_OFFSET	(0x276*2)
#define	M_AES_TMP0	(M_RXFRM_BLK+(0x286*2))
#define	M_AES_TMP0_OFFSET	(0x286*2)
#define	M_AES_TMP1	(M_RXFRM_BLK+(0x287*2))
#define	M_AES_TMP1_OFFSET	(0x287*2)
#define	M_AES_TMP2	(M_RXFRM_BLK+(0x288*2))
#define	M_AES_TMP2_OFFSET	(0x288*2)
#define	M_KEYUNWRAP_DONE	(M_RXFRM_BLK+(0x28a*2))
#define	M_KEYUNWRAP_DONE_OFFSET	(0x28a*2)
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_PSP_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_PSP_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_0	(M_PSM_SOFT_REGS+(0x2c*2))
#define	M_TSSI_0_OFFSET	(0x2c*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_NETPAT_NUM	(M_PSM_SOFT_REGS+(0x3e*2))
#define	M_NETPAT_NUM_OFFSET	(0x3e*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_PSP_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_PSP_PCTL1WD_OFFSET	(0x58*2)
#define	M_WOWL_OFFLOADCFG_PTR	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_WOWL_OFFLOADCFG_PTR_OFFSET	(0x66*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_AID_NBIT_OFFSET	(0x68*2)
#define	M_GTK_KDVER	(M_PSM_SOFT_REGS+(0x70*2))
#define	M_GTK_KDVER_OFFSET	(0x70*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PRS_TIMEOUT_CNT	(M_PSM2HOST_STATS+(0x36*2))
#define	M_PRS_TIMEOUT_CNT_OFFSET	(0x36*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xb*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x16*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x21*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x21*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x2c*2))
#define	END_OF_BRATETBL_OFFSET	(0x2c*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x0*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_KEK	(M_ARC4_KEY+(0x8*2))
#define	M_KEK_OFFSET	(0x8*2)
#define	M_NETPAT_BLK0	(M_NETPAT_BLK+(0x0*2))
#define	M_NETPAT_BLK0_OFFSET	(0x0*2)
#define	M_NETPAT_BLK1	(M_NETPAT_BLK+(0x4a*2))
#define	M_NETPAT_BLK1_OFFSET	(0x4a*2)
#define	M_NETPAT_BLK2	(M_NETPAT_BLK+(0x94*2))
#define	M_NETPAT_BLK2_OFFSET	(0x94*2)
#define	M_NETPAT_BLK3	(M_NETPAT_BLK+(0xde*2))
#define	M_NETPAT_BLK3_OFFSET	(0xde*2)
#define	M_RXFRM_SRA0	(M_SMACADDR_BLK+(0x0*2))
#define	M_RXFRM_SRA0_OFFSET	(0x0*2)
#define	M_RXFRM_SRA1	(M_SMACADDR_BLK+(0x1*2))
#define	M_RXFRM_SRA1_OFFSET	(0x1*2)
#define	M_RXFRM_SRA2	(M_SMACADDR_BLK+(0x2*2))
#define	M_RXFRM_SRA2_OFFSET	(0x2*2)
#define	M_RXFRM_RA0	(M_SMACADDR_BLK+(0x3*2))
#define	M_RXFRM_RA0_OFFSET	(0x3*2)
#define	M_RXFRM_RA1	(M_SMACADDR_BLK+(0x4*2))
#define	M_RXFRM_RA1_OFFSET	(0x4*2)
#define	M_RXFRM_RA2	(M_SMACADDR_BLK+(0x5*2))
#define	M_RXFRM_RA2_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW0	(M_EAPOLMICKEY_BLK+(0x0*2))
#define	M_EAPOLKEY_MICW0_OFFSET	(0x0*2)
#define	M_EAPOLKEY_MICW1	(M_EAPOLMICKEY_BLK+(0x1*2))
#define	M_EAPOLKEY_MICW1_OFFSET	(0x1*2)
#define	M_EAPOLKEY_MICW2	(M_EAPOLMICKEY_BLK+(0x2*2))
#define	M_EAPOLKEY_MICW2_OFFSET	(0x2*2)
#define	M_EAPOLKEY_MICW3	(M_EAPOLMICKEY_BLK+(0x3*2))
#define	M_EAPOLKEY_MICW3_OFFSET	(0x3*2)
#define	M_EAPOLKEY_MICW4	(M_EAPOLMICKEY_BLK+(0x4*2))
#define	M_EAPOLKEY_MICW4_OFFSET	(0x4*2)
#define	M_EAPOLKEY_MICW5	(M_EAPOLMICKEY_BLK+(0x5*2))
#define	M_EAPOLKEY_MICW5_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW6	(M_EAPOLMICKEY_BLK+(0x6*2))
#define	M_EAPOLKEY_MICW6_OFFSET	(0x6*2)
#define	M_EAPOLKEY_MICW7	(M_EAPOLMICKEY_BLK+(0x7*2))
#define	M_EAPOLKEY_MICW7_OFFSET	(0x7*2)
#define	M_RXFRM_DA	(M_PREPAYLOAD_BLK+(0x0*2))
#define	M_RXFRM_DA_OFFSET	(0x0*2)
#define	M_RXFRM_SA	(M_PREPAYLOAD_BLK+(0x3*2))
#define	M_RXFRM_SA_OFFSET	(0x3*2)
#define	M_RXRRM_PRIORES	(M_PREPAYLOAD_BLK+(0x6*2))
#define	M_RXRRM_PRIORES_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDA0	(M_ABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_WORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_WORDA1	(M_ABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_WORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_WORDB0	(M_ABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_WORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_WORDB1	(M_ABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_WORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_WORDC0	(M_ABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_WORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_WORDC1	(M_ABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_WORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_WORDD0	(M_ABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_WORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDD1	(M_ABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_WORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_WORDE0	(M_ABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_WORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_WORDE1	(M_ABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_WORDE1_OFFSET	(0x9*2)
#define	M_ABCDBUF_INITWORDA0	(M_ABCDBUF_BLK+(0xa*2))
#define	M_ABCDBUF_INITWORDA0_OFFSET	(0xa*2)
#define	M_ABCDBUF_INITWORDA1	(M_ABCDBUF_BLK+(0xb*2))
#define	M_ABCDBUF_INITWORDA1_OFFSET	(0xb*2)
#define	M_ABCDBUF_INITWORDB0	(M_ABCDBUF_BLK+(0xc*2))
#define	M_ABCDBUF_INITWORDB0_OFFSET	(0xc*2)
#define	M_ABCDBUF_INITWORDB1	(M_ABCDBUF_BLK+(0xd*2))
#define	M_ABCDBUF_INITWORDB1_OFFSET	(0xd*2)
#define	M_ABCDBUF_INITWORDC0	(M_ABCDBUF_BLK+(0xe*2))
#define	M_ABCDBUF_INITWORDC0_OFFSET	(0xe*2)
#define	M_ABCDBUF_INITWORDC1	(M_ABCDBUF_BLK+(0xf*2))
#define	M_ABCDBUF_INITWORDC1_OFFSET	(0xf*2)
#define	M_ABCDBUF_INITWORDD0	(M_ABCDBUF_BLK+(0x10*2))
#define	M_ABCDBUF_INITWORDD0_OFFSET	(0x10*2)
#define	M_ABCDBUF_INITWORDD1	(M_ABCDBUF_BLK+(0x11*2))
#define	M_ABCDBUF_INITWORDD1_OFFSET	(0x11*2)
#define	M_ABCDBUF_INITWORDE0	(M_ABCDBUF_BLK+(0x12*2))
#define	M_ABCDBUF_INITWORDE0_OFFSET	(0x12*2)
#define	M_ABCDBUF_INITWORDE1	(M_ABCDBUF_BLK+(0x13*2))
#define	M_ABCDBUF_INITWORDE1_OFFSET	(0x13*2)
#define	M_ABCDBUF_LWORDA0	(M_LASTABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_LWORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_LWORDA1	(M_LASTABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_LWORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_LWORDB0	(M_LASTABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_LWORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_LWORDB1	(M_LASTABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_LWORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_LWORDC0	(M_LASTABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_LWORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_LWORDC1	(M_LASTABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_LWORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_LWORDD0	(M_LASTABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_LWORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_LWORDD1	(M_LASTABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_LWORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_LWORDE0	(M_LASTABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_LWORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_LWORDE1	(M_LASTABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_LWORDE1_OFFSET	(0x9*2)
#define	M_SHA1_W0L	(M_SINETABLE_BLK+(0x0*2))
#define	M_SHA1_W0L_OFFSET	(0x0*2)
#define	M_SHA1_W0R	(M_SINETABLE_BLK+(0x1*2))
#define	M_SHA1_W0R_OFFSET	(0x1*2)
#define	M_SHA1_W1L	(M_SINETABLE_BLK+(0x2*2))
#define	M_SHA1_W1L_OFFSET	(0x2*2)
#define	M_SHA1_W1R	(M_SINETABLE_BLK+(0x3*2))
#define	M_SHA1_W1R_OFFSET	(0x3*2)
#define	M_SHA1_W2L	(M_SINETABLE_BLK+(0x4*2))
#define	M_SHA1_W2L_OFFSET	(0x4*2)
#define	M_SHA1_W2R	(M_SINETABLE_BLK+(0x5*2))
#define	M_SHA1_W2R_OFFSET	(0x5*2)
#define	M_SHA1_W3L	(M_SINETABLE_BLK+(0x6*2))
#define	M_SHA1_W3L_OFFSET	(0x6*2)
#define	M_SHA1_W3R	(M_SINETABLE_BLK+(0x7*2))
#define	M_SHA1_W3R_OFFSET	(0x7*2)
#define	M_SHA1_W4L	(M_SINETABLE_BLK+(0x8*2))
#define	M_SHA1_W4L_OFFSET	(0x8*2)
#define	M_SHA1_W4R	(M_SINETABLE_BLK+(0x9*2))
#define	M_SHA1_W4R_OFFSET	(0x9*2)
#define	M_SHA1_W5L	(M_SINETABLE_BLK+(0xa*2))
#define	M_SHA1_W5L_OFFSET	(0xa*2)
#define	M_SHA1_W5R	(M_SINETABLE_BLK+(0xb*2))
#define	M_SHA1_W5R_OFFSET	(0xb*2)
#define	M_SHA1_W6L	(M_SINETABLE_BLK+(0xc*2))
#define	M_SHA1_W6L_OFFSET	(0xc*2)
#define	M_SHA1_W6R	(M_SINETABLE_BLK+(0xd*2))
#define	M_SHA1_W6R_OFFSET	(0xd*2)
#define	M_SHA1_W7L	(M_SINETABLE_BLK+(0xe*2))
#define	M_SHA1_W7L_OFFSET	(0xe*2)
#define	M_SHA1_W7R	(M_SINETABLE_BLK+(0xf*2))
#define	M_SHA1_W7R_OFFSET	(0xf*2)
#define	M_SHA1_W8L	(M_SINETABLE_BLK+(0x10*2))
#define	M_SHA1_W8L_OFFSET	(0x10*2)
#define	M_SHA1_W8R	(M_SINETABLE_BLK+(0x11*2))
#define	M_SHA1_W8R_OFFSET	(0x11*2)
#define	M_SHA1_W9L	(M_SINETABLE_BLK+(0x12*2))
#define	M_SHA1_W9L_OFFSET	(0x12*2)
#define	M_SHA1_W9R	(M_SINETABLE_BLK+(0x13*2))
#define	M_SHA1_W9R_OFFSET	(0x13*2)
#define	M_SHA1_W10L	(M_SINETABLE_BLK+(0x14*2))
#define	M_SHA1_W10L_OFFSET	(0x14*2)
#define	M_SHA1_W10R	(M_SINETABLE_BLK+(0x15*2))
#define	M_SHA1_W10R_OFFSET	(0x15*2)
#define	M_SHA1_W11L	(M_SINETABLE_BLK+(0x16*2))
#define	M_SHA1_W11L_OFFSET	(0x16*2)
#define	M_SHA1_W11R	(M_SINETABLE_BLK+(0x17*2))
#define	M_SHA1_W11R_OFFSET	(0x17*2)
#define	M_SHA1_W12L	(M_SINETABLE_BLK+(0x18*2))
#define	M_SHA1_W12L_OFFSET	(0x18*2)
#define	M_SHA1_W12R	(M_SINETABLE_BLK+(0x19*2))
#define	M_SHA1_W12R_OFFSET	(0x19*2)
#define	M_SHA1_W13L	(M_SINETABLE_BLK+(0x1a*2))
#define	M_SHA1_W13L_OFFSET	(0x1a*2)
#define	M_SHA1_W13R	(M_SINETABLE_BLK+(0x1b*2))
#define	M_SHA1_W13R_OFFSET	(0x1b*2)
#define	M_SHA1_W14L	(M_SINETABLE_BLK+(0x1c*2))
#define	M_SHA1_W14L_OFFSET	(0x1c*2)
#define	M_SHA1_W14R	(M_SINETABLE_BLK+(0x1d*2))
#define	M_SHA1_W14R_OFFSET	(0x1d*2)
#define	M_SHA1_W15L	(M_SINETABLE_BLK+(0x1e*2))
#define	M_SHA1_W15L_OFFSET	(0x1e*2)
#define	M_SHA1_W15R	(M_SINETABLE_BLK+(0x1f*2))
#define	M_SHA1_W15R_OFFSET	(0x1f*2)
#define	M_DEBUG1	(M_WOWLTCLFLAG_BLK+(0x0*2))
#define	M_DEBUG1_OFFSET	(0x0*2)
#define	M_DEBUG	(M_WOWLTCLFLAG_BLK+(0x1*2))
#define	M_DEBUG_OFFSET	(0x1*2)
#define	M_DEBUG2	(M_WOWLTCLFLAG_BLK+(0x2*2))
#define	M_DEBUG2_OFFSET	(0x2*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0x6*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ILP_PER_L	(M_CCA_TSF0+(0x0*2))
#define	M_ILP_PER_L_OFFSET	(0x0*2)
#define	M_ILP_PER_H	(M_CCA_TSF1+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#endif /* (D11_REV == 16) */
#if (D11_REV == 24)
#define	M_RT_DIRMAP_A	(0xb0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xc0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0xd0*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0xe0*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_PWRIND_BLKS	(0xf0*2)
#define	M_PWRIND_BLKS_SIZE	4
#define	M_SECKINDXALGO_BLK	(0xf4*2)
#define	M_SECKINDXALGO_BLK_SIZE	5
#define	M_TKIP_TSC_TTAK	(0xfa*2)
#define	M_TKIP_TSC_TTAK_SIZE	35
#define	M_TSCPN_BLK	(0x11e*2)
#define	M_TSCPN_BLK_SIZE	60
#define	M_EAPOLMICKEY_BLK	(0x15a*2)
#define	M_EAPOLMICKEY_BLK_SIZE	8
#define	M_ARC4_KEY	(0x162*2)
#define	M_ARC4_KEY_SIZE	16
#define	M_SMACADDR_BLK	(0x172*2)
#define	M_SMACADDR_BLK_SIZE	6
#define	M_KEYRC_LAST	(0x178*2)
#define	M_KEYRC_LAST_SIZE	4
#define	M_CTX_GTKMSG2	(0x17c*2)
#define	M_CTX_GTKMSG2_SIZE	21
#define	M_SINETABLE_BLK	(0x192*2)
#define	M_SINETABLE_BLK_SIZE	128
#define	M_PRQFIFO	(0x212*2)
#define	M_PRQFIFO_SIZE	60
#define	M_SSID	(0x214*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0x224*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_MBSSID_BLK	(0x244*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x254*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_TXFRMPLCP_HDR	(0x284*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_EPA_DELAY	(0xf9*2)
#define	M_RATE_TABLE_A	(0x298*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x2e8*2)
#define	M_RATE_TABLE_B_SIZE	44
#define	M_RATE_TABLE_N	(0x314*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_SECRXKEYS_BLK	(0x32c*2)
#define	M_SECRXKEYS_BLK_SIZE	40
#define	M_TKMICKEYS_BLK	(0x354*2)
#define	M_TKMICKEYS_BLK_SIZE	40
#define	M_TKIP_WEPSEED	(0x37c*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_CTX_BLKS	(0x384*2)
#define	M_CTX_BLKS_SIZE	32
#define	M_CRX_BLK	(0x3a4*2)
#define	M_CRX_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x3b4*2)
#define	M_RXFRM_BLK_SIZE	768
#define	M_TPL_DTIM	(0x6b4*2)
#define	M_TPL_DTIM_SIZE	2
#define	M_BA_BITMAP	(0x6b6*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_MBS_LGCYPRS_LEN_BLK	(0x6ba*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_ANT2x3GPIO_BLK	(0x6ca*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_WAPI_MICKEYS_BLK	(0x6cc*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_SLOWTIMER_L	(0x11d*2)
#define	M_SLOWTIMER_H	(0x191*2)
#define	M_WAKETIME_NOSLOW	(0x70c*2)
#define	M_ABURN_SLOT	(0x70d*2)
#define	M_RSP_FRMTYPE	(0x70e*2)
#define	M_PRSRETX_CNT	(0x70f*2)
#define	M_ALT_CTX	(0x710*2)
#define	M_ALT_TXFINDX	(0x711*2)
#define	M_IVLOC	(0x712*2)
#define	M_JSSI_TSTAMP	(0x713*2)
#define	M_TXCRSEND_TSTAMP	(0x714*2)
#define	M_CCA_TSF0	(0x715*2)
#define	M_CCA_TSF1	(0x716*2)
#define	M_TXPWR_RTADJ	(0x717*2)
#define	M_BCMC_TMOUT	(0x718*2)
#define	M_GOOD_RXANT	(0x719*2)
#define	M_CUR_RXF_INDEX	(0x71a*2)
#define	M_BYTES_LEFT	(0x71b*2)
#define	M_FRM_SOFAR	(0x71c*2)
#define	M_MM_XTRADUR	(0x71d*2)
#define	M_HANGTM	(0x71e*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x71f*2)
#define	M_NUMMPDU	(0x720*2)
#define	M_CURR_ANTPAT	(0x721*2)
#define	M_TSFTMRVALTMP_WD3	(0x722*2)
#define	M_TSFTMRVALTMP_WD2	(0x723*2)
#define	M_TSFTMRVALTMP_WD1	(0x724*2)
#define	M_TSFTMRVALTMP_WD0	(0x725*2)
#define	M_LBCN_CNT	(0x726*2)
#define	M_WOWL_LASTBCN_L	(0x727*2)
#define	M_WOWL_LASTBCN_ML	(0x728*2)
#define	M_BCN_TSF_L	(0x729*2)
#define	M_BCN_TSF_ML	(0x72a*2)
#define	M_BCN_TSF_MU	(0x72b*2)
#define	M_BCN_TSF_H	(0x72c*2)
#define	M_WOWL_LASTWORD	(0x72d*2)
#define	M_FWMATCH	(0x72e*2)
#define	M_MD5_XWORD0	(0x72f*2)
#define	M_MD5_XWORD1	(0x730*2)
#define	M_MD5_YWORD0	(0x731*2)
#define	M_MD5_YWORD1	(0x732*2)
#define	M_MD5_ZWORD0	(0x733*2)
#define	M_MD5_ZWORD1	(0x734*2)
#define	M_WOWL_MSGLEN	(0x735*2)
#define	M_RESMSGLEN	(0x736*2)
#define	M_L0_BUFFER	(0x737*2)
#define	M_L1_BUFFER	(0x738*2)
#define	M_R0_BUFFER	(0x739*2)
#define	M_R1_BUFFER	(0x73a*2)
#define	M_WOWLTCLFLAG_BLK	(0x73c*2)
#define	M_WOWLTCLFLAG_BLK_SIZE	3
#define	M_RXANTPAT_BLK	(0x73b*2)
#define	M_PREPAYLOAD_BLK	(0x740*2)
#define	M_PREPAYLOAD_BLK_SIZE	8
#define	M_TKIP_POSTPAYLOAD_BLK	(0x748*2)
#define	M_TKIP_POSTPAYLOAD_BLK_SIZE	4
#define	M_ABCDBUF_BLK	(0x74c*2)
#define	M_ABCDBUF_BLK_SIZE	20
#define	M_SIPARAMS_BLK	(0x760*2)
#define	M_SIPARAMS_BLK_SIZE	64
#define	M_WOWL_OFFLOADCFG_BASE	(0x7a0*2)
#define	M_WOWL_OFFLOADCFG_BASE_SIZE	18
#define	M_ARPOFFLOAD_CACHE	(0x7b2*2)
#define	M_ARPOFFLOAD_CACHE_SIZE	12
#define	M_PHY_ANTDIV_REG	(0x73f*2)
#define	M_PHY_ANTDIV_MASK	(0x7be*2)
#define	M_PR45960_TIME	(0x7bf*2)
#define	M_PR45960_DLY	(0x7c0*2)
#define	M_PR44361B_TIME	(0x7c1*2)
#define	M_PR44361B_CNT	(0x7c2*2)
#define	M_PR49179_VAL	(0x7c3*2)
#define	M_BAS_BLK	(0x7c4*2)
#define	M_BAS_BLK_SIZE	80
#define	M_BAS_ADDR	(0x814*2)
#define	M_PR49792	(0x815*2)
#define	M_PR53887	(0x816*2)
#define	M_PHY_EXTLNA_OVR	(0x817*2)
#define	M_PHY_PLCPRX_DURATION	(0x818*2)
#define	M_ACTS_EXPTIME	(0x819*2)
#define	M_PR75447_REG112	(0x81a*2)
#define	M_PR75447_REG113	(0x81b*2)
#define	M_PR44361_NXT_RXRST_TS	(0x81c*2)
#define	M_PR44361_NXT_RXRST_TO	(0x81d*2)
#define	M_HANGTM_H	(0x81e*2)
#define	M_CRSHRXFRMHRST_CNT	(0x81f*2)
#define	M_RFOVR0	(0x820*2)
#define	M_LCNPHY_IQCHECK_TIME	(0x821*2)
#define	M_LCNPHY_IQCHECK_LIMIT	(0x822*2)
#define	M_LCNPHY_REG_SCR1	(0x823*2)
#define	M_LCNPHY_REG_SCR2	(0x824*2)
#define	M_LCNPHY_REG_SCR3	(0x825*2)
#define	M_WOWL_TXBITMAP	(0x826*2)
#define	M_WOWL_CURRTX	(0x827*2)
#define	M_WOWL_CURRTXLEN	(0x828*2)
#define	M_WOWL_CURRTXADDR	(0x829*2)
#define	M_WOWL_OFFLOAD_TXCTR	(0x82a*2)
#define	M_WOWL_MICOFFSET	(0x82b*2)
#define	M_KEEPALIVE_CURRCTR_0	(0x82c*2)
#define	M_KEEPALIVE_CURRCTR_1	(0x82d*2)
#define	M_NA_CKSUM_L	(0x82e*2)
#define	M_NETPAT_BLK	(0x830*2)
#define	M_NETPAT_BLK_SIZE	888
#define	M_RCMTA_IDX	(0x82f*2)
#define	M_ARPRESP_BYTESZ	(M_WOWL_OFFLOADCFG_BASE+(0x0*2))
#define	M_ARPRESP_BYTESZ_OFFSET	(0x0*2)
#define	M_NA_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x1*2))
#define	M_NA_BYTESZ_0_OFFSET	(0x1*2)
#define	M_NA_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x2*2))
#define	M_NA_BYTESZ_1_OFFSET	(0x2*2)
#define	M_KEEPALIVE_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x3*2))
#define	M_KEEPALIVE_BYTESZ_0_OFFSET	(0x3*2)
#define	M_KEEPALIVE_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x4*2))
#define	M_KEEPALIVE_BYTESZ_1_OFFSET	(0x4*2)
#define	M_NPAT_ARPIDX	(M_WOWL_OFFLOADCFG_BASE+(0x5*2))
#define	M_NPAT_ARPIDX_OFFSET	(0x5*2)
#define	M_NPAT_NS0IDX	(M_WOWL_OFFLOADCFG_BASE+(0x6*2))
#define	M_NPAT_NS0IDX_OFFSET	(0x6*2)
#define	M_NPAT_NS1IDX	(M_WOWL_OFFLOADCFG_BASE+(0x7*2))
#define	M_NPAT_NS1IDX_OFFSET	(0x7*2)
#define	M_EXTWAKEPATTERN_0	(M_WOWL_OFFLOADCFG_BASE+(0x8*2))
#define	M_EXTWAKEPATTERN_0_OFFSET	(0x8*2)
#define	M_EXTWAKEPATTERN_1	(M_WOWL_OFFLOADCFG_BASE+(0x9*2))
#define	M_EXTWAKEPATTERN_1_OFFSET	(0x9*2)
#define	M_EXTWAKEPATTERN_2	(M_WOWL_OFFLOADCFG_BASE+(0xa*2))
#define	M_EXTWAKEPATTERN_2_OFFSET	(0xa*2)
#define	M_EXTWAKEPATTERN_U0	(M_WOWL_OFFLOADCFG_BASE+(0xb*2))
#define	M_EXTWAKEPATTERN_U0_OFFSET	(0xb*2)
#define	M_EXTWAKEPATTERN_U1	(M_WOWL_OFFLOADCFG_BASE+(0xc*2))
#define	M_EXTWAKEPATTERN_U1_OFFSET	(0xc*2)
#define	M_EXTWAKEPATTERN_U2	(M_WOWL_OFFLOADCFG_BASE+(0xd*2))
#define	M_EXTWAKEPATTERN_U2_OFFSET	(0xd*2)
#define	M_EXTWAKEPATTERN_U3	(M_WOWL_OFFLOADCFG_BASE+(0xe*2))
#define	M_EXTWAKEPATTERN_U3_OFFSET	(0xe*2)
#define	M_KEEPALIVE_INTVL_0	(M_WOWL_OFFLOADCFG_BASE+(0xf*2))
#define	M_KEEPALIVE_INTVL_0_OFFSET	(0xf*2)
#define	M_KEEPALIVE_INTVL_1	(M_WOWL_OFFLOADCFG_BASE+(0x10*2))
#define	M_KEEPALIVE_INTVL_1_OFFSET	(0x10*2)
#define	M_TKIP_TMP_TTAK	(M_CTX_BLKS+(0x0*2))
#define	M_TKIP_TMP_TTAK_OFFSET	(0x0*2)
#define	M_TXFRM_BLK	(M_RXFRM_BLK+(0x80*2))
#define	M_TXFRM_BLK_OFFSET	(0x80*2)
#define	M_IPADOPAD_BLK	(M_RXFRM_BLK+(0x100*2))
#define	M_IPADOPAD_BLK_OFFSET	(0x100*2)
#define	M_POSTPAYLOAD_BLK	(M_RXFRM_BLK+(0x120*2))
#define	M_POSTPAYLOAD_BLK_OFFSET	(0x120*2)
#define	M_LASTABCDBUF_BLK	(M_RXFRM_BLK+(0x160*2))
#define	M_LASTABCDBUF_BLK_OFFSET	(0x160*2)
#define	M_ABCDBUF_SMLA0	(M_RXFRM_BLK+(0x16a*2))
#define	M_ABCDBUF_SMLA0_OFFSET	(0x16a*2)
#define	M_ABCDBUF_SMLA1	(M_RXFRM_BLK+(0x16b*2))
#define	M_ABCDBUF_SMLA1_OFFSET	(0x16b*2)
#define	M_ABCDBUF_SMLB0	(M_RXFRM_BLK+(0x16c*2))
#define	M_ABCDBUF_SMLB0_OFFSET	(0x16c*2)
#define	M_ABCDBUF_SMLB1	(M_RXFRM_BLK+(0x16d*2))
#define	M_ABCDBUF_SMLB1_OFFSET	(0x16d*2)
#define	M_ARC4_SBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_ARC4_SBOX_OFFSET	(0x180*2)
#define	M_AES_INVSBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_AES_INVSBOX_OFFSET	(0x180*2)
#define	M_AES_KEYW	(M_RXFRM_BLK+(0x200*2))
#define	M_AES_KEYW_OFFSET	(0x200*2)
#define	M_EAPOLKEY_KEYDATA	(M_RXFRM_BLK+(0x258*2))
#define	M_EAPOLKEY_KEYDATA_OFFSET	(0x258*2)
#define	M_AES_B	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_B_OFFSET	(0x26c*2)
#define	M_AES_A	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_A_OFFSET	(0x26c*2)
#define	M_AES_TMPSTATE	(M_RXFRM_BLK+(0x276*2))
#define	M_AES_TMPSTATE_OFFSET	(0x276*2)
#define	M_AES_TMP0	(M_RXFRM_BLK+(0x286*2))
#define	M_AES_TMP0_OFFSET	(0x286*2)
#define	M_AES_TMP1	(M_RXFRM_BLK+(0x287*2))
#define	M_AES_TMP1_OFFSET	(0x287*2)
#define	M_AES_TMP2	(M_RXFRM_BLK+(0x288*2))
#define	M_AES_TMP2_OFFSET	(0x288*2)
#define	M_KEYUNWRAP_DONE	(M_RXFRM_BLK+(0x28a*2))
#define	M_KEYUNWRAP_DONE_OFFSET	(0x28a*2)
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_PSP_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_PSP_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_0	(M_PSM_SOFT_REGS+(0x2c*2))
#define	M_TSSI_0_OFFSET	(0x2c*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_NETPAT_NUM	(M_PSM_SOFT_REGS+(0x3e*2))
#define	M_NETPAT_NUM_OFFSET	(0x3e*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_PSP_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_PSP_PCTL1WD_OFFSET	(0x58*2)
#define	M_WOWL_OFFLOADCFG_PTR	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_WOWL_OFFLOADCFG_PTR_OFFSET	(0x66*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_AID_NBIT_OFFSET	(0x68*2)
#define	M_GTK_KDVER	(M_PSM_SOFT_REGS+(0x70*2))
#define	M_GTK_KDVER_OFFSET	(0x70*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PRS_TIMEOUT_CNT	(M_PSM2HOST_STATS+(0x36*2))
#define	M_PRS_TIMEOUT_CNT_OFFSET	(0x36*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xb*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x16*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x21*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x21*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x2c*2))
#define	END_OF_BRATETBL_OFFSET	(0x2c*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x0*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_KEK	(M_ARC4_KEY+(0x8*2))
#define	M_KEK_OFFSET	(0x8*2)
#define	M_NETPAT_BLK0	(M_NETPAT_BLK+(0x0*2))
#define	M_NETPAT_BLK0_OFFSET	(0x0*2)
#define	M_NETPAT_BLK1	(M_NETPAT_BLK+(0x4a*2))
#define	M_NETPAT_BLK1_OFFSET	(0x4a*2)
#define	M_NETPAT_BLK2	(M_NETPAT_BLK+(0x94*2))
#define	M_NETPAT_BLK2_OFFSET	(0x94*2)
#define	M_NETPAT_BLK3	(M_NETPAT_BLK+(0xde*2))
#define	M_NETPAT_BLK3_OFFSET	(0xde*2)
#define	M_RXFRM_SRA0	(M_SMACADDR_BLK+(0x0*2))
#define	M_RXFRM_SRA0_OFFSET	(0x0*2)
#define	M_RXFRM_SRA1	(M_SMACADDR_BLK+(0x1*2))
#define	M_RXFRM_SRA1_OFFSET	(0x1*2)
#define	M_RXFRM_SRA2	(M_SMACADDR_BLK+(0x2*2))
#define	M_RXFRM_SRA2_OFFSET	(0x2*2)
#define	M_RXFRM_RA0	(M_SMACADDR_BLK+(0x3*2))
#define	M_RXFRM_RA0_OFFSET	(0x3*2)
#define	M_RXFRM_RA1	(M_SMACADDR_BLK+(0x4*2))
#define	M_RXFRM_RA1_OFFSET	(0x4*2)
#define	M_RXFRM_RA2	(M_SMACADDR_BLK+(0x5*2))
#define	M_RXFRM_RA2_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW0	(M_EAPOLMICKEY_BLK+(0x0*2))
#define	M_EAPOLKEY_MICW0_OFFSET	(0x0*2)
#define	M_EAPOLKEY_MICW1	(M_EAPOLMICKEY_BLK+(0x1*2))
#define	M_EAPOLKEY_MICW1_OFFSET	(0x1*2)
#define	M_EAPOLKEY_MICW2	(M_EAPOLMICKEY_BLK+(0x2*2))
#define	M_EAPOLKEY_MICW2_OFFSET	(0x2*2)
#define	M_EAPOLKEY_MICW3	(M_EAPOLMICKEY_BLK+(0x3*2))
#define	M_EAPOLKEY_MICW3_OFFSET	(0x3*2)
#define	M_EAPOLKEY_MICW4	(M_EAPOLMICKEY_BLK+(0x4*2))
#define	M_EAPOLKEY_MICW4_OFFSET	(0x4*2)
#define	M_EAPOLKEY_MICW5	(M_EAPOLMICKEY_BLK+(0x5*2))
#define	M_EAPOLKEY_MICW5_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW6	(M_EAPOLMICKEY_BLK+(0x6*2))
#define	M_EAPOLKEY_MICW6_OFFSET	(0x6*2)
#define	M_EAPOLKEY_MICW7	(M_EAPOLMICKEY_BLK+(0x7*2))
#define	M_EAPOLKEY_MICW7_OFFSET	(0x7*2)
#define	M_RXFRM_DA	(M_PREPAYLOAD_BLK+(0x0*2))
#define	M_RXFRM_DA_OFFSET	(0x0*2)
#define	M_RXFRM_SA	(M_PREPAYLOAD_BLK+(0x3*2))
#define	M_RXFRM_SA_OFFSET	(0x3*2)
#define	M_RXRRM_PRIORES	(M_PREPAYLOAD_BLK+(0x6*2))
#define	M_RXRRM_PRIORES_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDA0	(M_ABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_WORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_WORDA1	(M_ABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_WORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_WORDB0	(M_ABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_WORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_WORDB1	(M_ABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_WORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_WORDC0	(M_ABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_WORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_WORDC1	(M_ABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_WORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_WORDD0	(M_ABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_WORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDD1	(M_ABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_WORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_WORDE0	(M_ABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_WORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_WORDE1	(M_ABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_WORDE1_OFFSET	(0x9*2)
#define	M_ABCDBUF_INITWORDA0	(M_ABCDBUF_BLK+(0xa*2))
#define	M_ABCDBUF_INITWORDA0_OFFSET	(0xa*2)
#define	M_ABCDBUF_INITWORDA1	(M_ABCDBUF_BLK+(0xb*2))
#define	M_ABCDBUF_INITWORDA1_OFFSET	(0xb*2)
#define	M_ABCDBUF_INITWORDB0	(M_ABCDBUF_BLK+(0xc*2))
#define	M_ABCDBUF_INITWORDB0_OFFSET	(0xc*2)
#define	M_ABCDBUF_INITWORDB1	(M_ABCDBUF_BLK+(0xd*2))
#define	M_ABCDBUF_INITWORDB1_OFFSET	(0xd*2)
#define	M_ABCDBUF_INITWORDC0	(M_ABCDBUF_BLK+(0xe*2))
#define	M_ABCDBUF_INITWORDC0_OFFSET	(0xe*2)
#define	M_ABCDBUF_INITWORDC1	(M_ABCDBUF_BLK+(0xf*2))
#define	M_ABCDBUF_INITWORDC1_OFFSET	(0xf*2)
#define	M_ABCDBUF_INITWORDD0	(M_ABCDBUF_BLK+(0x10*2))
#define	M_ABCDBUF_INITWORDD0_OFFSET	(0x10*2)
#define	M_ABCDBUF_INITWORDD1	(M_ABCDBUF_BLK+(0x11*2))
#define	M_ABCDBUF_INITWORDD1_OFFSET	(0x11*2)
#define	M_ABCDBUF_INITWORDE0	(M_ABCDBUF_BLK+(0x12*2))
#define	M_ABCDBUF_INITWORDE0_OFFSET	(0x12*2)
#define	M_ABCDBUF_INITWORDE1	(M_ABCDBUF_BLK+(0x13*2))
#define	M_ABCDBUF_INITWORDE1_OFFSET	(0x13*2)
#define	M_ABCDBUF_LWORDA0	(M_LASTABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_LWORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_LWORDA1	(M_LASTABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_LWORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_LWORDB0	(M_LASTABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_LWORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_LWORDB1	(M_LASTABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_LWORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_LWORDC0	(M_LASTABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_LWORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_LWORDC1	(M_LASTABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_LWORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_LWORDD0	(M_LASTABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_LWORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_LWORDD1	(M_LASTABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_LWORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_LWORDE0	(M_LASTABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_LWORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_LWORDE1	(M_LASTABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_LWORDE1_OFFSET	(0x9*2)
#define	M_SHA1_W0L	(M_SINETABLE_BLK+(0x0*2))
#define	M_SHA1_W0L_OFFSET	(0x0*2)
#define	M_SHA1_W0R	(M_SINETABLE_BLK+(0x1*2))
#define	M_SHA1_W0R_OFFSET	(0x1*2)
#define	M_SHA1_W1L	(M_SINETABLE_BLK+(0x2*2))
#define	M_SHA1_W1L_OFFSET	(0x2*2)
#define	M_SHA1_W1R	(M_SINETABLE_BLK+(0x3*2))
#define	M_SHA1_W1R_OFFSET	(0x3*2)
#define	M_SHA1_W2L	(M_SINETABLE_BLK+(0x4*2))
#define	M_SHA1_W2L_OFFSET	(0x4*2)
#define	M_SHA1_W2R	(M_SINETABLE_BLK+(0x5*2))
#define	M_SHA1_W2R_OFFSET	(0x5*2)
#define	M_SHA1_W3L	(M_SINETABLE_BLK+(0x6*2))
#define	M_SHA1_W3L_OFFSET	(0x6*2)
#define	M_SHA1_W3R	(M_SINETABLE_BLK+(0x7*2))
#define	M_SHA1_W3R_OFFSET	(0x7*2)
#define	M_SHA1_W4L	(M_SINETABLE_BLK+(0x8*2))
#define	M_SHA1_W4L_OFFSET	(0x8*2)
#define	M_SHA1_W4R	(M_SINETABLE_BLK+(0x9*2))
#define	M_SHA1_W4R_OFFSET	(0x9*2)
#define	M_SHA1_W5L	(M_SINETABLE_BLK+(0xa*2))
#define	M_SHA1_W5L_OFFSET	(0xa*2)
#define	M_SHA1_W5R	(M_SINETABLE_BLK+(0xb*2))
#define	M_SHA1_W5R_OFFSET	(0xb*2)
#define	M_SHA1_W6L	(M_SINETABLE_BLK+(0xc*2))
#define	M_SHA1_W6L_OFFSET	(0xc*2)
#define	M_SHA1_W6R	(M_SINETABLE_BLK+(0xd*2))
#define	M_SHA1_W6R_OFFSET	(0xd*2)
#define	M_SHA1_W7L	(M_SINETABLE_BLK+(0xe*2))
#define	M_SHA1_W7L_OFFSET	(0xe*2)
#define	M_SHA1_W7R	(M_SINETABLE_BLK+(0xf*2))
#define	M_SHA1_W7R_OFFSET	(0xf*2)
#define	M_SHA1_W8L	(M_SINETABLE_BLK+(0x10*2))
#define	M_SHA1_W8L_OFFSET	(0x10*2)
#define	M_SHA1_W8R	(M_SINETABLE_BLK+(0x11*2))
#define	M_SHA1_W8R_OFFSET	(0x11*2)
#define	M_SHA1_W9L	(M_SINETABLE_BLK+(0x12*2))
#define	M_SHA1_W9L_OFFSET	(0x12*2)
#define	M_SHA1_W9R	(M_SINETABLE_BLK+(0x13*2))
#define	M_SHA1_W9R_OFFSET	(0x13*2)
#define	M_SHA1_W10L	(M_SINETABLE_BLK+(0x14*2))
#define	M_SHA1_W10L_OFFSET	(0x14*2)
#define	M_SHA1_W10R	(M_SINETABLE_BLK+(0x15*2))
#define	M_SHA1_W10R_OFFSET	(0x15*2)
#define	M_SHA1_W11L	(M_SINETABLE_BLK+(0x16*2))
#define	M_SHA1_W11L_OFFSET	(0x16*2)
#define	M_SHA1_W11R	(M_SINETABLE_BLK+(0x17*2))
#define	M_SHA1_W11R_OFFSET	(0x17*2)
#define	M_SHA1_W12L	(M_SINETABLE_BLK+(0x18*2))
#define	M_SHA1_W12L_OFFSET	(0x18*2)
#define	M_SHA1_W12R	(M_SINETABLE_BLK+(0x19*2))
#define	M_SHA1_W12R_OFFSET	(0x19*2)
#define	M_SHA1_W13L	(M_SINETABLE_BLK+(0x1a*2))
#define	M_SHA1_W13L_OFFSET	(0x1a*2)
#define	M_SHA1_W13R	(M_SINETABLE_BLK+(0x1b*2))
#define	M_SHA1_W13R_OFFSET	(0x1b*2)
#define	M_SHA1_W14L	(M_SINETABLE_BLK+(0x1c*2))
#define	M_SHA1_W14L_OFFSET	(0x1c*2)
#define	M_SHA1_W14R	(M_SINETABLE_BLK+(0x1d*2))
#define	M_SHA1_W14R_OFFSET	(0x1d*2)
#define	M_SHA1_W15L	(M_SINETABLE_BLK+(0x1e*2))
#define	M_SHA1_W15L_OFFSET	(0x1e*2)
#define	M_SHA1_W15R	(M_SINETABLE_BLK+(0x1f*2))
#define	M_SHA1_W15R_OFFSET	(0x1f*2)
#define	M_DEBUG1	(M_WOWLTCLFLAG_BLK+(0x0*2))
#define	M_DEBUG1_OFFSET	(0x0*2)
#define	M_DEBUG	(M_WOWLTCLFLAG_BLK+(0x1*2))
#define	M_DEBUG_OFFSET	(0x1*2)
#define	M_DEBUG2	(M_WOWLTCLFLAG_BLK+(0x2*2))
#define	M_DEBUG2_OFFSET	(0x2*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0x6*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ILP_PER_L	(M_CCA_TSF0+(0x0*2))
#define	M_ILP_PER_L_OFFSET	(0x0*2)
#define	M_ILP_PER_H	(M_CCA_TSF1+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#endif /* (D11_REV == 24) */
#if (D11_REV == 22)
#define	M_RT_DIRMAP_A	(0xb0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xc0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0xd0*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0xe0*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_PWRIND_BLKS	(0xf0*2)
#define	M_PWRIND_BLKS_SIZE	4
#define	M_SECKINDXALGO_BLK	(0xf4*2)
#define	M_SECKINDXALGO_BLK_SIZE	5
#define	M_TKIP_TSC_TTAK	(0xfa*2)
#define	M_TKIP_TSC_TTAK_SIZE	35
#define	M_TSCPN_BLK	(0x11e*2)
#define	M_TSCPN_BLK_SIZE	60
#define	M_EAPOLMICKEY_BLK	(0x15a*2)
#define	M_EAPOLMICKEY_BLK_SIZE	8
#define	M_ARC4_KEY	(0x162*2)
#define	M_ARC4_KEY_SIZE	16
#define	M_SMACADDR_BLK	(0x172*2)
#define	M_SMACADDR_BLK_SIZE	6
#define	M_KEYRC_LAST	(0x178*2)
#define	M_KEYRC_LAST_SIZE	4
#define	M_CTX_GTKMSG2	(0x17c*2)
#define	M_CTX_GTKMSG2_SIZE	21
#define	M_SINETABLE_BLK	(0x192*2)
#define	M_SINETABLE_BLK_SIZE	128
#define	M_PRQFIFO	(0x212*2)
#define	M_PRQFIFO_SIZE	60
#define	M_SSID	(0x214*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0x224*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_MBSSID_BLK	(0x244*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x254*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_TXFRMPLCP_HDR	(0x284*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_EPA_DELAY	(0xf9*2)
#define	M_RATE_TABLE_A	(0x298*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x2e8*2)
#define	M_RATE_TABLE_B_SIZE	44
#define	M_RATE_TABLE_N	(0x314*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_SECRXKEYS_BLK	(0x32c*2)
#define	M_SECRXKEYS_BLK_SIZE	40
#define	M_TKMICKEYS_BLK	(0x354*2)
#define	M_TKMICKEYS_BLK_SIZE	40
#define	M_TKIP_WEPSEED	(0x37c*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_CTX_BLKS	(0x384*2)
#define	M_CTX_BLKS_SIZE	32
#define	M_CRX_BLK	(0x3a4*2)
#define	M_CRX_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x3b4*2)
#define	M_RXFRM_BLK_SIZE	768
#define	M_TPL_DTIM	(0x6b4*2)
#define	M_TPL_DTIM_SIZE	2
#define	M_BA_BITMAP	(0x6b6*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_MBS_LGCYPRS_LEN_BLK	(0x6ba*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_ANT2x3GPIO_BLK	(0x6ca*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x11d*2)
#define	M_SLOWTIMER_H	(0x191*2)
#define	M_WAKETIME_NOSLOW	(0x6cc*2)
#define	M_ABURN_SLOT	(0x6cd*2)
#define	M_RSP_FRMTYPE	(0x6ce*2)
#define	M_PRSRETX_CNT	(0x6cf*2)
#define	M_ALT_CTX	(0x6d0*2)
#define	M_ALT_TXFINDX	(0x6d1*2)
#define	M_IVLOC	(0x6d2*2)
#define	M_JSSI_TSTAMP	(0x6d3*2)
#define	M_TXCRSEND_TSTAMP	(0x6d4*2)
#define	M_CCA_TSF0	(0x6d5*2)
#define	M_CCA_TSF1	(0x6d6*2)
#define	M_TXPWR_RTADJ	(0x6d7*2)
#define	M_BCMC_TMOUT	(0x6d8*2)
#define	M_GOOD_RXANT	(0x6d9*2)
#define	M_CUR_RXF_INDEX	(0x6da*2)
#define	M_BYTES_LEFT	(0x6db*2)
#define	M_FRM_SOFAR	(0x6dc*2)
#define	M_MM_XTRADUR	(0x6dd*2)
#define	M_HANGTM	(0x6de*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x6df*2)
#define	M_NUMMPDU	(0x6e0*2)
#define	M_CURR_ANTPAT	(0x6e1*2)
#define	M_TSFTMRVALTMP_WD3	(0x6e2*2)
#define	M_TSFTMRVALTMP_WD2	(0x6e3*2)
#define	M_TSFTMRVALTMP_WD1	(0x6e4*2)
#define	M_TSFTMRVALTMP_WD0	(0x6e5*2)
#define	M_LBCN_CNT	(0x6e6*2)
#define	M_WOWL_LASTBCN_L	(0x6e7*2)
#define	M_WOWL_LASTBCN_ML	(0x6e8*2)
#define	M_BCN_TSF_L	(0x6e9*2)
#define	M_BCN_TSF_ML	(0x6ea*2)
#define	M_BCN_TSF_MU	(0x6eb*2)
#define	M_BCN_TSF_H	(0x6ec*2)
#define	M_WOWL_LASTWORD	(0x6ed*2)
#define	M_FWMATCH	(0x6ee*2)
#define	M_MD5_XWORD0	(0x6ef*2)
#define	M_MD5_XWORD1	(0x6f0*2)
#define	M_MD5_YWORD0	(0x6f1*2)
#define	M_MD5_YWORD1	(0x6f2*2)
#define	M_MD5_ZWORD0	(0x6f3*2)
#define	M_MD5_ZWORD1	(0x6f4*2)
#define	M_WOWL_MSGLEN	(0x6f5*2)
#define	M_RESMSGLEN	(0x6f6*2)
#define	M_L0_BUFFER	(0x6f7*2)
#define	M_L1_BUFFER	(0x6f8*2)
#define	M_R0_BUFFER	(0x6f9*2)
#define	M_R1_BUFFER	(0x6fa*2)
#define	M_WOWLTCLFLAG_BLK	(0x6fc*2)
#define	M_WOWLTCLFLAG_BLK_SIZE	3
#define	M_RXANTPAT_BLK	(0x6fb*2)
#define	M_PREPAYLOAD_BLK	(0x700*2)
#define	M_PREPAYLOAD_BLK_SIZE	8
#define	M_TKIP_POSTPAYLOAD_BLK	(0x708*2)
#define	M_TKIP_POSTPAYLOAD_BLK_SIZE	4
#define	M_ABCDBUF_BLK	(0x70c*2)
#define	M_ABCDBUF_BLK_SIZE	20
#define	M_SIPARAMS_BLK	(0x720*2)
#define	M_SIPARAMS_BLK_SIZE	64
#define	M_WOWL_OFFLOADCFG_BASE	(0x760*2)
#define	M_WOWL_OFFLOADCFG_BASE_SIZE	18
#define	M_ARPOFFLOAD_CACHE	(0x772*2)
#define	M_ARPOFFLOAD_CACHE_SIZE	12
#define	M_PHY_ANTDIV_REG	(0x6ff*2)
#define	M_PHY_ANTDIV_MASK	(0x77e*2)
#define	M_PR45960_TIME	(0x77f*2)
#define	M_PR45960_DLY	(0x780*2)
#define	M_PR44361B_TIME	(0x781*2)
#define	M_PR44361B_CNT	(0x782*2)
#define	M_PR49179_VAL	(0x783*2)
#define	M_BAS_BLK	(0x784*2)
#define	M_BAS_BLK_SIZE	80
#define	M_BAS_ADDR	(0x7d4*2)
#define	M_PR49792	(0x7d5*2)
#define	M_PR53887	(0x7d6*2)
#define	M_PHY_EXTLNA_OVR	(0x7d7*2)
#define	M_PHY_PLCPRX_DURATION	(0x7d8*2)
#define	M_ACTS_EXPTIME	(0x7d9*2)
#define	M_HANGTM_H	(0x7da*2)
#define	M_CRSHRXFRMHRST_CNT	(0x7db*2)
#define	M_RFOVR0	(0x7dc*2)
#define	M_WOWL_TXBITMAP	(0x7dd*2)
#define	M_WOWL_CURRTX	(0x7de*2)
#define	M_WOWL_CURRTXLEN	(0x7df*2)
#define	M_WOWL_CURRTXADDR	(0x7e0*2)
#define	M_WOWL_OFFLOAD_TXCTR	(0x7e1*2)
#define	M_WOWL_MICOFFSET	(0x7e2*2)
#define	M_KEEPALIVE_CURRCTR_0	(0x7e3*2)
#define	M_KEEPALIVE_CURRCTR_1	(0x7e4*2)
#define	M_NA_CKSUM_L	(0x7e5*2)
#define	M_NETPAT_BLK	(0x7e6*2)
#define	M_NETPAT_BLK_SIZE	888
#define	M_RCMTA_IDX	(0xb5e*2)
#define	M_ARPRESP_BYTESZ	(M_WOWL_OFFLOADCFG_BASE+(0x0*2))
#define	M_ARPRESP_BYTESZ_OFFSET	(0x0*2)
#define	M_NA_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x1*2))
#define	M_NA_BYTESZ_0_OFFSET	(0x1*2)
#define	M_NA_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x2*2))
#define	M_NA_BYTESZ_1_OFFSET	(0x2*2)
#define	M_KEEPALIVE_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x3*2))
#define	M_KEEPALIVE_BYTESZ_0_OFFSET	(0x3*2)
#define	M_KEEPALIVE_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x4*2))
#define	M_KEEPALIVE_BYTESZ_1_OFFSET	(0x4*2)
#define	M_NPAT_ARPIDX	(M_WOWL_OFFLOADCFG_BASE+(0x5*2))
#define	M_NPAT_ARPIDX_OFFSET	(0x5*2)
#define	M_NPAT_NS0IDX	(M_WOWL_OFFLOADCFG_BASE+(0x6*2))
#define	M_NPAT_NS0IDX_OFFSET	(0x6*2)
#define	M_NPAT_NS1IDX	(M_WOWL_OFFLOADCFG_BASE+(0x7*2))
#define	M_NPAT_NS1IDX_OFFSET	(0x7*2)
#define	M_EXTWAKEPATTERN_0	(M_WOWL_OFFLOADCFG_BASE+(0x8*2))
#define	M_EXTWAKEPATTERN_0_OFFSET	(0x8*2)
#define	M_EXTWAKEPATTERN_1	(M_WOWL_OFFLOADCFG_BASE+(0x9*2))
#define	M_EXTWAKEPATTERN_1_OFFSET	(0x9*2)
#define	M_EXTWAKEPATTERN_2	(M_WOWL_OFFLOADCFG_BASE+(0xa*2))
#define	M_EXTWAKEPATTERN_2_OFFSET	(0xa*2)
#define	M_EXTWAKEPATTERN_U0	(M_WOWL_OFFLOADCFG_BASE+(0xb*2))
#define	M_EXTWAKEPATTERN_U0_OFFSET	(0xb*2)
#define	M_EXTWAKEPATTERN_U1	(M_WOWL_OFFLOADCFG_BASE+(0xc*2))
#define	M_EXTWAKEPATTERN_U1_OFFSET	(0xc*2)
#define	M_EXTWAKEPATTERN_U2	(M_WOWL_OFFLOADCFG_BASE+(0xd*2))
#define	M_EXTWAKEPATTERN_U2_OFFSET	(0xd*2)
#define	M_EXTWAKEPATTERN_U3	(M_WOWL_OFFLOADCFG_BASE+(0xe*2))
#define	M_EXTWAKEPATTERN_U3_OFFSET	(0xe*2)
#define	M_KEEPALIVE_INTVL_0	(M_WOWL_OFFLOADCFG_BASE+(0xf*2))
#define	M_KEEPALIVE_INTVL_0_OFFSET	(0xf*2)
#define	M_KEEPALIVE_INTVL_1	(M_WOWL_OFFLOADCFG_BASE+(0x10*2))
#define	M_KEEPALIVE_INTVL_1_OFFSET	(0x10*2)
#define	M_TKIP_TMP_TTAK	(M_CTX_BLKS+(0x0*2))
#define	M_TKIP_TMP_TTAK_OFFSET	(0x0*2)
#define	M_TXFRM_BLK	(M_RXFRM_BLK+(0x80*2))
#define	M_TXFRM_BLK_OFFSET	(0x80*2)
#define	M_IPADOPAD_BLK	(M_RXFRM_BLK+(0x100*2))
#define	M_IPADOPAD_BLK_OFFSET	(0x100*2)
#define	M_POSTPAYLOAD_BLK	(M_RXFRM_BLK+(0x120*2))
#define	M_POSTPAYLOAD_BLK_OFFSET	(0x120*2)
#define	M_LASTABCDBUF_BLK	(M_RXFRM_BLK+(0x160*2))
#define	M_LASTABCDBUF_BLK_OFFSET	(0x160*2)
#define	M_ABCDBUF_SMLA0	(M_RXFRM_BLK+(0x16a*2))
#define	M_ABCDBUF_SMLA0_OFFSET	(0x16a*2)
#define	M_ABCDBUF_SMLA1	(M_RXFRM_BLK+(0x16b*2))
#define	M_ABCDBUF_SMLA1_OFFSET	(0x16b*2)
#define	M_ABCDBUF_SMLB0	(M_RXFRM_BLK+(0x16c*2))
#define	M_ABCDBUF_SMLB0_OFFSET	(0x16c*2)
#define	M_ABCDBUF_SMLB1	(M_RXFRM_BLK+(0x16d*2))
#define	M_ABCDBUF_SMLB1_OFFSET	(0x16d*2)
#define	M_ARC4_SBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_ARC4_SBOX_OFFSET	(0x180*2)
#define	M_AES_INVSBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_AES_INVSBOX_OFFSET	(0x180*2)
#define	M_AES_KEYW	(M_RXFRM_BLK+(0x200*2))
#define	M_AES_KEYW_OFFSET	(0x200*2)
#define	M_EAPOLKEY_KEYDATA	(M_RXFRM_BLK+(0x258*2))
#define	M_EAPOLKEY_KEYDATA_OFFSET	(0x258*2)
#define	M_AES_B	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_B_OFFSET	(0x26c*2)
#define	M_AES_A	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_A_OFFSET	(0x26c*2)
#define	M_AES_TMPSTATE	(M_RXFRM_BLK+(0x276*2))
#define	M_AES_TMPSTATE_OFFSET	(0x276*2)
#define	M_AES_TMP0	(M_RXFRM_BLK+(0x286*2))
#define	M_AES_TMP0_OFFSET	(0x286*2)
#define	M_AES_TMP1	(M_RXFRM_BLK+(0x287*2))
#define	M_AES_TMP1_OFFSET	(0x287*2)
#define	M_AES_TMP2	(M_RXFRM_BLK+(0x288*2))
#define	M_AES_TMP2_OFFSET	(0x288*2)
#define	M_KEYUNWRAP_DONE	(M_RXFRM_BLK+(0x28a*2))
#define	M_KEYUNWRAP_DONE_OFFSET	(0x28a*2)
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_PSP_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_PSP_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_0	(M_PSM_SOFT_REGS+(0x2c*2))
#define	M_TSSI_0_OFFSET	(0x2c*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_NETPAT_NUM	(M_PSM_SOFT_REGS+(0x3e*2))
#define	M_NETPAT_NUM_OFFSET	(0x3e*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_PSP_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_PSP_PCTL1WD_OFFSET	(0x58*2)
#define	M_WOWL_OFFLOADCFG_PTR	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_WOWL_OFFLOADCFG_PTR_OFFSET	(0x66*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_AID_NBIT_OFFSET	(0x68*2)
#define	M_GTK_KDVER	(M_PSM_SOFT_REGS+(0x70*2))
#define	M_GTK_KDVER_OFFSET	(0x70*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PRS_TIMEOUT_CNT	(M_PSM2HOST_STATS+(0x36*2))
#define	M_PRS_TIMEOUT_CNT_OFFSET	(0x36*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xb*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x16*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x21*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x21*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x2c*2))
#define	END_OF_BRATETBL_OFFSET	(0x2c*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x0*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_KEK	(M_ARC4_KEY+(0x8*2))
#define	M_KEK_OFFSET	(0x8*2)
#define	M_NETPAT_BLK0	(M_NETPAT_BLK+(0x0*2))
#define	M_NETPAT_BLK0_OFFSET	(0x0*2)
#define	M_NETPAT_BLK1	(M_NETPAT_BLK+(0x4a*2))
#define	M_NETPAT_BLK1_OFFSET	(0x4a*2)
#define	M_NETPAT_BLK2	(M_NETPAT_BLK+(0x94*2))
#define	M_NETPAT_BLK2_OFFSET	(0x94*2)
#define	M_NETPAT_BLK3	(M_NETPAT_BLK+(0xde*2))
#define	M_NETPAT_BLK3_OFFSET	(0xde*2)
#define	M_RXFRM_SRA0	(M_SMACADDR_BLK+(0x0*2))
#define	M_RXFRM_SRA0_OFFSET	(0x0*2)
#define	M_RXFRM_SRA1	(M_SMACADDR_BLK+(0x1*2))
#define	M_RXFRM_SRA1_OFFSET	(0x1*2)
#define	M_RXFRM_SRA2	(M_SMACADDR_BLK+(0x2*2))
#define	M_RXFRM_SRA2_OFFSET	(0x2*2)
#define	M_RXFRM_RA0	(M_SMACADDR_BLK+(0x3*2))
#define	M_RXFRM_RA0_OFFSET	(0x3*2)
#define	M_RXFRM_RA1	(M_SMACADDR_BLK+(0x4*2))
#define	M_RXFRM_RA1_OFFSET	(0x4*2)
#define	M_RXFRM_RA2	(M_SMACADDR_BLK+(0x5*2))
#define	M_RXFRM_RA2_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW0	(M_EAPOLMICKEY_BLK+(0x0*2))
#define	M_EAPOLKEY_MICW0_OFFSET	(0x0*2)
#define	M_EAPOLKEY_MICW1	(M_EAPOLMICKEY_BLK+(0x1*2))
#define	M_EAPOLKEY_MICW1_OFFSET	(0x1*2)
#define	M_EAPOLKEY_MICW2	(M_EAPOLMICKEY_BLK+(0x2*2))
#define	M_EAPOLKEY_MICW2_OFFSET	(0x2*2)
#define	M_EAPOLKEY_MICW3	(M_EAPOLMICKEY_BLK+(0x3*2))
#define	M_EAPOLKEY_MICW3_OFFSET	(0x3*2)
#define	M_EAPOLKEY_MICW4	(M_EAPOLMICKEY_BLK+(0x4*2))
#define	M_EAPOLKEY_MICW4_OFFSET	(0x4*2)
#define	M_EAPOLKEY_MICW5	(M_EAPOLMICKEY_BLK+(0x5*2))
#define	M_EAPOLKEY_MICW5_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW6	(M_EAPOLMICKEY_BLK+(0x6*2))
#define	M_EAPOLKEY_MICW6_OFFSET	(0x6*2)
#define	M_EAPOLKEY_MICW7	(M_EAPOLMICKEY_BLK+(0x7*2))
#define	M_EAPOLKEY_MICW7_OFFSET	(0x7*2)
#define	M_RXFRM_DA	(M_PREPAYLOAD_BLK+(0x0*2))
#define	M_RXFRM_DA_OFFSET	(0x0*2)
#define	M_RXFRM_SA	(M_PREPAYLOAD_BLK+(0x3*2))
#define	M_RXFRM_SA_OFFSET	(0x3*2)
#define	M_RXRRM_PRIORES	(M_PREPAYLOAD_BLK+(0x6*2))
#define	M_RXRRM_PRIORES_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDA0	(M_ABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_WORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_WORDA1	(M_ABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_WORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_WORDB0	(M_ABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_WORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_WORDB1	(M_ABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_WORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_WORDC0	(M_ABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_WORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_WORDC1	(M_ABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_WORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_WORDD0	(M_ABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_WORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDD1	(M_ABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_WORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_WORDE0	(M_ABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_WORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_WORDE1	(M_ABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_WORDE1_OFFSET	(0x9*2)
#define	M_ABCDBUF_INITWORDA0	(M_ABCDBUF_BLK+(0xa*2))
#define	M_ABCDBUF_INITWORDA0_OFFSET	(0xa*2)
#define	M_ABCDBUF_INITWORDA1	(M_ABCDBUF_BLK+(0xb*2))
#define	M_ABCDBUF_INITWORDA1_OFFSET	(0xb*2)
#define	M_ABCDBUF_INITWORDB0	(M_ABCDBUF_BLK+(0xc*2))
#define	M_ABCDBUF_INITWORDB0_OFFSET	(0xc*2)
#define	M_ABCDBUF_INITWORDB1	(M_ABCDBUF_BLK+(0xd*2))
#define	M_ABCDBUF_INITWORDB1_OFFSET	(0xd*2)
#define	M_ABCDBUF_INITWORDC0	(M_ABCDBUF_BLK+(0xe*2))
#define	M_ABCDBUF_INITWORDC0_OFFSET	(0xe*2)
#define	M_ABCDBUF_INITWORDC1	(M_ABCDBUF_BLK+(0xf*2))
#define	M_ABCDBUF_INITWORDC1_OFFSET	(0xf*2)
#define	M_ABCDBUF_INITWORDD0	(M_ABCDBUF_BLK+(0x10*2))
#define	M_ABCDBUF_INITWORDD0_OFFSET	(0x10*2)
#define	M_ABCDBUF_INITWORDD1	(M_ABCDBUF_BLK+(0x11*2))
#define	M_ABCDBUF_INITWORDD1_OFFSET	(0x11*2)
#define	M_ABCDBUF_INITWORDE0	(M_ABCDBUF_BLK+(0x12*2))
#define	M_ABCDBUF_INITWORDE0_OFFSET	(0x12*2)
#define	M_ABCDBUF_INITWORDE1	(M_ABCDBUF_BLK+(0x13*2))
#define	M_ABCDBUF_INITWORDE1_OFFSET	(0x13*2)
#define	M_ABCDBUF_LWORDA0	(M_LASTABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_LWORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_LWORDA1	(M_LASTABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_LWORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_LWORDB0	(M_LASTABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_LWORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_LWORDB1	(M_LASTABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_LWORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_LWORDC0	(M_LASTABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_LWORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_LWORDC1	(M_LASTABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_LWORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_LWORDD0	(M_LASTABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_LWORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_LWORDD1	(M_LASTABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_LWORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_LWORDE0	(M_LASTABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_LWORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_LWORDE1	(M_LASTABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_LWORDE1_OFFSET	(0x9*2)
#define	M_SHA1_W0L	(M_SINETABLE_BLK+(0x0*2))
#define	M_SHA1_W0L_OFFSET	(0x0*2)
#define	M_SHA1_W0R	(M_SINETABLE_BLK+(0x1*2))
#define	M_SHA1_W0R_OFFSET	(0x1*2)
#define	M_SHA1_W1L	(M_SINETABLE_BLK+(0x2*2))
#define	M_SHA1_W1L_OFFSET	(0x2*2)
#define	M_SHA1_W1R	(M_SINETABLE_BLK+(0x3*2))
#define	M_SHA1_W1R_OFFSET	(0x3*2)
#define	M_SHA1_W2L	(M_SINETABLE_BLK+(0x4*2))
#define	M_SHA1_W2L_OFFSET	(0x4*2)
#define	M_SHA1_W2R	(M_SINETABLE_BLK+(0x5*2))
#define	M_SHA1_W2R_OFFSET	(0x5*2)
#define	M_SHA1_W3L	(M_SINETABLE_BLK+(0x6*2))
#define	M_SHA1_W3L_OFFSET	(0x6*2)
#define	M_SHA1_W3R	(M_SINETABLE_BLK+(0x7*2))
#define	M_SHA1_W3R_OFFSET	(0x7*2)
#define	M_SHA1_W4L	(M_SINETABLE_BLK+(0x8*2))
#define	M_SHA1_W4L_OFFSET	(0x8*2)
#define	M_SHA1_W4R	(M_SINETABLE_BLK+(0x9*2))
#define	M_SHA1_W4R_OFFSET	(0x9*2)
#define	M_SHA1_W5L	(M_SINETABLE_BLK+(0xa*2))
#define	M_SHA1_W5L_OFFSET	(0xa*2)
#define	M_SHA1_W5R	(M_SINETABLE_BLK+(0xb*2))
#define	M_SHA1_W5R_OFFSET	(0xb*2)
#define	M_SHA1_W6L	(M_SINETABLE_BLK+(0xc*2))
#define	M_SHA1_W6L_OFFSET	(0xc*2)
#define	M_SHA1_W6R	(M_SINETABLE_BLK+(0xd*2))
#define	M_SHA1_W6R_OFFSET	(0xd*2)
#define	M_SHA1_W7L	(M_SINETABLE_BLK+(0xe*2))
#define	M_SHA1_W7L_OFFSET	(0xe*2)
#define	M_SHA1_W7R	(M_SINETABLE_BLK+(0xf*2))
#define	M_SHA1_W7R_OFFSET	(0xf*2)
#define	M_SHA1_W8L	(M_SINETABLE_BLK+(0x10*2))
#define	M_SHA1_W8L_OFFSET	(0x10*2)
#define	M_SHA1_W8R	(M_SINETABLE_BLK+(0x11*2))
#define	M_SHA1_W8R_OFFSET	(0x11*2)
#define	M_SHA1_W9L	(M_SINETABLE_BLK+(0x12*2))
#define	M_SHA1_W9L_OFFSET	(0x12*2)
#define	M_SHA1_W9R	(M_SINETABLE_BLK+(0x13*2))
#define	M_SHA1_W9R_OFFSET	(0x13*2)
#define	M_SHA1_W10L	(M_SINETABLE_BLK+(0x14*2))
#define	M_SHA1_W10L_OFFSET	(0x14*2)
#define	M_SHA1_W10R	(M_SINETABLE_BLK+(0x15*2))
#define	M_SHA1_W10R_OFFSET	(0x15*2)
#define	M_SHA1_W11L	(M_SINETABLE_BLK+(0x16*2))
#define	M_SHA1_W11L_OFFSET	(0x16*2)
#define	M_SHA1_W11R	(M_SINETABLE_BLK+(0x17*2))
#define	M_SHA1_W11R_OFFSET	(0x17*2)
#define	M_SHA1_W12L	(M_SINETABLE_BLK+(0x18*2))
#define	M_SHA1_W12L_OFFSET	(0x18*2)
#define	M_SHA1_W12R	(M_SINETABLE_BLK+(0x19*2))
#define	M_SHA1_W12R_OFFSET	(0x19*2)
#define	M_SHA1_W13L	(M_SINETABLE_BLK+(0x1a*2))
#define	M_SHA1_W13L_OFFSET	(0x1a*2)
#define	M_SHA1_W13R	(M_SINETABLE_BLK+(0x1b*2))
#define	M_SHA1_W13R_OFFSET	(0x1b*2)
#define	M_SHA1_W14L	(M_SINETABLE_BLK+(0x1c*2))
#define	M_SHA1_W14L_OFFSET	(0x1c*2)
#define	M_SHA1_W14R	(M_SINETABLE_BLK+(0x1d*2))
#define	M_SHA1_W14R_OFFSET	(0x1d*2)
#define	M_SHA1_W15L	(M_SINETABLE_BLK+(0x1e*2))
#define	M_SHA1_W15L_OFFSET	(0x1e*2)
#define	M_SHA1_W15R	(M_SINETABLE_BLK+(0x1f*2))
#define	M_SHA1_W15R_OFFSET	(0x1f*2)
#define	M_DEBUG1	(M_WOWLTCLFLAG_BLK+(0x0*2))
#define	M_DEBUG1_OFFSET	(0x0*2)
#define	M_DEBUG	(M_WOWLTCLFLAG_BLK+(0x1*2))
#define	M_DEBUG_OFFSET	(0x1*2)
#define	M_DEBUG2	(M_WOWLTCLFLAG_BLK+(0x2*2))
#define	M_DEBUG2_OFFSET	(0x2*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0x6*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_ILP_PER_L	(M_CCA_TSF0+(0x0*2))
#define	M_ILP_PER_L_OFFSET	(0x0*2)
#define	M_ILP_PER_H	(M_CCA_TSF1+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#endif /* (D11_REV == 22) */
#if (D11_REV == 26)
#define	M_RT_DIRMAP_A	(0xb0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xc0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0xd0*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0xe0*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_PWRIND_BLKS	(0xf0*2)
#define	M_PWRIND_BLKS_SIZE	4
#define	M_SECKINDXALGO_BLK	(0xf4*2)
#define	M_SECKINDXALGO_BLK_SIZE	5
#define	M_TKIP_TSC_TTAK	(0xfa*2)
#define	M_TKIP_TSC_TTAK_SIZE	35
#define	M_TSCPN_BLK	(0x11e*2)
#define	M_TSCPN_BLK_SIZE	60
#define	M_EAPOLMICKEY_BLK	(0x15a*2)
#define	M_EAPOLMICKEY_BLK_SIZE	8
#define	M_ARC4_KEY	(0x162*2)
#define	M_ARC4_KEY_SIZE	16
#define	M_SMACADDR_BLK	(0x172*2)
#define	M_SMACADDR_BLK_SIZE	6
#define	M_KEYRC_LAST	(0x178*2)
#define	M_KEYRC_LAST_SIZE	4
#define	M_CTX_GTKMSG2	(0x17c*2)
#define	M_CTX_GTKMSG2_SIZE	21
#define	M_SINETABLE_BLK	(0x192*2)
#define	M_SINETABLE_BLK_SIZE	128
#define	M_PRQFIFO	(0x212*2)
#define	M_PRQFIFO_SIZE	60
#define	M_SSID	(0x214*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0x224*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_MBSSID_BLK	(0x244*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x254*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_TXFRMPLCP_HDR	(0x284*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_COREMASK_BLK	(0x298*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_EPA_DELAY	(0xf9*2)
#define	M_RATE_TABLE_A	(0x29e*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x2ee*2)
#define	M_RATE_TABLE_B_SIZE	44
#define	M_RATE_TABLE_N	(0x31a*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_SECRXKEYS_BLK	(0x332*2)
#define	M_SECRXKEYS_BLK_SIZE	40
#define	M_TKMICKEYS_BLK	(0x35a*2)
#define	M_TKMICKEYS_BLK_SIZE	40
#define	M_TKIP_WEPSEED	(0x382*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_CTX_BLKS	(0x38c*2)
#define	M_CTX_BLKS_SIZE	32
#define	M_CRX_BLK	(0x3ac*2)
#define	M_CRX_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x3bc*2)
#define	M_RXFRM_BLK_SIZE	768
#define	M_TPL_DTIM	(0x38a*2)
#define	M_TPL_DTIM_SIZE	2
#define	M_BA_BITMAP	(0x6bc*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_MBS_LGCYPRS_LEN_BLK	(0x6c0*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_ANT2x3GPIO_BLK	(0x6d0*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_WAPI_MICKEYS_BLK	(0x6d2*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_SLOWTIMER_L	(0x11d*2)
#define	M_SLOWTIMER_H	(0x191*2)
#define	M_WAKETIME_NOSLOW	(0x712*2)
#define	M_ABURN_SLOT	(0x713*2)
#define	M_RSP_FRMTYPE	(0x714*2)
#define	M_PRSRETX_CNT	(0x715*2)
#define	M_ALT_CTX	(0x716*2)
#define	M_ALT_TXFINDX	(0x717*2)
#define	M_IVLOC	(0x718*2)
#define	M_JSSI_TSTAMP	(0x719*2)
#define	M_TXCRSEND_TSTAMP	(0x71a*2)
#define	M_CCA_TSF0	(0x71b*2)
#define	M_CCA_TSF1	(0x71c*2)
#define	M_TXPWR_RTADJ	(0x71d*2)
#define	M_BCMC_TMOUT	(0x71e*2)
#define	M_GOOD_RXANT	(0x71f*2)
#define	M_CUR_RXF_INDEX	(0x720*2)
#define	M_BYTES_LEFT	(0x721*2)
#define	M_FRM_SOFAR	(0x722*2)
#define	M_MM_XTRADUR	(0x723*2)
#define	M_HANGTM	(0x724*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x725*2)
#define	M_NUMMPDU	(0x726*2)
#define	M_CURR_ANTPAT	(0x727*2)
#define	M_TSFTMRVALTMP_WD3	(0x728*2)
#define	M_TSFTMRVALTMP_WD2	(0x729*2)
#define	M_TSFTMRVALTMP_WD1	(0x72a*2)
#define	M_TSFTMRVALTMP_WD0	(0x72b*2)
#define	M_LBCN_CNT	(0x72c*2)
#define	M_WOWL_LASTBCN_L	(0x72d*2)
#define	M_WOWL_LASTBCN_ML	(0x72e*2)
#define	M_BCN_TSF_L	(0x72f*2)
#define	M_BCN_TSF_ML	(0x730*2)
#define	M_BCN_TSF_MU	(0x731*2)
#define	M_BCN_TSF_H	(0x732*2)
#define	M_WOWL_LASTWORD	(0x733*2)
#define	M_FWMATCH	(0x734*2)
#define	M_MD5_XWORD0	(0x735*2)
#define	M_MD5_XWORD1	(0x736*2)
#define	M_MD5_YWORD0	(0x737*2)
#define	M_MD5_YWORD1	(0x738*2)
#define	M_MD5_ZWORD0	(0x739*2)
#define	M_MD5_ZWORD1	(0x73a*2)
#define	M_WOWL_MSGLEN	(0x73b*2)
#define	M_RESMSGLEN	(0x73c*2)
#define	M_L0_BUFFER	(0x73d*2)
#define	M_L1_BUFFER	(0x73e*2)
#define	M_R0_BUFFER	(0x73f*2)
#define	M_R1_BUFFER	(0x740*2)
#define	M_WOWLTCLFLAG_BLK	(0x744*2)
#define	M_WOWLTCLFLAG_BLK_SIZE	3
#define	M_RXANTPAT_BLK	(0x741*2)
#define	M_PREPAYLOAD_BLK	(0x748*2)
#define	M_PREPAYLOAD_BLK_SIZE	8
#define	M_TKIP_POSTPAYLOAD_BLK	(0x750*2)
#define	M_TKIP_POSTPAYLOAD_BLK_SIZE	4
#define	M_ABCDBUF_BLK	(0x754*2)
#define	M_ABCDBUF_BLK_SIZE	20
#define	M_SIPARAMS_BLK	(0x768*2)
#define	M_SIPARAMS_BLK_SIZE	64
#define	M_WOWL_OFFLOADCFG_BASE	(0x7a8*2)
#define	M_WOWL_OFFLOADCFG_BASE_SIZE	18
#define	M_ARPOFFLOAD_CACHE	(0x7ba*2)
#define	M_ARPOFFLOAD_CACHE_SIZE	12
#define	M_PHY_ANTDIV_REG	(0x742*2)
#define	M_PHY_ANTDIV_MASK	(0x743*2)
#define	M_PR45960_TIME	(0x747*2)
#define	M_PR45960_DLY	(0x7c6*2)
#define	M_PR44361B_TIME	(0x7c7*2)
#define	M_PR44361B_CNT	(0x7c8*2)
#define	M_PR49179_VAL	(0x7c9*2)
#define	M_BAS_BLK	(0x7ca*2)
#define	M_BAS_BLK_SIZE	80
#define	M_BAS_ADDR	(0x81a*2)
#define	M_PR49792	(0x81b*2)
#define	M_PR53887	(0x81c*2)
#define	M_PHY_EXTLNA_OVR	(0x81d*2)
#define	M_PHY_PLCPRX_DURATION	(0x81e*2)
#define	M_ACTS_EXPTIME	(0x81f*2)
#define	M_PR75447_REG112	(0x820*2)
#define	M_PR75447_REG113	(0x821*2)
#define	M_PR44361_NXT_RXRST_TS	(0x822*2)
#define	M_PR44361_NXT_RXRST_TO	(0x823*2)
#define	M_HANGTM_H	(0x824*2)
#define	M_CRSHRXFRMHRST_CNT	(0x825*2)
#define	M_RFOVR0	(0x826*2)
#define	M_WOWL_TXBITMAP	(0x827*2)
#define	M_WOWL_CURRTX	(0x828*2)
#define	M_WOWL_CURRTXLEN	(0x829*2)
#define	M_WOWL_CURRTXADDR	(0x82a*2)
#define	M_WOWL_OFFLOAD_TXCTR	(0x82b*2)
#define	M_WOWL_MICOFFSET	(0x82c*2)
#define	M_KEEPALIVE_CURRCTR_0	(0x82d*2)
#define	M_KEEPALIVE_CURRCTR_1	(0x82e*2)
#define	M_NA_CKSUM_L	(0x82f*2)
#define	M_NETPAT_BLK	(0x830*2)
#define	M_NETPAT_BLK_SIZE	888
#define	M_RCMTA_IDX	(0xba8*2)
#define	M_ARPRESP_BYTESZ	(M_WOWL_OFFLOADCFG_BASE+(0x0*2))
#define	M_ARPRESP_BYTESZ_OFFSET	(0x0*2)
#define	M_NA_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x1*2))
#define	M_NA_BYTESZ_0_OFFSET	(0x1*2)
#define	M_NA_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x2*2))
#define	M_NA_BYTESZ_1_OFFSET	(0x2*2)
#define	M_KEEPALIVE_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x3*2))
#define	M_KEEPALIVE_BYTESZ_0_OFFSET	(0x3*2)
#define	M_KEEPALIVE_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x4*2))
#define	M_KEEPALIVE_BYTESZ_1_OFFSET	(0x4*2)
#define	M_NPAT_ARPIDX	(M_WOWL_OFFLOADCFG_BASE+(0x5*2))
#define	M_NPAT_ARPIDX_OFFSET	(0x5*2)
#define	M_NPAT_NS0IDX	(M_WOWL_OFFLOADCFG_BASE+(0x6*2))
#define	M_NPAT_NS0IDX_OFFSET	(0x6*2)
#define	M_NPAT_NS1IDX	(M_WOWL_OFFLOADCFG_BASE+(0x7*2))
#define	M_NPAT_NS1IDX_OFFSET	(0x7*2)
#define	M_EXTWAKEPATTERN_0	(M_WOWL_OFFLOADCFG_BASE+(0x8*2))
#define	M_EXTWAKEPATTERN_0_OFFSET	(0x8*2)
#define	M_EXTWAKEPATTERN_1	(M_WOWL_OFFLOADCFG_BASE+(0x9*2))
#define	M_EXTWAKEPATTERN_1_OFFSET	(0x9*2)
#define	M_EXTWAKEPATTERN_2	(M_WOWL_OFFLOADCFG_BASE+(0xa*2))
#define	M_EXTWAKEPATTERN_2_OFFSET	(0xa*2)
#define	M_EXTWAKEPATTERN_U0	(M_WOWL_OFFLOADCFG_BASE+(0xb*2))
#define	M_EXTWAKEPATTERN_U0_OFFSET	(0xb*2)
#define	M_EXTWAKEPATTERN_U1	(M_WOWL_OFFLOADCFG_BASE+(0xc*2))
#define	M_EXTWAKEPATTERN_U1_OFFSET	(0xc*2)
#define	M_EXTWAKEPATTERN_U2	(M_WOWL_OFFLOADCFG_BASE+(0xd*2))
#define	M_EXTWAKEPATTERN_U2_OFFSET	(0xd*2)
#define	M_EXTWAKEPATTERN_U3	(M_WOWL_OFFLOADCFG_BASE+(0xe*2))
#define	M_EXTWAKEPATTERN_U3_OFFSET	(0xe*2)
#define	M_KEEPALIVE_INTVL_0	(M_WOWL_OFFLOADCFG_BASE+(0xf*2))
#define	M_KEEPALIVE_INTVL_0_OFFSET	(0xf*2)
#define	M_KEEPALIVE_INTVL_1	(M_WOWL_OFFLOADCFG_BASE+(0x10*2))
#define	M_KEEPALIVE_INTVL_1_OFFSET	(0x10*2)
#define	M_TKIP_TMP_TTAK	(M_CTX_BLKS+(0x0*2))
#define	M_TKIP_TMP_TTAK_OFFSET	(0x0*2)
#define	M_TXFRM_BLK	(M_RXFRM_BLK+(0x80*2))
#define	M_TXFRM_BLK_OFFSET	(0x80*2)
#define	M_IPADOPAD_BLK	(M_RXFRM_BLK+(0x100*2))
#define	M_IPADOPAD_BLK_OFFSET	(0x100*2)
#define	M_POSTPAYLOAD_BLK	(M_RXFRM_BLK+(0x120*2))
#define	M_POSTPAYLOAD_BLK_OFFSET	(0x120*2)
#define	M_LASTABCDBUF_BLK	(M_RXFRM_BLK+(0x160*2))
#define	M_LASTABCDBUF_BLK_OFFSET	(0x160*2)
#define	M_ABCDBUF_SMLA0	(M_RXFRM_BLK+(0x16a*2))
#define	M_ABCDBUF_SMLA0_OFFSET	(0x16a*2)
#define	M_ABCDBUF_SMLA1	(M_RXFRM_BLK+(0x16b*2))
#define	M_ABCDBUF_SMLA1_OFFSET	(0x16b*2)
#define	M_ABCDBUF_SMLB0	(M_RXFRM_BLK+(0x16c*2))
#define	M_ABCDBUF_SMLB0_OFFSET	(0x16c*2)
#define	M_ABCDBUF_SMLB1	(M_RXFRM_BLK+(0x16d*2))
#define	M_ABCDBUF_SMLB1_OFFSET	(0x16d*2)
#define	M_ARC4_SBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_ARC4_SBOX_OFFSET	(0x180*2)
#define	M_AES_INVSBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_AES_INVSBOX_OFFSET	(0x180*2)
#define	M_AES_KEYW	(M_RXFRM_BLK+(0x200*2))
#define	M_AES_KEYW_OFFSET	(0x200*2)
#define	M_EAPOLKEY_KEYDATA	(M_RXFRM_BLK+(0x258*2))
#define	M_EAPOLKEY_KEYDATA_OFFSET	(0x258*2)
#define	M_AES_B	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_B_OFFSET	(0x26c*2)
#define	M_AES_A	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_A_OFFSET	(0x26c*2)
#define	M_AES_TMPSTATE	(M_RXFRM_BLK+(0x276*2))
#define	M_AES_TMPSTATE_OFFSET	(0x276*2)
#define	M_AES_TMP0	(M_RXFRM_BLK+(0x286*2))
#define	M_AES_TMP0_OFFSET	(0x286*2)
#define	M_AES_TMP1	(M_RXFRM_BLK+(0x287*2))
#define	M_AES_TMP1_OFFSET	(0x287*2)
#define	M_AES_TMP2	(M_RXFRM_BLK+(0x288*2))
#define	M_AES_TMP2_OFFSET	(0x288*2)
#define	M_KEYUNWRAP_DONE	(M_RXFRM_BLK+(0x28a*2))
#define	M_KEYUNWRAP_DONE_OFFSET	(0x28a*2)
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_PSP_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_PSP_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_0	(M_PSM_SOFT_REGS+(0x2c*2))
#define	M_TSSI_0_OFFSET	(0x2c*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_NETPAT_NUM	(M_PSM_SOFT_REGS+(0x3e*2))
#define	M_NETPAT_NUM_OFFSET	(0x3e*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_PSP_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_PSP_PCTL1WD_OFFSET	(0x58*2)
#define	M_WOWL_OFFLOADCFG_PTR	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_WOWL_OFFLOADCFG_PTR_OFFSET	(0x66*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_AID_NBIT_OFFSET	(0x68*2)
#define	M_GTK_KDVER	(M_PSM_SOFT_REGS+(0x70*2))
#define	M_GTK_KDVER_OFFSET	(0x70*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PRS_TIMEOUT_CNT	(M_PSM2HOST_STATS+(0x36*2))
#define	M_PRS_TIMEOUT_CNT_OFFSET	(0x36*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xb*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x16*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x21*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x21*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x2c*2))
#define	END_OF_BRATETBL_OFFSET	(0x2c*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_KEK	(M_ARC4_KEY+(0x8*2))
#define	M_KEK_OFFSET	(0x8*2)
#define	M_NETPAT_BLK0	(M_NETPAT_BLK+(0x0*2))
#define	M_NETPAT_BLK0_OFFSET	(0x0*2)
#define	M_NETPAT_BLK1	(M_NETPAT_BLK+(0x4a*2))
#define	M_NETPAT_BLK1_OFFSET	(0x4a*2)
#define	M_NETPAT_BLK2	(M_NETPAT_BLK+(0x94*2))
#define	M_NETPAT_BLK2_OFFSET	(0x94*2)
#define	M_NETPAT_BLK3	(M_NETPAT_BLK+(0xde*2))
#define	M_NETPAT_BLK3_OFFSET	(0xde*2)
#define	M_RXFRM_SRA0	(M_SMACADDR_BLK+(0x0*2))
#define	M_RXFRM_SRA0_OFFSET	(0x0*2)
#define	M_RXFRM_SRA1	(M_SMACADDR_BLK+(0x1*2))
#define	M_RXFRM_SRA1_OFFSET	(0x1*2)
#define	M_RXFRM_SRA2	(M_SMACADDR_BLK+(0x2*2))
#define	M_RXFRM_SRA2_OFFSET	(0x2*2)
#define	M_RXFRM_RA0	(M_SMACADDR_BLK+(0x3*2))
#define	M_RXFRM_RA0_OFFSET	(0x3*2)
#define	M_RXFRM_RA1	(M_SMACADDR_BLK+(0x4*2))
#define	M_RXFRM_RA1_OFFSET	(0x4*2)
#define	M_RXFRM_RA2	(M_SMACADDR_BLK+(0x5*2))
#define	M_RXFRM_RA2_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW0	(M_EAPOLMICKEY_BLK+(0x0*2))
#define	M_EAPOLKEY_MICW0_OFFSET	(0x0*2)
#define	M_EAPOLKEY_MICW1	(M_EAPOLMICKEY_BLK+(0x1*2))
#define	M_EAPOLKEY_MICW1_OFFSET	(0x1*2)
#define	M_EAPOLKEY_MICW2	(M_EAPOLMICKEY_BLK+(0x2*2))
#define	M_EAPOLKEY_MICW2_OFFSET	(0x2*2)
#define	M_EAPOLKEY_MICW3	(M_EAPOLMICKEY_BLK+(0x3*2))
#define	M_EAPOLKEY_MICW3_OFFSET	(0x3*2)
#define	M_EAPOLKEY_MICW4	(M_EAPOLMICKEY_BLK+(0x4*2))
#define	M_EAPOLKEY_MICW4_OFFSET	(0x4*2)
#define	M_EAPOLKEY_MICW5	(M_EAPOLMICKEY_BLK+(0x5*2))
#define	M_EAPOLKEY_MICW5_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW6	(M_EAPOLMICKEY_BLK+(0x6*2))
#define	M_EAPOLKEY_MICW6_OFFSET	(0x6*2)
#define	M_EAPOLKEY_MICW7	(M_EAPOLMICKEY_BLK+(0x7*2))
#define	M_EAPOLKEY_MICW7_OFFSET	(0x7*2)
#define	M_RXFRM_DA	(M_PREPAYLOAD_BLK+(0x0*2))
#define	M_RXFRM_DA_OFFSET	(0x0*2)
#define	M_RXFRM_SA	(M_PREPAYLOAD_BLK+(0x3*2))
#define	M_RXFRM_SA_OFFSET	(0x3*2)
#define	M_RXRRM_PRIORES	(M_PREPAYLOAD_BLK+(0x6*2))
#define	M_RXRRM_PRIORES_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDA0	(M_ABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_WORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_WORDA1	(M_ABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_WORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_WORDB0	(M_ABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_WORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_WORDB1	(M_ABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_WORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_WORDC0	(M_ABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_WORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_WORDC1	(M_ABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_WORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_WORDD0	(M_ABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_WORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDD1	(M_ABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_WORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_WORDE0	(M_ABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_WORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_WORDE1	(M_ABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_WORDE1_OFFSET	(0x9*2)
#define	M_ABCDBUF_INITWORDA0	(M_ABCDBUF_BLK+(0xa*2))
#define	M_ABCDBUF_INITWORDA0_OFFSET	(0xa*2)
#define	M_ABCDBUF_INITWORDA1	(M_ABCDBUF_BLK+(0xb*2))
#define	M_ABCDBUF_INITWORDA1_OFFSET	(0xb*2)
#define	M_ABCDBUF_INITWORDB0	(M_ABCDBUF_BLK+(0xc*2))
#define	M_ABCDBUF_INITWORDB0_OFFSET	(0xc*2)
#define	M_ABCDBUF_INITWORDB1	(M_ABCDBUF_BLK+(0xd*2))
#define	M_ABCDBUF_INITWORDB1_OFFSET	(0xd*2)
#define	M_ABCDBUF_INITWORDC0	(M_ABCDBUF_BLK+(0xe*2))
#define	M_ABCDBUF_INITWORDC0_OFFSET	(0xe*2)
#define	M_ABCDBUF_INITWORDC1	(M_ABCDBUF_BLK+(0xf*2))
#define	M_ABCDBUF_INITWORDC1_OFFSET	(0xf*2)
#define	M_ABCDBUF_INITWORDD0	(M_ABCDBUF_BLK+(0x10*2))
#define	M_ABCDBUF_INITWORDD0_OFFSET	(0x10*2)
#define	M_ABCDBUF_INITWORDD1	(M_ABCDBUF_BLK+(0x11*2))
#define	M_ABCDBUF_INITWORDD1_OFFSET	(0x11*2)
#define	M_ABCDBUF_INITWORDE0	(M_ABCDBUF_BLK+(0x12*2))
#define	M_ABCDBUF_INITWORDE0_OFFSET	(0x12*2)
#define	M_ABCDBUF_INITWORDE1	(M_ABCDBUF_BLK+(0x13*2))
#define	M_ABCDBUF_INITWORDE1_OFFSET	(0x13*2)
#define	M_ABCDBUF_LWORDA0	(M_LASTABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_LWORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_LWORDA1	(M_LASTABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_LWORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_LWORDB0	(M_LASTABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_LWORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_LWORDB1	(M_LASTABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_LWORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_LWORDC0	(M_LASTABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_LWORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_LWORDC1	(M_LASTABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_LWORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_LWORDD0	(M_LASTABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_LWORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_LWORDD1	(M_LASTABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_LWORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_LWORDE0	(M_LASTABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_LWORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_LWORDE1	(M_LASTABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_LWORDE1_OFFSET	(0x9*2)
#define	M_SHA1_W0L	(M_SINETABLE_BLK+(0x0*2))
#define	M_SHA1_W0L_OFFSET	(0x0*2)
#define	M_SHA1_W0R	(M_SINETABLE_BLK+(0x1*2))
#define	M_SHA1_W0R_OFFSET	(0x1*2)
#define	M_SHA1_W1L	(M_SINETABLE_BLK+(0x2*2))
#define	M_SHA1_W1L_OFFSET	(0x2*2)
#define	M_SHA1_W1R	(M_SINETABLE_BLK+(0x3*2))
#define	M_SHA1_W1R_OFFSET	(0x3*2)
#define	M_SHA1_W2L	(M_SINETABLE_BLK+(0x4*2))
#define	M_SHA1_W2L_OFFSET	(0x4*2)
#define	M_SHA1_W2R	(M_SINETABLE_BLK+(0x5*2))
#define	M_SHA1_W2R_OFFSET	(0x5*2)
#define	M_SHA1_W3L	(M_SINETABLE_BLK+(0x6*2))
#define	M_SHA1_W3L_OFFSET	(0x6*2)
#define	M_SHA1_W3R	(M_SINETABLE_BLK+(0x7*2))
#define	M_SHA1_W3R_OFFSET	(0x7*2)
#define	M_SHA1_W4L	(M_SINETABLE_BLK+(0x8*2))
#define	M_SHA1_W4L_OFFSET	(0x8*2)
#define	M_SHA1_W4R	(M_SINETABLE_BLK+(0x9*2))
#define	M_SHA1_W4R_OFFSET	(0x9*2)
#define	M_SHA1_W5L	(M_SINETABLE_BLK+(0xa*2))
#define	M_SHA1_W5L_OFFSET	(0xa*2)
#define	M_SHA1_W5R	(M_SINETABLE_BLK+(0xb*2))
#define	M_SHA1_W5R_OFFSET	(0xb*2)
#define	M_SHA1_W6L	(M_SINETABLE_BLK+(0xc*2))
#define	M_SHA1_W6L_OFFSET	(0xc*2)
#define	M_SHA1_W6R	(M_SINETABLE_BLK+(0xd*2))
#define	M_SHA1_W6R_OFFSET	(0xd*2)
#define	M_SHA1_W7L	(M_SINETABLE_BLK+(0xe*2))
#define	M_SHA1_W7L_OFFSET	(0xe*2)
#define	M_SHA1_W7R	(M_SINETABLE_BLK+(0xf*2))
#define	M_SHA1_W7R_OFFSET	(0xf*2)
#define	M_SHA1_W8L	(M_SINETABLE_BLK+(0x10*2))
#define	M_SHA1_W8L_OFFSET	(0x10*2)
#define	M_SHA1_W8R	(M_SINETABLE_BLK+(0x11*2))
#define	M_SHA1_W8R_OFFSET	(0x11*2)
#define	M_SHA1_W9L	(M_SINETABLE_BLK+(0x12*2))
#define	M_SHA1_W9L_OFFSET	(0x12*2)
#define	M_SHA1_W9R	(M_SINETABLE_BLK+(0x13*2))
#define	M_SHA1_W9R_OFFSET	(0x13*2)
#define	M_SHA1_W10L	(M_SINETABLE_BLK+(0x14*2))
#define	M_SHA1_W10L_OFFSET	(0x14*2)
#define	M_SHA1_W10R	(M_SINETABLE_BLK+(0x15*2))
#define	M_SHA1_W10R_OFFSET	(0x15*2)
#define	M_SHA1_W11L	(M_SINETABLE_BLK+(0x16*2))
#define	M_SHA1_W11L_OFFSET	(0x16*2)
#define	M_SHA1_W11R	(M_SINETABLE_BLK+(0x17*2))
#define	M_SHA1_W11R_OFFSET	(0x17*2)
#define	M_SHA1_W12L	(M_SINETABLE_BLK+(0x18*2))
#define	M_SHA1_W12L_OFFSET	(0x18*2)
#define	M_SHA1_W12R	(M_SINETABLE_BLK+(0x19*2))
#define	M_SHA1_W12R_OFFSET	(0x19*2)
#define	M_SHA1_W13L	(M_SINETABLE_BLK+(0x1a*2))
#define	M_SHA1_W13L_OFFSET	(0x1a*2)
#define	M_SHA1_W13R	(M_SINETABLE_BLK+(0x1b*2))
#define	M_SHA1_W13R_OFFSET	(0x1b*2)
#define	M_SHA1_W14L	(M_SINETABLE_BLK+(0x1c*2))
#define	M_SHA1_W14L_OFFSET	(0x1c*2)
#define	M_SHA1_W14R	(M_SINETABLE_BLK+(0x1d*2))
#define	M_SHA1_W14R_OFFSET	(0x1d*2)
#define	M_SHA1_W15L	(M_SINETABLE_BLK+(0x1e*2))
#define	M_SHA1_W15L_OFFSET	(0x1e*2)
#define	M_SHA1_W15R	(M_SINETABLE_BLK+(0x1f*2))
#define	M_SHA1_W15R_OFFSET	(0x1f*2)
#define	M_DEBUG1	(M_WOWLTCLFLAG_BLK+(0x0*2))
#define	M_DEBUG1_OFFSET	(0x0*2)
#define	M_DEBUG	(M_WOWLTCLFLAG_BLK+(0x1*2))
#define	M_DEBUG_OFFSET	(0x1*2)
#define	M_DEBUG2	(M_WOWLTCLFLAG_BLK+(0x2*2))
#define	M_DEBUG2_OFFSET	(0x2*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0x6*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_3STR	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_3STR_OFFSET	(0x4*2)
#define	M_ILP_PER_L	(M_CCA_TSF0+(0x0*2))
#define	M_ILP_PER_L_OFFSET	(0x0*2)
#define	M_ILP_PER_H	(M_CCA_TSF1+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#endif /* (D11_REV == 26) */
#if (D11_REV == 29)
#define	M_RT_DIRMAP_A	(0xb0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xc0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0xd0*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0xe0*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_PWRIND_BLKS	(0xf0*2)
#define	M_PWRIND_BLKS_SIZE	4
#define	M_SECKINDXALGO_BLK	(0xf4*2)
#define	M_SECKINDXALGO_BLK_SIZE	5
#define	M_TKIP_TSC_TTAK	(0xfa*2)
#define	M_TKIP_TSC_TTAK_SIZE	35
#define	M_TSCPN_BLK	(0x11e*2)
#define	M_TSCPN_BLK_SIZE	60
#define	M_EAPOLMICKEY_BLK	(0x15a*2)
#define	M_EAPOLMICKEY_BLK_SIZE	8
#define	M_ARC4_KEY	(0x162*2)
#define	M_ARC4_KEY_SIZE	16
#define	M_SMACADDR_BLK	(0x172*2)
#define	M_SMACADDR_BLK_SIZE	6
#define	M_KEYRC_LAST	(0x178*2)
#define	M_KEYRC_LAST_SIZE	4
#define	M_CTX_GTKMSG2	(0x17c*2)
#define	M_CTX_GTKMSG2_SIZE	21
#define	M_SINETABLE_BLK	(0x192*2)
#define	M_SINETABLE_BLK_SIZE	128
#define	M_PRQFIFO	(0x212*2)
#define	M_PRQFIFO_SIZE	60
#define	M_SSID	(0x214*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0x224*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_MBSSID_BLK	(0x244*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x254*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_TXFRMPLCP_HDR	(0x284*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_COREMASK_BLK	(0x298*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_EPA_DELAY	(0xf9*2)
#define	M_RATE_TABLE_A	(0x29e*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x2ee*2)
#define	M_RATE_TABLE_B_SIZE	44
#define	M_RATE_TABLE_N	(0x31a*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_SECRXKEYS_BLK	(0x332*2)
#define	M_SECRXKEYS_BLK_SIZE	40
#define	M_TKMICKEYS_BLK	(0x35a*2)
#define	M_TKMICKEYS_BLK_SIZE	40
#define	M_TKIP_WEPSEED	(0x382*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_CTX_BLKS	(0x38c*2)
#define	M_CTX_BLKS_SIZE	32
#define	M_CRX_BLK	(0x3ac*2)
#define	M_CRX_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x3bc*2)
#define	M_RXFRM_BLK_SIZE	768
#define	M_TPL_DTIM	(0x38a*2)
#define	M_TPL_DTIM_SIZE	2
#define	M_BA_BITMAP	(0x6bc*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_MBS_LGCYPRS_LEN_BLK	(0x6c0*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_ANT2x3GPIO_BLK	(0x6d0*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_WAPI_MICKEYS_BLK	(0x6d2*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_SLOWTIMER_L	(0x11d*2)
#define	M_SLOWTIMER_H	(0x191*2)
#define	M_WAKETIME_NOSLOW	(0x712*2)
#define	M_ABURN_SLOT	(0x713*2)
#define	M_RSP_FRMTYPE	(0x714*2)
#define	M_PRSRETX_CNT	(0x715*2)
#define	M_ALT_CTX	(0x716*2)
#define	M_ALT_TXFINDX	(0x717*2)
#define	M_IVLOC	(0x718*2)
#define	M_JSSI_TSTAMP	(0x719*2)
#define	M_TXCRSEND_TSTAMP	(0x71a*2)
#define	M_CCA_TSF0	(0x71b*2)
#define	M_CCA_TSF1	(0x71c*2)
#define	M_TXPWR_RTADJ	(0x71d*2)
#define	M_BCMC_TMOUT	(0x71e*2)
#define	M_GOOD_RXANT	(0x71f*2)
#define	M_CUR_RXF_INDEX	(0x720*2)
#define	M_BYTES_LEFT	(0x721*2)
#define	M_FRM_SOFAR	(0x722*2)
#define	M_MM_XTRADUR	(0x723*2)
#define	M_HANGTM	(0x724*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x725*2)
#define	M_NUMMPDU	(0x726*2)
#define	M_CURR_ANTPAT	(0x727*2)
#define	M_TSFTMRVALTMP_WD3	(0x728*2)
#define	M_TSFTMRVALTMP_WD2	(0x729*2)
#define	M_TSFTMRVALTMP_WD1	(0x72a*2)
#define	M_TSFTMRVALTMP_WD0	(0x72b*2)
#define	M_LBCN_CNT	(0x72c*2)
#define	M_WOWL_LASTBCN_L	(0x72d*2)
#define	M_WOWL_LASTBCN_ML	(0x72e*2)
#define	M_BCN_TSF_L	(0x72f*2)
#define	M_BCN_TSF_ML	(0x730*2)
#define	M_BCN_TSF_MU	(0x731*2)
#define	M_BCN_TSF_H	(0x732*2)
#define	M_WOWL_LASTWORD	(0x733*2)
#define	M_FWMATCH	(0x734*2)
#define	M_MD5_XWORD0	(0x735*2)
#define	M_MD5_XWORD1	(0x736*2)
#define	M_MD5_YWORD0	(0x737*2)
#define	M_MD5_YWORD1	(0x738*2)
#define	M_MD5_ZWORD0	(0x739*2)
#define	M_MD5_ZWORD1	(0x73a*2)
#define	M_WOWL_MSGLEN	(0x73b*2)
#define	M_RESMSGLEN	(0x73c*2)
#define	M_L0_BUFFER	(0x73d*2)
#define	M_L1_BUFFER	(0x73e*2)
#define	M_R0_BUFFER	(0x73f*2)
#define	M_R1_BUFFER	(0x740*2)
#define	M_WOWLTCLFLAG_BLK	(0x744*2)
#define	M_WOWLTCLFLAG_BLK_SIZE	3
#define	M_RXANTPAT_BLK	(0x741*2)
#define	M_PREPAYLOAD_BLK	(0x748*2)
#define	M_PREPAYLOAD_BLK_SIZE	8
#define	M_TKIP_POSTPAYLOAD_BLK	(0x750*2)
#define	M_TKIP_POSTPAYLOAD_BLK_SIZE	4
#define	M_ABCDBUF_BLK	(0x754*2)
#define	M_ABCDBUF_BLK_SIZE	20
#define	M_SIPARAMS_BLK	(0x768*2)
#define	M_SIPARAMS_BLK_SIZE	64
#define	M_WOWL_OFFLOADCFG_BASE	(0x7a8*2)
#define	M_WOWL_OFFLOADCFG_BASE_SIZE	18
#define	M_ARPOFFLOAD_CACHE	(0x7ba*2)
#define	M_ARPOFFLOAD_CACHE_SIZE	12
#define	M_PHY_ANTDIV_REG	(0x742*2)
#define	M_PHY_ANTDIV_MASK	(0x743*2)
#define	M_PR45960_TIME	(0x747*2)
#define	M_PR45960_DLY	(0x7c6*2)
#define	M_PR44361B_TIME	(0x7c7*2)
#define	M_PR44361B_CNT	(0x7c8*2)
#define	M_PR49179_VAL	(0x7c9*2)
#define	M_BAS_BLK	(0x7ca*2)
#define	M_BAS_BLK_SIZE	80
#define	M_BAS_ADDR	(0x81a*2)
#define	M_PR49792	(0x81b*2)
#define	M_PR53887	(0x81c*2)
#define	M_PHY_EXTLNA_OVR	(0x81d*2)
#define	M_PHY_PLCPRX_DURATION	(0x81e*2)
#define	M_ACTS_EXPTIME	(0x81f*2)
#define	M_PR75447_REG112	(0x820*2)
#define	M_PR75447_REG113	(0x821*2)
#define	M_PR44361_NXT_RXRST_TS	(0x822*2)
#define	M_PR44361_NXT_RXRST_TO	(0x823*2)
#define	M_HANGTM_H	(0x824*2)
#define	M_CRSHRXFRMHRST_CNT	(0x825*2)
#define	M_RFOVR0	(0x826*2)
#define	M_CCA_STATS_BLK	(0x828*2)
#define	M_CCA_STATS_BLK_SIZE	8
#define	M_CCA_FLGS	(0x827*2)
#define	M_WOWL_TXBITMAP	(0x830*2)
#define	M_WOWL_CURRTX	(0x831*2)
#define	M_WOWL_CURRTXLEN	(0x832*2)
#define	M_WOWL_CURRTXADDR	(0x833*2)
#define	M_WOWL_OFFLOAD_TXCTR	(0x834*2)
#define	M_WOWL_MICOFFSET	(0x835*2)
#define	M_KEEPALIVE_CURRCTR_0	(0x836*2)
#define	M_KEEPALIVE_CURRCTR_1	(0x837*2)
#define	M_NA_CKSUM_L	(0x838*2)
#define	M_NETPAT_BLK	(0x83a*2)
#define	M_NETPAT_BLK_SIZE	888
#define	M_RCMTA_IDX	(0x839*2)
#define	M_ARPRESP_BYTESZ	(M_WOWL_OFFLOADCFG_BASE+(0x0*2))
#define	M_ARPRESP_BYTESZ_OFFSET	(0x0*2)
#define	M_NA_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x1*2))
#define	M_NA_BYTESZ_0_OFFSET	(0x1*2)
#define	M_NA_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x2*2))
#define	M_NA_BYTESZ_1_OFFSET	(0x2*2)
#define	M_KEEPALIVE_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x3*2))
#define	M_KEEPALIVE_BYTESZ_0_OFFSET	(0x3*2)
#define	M_KEEPALIVE_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x4*2))
#define	M_KEEPALIVE_BYTESZ_1_OFFSET	(0x4*2)
#define	M_NPAT_ARPIDX	(M_WOWL_OFFLOADCFG_BASE+(0x5*2))
#define	M_NPAT_ARPIDX_OFFSET	(0x5*2)
#define	M_NPAT_NS0IDX	(M_WOWL_OFFLOADCFG_BASE+(0x6*2))
#define	M_NPAT_NS0IDX_OFFSET	(0x6*2)
#define	M_NPAT_NS1IDX	(M_WOWL_OFFLOADCFG_BASE+(0x7*2))
#define	M_NPAT_NS1IDX_OFFSET	(0x7*2)
#define	M_EXTWAKEPATTERN_0	(M_WOWL_OFFLOADCFG_BASE+(0x8*2))
#define	M_EXTWAKEPATTERN_0_OFFSET	(0x8*2)
#define	M_EXTWAKEPATTERN_1	(M_WOWL_OFFLOADCFG_BASE+(0x9*2))
#define	M_EXTWAKEPATTERN_1_OFFSET	(0x9*2)
#define	M_EXTWAKEPATTERN_2	(M_WOWL_OFFLOADCFG_BASE+(0xa*2))
#define	M_EXTWAKEPATTERN_2_OFFSET	(0xa*2)
#define	M_EXTWAKEPATTERN_U0	(M_WOWL_OFFLOADCFG_BASE+(0xb*2))
#define	M_EXTWAKEPATTERN_U0_OFFSET	(0xb*2)
#define	M_EXTWAKEPATTERN_U1	(M_WOWL_OFFLOADCFG_BASE+(0xc*2))
#define	M_EXTWAKEPATTERN_U1_OFFSET	(0xc*2)
#define	M_EXTWAKEPATTERN_U2	(M_WOWL_OFFLOADCFG_BASE+(0xd*2))
#define	M_EXTWAKEPATTERN_U2_OFFSET	(0xd*2)
#define	M_EXTWAKEPATTERN_U3	(M_WOWL_OFFLOADCFG_BASE+(0xe*2))
#define	M_EXTWAKEPATTERN_U3_OFFSET	(0xe*2)
#define	M_KEEPALIVE_INTVL_0	(M_WOWL_OFFLOADCFG_BASE+(0xf*2))
#define	M_KEEPALIVE_INTVL_0_OFFSET	(0xf*2)
#define	M_KEEPALIVE_INTVL_1	(M_WOWL_OFFLOADCFG_BASE+(0x10*2))
#define	M_KEEPALIVE_INTVL_1_OFFSET	(0x10*2)
#define	M_TKIP_TMP_TTAK	(M_CTX_BLKS+(0x0*2))
#define	M_TKIP_TMP_TTAK_OFFSET	(0x0*2)
#define	M_TXFRM_BLK	(M_RXFRM_BLK+(0x80*2))
#define	M_TXFRM_BLK_OFFSET	(0x80*2)
#define	M_IPADOPAD_BLK	(M_RXFRM_BLK+(0x100*2))
#define	M_IPADOPAD_BLK_OFFSET	(0x100*2)
#define	M_POSTPAYLOAD_BLK	(M_RXFRM_BLK+(0x120*2))
#define	M_POSTPAYLOAD_BLK_OFFSET	(0x120*2)
#define	M_LASTABCDBUF_BLK	(M_RXFRM_BLK+(0x160*2))
#define	M_LASTABCDBUF_BLK_OFFSET	(0x160*2)
#define	M_ABCDBUF_SMLA0	(M_RXFRM_BLK+(0x16a*2))
#define	M_ABCDBUF_SMLA0_OFFSET	(0x16a*2)
#define	M_ABCDBUF_SMLA1	(M_RXFRM_BLK+(0x16b*2))
#define	M_ABCDBUF_SMLA1_OFFSET	(0x16b*2)
#define	M_ABCDBUF_SMLB0	(M_RXFRM_BLK+(0x16c*2))
#define	M_ABCDBUF_SMLB0_OFFSET	(0x16c*2)
#define	M_ABCDBUF_SMLB1	(M_RXFRM_BLK+(0x16d*2))
#define	M_ABCDBUF_SMLB1_OFFSET	(0x16d*2)
#define	M_ARC4_SBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_ARC4_SBOX_OFFSET	(0x180*2)
#define	M_AES_INVSBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_AES_INVSBOX_OFFSET	(0x180*2)
#define	M_AES_KEYW	(M_RXFRM_BLK+(0x200*2))
#define	M_AES_KEYW_OFFSET	(0x200*2)
#define	M_EAPOLKEY_KEYDATA	(M_RXFRM_BLK+(0x258*2))
#define	M_EAPOLKEY_KEYDATA_OFFSET	(0x258*2)
#define	M_AES_B	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_B_OFFSET	(0x26c*2)
#define	M_AES_A	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_A_OFFSET	(0x26c*2)
#define	M_AES_TMPSTATE	(M_RXFRM_BLK+(0x276*2))
#define	M_AES_TMPSTATE_OFFSET	(0x276*2)
#define	M_AES_TMP0	(M_RXFRM_BLK+(0x286*2))
#define	M_AES_TMP0_OFFSET	(0x286*2)
#define	M_AES_TMP1	(M_RXFRM_BLK+(0x287*2))
#define	M_AES_TMP1_OFFSET	(0x287*2)
#define	M_AES_TMP2	(M_RXFRM_BLK+(0x288*2))
#define	M_AES_TMP2_OFFSET	(0x288*2)
#define	M_KEYUNWRAP_DONE	(M_RXFRM_BLK+(0x28a*2))
#define	M_KEYUNWRAP_DONE_OFFSET	(0x28a*2)
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_PSP_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_PSP_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_0	(M_PSM_SOFT_REGS+(0x2c*2))
#define	M_TSSI_0_OFFSET	(0x2c*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_NETPAT_NUM	(M_PSM_SOFT_REGS+(0x3e*2))
#define	M_NETPAT_NUM_OFFSET	(0x3e*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_PSP_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_PSP_PCTL1WD_OFFSET	(0x58*2)
#define	M_WOWL_OFFLOADCFG_PTR	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_WOWL_OFFLOADCFG_PTR_OFFSET	(0x66*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_AID_NBIT_OFFSET	(0x68*2)
#define	M_GTK_KDVER	(M_PSM_SOFT_REGS+(0x70*2))
#define	M_GTK_KDVER_OFFSET	(0x70*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PRS_TIMEOUT_CNT	(M_PSM2HOST_STATS+(0x36*2))
#define	M_PRS_TIMEOUT_CNT_OFFSET	(0x36*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xb*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x16*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x21*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x21*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x2c*2))
#define	END_OF_BRATETBL_OFFSET	(0x2c*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_KEK	(M_ARC4_KEY+(0x8*2))
#define	M_KEK_OFFSET	(0x8*2)
#define	M_NETPAT_BLK0	(M_NETPAT_BLK+(0x0*2))
#define	M_NETPAT_BLK0_OFFSET	(0x0*2)
#define	M_NETPAT_BLK1	(M_NETPAT_BLK+(0x4a*2))
#define	M_NETPAT_BLK1_OFFSET	(0x4a*2)
#define	M_NETPAT_BLK2	(M_NETPAT_BLK+(0x94*2))
#define	M_NETPAT_BLK2_OFFSET	(0x94*2)
#define	M_NETPAT_BLK3	(M_NETPAT_BLK+(0xde*2))
#define	M_NETPAT_BLK3_OFFSET	(0xde*2)
#define	M_RXFRM_SRA0	(M_SMACADDR_BLK+(0x0*2))
#define	M_RXFRM_SRA0_OFFSET	(0x0*2)
#define	M_RXFRM_SRA1	(M_SMACADDR_BLK+(0x1*2))
#define	M_RXFRM_SRA1_OFFSET	(0x1*2)
#define	M_RXFRM_SRA2	(M_SMACADDR_BLK+(0x2*2))
#define	M_RXFRM_SRA2_OFFSET	(0x2*2)
#define	M_RXFRM_RA0	(M_SMACADDR_BLK+(0x3*2))
#define	M_RXFRM_RA0_OFFSET	(0x3*2)
#define	M_RXFRM_RA1	(M_SMACADDR_BLK+(0x4*2))
#define	M_RXFRM_RA1_OFFSET	(0x4*2)
#define	M_RXFRM_RA2	(M_SMACADDR_BLK+(0x5*2))
#define	M_RXFRM_RA2_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW0	(M_EAPOLMICKEY_BLK+(0x0*2))
#define	M_EAPOLKEY_MICW0_OFFSET	(0x0*2)
#define	M_EAPOLKEY_MICW1	(M_EAPOLMICKEY_BLK+(0x1*2))
#define	M_EAPOLKEY_MICW1_OFFSET	(0x1*2)
#define	M_EAPOLKEY_MICW2	(M_EAPOLMICKEY_BLK+(0x2*2))
#define	M_EAPOLKEY_MICW2_OFFSET	(0x2*2)
#define	M_EAPOLKEY_MICW3	(M_EAPOLMICKEY_BLK+(0x3*2))
#define	M_EAPOLKEY_MICW3_OFFSET	(0x3*2)
#define	M_EAPOLKEY_MICW4	(M_EAPOLMICKEY_BLK+(0x4*2))
#define	M_EAPOLKEY_MICW4_OFFSET	(0x4*2)
#define	M_EAPOLKEY_MICW5	(M_EAPOLMICKEY_BLK+(0x5*2))
#define	M_EAPOLKEY_MICW5_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW6	(M_EAPOLMICKEY_BLK+(0x6*2))
#define	M_EAPOLKEY_MICW6_OFFSET	(0x6*2)
#define	M_EAPOLKEY_MICW7	(M_EAPOLMICKEY_BLK+(0x7*2))
#define	M_EAPOLKEY_MICW7_OFFSET	(0x7*2)
#define	M_RXFRM_DA	(M_PREPAYLOAD_BLK+(0x0*2))
#define	M_RXFRM_DA_OFFSET	(0x0*2)
#define	M_RXFRM_SA	(M_PREPAYLOAD_BLK+(0x3*2))
#define	M_RXFRM_SA_OFFSET	(0x3*2)
#define	M_RXRRM_PRIORES	(M_PREPAYLOAD_BLK+(0x6*2))
#define	M_RXRRM_PRIORES_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDA0	(M_ABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_WORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_WORDA1	(M_ABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_WORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_WORDB0	(M_ABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_WORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_WORDB1	(M_ABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_WORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_WORDC0	(M_ABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_WORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_WORDC1	(M_ABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_WORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_WORDD0	(M_ABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_WORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDD1	(M_ABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_WORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_WORDE0	(M_ABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_WORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_WORDE1	(M_ABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_WORDE1_OFFSET	(0x9*2)
#define	M_ABCDBUF_INITWORDA0	(M_ABCDBUF_BLK+(0xa*2))
#define	M_ABCDBUF_INITWORDA0_OFFSET	(0xa*2)
#define	M_ABCDBUF_INITWORDA1	(M_ABCDBUF_BLK+(0xb*2))
#define	M_ABCDBUF_INITWORDA1_OFFSET	(0xb*2)
#define	M_ABCDBUF_INITWORDB0	(M_ABCDBUF_BLK+(0xc*2))
#define	M_ABCDBUF_INITWORDB0_OFFSET	(0xc*2)
#define	M_ABCDBUF_INITWORDB1	(M_ABCDBUF_BLK+(0xd*2))
#define	M_ABCDBUF_INITWORDB1_OFFSET	(0xd*2)
#define	M_ABCDBUF_INITWORDC0	(M_ABCDBUF_BLK+(0xe*2))
#define	M_ABCDBUF_INITWORDC0_OFFSET	(0xe*2)
#define	M_ABCDBUF_INITWORDC1	(M_ABCDBUF_BLK+(0xf*2))
#define	M_ABCDBUF_INITWORDC1_OFFSET	(0xf*2)
#define	M_ABCDBUF_INITWORDD0	(M_ABCDBUF_BLK+(0x10*2))
#define	M_ABCDBUF_INITWORDD0_OFFSET	(0x10*2)
#define	M_ABCDBUF_INITWORDD1	(M_ABCDBUF_BLK+(0x11*2))
#define	M_ABCDBUF_INITWORDD1_OFFSET	(0x11*2)
#define	M_ABCDBUF_INITWORDE0	(M_ABCDBUF_BLK+(0x12*2))
#define	M_ABCDBUF_INITWORDE0_OFFSET	(0x12*2)
#define	M_ABCDBUF_INITWORDE1	(M_ABCDBUF_BLK+(0x13*2))
#define	M_ABCDBUF_INITWORDE1_OFFSET	(0x13*2)
#define	M_ABCDBUF_LWORDA0	(M_LASTABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_LWORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_LWORDA1	(M_LASTABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_LWORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_LWORDB0	(M_LASTABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_LWORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_LWORDB1	(M_LASTABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_LWORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_LWORDC0	(M_LASTABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_LWORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_LWORDC1	(M_LASTABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_LWORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_LWORDD0	(M_LASTABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_LWORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_LWORDD1	(M_LASTABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_LWORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_LWORDE0	(M_LASTABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_LWORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_LWORDE1	(M_LASTABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_LWORDE1_OFFSET	(0x9*2)
#define	M_SHA1_W0L	(M_SINETABLE_BLK+(0x0*2))
#define	M_SHA1_W0L_OFFSET	(0x0*2)
#define	M_SHA1_W0R	(M_SINETABLE_BLK+(0x1*2))
#define	M_SHA1_W0R_OFFSET	(0x1*2)
#define	M_SHA1_W1L	(M_SINETABLE_BLK+(0x2*2))
#define	M_SHA1_W1L_OFFSET	(0x2*2)
#define	M_SHA1_W1R	(M_SINETABLE_BLK+(0x3*2))
#define	M_SHA1_W1R_OFFSET	(0x3*2)
#define	M_SHA1_W2L	(M_SINETABLE_BLK+(0x4*2))
#define	M_SHA1_W2L_OFFSET	(0x4*2)
#define	M_SHA1_W2R	(M_SINETABLE_BLK+(0x5*2))
#define	M_SHA1_W2R_OFFSET	(0x5*2)
#define	M_SHA1_W3L	(M_SINETABLE_BLK+(0x6*2))
#define	M_SHA1_W3L_OFFSET	(0x6*2)
#define	M_SHA1_W3R	(M_SINETABLE_BLK+(0x7*2))
#define	M_SHA1_W3R_OFFSET	(0x7*2)
#define	M_SHA1_W4L	(M_SINETABLE_BLK+(0x8*2))
#define	M_SHA1_W4L_OFFSET	(0x8*2)
#define	M_SHA1_W4R	(M_SINETABLE_BLK+(0x9*2))
#define	M_SHA1_W4R_OFFSET	(0x9*2)
#define	M_SHA1_W5L	(M_SINETABLE_BLK+(0xa*2))
#define	M_SHA1_W5L_OFFSET	(0xa*2)
#define	M_SHA1_W5R	(M_SINETABLE_BLK+(0xb*2))
#define	M_SHA1_W5R_OFFSET	(0xb*2)
#define	M_SHA1_W6L	(M_SINETABLE_BLK+(0xc*2))
#define	M_SHA1_W6L_OFFSET	(0xc*2)
#define	M_SHA1_W6R	(M_SINETABLE_BLK+(0xd*2))
#define	M_SHA1_W6R_OFFSET	(0xd*2)
#define	M_SHA1_W7L	(M_SINETABLE_BLK+(0xe*2))
#define	M_SHA1_W7L_OFFSET	(0xe*2)
#define	M_SHA1_W7R	(M_SINETABLE_BLK+(0xf*2))
#define	M_SHA1_W7R_OFFSET	(0xf*2)
#define	M_SHA1_W8L	(M_SINETABLE_BLK+(0x10*2))
#define	M_SHA1_W8L_OFFSET	(0x10*2)
#define	M_SHA1_W8R	(M_SINETABLE_BLK+(0x11*2))
#define	M_SHA1_W8R_OFFSET	(0x11*2)
#define	M_SHA1_W9L	(M_SINETABLE_BLK+(0x12*2))
#define	M_SHA1_W9L_OFFSET	(0x12*2)
#define	M_SHA1_W9R	(M_SINETABLE_BLK+(0x13*2))
#define	M_SHA1_W9R_OFFSET	(0x13*2)
#define	M_SHA1_W10L	(M_SINETABLE_BLK+(0x14*2))
#define	M_SHA1_W10L_OFFSET	(0x14*2)
#define	M_SHA1_W10R	(M_SINETABLE_BLK+(0x15*2))
#define	M_SHA1_W10R_OFFSET	(0x15*2)
#define	M_SHA1_W11L	(M_SINETABLE_BLK+(0x16*2))
#define	M_SHA1_W11L_OFFSET	(0x16*2)
#define	M_SHA1_W11R	(M_SINETABLE_BLK+(0x17*2))
#define	M_SHA1_W11R_OFFSET	(0x17*2)
#define	M_SHA1_W12L	(M_SINETABLE_BLK+(0x18*2))
#define	M_SHA1_W12L_OFFSET	(0x18*2)
#define	M_SHA1_W12R	(M_SINETABLE_BLK+(0x19*2))
#define	M_SHA1_W12R_OFFSET	(0x19*2)
#define	M_SHA1_W13L	(M_SINETABLE_BLK+(0x1a*2))
#define	M_SHA1_W13L_OFFSET	(0x1a*2)
#define	M_SHA1_W13R	(M_SINETABLE_BLK+(0x1b*2))
#define	M_SHA1_W13R_OFFSET	(0x1b*2)
#define	M_SHA1_W14L	(M_SINETABLE_BLK+(0x1c*2))
#define	M_SHA1_W14L_OFFSET	(0x1c*2)
#define	M_SHA1_W14R	(M_SINETABLE_BLK+(0x1d*2))
#define	M_SHA1_W14R_OFFSET	(0x1d*2)
#define	M_SHA1_W15L	(M_SINETABLE_BLK+(0x1e*2))
#define	M_SHA1_W15L_OFFSET	(0x1e*2)
#define	M_SHA1_W15R	(M_SINETABLE_BLK+(0x1f*2))
#define	M_SHA1_W15R_OFFSET	(0x1f*2)
#define	M_DEBUG1	(M_WOWLTCLFLAG_BLK+(0x0*2))
#define	M_DEBUG1_OFFSET	(0x0*2)
#define	M_DEBUG	(M_WOWLTCLFLAG_BLK+(0x1*2))
#define	M_DEBUG_OFFSET	(0x1*2)
#define	M_DEBUG2	(M_WOWLTCLFLAG_BLK+(0x2*2))
#define	M_DEBUG2_OFFSET	(0x2*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0x6*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_3STR	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_3STR_OFFSET	(0x4*2)
#define	M_CCA_INBSS_L	(M_CCA_STATS_BLK+(0x0*2))
#define	M_CCA_INBSS_L_OFFSET	(0x0*2)
#define	M_CCA_INBSS_H	(M_CCA_STATS_BLK+(0x1*2))
#define	M_CCA_INBSS_H_OFFSET	(0x1*2)
#define	M_CCA_OBSS_L	(M_CCA_STATS_BLK+(0x2*2))
#define	M_CCA_OBSS_L_OFFSET	(0x2*2)
#define	M_CCA_OBSS_H	(M_CCA_STATS_BLK+(0x3*2))
#define	M_CCA_OBSS_H_OFFSET	(0x3*2)
#define	M_CCA_NOCTG_L	(M_CCA_STATS_BLK+(0x4*2))
#define	M_CCA_NOCTG_L_OFFSET	(0x4*2)
#define	M_CCA_NOCTG_H	(M_CCA_STATS_BLK+(0x5*2))
#define	M_CCA_NOCTG_H_OFFSET	(0x5*2)
#define	M_CCA_NOPKT_L	(M_CCA_STATS_BLK+(0x6*2))
#define	M_CCA_NOPKT_L_OFFSET	(0x6*2)
#define	M_CCA_NOPKT_H	(M_CCA_STATS_BLK+(0x7*2))
#define	M_CCA_NOPKT_H_OFFSET	(0x7*2)
#define	M_ILP_PER_L	(M_CCA_TSF0+(0x0*2))
#define	M_ILP_PER_L_OFFSET	(0x0*2)
#define	M_ILP_PER_H	(M_CCA_TSF1+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#endif /* (D11_REV == 29) */
#if (D11_REV == 30)
#define	M_RT_DIRMAP_A	(0xb0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xc0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0xd0*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0xe0*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_PWRIND_BLKS	(0xf0*2)
#define	M_PWRIND_BLKS_SIZE	4
#define	M_SECKINDXALGO_BLK	(0xf4*2)
#define	M_SECKINDXALGO_BLK_SIZE	5
#define	M_TKIP_TSC_TTAK	(0xfa*2)
#define	M_TKIP_TSC_TTAK_SIZE	35
#define	M_TSCPN_BLK	(0x11e*2)
#define	M_TSCPN_BLK_SIZE	60
#define	M_EAPOLMICKEY_BLK	(0x15a*2)
#define	M_EAPOLMICKEY_BLK_SIZE	8
#define	M_ARC4_KEY	(0x162*2)
#define	M_ARC4_KEY_SIZE	16
#define	M_SMACADDR_BLK	(0x172*2)
#define	M_SMACADDR_BLK_SIZE	6
#define	M_KEYRC_LAST	(0x178*2)
#define	M_KEYRC_LAST_SIZE	4
#define	M_CTX_GTKMSG2	(0x17c*2)
#define	M_CTX_GTKMSG2_SIZE	21
#define	M_SINETABLE_BLK	(0x192*2)
#define	M_SINETABLE_BLK_SIZE	128
#define	M_PRQFIFO	(0x212*2)
#define	M_PRQFIFO_SIZE	60
#define	M_SSID	(0x214*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0x224*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_MBSSID_BLK	(0x244*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x254*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_TXFRMPLCP_HDR	(0x284*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_EPA_DELAY	(0xf9*2)
#define	M_RATE_TABLE_A	(0x298*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x2e8*2)
#define	M_RATE_TABLE_B_SIZE	44
#define	M_RATE_TABLE_N	(0x314*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_SECRXKEYS_BLK	(0x32c*2)
#define	M_SECRXKEYS_BLK_SIZE	40
#define	M_TKMICKEYS_BLK	(0x354*2)
#define	M_TKMICKEYS_BLK_SIZE	40
#define	M_TKIP_WEPSEED	(0x37c*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_CTX_BLKS	(0x384*2)
#define	M_CTX_BLKS_SIZE	32
#define	M_CRX_BLK	(0x3a4*2)
#define	M_CRX_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x3b4*2)
#define	M_RXFRM_BLK_SIZE	768
#define	M_TPL_DTIM	(0x6b4*2)
#define	M_TPL_DTIM_SIZE	2
#define	M_BA_BITMAP	(0x6b6*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_MBS_LGCYPRS_LEN_BLK	(0x6ba*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_ANT2x3GPIO_BLK	(0x6ca*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x11d*2)
#define	M_SLOWTIMER_H	(0x191*2)
#define	M_WAKETIME_NOSLOW	(0x6cc*2)
#define	M_ABURN_SLOT	(0x6cd*2)
#define	M_RSP_FRMTYPE	(0x6ce*2)
#define	M_PRSRETX_CNT	(0x6cf*2)
#define	M_ALT_CTX	(0x6d0*2)
#define	M_ALT_TXFINDX	(0x6d1*2)
#define	M_IVLOC	(0x6d2*2)
#define	M_JSSI_TSTAMP	(0x6d3*2)
#define	M_TXCRSEND_TSTAMP	(0x6d4*2)
#define	M_CCA_TSF0	(0x6d5*2)
#define	M_CCA_TSF1	(0x6d6*2)
#define	M_TXPWR_RTADJ	(0x6d7*2)
#define	M_BCMC_TMOUT	(0x6d8*2)
#define	M_GOOD_RXANT	(0x6d9*2)
#define	M_CUR_RXF_INDEX	(0x6da*2)
#define	M_BYTES_LEFT	(0x6db*2)
#define	M_FRM_SOFAR	(0x6dc*2)
#define	M_MM_XTRADUR	(0x6dd*2)
#define	M_HANGTM	(0x6de*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x6df*2)
#define	M_NUMMPDU	(0x6e0*2)
#define	M_CURR_ANTPAT	(0x6e1*2)
#define	M_TSFTMRVALTMP_WD3	(0x6e2*2)
#define	M_TSFTMRVALTMP_WD2	(0x6e3*2)
#define	M_TSFTMRVALTMP_WD1	(0x6e4*2)
#define	M_TSFTMRVALTMP_WD0	(0x6e5*2)
#define	M_LBCN_CNT	(0x6e6*2)
#define	M_WOWL_LASTBCN_L	(0x6e7*2)
#define	M_WOWL_LASTBCN_ML	(0x6e8*2)
#define	M_BCN_TSF_L	(0x6e9*2)
#define	M_BCN_TSF_ML	(0x6ea*2)
#define	M_BCN_TSF_MU	(0x6eb*2)
#define	M_BCN_TSF_H	(0x6ec*2)
#define	M_WOWL_LASTWORD	(0x6ed*2)
#define	M_FWMATCH	(0x6ee*2)
#define	M_MD5_XWORD0	(0x6ef*2)
#define	M_MD5_XWORD1	(0x6f0*2)
#define	M_MD5_YWORD0	(0x6f1*2)
#define	M_MD5_YWORD1	(0x6f2*2)
#define	M_MD5_ZWORD0	(0x6f3*2)
#define	M_MD5_ZWORD1	(0x6f4*2)
#define	M_WOWL_MSGLEN	(0x6f5*2)
#define	M_RESMSGLEN	(0x6f6*2)
#define	M_L0_BUFFER	(0x6f7*2)
#define	M_L1_BUFFER	(0x6f8*2)
#define	M_R0_BUFFER	(0x6f9*2)
#define	M_R1_BUFFER	(0x6fa*2)
#define	M_WOWLTCLFLAG_BLK	(0x6fc*2)
#define	M_WOWLTCLFLAG_BLK_SIZE	3
#define	M_RXANTPAT_BLK	(0x6fb*2)
#define	M_PREPAYLOAD_BLK	(0x700*2)
#define	M_PREPAYLOAD_BLK_SIZE	8
#define	M_TKIP_POSTPAYLOAD_BLK	(0x708*2)
#define	M_TKIP_POSTPAYLOAD_BLK_SIZE	4
#define	M_ABCDBUF_BLK	(0x70c*2)
#define	M_ABCDBUF_BLK_SIZE	20
#define	M_SIPARAMS_BLK	(0x720*2)
#define	M_SIPARAMS_BLK_SIZE	64
#define	M_WOWL_OFFLOADCFG_BASE	(0x760*2)
#define	M_WOWL_OFFLOADCFG_BASE_SIZE	18
#define	M_ARPOFFLOAD_CACHE	(0x772*2)
#define	M_ARPOFFLOAD_CACHE_SIZE	12
#define	M_PHY_ANTDIV_REG	(0x6ff*2)
#define	M_PHY_ANTDIV_MASK	(0x77e*2)
#define	M_PR45960_TIME	(0x77f*2)
#define	M_PR45960_DLY	(0x780*2)
#define	M_PR44361B_TIME	(0x781*2)
#define	M_PR44361B_CNT	(0x782*2)
#define	M_PR49179_VAL	(0x783*2)
#define	M_BAS_BLK	(0x784*2)
#define	M_BAS_BLK_SIZE	80
#define	M_BAS_ADDR	(0x7d4*2)
#define	M_PR49792	(0x7d5*2)
#define	M_PR53887	(0x7d6*2)
#define	M_PHY_EXTLNA_OVR	(0x7d7*2)
#define	M_PHY_PLCPRX_DURATION	(0x7d8*2)
#define	M_ACTS_EXPTIME	(0x7d9*2)
#define	M_PR75447_REG112	(0x7da*2)
#define	M_PR75447_REG113	(0x7db*2)
#define	M_PR44361_NXT_RXRST_TS	(0x7dc*2)
#define	M_PR44361_NXT_RXRST_TO	(0x7dd*2)
#define	M_HANGTM_H	(0x7de*2)
#define	M_CRSHRXFRMHRST_CNT	(0x7df*2)
#define	M_RFOVR0	(0x7e0*2)
#define	M_LCNXNPHYREGS_BLK	(0x7e2*2)
#define	M_LCNXNPHYREGS_BLK_SIZE	10
#define	M_COREMASK_BLK	(0x7ec*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_WAPI_MICKEYS_BLK	(0x7f2*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_WOWL_TXBITMAP	(0x7e1*2)
#define	M_WOWL_CURRTX	(0x832*2)
#define	M_WOWL_CURRTXLEN	(0x833*2)
#define	M_WOWL_CURRTXADDR	(0x834*2)
#define	M_WOWL_OFFLOAD_TXCTR	(0x835*2)
#define	M_WOWL_MICOFFSET	(0x836*2)
#define	M_KEEPALIVE_CURRCTR_0	(0x837*2)
#define	M_KEEPALIVE_CURRCTR_1	(0x838*2)
#define	M_NA_CKSUM_L	(0x839*2)
#define	M_NETPAT_BLK	(0x83a*2)
#define	M_NETPAT_BLK_SIZE	888
#define	M_RCMTA_IDX	(0xbb2*2)
#define	M_ARPRESP_BYTESZ	(M_WOWL_OFFLOADCFG_BASE+(0x0*2))
#define	M_ARPRESP_BYTESZ_OFFSET	(0x0*2)
#define	M_NA_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x1*2))
#define	M_NA_BYTESZ_0_OFFSET	(0x1*2)
#define	M_NA_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x2*2))
#define	M_NA_BYTESZ_1_OFFSET	(0x2*2)
#define	M_KEEPALIVE_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x3*2))
#define	M_KEEPALIVE_BYTESZ_0_OFFSET	(0x3*2)
#define	M_KEEPALIVE_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x4*2))
#define	M_KEEPALIVE_BYTESZ_1_OFFSET	(0x4*2)
#define	M_NPAT_ARPIDX	(M_WOWL_OFFLOADCFG_BASE+(0x5*2))
#define	M_NPAT_ARPIDX_OFFSET	(0x5*2)
#define	M_NPAT_NS0IDX	(M_WOWL_OFFLOADCFG_BASE+(0x6*2))
#define	M_NPAT_NS0IDX_OFFSET	(0x6*2)
#define	M_NPAT_NS1IDX	(M_WOWL_OFFLOADCFG_BASE+(0x7*2))
#define	M_NPAT_NS1IDX_OFFSET	(0x7*2)
#define	M_EXTWAKEPATTERN_0	(M_WOWL_OFFLOADCFG_BASE+(0x8*2))
#define	M_EXTWAKEPATTERN_0_OFFSET	(0x8*2)
#define	M_EXTWAKEPATTERN_1	(M_WOWL_OFFLOADCFG_BASE+(0x9*2))
#define	M_EXTWAKEPATTERN_1_OFFSET	(0x9*2)
#define	M_EXTWAKEPATTERN_2	(M_WOWL_OFFLOADCFG_BASE+(0xa*2))
#define	M_EXTWAKEPATTERN_2_OFFSET	(0xa*2)
#define	M_EXTWAKEPATTERN_U0	(M_WOWL_OFFLOADCFG_BASE+(0xb*2))
#define	M_EXTWAKEPATTERN_U0_OFFSET	(0xb*2)
#define	M_EXTWAKEPATTERN_U1	(M_WOWL_OFFLOADCFG_BASE+(0xc*2))
#define	M_EXTWAKEPATTERN_U1_OFFSET	(0xc*2)
#define	M_EXTWAKEPATTERN_U2	(M_WOWL_OFFLOADCFG_BASE+(0xd*2))
#define	M_EXTWAKEPATTERN_U2_OFFSET	(0xd*2)
#define	M_EXTWAKEPATTERN_U3	(M_WOWL_OFFLOADCFG_BASE+(0xe*2))
#define	M_EXTWAKEPATTERN_U3_OFFSET	(0xe*2)
#define	M_KEEPALIVE_INTVL_0	(M_WOWL_OFFLOADCFG_BASE+(0xf*2))
#define	M_KEEPALIVE_INTVL_0_OFFSET	(0xf*2)
#define	M_KEEPALIVE_INTVL_1	(M_WOWL_OFFLOADCFG_BASE+(0x10*2))
#define	M_KEEPALIVE_INTVL_1_OFFSET	(0x10*2)
#define	M_TKIP_TMP_TTAK	(M_CTX_BLKS+(0x0*2))
#define	M_TKIP_TMP_TTAK_OFFSET	(0x0*2)
#define	M_TXFRM_BLK	(M_RXFRM_BLK+(0x80*2))
#define	M_TXFRM_BLK_OFFSET	(0x80*2)
#define	M_IPADOPAD_BLK	(M_RXFRM_BLK+(0x100*2))
#define	M_IPADOPAD_BLK_OFFSET	(0x100*2)
#define	M_POSTPAYLOAD_BLK	(M_RXFRM_BLK+(0x120*2))
#define	M_POSTPAYLOAD_BLK_OFFSET	(0x120*2)
#define	M_LASTABCDBUF_BLK	(M_RXFRM_BLK+(0x160*2))
#define	M_LASTABCDBUF_BLK_OFFSET	(0x160*2)
#define	M_ABCDBUF_SMLA0	(M_RXFRM_BLK+(0x16a*2))
#define	M_ABCDBUF_SMLA0_OFFSET	(0x16a*2)
#define	M_ABCDBUF_SMLA1	(M_RXFRM_BLK+(0x16b*2))
#define	M_ABCDBUF_SMLA1_OFFSET	(0x16b*2)
#define	M_ABCDBUF_SMLB0	(M_RXFRM_BLK+(0x16c*2))
#define	M_ABCDBUF_SMLB0_OFFSET	(0x16c*2)
#define	M_ABCDBUF_SMLB1	(M_RXFRM_BLK+(0x16d*2))
#define	M_ABCDBUF_SMLB1_OFFSET	(0x16d*2)
#define	M_ARC4_SBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_ARC4_SBOX_OFFSET	(0x180*2)
#define	M_AES_INVSBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_AES_INVSBOX_OFFSET	(0x180*2)
#define	M_AES_KEYW	(M_RXFRM_BLK+(0x200*2))
#define	M_AES_KEYW_OFFSET	(0x200*2)
#define	M_EAPOLKEY_KEYDATA	(M_RXFRM_BLK+(0x258*2))
#define	M_EAPOLKEY_KEYDATA_OFFSET	(0x258*2)
#define	M_AES_B	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_B_OFFSET	(0x26c*2)
#define	M_AES_A	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_A_OFFSET	(0x26c*2)
#define	M_AES_TMPSTATE	(M_RXFRM_BLK+(0x276*2))
#define	M_AES_TMPSTATE_OFFSET	(0x276*2)
#define	M_AES_TMP0	(M_RXFRM_BLK+(0x286*2))
#define	M_AES_TMP0_OFFSET	(0x286*2)
#define	M_AES_TMP1	(M_RXFRM_BLK+(0x287*2))
#define	M_AES_TMP1_OFFSET	(0x287*2)
#define	M_AES_TMP2	(M_RXFRM_BLK+(0x288*2))
#define	M_AES_TMP2_OFFSET	(0x288*2)
#define	M_KEYUNWRAP_DONE	(M_RXFRM_BLK+(0x28a*2))
#define	M_KEYUNWRAP_DONE_OFFSET	(0x28a*2)
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_PSP_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_PSP_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_0	(M_PSM_SOFT_REGS+(0x2c*2))
#define	M_TSSI_0_OFFSET	(0x2c*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_NETPAT_NUM	(M_PSM_SOFT_REGS+(0x3e*2))
#define	M_NETPAT_NUM_OFFSET	(0x3e*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_PSP_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_PSP_PCTL1WD_OFFSET	(0x58*2)
#define	M_WOWL_OFFLOADCFG_PTR	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_WOWL_OFFLOADCFG_PTR_OFFSET	(0x66*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_AID_NBIT_OFFSET	(0x68*2)
#define	M_GTK_KDVER	(M_PSM_SOFT_REGS+(0x70*2))
#define	M_GTK_KDVER_OFFSET	(0x70*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PRS_TIMEOUT_CNT	(M_PSM2HOST_STATS+(0x36*2))
#define	M_PRS_TIMEOUT_CNT_OFFSET	(0x36*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xb*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x16*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x21*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x21*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x2c*2))
#define	END_OF_BRATETBL_OFFSET	(0x2c*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x0*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_KEK	(M_ARC4_KEY+(0x8*2))
#define	M_KEK_OFFSET	(0x8*2)
#define	M_NETPAT_BLK0	(M_NETPAT_BLK+(0x0*2))
#define	M_NETPAT_BLK0_OFFSET	(0x0*2)
#define	M_NETPAT_BLK1	(M_NETPAT_BLK+(0x4a*2))
#define	M_NETPAT_BLK1_OFFSET	(0x4a*2)
#define	M_NETPAT_BLK2	(M_NETPAT_BLK+(0x94*2))
#define	M_NETPAT_BLK2_OFFSET	(0x94*2)
#define	M_NETPAT_BLK3	(M_NETPAT_BLK+(0xde*2))
#define	M_NETPAT_BLK3_OFFSET	(0xde*2)
#define	M_RXFRM_SRA0	(M_SMACADDR_BLK+(0x0*2))
#define	M_RXFRM_SRA0_OFFSET	(0x0*2)
#define	M_RXFRM_SRA1	(M_SMACADDR_BLK+(0x1*2))
#define	M_RXFRM_SRA1_OFFSET	(0x1*2)
#define	M_RXFRM_SRA2	(M_SMACADDR_BLK+(0x2*2))
#define	M_RXFRM_SRA2_OFFSET	(0x2*2)
#define	M_RXFRM_RA0	(M_SMACADDR_BLK+(0x3*2))
#define	M_RXFRM_RA0_OFFSET	(0x3*2)
#define	M_RXFRM_RA1	(M_SMACADDR_BLK+(0x4*2))
#define	M_RXFRM_RA1_OFFSET	(0x4*2)
#define	M_RXFRM_RA2	(M_SMACADDR_BLK+(0x5*2))
#define	M_RXFRM_RA2_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW0	(M_EAPOLMICKEY_BLK+(0x0*2))
#define	M_EAPOLKEY_MICW0_OFFSET	(0x0*2)
#define	M_EAPOLKEY_MICW1	(M_EAPOLMICKEY_BLK+(0x1*2))
#define	M_EAPOLKEY_MICW1_OFFSET	(0x1*2)
#define	M_EAPOLKEY_MICW2	(M_EAPOLMICKEY_BLK+(0x2*2))
#define	M_EAPOLKEY_MICW2_OFFSET	(0x2*2)
#define	M_EAPOLKEY_MICW3	(M_EAPOLMICKEY_BLK+(0x3*2))
#define	M_EAPOLKEY_MICW3_OFFSET	(0x3*2)
#define	M_EAPOLKEY_MICW4	(M_EAPOLMICKEY_BLK+(0x4*2))
#define	M_EAPOLKEY_MICW4_OFFSET	(0x4*2)
#define	M_EAPOLKEY_MICW5	(M_EAPOLMICKEY_BLK+(0x5*2))
#define	M_EAPOLKEY_MICW5_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW6	(M_EAPOLMICKEY_BLK+(0x6*2))
#define	M_EAPOLKEY_MICW6_OFFSET	(0x6*2)
#define	M_EAPOLKEY_MICW7	(M_EAPOLMICKEY_BLK+(0x7*2))
#define	M_EAPOLKEY_MICW7_OFFSET	(0x7*2)
#define	M_RXFRM_DA	(M_PREPAYLOAD_BLK+(0x0*2))
#define	M_RXFRM_DA_OFFSET	(0x0*2)
#define	M_RXFRM_SA	(M_PREPAYLOAD_BLK+(0x3*2))
#define	M_RXFRM_SA_OFFSET	(0x3*2)
#define	M_RXRRM_PRIORES	(M_PREPAYLOAD_BLK+(0x6*2))
#define	M_RXRRM_PRIORES_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDA0	(M_ABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_WORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_WORDA1	(M_ABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_WORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_WORDB0	(M_ABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_WORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_WORDB1	(M_ABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_WORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_WORDC0	(M_ABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_WORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_WORDC1	(M_ABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_WORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_WORDD0	(M_ABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_WORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDD1	(M_ABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_WORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_WORDE0	(M_ABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_WORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_WORDE1	(M_ABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_WORDE1_OFFSET	(0x9*2)
#define	M_ABCDBUF_INITWORDA0	(M_ABCDBUF_BLK+(0xa*2))
#define	M_ABCDBUF_INITWORDA0_OFFSET	(0xa*2)
#define	M_ABCDBUF_INITWORDA1	(M_ABCDBUF_BLK+(0xb*2))
#define	M_ABCDBUF_INITWORDA1_OFFSET	(0xb*2)
#define	M_ABCDBUF_INITWORDB0	(M_ABCDBUF_BLK+(0xc*2))
#define	M_ABCDBUF_INITWORDB0_OFFSET	(0xc*2)
#define	M_ABCDBUF_INITWORDB1	(M_ABCDBUF_BLK+(0xd*2))
#define	M_ABCDBUF_INITWORDB1_OFFSET	(0xd*2)
#define	M_ABCDBUF_INITWORDC0	(M_ABCDBUF_BLK+(0xe*2))
#define	M_ABCDBUF_INITWORDC0_OFFSET	(0xe*2)
#define	M_ABCDBUF_INITWORDC1	(M_ABCDBUF_BLK+(0xf*2))
#define	M_ABCDBUF_INITWORDC1_OFFSET	(0xf*2)
#define	M_ABCDBUF_INITWORDD0	(M_ABCDBUF_BLK+(0x10*2))
#define	M_ABCDBUF_INITWORDD0_OFFSET	(0x10*2)
#define	M_ABCDBUF_INITWORDD1	(M_ABCDBUF_BLK+(0x11*2))
#define	M_ABCDBUF_INITWORDD1_OFFSET	(0x11*2)
#define	M_ABCDBUF_INITWORDE0	(M_ABCDBUF_BLK+(0x12*2))
#define	M_ABCDBUF_INITWORDE0_OFFSET	(0x12*2)
#define	M_ABCDBUF_INITWORDE1	(M_ABCDBUF_BLK+(0x13*2))
#define	M_ABCDBUF_INITWORDE1_OFFSET	(0x13*2)
#define	M_ABCDBUF_LWORDA0	(M_LASTABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_LWORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_LWORDA1	(M_LASTABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_LWORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_LWORDB0	(M_LASTABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_LWORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_LWORDB1	(M_LASTABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_LWORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_LWORDC0	(M_LASTABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_LWORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_LWORDC1	(M_LASTABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_LWORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_LWORDD0	(M_LASTABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_LWORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_LWORDD1	(M_LASTABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_LWORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_LWORDE0	(M_LASTABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_LWORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_LWORDE1	(M_LASTABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_LWORDE1_OFFSET	(0x9*2)
#define	M_SHA1_W0L	(M_SINETABLE_BLK+(0x0*2))
#define	M_SHA1_W0L_OFFSET	(0x0*2)
#define	M_SHA1_W0R	(M_SINETABLE_BLK+(0x1*2))
#define	M_SHA1_W0R_OFFSET	(0x1*2)
#define	M_SHA1_W1L	(M_SINETABLE_BLK+(0x2*2))
#define	M_SHA1_W1L_OFFSET	(0x2*2)
#define	M_SHA1_W1R	(M_SINETABLE_BLK+(0x3*2))
#define	M_SHA1_W1R_OFFSET	(0x3*2)
#define	M_SHA1_W2L	(M_SINETABLE_BLK+(0x4*2))
#define	M_SHA1_W2L_OFFSET	(0x4*2)
#define	M_SHA1_W2R	(M_SINETABLE_BLK+(0x5*2))
#define	M_SHA1_W2R_OFFSET	(0x5*2)
#define	M_SHA1_W3L	(M_SINETABLE_BLK+(0x6*2))
#define	M_SHA1_W3L_OFFSET	(0x6*2)
#define	M_SHA1_W3R	(M_SINETABLE_BLK+(0x7*2))
#define	M_SHA1_W3R_OFFSET	(0x7*2)
#define	M_SHA1_W4L	(M_SINETABLE_BLK+(0x8*2))
#define	M_SHA1_W4L_OFFSET	(0x8*2)
#define	M_SHA1_W4R	(M_SINETABLE_BLK+(0x9*2))
#define	M_SHA1_W4R_OFFSET	(0x9*2)
#define	M_SHA1_W5L	(M_SINETABLE_BLK+(0xa*2))
#define	M_SHA1_W5L_OFFSET	(0xa*2)
#define	M_SHA1_W5R	(M_SINETABLE_BLK+(0xb*2))
#define	M_SHA1_W5R_OFFSET	(0xb*2)
#define	M_SHA1_W6L	(M_SINETABLE_BLK+(0xc*2))
#define	M_SHA1_W6L_OFFSET	(0xc*2)
#define	M_SHA1_W6R	(M_SINETABLE_BLK+(0xd*2))
#define	M_SHA1_W6R_OFFSET	(0xd*2)
#define	M_SHA1_W7L	(M_SINETABLE_BLK+(0xe*2))
#define	M_SHA1_W7L_OFFSET	(0xe*2)
#define	M_SHA1_W7R	(M_SINETABLE_BLK+(0xf*2))
#define	M_SHA1_W7R_OFFSET	(0xf*2)
#define	M_SHA1_W8L	(M_SINETABLE_BLK+(0x10*2))
#define	M_SHA1_W8L_OFFSET	(0x10*2)
#define	M_SHA1_W8R	(M_SINETABLE_BLK+(0x11*2))
#define	M_SHA1_W8R_OFFSET	(0x11*2)
#define	M_SHA1_W9L	(M_SINETABLE_BLK+(0x12*2))
#define	M_SHA1_W9L_OFFSET	(0x12*2)
#define	M_SHA1_W9R	(M_SINETABLE_BLK+(0x13*2))
#define	M_SHA1_W9R_OFFSET	(0x13*2)
#define	M_SHA1_W10L	(M_SINETABLE_BLK+(0x14*2))
#define	M_SHA1_W10L_OFFSET	(0x14*2)
#define	M_SHA1_W10R	(M_SINETABLE_BLK+(0x15*2))
#define	M_SHA1_W10R_OFFSET	(0x15*2)
#define	M_SHA1_W11L	(M_SINETABLE_BLK+(0x16*2))
#define	M_SHA1_W11L_OFFSET	(0x16*2)
#define	M_SHA1_W11R	(M_SINETABLE_BLK+(0x17*2))
#define	M_SHA1_W11R_OFFSET	(0x17*2)
#define	M_SHA1_W12L	(M_SINETABLE_BLK+(0x18*2))
#define	M_SHA1_W12L_OFFSET	(0x18*2)
#define	M_SHA1_W12R	(M_SINETABLE_BLK+(0x19*2))
#define	M_SHA1_W12R_OFFSET	(0x19*2)
#define	M_SHA1_W13L	(M_SINETABLE_BLK+(0x1a*2))
#define	M_SHA1_W13L_OFFSET	(0x1a*2)
#define	M_SHA1_W13R	(M_SINETABLE_BLK+(0x1b*2))
#define	M_SHA1_W13R_OFFSET	(0x1b*2)
#define	M_SHA1_W14L	(M_SINETABLE_BLK+(0x1c*2))
#define	M_SHA1_W14L_OFFSET	(0x1c*2)
#define	M_SHA1_W14R	(M_SINETABLE_BLK+(0x1d*2))
#define	M_SHA1_W14R_OFFSET	(0x1d*2)
#define	M_SHA1_W15L	(M_SINETABLE_BLK+(0x1e*2))
#define	M_SHA1_W15L_OFFSET	(0x1e*2)
#define	M_SHA1_W15R	(M_SINETABLE_BLK+(0x1f*2))
#define	M_SHA1_W15R_OFFSET	(0x1f*2)
#define	M_DEBUG1	(M_WOWLTCLFLAG_BLK+(0x0*2))
#define	M_DEBUG1_OFFSET	(0x0*2)
#define	M_DEBUG	(M_WOWLTCLFLAG_BLK+(0x1*2))
#define	M_DEBUG_OFFSET	(0x1*2)
#define	M_DEBUG2	(M_WOWLTCLFLAG_BLK+(0x2*2))
#define	M_DEBUG2_OFFSET	(0x2*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0x6*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_3STR	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_3STR_OFFSET	(0x4*2)
#define	M_LCNXN_RESET_LEN	(M_LCNXNPHYREGS_BLK+(0x0*2))
#define	M_LCNXN_RESET_LEN_OFFSET	(0x0*2)
#define	M_LCNXN_WAR_EN	(M_LCNXNPHYREGS_BLK+(0x1*2))
#define	M_LCNXN_WAR_EN_OFFSET	(0x1*2)
#define	M_LCNXN_RESET_CNT	(M_LCNXNPHYREGS_BLK+(0x2*2))
#define	M_LCNXN_RESET_CNT_OFFSET	(0x2*2)
#define	M_REG158_TX_STRT	(M_LCNXNPHYREGS_BLK+(0x3*2))
#define	M_REG158_TX_STRT_OFFSET	(0x3*2)
#define	M_REG168_TX_STRT	(M_LCNXNPHYREGS_BLK+(0x4*2))
#define	M_REG168_TX_STRT_OFFSET	(0x4*2)
#define	M_REG158_TX_END	(M_LCNXNPHYREGS_BLK+(0x5*2))
#define	M_REG158_TX_END_OFFSET	(0x5*2)
#define	M_REG168_TX_END	(M_LCNXNPHYREGS_BLK+(0x6*2))
#define	M_REG168_TX_END_OFFSET	(0x6*2)
#define	M_ILP_PER_L	(M_CCA_TSF0+(0x0*2))
#define	M_ILP_PER_L_OFFSET	(0x0*2)
#define	M_ILP_PER_H	(M_CCA_TSF1+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#endif /* (D11_REV == 30) */
#if (D11_REV == 39)
#define	M_RT_DIRMAP_A	(0xb0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xc0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0xd0*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0xe0*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_PWRIND_BLKS	(0xf0*2)
#define	M_PWRIND_BLKS_SIZE	4
#define	M_SECKINDXALGO_BLK	(0xf4*2)
#define	M_SECKINDXALGO_BLK_SIZE	5
#define	M_TKIP_TSC_TTAK	(0xfa*2)
#define	M_TKIP_TSC_TTAK_SIZE	35
#define	M_TSCPN_BLK	(0x11e*2)
#define	M_TSCPN_BLK_SIZE	60
#define	M_EAPOLMICKEY_BLK	(0x15a*2)
#define	M_EAPOLMICKEY_BLK_SIZE	8
#define	M_ARC4_KEY	(0x162*2)
#define	M_ARC4_KEY_SIZE	16
#define	M_SMACADDR_BLK	(0x172*2)
#define	M_SMACADDR_BLK_SIZE	6
#define	M_KEYRC_LAST	(0x178*2)
#define	M_KEYRC_LAST_SIZE	4
#define	M_CTX_GTKMSG2	(0x17c*2)
#define	M_CTX_GTKMSG2_SIZE	21
#define	M_SINETABLE_BLK	(0x192*2)
#define	M_SINETABLE_BLK_SIZE	128
#define	M_PRQFIFO	(0x212*2)
#define	M_PRQFIFO_SIZE	60
#define	M_SSID	(0x214*2)
#define	M_SSID_SIZE	16
#define	M_CTXPRS_BLK	(0x224*2)
#define	M_CTXPRS_BLK_SIZE	32
#define	M_MBSSID_BLK	(0x244*2)
#define	M_MBSSID_BLK_SIZE	16
#define	M_SSID_EXT_BLK	(0x254*2)
#define	M_SSID_EXT_BLK_SIZE	48
#define	M_TXFRMPLCP_HDR	(0x284*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_EPA_DELAY	(0xf9*2)
#define	M_RATE_TABLE_A	(0x298*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x2e8*2)
#define	M_RATE_TABLE_B_SIZE	44
#define	M_RATE_TABLE_N	(0x314*2)
#define	M_RATE_TABLE_N_SIZE	24
#define	M_SECRXKEYS_BLK	(0x32c*2)
#define	M_SECRXKEYS_BLK_SIZE	40
#define	M_TKMICKEYS_BLK	(0x354*2)
#define	M_TKMICKEYS_BLK_SIZE	40
#define	M_TKIP_WEPSEED	(0x37c*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_CTX_BLKS	(0x384*2)
#define	M_CTX_BLKS_SIZE	32
#define	M_CRX_BLK	(0x3a4*2)
#define	M_CRX_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x3b4*2)
#define	M_RXFRM_BLK_SIZE	768
#define	M_TPL_DTIM	(0x6b4*2)
#define	M_TPL_DTIM_SIZE	2
#define	M_BA_BITMAP	(0x6b6*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_MBS_LGCYPRS_LEN_BLK	(0x6ba*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_ANT2x3GPIO_BLK	(0x6ca*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x11d*2)
#define	M_SLOWTIMER_H	(0x191*2)
#define	M_WAKETIME_NOSLOW	(0x6cc*2)
#define	M_ABURN_SLOT	(0x6cd*2)
#define	M_RSP_FRMTYPE	(0x6ce*2)
#define	M_PRSRETX_CNT	(0x6cf*2)
#define	M_ALT_CTX	(0x6d0*2)
#define	M_ALT_TXFINDX	(0x6d1*2)
#define	M_IVLOC	(0x6d2*2)
#define	M_JSSI_TSTAMP	(0x6d3*2)
#define	M_TXCRSEND_TSTAMP	(0x6d4*2)
#define	M_CCA_TSF0	(0x6d5*2)
#define	M_CCA_TSF1	(0x6d6*2)
#define	M_TXPWR_RTADJ	(0x6d7*2)
#define	M_BCMC_TMOUT	(0x6d8*2)
#define	M_GOOD_RXANT	(0x6d9*2)
#define	M_CUR_RXF_INDEX	(0x6da*2)
#define	M_BYTES_LEFT	(0x6db*2)
#define	M_FRM_SOFAR	(0x6dc*2)
#define	M_MM_XTRADUR	(0x6dd*2)
#define	M_HANGTM	(0x6de*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x6df*2)
#define	M_NUMMPDU	(0x6e0*2)
#define	M_CURR_ANTPAT	(0x6e1*2)
#define	M_TSFTMRVALTMP_WD3	(0x6e2*2)
#define	M_TSFTMRVALTMP_WD2	(0x6e3*2)
#define	M_TSFTMRVALTMP_WD1	(0x6e4*2)
#define	M_TSFTMRVALTMP_WD0	(0x6e5*2)
#define	M_LBCN_CNT	(0x6e6*2)
#define	M_WOWL_LASTBCN_L	(0x6e7*2)
#define	M_WOWL_LASTBCN_ML	(0x6e8*2)
#define	M_BCN_TSF_L	(0x6e9*2)
#define	M_BCN_TSF_ML	(0x6ea*2)
#define	M_BCN_TSF_MU	(0x6eb*2)
#define	M_BCN_TSF_H	(0x6ec*2)
#define	M_WOWL_LASTWORD	(0x6ed*2)
#define	M_FWMATCH	(0x6ee*2)
#define	M_MD5_XWORD0	(0x6ef*2)
#define	M_MD5_XWORD1	(0x6f0*2)
#define	M_MD5_YWORD0	(0x6f1*2)
#define	M_MD5_YWORD1	(0x6f2*2)
#define	M_MD5_ZWORD0	(0x6f3*2)
#define	M_MD5_ZWORD1	(0x6f4*2)
#define	M_WOWL_MSGLEN	(0x6f5*2)
#define	M_RESMSGLEN	(0x6f6*2)
#define	M_L0_BUFFER	(0x6f7*2)
#define	M_L1_BUFFER	(0x6f8*2)
#define	M_R0_BUFFER	(0x6f9*2)
#define	M_R1_BUFFER	(0x6fa*2)
#define	M_WOWLTCLFLAG_BLK	(0x6fc*2)
#define	M_WOWLTCLFLAG_BLK_SIZE	3
#define	M_RXANTPAT_BLK	(0x6fb*2)
#define	M_PREPAYLOAD_BLK	(0x700*2)
#define	M_PREPAYLOAD_BLK_SIZE	8
#define	M_TKIP_POSTPAYLOAD_BLK	(0x708*2)
#define	M_TKIP_POSTPAYLOAD_BLK_SIZE	4
#define	M_ABCDBUF_BLK	(0x70c*2)
#define	M_ABCDBUF_BLK_SIZE	20
#define	M_SIPARAMS_BLK	(0x720*2)
#define	M_SIPARAMS_BLK_SIZE	64
#define	M_WOWL_OFFLOADCFG_BASE	(0x760*2)
#define	M_WOWL_OFFLOADCFG_BASE_SIZE	18
#define	M_ARPOFFLOAD_CACHE	(0x772*2)
#define	M_ARPOFFLOAD_CACHE_SIZE	12
#define	M_PHY_ANTDIV_REG	(0x6ff*2)
#define	M_PHY_ANTDIV_MASK	(0x77e*2)
#define	M_PR45960_TIME	(0x77f*2)
#define	M_PR45960_DLY	(0x780*2)
#define	M_PR44361B_TIME	(0x781*2)
#define	M_PR44361B_CNT	(0x782*2)
#define	M_PR49179_VAL	(0x783*2)
#define	M_BAS_BLK	(0x784*2)
#define	M_BAS_BLK_SIZE	80
#define	M_BAS_ADDR	(0x7d4*2)
#define	M_PR49792	(0x7d5*2)
#define	M_PR53887	(0x7d6*2)
#define	M_PHY_EXTLNA_OVR	(0x7d7*2)
#define	M_PHY_PLCPRX_DURATION	(0x7d8*2)
#define	M_ACTS_EXPTIME	(0x7d9*2)
#define	M_PR75447_REG112	(0x7da*2)
#define	M_PR75447_REG113	(0x7db*2)
#define	M_PR44361_NXT_RXRST_TS	(0x7dc*2)
#define	M_PR44361_NXT_RXRST_TO	(0x7dd*2)
#define	M_HANGTM_H	(0x7de*2)
#define	M_CRSHRXFRMHRST_CNT	(0x7df*2)
#define	M_RFOVR0	(0x7e0*2)
#define	M_LCNXNPHYREGS_BLK	(0x7e2*2)
#define	M_LCNXNPHYREGS_BLK_SIZE	10
#define	M_COREMASK_BLK	(0x7ec*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_WAPI_MICKEYS_BLK	(0x7f2*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_SAVERESTORE_BLK	(0x832*2)
#define	M_SAVERESTORE_BLK_SIZE	53
#define	M_WOWL_TXBITMAP	(0x7e1*2)
#define	M_WOWL_CURRTX	(0x867*2)
#define	M_WOWL_CURRTXLEN	(0x868*2)
#define	M_WOWL_CURRTXADDR	(0x869*2)
#define	M_WOWL_OFFLOAD_TXCTR	(0x86a*2)
#define	M_WOWL_MICOFFSET	(0x86b*2)
#define	M_KEEPALIVE_CURRCTR_0	(0x86c*2)
#define	M_KEEPALIVE_CURRCTR_1	(0x86d*2)
#define	M_NA_CKSUM_L	(0x86e*2)
#define	M_NETPAT_BLK	(0x870*2)
#define	M_NETPAT_BLK_SIZE	888
#define	M_TX_START_TS	(0x86f*2)
#define	M_IFS_CTL1_EDON	(0xbe8*2)
#define	M_CLIPCTRLTHRESH_REG	(0xbe9*2)
#define	M_RCMTA_IDX	(0xbea*2)
#define	M_ARPRESP_BYTESZ	(M_WOWL_OFFLOADCFG_BASE+(0x0*2))
#define	M_ARPRESP_BYTESZ_OFFSET	(0x0*2)
#define	M_NA_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x1*2))
#define	M_NA_BYTESZ_0_OFFSET	(0x1*2)
#define	M_NA_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x2*2))
#define	M_NA_BYTESZ_1_OFFSET	(0x2*2)
#define	M_KEEPALIVE_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x3*2))
#define	M_KEEPALIVE_BYTESZ_0_OFFSET	(0x3*2)
#define	M_KEEPALIVE_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x4*2))
#define	M_KEEPALIVE_BYTESZ_1_OFFSET	(0x4*2)
#define	M_NPAT_ARPIDX	(M_WOWL_OFFLOADCFG_BASE+(0x5*2))
#define	M_NPAT_ARPIDX_OFFSET	(0x5*2)
#define	M_NPAT_NS0IDX	(M_WOWL_OFFLOADCFG_BASE+(0x6*2))
#define	M_NPAT_NS0IDX_OFFSET	(0x6*2)
#define	M_NPAT_NS1IDX	(M_WOWL_OFFLOADCFG_BASE+(0x7*2))
#define	M_NPAT_NS1IDX_OFFSET	(0x7*2)
#define	M_EXTWAKEPATTERN_0	(M_WOWL_OFFLOADCFG_BASE+(0x8*2))
#define	M_EXTWAKEPATTERN_0_OFFSET	(0x8*2)
#define	M_EXTWAKEPATTERN_1	(M_WOWL_OFFLOADCFG_BASE+(0x9*2))
#define	M_EXTWAKEPATTERN_1_OFFSET	(0x9*2)
#define	M_EXTWAKEPATTERN_2	(M_WOWL_OFFLOADCFG_BASE+(0xa*2))
#define	M_EXTWAKEPATTERN_2_OFFSET	(0xa*2)
#define	M_EXTWAKEPATTERN_U0	(M_WOWL_OFFLOADCFG_BASE+(0xb*2))
#define	M_EXTWAKEPATTERN_U0_OFFSET	(0xb*2)
#define	M_EXTWAKEPATTERN_U1	(M_WOWL_OFFLOADCFG_BASE+(0xc*2))
#define	M_EXTWAKEPATTERN_U1_OFFSET	(0xc*2)
#define	M_EXTWAKEPATTERN_U2	(M_WOWL_OFFLOADCFG_BASE+(0xd*2))
#define	M_EXTWAKEPATTERN_U2_OFFSET	(0xd*2)
#define	M_EXTWAKEPATTERN_U3	(M_WOWL_OFFLOADCFG_BASE+(0xe*2))
#define	M_EXTWAKEPATTERN_U3_OFFSET	(0xe*2)
#define	M_KEEPALIVE_INTVL_0	(M_WOWL_OFFLOADCFG_BASE+(0xf*2))
#define	M_KEEPALIVE_INTVL_0_OFFSET	(0xf*2)
#define	M_KEEPALIVE_INTVL_1	(M_WOWL_OFFLOADCFG_BASE+(0x10*2))
#define	M_KEEPALIVE_INTVL_1_OFFSET	(0x10*2)
#define	M_TKIP_TMP_TTAK	(M_CTX_BLKS+(0x0*2))
#define	M_TKIP_TMP_TTAK_OFFSET	(0x0*2)
#define	M_TXFRM_BLK	(M_RXFRM_BLK+(0x80*2))
#define	M_TXFRM_BLK_OFFSET	(0x80*2)
#define	M_IPADOPAD_BLK	(M_RXFRM_BLK+(0x100*2))
#define	M_IPADOPAD_BLK_OFFSET	(0x100*2)
#define	M_POSTPAYLOAD_BLK	(M_RXFRM_BLK+(0x120*2))
#define	M_POSTPAYLOAD_BLK_OFFSET	(0x120*2)
#define	M_LASTABCDBUF_BLK	(M_RXFRM_BLK+(0x160*2))
#define	M_LASTABCDBUF_BLK_OFFSET	(0x160*2)
#define	M_ABCDBUF_SMLA0	(M_RXFRM_BLK+(0x16a*2))
#define	M_ABCDBUF_SMLA0_OFFSET	(0x16a*2)
#define	M_ABCDBUF_SMLA1	(M_RXFRM_BLK+(0x16b*2))
#define	M_ABCDBUF_SMLA1_OFFSET	(0x16b*2)
#define	M_ABCDBUF_SMLB0	(M_RXFRM_BLK+(0x16c*2))
#define	M_ABCDBUF_SMLB0_OFFSET	(0x16c*2)
#define	M_ABCDBUF_SMLB1	(M_RXFRM_BLK+(0x16d*2))
#define	M_ABCDBUF_SMLB1_OFFSET	(0x16d*2)
#define	M_ARC4_SBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_ARC4_SBOX_OFFSET	(0x180*2)
#define	M_AES_INVSBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_AES_INVSBOX_OFFSET	(0x180*2)
#define	M_AES_KEYW	(M_RXFRM_BLK+(0x200*2))
#define	M_AES_KEYW_OFFSET	(0x200*2)
#define	M_EAPOLKEY_KEYDATA	(M_RXFRM_BLK+(0x258*2))
#define	M_EAPOLKEY_KEYDATA_OFFSET	(0x258*2)
#define	M_AES_B	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_B_OFFSET	(0x26c*2)
#define	M_AES_A	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_A_OFFSET	(0x26c*2)
#define	M_AES_TMPSTATE	(M_RXFRM_BLK+(0x276*2))
#define	M_AES_TMPSTATE_OFFSET	(0x276*2)
#define	M_AES_TMP0	(M_RXFRM_BLK+(0x286*2))
#define	M_AES_TMP0_OFFSET	(0x286*2)
#define	M_AES_TMP1	(M_RXFRM_BLK+(0x287*2))
#define	M_AES_TMP1_OFFSET	(0x287*2)
#define	M_AES_TMP2	(M_RXFRM_BLK+(0x288*2))
#define	M_AES_TMP2_OFFSET	(0x288*2)
#define	M_KEYUNWRAP_DONE	(M_RXFRM_BLK+(0x28a*2))
#define	M_KEYUNWRAP_DONE_OFFSET	(0x28a*2)
#define	M_RSP_PCTLWD	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_RSP_PCTLWD_OFFSET	(0x11*2)
#define	M_TXPWR_M	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_TXPWR_M_OFFSET	(0x12*2)
#define	M_TXPWR_TARGET	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_TXPWR_TARGET_OFFSET	(0x13*2)
#define	M_TXPWR_MAX	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_TXPWR_MAX_OFFSET	(0x14*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_BCN_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_BCN_PCTLWD_OFFSET	(0x2a*2)
#define	M_PSP_PCTLWD	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_PSP_PCTLWD_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_TSSI_0	(M_PSM_SOFT_REGS+(0x2c*2))
#define	M_TSSI_0_OFFSET	(0x2c*2)
#define	M_TSSI_1	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_TSSI_1_OFFSET	(0x2d*2)
#define	M_RFCTRLOVR_PM	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RFCTRLOVR_PM_OFFSET	(0x32*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_NETPAT_NUM	(M_PSM_SOFT_REGS+(0x3e*2))
#define	M_NETPAT_NUM_OFFSET	(0x3e*2)
#define	M_FIFOSIZE0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_FIFOSIZE0_OFFSET	(0x4c*2)
#define	M_FIFOSIZE1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_FIFOSIZE1_OFFSET	(0x4d*2)
#define	M_FIFOSIZE2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_FIFOSIZE2_OFFSET	(0x4e*2)
#define	M_FIFOSIZE3	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_FIFOSIZE3_OFFSET	(0x4f*2)
#define	M_MIMOPHY_BOFFS	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_MIMOPHY_BOFFS_OFFSET	(0x55*2)
#define	M_BCN_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_BCN_PCTL1WD_OFFSET	(0x58*2)
#define	M_PSP_PCTL1WD	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_PSP_PCTL1WD_OFFSET	(0x58*2)
#define	M_WOWL_OFFLOADCFG_PTR	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_WOWL_OFFLOADCFG_PTR_OFFSET	(0x66*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_AID_NBIT_OFFSET	(0x68*2)
#define	M_GTK_KDVER	(M_PSM_SOFT_REGS+(0x70*2))
#define	M_GTK_KDVER_OFFSET	(0x70*2)
#define	M_PWRIND_MAP0	(M_PWRIND_BLKS+(0x0*2))
#define	M_PWRIND_MAP0_OFFSET	(0x0*2)
#define	M_PWRIND_MAP1	(M_PWRIND_BLKS+(0x1*2))
#define	M_PWRIND_MAP1_OFFSET	(0x1*2)
#define	M_PWRIND_MAP2	(M_PWRIND_BLKS+(0x2*2))
#define	M_PWRIND_MAP2_OFFSET	(0x2*2)
#define	M_PWRIND_MAP3	(M_PWRIND_BLKS+(0x3*2))
#define	M_PWRIND_MAP3_OFFSET	(0x3*2)
#define	M_DBGOFF46_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_DBGOFF46_CNT_OFFSET	(0x2e*2)
#define	M_DBGOFF47_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_DBGOFF47_CNT_OFFSET	(0x2f*2)
#define	M_DBGOFF48_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_DBGOFF48_CNT_OFFSET	(0x30*2)
#define	M_BTCX_PROTFAIL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_BTCX_PROTFAIL_CNT_OFFSET	(0x2e*2)
#define	M_RXANTBASE_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXANTBASE_CNT_OFFSET	(0x2e*2)
#define	M_PR84273TMOUT_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_PR84273TMOUT_CNT_OFFSET	(0x2e*2)
#define	M_BTCX_PREMTFAIL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_BTCX_PREMTFAIL_CNT_OFFSET	(0x2f*2)
#define	M_PR84273RSTCCA_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_PR84273RSTCCA_CNT_OFFSET	(0x2f*2)
#define	M_RATEENGDBG_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RATEENGDBG_CNT_OFFSET	(0x2f*2)
#define	M_TXSFOVFL_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_TXSFOVFL_CNT_OFFSET	(0x30*2)
#define	M_PRS_TIMEOUT_CNT	(M_PSM2HOST_STATS+(0x36*2))
#define	M_PRS_TIMEOUT_CNT_OFFSET	(0x36*2)
#define	M_PR37122_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR37122_CNT_OFFSET	(0x3c*2)
#define	M_PR44361_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_PR44361_CNT_OFFSET	(0x3c*2)
#define	M_PHYWATCH_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_PHYWATCH_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xb*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x16*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x21*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x21*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x2c*2))
#define	END_OF_BRATETBL_OFFSET	(0x2c*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x18*2))
#define	END_OF_NRATETBL_OFFSET	(0x18*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_KEK	(M_ARC4_KEY+(0x8*2))
#define	M_KEK_OFFSET	(0x8*2)
#define	M_NETPAT_BLK0	(M_NETPAT_BLK+(0x0*2))
#define	M_NETPAT_BLK0_OFFSET	(0x0*2)
#define	M_NETPAT_BLK1	(M_NETPAT_BLK+(0x4a*2))
#define	M_NETPAT_BLK1_OFFSET	(0x4a*2)
#define	M_NETPAT_BLK2	(M_NETPAT_BLK+(0x94*2))
#define	M_NETPAT_BLK2_OFFSET	(0x94*2)
#define	M_NETPAT_BLK3	(M_NETPAT_BLK+(0xde*2))
#define	M_NETPAT_BLK3_OFFSET	(0xde*2)
#define	M_RXFRM_SRA0	(M_SMACADDR_BLK+(0x0*2))
#define	M_RXFRM_SRA0_OFFSET	(0x0*2)
#define	M_RXFRM_SRA1	(M_SMACADDR_BLK+(0x1*2))
#define	M_RXFRM_SRA1_OFFSET	(0x1*2)
#define	M_RXFRM_SRA2	(M_SMACADDR_BLK+(0x2*2))
#define	M_RXFRM_SRA2_OFFSET	(0x2*2)
#define	M_RXFRM_RA0	(M_SMACADDR_BLK+(0x3*2))
#define	M_RXFRM_RA0_OFFSET	(0x3*2)
#define	M_RXFRM_RA1	(M_SMACADDR_BLK+(0x4*2))
#define	M_RXFRM_RA1_OFFSET	(0x4*2)
#define	M_RXFRM_RA2	(M_SMACADDR_BLK+(0x5*2))
#define	M_RXFRM_RA2_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW0	(M_EAPOLMICKEY_BLK+(0x0*2))
#define	M_EAPOLKEY_MICW0_OFFSET	(0x0*2)
#define	M_EAPOLKEY_MICW1	(M_EAPOLMICKEY_BLK+(0x1*2))
#define	M_EAPOLKEY_MICW1_OFFSET	(0x1*2)
#define	M_EAPOLKEY_MICW2	(M_EAPOLMICKEY_BLK+(0x2*2))
#define	M_EAPOLKEY_MICW2_OFFSET	(0x2*2)
#define	M_EAPOLKEY_MICW3	(M_EAPOLMICKEY_BLK+(0x3*2))
#define	M_EAPOLKEY_MICW3_OFFSET	(0x3*2)
#define	M_EAPOLKEY_MICW4	(M_EAPOLMICKEY_BLK+(0x4*2))
#define	M_EAPOLKEY_MICW4_OFFSET	(0x4*2)
#define	M_EAPOLKEY_MICW5	(M_EAPOLMICKEY_BLK+(0x5*2))
#define	M_EAPOLKEY_MICW5_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW6	(M_EAPOLMICKEY_BLK+(0x6*2))
#define	M_EAPOLKEY_MICW6_OFFSET	(0x6*2)
#define	M_EAPOLKEY_MICW7	(M_EAPOLMICKEY_BLK+(0x7*2))
#define	M_EAPOLKEY_MICW7_OFFSET	(0x7*2)
#define	M_RXFRM_DA	(M_PREPAYLOAD_BLK+(0x0*2))
#define	M_RXFRM_DA_OFFSET	(0x0*2)
#define	M_RXFRM_SA	(M_PREPAYLOAD_BLK+(0x3*2))
#define	M_RXFRM_SA_OFFSET	(0x3*2)
#define	M_RXRRM_PRIORES	(M_PREPAYLOAD_BLK+(0x6*2))
#define	M_RXRRM_PRIORES_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDA0	(M_ABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_WORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_WORDA1	(M_ABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_WORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_WORDB0	(M_ABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_WORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_WORDB1	(M_ABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_WORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_WORDC0	(M_ABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_WORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_WORDC1	(M_ABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_WORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_WORDD0	(M_ABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_WORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDD1	(M_ABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_WORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_WORDE0	(M_ABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_WORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_WORDE1	(M_ABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_WORDE1_OFFSET	(0x9*2)
#define	M_ABCDBUF_INITWORDA0	(M_ABCDBUF_BLK+(0xa*2))
#define	M_ABCDBUF_INITWORDA0_OFFSET	(0xa*2)
#define	M_ABCDBUF_INITWORDA1	(M_ABCDBUF_BLK+(0xb*2))
#define	M_ABCDBUF_INITWORDA1_OFFSET	(0xb*2)
#define	M_ABCDBUF_INITWORDB0	(M_ABCDBUF_BLK+(0xc*2))
#define	M_ABCDBUF_INITWORDB0_OFFSET	(0xc*2)
#define	M_ABCDBUF_INITWORDB1	(M_ABCDBUF_BLK+(0xd*2))
#define	M_ABCDBUF_INITWORDB1_OFFSET	(0xd*2)
#define	M_ABCDBUF_INITWORDC0	(M_ABCDBUF_BLK+(0xe*2))
#define	M_ABCDBUF_INITWORDC0_OFFSET	(0xe*2)
#define	M_ABCDBUF_INITWORDC1	(M_ABCDBUF_BLK+(0xf*2))
#define	M_ABCDBUF_INITWORDC1_OFFSET	(0xf*2)
#define	M_ABCDBUF_INITWORDD0	(M_ABCDBUF_BLK+(0x10*2))
#define	M_ABCDBUF_INITWORDD0_OFFSET	(0x10*2)
#define	M_ABCDBUF_INITWORDD1	(M_ABCDBUF_BLK+(0x11*2))
#define	M_ABCDBUF_INITWORDD1_OFFSET	(0x11*2)
#define	M_ABCDBUF_INITWORDE0	(M_ABCDBUF_BLK+(0x12*2))
#define	M_ABCDBUF_INITWORDE0_OFFSET	(0x12*2)
#define	M_ABCDBUF_INITWORDE1	(M_ABCDBUF_BLK+(0x13*2))
#define	M_ABCDBUF_INITWORDE1_OFFSET	(0x13*2)
#define	M_ABCDBUF_LWORDA0	(M_LASTABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_LWORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_LWORDA1	(M_LASTABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_LWORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_LWORDB0	(M_LASTABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_LWORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_LWORDB1	(M_LASTABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_LWORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_LWORDC0	(M_LASTABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_LWORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_LWORDC1	(M_LASTABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_LWORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_LWORDD0	(M_LASTABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_LWORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_LWORDD1	(M_LASTABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_LWORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_LWORDE0	(M_LASTABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_LWORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_LWORDE1	(M_LASTABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_LWORDE1_OFFSET	(0x9*2)
#define	M_SHA1_W0L	(M_SINETABLE_BLK+(0x0*2))
#define	M_SHA1_W0L_OFFSET	(0x0*2)
#define	M_SHA1_W0R	(M_SINETABLE_BLK+(0x1*2))
#define	M_SHA1_W0R_OFFSET	(0x1*2)
#define	M_SHA1_W1L	(M_SINETABLE_BLK+(0x2*2))
#define	M_SHA1_W1L_OFFSET	(0x2*2)
#define	M_SHA1_W1R	(M_SINETABLE_BLK+(0x3*2))
#define	M_SHA1_W1R_OFFSET	(0x3*2)
#define	M_SHA1_W2L	(M_SINETABLE_BLK+(0x4*2))
#define	M_SHA1_W2L_OFFSET	(0x4*2)
#define	M_SHA1_W2R	(M_SINETABLE_BLK+(0x5*2))
#define	M_SHA1_W2R_OFFSET	(0x5*2)
#define	M_SHA1_W3L	(M_SINETABLE_BLK+(0x6*2))
#define	M_SHA1_W3L_OFFSET	(0x6*2)
#define	M_SHA1_W3R	(M_SINETABLE_BLK+(0x7*2))
#define	M_SHA1_W3R_OFFSET	(0x7*2)
#define	M_SHA1_W4L	(M_SINETABLE_BLK+(0x8*2))
#define	M_SHA1_W4L_OFFSET	(0x8*2)
#define	M_SHA1_W4R	(M_SINETABLE_BLK+(0x9*2))
#define	M_SHA1_W4R_OFFSET	(0x9*2)
#define	M_SHA1_W5L	(M_SINETABLE_BLK+(0xa*2))
#define	M_SHA1_W5L_OFFSET	(0xa*2)
#define	M_SHA1_W5R	(M_SINETABLE_BLK+(0xb*2))
#define	M_SHA1_W5R_OFFSET	(0xb*2)
#define	M_SHA1_W6L	(M_SINETABLE_BLK+(0xc*2))
#define	M_SHA1_W6L_OFFSET	(0xc*2)
#define	M_SHA1_W6R	(M_SINETABLE_BLK+(0xd*2))
#define	M_SHA1_W6R_OFFSET	(0xd*2)
#define	M_SHA1_W7L	(M_SINETABLE_BLK+(0xe*2))
#define	M_SHA1_W7L_OFFSET	(0xe*2)
#define	M_SHA1_W7R	(M_SINETABLE_BLK+(0xf*2))
#define	M_SHA1_W7R_OFFSET	(0xf*2)
#define	M_SHA1_W8L	(M_SINETABLE_BLK+(0x10*2))
#define	M_SHA1_W8L_OFFSET	(0x10*2)
#define	M_SHA1_W8R	(M_SINETABLE_BLK+(0x11*2))
#define	M_SHA1_W8R_OFFSET	(0x11*2)
#define	M_SHA1_W9L	(M_SINETABLE_BLK+(0x12*2))
#define	M_SHA1_W9L_OFFSET	(0x12*2)
#define	M_SHA1_W9R	(M_SINETABLE_BLK+(0x13*2))
#define	M_SHA1_W9R_OFFSET	(0x13*2)
#define	M_SHA1_W10L	(M_SINETABLE_BLK+(0x14*2))
#define	M_SHA1_W10L_OFFSET	(0x14*2)
#define	M_SHA1_W10R	(M_SINETABLE_BLK+(0x15*2))
#define	M_SHA1_W10R_OFFSET	(0x15*2)
#define	M_SHA1_W11L	(M_SINETABLE_BLK+(0x16*2))
#define	M_SHA1_W11L_OFFSET	(0x16*2)
#define	M_SHA1_W11R	(M_SINETABLE_BLK+(0x17*2))
#define	M_SHA1_W11R_OFFSET	(0x17*2)
#define	M_SHA1_W12L	(M_SINETABLE_BLK+(0x18*2))
#define	M_SHA1_W12L_OFFSET	(0x18*2)
#define	M_SHA1_W12R	(M_SINETABLE_BLK+(0x19*2))
#define	M_SHA1_W12R_OFFSET	(0x19*2)
#define	M_SHA1_W13L	(M_SINETABLE_BLK+(0x1a*2))
#define	M_SHA1_W13L_OFFSET	(0x1a*2)
#define	M_SHA1_W13R	(M_SINETABLE_BLK+(0x1b*2))
#define	M_SHA1_W13R_OFFSET	(0x1b*2)
#define	M_SHA1_W14L	(M_SINETABLE_BLK+(0x1c*2))
#define	M_SHA1_W14L_OFFSET	(0x1c*2)
#define	M_SHA1_W14R	(M_SINETABLE_BLK+(0x1d*2))
#define	M_SHA1_W14R_OFFSET	(0x1d*2)
#define	M_SHA1_W15L	(M_SINETABLE_BLK+(0x1e*2))
#define	M_SHA1_W15L_OFFSET	(0x1e*2)
#define	M_SHA1_W15R	(M_SINETABLE_BLK+(0x1f*2))
#define	M_SHA1_W15R_OFFSET	(0x1f*2)
#define	M_DEBUG1	(M_WOWLTCLFLAG_BLK+(0x0*2))
#define	M_DEBUG1_OFFSET	(0x0*2)
#define	M_DEBUG	(M_WOWLTCLFLAG_BLK+(0x1*2))
#define	M_DEBUG_OFFSET	(0x1*2)
#define	M_DEBUG2	(M_WOWLTCLFLAG_BLK+(0x2*2))
#define	M_DEBUG2_OFFSET	(0x2*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_MBS_BSSID0	(M_MBSSID_BLK+(0x0*2))
#define	M_MBS_BSSID0_OFFSET	(0x0*2)
#define	M_MBS_BSSID1	(M_MBSSID_BLK+(0x1*2))
#define	M_MBS_BSSID1_OFFSET	(0x1*2)
#define	M_MBS_BSSID2	(M_MBSSID_BLK+(0x2*2))
#define	M_MBS_BSSID2_OFFSET	(0x2*2)
#define	M_MBS_NBCN	(M_MBSSID_BLK+(0x3*2))
#define	M_MBS_NBCN_OFFSET	(0x3*2)
#define	M_MBS_PRQBASE	(M_MBSSID_BLK+(0x4*2))
#define	M_MBS_PRQBASE_OFFSET	(0x4*2)
#define	M_MBS_NPRS	(M_MBSSID_BLK+(0x5*2))
#define	M_MBS_NPRS_OFFSET	(0x5*2)
#define	M_MBS_BCN_STRTINDX	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BCN_STRTINDX_OFFSET	(0x6*2)
#define	M_MBS_BSSID_MASK	(M_MBSSID_BLK+(0x6*2))
#define	M_MBS_BSSID_MASK_OFFSET	(0x6*2)
#define	M_MBS_LGCYPRS_TPLBLK_SZ	(M_MBSSID_BLK+(0x7*2))
#define	M_MBS_LGCYPRS_TPLBLK_SZ_OFFSET	(0x7*2)
#define	M_MBS_LGCYPRS_LEN_PTR	(M_MBSSID_BLK+(0x8*2))
#define	M_MBS_LGCYPRS_LEN_PTR_OFFSET	(0x8*2)
#define	M_MBS_PRETBTT	(M_MBSSID_BLK+(0x9*2))
#define	M_MBS_PRETBTT_OFFSET	(0x9*2)
#define	M_MBS_BSSIDNUM	(M_MBSSID_BLK+(0xc*2))
#define	M_MBS_BSSIDNUM_OFFSET	(0xc*2)
#define	M_MBS_PIO_BCBMP	(M_MBSSID_BLK+(0xd*2))
#define	M_MBS_PIO_BCBMP_OFFSET	(0xd*2)
#define	M_MBS_PRS_TPLPTR	(M_MBSSID_BLK+(0xe*2))
#define	M_MBS_PRS_TPLPTR_OFFSET	(0xe*2)
#define	M_MBS_PRSLEN_BLK	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_PRSLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_BCFID_BLK	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_BCFID_BLK_OFFSET	(0x10*2)
#define	M_MBS_SSIDLEN_BLK	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSIDLEN_BLK_OFFSET	(0x20*2)
#define	M_MBS_SSID_1	(M_SSID_EXT_BLK+(0x0*2))
#define	M_MBS_SSID_1_OFFSET	(0x0*2)
#define	M_MBS_SSID_2	(M_SSID_EXT_BLK+(0x10*2))
#define	M_MBS_SSID_2_OFFSET	(0x10*2)
#define	M_MBS_SSID_3	(M_SSID_EXT_BLK+(0x20*2))
#define	M_MBS_SSID_3_OFFSET	(0x20*2)
#define	M_MBS_BCFID0	(M_MBS_BCFID_BLK+(0x0*2))
#define	M_MBS_BCFID0_OFFSET	(0x0*2)
#define	M_MBS_BCFID1	(M_MBS_BCFID_BLK+(0x1*2))
#define	M_MBS_BCFID1_OFFSET	(0x1*2)
#define	M_MBS_BCFID2	(M_MBS_BCFID_BLK+(0x2*2))
#define	M_MBS_BCFID2_OFFSET	(0x2*2)
#define	M_MBS_BCFID3	(M_MBS_BCFID_BLK+(0x3*2))
#define	M_MBS_BCFID3_OFFSET	(0x3*2)
#define	M_MBS_BCNLEN_BLK	(M_SSID+(0x0*2))
#define	M_MBS_BCNLEN_BLK_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN0	(M_MBS_SSIDLEN_BLK+(0x0*2))
#define	M_MBS_SSIDLEN0_OFFSET	(0x0*2)
#define	M_MBS_SSIDLEN1	(M_MBS_SSIDLEN_BLK+(0x1*2))
#define	M_MBS_SSIDLEN1_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_AMPDU_TMP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_TMP_OFFSET	(0x0*2)
#define	M_AMPDU_PLCP	(M_TXFRMPLCP_HDR+(0x0*2))
#define	M_AMPDU_PLCP_OFFSET	(0x0*2)
#define	M_TXFRM_HDR	(M_TXFRMPLCP_HDR+(0x3*2))
#define	M_TXFRM_HDR_OFFSET	(0x3*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_3STR	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_3STR_OFFSET	(0x4*2)
#define	M_LCNXN_RESET_LEN	(M_LCNXNPHYREGS_BLK+(0x0*2))
#define	M_LCNXN_RESET_LEN_OFFSET	(0x0*2)
#define	M_LCNXN_WAR_EN	(M_LCNXNPHYREGS_BLK+(0x1*2))
#define	M_LCNXN_WAR_EN_OFFSET	(0x1*2)
#define	M_LCNXN_RESET_CNT	(M_LCNXNPHYREGS_BLK+(0x2*2))
#define	M_LCNXN_RESET_CNT_OFFSET	(0x2*2)
#define	M_REG158_TX_STRT	(M_LCNXNPHYREGS_BLK+(0x3*2))
#define	M_REG158_TX_STRT_OFFSET	(0x3*2)
#define	M_REG168_TX_STRT	(M_LCNXNPHYREGS_BLK+(0x4*2))
#define	M_REG168_TX_STRT_OFFSET	(0x4*2)
#define	M_REG158_TX_END	(M_LCNXNPHYREGS_BLK+(0x5*2))
#define	M_REG158_TX_END_OFFSET	(0x5*2)
#define	M_REG168_TX_END	(M_LCNXNPHYREGS_BLK+(0x6*2))
#define	M_REG168_TX_END_OFFSET	(0x6*2)
#define	M_LCN20_RX_WAR_TS	(0xbeb*2)
#define	M_ILP_PER_L	(M_CCA_TSF0+(0x0*2))
#define	M_ILP_PER_L_OFFSET	(0x0*2)
#define	M_ILP_PER_H	(M_CCA_TSF1+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#endif /* (D11_REV == 39) */
#if (D11_REV == 42)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	35
#define	M_COREMASK_BLK	(0x1b0*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_SECKINDXALGO_BLK	(0x1b6*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_TXFRM_PLCP	(0x1fa*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RSVD_BLK	(0x200*2)
#define	M_RSVD_BLK_SIZE	60
#define	M_EAPOLMICKEY_BLK	(0x23c*2)
#define	M_EAPOLMICKEY_BLK_SIZE	8
#define	M_ARC4_KEY	(0x244*2)
#define	M_ARC4_KEY_SIZE	16
#define	M_SMACADDR_BLK	(0x254*2)
#define	M_SMACADDR_BLK_SIZE	6
#define	M_NETPAT_NUM	(0x1af*2)
#define	M_NETPAT_BLK	(0x25a*2)
#define	M_NETPAT_BLK_SIZE	296
#define	M_KEYRC_LAST	(0x382*2)
#define	M_KEYRC_LAST_SIZE	4
#define	M_CTX_GTKMSG2	(0x386*2)
#define	M_CTX_GTKMSG2_SIZE	21
#define	M_SINETABLE_BLK	(0x39c*2)
#define	M_SINETABLE_BLK_SIZE	128
#define	M_PRQFIFO	(0x41c*2)
#define	M_PRQFIFO_SIZE	60
#define	M_TXFRMPLCP_HDR	(0x458*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_EPA_DELAY	(0x39b*2)
#define	M_REPLCNT_BLK	(0x46c*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_PSM2HOST_STATS_EXT	(0x470*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	16
#define	M_WAKEPULSE_DURN_BLK	(0x480*2)
#define	M_WAKEPULSE_DURN_BLK_SIZE	4
#define	M_TSCPN_BLK	(0x484*2)
#define	M_TSCPN_BLK_SIZE	240
#define	M_RATE_TABLE_A	(0x574*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x5c4*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x5fc*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x61a*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_SECRXKEYS_BLK	(0x622*2)
#define	M_SECRXKEYS_BLK_SIZE	40
#define	M_TKMICKEYS_BLK	(0x64a*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_TKIP_WEPSEED	(0x6aa*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_CTX_BLKS	(0x6b4*2)
#define	M_CTX_BLKS_SIZE	32
#define	M_CRX_BLK	(0x6d4*2)
#define	M_CRX_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x6e4*2)
#define	M_RXFRM_BLK_SIZE	768
#define	M_TXFRM_HDR	(0x9e4*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_TPL_DTIM	(0x6b2*2)
#define	M_TPL_DTIM_SIZE	2
#define	M_BA_BITMAP	(0xa9a*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_MBS_LGCYPRS_LEN_BLK	(0xa9e*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_ANT2x3GPIO_BLK	(0xaae*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_USEQ_PWRUP_BLK	(0xab0*2)
#define	M_USEQ_PWRUP_BLK_SIZE	120
#define	M_USEQ_PWRDN_BLK	(0xb28*2)
#define	M_USEQ_PWRDN_BLK_SIZE	80
#define	M_TXERRADDR_BLK	(0xb78*2)
#define	M_TXERRADDR_BLK_SIZE	4
#define	M_AMT_INFO_BLK	(0xb7c*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SLOWTIMER_L	(0xbbc*2)
#define	M_SLOWTIMER_H	(0xbbd*2)
#define	M_RSP_FRMTYPE	(0xbbe*2)
#define	M_PRSRETX_CNT	(0xbbf*2)
#define	M_ALT_CTX	(0xbc0*2)
#define	M_ALT_TXFINDX	(0xbc1*2)
#define	M_IVLOC	(0xbc2*2)
#define	M_JSSI_TSTAMP	(0xbc3*2)
#define	M_TXCRSEND_TSTAMP	(0xbc4*2)
#define	M_CCA_TSF0	(0xbc5*2)
#define	M_CCA_TSF1	(0xbc6*2)
#define	M_TXPWR_RTADJ	(0xbc7*2)
#define	M_GOOD_RXANT	(0xbc8*2)
#define	M_CUR_RXF_INDEX	(0xbc9*2)
#define	M_BYTES_LEFT	(0xbca*2)
#define	M_FRM_SOFAR	(0xbcb*2)
#define	M_MM_XTRADUR	(0xbcc*2)
#define	M_HANGTM	(0xbcd*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0xbce*2)
#define	M_NUMMPDU	(0xbcf*2)
#define	M_CURR_ANTPAT	(0xbd0*2)
#define	M_TSFTMRVALTMP_WD3	(0xbd1*2)
#define	M_TSFTMRVALTMP_WD2	(0xbd2*2)
#define	M_TSFTMRVALTMP_WD1	(0xbd3*2)
#define	M_TSFTMRVALTMP_WD0	(0xbd4*2)
#define	M_LBCN_CNT	(0xbd5*2)
#define	M_MPDUNUM_LEFT	(0xbd6*2)
#define	M_SLEEP_TIME_L	(0xbd7*2)
#define	M_SLEEP_TIME_ML	(0xbd8*2)
#define	M_WOWL_LASTBCN_L	(0xbd9*2)
#define	M_WOWL_LASTBCN_ML	(0xbda*2)
#define	M_BCN_TSF_L	(0xbdb*2)
#define	M_BCN_TSF_ML	(0xbdc*2)
#define	M_BCN_TSF_MU	(0xbdd*2)
#define	M_BCN_TSF_H	(0xbde*2)
#define	M_WOWL_LASTWORD	(0xbdf*2)
#define	M_FWMATCH	(0xbe0*2)
#define	M_MD5_XWORD0	(0xbe1*2)
#define	M_MD5_XWORD1	(0xbe2*2)
#define	M_MD5_YWORD0	(0xbe3*2)
#define	M_MD5_YWORD1	(0xbe4*2)
#define	M_MD5_ZWORD0	(0xbe5*2)
#define	M_MD5_ZWORD1	(0xbe6*2)
#define	M_WOWL_MSGLEN	(0xbe7*2)
#define	M_RESMSGLEN	(0xbe8*2)
#define	M_L0_BUFFER	(0xbe9*2)
#define	M_L1_BUFFER	(0xbea*2)
#define	M_R0_BUFFER	(0xbeb*2)
#define	M_R1_BUFFER	(0xbec*2)
#define	M_WOWLTCLFLAG_BLK	(0xbf0*2)
#define	M_WOWLTCLFLAG_BLK_SIZE	3
#define	M_RXANTPAT_BLK	(0xbed*2)
#define	M_PREPAYLOAD_BLK	(0xbf4*2)
#define	M_PREPAYLOAD_BLK_SIZE	8
#define	M_TKIP_POSTPAYLOAD_BLK	(0xbfc*2)
#define	M_TKIP_POSTPAYLOAD_BLK_SIZE	4
#define	M_ABCDBUF_BLK	(0xc00*2)
#define	M_ABCDBUF_BLK_SIZE	20
#define	M_SIPARAMS_BLK	(0xc14*2)
#define	M_SIPARAMS_BLK_SIZE	64
#define	M_WOWL_OFFLOADCFG_BASE	(0xc54*2)
#define	M_WOWL_OFFLOADCFG_BASE_SIZE	18
#define	M_ARPOFFLOAD_CACHE	(0xc66*2)
#define	M_ARPOFFLOAD_CACHE_SIZE	12
#define	M_PHY_ANTDIV_REG	(0xbee*2)
#define	M_PHY_ANTDIV_MASK	(0xbef*2)
#define	M_PHY_EXTLNA_OVR	(0xbf3*2)
#define	M_PHY_PLCPRX_DURATION	(0xc72*2)
#define	M_CTS_STRT_TIME	(0xc73*2)
#define	M_HANGTM_H	(0xc74*2)
#define	M_CRSHRXFRMHRST_CNT	(0xc75*2)
#define	M_WAPI_MICKEYS_BLK	(0xc76*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_RXENSTAT_BLK	(0xcb6*2)
#define	M_RXENSTAT_BLK_SIZE	10
#define	M_RXCNT	(0xcc0*2)
#define	M_WOWL_TXBITMAP	(0xcc1*2)
#define	M_WOWL_CURRTX	(0xcc2*2)
#define	M_WOWL_CURRTXLEN	(0xcc3*2)
#define	M_WOWL_CURRTXADDR	(0xcc4*2)
#define	M_WOWL_OFFLOAD_TXCTR	(0xcc5*2)
#define	M_WOWL_MICOFFSET	(0xcc6*2)
#define	M_KEEPALIVE_CURRCTR_0	(0xcc7*2)
#define	M_KEEPALIVE_CURRCTR_1	(0xcc8*2)
#define	M_NA_CKSUM_L	(0xcc9*2)
#define	M_GTK_KDVER	(0xcca*2)
#define	M_LNA_STATE	(0xccb*2)
#define	M_LASTTX_TSF	(0xccc*2)
#define	M_TKIP_TMP_TTAK	(M_CTX_BLKS+(0x0*2))
#define	M_TKIP_TMP_TTAK_OFFSET	(0x0*2)
#define	M_TXFRM_BLK	(M_RXFRM_BLK+(0x80*2))
#define	M_TXFRM_BLK_OFFSET	(0x80*2)
#define	M_IPADOPAD_BLK	(M_RXFRM_BLK+(0x100*2))
#define	M_IPADOPAD_BLK_OFFSET	(0x100*2)
#define	M_POSTPAYLOAD_BLK	(M_RXFRM_BLK+(0x120*2))
#define	M_POSTPAYLOAD_BLK_OFFSET	(0x120*2)
#define	M_LASTABCDBUF_BLK	(M_RXFRM_BLK+(0x160*2))
#define	M_LASTABCDBUF_BLK_OFFSET	(0x160*2)
#define	M_ABCDBUF_SMLA0	(M_RXFRM_BLK+(0x16a*2))
#define	M_ABCDBUF_SMLA0_OFFSET	(0x16a*2)
#define	M_ABCDBUF_SMLA1	(M_RXFRM_BLK+(0x16b*2))
#define	M_ABCDBUF_SMLA1_OFFSET	(0x16b*2)
#define	M_ABCDBUF_SMLB0	(M_RXFRM_BLK+(0x16c*2))
#define	M_ABCDBUF_SMLB0_OFFSET	(0x16c*2)
#define	M_ABCDBUF_SMLB1	(M_RXFRM_BLK+(0x16d*2))
#define	M_ABCDBUF_SMLB1_OFFSET	(0x16d*2)
#define	M_ARC4_SBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_ARC4_SBOX_OFFSET	(0x180*2)
#define	M_AES_INVSBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_AES_INVSBOX_OFFSET	(0x180*2)
#define	M_AES_KEYW	(M_RXFRM_BLK+(0x200*2))
#define	M_AES_KEYW_OFFSET	(0x200*2)
#define	M_EAPOLKEY_KEYDATA	(M_RXFRM_BLK+(0x258*2))
#define	M_EAPOLKEY_KEYDATA_OFFSET	(0x258*2)
#define	M_AES_B	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_B_OFFSET	(0x26c*2)
#define	M_AES_A	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_A_OFFSET	(0x26c*2)
#define	M_AES_TMPSTATE	(M_RXFRM_BLK+(0x276*2))
#define	M_AES_TMPSTATE_OFFSET	(0x276*2)
#define	M_AES_TMP0	(M_RXFRM_BLK+(0x286*2))
#define	M_AES_TMP0_OFFSET	(0x286*2)
#define	M_AES_TMP1	(M_RXFRM_BLK+(0x287*2))
#define	M_AES_TMP1_OFFSET	(0x287*2)
#define	M_AES_TMP2	(M_RXFRM_BLK+(0x288*2))
#define	M_AES_TMP2_OFFSET	(0x288*2)
#define	M_KEYUNWRAP_DONE	(M_RXFRM_BLK+(0x28a*2))
#define	M_KEYUNWRAP_DONE_OFFSET	(0x28a*2)
#define	M_PWR_UD_BLK	(0xccd*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_TSF_ACTV_L	(0xcd7*2)
#define	M_TSF_ACTV_H	(0xcd8*2)
#define	M_KEY_INDX	(0xcd9*2)
#define	M_AVAILABLE17	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_AVAILABLE17_OFFSET	(0x11*2)
#define	M_AVAILABLE18	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_AVAILABLE18_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AVAILABLE23	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AVAILABLE23_OFFSET	(0x17*2)
#define	M_AVAILABLE24	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_AVAILABLE24_OFFSET	(0x18*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2a*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKINDX_PTR_OFFSET	(0x2b*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x2c*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x2c*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_AVAILABLE1	(M_PSM_SOFT_REGS+(0x3e*2))
#define	M_AVAILABLE1_OFFSET	(0x3e*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_WOWL_OFFLOADCFG_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_WOWL_OFFLOADCFG_PTR_OFFSET	(0x4f*2)
#define	M_TXBCN_DUR	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_TXBCN_DUR_OFFSET	(0x55*2)
#define	M_WOWL_GPIOSEL	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_WOWL_GPIOSEL_OFFSET	(0x58*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_PSP_PCTLWD	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_PSP_PCTLWD_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_PSP_PCTL1WD	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_PSP_PCTL1WD_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_PREWDS_CNT	(M_PSM2HOST_STATS+(0x36*2))
#define	M_PREWDS_CNT_OFFSET	(0x36*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_KEK	(M_ARC4_KEY+(0x8*2))
#define	M_KEK_OFFSET	(0x8*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_NETPAT_BLK0	(M_NETPAT_BLK+(0x0*2))
#define	M_NETPAT_BLK0_OFFSET	(0x0*2)
#define	M_NETPAT_BLK1	(M_NETPAT_BLK+(0x4a*2))
#define	M_NETPAT_BLK1_OFFSET	(0x4a*2)
#define	M_NETPAT_BLK2	(M_NETPAT_BLK+(0x94*2))
#define	M_NETPAT_BLK2_OFFSET	(0x94*2)
#define	M_NETPAT_BLK3	(M_NETPAT_BLK+(0xde*2))
#define	M_NETPAT_BLK3_OFFSET	(0xde*2)
#define	M_RXFRM_SRA0	(M_SMACADDR_BLK+(0x0*2))
#define	M_RXFRM_SRA0_OFFSET	(0x0*2)
#define	M_RXFRM_SRA1	(M_SMACADDR_BLK+(0x1*2))
#define	M_RXFRM_SRA1_OFFSET	(0x1*2)
#define	M_RXFRM_SRA2	(M_SMACADDR_BLK+(0x2*2))
#define	M_RXFRM_SRA2_OFFSET	(0x2*2)
#define	M_RXFRM_RA0	(M_SMACADDR_BLK+(0x3*2))
#define	M_RXFRM_RA0_OFFSET	(0x3*2)
#define	M_RXFRM_RA1	(M_SMACADDR_BLK+(0x4*2))
#define	M_RXFRM_RA1_OFFSET	(0x4*2)
#define	M_RXFRM_RA2	(M_SMACADDR_BLK+(0x5*2))
#define	M_RXFRM_RA2_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW0	(M_EAPOLMICKEY_BLK+(0x0*2))
#define	M_EAPOLKEY_MICW0_OFFSET	(0x0*2)
#define	M_EAPOLKEY_MICW1	(M_EAPOLMICKEY_BLK+(0x1*2))
#define	M_EAPOLKEY_MICW1_OFFSET	(0x1*2)
#define	M_EAPOLKEY_MICW2	(M_EAPOLMICKEY_BLK+(0x2*2))
#define	M_EAPOLKEY_MICW2_OFFSET	(0x2*2)
#define	M_EAPOLKEY_MICW3	(M_EAPOLMICKEY_BLK+(0x3*2))
#define	M_EAPOLKEY_MICW3_OFFSET	(0x3*2)
#define	M_EAPOLKEY_MICW4	(M_EAPOLMICKEY_BLK+(0x4*2))
#define	M_EAPOLKEY_MICW4_OFFSET	(0x4*2)
#define	M_EAPOLKEY_MICW5	(M_EAPOLMICKEY_BLK+(0x5*2))
#define	M_EAPOLKEY_MICW5_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW6	(M_EAPOLMICKEY_BLK+(0x6*2))
#define	M_EAPOLKEY_MICW6_OFFSET	(0x6*2)
#define	M_EAPOLKEY_MICW7	(M_EAPOLMICKEY_BLK+(0x7*2))
#define	M_EAPOLKEY_MICW7_OFFSET	(0x7*2)
#define	M_RXFRM_DA	(M_PREPAYLOAD_BLK+(0x0*2))
#define	M_RXFRM_DA_OFFSET	(0x0*2)
#define	M_RXFRM_SA	(M_PREPAYLOAD_BLK+(0x3*2))
#define	M_RXFRM_SA_OFFSET	(0x3*2)
#define	M_RXRRM_PRIORES	(M_PREPAYLOAD_BLK+(0x6*2))
#define	M_RXRRM_PRIORES_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDA0	(M_ABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_WORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_WORDA1	(M_ABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_WORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_WORDB0	(M_ABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_WORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_WORDB1	(M_ABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_WORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_WORDC0	(M_ABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_WORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_WORDC1	(M_ABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_WORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_WORDD0	(M_ABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_WORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDD1	(M_ABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_WORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_WORDE0	(M_ABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_WORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_WORDE1	(M_ABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_WORDE1_OFFSET	(0x9*2)
#define	M_ABCDBUF_INITWORDA0	(M_ABCDBUF_BLK+(0xa*2))
#define	M_ABCDBUF_INITWORDA0_OFFSET	(0xa*2)
#define	M_ABCDBUF_INITWORDA1	(M_ABCDBUF_BLK+(0xb*2))
#define	M_ABCDBUF_INITWORDA1_OFFSET	(0xb*2)
#define	M_ABCDBUF_INITWORDB0	(M_ABCDBUF_BLK+(0xc*2))
#define	M_ABCDBUF_INITWORDB0_OFFSET	(0xc*2)
#define	M_ABCDBUF_INITWORDB1	(M_ABCDBUF_BLK+(0xd*2))
#define	M_ABCDBUF_INITWORDB1_OFFSET	(0xd*2)
#define	M_ABCDBUF_INITWORDC0	(M_ABCDBUF_BLK+(0xe*2))
#define	M_ABCDBUF_INITWORDC0_OFFSET	(0xe*2)
#define	M_ABCDBUF_INITWORDC1	(M_ABCDBUF_BLK+(0xf*2))
#define	M_ABCDBUF_INITWORDC1_OFFSET	(0xf*2)
#define	M_ABCDBUF_INITWORDD0	(M_ABCDBUF_BLK+(0x10*2))
#define	M_ABCDBUF_INITWORDD0_OFFSET	(0x10*2)
#define	M_ABCDBUF_INITWORDD1	(M_ABCDBUF_BLK+(0x11*2))
#define	M_ABCDBUF_INITWORDD1_OFFSET	(0x11*2)
#define	M_ABCDBUF_INITWORDE0	(M_ABCDBUF_BLK+(0x12*2))
#define	M_ABCDBUF_INITWORDE0_OFFSET	(0x12*2)
#define	M_ABCDBUF_INITWORDE1	(M_ABCDBUF_BLK+(0x13*2))
#define	M_ABCDBUF_INITWORDE1_OFFSET	(0x13*2)
#define	M_ABCDBUF_LWORDA0	(M_LASTABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_LWORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_LWORDA1	(M_LASTABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_LWORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_LWORDB0	(M_LASTABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_LWORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_LWORDB1	(M_LASTABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_LWORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_LWORDC0	(M_LASTABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_LWORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_LWORDC1	(M_LASTABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_LWORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_LWORDD0	(M_LASTABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_LWORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_LWORDD1	(M_LASTABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_LWORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_LWORDE0	(M_LASTABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_LWORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_LWORDE1	(M_LASTABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_LWORDE1_OFFSET	(0x9*2)
#define	M_SHA1_W0L	(M_SINETABLE_BLK+(0x0*2))
#define	M_SHA1_W0L_OFFSET	(0x0*2)
#define	M_SHA1_W0R	(M_SINETABLE_BLK+(0x1*2))
#define	M_SHA1_W0R_OFFSET	(0x1*2)
#define	M_SHA1_W1L	(M_SINETABLE_BLK+(0x2*2))
#define	M_SHA1_W1L_OFFSET	(0x2*2)
#define	M_SHA1_W1R	(M_SINETABLE_BLK+(0x3*2))
#define	M_SHA1_W1R_OFFSET	(0x3*2)
#define	M_SHA1_W2L	(M_SINETABLE_BLK+(0x4*2))
#define	M_SHA1_W2L_OFFSET	(0x4*2)
#define	M_SHA1_W2R	(M_SINETABLE_BLK+(0x5*2))
#define	M_SHA1_W2R_OFFSET	(0x5*2)
#define	M_SHA1_W3L	(M_SINETABLE_BLK+(0x6*2))
#define	M_SHA1_W3L_OFFSET	(0x6*2)
#define	M_SHA1_W3R	(M_SINETABLE_BLK+(0x7*2))
#define	M_SHA1_W3R_OFFSET	(0x7*2)
#define	M_SHA1_W4L	(M_SINETABLE_BLK+(0x8*2))
#define	M_SHA1_W4L_OFFSET	(0x8*2)
#define	M_SHA1_W4R	(M_SINETABLE_BLK+(0x9*2))
#define	M_SHA1_W4R_OFFSET	(0x9*2)
#define	M_SHA1_W5L	(M_SINETABLE_BLK+(0xa*2))
#define	M_SHA1_W5L_OFFSET	(0xa*2)
#define	M_SHA1_W5R	(M_SINETABLE_BLK+(0xb*2))
#define	M_SHA1_W5R_OFFSET	(0xb*2)
#define	M_SHA1_W6L	(M_SINETABLE_BLK+(0xc*2))
#define	M_SHA1_W6L_OFFSET	(0xc*2)
#define	M_SHA1_W6R	(M_SINETABLE_BLK+(0xd*2))
#define	M_SHA1_W6R_OFFSET	(0xd*2)
#define	M_SHA1_W7L	(M_SINETABLE_BLK+(0xe*2))
#define	M_SHA1_W7L_OFFSET	(0xe*2)
#define	M_SHA1_W7R	(M_SINETABLE_BLK+(0xf*2))
#define	M_SHA1_W7R_OFFSET	(0xf*2)
#define	M_SHA1_W8L	(M_SINETABLE_BLK+(0x10*2))
#define	M_SHA1_W8L_OFFSET	(0x10*2)
#define	M_SHA1_W8R	(M_SINETABLE_BLK+(0x11*2))
#define	M_SHA1_W8R_OFFSET	(0x11*2)
#define	M_SHA1_W9L	(M_SINETABLE_BLK+(0x12*2))
#define	M_SHA1_W9L_OFFSET	(0x12*2)
#define	M_SHA1_W9R	(M_SINETABLE_BLK+(0x13*2))
#define	M_SHA1_W9R_OFFSET	(0x13*2)
#define	M_SHA1_W10L	(M_SINETABLE_BLK+(0x14*2))
#define	M_SHA1_W10L_OFFSET	(0x14*2)
#define	M_SHA1_W10R	(M_SINETABLE_BLK+(0x15*2))
#define	M_SHA1_W10R_OFFSET	(0x15*2)
#define	M_SHA1_W11L	(M_SINETABLE_BLK+(0x16*2))
#define	M_SHA1_W11L_OFFSET	(0x16*2)
#define	M_SHA1_W11R	(M_SINETABLE_BLK+(0x17*2))
#define	M_SHA1_W11R_OFFSET	(0x17*2)
#define	M_SHA1_W12L	(M_SINETABLE_BLK+(0x18*2))
#define	M_SHA1_W12L_OFFSET	(0x18*2)
#define	M_SHA1_W12R	(M_SINETABLE_BLK+(0x19*2))
#define	M_SHA1_W12R_OFFSET	(0x19*2)
#define	M_SHA1_W13L	(M_SINETABLE_BLK+(0x1a*2))
#define	M_SHA1_W13L_OFFSET	(0x1a*2)
#define	M_SHA1_W13R	(M_SINETABLE_BLK+(0x1b*2))
#define	M_SHA1_W13R_OFFSET	(0x1b*2)
#define	M_SHA1_W14L	(M_SINETABLE_BLK+(0x1c*2))
#define	M_SHA1_W14L_OFFSET	(0x1c*2)
#define	M_SHA1_W14R	(M_SINETABLE_BLK+(0x1d*2))
#define	M_SHA1_W14R_OFFSET	(0x1d*2)
#define	M_SHA1_W15L	(M_SINETABLE_BLK+(0x1e*2))
#define	M_SHA1_W15L_OFFSET	(0x1e*2)
#define	M_SHA1_W15R	(M_SINETABLE_BLK+(0x1f*2))
#define	M_SHA1_W15R_OFFSET	(0x1f*2)
#define	M_DEBUG1	(M_WOWLTCLFLAG_BLK+(0x0*2))
#define	M_DEBUG1_OFFSET	(0x0*2)
#define	M_DEBUG	(M_WOWLTCLFLAG_BLK+(0x1*2))
#define	M_DEBUG_OFFSET	(0x1*2)
#define	M_DEBUG2	(M_WOWLTCLFLAG_BLK+(0x2*2))
#define	M_DEBUG2_OFFSET	(0x2*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_OFFSET	(0x4*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x38*2))
#define	M_TXFRM_OFFSET	(0x38*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_BFM_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_ARPRESP_BYTESZ	(M_WOWL_OFFLOADCFG_BASE+(0x0*2))
#define	M_ARPRESP_BYTESZ_OFFSET	(0x0*2)
#define	M_NA_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x1*2))
#define	M_NA_BYTESZ_0_OFFSET	(0x1*2)
#define	M_NA_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x2*2))
#define	M_NA_BYTESZ_1_OFFSET	(0x2*2)
#define	M_KEEPALIVE_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x3*2))
#define	M_KEEPALIVE_BYTESZ_0_OFFSET	(0x3*2)
#define	M_KEEPALIVE_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x4*2))
#define	M_KEEPALIVE_BYTESZ_1_OFFSET	(0x4*2)
#define	M_NPAT_ARPIDX	(M_WOWL_OFFLOADCFG_BASE+(0x5*2))
#define	M_NPAT_ARPIDX_OFFSET	(0x5*2)
#define	M_NPAT_NS0IDX	(M_WOWL_OFFLOADCFG_BASE+(0x6*2))
#define	M_NPAT_NS0IDX_OFFSET	(0x6*2)
#define	M_NPAT_NS1IDX	(M_WOWL_OFFLOADCFG_BASE+(0x7*2))
#define	M_NPAT_NS1IDX_OFFSET	(0x7*2)
#define	M_EXTWAKEPATTERN_0	(M_WOWL_OFFLOADCFG_BASE+(0x8*2))
#define	M_EXTWAKEPATTERN_0_OFFSET	(0x8*2)
#define	M_EXTWAKEPATTERN_1	(M_WOWL_OFFLOADCFG_BASE+(0x9*2))
#define	M_EXTWAKEPATTERN_1_OFFSET	(0x9*2)
#define	M_EXTWAKEPATTERN_2	(M_WOWL_OFFLOADCFG_BASE+(0xa*2))
#define	M_EXTWAKEPATTERN_2_OFFSET	(0xa*2)
#define	M_EXTWAKEPATTERN_U0	(M_WOWL_OFFLOADCFG_BASE+(0xb*2))
#define	M_EXTWAKEPATTERN_U0_OFFSET	(0xb*2)
#define	M_EXTWAKEPATTERN_U1	(M_WOWL_OFFLOADCFG_BASE+(0xc*2))
#define	M_EXTWAKEPATTERN_U1_OFFSET	(0xc*2)
#define	M_EXTWAKEPATTERN_U2	(M_WOWL_OFFLOADCFG_BASE+(0xd*2))
#define	M_EXTWAKEPATTERN_U2_OFFSET	(0xd*2)
#define	M_EXTWAKEPATTERN_U3	(M_WOWL_OFFLOADCFG_BASE+(0xe*2))
#define	M_EXTWAKEPATTERN_U3_OFFSET	(0xe*2)
#define	M_KEEPALIVE_INTVL_0	(M_WOWL_OFFLOADCFG_BASE+(0xf*2))
#define	M_KEEPALIVE_INTVL_0_OFFSET	(0xf*2)
#define	M_KEEPALIVE_INTVL_1	(M_WOWL_OFFLOADCFG_BASE+(0x10*2))
#define	M_KEEPALIVE_INTVL_1_OFFSET	(0x10*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_TXCRSWAR_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_TXCRSWAR_CNT_OFFSET	(0xb*2)
#define	M_PHYREG_WRSSI	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_PHYREG_WRSSI_OFFSET	(0x0*2)
#define	M_WRSSI_THR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_WRSSI_THR_OFFSET	(0x1*2)
#define	M_HIRSSI_FLAG	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_HIRSSI_FLAG_OFFSET	(0x2*2)
#define	M_HIRSSI_THR	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HIRSSI_THR_OFFSET	(0x3*2)
#define	M_RSVD	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_RSVD_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_WAKEPULSE_TWI	(M_WAKEPULSE_DURN_BLK+(0x0*2))
#define	M_WAKEPULSE_TWI_OFFSET	(0x0*2)
#define	M_WAKEPULSE_TIR	(M_WAKEPULSE_DURN_BLK+(0x1*2))
#define	M_WAKEPULSE_TIR_OFFSET	(0x1*2)
#define	M_WAKEPULSE_TRL	(M_WAKEPULSE_DURN_BLK+(0x2*2))
#define	M_WAKEPULSE_TRL_OFFSET	(0x2*2)
#define	M_WAKEPULSE_TRH	(M_WAKEPULSE_DURN_BLK+(0x3*2))
#define	M_WAKEPULSE_TRH_OFFSET	(0x3*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0xf*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0xf*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x0*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x0*2)
#define	M_PHY_SAMPLECMD	(0xcda*2)
#define	M_RXENSTAT_FLAG	(M_RXENSTAT_BLK+(0x0*2))
#define	M_RXENSTAT_FLAG_OFFSET	(0x0*2)
#define	M_RXENSTAT_NOSEC	(M_RXENSTAT_BLK+(0x1*2))
#define	M_RXENSTAT_NOSEC_OFFSET	(0x1*2)
#define	M_RXENSTAT_WEP	(M_RXENSTAT_BLK+(0x2*2))
#define	M_RXENSTAT_WEP_OFFSET	(0x2*2)
#define	M_RXENSTAT_TKIP	(M_RXENSTAT_BLK+(0x3*2))
#define	M_RXENSTAT_TKIP_OFFSET	(0x3*2)
#define	M_RXENSTAT_WEP128	(M_RXENSTAT_BLK+(0x4*2))
#define	M_RXENSTAT_WEP128_OFFSET	(0x4*2)
#define	M_RXENSTAT_RSVD	(M_RXENSTAT_BLK+(0x5*2))
#define	M_RXENSTAT_RSVD_OFFSET	(0x5*2)
#define	M_RXENSTAT_AES	(M_RXENSTAT_BLK+(0x6*2))
#define	M_RXENSTAT_AES_OFFSET	(0x6*2)
#define	M_RXENSTAT_GCM	(M_RXENSTAT_BLK+(0x7*2))
#define	M_RXENSTAT_GCM_OFFSET	(0x7*2)
#define	M_RXENSTAT_WAPI	(M_RXENSTAT_BLK+(0x8*2))
#define	M_RXENSTAT_WAPI_OFFSET	(0x8*2)
#define	M_MBURST_REMDUR	(0xcdb*2)
#endif /* (D11_REV == 42) */
#if (D11_REV == 43)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	35
#define	M_COREMASK_BLK	(0x1b0*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_SECKINDXALGO_BLK	(0x1b6*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_TXFRM_PLCP	(0x1fa*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RSVD_BLK	(0x200*2)
#define	M_RSVD_BLK_SIZE	60
#define	M_EAPOLMICKEY_BLK	(0x23c*2)
#define	M_EAPOLMICKEY_BLK_SIZE	8
#define	M_ARC4_KEY	(0x244*2)
#define	M_ARC4_KEY_SIZE	16
#define	M_SMACADDR_BLK	(0x254*2)
#define	M_SMACADDR_BLK_SIZE	6
#define	M_NETPAT_NUM	(0x1af*2)
#define	M_NETPAT_BLK	(0x25a*2)
#define	M_NETPAT_BLK_SIZE	296
#define	M_KEYRC_LAST	(0x382*2)
#define	M_KEYRC_LAST_SIZE	4
#define	M_CTX_GTKMSG2	(0x386*2)
#define	M_CTX_GTKMSG2_SIZE	21
#define	M_SINETABLE_BLK	(0x39c*2)
#define	M_SINETABLE_BLK_SIZE	128
#define	M_PRQFIFO	(0x41c*2)
#define	M_PRQFIFO_SIZE	60
#define	M_TXFRMPLCP_HDR	(0x458*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_EPA_DELAY	(0x39b*2)
#define	M_REPLCNT_BLK	(0x46c*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_PSM2HOST_STATS_EXT	(0x470*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	16
#define	M_WAKEPULSE_DURN_BLK	(0x480*2)
#define	M_WAKEPULSE_DURN_BLK_SIZE	4
#define	M_TSCPN_BLK	(0x484*2)
#define	M_TSCPN_BLK_SIZE	240
#define	M_RATE_TABLE_A	(0x574*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x5c4*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x5fc*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x61a*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_SECRXKEYS_BLK	(0x622*2)
#define	M_SECRXKEYS_BLK_SIZE	40
#define	M_TKMICKEYS_BLK	(0x64a*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_TKIP_WEPSEED	(0x6aa*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_CTX_BLKS	(0x6b4*2)
#define	M_CTX_BLKS_SIZE	32
#define	M_CRX_BLK	(0x6d4*2)
#define	M_CRX_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x6e4*2)
#define	M_RXFRM_BLK_SIZE	768
#define	M_TXFRM_HDR	(0x9e4*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_TPL_DTIM	(0x6b2*2)
#define	M_TPL_DTIM_SIZE	2
#define	M_BA_BITMAP	(0xa9a*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_MBS_LGCYPRS_LEN_BLK	(0xa9e*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_ANT2x3GPIO_BLK	(0xaae*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_USEQ_PWRUP_BLK	(0xab0*2)
#define	M_USEQ_PWRUP_BLK_SIZE	120
#define	M_USEQ_PWRDN_BLK	(0xb28*2)
#define	M_USEQ_PWRDN_BLK_SIZE	80
#define	M_TXERRADDR_BLK	(0xb78*2)
#define	M_TXERRADDR_BLK_SIZE	4
#define	M_AMT_INFO_BLK	(0xb7c*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SLOWTIMER_L	(0xbbc*2)
#define	M_SLOWTIMER_H	(0xbbd*2)
#define	M_RSP_FRMTYPE	(0xbbe*2)
#define	M_PRSRETX_CNT	(0xbbf*2)
#define	M_ALT_CTX	(0xbc0*2)
#define	M_ALT_TXFINDX	(0xbc1*2)
#define	M_IVLOC	(0xbc2*2)
#define	M_JSSI_TSTAMP	(0xbc3*2)
#define	M_TXCRSEND_TSTAMP	(0xbc4*2)
#define	M_CCA_TSF0	(0xbc5*2)
#define	M_CCA_TSF1	(0xbc6*2)
#define	M_TXPWR_RTADJ	(0xbc7*2)
#define	M_GOOD_RXANT	(0xbc8*2)
#define	M_CUR_RXF_INDEX	(0xbc9*2)
#define	M_BYTES_LEFT	(0xbca*2)
#define	M_FRM_SOFAR	(0xbcb*2)
#define	M_MM_XTRADUR	(0xbcc*2)
#define	M_HANGTM	(0xbcd*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0xbce*2)
#define	M_NUMMPDU	(0xbcf*2)
#define	M_CURR_ANTPAT	(0xbd0*2)
#define	M_TSFTMRVALTMP_WD3	(0xbd1*2)
#define	M_TSFTMRVALTMP_WD2	(0xbd2*2)
#define	M_TSFTMRVALTMP_WD1	(0xbd3*2)
#define	M_TSFTMRVALTMP_WD0	(0xbd4*2)
#define	M_LBCN_CNT	(0xbd5*2)
#define	M_MPDUNUM_LEFT	(0xbd6*2)
#define	M_SLEEP_TIME_L	(0xbd7*2)
#define	M_SLEEP_TIME_ML	(0xbd8*2)
#define	M_WOWL_LASTBCN_L	(0xbd9*2)
#define	M_WOWL_LASTBCN_ML	(0xbda*2)
#define	M_BCN_TSF_L	(0xbdb*2)
#define	M_BCN_TSF_ML	(0xbdc*2)
#define	M_BCN_TSF_MU	(0xbdd*2)
#define	M_BCN_TSF_H	(0xbde*2)
#define	M_WOWL_LASTWORD	(0xbdf*2)
#define	M_FWMATCH	(0xbe0*2)
#define	M_MD5_XWORD0	(0xbe1*2)
#define	M_MD5_XWORD1	(0xbe2*2)
#define	M_MD5_YWORD0	(0xbe3*2)
#define	M_MD5_YWORD1	(0xbe4*2)
#define	M_MD5_ZWORD0	(0xbe5*2)
#define	M_MD5_ZWORD1	(0xbe6*2)
#define	M_WOWL_MSGLEN	(0xbe7*2)
#define	M_RESMSGLEN	(0xbe8*2)
#define	M_L0_BUFFER	(0xbe9*2)
#define	M_L1_BUFFER	(0xbea*2)
#define	M_R0_BUFFER	(0xbeb*2)
#define	M_R1_BUFFER	(0xbec*2)
#define	M_WOWLTCLFLAG_BLK	(0xbf0*2)
#define	M_WOWLTCLFLAG_BLK_SIZE	3
#define	M_RXANTPAT_BLK	(0xbed*2)
#define	M_PREPAYLOAD_BLK	(0xbf4*2)
#define	M_PREPAYLOAD_BLK_SIZE	8
#define	M_TKIP_POSTPAYLOAD_BLK	(0xbfc*2)
#define	M_TKIP_POSTPAYLOAD_BLK_SIZE	4
#define	M_ABCDBUF_BLK	(0xc00*2)
#define	M_ABCDBUF_BLK_SIZE	20
#define	M_SIPARAMS_BLK	(0xc14*2)
#define	M_SIPARAMS_BLK_SIZE	64
#define	M_WOWL_OFFLOADCFG_BASE	(0xc54*2)
#define	M_WOWL_OFFLOADCFG_BASE_SIZE	18
#define	M_ARPOFFLOAD_CACHE	(0xc66*2)
#define	M_ARPOFFLOAD_CACHE_SIZE	12
#define	M_PHY_ANTDIV_REG	(0xbee*2)
#define	M_PHY_ANTDIV_MASK	(0xbef*2)
#define	M_PHY_EXTLNA_OVR	(0xbf3*2)
#define	M_PHY_PLCPRX_DURATION	(0xc72*2)
#define	M_CTS_STRT_TIME	(0xc73*2)
#define	M_HANGTM_H	(0xc74*2)
#define	M_CRSHRXFRMHRST_CNT	(0xc75*2)
#define	M_WAPI_MICKEYS_BLK	(0xc76*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_RXENSTAT_BLK	(0xcb6*2)
#define	M_RXENSTAT_BLK_SIZE	10
#define	M_RXCNT	(0xcc0*2)
#define	M_WOWL_TXBITMAP	(0xcc1*2)
#define	M_WOWL_CURRTX	(0xcc2*2)
#define	M_WOWL_CURRTXLEN	(0xcc3*2)
#define	M_WOWL_CURRTXADDR	(0xcc4*2)
#define	M_WOWL_OFFLOAD_TXCTR	(0xcc5*2)
#define	M_WOWL_MICOFFSET	(0xcc6*2)
#define	M_KEEPALIVE_CURRCTR_0	(0xcc7*2)
#define	M_KEEPALIVE_CURRCTR_1	(0xcc8*2)
#define	M_NA_CKSUM_L	(0xcc9*2)
#define	M_GTK_KDVER	(0xcca*2)
#define	M_LNA_STATE	(0xccb*2)
#define	M_LASTTX_TSF	(0xccc*2)
#define	M_TKIP_TMP_TTAK	(M_CTX_BLKS+(0x0*2))
#define	M_TKIP_TMP_TTAK_OFFSET	(0x0*2)
#define	M_TXFRM_BLK	(M_RXFRM_BLK+(0x80*2))
#define	M_TXFRM_BLK_OFFSET	(0x80*2)
#define	M_IPADOPAD_BLK	(M_RXFRM_BLK+(0x100*2))
#define	M_IPADOPAD_BLK_OFFSET	(0x100*2)
#define	M_POSTPAYLOAD_BLK	(M_RXFRM_BLK+(0x120*2))
#define	M_POSTPAYLOAD_BLK_OFFSET	(0x120*2)
#define	M_LASTABCDBUF_BLK	(M_RXFRM_BLK+(0x160*2))
#define	M_LASTABCDBUF_BLK_OFFSET	(0x160*2)
#define	M_ABCDBUF_SMLA0	(M_RXFRM_BLK+(0x16a*2))
#define	M_ABCDBUF_SMLA0_OFFSET	(0x16a*2)
#define	M_ABCDBUF_SMLA1	(M_RXFRM_BLK+(0x16b*2))
#define	M_ABCDBUF_SMLA1_OFFSET	(0x16b*2)
#define	M_ABCDBUF_SMLB0	(M_RXFRM_BLK+(0x16c*2))
#define	M_ABCDBUF_SMLB0_OFFSET	(0x16c*2)
#define	M_ABCDBUF_SMLB1	(M_RXFRM_BLK+(0x16d*2))
#define	M_ABCDBUF_SMLB1_OFFSET	(0x16d*2)
#define	M_ARC4_SBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_ARC4_SBOX_OFFSET	(0x180*2)
#define	M_AES_INVSBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_AES_INVSBOX_OFFSET	(0x180*2)
#define	M_AES_KEYW	(M_RXFRM_BLK+(0x200*2))
#define	M_AES_KEYW_OFFSET	(0x200*2)
#define	M_EAPOLKEY_KEYDATA	(M_RXFRM_BLK+(0x258*2))
#define	M_EAPOLKEY_KEYDATA_OFFSET	(0x258*2)
#define	M_AES_B	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_B_OFFSET	(0x26c*2)
#define	M_AES_A	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_A_OFFSET	(0x26c*2)
#define	M_AES_TMPSTATE	(M_RXFRM_BLK+(0x276*2))
#define	M_AES_TMPSTATE_OFFSET	(0x276*2)
#define	M_AES_TMP0	(M_RXFRM_BLK+(0x286*2))
#define	M_AES_TMP0_OFFSET	(0x286*2)
#define	M_AES_TMP1	(M_RXFRM_BLK+(0x287*2))
#define	M_AES_TMP1_OFFSET	(0x287*2)
#define	M_AES_TMP2	(M_RXFRM_BLK+(0x288*2))
#define	M_AES_TMP2_OFFSET	(0x288*2)
#define	M_KEYUNWRAP_DONE	(M_RXFRM_BLK+(0x28a*2))
#define	M_KEYUNWRAP_DONE_OFFSET	(0x28a*2)
#define	M_PWR_UD_BLK	(0xccd*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_TSF_ACTV_L	(0xcd7*2)
#define	M_TSF_ACTV_H	(0xcd8*2)
#define	M_SAVERESTORE_4335_BLK	(0xcda*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_KEY_INDX	(0xcd9*2)
#define	M_AVAILABLE17	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_AVAILABLE17_OFFSET	(0x11*2)
#define	M_AVAILABLE18	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_AVAILABLE18_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AVAILABLE23	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AVAILABLE23_OFFSET	(0x17*2)
#define	M_AVAILABLE24	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_AVAILABLE24_OFFSET	(0x18*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2a*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKINDX_PTR_OFFSET	(0x2b*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x2c*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x2c*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_AVAILABLE1	(M_PSM_SOFT_REGS+(0x3e*2))
#define	M_AVAILABLE1_OFFSET	(0x3e*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_WOWL_OFFLOADCFG_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_WOWL_OFFLOADCFG_PTR_OFFSET	(0x4f*2)
#define	M_TXBCN_DUR	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_TXBCN_DUR_OFFSET	(0x55*2)
#define	M_WOWL_GPIOSEL	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_WOWL_GPIOSEL_OFFSET	(0x58*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_PSP_PCTLWD	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_PSP_PCTLWD_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_PSP_PCTL1WD	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_PSP_PCTL1WD_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_PREWDS_CNT	(M_PSM2HOST_STATS+(0x36*2))
#define	M_PREWDS_CNT_OFFSET	(0x36*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_KEK	(M_ARC4_KEY+(0x8*2))
#define	M_KEK_OFFSET	(0x8*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_NETPAT_BLK0	(M_NETPAT_BLK+(0x0*2))
#define	M_NETPAT_BLK0_OFFSET	(0x0*2)
#define	M_NETPAT_BLK1	(M_NETPAT_BLK+(0x4a*2))
#define	M_NETPAT_BLK1_OFFSET	(0x4a*2)
#define	M_NETPAT_BLK2	(M_NETPAT_BLK+(0x94*2))
#define	M_NETPAT_BLK2_OFFSET	(0x94*2)
#define	M_NETPAT_BLK3	(M_NETPAT_BLK+(0xde*2))
#define	M_NETPAT_BLK3_OFFSET	(0xde*2)
#define	M_RXFRM_SRA0	(M_SMACADDR_BLK+(0x0*2))
#define	M_RXFRM_SRA0_OFFSET	(0x0*2)
#define	M_RXFRM_SRA1	(M_SMACADDR_BLK+(0x1*2))
#define	M_RXFRM_SRA1_OFFSET	(0x1*2)
#define	M_RXFRM_SRA2	(M_SMACADDR_BLK+(0x2*2))
#define	M_RXFRM_SRA2_OFFSET	(0x2*2)
#define	M_RXFRM_RA0	(M_SMACADDR_BLK+(0x3*2))
#define	M_RXFRM_RA0_OFFSET	(0x3*2)
#define	M_RXFRM_RA1	(M_SMACADDR_BLK+(0x4*2))
#define	M_RXFRM_RA1_OFFSET	(0x4*2)
#define	M_RXFRM_RA2	(M_SMACADDR_BLK+(0x5*2))
#define	M_RXFRM_RA2_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW0	(M_EAPOLMICKEY_BLK+(0x0*2))
#define	M_EAPOLKEY_MICW0_OFFSET	(0x0*2)
#define	M_EAPOLKEY_MICW1	(M_EAPOLMICKEY_BLK+(0x1*2))
#define	M_EAPOLKEY_MICW1_OFFSET	(0x1*2)
#define	M_EAPOLKEY_MICW2	(M_EAPOLMICKEY_BLK+(0x2*2))
#define	M_EAPOLKEY_MICW2_OFFSET	(0x2*2)
#define	M_EAPOLKEY_MICW3	(M_EAPOLMICKEY_BLK+(0x3*2))
#define	M_EAPOLKEY_MICW3_OFFSET	(0x3*2)
#define	M_EAPOLKEY_MICW4	(M_EAPOLMICKEY_BLK+(0x4*2))
#define	M_EAPOLKEY_MICW4_OFFSET	(0x4*2)
#define	M_EAPOLKEY_MICW5	(M_EAPOLMICKEY_BLK+(0x5*2))
#define	M_EAPOLKEY_MICW5_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW6	(M_EAPOLMICKEY_BLK+(0x6*2))
#define	M_EAPOLKEY_MICW6_OFFSET	(0x6*2)
#define	M_EAPOLKEY_MICW7	(M_EAPOLMICKEY_BLK+(0x7*2))
#define	M_EAPOLKEY_MICW7_OFFSET	(0x7*2)
#define	M_RXFRM_DA	(M_PREPAYLOAD_BLK+(0x0*2))
#define	M_RXFRM_DA_OFFSET	(0x0*2)
#define	M_RXFRM_SA	(M_PREPAYLOAD_BLK+(0x3*2))
#define	M_RXFRM_SA_OFFSET	(0x3*2)
#define	M_RXRRM_PRIORES	(M_PREPAYLOAD_BLK+(0x6*2))
#define	M_RXRRM_PRIORES_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDA0	(M_ABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_WORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_WORDA1	(M_ABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_WORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_WORDB0	(M_ABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_WORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_WORDB1	(M_ABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_WORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_WORDC0	(M_ABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_WORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_WORDC1	(M_ABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_WORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_WORDD0	(M_ABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_WORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDD1	(M_ABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_WORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_WORDE0	(M_ABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_WORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_WORDE1	(M_ABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_WORDE1_OFFSET	(0x9*2)
#define	M_ABCDBUF_INITWORDA0	(M_ABCDBUF_BLK+(0xa*2))
#define	M_ABCDBUF_INITWORDA0_OFFSET	(0xa*2)
#define	M_ABCDBUF_INITWORDA1	(M_ABCDBUF_BLK+(0xb*2))
#define	M_ABCDBUF_INITWORDA1_OFFSET	(0xb*2)
#define	M_ABCDBUF_INITWORDB0	(M_ABCDBUF_BLK+(0xc*2))
#define	M_ABCDBUF_INITWORDB0_OFFSET	(0xc*2)
#define	M_ABCDBUF_INITWORDB1	(M_ABCDBUF_BLK+(0xd*2))
#define	M_ABCDBUF_INITWORDB1_OFFSET	(0xd*2)
#define	M_ABCDBUF_INITWORDC0	(M_ABCDBUF_BLK+(0xe*2))
#define	M_ABCDBUF_INITWORDC0_OFFSET	(0xe*2)
#define	M_ABCDBUF_INITWORDC1	(M_ABCDBUF_BLK+(0xf*2))
#define	M_ABCDBUF_INITWORDC1_OFFSET	(0xf*2)
#define	M_ABCDBUF_INITWORDD0	(M_ABCDBUF_BLK+(0x10*2))
#define	M_ABCDBUF_INITWORDD0_OFFSET	(0x10*2)
#define	M_ABCDBUF_INITWORDD1	(M_ABCDBUF_BLK+(0x11*2))
#define	M_ABCDBUF_INITWORDD1_OFFSET	(0x11*2)
#define	M_ABCDBUF_INITWORDE0	(M_ABCDBUF_BLK+(0x12*2))
#define	M_ABCDBUF_INITWORDE0_OFFSET	(0x12*2)
#define	M_ABCDBUF_INITWORDE1	(M_ABCDBUF_BLK+(0x13*2))
#define	M_ABCDBUF_INITWORDE1_OFFSET	(0x13*2)
#define	M_ABCDBUF_LWORDA0	(M_LASTABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_LWORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_LWORDA1	(M_LASTABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_LWORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_LWORDB0	(M_LASTABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_LWORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_LWORDB1	(M_LASTABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_LWORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_LWORDC0	(M_LASTABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_LWORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_LWORDC1	(M_LASTABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_LWORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_LWORDD0	(M_LASTABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_LWORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_LWORDD1	(M_LASTABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_LWORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_LWORDE0	(M_LASTABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_LWORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_LWORDE1	(M_LASTABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_LWORDE1_OFFSET	(0x9*2)
#define	M_SHA1_W0L	(M_SINETABLE_BLK+(0x0*2))
#define	M_SHA1_W0L_OFFSET	(0x0*2)
#define	M_SHA1_W0R	(M_SINETABLE_BLK+(0x1*2))
#define	M_SHA1_W0R_OFFSET	(0x1*2)
#define	M_SHA1_W1L	(M_SINETABLE_BLK+(0x2*2))
#define	M_SHA1_W1L_OFFSET	(0x2*2)
#define	M_SHA1_W1R	(M_SINETABLE_BLK+(0x3*2))
#define	M_SHA1_W1R_OFFSET	(0x3*2)
#define	M_SHA1_W2L	(M_SINETABLE_BLK+(0x4*2))
#define	M_SHA1_W2L_OFFSET	(0x4*2)
#define	M_SHA1_W2R	(M_SINETABLE_BLK+(0x5*2))
#define	M_SHA1_W2R_OFFSET	(0x5*2)
#define	M_SHA1_W3L	(M_SINETABLE_BLK+(0x6*2))
#define	M_SHA1_W3L_OFFSET	(0x6*2)
#define	M_SHA1_W3R	(M_SINETABLE_BLK+(0x7*2))
#define	M_SHA1_W3R_OFFSET	(0x7*2)
#define	M_SHA1_W4L	(M_SINETABLE_BLK+(0x8*2))
#define	M_SHA1_W4L_OFFSET	(0x8*2)
#define	M_SHA1_W4R	(M_SINETABLE_BLK+(0x9*2))
#define	M_SHA1_W4R_OFFSET	(0x9*2)
#define	M_SHA1_W5L	(M_SINETABLE_BLK+(0xa*2))
#define	M_SHA1_W5L_OFFSET	(0xa*2)
#define	M_SHA1_W5R	(M_SINETABLE_BLK+(0xb*2))
#define	M_SHA1_W5R_OFFSET	(0xb*2)
#define	M_SHA1_W6L	(M_SINETABLE_BLK+(0xc*2))
#define	M_SHA1_W6L_OFFSET	(0xc*2)
#define	M_SHA1_W6R	(M_SINETABLE_BLK+(0xd*2))
#define	M_SHA1_W6R_OFFSET	(0xd*2)
#define	M_SHA1_W7L	(M_SINETABLE_BLK+(0xe*2))
#define	M_SHA1_W7L_OFFSET	(0xe*2)
#define	M_SHA1_W7R	(M_SINETABLE_BLK+(0xf*2))
#define	M_SHA1_W7R_OFFSET	(0xf*2)
#define	M_SHA1_W8L	(M_SINETABLE_BLK+(0x10*2))
#define	M_SHA1_W8L_OFFSET	(0x10*2)
#define	M_SHA1_W8R	(M_SINETABLE_BLK+(0x11*2))
#define	M_SHA1_W8R_OFFSET	(0x11*2)
#define	M_SHA1_W9L	(M_SINETABLE_BLK+(0x12*2))
#define	M_SHA1_W9L_OFFSET	(0x12*2)
#define	M_SHA1_W9R	(M_SINETABLE_BLK+(0x13*2))
#define	M_SHA1_W9R_OFFSET	(0x13*2)
#define	M_SHA1_W10L	(M_SINETABLE_BLK+(0x14*2))
#define	M_SHA1_W10L_OFFSET	(0x14*2)
#define	M_SHA1_W10R	(M_SINETABLE_BLK+(0x15*2))
#define	M_SHA1_W10R_OFFSET	(0x15*2)
#define	M_SHA1_W11L	(M_SINETABLE_BLK+(0x16*2))
#define	M_SHA1_W11L_OFFSET	(0x16*2)
#define	M_SHA1_W11R	(M_SINETABLE_BLK+(0x17*2))
#define	M_SHA1_W11R_OFFSET	(0x17*2)
#define	M_SHA1_W12L	(M_SINETABLE_BLK+(0x18*2))
#define	M_SHA1_W12L_OFFSET	(0x18*2)
#define	M_SHA1_W12R	(M_SINETABLE_BLK+(0x19*2))
#define	M_SHA1_W12R_OFFSET	(0x19*2)
#define	M_SHA1_W13L	(M_SINETABLE_BLK+(0x1a*2))
#define	M_SHA1_W13L_OFFSET	(0x1a*2)
#define	M_SHA1_W13R	(M_SINETABLE_BLK+(0x1b*2))
#define	M_SHA1_W13R_OFFSET	(0x1b*2)
#define	M_SHA1_W14L	(M_SINETABLE_BLK+(0x1c*2))
#define	M_SHA1_W14L_OFFSET	(0x1c*2)
#define	M_SHA1_W14R	(M_SINETABLE_BLK+(0x1d*2))
#define	M_SHA1_W14R_OFFSET	(0x1d*2)
#define	M_SHA1_W15L	(M_SINETABLE_BLK+(0x1e*2))
#define	M_SHA1_W15L_OFFSET	(0x1e*2)
#define	M_SHA1_W15R	(M_SINETABLE_BLK+(0x1f*2))
#define	M_SHA1_W15R_OFFSET	(0x1f*2)
#define	M_DEBUG1	(M_WOWLTCLFLAG_BLK+(0x0*2))
#define	M_DEBUG1_OFFSET	(0x0*2)
#define	M_DEBUG	(M_WOWLTCLFLAG_BLK+(0x1*2))
#define	M_DEBUG_OFFSET	(0x1*2)
#define	M_DEBUG2	(M_WOWLTCLFLAG_BLK+(0x2*2))
#define	M_DEBUG2_OFFSET	(0x2*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_OFFSET	(0x4*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x38*2))
#define	M_TXFRM_OFFSET	(0x38*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_BFM_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_ARPRESP_BYTESZ	(M_WOWL_OFFLOADCFG_BASE+(0x0*2))
#define	M_ARPRESP_BYTESZ_OFFSET	(0x0*2)
#define	M_NA_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x1*2))
#define	M_NA_BYTESZ_0_OFFSET	(0x1*2)
#define	M_NA_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x2*2))
#define	M_NA_BYTESZ_1_OFFSET	(0x2*2)
#define	M_KEEPALIVE_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x3*2))
#define	M_KEEPALIVE_BYTESZ_0_OFFSET	(0x3*2)
#define	M_KEEPALIVE_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x4*2))
#define	M_KEEPALIVE_BYTESZ_1_OFFSET	(0x4*2)
#define	M_NPAT_ARPIDX	(M_WOWL_OFFLOADCFG_BASE+(0x5*2))
#define	M_NPAT_ARPIDX_OFFSET	(0x5*2)
#define	M_NPAT_NS0IDX	(M_WOWL_OFFLOADCFG_BASE+(0x6*2))
#define	M_NPAT_NS0IDX_OFFSET	(0x6*2)
#define	M_NPAT_NS1IDX	(M_WOWL_OFFLOADCFG_BASE+(0x7*2))
#define	M_NPAT_NS1IDX_OFFSET	(0x7*2)
#define	M_EXTWAKEPATTERN_0	(M_WOWL_OFFLOADCFG_BASE+(0x8*2))
#define	M_EXTWAKEPATTERN_0_OFFSET	(0x8*2)
#define	M_EXTWAKEPATTERN_1	(M_WOWL_OFFLOADCFG_BASE+(0x9*2))
#define	M_EXTWAKEPATTERN_1_OFFSET	(0x9*2)
#define	M_EXTWAKEPATTERN_2	(M_WOWL_OFFLOADCFG_BASE+(0xa*2))
#define	M_EXTWAKEPATTERN_2_OFFSET	(0xa*2)
#define	M_EXTWAKEPATTERN_U0	(M_WOWL_OFFLOADCFG_BASE+(0xb*2))
#define	M_EXTWAKEPATTERN_U0_OFFSET	(0xb*2)
#define	M_EXTWAKEPATTERN_U1	(M_WOWL_OFFLOADCFG_BASE+(0xc*2))
#define	M_EXTWAKEPATTERN_U1_OFFSET	(0xc*2)
#define	M_EXTWAKEPATTERN_U2	(M_WOWL_OFFLOADCFG_BASE+(0xd*2))
#define	M_EXTWAKEPATTERN_U2_OFFSET	(0xd*2)
#define	M_EXTWAKEPATTERN_U3	(M_WOWL_OFFLOADCFG_BASE+(0xe*2))
#define	M_EXTWAKEPATTERN_U3_OFFSET	(0xe*2)
#define	M_KEEPALIVE_INTVL_0	(M_WOWL_OFFLOADCFG_BASE+(0xf*2))
#define	M_KEEPALIVE_INTVL_0_OFFSET	(0xf*2)
#define	M_KEEPALIVE_INTVL_1	(M_WOWL_OFFLOADCFG_BASE+(0x10*2))
#define	M_KEEPALIVE_INTVL_1_OFFSET	(0x10*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PMU_L	(M_SAVERESTORE_4335_BLK+(0x2*2))
#define	M_PMU_L_OFFSET	(0x2*2)
#define	M_PMU_H	(M_SAVERESTORE_4335_BLK+(0x3*2))
#define	M_PMU_H_OFFSET	(0x3*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_TXCRSWAR_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_TXCRSWAR_CNT_OFFSET	(0xb*2)
#define	M_PHYREG_WRSSI	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_PHYREG_WRSSI_OFFSET	(0x0*2)
#define	M_WRSSI_THR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_WRSSI_THR_OFFSET	(0x1*2)
#define	M_HIRSSI_FLAG	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_HIRSSI_FLAG_OFFSET	(0x2*2)
#define	M_HIRSSI_THR	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HIRSSI_THR_OFFSET	(0x3*2)
#define	M_RSVD	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_RSVD_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_WAKEPULSE_TWI	(M_WAKEPULSE_DURN_BLK+(0x0*2))
#define	M_WAKEPULSE_TWI_OFFSET	(0x0*2)
#define	M_WAKEPULSE_TIR	(M_WAKEPULSE_DURN_BLK+(0x1*2))
#define	M_WAKEPULSE_TIR_OFFSET	(0x1*2)
#define	M_WAKEPULSE_TRL	(M_WAKEPULSE_DURN_BLK+(0x2*2))
#define	M_WAKEPULSE_TRL_OFFSET	(0x2*2)
#define	M_WAKEPULSE_TRH	(M_WAKEPULSE_DURN_BLK+(0x3*2))
#define	M_WAKEPULSE_TRH_OFFSET	(0x3*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0xf*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0xf*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x0*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x0*2)
#define	M_PHY_SAMPLECMD	(0xcde*2)
#define	M_RXENSTAT_FLAG	(M_RXENSTAT_BLK+(0x0*2))
#define	M_RXENSTAT_FLAG_OFFSET	(0x0*2)
#define	M_RXENSTAT_NOSEC	(M_RXENSTAT_BLK+(0x1*2))
#define	M_RXENSTAT_NOSEC_OFFSET	(0x1*2)
#define	M_RXENSTAT_WEP	(M_RXENSTAT_BLK+(0x2*2))
#define	M_RXENSTAT_WEP_OFFSET	(0x2*2)
#define	M_RXENSTAT_TKIP	(M_RXENSTAT_BLK+(0x3*2))
#define	M_RXENSTAT_TKIP_OFFSET	(0x3*2)
#define	M_RXENSTAT_WEP128	(M_RXENSTAT_BLK+(0x4*2))
#define	M_RXENSTAT_WEP128_OFFSET	(0x4*2)
#define	M_RXENSTAT_RSVD	(M_RXENSTAT_BLK+(0x5*2))
#define	M_RXENSTAT_RSVD_OFFSET	(0x5*2)
#define	M_RXENSTAT_AES	(M_RXENSTAT_BLK+(0x6*2))
#define	M_RXENSTAT_AES_OFFSET	(0x6*2)
#define	M_RXENSTAT_GCM	(M_RXENSTAT_BLK+(0x7*2))
#define	M_RXENSTAT_GCM_OFFSET	(0x7*2)
#define	M_RXENSTAT_WAPI	(M_RXENSTAT_BLK+(0x8*2))
#define	M_RXENSTAT_WAPI_OFFSET	(0x8*2)
#define	M_MBURST_REMDUR	(0xcdf*2)
#endif /* (D11_REV == 43) */
#if (D11_REV == 44)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	35
#define	M_COREMASK_BLK	(0x1b0*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_SECKINDXALGO_BLK	(0x1b6*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_TXFRM_PLCP	(0x1fa*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RSVD_BLK	(0x200*2)
#define	M_RSVD_BLK_SIZE	60
#define	M_EAPOLMICKEY_BLK	(0x23c*2)
#define	M_EAPOLMICKEY_BLK_SIZE	8
#define	M_ARC4_KEY	(0x244*2)
#define	M_ARC4_KEY_SIZE	16
#define	M_SMACADDR_BLK	(0x254*2)
#define	M_SMACADDR_BLK_SIZE	6
#define	M_NETPAT_NUM	(0x1af*2)
#define	M_NETPAT_BLK	(0x25a*2)
#define	M_NETPAT_BLK_SIZE	296
#define	M_KEYRC_LAST	(0x382*2)
#define	M_KEYRC_LAST_SIZE	4
#define	M_CTX_GTKMSG2	(0x386*2)
#define	M_CTX_GTKMSG2_SIZE	21
#define	M_SINETABLE_BLK	(0x39c*2)
#define	M_SINETABLE_BLK_SIZE	128
#define	M_PRQFIFO	(0x41c*2)
#define	M_PRQFIFO_SIZE	60
#define	M_TXFRMPLCP_HDR	(0x458*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_EPA_DELAY	(0x39b*2)
#define	M_REPLCNT_BLK	(0x46c*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_PSM2HOST_STATS_EXT	(0x470*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	16
#define	M_WAKEPULSE_DURN_BLK	(0x480*2)
#define	M_WAKEPULSE_DURN_BLK_SIZE	4
#define	M_TSCPN_BLK	(0x484*2)
#define	M_TSCPN_BLK_SIZE	240
#define	M_RATE_TABLE_A	(0x574*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x5c4*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x5fc*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x61a*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_SECRXKEYS_BLK	(0x622*2)
#define	M_SECRXKEYS_BLK_SIZE	40
#define	M_TKMICKEYS_BLK	(0x64a*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_TKIP_WEPSEED	(0x6aa*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_CTX_BLKS	(0x6b4*2)
#define	M_CTX_BLKS_SIZE	32
#define	M_CRX_BLK	(0x6d4*2)
#define	M_CRX_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x6e4*2)
#define	M_RXFRM_BLK_SIZE	768
#define	M_TXFRM_HDR	(0x9e4*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_TPL_DTIM	(0x6b2*2)
#define	M_TPL_DTIM_SIZE	2
#define	M_BA_BITMAP	(0xa9a*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_MBS_LGCYPRS_LEN_BLK	(0xa9e*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_ANT2x3GPIO_BLK	(0xaae*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_USEQ_PWRUP_BLK	(0xab0*2)
#define	M_USEQ_PWRUP_BLK_SIZE	120
#define	M_USEQ_PWRDN_BLK	(0xb28*2)
#define	M_USEQ_PWRDN_BLK_SIZE	80
#define	M_TXERRADDR_BLK	(0xb78*2)
#define	M_TXERRADDR_BLK_SIZE	4
#define	M_AMT_INFO_BLK	(0xb7c*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SLOWTIMER_L	(0xbbc*2)
#define	M_SLOWTIMER_H	(0xbbd*2)
#define	M_RSP_FRMTYPE	(0xbbe*2)
#define	M_PRSRETX_CNT	(0xbbf*2)
#define	M_ALT_CTX	(0xbc0*2)
#define	M_ALT_TXFINDX	(0xbc1*2)
#define	M_IVLOC	(0xbc2*2)
#define	M_JSSI_TSTAMP	(0xbc3*2)
#define	M_TXCRSEND_TSTAMP	(0xbc4*2)
#define	M_CCA_TSF0	(0xbc5*2)
#define	M_CCA_TSF1	(0xbc6*2)
#define	M_TXPWR_RTADJ	(0xbc7*2)
#define	M_GOOD_RXANT	(0xbc8*2)
#define	M_CUR_RXF_INDEX	(0xbc9*2)
#define	M_BYTES_LEFT	(0xbca*2)
#define	M_FRM_SOFAR	(0xbcb*2)
#define	M_MM_XTRADUR	(0xbcc*2)
#define	M_HANGTM	(0xbcd*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0xbce*2)
#define	M_NUMMPDU	(0xbcf*2)
#define	M_CURR_ANTPAT	(0xbd0*2)
#define	M_TSFTMRVALTMP_WD3	(0xbd1*2)
#define	M_TSFTMRVALTMP_WD2	(0xbd2*2)
#define	M_TSFTMRVALTMP_WD1	(0xbd3*2)
#define	M_TSFTMRVALTMP_WD0	(0xbd4*2)
#define	M_LBCN_CNT	(0xbd5*2)
#define	M_MPDUNUM_LEFT	(0xbd6*2)
#define	M_SLEEP_TIME_L	(0xbd7*2)
#define	M_SLEEP_TIME_ML	(0xbd8*2)
#define	M_WOWL_LASTBCN_L	(0xbd9*2)
#define	M_WOWL_LASTBCN_ML	(0xbda*2)
#define	M_BCN_TSF_L	(0xbdb*2)
#define	M_BCN_TSF_ML	(0xbdc*2)
#define	M_BCN_TSF_MU	(0xbdd*2)
#define	M_BCN_TSF_H	(0xbde*2)
#define	M_WOWL_LASTWORD	(0xbdf*2)
#define	M_FWMATCH	(0xbe0*2)
#define	M_MD5_XWORD0	(0xbe1*2)
#define	M_MD5_XWORD1	(0xbe2*2)
#define	M_MD5_YWORD0	(0xbe3*2)
#define	M_MD5_YWORD1	(0xbe4*2)
#define	M_MD5_ZWORD0	(0xbe5*2)
#define	M_MD5_ZWORD1	(0xbe6*2)
#define	M_WOWL_MSGLEN	(0xbe7*2)
#define	M_RESMSGLEN	(0xbe8*2)
#define	M_L0_BUFFER	(0xbe9*2)
#define	M_L1_BUFFER	(0xbea*2)
#define	M_R0_BUFFER	(0xbeb*2)
#define	M_R1_BUFFER	(0xbec*2)
#define	M_WOWLTCLFLAG_BLK	(0xbf0*2)
#define	M_WOWLTCLFLAG_BLK_SIZE	3
#define	M_RXANTPAT_BLK	(0xbed*2)
#define	M_PREPAYLOAD_BLK	(0xbf4*2)
#define	M_PREPAYLOAD_BLK_SIZE	8
#define	M_TKIP_POSTPAYLOAD_BLK	(0xbfc*2)
#define	M_TKIP_POSTPAYLOAD_BLK_SIZE	4
#define	M_ABCDBUF_BLK	(0xc00*2)
#define	M_ABCDBUF_BLK_SIZE	20
#define	M_SIPARAMS_BLK	(0xc14*2)
#define	M_SIPARAMS_BLK_SIZE	64
#define	M_WOWL_OFFLOADCFG_BASE	(0xc54*2)
#define	M_WOWL_OFFLOADCFG_BASE_SIZE	18
#define	M_ARPOFFLOAD_CACHE	(0xc66*2)
#define	M_ARPOFFLOAD_CACHE_SIZE	12
#define	M_PHY_ANTDIV_REG	(0xbee*2)
#define	M_PHY_ANTDIV_MASK	(0xbef*2)
#define	M_PHY_EXTLNA_OVR	(0xbf3*2)
#define	M_PHY_PLCPRX_DURATION	(0xc72*2)
#define	M_CTS_STRT_TIME	(0xc73*2)
#define	M_HANGTM_H	(0xc74*2)
#define	M_CRSHRXFRMHRST_CNT	(0xc75*2)
#define	M_WAPI_MICKEYS_BLK	(0xc76*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_RXENSTAT_BLK	(0xcb6*2)
#define	M_RXENSTAT_BLK_SIZE	10
#define	M_RXCNT	(0xcc0*2)
#define	M_WOWL_TXBITMAP	(0xcc1*2)
#define	M_WOWL_CURRTX	(0xcc2*2)
#define	M_WOWL_CURRTXLEN	(0xcc3*2)
#define	M_WOWL_CURRTXADDR	(0xcc4*2)
#define	M_WOWL_OFFLOAD_TXCTR	(0xcc5*2)
#define	M_WOWL_MICOFFSET	(0xcc6*2)
#define	M_KEEPALIVE_CURRCTR_0	(0xcc7*2)
#define	M_KEEPALIVE_CURRCTR_1	(0xcc8*2)
#define	M_NA_CKSUM_L	(0xcc9*2)
#define	M_GTK_KDVER	(0xcca*2)
#define	M_LNA_STATE	(0xccb*2)
#define	M_LASTTX_TSF	(0xccc*2)
#define	M_TKIP_TMP_TTAK	(M_CTX_BLKS+(0x0*2))
#define	M_TKIP_TMP_TTAK_OFFSET	(0x0*2)
#define	M_TXFRM_BLK	(M_RXFRM_BLK+(0x80*2))
#define	M_TXFRM_BLK_OFFSET	(0x80*2)
#define	M_IPADOPAD_BLK	(M_RXFRM_BLK+(0x100*2))
#define	M_IPADOPAD_BLK_OFFSET	(0x100*2)
#define	M_POSTPAYLOAD_BLK	(M_RXFRM_BLK+(0x120*2))
#define	M_POSTPAYLOAD_BLK_OFFSET	(0x120*2)
#define	M_LASTABCDBUF_BLK	(M_RXFRM_BLK+(0x160*2))
#define	M_LASTABCDBUF_BLK_OFFSET	(0x160*2)
#define	M_ABCDBUF_SMLA0	(M_RXFRM_BLK+(0x16a*2))
#define	M_ABCDBUF_SMLA0_OFFSET	(0x16a*2)
#define	M_ABCDBUF_SMLA1	(M_RXFRM_BLK+(0x16b*2))
#define	M_ABCDBUF_SMLA1_OFFSET	(0x16b*2)
#define	M_ABCDBUF_SMLB0	(M_RXFRM_BLK+(0x16c*2))
#define	M_ABCDBUF_SMLB0_OFFSET	(0x16c*2)
#define	M_ABCDBUF_SMLB1	(M_RXFRM_BLK+(0x16d*2))
#define	M_ABCDBUF_SMLB1_OFFSET	(0x16d*2)
#define	M_ARC4_SBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_ARC4_SBOX_OFFSET	(0x180*2)
#define	M_AES_INVSBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_AES_INVSBOX_OFFSET	(0x180*2)
#define	M_AES_KEYW	(M_RXFRM_BLK+(0x200*2))
#define	M_AES_KEYW_OFFSET	(0x200*2)
#define	M_EAPOLKEY_KEYDATA	(M_RXFRM_BLK+(0x258*2))
#define	M_EAPOLKEY_KEYDATA_OFFSET	(0x258*2)
#define	M_AES_B	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_B_OFFSET	(0x26c*2)
#define	M_AES_A	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_A_OFFSET	(0x26c*2)
#define	M_AES_TMPSTATE	(M_RXFRM_BLK+(0x276*2))
#define	M_AES_TMPSTATE_OFFSET	(0x276*2)
#define	M_AES_TMP0	(M_RXFRM_BLK+(0x286*2))
#define	M_AES_TMP0_OFFSET	(0x286*2)
#define	M_AES_TMP1	(M_RXFRM_BLK+(0x287*2))
#define	M_AES_TMP1_OFFSET	(0x287*2)
#define	M_AES_TMP2	(M_RXFRM_BLK+(0x288*2))
#define	M_AES_TMP2_OFFSET	(0x288*2)
#define	M_KEYUNWRAP_DONE	(M_RXFRM_BLK+(0x28a*2))
#define	M_KEYUNWRAP_DONE_OFFSET	(0x28a*2)
#define	M_PWR_UD_BLK	(0xccd*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_TSF_ACTV_L	(0xcd7*2)
#define	M_TSF_ACTV_H	(0xcd8*2)
#define	M_KEY_INDX	(0xcd9*2)
#define	M_AVAILABLE17	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_AVAILABLE17_OFFSET	(0x11*2)
#define	M_AVAILABLE18	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_AVAILABLE18_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AVAILABLE23	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AVAILABLE23_OFFSET	(0x17*2)
#define	M_AVAILABLE24	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_AVAILABLE24_OFFSET	(0x18*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2a*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKINDX_PTR_OFFSET	(0x2b*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x2c*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x2c*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_AVAILABLE1	(M_PSM_SOFT_REGS+(0x3e*2))
#define	M_AVAILABLE1_OFFSET	(0x3e*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_WOWL_OFFLOADCFG_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_WOWL_OFFLOADCFG_PTR_OFFSET	(0x4f*2)
#define	M_TXBCN_DUR	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_TXBCN_DUR_OFFSET	(0x55*2)
#define	M_WOWL_GPIOSEL	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_WOWL_GPIOSEL_OFFSET	(0x58*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_PSP_PCTLWD	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_PSP_PCTLWD_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_PSP_PCTL1WD	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_PSP_PCTL1WD_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_PREWDS_CNT	(M_PSM2HOST_STATS+(0x36*2))
#define	M_PREWDS_CNT_OFFSET	(0x36*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_KEK	(M_ARC4_KEY+(0x8*2))
#define	M_KEK_OFFSET	(0x8*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_NETPAT_BLK0	(M_NETPAT_BLK+(0x0*2))
#define	M_NETPAT_BLK0_OFFSET	(0x0*2)
#define	M_NETPAT_BLK1	(M_NETPAT_BLK+(0x4a*2))
#define	M_NETPAT_BLK1_OFFSET	(0x4a*2)
#define	M_NETPAT_BLK2	(M_NETPAT_BLK+(0x94*2))
#define	M_NETPAT_BLK2_OFFSET	(0x94*2)
#define	M_NETPAT_BLK3	(M_NETPAT_BLK+(0xde*2))
#define	M_NETPAT_BLK3_OFFSET	(0xde*2)
#define	M_RXFRM_SRA0	(M_SMACADDR_BLK+(0x0*2))
#define	M_RXFRM_SRA0_OFFSET	(0x0*2)
#define	M_RXFRM_SRA1	(M_SMACADDR_BLK+(0x1*2))
#define	M_RXFRM_SRA1_OFFSET	(0x1*2)
#define	M_RXFRM_SRA2	(M_SMACADDR_BLK+(0x2*2))
#define	M_RXFRM_SRA2_OFFSET	(0x2*2)
#define	M_RXFRM_RA0	(M_SMACADDR_BLK+(0x3*2))
#define	M_RXFRM_RA0_OFFSET	(0x3*2)
#define	M_RXFRM_RA1	(M_SMACADDR_BLK+(0x4*2))
#define	M_RXFRM_RA1_OFFSET	(0x4*2)
#define	M_RXFRM_RA2	(M_SMACADDR_BLK+(0x5*2))
#define	M_RXFRM_RA2_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW0	(M_EAPOLMICKEY_BLK+(0x0*2))
#define	M_EAPOLKEY_MICW0_OFFSET	(0x0*2)
#define	M_EAPOLKEY_MICW1	(M_EAPOLMICKEY_BLK+(0x1*2))
#define	M_EAPOLKEY_MICW1_OFFSET	(0x1*2)
#define	M_EAPOLKEY_MICW2	(M_EAPOLMICKEY_BLK+(0x2*2))
#define	M_EAPOLKEY_MICW2_OFFSET	(0x2*2)
#define	M_EAPOLKEY_MICW3	(M_EAPOLMICKEY_BLK+(0x3*2))
#define	M_EAPOLKEY_MICW3_OFFSET	(0x3*2)
#define	M_EAPOLKEY_MICW4	(M_EAPOLMICKEY_BLK+(0x4*2))
#define	M_EAPOLKEY_MICW4_OFFSET	(0x4*2)
#define	M_EAPOLKEY_MICW5	(M_EAPOLMICKEY_BLK+(0x5*2))
#define	M_EAPOLKEY_MICW5_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW6	(M_EAPOLMICKEY_BLK+(0x6*2))
#define	M_EAPOLKEY_MICW6_OFFSET	(0x6*2)
#define	M_EAPOLKEY_MICW7	(M_EAPOLMICKEY_BLK+(0x7*2))
#define	M_EAPOLKEY_MICW7_OFFSET	(0x7*2)
#define	M_RXFRM_DA	(M_PREPAYLOAD_BLK+(0x0*2))
#define	M_RXFRM_DA_OFFSET	(0x0*2)
#define	M_RXFRM_SA	(M_PREPAYLOAD_BLK+(0x3*2))
#define	M_RXFRM_SA_OFFSET	(0x3*2)
#define	M_RXRRM_PRIORES	(M_PREPAYLOAD_BLK+(0x6*2))
#define	M_RXRRM_PRIORES_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDA0	(M_ABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_WORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_WORDA1	(M_ABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_WORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_WORDB0	(M_ABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_WORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_WORDB1	(M_ABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_WORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_WORDC0	(M_ABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_WORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_WORDC1	(M_ABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_WORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_WORDD0	(M_ABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_WORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDD1	(M_ABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_WORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_WORDE0	(M_ABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_WORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_WORDE1	(M_ABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_WORDE1_OFFSET	(0x9*2)
#define	M_ABCDBUF_INITWORDA0	(M_ABCDBUF_BLK+(0xa*2))
#define	M_ABCDBUF_INITWORDA0_OFFSET	(0xa*2)
#define	M_ABCDBUF_INITWORDA1	(M_ABCDBUF_BLK+(0xb*2))
#define	M_ABCDBUF_INITWORDA1_OFFSET	(0xb*2)
#define	M_ABCDBUF_INITWORDB0	(M_ABCDBUF_BLK+(0xc*2))
#define	M_ABCDBUF_INITWORDB0_OFFSET	(0xc*2)
#define	M_ABCDBUF_INITWORDB1	(M_ABCDBUF_BLK+(0xd*2))
#define	M_ABCDBUF_INITWORDB1_OFFSET	(0xd*2)
#define	M_ABCDBUF_INITWORDC0	(M_ABCDBUF_BLK+(0xe*2))
#define	M_ABCDBUF_INITWORDC0_OFFSET	(0xe*2)
#define	M_ABCDBUF_INITWORDC1	(M_ABCDBUF_BLK+(0xf*2))
#define	M_ABCDBUF_INITWORDC1_OFFSET	(0xf*2)
#define	M_ABCDBUF_INITWORDD0	(M_ABCDBUF_BLK+(0x10*2))
#define	M_ABCDBUF_INITWORDD0_OFFSET	(0x10*2)
#define	M_ABCDBUF_INITWORDD1	(M_ABCDBUF_BLK+(0x11*2))
#define	M_ABCDBUF_INITWORDD1_OFFSET	(0x11*2)
#define	M_ABCDBUF_INITWORDE0	(M_ABCDBUF_BLK+(0x12*2))
#define	M_ABCDBUF_INITWORDE0_OFFSET	(0x12*2)
#define	M_ABCDBUF_INITWORDE1	(M_ABCDBUF_BLK+(0x13*2))
#define	M_ABCDBUF_INITWORDE1_OFFSET	(0x13*2)
#define	M_ABCDBUF_LWORDA0	(M_LASTABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_LWORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_LWORDA1	(M_LASTABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_LWORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_LWORDB0	(M_LASTABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_LWORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_LWORDB1	(M_LASTABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_LWORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_LWORDC0	(M_LASTABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_LWORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_LWORDC1	(M_LASTABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_LWORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_LWORDD0	(M_LASTABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_LWORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_LWORDD1	(M_LASTABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_LWORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_LWORDE0	(M_LASTABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_LWORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_LWORDE1	(M_LASTABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_LWORDE1_OFFSET	(0x9*2)
#define	M_SHA1_W0L	(M_SINETABLE_BLK+(0x0*2))
#define	M_SHA1_W0L_OFFSET	(0x0*2)
#define	M_SHA1_W0R	(M_SINETABLE_BLK+(0x1*2))
#define	M_SHA1_W0R_OFFSET	(0x1*2)
#define	M_SHA1_W1L	(M_SINETABLE_BLK+(0x2*2))
#define	M_SHA1_W1L_OFFSET	(0x2*2)
#define	M_SHA1_W1R	(M_SINETABLE_BLK+(0x3*2))
#define	M_SHA1_W1R_OFFSET	(0x3*2)
#define	M_SHA1_W2L	(M_SINETABLE_BLK+(0x4*2))
#define	M_SHA1_W2L_OFFSET	(0x4*2)
#define	M_SHA1_W2R	(M_SINETABLE_BLK+(0x5*2))
#define	M_SHA1_W2R_OFFSET	(0x5*2)
#define	M_SHA1_W3L	(M_SINETABLE_BLK+(0x6*2))
#define	M_SHA1_W3L_OFFSET	(0x6*2)
#define	M_SHA1_W3R	(M_SINETABLE_BLK+(0x7*2))
#define	M_SHA1_W3R_OFFSET	(0x7*2)
#define	M_SHA1_W4L	(M_SINETABLE_BLK+(0x8*2))
#define	M_SHA1_W4L_OFFSET	(0x8*2)
#define	M_SHA1_W4R	(M_SINETABLE_BLK+(0x9*2))
#define	M_SHA1_W4R_OFFSET	(0x9*2)
#define	M_SHA1_W5L	(M_SINETABLE_BLK+(0xa*2))
#define	M_SHA1_W5L_OFFSET	(0xa*2)
#define	M_SHA1_W5R	(M_SINETABLE_BLK+(0xb*2))
#define	M_SHA1_W5R_OFFSET	(0xb*2)
#define	M_SHA1_W6L	(M_SINETABLE_BLK+(0xc*2))
#define	M_SHA1_W6L_OFFSET	(0xc*2)
#define	M_SHA1_W6R	(M_SINETABLE_BLK+(0xd*2))
#define	M_SHA1_W6R_OFFSET	(0xd*2)
#define	M_SHA1_W7L	(M_SINETABLE_BLK+(0xe*2))
#define	M_SHA1_W7L_OFFSET	(0xe*2)
#define	M_SHA1_W7R	(M_SINETABLE_BLK+(0xf*2))
#define	M_SHA1_W7R_OFFSET	(0xf*2)
#define	M_SHA1_W8L	(M_SINETABLE_BLK+(0x10*2))
#define	M_SHA1_W8L_OFFSET	(0x10*2)
#define	M_SHA1_W8R	(M_SINETABLE_BLK+(0x11*2))
#define	M_SHA1_W8R_OFFSET	(0x11*2)
#define	M_SHA1_W9L	(M_SINETABLE_BLK+(0x12*2))
#define	M_SHA1_W9L_OFFSET	(0x12*2)
#define	M_SHA1_W9R	(M_SINETABLE_BLK+(0x13*2))
#define	M_SHA1_W9R_OFFSET	(0x13*2)
#define	M_SHA1_W10L	(M_SINETABLE_BLK+(0x14*2))
#define	M_SHA1_W10L_OFFSET	(0x14*2)
#define	M_SHA1_W10R	(M_SINETABLE_BLK+(0x15*2))
#define	M_SHA1_W10R_OFFSET	(0x15*2)
#define	M_SHA1_W11L	(M_SINETABLE_BLK+(0x16*2))
#define	M_SHA1_W11L_OFFSET	(0x16*2)
#define	M_SHA1_W11R	(M_SINETABLE_BLK+(0x17*2))
#define	M_SHA1_W11R_OFFSET	(0x17*2)
#define	M_SHA1_W12L	(M_SINETABLE_BLK+(0x18*2))
#define	M_SHA1_W12L_OFFSET	(0x18*2)
#define	M_SHA1_W12R	(M_SINETABLE_BLK+(0x19*2))
#define	M_SHA1_W12R_OFFSET	(0x19*2)
#define	M_SHA1_W13L	(M_SINETABLE_BLK+(0x1a*2))
#define	M_SHA1_W13L_OFFSET	(0x1a*2)
#define	M_SHA1_W13R	(M_SINETABLE_BLK+(0x1b*2))
#define	M_SHA1_W13R_OFFSET	(0x1b*2)
#define	M_SHA1_W14L	(M_SINETABLE_BLK+(0x1c*2))
#define	M_SHA1_W14L_OFFSET	(0x1c*2)
#define	M_SHA1_W14R	(M_SINETABLE_BLK+(0x1d*2))
#define	M_SHA1_W14R_OFFSET	(0x1d*2)
#define	M_SHA1_W15L	(M_SINETABLE_BLK+(0x1e*2))
#define	M_SHA1_W15L_OFFSET	(0x1e*2)
#define	M_SHA1_W15R	(M_SINETABLE_BLK+(0x1f*2))
#define	M_SHA1_W15R_OFFSET	(0x1f*2)
#define	M_DEBUG1	(M_WOWLTCLFLAG_BLK+(0x0*2))
#define	M_DEBUG1_OFFSET	(0x0*2)
#define	M_DEBUG	(M_WOWLTCLFLAG_BLK+(0x1*2))
#define	M_DEBUG_OFFSET	(0x1*2)
#define	M_DEBUG2	(M_WOWLTCLFLAG_BLK+(0x2*2))
#define	M_DEBUG2_OFFSET	(0x2*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_OFFSET	(0x4*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x38*2))
#define	M_TXFRM_OFFSET	(0x38*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_BFM_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_ARPRESP_BYTESZ	(M_WOWL_OFFLOADCFG_BASE+(0x0*2))
#define	M_ARPRESP_BYTESZ_OFFSET	(0x0*2)
#define	M_NA_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x1*2))
#define	M_NA_BYTESZ_0_OFFSET	(0x1*2)
#define	M_NA_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x2*2))
#define	M_NA_BYTESZ_1_OFFSET	(0x2*2)
#define	M_KEEPALIVE_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x3*2))
#define	M_KEEPALIVE_BYTESZ_0_OFFSET	(0x3*2)
#define	M_KEEPALIVE_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x4*2))
#define	M_KEEPALIVE_BYTESZ_1_OFFSET	(0x4*2)
#define	M_NPAT_ARPIDX	(M_WOWL_OFFLOADCFG_BASE+(0x5*2))
#define	M_NPAT_ARPIDX_OFFSET	(0x5*2)
#define	M_NPAT_NS0IDX	(M_WOWL_OFFLOADCFG_BASE+(0x6*2))
#define	M_NPAT_NS0IDX_OFFSET	(0x6*2)
#define	M_NPAT_NS1IDX	(M_WOWL_OFFLOADCFG_BASE+(0x7*2))
#define	M_NPAT_NS1IDX_OFFSET	(0x7*2)
#define	M_EXTWAKEPATTERN_0	(M_WOWL_OFFLOADCFG_BASE+(0x8*2))
#define	M_EXTWAKEPATTERN_0_OFFSET	(0x8*2)
#define	M_EXTWAKEPATTERN_1	(M_WOWL_OFFLOADCFG_BASE+(0x9*2))
#define	M_EXTWAKEPATTERN_1_OFFSET	(0x9*2)
#define	M_EXTWAKEPATTERN_2	(M_WOWL_OFFLOADCFG_BASE+(0xa*2))
#define	M_EXTWAKEPATTERN_2_OFFSET	(0xa*2)
#define	M_EXTWAKEPATTERN_U0	(M_WOWL_OFFLOADCFG_BASE+(0xb*2))
#define	M_EXTWAKEPATTERN_U0_OFFSET	(0xb*2)
#define	M_EXTWAKEPATTERN_U1	(M_WOWL_OFFLOADCFG_BASE+(0xc*2))
#define	M_EXTWAKEPATTERN_U1_OFFSET	(0xc*2)
#define	M_EXTWAKEPATTERN_U2	(M_WOWL_OFFLOADCFG_BASE+(0xd*2))
#define	M_EXTWAKEPATTERN_U2_OFFSET	(0xd*2)
#define	M_EXTWAKEPATTERN_U3	(M_WOWL_OFFLOADCFG_BASE+(0xe*2))
#define	M_EXTWAKEPATTERN_U3_OFFSET	(0xe*2)
#define	M_KEEPALIVE_INTVL_0	(M_WOWL_OFFLOADCFG_BASE+(0xf*2))
#define	M_KEEPALIVE_INTVL_0_OFFSET	(0xf*2)
#define	M_KEEPALIVE_INTVL_1	(M_WOWL_OFFLOADCFG_BASE+(0x10*2))
#define	M_KEEPALIVE_INTVL_1_OFFSET	(0x10*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_TXCRSWAR_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_TXCRSWAR_CNT_OFFSET	(0xb*2)
#define	M_PHYREG_WRSSI	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_PHYREG_WRSSI_OFFSET	(0x0*2)
#define	M_WRSSI_THR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_WRSSI_THR_OFFSET	(0x1*2)
#define	M_HIRSSI_FLAG	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_HIRSSI_FLAG_OFFSET	(0x2*2)
#define	M_HIRSSI_THR	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HIRSSI_THR_OFFSET	(0x3*2)
#define	M_RSVD	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_RSVD_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_WAKEPULSE_TWI	(M_WAKEPULSE_DURN_BLK+(0x0*2))
#define	M_WAKEPULSE_TWI_OFFSET	(0x0*2)
#define	M_WAKEPULSE_TIR	(M_WAKEPULSE_DURN_BLK+(0x1*2))
#define	M_WAKEPULSE_TIR_OFFSET	(0x1*2)
#define	M_WAKEPULSE_TRL	(M_WAKEPULSE_DURN_BLK+(0x2*2))
#define	M_WAKEPULSE_TRL_OFFSET	(0x2*2)
#define	M_WAKEPULSE_TRH	(M_WAKEPULSE_DURN_BLK+(0x3*2))
#define	M_WAKEPULSE_TRH_OFFSET	(0x3*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0xf*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0xf*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x0*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x0*2)
#define	M_PHY_SAMPLECMD	(0xcda*2)
#define	M_RXENSTAT_FLAG	(M_RXENSTAT_BLK+(0x0*2))
#define	M_RXENSTAT_FLAG_OFFSET	(0x0*2)
#define	M_RXENSTAT_NOSEC	(M_RXENSTAT_BLK+(0x1*2))
#define	M_RXENSTAT_NOSEC_OFFSET	(0x1*2)
#define	M_RXENSTAT_WEP	(M_RXENSTAT_BLK+(0x2*2))
#define	M_RXENSTAT_WEP_OFFSET	(0x2*2)
#define	M_RXENSTAT_TKIP	(M_RXENSTAT_BLK+(0x3*2))
#define	M_RXENSTAT_TKIP_OFFSET	(0x3*2)
#define	M_RXENSTAT_WEP128	(M_RXENSTAT_BLK+(0x4*2))
#define	M_RXENSTAT_WEP128_OFFSET	(0x4*2)
#define	M_RXENSTAT_RSVD	(M_RXENSTAT_BLK+(0x5*2))
#define	M_RXENSTAT_RSVD_OFFSET	(0x5*2)
#define	M_RXENSTAT_AES	(M_RXENSTAT_BLK+(0x6*2))
#define	M_RXENSTAT_AES_OFFSET	(0x6*2)
#define	M_RXENSTAT_GCM	(M_RXENSTAT_BLK+(0x7*2))
#define	M_RXENSTAT_GCM_OFFSET	(0x7*2)
#define	M_RXENSTAT_WAPI	(M_RXENSTAT_BLK+(0x8*2))
#define	M_RXENSTAT_WAPI_OFFSET	(0x8*2)
#define	M_MBURST_REMDUR	(0xcdb*2)
#endif /* (D11_REV == 44) */
#if (D11_REV == 46)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	35
#define	M_COREMASK_BLK	(0x1b0*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_SECKINDXALGO_BLK	(0x1b6*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_TXFRM_PLCP	(0x1fa*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RSVD_BLK	(0x200*2)
#define	M_RSVD_BLK_SIZE	60
#define	M_EAPOLMICKEY_BLK	(0x23c*2)
#define	M_EAPOLMICKEY_BLK_SIZE	8
#define	M_ARC4_KEY	(0x244*2)
#define	M_ARC4_KEY_SIZE	16
#define	M_SMACADDR_BLK	(0x254*2)
#define	M_SMACADDR_BLK_SIZE	6
#define	M_NETPAT_NUM	(0x1af*2)
#define	M_NETPAT_BLK	(0x25a*2)
#define	M_NETPAT_BLK_SIZE	296
#define	M_KEYRC_LAST	(0x382*2)
#define	M_KEYRC_LAST_SIZE	4
#define	M_CTX_GTKMSG2	(0x386*2)
#define	M_CTX_GTKMSG2_SIZE	21
#define	M_SINETABLE_BLK	(0x39c*2)
#define	M_SINETABLE_BLK_SIZE	128
#define	M_PRQFIFO	(0x41c*2)
#define	M_PRQFIFO_SIZE	60
#define	M_TXFRMPLCP_HDR	(0x458*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_EPA_DELAY	(0x39b*2)
#define	M_REPLCNT_BLK	(0x46c*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_PSM2HOST_STATS_EXT	(0x470*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	16
#define	M_WAKEPULSE_DURN_BLK	(0x480*2)
#define	M_WAKEPULSE_DURN_BLK_SIZE	4
#define	M_TSCPN_BLK	(0x484*2)
#define	M_TSCPN_BLK_SIZE	240
#define	M_RATE_TABLE_A	(0x574*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x5c4*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x5fc*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x61a*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_SECRXKEYS_BLK	(0x622*2)
#define	M_SECRXKEYS_BLK_SIZE	40
#define	M_TKMICKEYS_BLK	(0x64a*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_TKIP_WEPSEED	(0x6aa*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_CTX_BLKS	(0x6b4*2)
#define	M_CTX_BLKS_SIZE	32
#define	M_CRX_BLK	(0x6d4*2)
#define	M_CRX_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x6e4*2)
#define	M_RXFRM_BLK_SIZE	768
#define	M_TXFRM_HDR	(0x9e4*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_TPL_DTIM	(0x6b2*2)
#define	M_TPL_DTIM_SIZE	2
#define	M_BA_BITMAP	(0xa9a*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_MBS_LGCYPRS_LEN_BLK	(0xa9e*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_ANT2x3GPIO_BLK	(0xaae*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_USEQ_PWRUP_BLK	(0xab0*2)
#define	M_USEQ_PWRUP_BLK_SIZE	120
#define	M_USEQ_PWRDN_BLK	(0xb28*2)
#define	M_USEQ_PWRDN_BLK_SIZE	80
#define	M_TXERRADDR_BLK	(0xb78*2)
#define	M_TXERRADDR_BLK_SIZE	4
#define	M_AMT_INFO_BLK	(0xb7c*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SLOWTIMER_L	(0xbbc*2)
#define	M_SLOWTIMER_H	(0xbbd*2)
#define	M_RSP_FRMTYPE	(0xbbe*2)
#define	M_PRSRETX_CNT	(0xbbf*2)
#define	M_ALT_CTX	(0xbc0*2)
#define	M_ALT_TXFINDX	(0xbc1*2)
#define	M_IVLOC	(0xbc2*2)
#define	M_JSSI_TSTAMP	(0xbc3*2)
#define	M_TXCRSEND_TSTAMP	(0xbc4*2)
#define	M_CCA_TSF0	(0xbc5*2)
#define	M_CCA_TSF1	(0xbc6*2)
#define	M_TXPWR_RTADJ	(0xbc7*2)
#define	M_GOOD_RXANT	(0xbc8*2)
#define	M_CUR_RXF_INDEX	(0xbc9*2)
#define	M_BYTES_LEFT	(0xbca*2)
#define	M_FRM_SOFAR	(0xbcb*2)
#define	M_MM_XTRADUR	(0xbcc*2)
#define	M_HANGTM	(0xbcd*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0xbce*2)
#define	M_NUMMPDU	(0xbcf*2)
#define	M_CURR_ANTPAT	(0xbd0*2)
#define	M_TSFTMRVALTMP_WD3	(0xbd1*2)
#define	M_TSFTMRVALTMP_WD2	(0xbd2*2)
#define	M_TSFTMRVALTMP_WD1	(0xbd3*2)
#define	M_TSFTMRVALTMP_WD0	(0xbd4*2)
#define	M_LBCN_CNT	(0xbd5*2)
#define	M_MPDUNUM_LEFT	(0xbd6*2)
#define	M_SLEEP_TIME_L	(0xbd7*2)
#define	M_SLEEP_TIME_ML	(0xbd8*2)
#define	M_WOWL_LASTBCN_L	(0xbd9*2)
#define	M_WOWL_LASTBCN_ML	(0xbda*2)
#define	M_BCN_TSF_L	(0xbdb*2)
#define	M_BCN_TSF_ML	(0xbdc*2)
#define	M_BCN_TSF_MU	(0xbdd*2)
#define	M_BCN_TSF_H	(0xbde*2)
#define	M_WOWL_LASTWORD	(0xbdf*2)
#define	M_FWMATCH	(0xbe0*2)
#define	M_MD5_XWORD0	(0xbe1*2)
#define	M_MD5_XWORD1	(0xbe2*2)
#define	M_MD5_YWORD0	(0xbe3*2)
#define	M_MD5_YWORD1	(0xbe4*2)
#define	M_MD5_ZWORD0	(0xbe5*2)
#define	M_MD5_ZWORD1	(0xbe6*2)
#define	M_WOWL_MSGLEN	(0xbe7*2)
#define	M_RESMSGLEN	(0xbe8*2)
#define	M_L0_BUFFER	(0xbe9*2)
#define	M_L1_BUFFER	(0xbea*2)
#define	M_R0_BUFFER	(0xbeb*2)
#define	M_R1_BUFFER	(0xbec*2)
#define	M_WOWLTCLFLAG_BLK	(0xbf0*2)
#define	M_WOWLTCLFLAG_BLK_SIZE	3
#define	M_RXANTPAT_BLK	(0xbed*2)
#define	M_PREPAYLOAD_BLK	(0xbf4*2)
#define	M_PREPAYLOAD_BLK_SIZE	8
#define	M_TKIP_POSTPAYLOAD_BLK	(0xbfc*2)
#define	M_TKIP_POSTPAYLOAD_BLK_SIZE	4
#define	M_ABCDBUF_BLK	(0xc00*2)
#define	M_ABCDBUF_BLK_SIZE	20
#define	M_SIPARAMS_BLK	(0xc14*2)
#define	M_SIPARAMS_BLK_SIZE	64
#define	M_WOWL_OFFLOADCFG_BASE	(0xc54*2)
#define	M_WOWL_OFFLOADCFG_BASE_SIZE	18
#define	M_ARPOFFLOAD_CACHE	(0xc66*2)
#define	M_ARPOFFLOAD_CACHE_SIZE	12
#define	M_PHY_ANTDIV_REG	(0xbee*2)
#define	M_PHY_ANTDIV_MASK	(0xbef*2)
#define	M_PHY_EXTLNA_OVR	(0xbf3*2)
#define	M_PHY_PLCPRX_DURATION	(0xc72*2)
#define	M_CTS_STRT_TIME	(0xc73*2)
#define	M_HANGTM_H	(0xc74*2)
#define	M_CRSHRXFRMHRST_CNT	(0xc75*2)
#define	M_WAPI_MICKEYS_BLK	(0xc76*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_RXENSTAT_BLK	(0xcb6*2)
#define	M_RXENSTAT_BLK_SIZE	10
#define	M_RXCNT	(0xcc0*2)
#define	M_WOWL_TXBITMAP	(0xcc1*2)
#define	M_WOWL_CURRTX	(0xcc2*2)
#define	M_WOWL_CURRTXLEN	(0xcc3*2)
#define	M_WOWL_CURRTXADDR	(0xcc4*2)
#define	M_WOWL_OFFLOAD_TXCTR	(0xcc5*2)
#define	M_WOWL_MICOFFSET	(0xcc6*2)
#define	M_KEEPALIVE_CURRCTR_0	(0xcc7*2)
#define	M_KEEPALIVE_CURRCTR_1	(0xcc8*2)
#define	M_NA_CKSUM_L	(0xcc9*2)
#define	M_GTK_KDVER	(0xcca*2)
#define	M_LNA_STATE	(0xccb*2)
#define	M_LASTTX_TSF	(0xccc*2)
#define	M_TKIP_TMP_TTAK	(M_CTX_BLKS+(0x0*2))
#define	M_TKIP_TMP_TTAK_OFFSET	(0x0*2)
#define	M_TXFRM_BLK	(M_RXFRM_BLK+(0x80*2))
#define	M_TXFRM_BLK_OFFSET	(0x80*2)
#define	M_IPADOPAD_BLK	(M_RXFRM_BLK+(0x100*2))
#define	M_IPADOPAD_BLK_OFFSET	(0x100*2)
#define	M_POSTPAYLOAD_BLK	(M_RXFRM_BLK+(0x120*2))
#define	M_POSTPAYLOAD_BLK_OFFSET	(0x120*2)
#define	M_LASTABCDBUF_BLK	(M_RXFRM_BLK+(0x160*2))
#define	M_LASTABCDBUF_BLK_OFFSET	(0x160*2)
#define	M_ABCDBUF_SMLA0	(M_RXFRM_BLK+(0x16a*2))
#define	M_ABCDBUF_SMLA0_OFFSET	(0x16a*2)
#define	M_ABCDBUF_SMLA1	(M_RXFRM_BLK+(0x16b*2))
#define	M_ABCDBUF_SMLA1_OFFSET	(0x16b*2)
#define	M_ABCDBUF_SMLB0	(M_RXFRM_BLK+(0x16c*2))
#define	M_ABCDBUF_SMLB0_OFFSET	(0x16c*2)
#define	M_ABCDBUF_SMLB1	(M_RXFRM_BLK+(0x16d*2))
#define	M_ABCDBUF_SMLB1_OFFSET	(0x16d*2)
#define	M_ARC4_SBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_ARC4_SBOX_OFFSET	(0x180*2)
#define	M_AES_INVSBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_AES_INVSBOX_OFFSET	(0x180*2)
#define	M_AES_KEYW	(M_RXFRM_BLK+(0x200*2))
#define	M_AES_KEYW_OFFSET	(0x200*2)
#define	M_EAPOLKEY_KEYDATA	(M_RXFRM_BLK+(0x258*2))
#define	M_EAPOLKEY_KEYDATA_OFFSET	(0x258*2)
#define	M_AES_B	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_B_OFFSET	(0x26c*2)
#define	M_AES_A	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_A_OFFSET	(0x26c*2)
#define	M_AES_TMPSTATE	(M_RXFRM_BLK+(0x276*2))
#define	M_AES_TMPSTATE_OFFSET	(0x276*2)
#define	M_AES_TMP0	(M_RXFRM_BLK+(0x286*2))
#define	M_AES_TMP0_OFFSET	(0x286*2)
#define	M_AES_TMP1	(M_RXFRM_BLK+(0x287*2))
#define	M_AES_TMP1_OFFSET	(0x287*2)
#define	M_AES_TMP2	(M_RXFRM_BLK+(0x288*2))
#define	M_AES_TMP2_OFFSET	(0x288*2)
#define	M_KEYUNWRAP_DONE	(M_RXFRM_BLK+(0x28a*2))
#define	M_KEYUNWRAP_DONE_OFFSET	(0x28a*2)
#define	M_PWR_UD_BLK	(0xccd*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_TSF_ACTV_L	(0xcd7*2)
#define	M_TSF_ACTV_H	(0xcd8*2)
#define	M_SAVERESTORE_4335_BLK	(0xcda*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_KEY_INDX	(0xcd9*2)
#define	M_AVAILABLE17	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_AVAILABLE17_OFFSET	(0x11*2)
#define	M_AVAILABLE18	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_AVAILABLE18_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AVAILABLE23	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AVAILABLE23_OFFSET	(0x17*2)
#define	M_AVAILABLE24	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_AVAILABLE24_OFFSET	(0x18*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2a*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKINDX_PTR_OFFSET	(0x2b*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x2c*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x2c*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_AVAILABLE1	(M_PSM_SOFT_REGS+(0x3e*2))
#define	M_AVAILABLE1_OFFSET	(0x3e*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_WOWL_OFFLOADCFG_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_WOWL_OFFLOADCFG_PTR_OFFSET	(0x4f*2)
#define	M_TXBCN_DUR	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_TXBCN_DUR_OFFSET	(0x55*2)
#define	M_WOWL_GPIOSEL	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_WOWL_GPIOSEL_OFFSET	(0x58*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_PSP_PCTLWD	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_PSP_PCTLWD_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_PSP_PCTL1WD	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_PSP_PCTL1WD_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_PREWDS_CNT	(M_PSM2HOST_STATS+(0x36*2))
#define	M_PREWDS_CNT_OFFSET	(0x36*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_KEK	(M_ARC4_KEY+(0x8*2))
#define	M_KEK_OFFSET	(0x8*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_NETPAT_BLK0	(M_NETPAT_BLK+(0x0*2))
#define	M_NETPAT_BLK0_OFFSET	(0x0*2)
#define	M_NETPAT_BLK1	(M_NETPAT_BLK+(0x4a*2))
#define	M_NETPAT_BLK1_OFFSET	(0x4a*2)
#define	M_NETPAT_BLK2	(M_NETPAT_BLK+(0x94*2))
#define	M_NETPAT_BLK2_OFFSET	(0x94*2)
#define	M_NETPAT_BLK3	(M_NETPAT_BLK+(0xde*2))
#define	M_NETPAT_BLK3_OFFSET	(0xde*2)
#define	M_RXFRM_SRA0	(M_SMACADDR_BLK+(0x0*2))
#define	M_RXFRM_SRA0_OFFSET	(0x0*2)
#define	M_RXFRM_SRA1	(M_SMACADDR_BLK+(0x1*2))
#define	M_RXFRM_SRA1_OFFSET	(0x1*2)
#define	M_RXFRM_SRA2	(M_SMACADDR_BLK+(0x2*2))
#define	M_RXFRM_SRA2_OFFSET	(0x2*2)
#define	M_RXFRM_RA0	(M_SMACADDR_BLK+(0x3*2))
#define	M_RXFRM_RA0_OFFSET	(0x3*2)
#define	M_RXFRM_RA1	(M_SMACADDR_BLK+(0x4*2))
#define	M_RXFRM_RA1_OFFSET	(0x4*2)
#define	M_RXFRM_RA2	(M_SMACADDR_BLK+(0x5*2))
#define	M_RXFRM_RA2_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW0	(M_EAPOLMICKEY_BLK+(0x0*2))
#define	M_EAPOLKEY_MICW0_OFFSET	(0x0*2)
#define	M_EAPOLKEY_MICW1	(M_EAPOLMICKEY_BLK+(0x1*2))
#define	M_EAPOLKEY_MICW1_OFFSET	(0x1*2)
#define	M_EAPOLKEY_MICW2	(M_EAPOLMICKEY_BLK+(0x2*2))
#define	M_EAPOLKEY_MICW2_OFFSET	(0x2*2)
#define	M_EAPOLKEY_MICW3	(M_EAPOLMICKEY_BLK+(0x3*2))
#define	M_EAPOLKEY_MICW3_OFFSET	(0x3*2)
#define	M_EAPOLKEY_MICW4	(M_EAPOLMICKEY_BLK+(0x4*2))
#define	M_EAPOLKEY_MICW4_OFFSET	(0x4*2)
#define	M_EAPOLKEY_MICW5	(M_EAPOLMICKEY_BLK+(0x5*2))
#define	M_EAPOLKEY_MICW5_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW6	(M_EAPOLMICKEY_BLK+(0x6*2))
#define	M_EAPOLKEY_MICW6_OFFSET	(0x6*2)
#define	M_EAPOLKEY_MICW7	(M_EAPOLMICKEY_BLK+(0x7*2))
#define	M_EAPOLKEY_MICW7_OFFSET	(0x7*2)
#define	M_RXFRM_DA	(M_PREPAYLOAD_BLK+(0x0*2))
#define	M_RXFRM_DA_OFFSET	(0x0*2)
#define	M_RXFRM_SA	(M_PREPAYLOAD_BLK+(0x3*2))
#define	M_RXFRM_SA_OFFSET	(0x3*2)
#define	M_RXRRM_PRIORES	(M_PREPAYLOAD_BLK+(0x6*2))
#define	M_RXRRM_PRIORES_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDA0	(M_ABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_WORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_WORDA1	(M_ABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_WORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_WORDB0	(M_ABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_WORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_WORDB1	(M_ABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_WORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_WORDC0	(M_ABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_WORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_WORDC1	(M_ABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_WORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_WORDD0	(M_ABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_WORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDD1	(M_ABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_WORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_WORDE0	(M_ABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_WORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_WORDE1	(M_ABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_WORDE1_OFFSET	(0x9*2)
#define	M_ABCDBUF_INITWORDA0	(M_ABCDBUF_BLK+(0xa*2))
#define	M_ABCDBUF_INITWORDA0_OFFSET	(0xa*2)
#define	M_ABCDBUF_INITWORDA1	(M_ABCDBUF_BLK+(0xb*2))
#define	M_ABCDBUF_INITWORDA1_OFFSET	(0xb*2)
#define	M_ABCDBUF_INITWORDB0	(M_ABCDBUF_BLK+(0xc*2))
#define	M_ABCDBUF_INITWORDB0_OFFSET	(0xc*2)
#define	M_ABCDBUF_INITWORDB1	(M_ABCDBUF_BLK+(0xd*2))
#define	M_ABCDBUF_INITWORDB1_OFFSET	(0xd*2)
#define	M_ABCDBUF_INITWORDC0	(M_ABCDBUF_BLK+(0xe*2))
#define	M_ABCDBUF_INITWORDC0_OFFSET	(0xe*2)
#define	M_ABCDBUF_INITWORDC1	(M_ABCDBUF_BLK+(0xf*2))
#define	M_ABCDBUF_INITWORDC1_OFFSET	(0xf*2)
#define	M_ABCDBUF_INITWORDD0	(M_ABCDBUF_BLK+(0x10*2))
#define	M_ABCDBUF_INITWORDD0_OFFSET	(0x10*2)
#define	M_ABCDBUF_INITWORDD1	(M_ABCDBUF_BLK+(0x11*2))
#define	M_ABCDBUF_INITWORDD1_OFFSET	(0x11*2)
#define	M_ABCDBUF_INITWORDE0	(M_ABCDBUF_BLK+(0x12*2))
#define	M_ABCDBUF_INITWORDE0_OFFSET	(0x12*2)
#define	M_ABCDBUF_INITWORDE1	(M_ABCDBUF_BLK+(0x13*2))
#define	M_ABCDBUF_INITWORDE1_OFFSET	(0x13*2)
#define	M_ABCDBUF_LWORDA0	(M_LASTABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_LWORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_LWORDA1	(M_LASTABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_LWORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_LWORDB0	(M_LASTABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_LWORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_LWORDB1	(M_LASTABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_LWORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_LWORDC0	(M_LASTABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_LWORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_LWORDC1	(M_LASTABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_LWORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_LWORDD0	(M_LASTABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_LWORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_LWORDD1	(M_LASTABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_LWORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_LWORDE0	(M_LASTABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_LWORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_LWORDE1	(M_LASTABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_LWORDE1_OFFSET	(0x9*2)
#define	M_SHA1_W0L	(M_SINETABLE_BLK+(0x0*2))
#define	M_SHA1_W0L_OFFSET	(0x0*2)
#define	M_SHA1_W0R	(M_SINETABLE_BLK+(0x1*2))
#define	M_SHA1_W0R_OFFSET	(0x1*2)
#define	M_SHA1_W1L	(M_SINETABLE_BLK+(0x2*2))
#define	M_SHA1_W1L_OFFSET	(0x2*2)
#define	M_SHA1_W1R	(M_SINETABLE_BLK+(0x3*2))
#define	M_SHA1_W1R_OFFSET	(0x3*2)
#define	M_SHA1_W2L	(M_SINETABLE_BLK+(0x4*2))
#define	M_SHA1_W2L_OFFSET	(0x4*2)
#define	M_SHA1_W2R	(M_SINETABLE_BLK+(0x5*2))
#define	M_SHA1_W2R_OFFSET	(0x5*2)
#define	M_SHA1_W3L	(M_SINETABLE_BLK+(0x6*2))
#define	M_SHA1_W3L_OFFSET	(0x6*2)
#define	M_SHA1_W3R	(M_SINETABLE_BLK+(0x7*2))
#define	M_SHA1_W3R_OFFSET	(0x7*2)
#define	M_SHA1_W4L	(M_SINETABLE_BLK+(0x8*2))
#define	M_SHA1_W4L_OFFSET	(0x8*2)
#define	M_SHA1_W4R	(M_SINETABLE_BLK+(0x9*2))
#define	M_SHA1_W4R_OFFSET	(0x9*2)
#define	M_SHA1_W5L	(M_SINETABLE_BLK+(0xa*2))
#define	M_SHA1_W5L_OFFSET	(0xa*2)
#define	M_SHA1_W5R	(M_SINETABLE_BLK+(0xb*2))
#define	M_SHA1_W5R_OFFSET	(0xb*2)
#define	M_SHA1_W6L	(M_SINETABLE_BLK+(0xc*2))
#define	M_SHA1_W6L_OFFSET	(0xc*2)
#define	M_SHA1_W6R	(M_SINETABLE_BLK+(0xd*2))
#define	M_SHA1_W6R_OFFSET	(0xd*2)
#define	M_SHA1_W7L	(M_SINETABLE_BLK+(0xe*2))
#define	M_SHA1_W7L_OFFSET	(0xe*2)
#define	M_SHA1_W7R	(M_SINETABLE_BLK+(0xf*2))
#define	M_SHA1_W7R_OFFSET	(0xf*2)
#define	M_SHA1_W8L	(M_SINETABLE_BLK+(0x10*2))
#define	M_SHA1_W8L_OFFSET	(0x10*2)
#define	M_SHA1_W8R	(M_SINETABLE_BLK+(0x11*2))
#define	M_SHA1_W8R_OFFSET	(0x11*2)
#define	M_SHA1_W9L	(M_SINETABLE_BLK+(0x12*2))
#define	M_SHA1_W9L_OFFSET	(0x12*2)
#define	M_SHA1_W9R	(M_SINETABLE_BLK+(0x13*2))
#define	M_SHA1_W9R_OFFSET	(0x13*2)
#define	M_SHA1_W10L	(M_SINETABLE_BLK+(0x14*2))
#define	M_SHA1_W10L_OFFSET	(0x14*2)
#define	M_SHA1_W10R	(M_SINETABLE_BLK+(0x15*2))
#define	M_SHA1_W10R_OFFSET	(0x15*2)
#define	M_SHA1_W11L	(M_SINETABLE_BLK+(0x16*2))
#define	M_SHA1_W11L_OFFSET	(0x16*2)
#define	M_SHA1_W11R	(M_SINETABLE_BLK+(0x17*2))
#define	M_SHA1_W11R_OFFSET	(0x17*2)
#define	M_SHA1_W12L	(M_SINETABLE_BLK+(0x18*2))
#define	M_SHA1_W12L_OFFSET	(0x18*2)
#define	M_SHA1_W12R	(M_SINETABLE_BLK+(0x19*2))
#define	M_SHA1_W12R_OFFSET	(0x19*2)
#define	M_SHA1_W13L	(M_SINETABLE_BLK+(0x1a*2))
#define	M_SHA1_W13L_OFFSET	(0x1a*2)
#define	M_SHA1_W13R	(M_SINETABLE_BLK+(0x1b*2))
#define	M_SHA1_W13R_OFFSET	(0x1b*2)
#define	M_SHA1_W14L	(M_SINETABLE_BLK+(0x1c*2))
#define	M_SHA1_W14L_OFFSET	(0x1c*2)
#define	M_SHA1_W14R	(M_SINETABLE_BLK+(0x1d*2))
#define	M_SHA1_W14R_OFFSET	(0x1d*2)
#define	M_SHA1_W15L	(M_SINETABLE_BLK+(0x1e*2))
#define	M_SHA1_W15L_OFFSET	(0x1e*2)
#define	M_SHA1_W15R	(M_SINETABLE_BLK+(0x1f*2))
#define	M_SHA1_W15R_OFFSET	(0x1f*2)
#define	M_DEBUG1	(M_WOWLTCLFLAG_BLK+(0x0*2))
#define	M_DEBUG1_OFFSET	(0x0*2)
#define	M_DEBUG	(M_WOWLTCLFLAG_BLK+(0x1*2))
#define	M_DEBUG_OFFSET	(0x1*2)
#define	M_DEBUG2	(M_WOWLTCLFLAG_BLK+(0x2*2))
#define	M_DEBUG2_OFFSET	(0x2*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_OFFSET	(0x4*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x38*2))
#define	M_TXFRM_OFFSET	(0x38*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_BFM_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_ARPRESP_BYTESZ	(M_WOWL_OFFLOADCFG_BASE+(0x0*2))
#define	M_ARPRESP_BYTESZ_OFFSET	(0x0*2)
#define	M_NA_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x1*2))
#define	M_NA_BYTESZ_0_OFFSET	(0x1*2)
#define	M_NA_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x2*2))
#define	M_NA_BYTESZ_1_OFFSET	(0x2*2)
#define	M_KEEPALIVE_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x3*2))
#define	M_KEEPALIVE_BYTESZ_0_OFFSET	(0x3*2)
#define	M_KEEPALIVE_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x4*2))
#define	M_KEEPALIVE_BYTESZ_1_OFFSET	(0x4*2)
#define	M_NPAT_ARPIDX	(M_WOWL_OFFLOADCFG_BASE+(0x5*2))
#define	M_NPAT_ARPIDX_OFFSET	(0x5*2)
#define	M_NPAT_NS0IDX	(M_WOWL_OFFLOADCFG_BASE+(0x6*2))
#define	M_NPAT_NS0IDX_OFFSET	(0x6*2)
#define	M_NPAT_NS1IDX	(M_WOWL_OFFLOADCFG_BASE+(0x7*2))
#define	M_NPAT_NS1IDX_OFFSET	(0x7*2)
#define	M_EXTWAKEPATTERN_0	(M_WOWL_OFFLOADCFG_BASE+(0x8*2))
#define	M_EXTWAKEPATTERN_0_OFFSET	(0x8*2)
#define	M_EXTWAKEPATTERN_1	(M_WOWL_OFFLOADCFG_BASE+(0x9*2))
#define	M_EXTWAKEPATTERN_1_OFFSET	(0x9*2)
#define	M_EXTWAKEPATTERN_2	(M_WOWL_OFFLOADCFG_BASE+(0xa*2))
#define	M_EXTWAKEPATTERN_2_OFFSET	(0xa*2)
#define	M_EXTWAKEPATTERN_U0	(M_WOWL_OFFLOADCFG_BASE+(0xb*2))
#define	M_EXTWAKEPATTERN_U0_OFFSET	(0xb*2)
#define	M_EXTWAKEPATTERN_U1	(M_WOWL_OFFLOADCFG_BASE+(0xc*2))
#define	M_EXTWAKEPATTERN_U1_OFFSET	(0xc*2)
#define	M_EXTWAKEPATTERN_U2	(M_WOWL_OFFLOADCFG_BASE+(0xd*2))
#define	M_EXTWAKEPATTERN_U2_OFFSET	(0xd*2)
#define	M_EXTWAKEPATTERN_U3	(M_WOWL_OFFLOADCFG_BASE+(0xe*2))
#define	M_EXTWAKEPATTERN_U3_OFFSET	(0xe*2)
#define	M_KEEPALIVE_INTVL_0	(M_WOWL_OFFLOADCFG_BASE+(0xf*2))
#define	M_KEEPALIVE_INTVL_0_OFFSET	(0xf*2)
#define	M_KEEPALIVE_INTVL_1	(M_WOWL_OFFLOADCFG_BASE+(0x10*2))
#define	M_KEEPALIVE_INTVL_1_OFFSET	(0x10*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PMU_L	(M_SAVERESTORE_4335_BLK+(0x2*2))
#define	M_PMU_L_OFFSET	(0x2*2)
#define	M_PMU_H	(M_SAVERESTORE_4335_BLK+(0x3*2))
#define	M_PMU_H_OFFSET	(0x3*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_TXCRSWAR_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_TXCRSWAR_CNT_OFFSET	(0xb*2)
#define	M_PHYREG_WRSSI	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_PHYREG_WRSSI_OFFSET	(0x0*2)
#define	M_WRSSI_THR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_WRSSI_THR_OFFSET	(0x1*2)
#define	M_HIRSSI_FLAG	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_HIRSSI_FLAG_OFFSET	(0x2*2)
#define	M_HIRSSI_THR	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HIRSSI_THR_OFFSET	(0x3*2)
#define	M_RSVD	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_RSVD_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_WAKEPULSE_TWI	(M_WAKEPULSE_DURN_BLK+(0x0*2))
#define	M_WAKEPULSE_TWI_OFFSET	(0x0*2)
#define	M_WAKEPULSE_TIR	(M_WAKEPULSE_DURN_BLK+(0x1*2))
#define	M_WAKEPULSE_TIR_OFFSET	(0x1*2)
#define	M_WAKEPULSE_TRL	(M_WAKEPULSE_DURN_BLK+(0x2*2))
#define	M_WAKEPULSE_TRL_OFFSET	(0x2*2)
#define	M_WAKEPULSE_TRH	(M_WAKEPULSE_DURN_BLK+(0x3*2))
#define	M_WAKEPULSE_TRH_OFFSET	(0x3*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0xf*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0xf*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x0*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x0*2)
#define	M_PHY_SAMPLECMD	(0xcde*2)
#define	M_RXENSTAT_FLAG	(M_RXENSTAT_BLK+(0x0*2))
#define	M_RXENSTAT_FLAG_OFFSET	(0x0*2)
#define	M_RXENSTAT_NOSEC	(M_RXENSTAT_BLK+(0x1*2))
#define	M_RXENSTAT_NOSEC_OFFSET	(0x1*2)
#define	M_RXENSTAT_WEP	(M_RXENSTAT_BLK+(0x2*2))
#define	M_RXENSTAT_WEP_OFFSET	(0x2*2)
#define	M_RXENSTAT_TKIP	(M_RXENSTAT_BLK+(0x3*2))
#define	M_RXENSTAT_TKIP_OFFSET	(0x3*2)
#define	M_RXENSTAT_WEP128	(M_RXENSTAT_BLK+(0x4*2))
#define	M_RXENSTAT_WEP128_OFFSET	(0x4*2)
#define	M_RXENSTAT_RSVD	(M_RXENSTAT_BLK+(0x5*2))
#define	M_RXENSTAT_RSVD_OFFSET	(0x5*2)
#define	M_RXENSTAT_AES	(M_RXENSTAT_BLK+(0x6*2))
#define	M_RXENSTAT_AES_OFFSET	(0x6*2)
#define	M_RXENSTAT_GCM	(M_RXENSTAT_BLK+(0x7*2))
#define	M_RXENSTAT_GCM_OFFSET	(0x7*2)
#define	M_RXENSTAT_WAPI	(M_RXENSTAT_BLK+(0x8*2))
#define	M_RXENSTAT_WAPI_OFFSET	(0x8*2)
#define	M_MBURST_REMDUR	(0xcdf*2)
#endif /* (D11_REV == 46) */
#if (D11_REV == 64)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	35
#define	M_COREMASK_BLK	(0x1b0*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_SECKINDXALGO_BLK	(0x1b6*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_TXFRM_PLCP	(0x1fa*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RSVD_BLK	(0x200*2)
#define	M_RSVD_BLK_SIZE	60
#define	M_EAPOLMICKEY_BLK	(0x23c*2)
#define	M_EAPOLMICKEY_BLK_SIZE	8
#define	M_ARC4_KEY	(0x244*2)
#define	M_ARC4_KEY_SIZE	16
#define	M_SMACADDR_BLK	(0x254*2)
#define	M_SMACADDR_BLK_SIZE	6
#define	M_NETPAT_NUM	(0x1af*2)
#define	M_NETPAT_BLK	(0x25a*2)
#define	M_NETPAT_BLK_SIZE	296
#define	M_KEYRC_LAST	(0x382*2)
#define	M_KEYRC_LAST_SIZE	4
#define	M_CTX_GTKMSG2	(0x386*2)
#define	M_CTX_GTKMSG2_SIZE	21
#define	M_SINETABLE_BLK	(0x39c*2)
#define	M_SINETABLE_BLK_SIZE	128
#define	M_PRQFIFO	(0x41c*2)
#define	M_PRQFIFO_SIZE	60
#define	M_TXFRMPLCP_HDR	(0x458*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_EPA_DELAY	(0x39b*2)
#define	M_REPLCNT_BLK	(0x46c*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_PSM2HOST_STATS_EXT	(0x470*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	16
#define	M_WAKEPULSE_DURN_BLK	(0x480*2)
#define	M_WAKEPULSE_DURN_BLK_SIZE	4
#define	M_TSCPN_BLK	(0x484*2)
#define	M_TSCPN_BLK_SIZE	240
#define	M_RATE_TABLE_A	(0x574*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x5cc*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x604*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x622*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_TKMICKEYS_BLK	(0x62a*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_TKIP_WEPSEED	(0x68a*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_CTX_BLKS	(0x694*2)
#define	M_CTX_BLKS_SIZE	32
#define	M_CRX_BLK	(0x6b4*2)
#define	M_CRX_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x6c4*2)
#define	M_RXFRM_BLK_SIZE	768
#define	M_TXFRM_HDR	(0x9c4*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_TPL_DTIM	(0x692*2)
#define	M_TPL_DTIM_SIZE	2
#define	M_BA_BITMAP	(0xa7a*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_MBS_LGCYPRS_LEN_BLK	(0xa7e*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_ANT2x3GPIO_BLK	(0xa8e*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_USEQ_PWRUP_BLK	(0xa90*2)
#define	M_USEQ_PWRUP_BLK_SIZE	120
#define	M_USEQ_PWRDN_BLK	(0xb08*2)
#define	M_USEQ_PWRDN_BLK_SIZE	80
#define	M_TXERRADDR_BLK	(0xb58*2)
#define	M_TXERRADDR_BLK_SIZE	4
#define	M_AMT_INFO_BLK	(0xb5c*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SLOWTIMER_L	(0xb9c*2)
#define	M_SLOWTIMER_H	(0xb9d*2)
#define	M_RSP_FRMTYPE	(0xb9e*2)
#define	M_PRSRETX_CNT	(0xb9f*2)
#define	M_ALT_CTX	(0xba0*2)
#define	M_ALT_TXFINDX	(0xba1*2)
#define	M_IVLOC	(0xba2*2)
#define	M_JSSI_TSTAMP	(0xba3*2)
#define	M_TXCRSEND_TSTAMP	(0xba4*2)
#define	M_CCA_TSF0	(0xba5*2)
#define	M_CCA_TSF1	(0xba6*2)
#define	M_TXPWR_RTADJ	(0xba7*2)
#define	M_GOOD_RXANT	(0xba8*2)
#define	M_CUR_RXF_INDEX	(0xba9*2)
#define	M_BYTES_LEFT	(0xbaa*2)
#define	M_FRM_SOFAR	(0xbab*2)
#define	M_MM_XTRADUR	(0xbac*2)
#define	M_HANGTM	(0xbad*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0xbae*2)
#define	M_NUMMPDU	(0xbaf*2)
#define	M_CURR_ANTPAT	(0xbb0*2)
#define	M_TSFTMRVALTMP_WD3	(0xbb1*2)
#define	M_TSFTMRVALTMP_WD2	(0xbb2*2)
#define	M_TSFTMRVALTMP_WD1	(0xbb3*2)
#define	M_TSFTMRVALTMP_WD0	(0xbb4*2)
#define	M_LBCN_CNT	(0xbb5*2)
#define	M_MPDUNUM_LEFT	(0xbb6*2)
#define	M_SLEEP_TIME_L	(0xbb7*2)
#define	M_SLEEP_TIME_ML	(0xbb8*2)
#define	M_WOWL_LASTBCN_L	(0xbb9*2)
#define	M_WOWL_LASTBCN_ML	(0xbba*2)
#define	M_BCN_TSF_L	(0xbbb*2)
#define	M_BCN_TSF_ML	(0xbbc*2)
#define	M_BCN_TSF_MU	(0xbbd*2)
#define	M_BCN_TSF_H	(0xbbe*2)
#define	M_WOWL_LASTWORD	(0xbbf*2)
#define	M_FWMATCH	(0xbc0*2)
#define	M_MD5_XWORD0	(0xbc1*2)
#define	M_MD5_XWORD1	(0xbc2*2)
#define	M_MD5_YWORD0	(0xbc3*2)
#define	M_MD5_YWORD1	(0xbc4*2)
#define	M_MD5_ZWORD0	(0xbc5*2)
#define	M_MD5_ZWORD1	(0xbc6*2)
#define	M_WOWL_MSGLEN	(0xbc7*2)
#define	M_RESMSGLEN	(0xbc8*2)
#define	M_L0_BUFFER	(0xbc9*2)
#define	M_L1_BUFFER	(0xbca*2)
#define	M_R0_BUFFER	(0xbcb*2)
#define	M_R1_BUFFER	(0xbcc*2)
#define	M_WOWLTCLFLAG_BLK	(0xbd0*2)
#define	M_WOWLTCLFLAG_BLK_SIZE	3
#define	M_RXANTPAT_BLK	(0xbcd*2)
#define	M_PREPAYLOAD_BLK	(0xbd4*2)
#define	M_PREPAYLOAD_BLK_SIZE	8
#define	M_TKIP_POSTPAYLOAD_BLK	(0xbdc*2)
#define	M_TKIP_POSTPAYLOAD_BLK_SIZE	4
#define	M_ABCDBUF_BLK	(0xbe0*2)
#define	M_ABCDBUF_BLK_SIZE	20
#define	M_SIPARAMS_BLK	(0xbf4*2)
#define	M_SIPARAMS_BLK_SIZE	64
#define	M_WOWL_OFFLOADCFG_BASE	(0xc34*2)
#define	M_WOWL_OFFLOADCFG_BASE_SIZE	18
#define	M_ARPOFFLOAD_CACHE	(0xc46*2)
#define	M_ARPOFFLOAD_CACHE_SIZE	12
#define	M_PHY_ANTDIV_REG	(0xbce*2)
#define	M_PHY_ANTDIV_MASK	(0xbcf*2)
#define	M_PHY_EXTLNA_OVR	(0xbd3*2)
#define	M_PHY_PLCPRX_DURATION	(0xc52*2)
#define	M_CTS_STRT_TIME	(0xc53*2)
#define	M_HANGTM_H	(0xc54*2)
#define	M_CRSHRXFRMHRST_CNT	(0xc55*2)
#define	M_RXENSTAT_BLK	(0xc56*2)
#define	M_RXENSTAT_BLK_SIZE	10
#define	M_RXCNT	(0xc60*2)
#define	M_WOWL_TXBITMAP	(0xc61*2)
#define	M_WOWL_CURRTX	(0xc62*2)
#define	M_WOWL_CURRTXLEN	(0xc63*2)
#define	M_WOWL_CURRTXADDR	(0xc64*2)
#define	M_WOWL_OFFLOAD_TXCTR	(0xc65*2)
#define	M_WOWL_MICOFFSET	(0xc66*2)
#define	M_KEEPALIVE_CURRCTR_0	(0xc67*2)
#define	M_KEEPALIVE_CURRCTR_1	(0xc68*2)
#define	M_NA_CKSUM_L	(0xc69*2)
#define	M_GTK_KDVER	(0xc6a*2)
#define	M_LNA_STATE	(0xc6b*2)
#define	M_LASTTX_TSF	(0xc6c*2)
#define	M_TKIP_TMP_TTAK	(M_CTX_BLKS+(0x0*2))
#define	M_TKIP_TMP_TTAK_OFFSET	(0x0*2)
#define	M_TXFRM_BLK	(M_RXFRM_BLK+(0x80*2))
#define	M_TXFRM_BLK_OFFSET	(0x80*2)
#define	M_IPADOPAD_BLK	(M_RXFRM_BLK+(0x100*2))
#define	M_IPADOPAD_BLK_OFFSET	(0x100*2)
#define	M_POSTPAYLOAD_BLK	(M_RXFRM_BLK+(0x120*2))
#define	M_POSTPAYLOAD_BLK_OFFSET	(0x120*2)
#define	M_LASTABCDBUF_BLK	(M_RXFRM_BLK+(0x160*2))
#define	M_LASTABCDBUF_BLK_OFFSET	(0x160*2)
#define	M_ABCDBUF_SMLA0	(M_RXFRM_BLK+(0x16a*2))
#define	M_ABCDBUF_SMLA0_OFFSET	(0x16a*2)
#define	M_ABCDBUF_SMLA1	(M_RXFRM_BLK+(0x16b*2))
#define	M_ABCDBUF_SMLA1_OFFSET	(0x16b*2)
#define	M_ABCDBUF_SMLB0	(M_RXFRM_BLK+(0x16c*2))
#define	M_ABCDBUF_SMLB0_OFFSET	(0x16c*2)
#define	M_ABCDBUF_SMLB1	(M_RXFRM_BLK+(0x16d*2))
#define	M_ABCDBUF_SMLB1_OFFSET	(0x16d*2)
#define	M_ARC4_SBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_ARC4_SBOX_OFFSET	(0x180*2)
#define	M_AES_INVSBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_AES_INVSBOX_OFFSET	(0x180*2)
#define	M_AES_KEYW	(M_RXFRM_BLK+(0x200*2))
#define	M_AES_KEYW_OFFSET	(0x200*2)
#define	M_EAPOLKEY_KEYDATA	(M_RXFRM_BLK+(0x258*2))
#define	M_EAPOLKEY_KEYDATA_OFFSET	(0x258*2)
#define	M_AES_B	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_B_OFFSET	(0x26c*2)
#define	M_AES_A	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_A_OFFSET	(0x26c*2)
#define	M_AES_TMPSTATE	(M_RXFRM_BLK+(0x276*2))
#define	M_AES_TMPSTATE_OFFSET	(0x276*2)
#define	M_AES_TMP0	(M_RXFRM_BLK+(0x286*2))
#define	M_AES_TMP0_OFFSET	(0x286*2)
#define	M_AES_TMP1	(M_RXFRM_BLK+(0x287*2))
#define	M_AES_TMP1_OFFSET	(0x287*2)
#define	M_AES_TMP2	(M_RXFRM_BLK+(0x288*2))
#define	M_AES_TMP2_OFFSET	(0x288*2)
#define	M_KEYUNWRAP_DONE	(M_RXFRM_BLK+(0x28a*2))
#define	M_KEYUNWRAP_DONE_OFFSET	(0x28a*2)
#define	M_PWR_UD_BLK	(0xc6d*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_TSF_ACTV_L	(0xc77*2)
#define	M_TSF_ACTV_H	(0xc78*2)
#define	M_KEY_INDX	(0xc79*2)
#define	M_AVAILABLE17	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_AVAILABLE17_OFFSET	(0x11*2)
#define	M_AVAILABLE18	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_AVAILABLE18_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AVAILABLE23	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AVAILABLE23_OFFSET	(0x17*2)
#define	M_AVAILABLE24	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_AVAILABLE24_OFFSET	(0x18*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2a*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKINDX_PTR_OFFSET	(0x2b*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x2c*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x2c*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_AVAILABLE1	(M_PSM_SOFT_REGS+(0x3e*2))
#define	M_AVAILABLE1_OFFSET	(0x3e*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_WOWL_OFFLOADCFG_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_WOWL_OFFLOADCFG_PTR_OFFSET	(0x4f*2)
#define	M_TXBCN_DUR	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_TXBCN_DUR_OFFSET	(0x55*2)
#define	M_WOWL_GPIOSEL	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_WOWL_GPIOSEL_OFFSET	(0x58*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_PSP_PCTLWD	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_PSP_PCTLWD_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_PSP_PCTL1WD	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_PSP_PCTL1WD_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_PREWDS_CNT	(M_PSM2HOST_STATS+(0x36*2))
#define	M_PREWDS_CNT_OFFSET	(0x36*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_KEK	(M_ARC4_KEY+(0x8*2))
#define	M_KEK_OFFSET	(0x8*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_NETPAT_BLK0	(M_NETPAT_BLK+(0x0*2))
#define	M_NETPAT_BLK0_OFFSET	(0x0*2)
#define	M_NETPAT_BLK1	(M_NETPAT_BLK+(0x4a*2))
#define	M_NETPAT_BLK1_OFFSET	(0x4a*2)
#define	M_NETPAT_BLK2	(M_NETPAT_BLK+(0x94*2))
#define	M_NETPAT_BLK2_OFFSET	(0x94*2)
#define	M_NETPAT_BLK3	(M_NETPAT_BLK+(0xde*2))
#define	M_NETPAT_BLK3_OFFSET	(0xde*2)
#define	M_RXFRM_SRA0	(M_SMACADDR_BLK+(0x0*2))
#define	M_RXFRM_SRA0_OFFSET	(0x0*2)
#define	M_RXFRM_SRA1	(M_SMACADDR_BLK+(0x1*2))
#define	M_RXFRM_SRA1_OFFSET	(0x1*2)
#define	M_RXFRM_SRA2	(M_SMACADDR_BLK+(0x2*2))
#define	M_RXFRM_SRA2_OFFSET	(0x2*2)
#define	M_RXFRM_RA0	(M_SMACADDR_BLK+(0x3*2))
#define	M_RXFRM_RA0_OFFSET	(0x3*2)
#define	M_RXFRM_RA1	(M_SMACADDR_BLK+(0x4*2))
#define	M_RXFRM_RA1_OFFSET	(0x4*2)
#define	M_RXFRM_RA2	(M_SMACADDR_BLK+(0x5*2))
#define	M_RXFRM_RA2_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW0	(M_EAPOLMICKEY_BLK+(0x0*2))
#define	M_EAPOLKEY_MICW0_OFFSET	(0x0*2)
#define	M_EAPOLKEY_MICW1	(M_EAPOLMICKEY_BLK+(0x1*2))
#define	M_EAPOLKEY_MICW1_OFFSET	(0x1*2)
#define	M_EAPOLKEY_MICW2	(M_EAPOLMICKEY_BLK+(0x2*2))
#define	M_EAPOLKEY_MICW2_OFFSET	(0x2*2)
#define	M_EAPOLKEY_MICW3	(M_EAPOLMICKEY_BLK+(0x3*2))
#define	M_EAPOLKEY_MICW3_OFFSET	(0x3*2)
#define	M_EAPOLKEY_MICW4	(M_EAPOLMICKEY_BLK+(0x4*2))
#define	M_EAPOLKEY_MICW4_OFFSET	(0x4*2)
#define	M_EAPOLKEY_MICW5	(M_EAPOLMICKEY_BLK+(0x5*2))
#define	M_EAPOLKEY_MICW5_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW6	(M_EAPOLMICKEY_BLK+(0x6*2))
#define	M_EAPOLKEY_MICW6_OFFSET	(0x6*2)
#define	M_EAPOLKEY_MICW7	(M_EAPOLMICKEY_BLK+(0x7*2))
#define	M_EAPOLKEY_MICW7_OFFSET	(0x7*2)
#define	M_RXFRM_DA	(M_PREPAYLOAD_BLK+(0x0*2))
#define	M_RXFRM_DA_OFFSET	(0x0*2)
#define	M_RXFRM_SA	(M_PREPAYLOAD_BLK+(0x3*2))
#define	M_RXFRM_SA_OFFSET	(0x3*2)
#define	M_RXRRM_PRIORES	(M_PREPAYLOAD_BLK+(0x6*2))
#define	M_RXRRM_PRIORES_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDA0	(M_ABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_WORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_WORDA1	(M_ABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_WORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_WORDB0	(M_ABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_WORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_WORDB1	(M_ABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_WORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_WORDC0	(M_ABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_WORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_WORDC1	(M_ABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_WORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_WORDD0	(M_ABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_WORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDD1	(M_ABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_WORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_WORDE0	(M_ABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_WORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_WORDE1	(M_ABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_WORDE1_OFFSET	(0x9*2)
#define	M_ABCDBUF_INITWORDA0	(M_ABCDBUF_BLK+(0xa*2))
#define	M_ABCDBUF_INITWORDA0_OFFSET	(0xa*2)
#define	M_ABCDBUF_INITWORDA1	(M_ABCDBUF_BLK+(0xb*2))
#define	M_ABCDBUF_INITWORDA1_OFFSET	(0xb*2)
#define	M_ABCDBUF_INITWORDB0	(M_ABCDBUF_BLK+(0xc*2))
#define	M_ABCDBUF_INITWORDB0_OFFSET	(0xc*2)
#define	M_ABCDBUF_INITWORDB1	(M_ABCDBUF_BLK+(0xd*2))
#define	M_ABCDBUF_INITWORDB1_OFFSET	(0xd*2)
#define	M_ABCDBUF_INITWORDC0	(M_ABCDBUF_BLK+(0xe*2))
#define	M_ABCDBUF_INITWORDC0_OFFSET	(0xe*2)
#define	M_ABCDBUF_INITWORDC1	(M_ABCDBUF_BLK+(0xf*2))
#define	M_ABCDBUF_INITWORDC1_OFFSET	(0xf*2)
#define	M_ABCDBUF_INITWORDD0	(M_ABCDBUF_BLK+(0x10*2))
#define	M_ABCDBUF_INITWORDD0_OFFSET	(0x10*2)
#define	M_ABCDBUF_INITWORDD1	(M_ABCDBUF_BLK+(0x11*2))
#define	M_ABCDBUF_INITWORDD1_OFFSET	(0x11*2)
#define	M_ABCDBUF_INITWORDE0	(M_ABCDBUF_BLK+(0x12*2))
#define	M_ABCDBUF_INITWORDE0_OFFSET	(0x12*2)
#define	M_ABCDBUF_INITWORDE1	(M_ABCDBUF_BLK+(0x13*2))
#define	M_ABCDBUF_INITWORDE1_OFFSET	(0x13*2)
#define	M_ABCDBUF_LWORDA0	(M_LASTABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_LWORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_LWORDA1	(M_LASTABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_LWORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_LWORDB0	(M_LASTABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_LWORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_LWORDB1	(M_LASTABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_LWORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_LWORDC0	(M_LASTABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_LWORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_LWORDC1	(M_LASTABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_LWORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_LWORDD0	(M_LASTABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_LWORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_LWORDD1	(M_LASTABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_LWORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_LWORDE0	(M_LASTABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_LWORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_LWORDE1	(M_LASTABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_LWORDE1_OFFSET	(0x9*2)
#define	M_SHA1_W0L	(M_SINETABLE_BLK+(0x0*2))
#define	M_SHA1_W0L_OFFSET	(0x0*2)
#define	M_SHA1_W0R	(M_SINETABLE_BLK+(0x1*2))
#define	M_SHA1_W0R_OFFSET	(0x1*2)
#define	M_SHA1_W1L	(M_SINETABLE_BLK+(0x2*2))
#define	M_SHA1_W1L_OFFSET	(0x2*2)
#define	M_SHA1_W1R	(M_SINETABLE_BLK+(0x3*2))
#define	M_SHA1_W1R_OFFSET	(0x3*2)
#define	M_SHA1_W2L	(M_SINETABLE_BLK+(0x4*2))
#define	M_SHA1_W2L_OFFSET	(0x4*2)
#define	M_SHA1_W2R	(M_SINETABLE_BLK+(0x5*2))
#define	M_SHA1_W2R_OFFSET	(0x5*2)
#define	M_SHA1_W3L	(M_SINETABLE_BLK+(0x6*2))
#define	M_SHA1_W3L_OFFSET	(0x6*2)
#define	M_SHA1_W3R	(M_SINETABLE_BLK+(0x7*2))
#define	M_SHA1_W3R_OFFSET	(0x7*2)
#define	M_SHA1_W4L	(M_SINETABLE_BLK+(0x8*2))
#define	M_SHA1_W4L_OFFSET	(0x8*2)
#define	M_SHA1_W4R	(M_SINETABLE_BLK+(0x9*2))
#define	M_SHA1_W4R_OFFSET	(0x9*2)
#define	M_SHA1_W5L	(M_SINETABLE_BLK+(0xa*2))
#define	M_SHA1_W5L_OFFSET	(0xa*2)
#define	M_SHA1_W5R	(M_SINETABLE_BLK+(0xb*2))
#define	M_SHA1_W5R_OFFSET	(0xb*2)
#define	M_SHA1_W6L	(M_SINETABLE_BLK+(0xc*2))
#define	M_SHA1_W6L_OFFSET	(0xc*2)
#define	M_SHA1_W6R	(M_SINETABLE_BLK+(0xd*2))
#define	M_SHA1_W6R_OFFSET	(0xd*2)
#define	M_SHA1_W7L	(M_SINETABLE_BLK+(0xe*2))
#define	M_SHA1_W7L_OFFSET	(0xe*2)
#define	M_SHA1_W7R	(M_SINETABLE_BLK+(0xf*2))
#define	M_SHA1_W7R_OFFSET	(0xf*2)
#define	M_SHA1_W8L	(M_SINETABLE_BLK+(0x10*2))
#define	M_SHA1_W8L_OFFSET	(0x10*2)
#define	M_SHA1_W8R	(M_SINETABLE_BLK+(0x11*2))
#define	M_SHA1_W8R_OFFSET	(0x11*2)
#define	M_SHA1_W9L	(M_SINETABLE_BLK+(0x12*2))
#define	M_SHA1_W9L_OFFSET	(0x12*2)
#define	M_SHA1_W9R	(M_SINETABLE_BLK+(0x13*2))
#define	M_SHA1_W9R_OFFSET	(0x13*2)
#define	M_SHA1_W10L	(M_SINETABLE_BLK+(0x14*2))
#define	M_SHA1_W10L_OFFSET	(0x14*2)
#define	M_SHA1_W10R	(M_SINETABLE_BLK+(0x15*2))
#define	M_SHA1_W10R_OFFSET	(0x15*2)
#define	M_SHA1_W11L	(M_SINETABLE_BLK+(0x16*2))
#define	M_SHA1_W11L_OFFSET	(0x16*2)
#define	M_SHA1_W11R	(M_SINETABLE_BLK+(0x17*2))
#define	M_SHA1_W11R_OFFSET	(0x17*2)
#define	M_SHA1_W12L	(M_SINETABLE_BLK+(0x18*2))
#define	M_SHA1_W12L_OFFSET	(0x18*2)
#define	M_SHA1_W12R	(M_SINETABLE_BLK+(0x19*2))
#define	M_SHA1_W12R_OFFSET	(0x19*2)
#define	M_SHA1_W13L	(M_SINETABLE_BLK+(0x1a*2))
#define	M_SHA1_W13L_OFFSET	(0x1a*2)
#define	M_SHA1_W13R	(M_SINETABLE_BLK+(0x1b*2))
#define	M_SHA1_W13R_OFFSET	(0x1b*2)
#define	M_SHA1_W14L	(M_SINETABLE_BLK+(0x1c*2))
#define	M_SHA1_W14L_OFFSET	(0x1c*2)
#define	M_SHA1_W14R	(M_SINETABLE_BLK+(0x1d*2))
#define	M_SHA1_W14R_OFFSET	(0x1d*2)
#define	M_SHA1_W15L	(M_SINETABLE_BLK+(0x1e*2))
#define	M_SHA1_W15L_OFFSET	(0x1e*2)
#define	M_SHA1_W15R	(M_SINETABLE_BLK+(0x1f*2))
#define	M_SHA1_W15R_OFFSET	(0x1f*2)
#define	M_DEBUG1	(M_WOWLTCLFLAG_BLK+(0x0*2))
#define	M_DEBUG1_OFFSET	(0x0*2)
#define	M_DEBUG	(M_WOWLTCLFLAG_BLK+(0x1*2))
#define	M_DEBUG_OFFSET	(0x1*2)
#define	M_DEBUG2	(M_WOWLTCLFLAG_BLK+(0x2*2))
#define	M_DEBUG2_OFFSET	(0x2*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_OFFSET	(0x4*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x38*2))
#define	M_TXFRM_OFFSET	(0x38*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_BFM_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_ARPRESP_BYTESZ	(M_WOWL_OFFLOADCFG_BASE+(0x0*2))
#define	M_ARPRESP_BYTESZ_OFFSET	(0x0*2)
#define	M_NA_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x1*2))
#define	M_NA_BYTESZ_0_OFFSET	(0x1*2)
#define	M_NA_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x2*2))
#define	M_NA_BYTESZ_1_OFFSET	(0x2*2)
#define	M_KEEPALIVE_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x3*2))
#define	M_KEEPALIVE_BYTESZ_0_OFFSET	(0x3*2)
#define	M_KEEPALIVE_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x4*2))
#define	M_KEEPALIVE_BYTESZ_1_OFFSET	(0x4*2)
#define	M_NPAT_ARPIDX	(M_WOWL_OFFLOADCFG_BASE+(0x5*2))
#define	M_NPAT_ARPIDX_OFFSET	(0x5*2)
#define	M_NPAT_NS0IDX	(M_WOWL_OFFLOADCFG_BASE+(0x6*2))
#define	M_NPAT_NS0IDX_OFFSET	(0x6*2)
#define	M_NPAT_NS1IDX	(M_WOWL_OFFLOADCFG_BASE+(0x7*2))
#define	M_NPAT_NS1IDX_OFFSET	(0x7*2)
#define	M_EXTWAKEPATTERN_0	(M_WOWL_OFFLOADCFG_BASE+(0x8*2))
#define	M_EXTWAKEPATTERN_0_OFFSET	(0x8*2)
#define	M_EXTWAKEPATTERN_1	(M_WOWL_OFFLOADCFG_BASE+(0x9*2))
#define	M_EXTWAKEPATTERN_1_OFFSET	(0x9*2)
#define	M_EXTWAKEPATTERN_2	(M_WOWL_OFFLOADCFG_BASE+(0xa*2))
#define	M_EXTWAKEPATTERN_2_OFFSET	(0xa*2)
#define	M_EXTWAKEPATTERN_U0	(M_WOWL_OFFLOADCFG_BASE+(0xb*2))
#define	M_EXTWAKEPATTERN_U0_OFFSET	(0xb*2)
#define	M_EXTWAKEPATTERN_U1	(M_WOWL_OFFLOADCFG_BASE+(0xc*2))
#define	M_EXTWAKEPATTERN_U1_OFFSET	(0xc*2)
#define	M_EXTWAKEPATTERN_U2	(M_WOWL_OFFLOADCFG_BASE+(0xd*2))
#define	M_EXTWAKEPATTERN_U2_OFFSET	(0xd*2)
#define	M_EXTWAKEPATTERN_U3	(M_WOWL_OFFLOADCFG_BASE+(0xe*2))
#define	M_EXTWAKEPATTERN_U3_OFFSET	(0xe*2)
#define	M_KEEPALIVE_INTVL_0	(M_WOWL_OFFLOADCFG_BASE+(0xf*2))
#define	M_KEEPALIVE_INTVL_0_OFFSET	(0xf*2)
#define	M_KEEPALIVE_INTVL_1	(M_WOWL_OFFLOADCFG_BASE+(0x10*2))
#define	M_KEEPALIVE_INTVL_1_OFFSET	(0x10*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_TXCRSWAR_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_TXCRSWAR_CNT_OFFSET	(0xb*2)
#define	M_PHYREG_WRSSI	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_PHYREG_WRSSI_OFFSET	(0x0*2)
#define	M_WRSSI_THR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_WRSSI_THR_OFFSET	(0x1*2)
#define	M_HIRSSI_FLAG	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_HIRSSI_FLAG_OFFSET	(0x2*2)
#define	M_HIRSSI_THR	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HIRSSI_THR_OFFSET	(0x3*2)
#define	M_RSVD	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_RSVD_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_WAKEPULSE_TWI	(M_WAKEPULSE_DURN_BLK+(0x0*2))
#define	M_WAKEPULSE_TWI_OFFSET	(0x0*2)
#define	M_WAKEPULSE_TIR	(M_WAKEPULSE_DURN_BLK+(0x1*2))
#define	M_WAKEPULSE_TIR_OFFSET	(0x1*2)
#define	M_WAKEPULSE_TRL	(M_WAKEPULSE_DURN_BLK+(0x2*2))
#define	M_WAKEPULSE_TRL_OFFSET	(0x2*2)
#define	M_WAKEPULSE_TRH	(M_WAKEPULSE_DURN_BLK+(0x3*2))
#define	M_WAKEPULSE_TRH_OFFSET	(0x3*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0xf*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0xf*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x0*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x0*2)
#define	M_PHY_SAMPLECMD	(0xc7a*2)
#define	M_RXENSTAT_FLAG	(M_RXENSTAT_BLK+(0x0*2))
#define	M_RXENSTAT_FLAG_OFFSET	(0x0*2)
#define	M_RXENSTAT_NOSEC	(M_RXENSTAT_BLK+(0x1*2))
#define	M_RXENSTAT_NOSEC_OFFSET	(0x1*2)
#define	M_RXENSTAT_WEP	(M_RXENSTAT_BLK+(0x2*2))
#define	M_RXENSTAT_WEP_OFFSET	(0x2*2)
#define	M_RXENSTAT_TKIP	(M_RXENSTAT_BLK+(0x3*2))
#define	M_RXENSTAT_TKIP_OFFSET	(0x3*2)
#define	M_RXENSTAT_WEP128	(M_RXENSTAT_BLK+(0x4*2))
#define	M_RXENSTAT_WEP128_OFFSET	(0x4*2)
#define	M_RXENSTAT_RSVD	(M_RXENSTAT_BLK+(0x5*2))
#define	M_RXENSTAT_RSVD_OFFSET	(0x5*2)
#define	M_RXENSTAT_AES	(M_RXENSTAT_BLK+(0x6*2))
#define	M_RXENSTAT_AES_OFFSET	(0x6*2)
#define	M_RXENSTAT_GCM	(M_RXENSTAT_BLK+(0x7*2))
#define	M_RXENSTAT_GCM_OFFSET	(0x7*2)
#define	M_RXENSTAT_WAPI	(M_RXENSTAT_BLK+(0x8*2))
#define	M_RXENSTAT_WAPI_OFFSET	(0x8*2)
#define	M_MBURST_REMDUR	(0xc7b*2)
#define	MX_PSM_SOFT_REGS	(0x0*2)
#define	MX_PSM_SOFT_REGS_SIZE	64
#define	MX_PSM2HOST_STATS	(0x40*2)
#define	MX_PSM2HOST_STATS_SIZE	64
#define	MX_AC_MUTXLMT_BLK	(0x80*2)
#define	MX_AC_MUTXLMT_BLK_SIZE	4
#define	MX_MFBR_TBL	(0x84*2)
#define	MX_MFBR_TBL_SIZE	4
#define	MX_RT_DIRMAP_A	(0x88*2)
#define	MX_RT_DIRMAP_A_SIZE	16
#define	MX_RT_BBRSMAP_A	(0x98*2)
#define	MX_RT_BBRSMAP_A_SIZE	16
#define	MX_AGF_BLK	(0xa8*2)
#define	MX_AGF_BLK_SIZE	8
#define	MX_RATE_TABLE_N	(0xb0*2)
#define	MX_RATE_TABLE_N_SIZE	10
#define	MX_NSD_X4_BLKS	(0xba*2)
#define	MX_NSD_X4_BLKS_SIZE	4
#define	MX_RATEINVS_TBL	(0xbe*2)
#define	MX_RATEINVS_TBL_SIZE	10
#define	MX_NSDINVS_TBL	(0xc8*2)
#define	MX_NSDINVS_TBL_SIZE	3
#define	MX_ENC_ADJLEN_BLK	(0xcc*2)
#define	MX_ENC_ADJLEN_BLK_SIZE	8
#define	MX_MBOX_BLK	(0xd4*2)
#define	MX_MBOX_BLK_SIZE	4
#define	MX_MBOXCMD_IN	(0xcb*2)
#define	MX_PSM_INTS	(0xd8*2)
#define	MX_MUTEX_TURN	(0xd9*2)
#define	MX_MUTEX_PSM	(0xda*2)
#define	MX_MUTEX_PSMX	(0xdb*2)
#define	MX_M2V_MSGCNT	(0xdc*2)
#define	MX_M2V_MSGADDR	(0xdd*2)
#define	MX_V2M_MSGADDR	(0xde*2)
#define	MX_QIST_BLK	(0xe0*2)
#define	MX_QIST_BLK_SIZE	40
#define	MX_BFI2Q_BLK	(0x108*2)
#define	MX_BFI2Q_BLK_SIZE	32
#define	MX_FFQ_FULL	(0xdf*2)
#define	MX_FFQ_BLK	(0x128*2)
#define	MX_FFQ_BLK_SIZE	28
#define	MX_NDPA_SEQNUM	(0x144*2)
#define	MX_BFI_NXT_IDX	(0x145*2)
#define	MX_RTSEL_BLKS	(0x146*2)
#define	MX_RTSEL_BLKS_SIZE	64
#define	MX_MFQ_BLK	(0x186*2)
#define	MX_MFQ_BLK_SIZE	80
#define	MX_SFB2V_MSG	(0x1d6*2)
#define	MX_SFB2V_MSG_SIZE	12
#define	MX_V2M_BLK	(0x1e4*2)
#define	MX_V2M_BLK_SIZE	171
#define	MX_MVP_BLK	(0x290*2)
#define	MX_MVP_BLK_SIZE	36
#define	MX_CTX_BLKS	(0x2b4*2)
#define	MX_CTX_BLKS_SIZE	3328
#define	MX_NDPPWR_TBL	(0xfb4*2)
#define	MX_NDPPWR_TBL_SIZE	5
#define	MX_USRS_MINMCS	(0x1e2*2)
#define	MX_USRS_MAXMCS	(0x1e3*2)
#define	MX_NOMUUPD_CNT	(0x28f*2)
#define	MX_TEMP0	(0xfb9*2)
#define	MX_SHM_END	(0xfba*2)
#define	MX_BOM_REV_MAJOR	(MX_PSM_SOFT_REGS+(0x0*2))
#define	MX_BOM_REV_MAJOR_OFFSET	(0x0*2)
#define	MX_BOM_REV_MINOR	(MX_PSM_SOFT_REGS+(0x1*2))
#define	MX_BOM_REV_MINOR_OFFSET	(0x1*2)
#define	MX_UCODE_DATE	(MX_PSM_SOFT_REGS+(0x2*2))
#define	MX_UCODE_DATE_OFFSET	(0x2*2)
#define	MX_UCODE_TIME	(MX_PSM_SOFT_REGS+(0x3*2))
#define	MX_UCODE_TIME_OFFSET	(0x3*2)
#define	MX_UDIFFS1	(MX_PSM_SOFT_REGS+(0x4*2))
#define	MX_UDIFFS1_OFFSET	(0x4*2)
#define	MX_UCODE_FEATURES	(MX_PSM_SOFT_REGS+(0x5*2))
#define	MX_UCODE_FEATURES_OFFSET	(0x5*2)
#define	MX_UCODE_DBGST	(MX_PSM_SOFT_REGS+(0x6*2))
#define	MX_UCODE_DBGST_OFFSET	(0x6*2)
#define	MX_WATCHDOG_8TU	(MX_PSM_SOFT_REGS+(0x7*2))
#define	MX_WATCHDOG_8TU_OFFSET	(0x7*2)
#define	MX_MACHW_VER	(MX_PSM_SOFT_REGS+(0x8*2))
#define	MX_MACHW_VER_OFFSET	(0x8*2)
#define	MX_PHYVER	(MX_PSM_SOFT_REGS+(0x9*2))
#define	MX_PHYVER_OFFSET	(0x9*2)
#define	MX_PHYTYPE	(MX_PSM_SOFT_REGS+(0xa*2))
#define	MX_PHYTYPE_OFFSET	(0xa*2)
#define	MX_HOST_FLAGS0	(MX_PSM_SOFT_REGS+(0xb*2))
#define	MX_HOST_FLAGS0_OFFSET	(0xb*2)
#define	MX_HOST_FLAGS1	(MX_PSM_SOFT_REGS+(0xc*2))
#define	MX_HOST_FLAGS1_OFFSET	(0xc*2)
#define	MX_HOST_FLAGS2	(MX_PSM_SOFT_REGS+(0xd*2))
#define	MX_HOST_FLAGS2_OFFSET	(0xd*2)
#define	MX_UCX2R_FLAGS	(MX_PSM_SOFT_REGS+(0xe*2))
#define	MX_UCX2R_FLAGS_OFFSET	(0xe*2)
#define	MX_DIAG_FLAGS	(MX_PSM_SOFT_REGS+(0xf*2))
#define	MX_DIAG_FLAGS_OFFSET	(0xf*2)
#define	MX_BFI_BLK_PTR	(MX_PSM_SOFT_REGS+(0x10*2))
#define	MX_BFI_BLK_PTR_OFFSET	(0x10*2)
#define	MX_NDPPWR_PTR	(MX_PSM_SOFT_REGS+(0x11*2))
#define	MX_NDPPWR_PTR_OFFSET	(0x11*2)
#define	MX_MUSND_PER	(MX_PSM_SOFT_REGS+(0x20*2))
#define	MX_MUSND_PER_OFFSET	(0x20*2)
#define	MX_MUSND_SIDX	(MX_PSM_SOFT_REGS+(0x21*2))
#define	MX_MUSND_SIDX_OFFSET	(0x21*2)
#define	MX_SFRMTXCNTFBRTHSD	(MX_PSM_SOFT_REGS+(0x22*2))
#define	MX_SFRMTXCNTFBRTHSD_OFFSET	(0x22*2)
#define	MX_LFRMTXCNTFBRTHSD	(MX_PSM_SOFT_REGS+(0x23*2))
#define	MX_LFRMTXCNTFBRTHSD_OFFSET	(0x23*2)
#define	MX_UTRACE_SPTR	(MX_PSM_SOFT_REGS+(0x24*2))
#define	MX_UTRACE_SPTR_OFFSET	(0x24*2)
#define	MX_UTRACE_EPTR	(MX_PSM_SOFT_REGS+(0x25*2))
#define	MX_UTRACE_EPTR_OFFSET	(0x25*2)
#define	MX_UTRACE_TMP	(MX_PSM_SOFT_REGS+(0x26*2))
#define	MX_UTRACE_TMP_OFFSET	(0x26*2)
#define	MX_MACSUSP_CNT	(MX_PSM2HOST_STATS+(0x0*2))
#define	MX_MACSUSP_CNT_OFFSET	(0x0*2)
#define	MX_M2VMSG_CNT	(MX_PSM2HOST_STATS+(0x1*2))
#define	MX_M2VMSG_CNT_OFFSET	(0x1*2)
#define	MX_V2MMSG_CNT	(MX_PSM2HOST_STATS+(0x2*2))
#define	MX_V2MMSG_CNT_OFFSET	(0x2*2)
#define	MX_MBOXOUT_CNT	(MX_PSM2HOST_STATS+(0x3*2))
#define	MX_MBOXOUT_CNT_OFFSET	(0x3*2)
#define	MX_MUSND_CNT	(MX_PSM2HOST_STATS+(0x4*2))
#define	MX_MUSND_CNT_OFFSET	(0x4*2)
#define	MX_MUSNDFAIL_CNT	(MX_PSM2HOST_STATS+(0x5*2))
#define	MX_MUSNDFAIL_CNT_OFFSET	(0x5*2)
#define	MX_SFB2V_CNT	(MX_PSM2HOST_STATS+(0x6*2))
#define	MX_SFB2V_CNT_OFFSET	(0x6*2)
#define	MX_MVP2V_CNT	(MX_PSM2HOST_STATS+(0x7*2))
#define	MX_MVP2V_CNT_OFFSET	(0x7*2)
#define	MX_V2GRP_CNT	(MX_PSM2HOST_STATS+(0x8*2))
#define	MX_V2GRP_CNT_OFFSET	(0x8*2)
#define	MX_V2SU_CNT	(MX_PSM2HOST_STATS+(0x9*2))
#define	MX_V2SU_CNT_OFFSET	(0x9*2)
#define	MX_V2MVP_CNT	(MX_PSM2HOST_STATS+(0xa*2))
#define	MX_V2MVP_CNT_OFFSET	(0xa*2)
#define	MX_V2GRPINV_CNT	(MX_PSM2HOST_STATS+(0xb*2))
#define	MX_V2GRPINV_CNT_OFFSET	(0xb*2)
#define	MX_V2MVPINV_CNT	(MX_PSM2HOST_STATS+(0xc*2))
#define	MX_V2MVPINV_CNT_OFFSET	(0xc*2)
#define	MX_RDTXD_CNT	(MX_PSM2HOST_STATS+(0xd*2))
#define	MX_RDTXD_CNT_OFFSET	(0xd*2)
#define	MX_AQMSUFL_CNT	(MX_PSM2HOST_STATS+(0xe*2))
#define	MX_AQMSUFL_CNT_OFFSET	(0xe*2)
#define	MX_AQMFL_CNT	(MX_PSM2HOST_STATS+(0xf*2))
#define	MX_AQMFL_CNT_OFFSET	(0xf*2)
#define	MX_FFQADD_CNT	(MX_PSM2HOST_STATS+(0x10*2))
#define	MX_FFQADD_CNT_OFFSET	(0x10*2)
#define	MX_FFQDEL_CNT	(MX_PSM2HOST_STATS+(0x11*2))
#define	MX_FFQDEL_CNT_OFFSET	(0x11*2)
#define	MX_MFQADD_CNT	(MX_PSM2HOST_STATS+(0x12*2))
#define	MX_MFQADD_CNT_OFFSET	(0x12*2)
#define	MX_MFQDEL_CNT	(MX_PSM2HOST_STATS+(0x13*2))
#define	MX_MFQDEL_CNT_OFFSET	(0x13*2)
#define	MX_M2SQ0_CNT	(MX_PSM2HOST_STATS+(0x14*2))
#define	MX_M2SQ0_CNT_OFFSET	(0x14*2)
#define	MX_M2SQ1_CNT	(MX_PSM2HOST_STATS+(0x15*2))
#define	MX_M2SQ1_CNT_OFFSET	(0x15*2)
#define	MX_M2SQ2_CNT	(MX_PSM2HOST_STATS+(0x16*2))
#define	MX_M2SQ2_CNT_OFFSET	(0x16*2)
#define	MX_M2SQ3_CNT	(MX_PSM2HOST_STATS+(0x17*2))
#define	MX_M2SQ3_CNT_OFFSET	(0x17*2)
#define	MX_M2SQ4_CNT	(MX_PSM2HOST_STATS+(0x18*2))
#define	MX_M2SQ4_CNT_OFFSET	(0x18*2)
#define	MX_VASIPRST_CNT	(MX_PSM2HOST_STATS+(0x19*2))
#define	MX_VASIPRST_CNT_OFFSET	(0x19*2)
#define	MX_REGSEL_CNT	(MX_PSM2HOST_STATS+(0x1a*2))
#define	MX_REGSEL_CNT_OFFSET	(0x1a*2)
#define	MX_TXDWAR_CNT	(MX_PSM2HOST_STATS+(0x1e*2))
#define	MX_TXDWAR_CNT_OFFSET	(0x1e*2)
#define	MX_MFBR_TBLEND	(MX_MFBR_TBL+(0x3*2))
#define	MX_MFBR_TBLEND_OFFSET	(0x3*2)
#define	MX_FFQ0_BLK	(MX_FFQ_BLK+(0x0*2))
#define	MX_FFQ0_BLK_OFFSET	(0x0*2)
#define	MX_FFQ1_BLK	(MX_FFQ_BLK+(0x7*2))
#define	MX_FFQ1_BLK_OFFSET	(0x7*2)
#define	MX_FFQ2_BLK	(MX_FFQ_BLK+(0xe*2))
#define	MX_FFQ2_BLK_OFFSET	(0xe*2)
#define	MX_FFQ3_BLK	(MX_FFQ_BLK+(0x15*2))
#define	MX_FFQ3_BLK_OFFSET	(0x15*2)
#define	MX_FFQ_END	(MX_FFQ_BLK+(0x1b*2))
#define	MX_FFQ_END_OFFSET	(0x1b*2)
#define	MX_QIST0_BLK	(MX_QIST_BLK+(0x0*2))
#define	MX_QIST0_BLK_OFFSET	(0x0*2)
#define	MX_QIST1_BLK	(MX_QIST_BLK+(0xa*2))
#define	MX_QIST1_BLK_OFFSET	(0xa*2)
#define	MX_QIST2_BLK	(MX_QIST_BLK+(0x14*2))
#define	MX_QIST2_BLK_OFFSET	(0x14*2)
#define	MX_QIST3_BLK	(MX_QIST_BLK+(0x1e*2))
#define	MX_QIST3_BLK_OFFSET	(0x1e*2)
#define	MX_QIST_END	(MX_QIST_BLK+(0x27*2))
#define	MX_QIST_END_OFFSET	(0x27*2)
#define	MX_BFI2Q_END	(MX_BFI2Q_BLK+(0x1f*2))
#define	MX_BFI2Q_END_OFFSET	(0x1f*2)
#define	MX_MFQ0_BLK	(MX_MFQ_BLK+(0x0*2))
#define	MX_MFQ0_BLK_OFFSET	(0x0*2)
#define	MX_MFQ1_BLK	(MX_MFQ_BLK+(0x14*2))
#define	MX_MFQ1_BLK_OFFSET	(0x14*2)
#define	MX_MFQ2_BLK	(MX_MFQ_BLK+(0x28*2))
#define	MX_MFQ2_BLK_OFFSET	(0x28*2)
#define	MX_MFQ3_BLK	(MX_MFQ_BLK+(0x3c*2))
#define	MX_MFQ3_BLK_OFFSET	(0x3c*2)
#define	MX_MFQ_END	(MX_MFQ_BLK+(0x4f*2))
#define	MX_MFQ_END_OFFSET	(0x4f*2)
#define	MX_V2MGRP_MSG	(MX_V2M_BLK+(0x0*2))
#define	MX_V2MGRP_MSG_OFFSET	(0x0*2)
#define	MX_V2MGRP0_BLK	(MX_V2M_BLK+(0x2*2))
#define	MX_V2MGRP0_BLK_OFFSET	(0x2*2)
#define	MX_V2MGRP1_BLK	(MX_V2M_BLK+(0x10*2))
#define	MX_V2MGRP1_BLK_OFFSET	(0x10*2)
#define	MX_V2MGRP2_BLK	(MX_V2M_BLK+(0x1e*2))
#define	MX_V2MGRP2_BLK_OFFSET	(0x1e*2)
#define	MX_V2MGRP3_BLK	(MX_V2M_BLK+(0x2c*2))
#define	MX_V2MGRP3_BLK_OFFSET	(0x2c*2)
#define	MX_V2MGRP4_BLK	(MX_V2M_BLK+(0x3a*2))
#define	MX_V2MGRP4_BLK_OFFSET	(0x3a*2)
#define	MX_V2MGRP5_BLK	(MX_V2M_BLK+(0x48*2))
#define	MX_V2MGRP5_BLK_OFFSET	(0x48*2)
#define	MX_V2MGRP6_BLK	(MX_V2M_BLK+(0x56*2))
#define	MX_V2MGRP6_BLK_OFFSET	(0x56*2)
#define	MX_V2MGRP7_BLK	(MX_V2M_BLK+(0x64*2))
#define	MX_V2MGRP7_BLK_OFFSET	(0x64*2)
#define	MX_V2MSU_MSG	(MX_V2M_BLK+(0x72*2))
#define	MX_V2MSU_MSG_OFFSET	(0x72*2)
#define	MX_V2MSU_BLK	(MX_V2M_BLK+(0x74*2))
#define	MX_V2MSU_BLK_OFFSET	(0x74*2)
#define	MX_MVP0_BLK	(MX_MVP_BLK+(0x0*2))
#define	MX_MVP0_BLK_OFFSET	(0x0*2)
#define	MX_MVP1_BLK	(MX_MVP_BLK+(0x12*2))
#define	MX_MVP1_BLK_OFFSET	(0x12*2)
#define	MX_AGFVAL0	(MX_AGF_BLK+(0x0*2))
#define	MX_AGFVAL0_OFFSET	(0x0*2)
#define	MX_AGFVAL1	(MX_AGF_BLK+(0x1*2))
#define	MX_AGFVAL1_OFFSET	(0x1*2)
#define	MX_AGFVAL2	(MX_AGF_BLK+(0x2*2))
#define	MX_AGFVAL2_OFFSET	(0x2*2)
#define	MX_AGFVAL3	(MX_AGF_BLK+(0x3*2))
#define	MX_AGFVAL3_OFFSET	(0x3*2)
#define	MX_SDPERVAL0	(MX_AGF_BLK+(0x4*2))
#define	MX_SDPERVAL0_OFFSET	(0x4*2)
#define	MX_SDPERVAL1	(MX_AGF_BLK+(0x5*2))
#define	MX_SDPERVAL1_OFFSET	(0x5*2)
#define	MX_SDPERVAL2	(MX_AGF_BLK+(0x6*2))
#define	MX_SDPERVAL2_OFFSET	(0x6*2)
#define	MX_SDPERVAL3	(MX_AGF_BLK+(0x7*2))
#define	MX_SDPERVAL3_OFFSET	(0x7*2)
#define	MX_CTX0_BLK	(MX_CTX_BLKS+(0x0*2))
#define	MX_CTX0_BLK_OFFSET	(0x0*2)
#define	MX_CTX1_BLK	(MX_CTX_BLKS+(0x68*2))
#define	MX_CTX1_BLK_OFFSET	(0x68*2)
#define	MX_CTX2_BLK	(MX_CTX_BLKS+(0xd0*2))
#define	MX_CTX2_BLK_OFFSET	(0xd0*2)
#define	MX_CTX3_BLK	(MX_CTX_BLKS+(0x138*2))
#define	MX_CTX3_BLK_OFFSET	(0x138*2)
#define	MX_CTX4_BLK	(MX_CTX_BLKS+(0x1a0*2))
#define	MX_CTX4_BLK_OFFSET	(0x1a0*2)
#define	MX_CTX5_BLK	(MX_CTX_BLKS+(0x208*2))
#define	MX_CTX5_BLK_OFFSET	(0x208*2)
#define	MX_CTX6_BLK	(MX_CTX_BLKS+(0x270*2))
#define	MX_CTX6_BLK_OFFSET	(0x270*2)
#define	MX_CTX7_BLK	(MX_CTX_BLKS+(0x2d8*2))
#define	MX_CTX7_BLK_OFFSET	(0x2d8*2)
#define	MX_CTX8_BLK	(MX_CTX_BLKS+(0x340*2))
#define	MX_CTX8_BLK_OFFSET	(0x340*2)
#define	MX_CTX9_BLK	(MX_CTX_BLKS+(0x3a8*2))
#define	MX_CTX9_BLK_OFFSET	(0x3a8*2)
#define	MX_CTX10_BLK	(MX_CTX_BLKS+(0x410*2))
#define	MX_CTX10_BLK_OFFSET	(0x410*2)
#define	MX_CTX11_BLK	(MX_CTX_BLKS+(0x478*2))
#define	MX_CTX11_BLK_OFFSET	(0x478*2)
#define	MX_CTX12_BLK	(MX_CTX_BLKS+(0x4e0*2))
#define	MX_CTX12_BLK_OFFSET	(0x4e0*2)
#define	MX_CTX13_BLK	(MX_CTX_BLKS+(0x548*2))
#define	MX_CTX13_BLK_OFFSET	(0x548*2)
#define	MX_CTX14_BLK	(MX_CTX_BLKS+(0x5b0*2))
#define	MX_CTX14_BLK_OFFSET	(0x5b0*2)
#define	MX_CTX15_BLK	(MX_CTX_BLKS+(0x618*2))
#define	MX_CTX15_BLK_OFFSET	(0x618*2)
#define	MX_CTX16_BLK	(MX_CTX_BLKS+(0x680*2))
#define	MX_CTX16_BLK_OFFSET	(0x680*2)
#define	MX_CTX17_BLK	(MX_CTX_BLKS+(0x6e8*2))
#define	MX_CTX17_BLK_OFFSET	(0x6e8*2)
#define	MX_CTX18_BLK	(MX_CTX_BLKS+(0x750*2))
#define	MX_CTX18_BLK_OFFSET	(0x750*2)
#define	MX_CTX19_BLK	(MX_CTX_BLKS+(0x7b8*2))
#define	MX_CTX19_BLK_OFFSET	(0x7b8*2)
#define	MX_CTX20_BLK	(MX_CTX_BLKS+(0x820*2))
#define	MX_CTX20_BLK_OFFSET	(0x820*2)
#define	MX_CTX21_BLK	(MX_CTX_BLKS+(0x888*2))
#define	MX_CTX21_BLK_OFFSET	(0x888*2)
#define	MX_CTX22_BLK	(MX_CTX_BLKS+(0x8f0*2))
#define	MX_CTX22_BLK_OFFSET	(0x8f0*2)
#define	MX_CTX23_BLK	(MX_CTX_BLKS+(0x958*2))
#define	MX_CTX23_BLK_OFFSET	(0x958*2)
#define	MX_CTX24_BLK	(MX_CTX_BLKS+(0x9c0*2))
#define	MX_CTX24_BLK_OFFSET	(0x9c0*2)
#define	MX_CTX25_BLK	(MX_CTX_BLKS+(0xa28*2))
#define	MX_CTX25_BLK_OFFSET	(0xa28*2)
#define	MX_CTX26_BLK	(MX_CTX_BLKS+(0xa90*2))
#define	MX_CTX26_BLK_OFFSET	(0xa90*2)
#define	MX_CTX27_BLK	(MX_CTX_BLKS+(0xaf8*2))
#define	MX_CTX27_BLK_OFFSET	(0xaf8*2)
#define	MX_CTX28_BLK	(MX_CTX_BLKS+(0xb60*2))
#define	MX_CTX28_BLK_OFFSET	(0xb60*2)
#define	MX_CTX29_BLK	(MX_CTX_BLKS+(0xbc8*2))
#define	MX_CTX29_BLK_OFFSET	(0xbc8*2)
#define	MX_CTX30_BLK	(MX_CTX_BLKS+(0xc30*2))
#define	MX_CTX30_BLK_OFFSET	(0xc30*2)
#define	MX_CTX31_BLK	(MX_CTX_BLKS+(0xc98*2))
#define	MX_CTX31_BLK_OFFSET	(0xc98*2)
#define	MX_CTXEND_BLK	(MX_CTX_BLKS+(0xcff*2))
#define	MX_CTXEND_BLK_OFFSET	(0xcff*2)
#define	MX_BFI_BLK	(MX_CTX5_BLK+(0x0*2))
#define	MX_BFI_BLK_OFFSET	(0x0*2)
#define	MX_BFI0_BLK	(MX_BFI_BLK+(0x0*2))
#define	MX_BFI0_BLK_OFFSET	(0x0*2)
#define	MX_BFI1_BLK	(MX_BFI_BLK+(0x10*2))
#define	MX_BFI1_BLK_OFFSET	(0x10*2)
#define	MX_BFI2_BLK	(MX_BFI_BLK+(0x20*2))
#define	MX_BFI2_BLK_OFFSET	(0x20*2)
#define	MX_BFI3_BLK	(MX_BFI_BLK+(0x30*2))
#define	MX_BFI3_BLK_OFFSET	(0x30*2)
#define	MX_BFI4_BLK	(MX_BFI_BLK+(0x40*2))
#define	MX_BFI4_BLK_OFFSET	(0x40*2)
#define	MX_BFI5_BLK	(MX_BFI_BLK+(0x50*2))
#define	MX_BFI5_BLK_OFFSET	(0x50*2)
#define	MX_BFI6_BLK	(MX_BFI_BLK+(0x60*2))
#define	MX_BFI6_BLK_OFFSET	(0x60*2)
#define	MX_BFI7_BLK	(MX_BFI_BLK+(0x70*2))
#define	MX_BFI7_BLK_OFFSET	(0x70*2)
#define	MX_BFI8_BLK	(MX_BFI_BLK+(0x80*2))
#define	MX_BFI8_BLK_OFFSET	(0x80*2)
#define	MX_BFI9_BLK	(MX_BFI_BLK+(0x90*2))
#define	MX_BFI9_BLK_OFFSET	(0x90*2)
#define	MX_BFI10_BLK	(MX_BFI_BLK+(0xa0*2))
#define	MX_BFI10_BLK_OFFSET	(0xa0*2)
#define	MX_BFI11_BLK	(MX_BFI_BLK+(0xb0*2))
#define	MX_BFI11_BLK_OFFSET	(0xb0*2)
#define	MX_BFI12_BLK	(MX_BFI_BLK+(0xc0*2))
#define	MX_BFI12_BLK_OFFSET	(0xc0*2)
#define	MX_BFI13_BLK	(MX_BFI_BLK+(0xd0*2))
#define	MX_BFI13_BLK_OFFSET	(0xd0*2)
#define	MX_BFI14_BLK	(MX_BFI_BLK+(0xe0*2))
#define	MX_BFI14_BLK_OFFSET	(0xe0*2)
#define	MX_BFI15_BLK	(MX_BFI_BLK+(0xf0*2))
#define	MX_BFI15_BLK_OFFSET	(0xf0*2)
#define	MX_MUBF_BLK	(MX_BFI_BLK+(0x100*2))
#define	MX_MUBF_BLK_OFFSET	(0x100*2)
#define	MX_RTSEL0_BLK	(MX_RTSEL_BLKS+(0x0*2))
#define	MX_RTSEL0_BLK_OFFSET	(0x0*2)
#define	MX_RTSEL1_BLK	(MX_RTSEL_BLKS+(0x4*2))
#define	MX_RTSEL1_BLK_OFFSET	(0x4*2)
#define	MX_RTSEL2_BLK	(MX_RTSEL_BLKS+(0x8*2))
#define	MX_RTSEL2_BLK_OFFSET	(0x8*2)
#define	MX_RTSEL3_BLK	(MX_RTSEL_BLKS+(0xc*2))
#define	MX_RTSEL3_BLK_OFFSET	(0xc*2)
#define	MX_RTSEL4_BLK	(MX_RTSEL_BLKS+(0x10*2))
#define	MX_RTSEL4_BLK_OFFSET	(0x10*2)
#define	MX_RTSEL5_BLK	(MX_RTSEL_BLKS+(0x14*2))
#define	MX_RTSEL5_BLK_OFFSET	(0x14*2)
#define	MX_RTSEL6_BLK	(MX_RTSEL_BLKS+(0x18*2))
#define	MX_RTSEL6_BLK_OFFSET	(0x18*2)
#define	MX_RTSEL7_BLK	(MX_RTSEL_BLKS+(0x1c*2))
#define	MX_RTSEL7_BLK_OFFSET	(0x1c*2)
#define	MX_RTSEL_END	(MX_RTSEL_BLKS+(0x1f*2))
#define	MX_RTSEL_END_OFFSET	(0x1f*2)
#define	MX_NDPPWR_TBL_END	(MX_NDPPWR_TBL+(0x4*2))
#define	MX_NDPPWR_TBL_END_OFFSET	(0x4*2)
#endif /* (D11_REV == 64) */
#if (D11_REV == 65)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	35
#define	M_COREMASK_BLK	(0x1b0*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_SECKINDXALGO_BLK	(0x1b6*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_TXFRM_PLCP	(0x1fa*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RSVD_BLK	(0x200*2)
#define	M_RSVD_BLK_SIZE	60
#define	M_EAPOLMICKEY_BLK	(0x23c*2)
#define	M_EAPOLMICKEY_BLK_SIZE	8
#define	M_ARC4_KEY	(0x244*2)
#define	M_ARC4_KEY_SIZE	16
#define	M_SMACADDR_BLK	(0x254*2)
#define	M_SMACADDR_BLK_SIZE	6
#define	M_NETPAT_NUM	(0x1af*2)
#define	M_NETPAT_BLK	(0x25a*2)
#define	M_NETPAT_BLK_SIZE	296
#define	M_KEYRC_LAST	(0x382*2)
#define	M_KEYRC_LAST_SIZE	4
#define	M_CTX_GTKMSG2	(0x386*2)
#define	M_CTX_GTKMSG2_SIZE	21
#define	M_SINETABLE_BLK	(0x39c*2)
#define	M_SINETABLE_BLK_SIZE	128
#define	M_PRQFIFO	(0x41c*2)
#define	M_PRQFIFO_SIZE	60
#define	M_TXFRMPLCP_HDR	(0x458*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_EPA_DELAY	(0x39b*2)
#define	M_REPLCNT_BLK	(0x46c*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_PSM2HOST_STATS_EXT	(0x470*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	16
#define	M_WAKEPULSE_DURN_BLK	(0x480*2)
#define	M_WAKEPULSE_DURN_BLK_SIZE	4
#define	M_TSCPN_BLK	(0x484*2)
#define	M_TSCPN_BLK_SIZE	240
#define	M_RATE_TABLE_A	(0x574*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x5cc*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x604*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x622*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_TKMICKEYS_BLK	(0x62a*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_TKIP_WEPSEED	(0x68a*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_CTX_BLKS	(0x694*2)
#define	M_CTX_BLKS_SIZE	32
#define	M_CRX_BLK	(0x6b4*2)
#define	M_CRX_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x6c4*2)
#define	M_RXFRM_BLK_SIZE	768
#define	M_TXFRM_HDR	(0x9c4*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_TPL_DTIM	(0x692*2)
#define	M_TPL_DTIM_SIZE	2
#define	M_BA_BITMAP	(0xa7a*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_MBS_LGCYPRS_LEN_BLK	(0xa7e*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_ANT2x3GPIO_BLK	(0xa8e*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_USEQ_PWRUP_BLK	(0xa90*2)
#define	M_USEQ_PWRUP_BLK_SIZE	120
#define	M_USEQ_PWRDN_BLK	(0xb08*2)
#define	M_USEQ_PWRDN_BLK_SIZE	80
#define	M_TXERRADDR_BLK	(0xb58*2)
#define	M_TXERRADDR_BLK_SIZE	4
#define	M_AMT_INFO_BLK	(0xb5c*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SLOWTIMER_L	(0xb9c*2)
#define	M_SLOWTIMER_H	(0xb9d*2)
#define	M_RSP_FRMTYPE	(0xb9e*2)
#define	M_PRSRETX_CNT	(0xb9f*2)
#define	M_ALT_CTX	(0xba0*2)
#define	M_ALT_TXFINDX	(0xba1*2)
#define	M_IVLOC	(0xba2*2)
#define	M_JSSI_TSTAMP	(0xba3*2)
#define	M_TXCRSEND_TSTAMP	(0xba4*2)
#define	M_CCA_TSF0	(0xba5*2)
#define	M_CCA_TSF1	(0xba6*2)
#define	M_TXPWR_RTADJ	(0xba7*2)
#define	M_GOOD_RXANT	(0xba8*2)
#define	M_CUR_RXF_INDEX	(0xba9*2)
#define	M_BYTES_LEFT	(0xbaa*2)
#define	M_FRM_SOFAR	(0xbab*2)
#define	M_MM_XTRADUR	(0xbac*2)
#define	M_HANGTM	(0xbad*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0xbae*2)
#define	M_NUMMPDU	(0xbaf*2)
#define	M_CURR_ANTPAT	(0xbb0*2)
#define	M_TSFTMRVALTMP_WD3	(0xbb1*2)
#define	M_TSFTMRVALTMP_WD2	(0xbb2*2)
#define	M_TSFTMRVALTMP_WD1	(0xbb3*2)
#define	M_TSFTMRVALTMP_WD0	(0xbb4*2)
#define	M_LBCN_CNT	(0xbb5*2)
#define	M_MPDUNUM_LEFT	(0xbb6*2)
#define	M_SLEEP_TIME_L	(0xbb7*2)
#define	M_SLEEP_TIME_ML	(0xbb8*2)
#define	M_WOWL_LASTBCN_L	(0xbb9*2)
#define	M_WOWL_LASTBCN_ML	(0xbba*2)
#define	M_BCN_TSF_L	(0xbbb*2)
#define	M_BCN_TSF_ML	(0xbbc*2)
#define	M_BCN_TSF_MU	(0xbbd*2)
#define	M_BCN_TSF_H	(0xbbe*2)
#define	M_WOWL_LASTWORD	(0xbbf*2)
#define	M_FWMATCH	(0xbc0*2)
#define	M_MD5_XWORD0	(0xbc1*2)
#define	M_MD5_XWORD1	(0xbc2*2)
#define	M_MD5_YWORD0	(0xbc3*2)
#define	M_MD5_YWORD1	(0xbc4*2)
#define	M_MD5_ZWORD0	(0xbc5*2)
#define	M_MD5_ZWORD1	(0xbc6*2)
#define	M_WOWL_MSGLEN	(0xbc7*2)
#define	M_RESMSGLEN	(0xbc8*2)
#define	M_L0_BUFFER	(0xbc9*2)
#define	M_L1_BUFFER	(0xbca*2)
#define	M_R0_BUFFER	(0xbcb*2)
#define	M_R1_BUFFER	(0xbcc*2)
#define	M_WOWLTCLFLAG_BLK	(0xbd0*2)
#define	M_WOWLTCLFLAG_BLK_SIZE	3
#define	M_RXANTPAT_BLK	(0xbcd*2)
#define	M_PREPAYLOAD_BLK	(0xbd4*2)
#define	M_PREPAYLOAD_BLK_SIZE	8
#define	M_TKIP_POSTPAYLOAD_BLK	(0xbdc*2)
#define	M_TKIP_POSTPAYLOAD_BLK_SIZE	4
#define	M_ABCDBUF_BLK	(0xbe0*2)
#define	M_ABCDBUF_BLK_SIZE	20
#define	M_SIPARAMS_BLK	(0xbf4*2)
#define	M_SIPARAMS_BLK_SIZE	64
#define	M_WOWL_OFFLOADCFG_BASE	(0xc34*2)
#define	M_WOWL_OFFLOADCFG_BASE_SIZE	18
#define	M_ARPOFFLOAD_CACHE	(0xc46*2)
#define	M_ARPOFFLOAD_CACHE_SIZE	12
#define	M_PHY_ANTDIV_REG	(0xbce*2)
#define	M_PHY_ANTDIV_MASK	(0xbcf*2)
#define	M_PHY_EXTLNA_OVR	(0xbd3*2)
#define	M_PHY_PLCPRX_DURATION	(0xc52*2)
#define	M_CTS_STRT_TIME	(0xc53*2)
#define	M_HANGTM_H	(0xc54*2)
#define	M_CRSHRXFRMHRST_CNT	(0xc55*2)
#define	M_RXENSTAT_BLK	(0xc56*2)
#define	M_RXENSTAT_BLK_SIZE	10
#define	M_RXCNT	(0xc60*2)
#define	M_WOWL_TXBITMAP	(0xc61*2)
#define	M_WOWL_CURRTX	(0xc62*2)
#define	M_WOWL_CURRTXLEN	(0xc63*2)
#define	M_WOWL_CURRTXADDR	(0xc64*2)
#define	M_WOWL_OFFLOAD_TXCTR	(0xc65*2)
#define	M_WOWL_MICOFFSET	(0xc66*2)
#define	M_KEEPALIVE_CURRCTR_0	(0xc67*2)
#define	M_KEEPALIVE_CURRCTR_1	(0xc68*2)
#define	M_NA_CKSUM_L	(0xc69*2)
#define	M_GTK_KDVER	(0xc6a*2)
#define	M_LNA_STATE	(0xc6b*2)
#define	M_LASTTX_TSF	(0xc6c*2)
#define	M_TKIP_TMP_TTAK	(M_CTX_BLKS+(0x0*2))
#define	M_TKIP_TMP_TTAK_OFFSET	(0x0*2)
#define	M_TXFRM_BLK	(M_RXFRM_BLK+(0x80*2))
#define	M_TXFRM_BLK_OFFSET	(0x80*2)
#define	M_IPADOPAD_BLK	(M_RXFRM_BLK+(0x100*2))
#define	M_IPADOPAD_BLK_OFFSET	(0x100*2)
#define	M_POSTPAYLOAD_BLK	(M_RXFRM_BLK+(0x120*2))
#define	M_POSTPAYLOAD_BLK_OFFSET	(0x120*2)
#define	M_LASTABCDBUF_BLK	(M_RXFRM_BLK+(0x160*2))
#define	M_LASTABCDBUF_BLK_OFFSET	(0x160*2)
#define	M_ABCDBUF_SMLA0	(M_RXFRM_BLK+(0x16a*2))
#define	M_ABCDBUF_SMLA0_OFFSET	(0x16a*2)
#define	M_ABCDBUF_SMLA1	(M_RXFRM_BLK+(0x16b*2))
#define	M_ABCDBUF_SMLA1_OFFSET	(0x16b*2)
#define	M_ABCDBUF_SMLB0	(M_RXFRM_BLK+(0x16c*2))
#define	M_ABCDBUF_SMLB0_OFFSET	(0x16c*2)
#define	M_ABCDBUF_SMLB1	(M_RXFRM_BLK+(0x16d*2))
#define	M_ABCDBUF_SMLB1_OFFSET	(0x16d*2)
#define	M_ARC4_SBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_ARC4_SBOX_OFFSET	(0x180*2)
#define	M_AES_INVSBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_AES_INVSBOX_OFFSET	(0x180*2)
#define	M_AES_KEYW	(M_RXFRM_BLK+(0x200*2))
#define	M_AES_KEYW_OFFSET	(0x200*2)
#define	M_EAPOLKEY_KEYDATA	(M_RXFRM_BLK+(0x258*2))
#define	M_EAPOLKEY_KEYDATA_OFFSET	(0x258*2)
#define	M_AES_B	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_B_OFFSET	(0x26c*2)
#define	M_AES_A	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_A_OFFSET	(0x26c*2)
#define	M_AES_TMPSTATE	(M_RXFRM_BLK+(0x276*2))
#define	M_AES_TMPSTATE_OFFSET	(0x276*2)
#define	M_AES_TMP0	(M_RXFRM_BLK+(0x286*2))
#define	M_AES_TMP0_OFFSET	(0x286*2)
#define	M_AES_TMP1	(M_RXFRM_BLK+(0x287*2))
#define	M_AES_TMP1_OFFSET	(0x287*2)
#define	M_AES_TMP2	(M_RXFRM_BLK+(0x288*2))
#define	M_AES_TMP2_OFFSET	(0x288*2)
#define	M_KEYUNWRAP_DONE	(M_RXFRM_BLK+(0x28a*2))
#define	M_KEYUNWRAP_DONE_OFFSET	(0x28a*2)
#define	M_PWR_UD_BLK	(0xc6d*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_TSF_ACTV_L	(0xc77*2)
#define	M_TSF_ACTV_H	(0xc78*2)
#define	M_KEY_INDX	(0xc79*2)
#define	M_AVAILABLE17	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_AVAILABLE17_OFFSET	(0x11*2)
#define	M_AVAILABLE18	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_AVAILABLE18_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AVAILABLE23	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AVAILABLE23_OFFSET	(0x17*2)
#define	M_AVAILABLE24	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_AVAILABLE24_OFFSET	(0x18*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2a*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKINDX_PTR_OFFSET	(0x2b*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x2c*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x2c*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_AVAILABLE1	(M_PSM_SOFT_REGS+(0x3e*2))
#define	M_AVAILABLE1_OFFSET	(0x3e*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_WOWL_OFFLOADCFG_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_WOWL_OFFLOADCFG_PTR_OFFSET	(0x4f*2)
#define	M_TXBCN_DUR	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_TXBCN_DUR_OFFSET	(0x55*2)
#define	M_WOWL_GPIOSEL	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_WOWL_GPIOSEL_OFFSET	(0x58*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_PSP_PCTLWD	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_PSP_PCTLWD_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_PSP_PCTL1WD	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_PSP_PCTL1WD_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_PREWDS_CNT	(M_PSM2HOST_STATS+(0x36*2))
#define	M_PREWDS_CNT_OFFSET	(0x36*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_KEK	(M_ARC4_KEY+(0x8*2))
#define	M_KEK_OFFSET	(0x8*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_NETPAT_BLK0	(M_NETPAT_BLK+(0x0*2))
#define	M_NETPAT_BLK0_OFFSET	(0x0*2)
#define	M_NETPAT_BLK1	(M_NETPAT_BLK+(0x4a*2))
#define	M_NETPAT_BLK1_OFFSET	(0x4a*2)
#define	M_NETPAT_BLK2	(M_NETPAT_BLK+(0x94*2))
#define	M_NETPAT_BLK2_OFFSET	(0x94*2)
#define	M_NETPAT_BLK3	(M_NETPAT_BLK+(0xde*2))
#define	M_NETPAT_BLK3_OFFSET	(0xde*2)
#define	M_RXFRM_SRA0	(M_SMACADDR_BLK+(0x0*2))
#define	M_RXFRM_SRA0_OFFSET	(0x0*2)
#define	M_RXFRM_SRA1	(M_SMACADDR_BLK+(0x1*2))
#define	M_RXFRM_SRA1_OFFSET	(0x1*2)
#define	M_RXFRM_SRA2	(M_SMACADDR_BLK+(0x2*2))
#define	M_RXFRM_SRA2_OFFSET	(0x2*2)
#define	M_RXFRM_RA0	(M_SMACADDR_BLK+(0x3*2))
#define	M_RXFRM_RA0_OFFSET	(0x3*2)
#define	M_RXFRM_RA1	(M_SMACADDR_BLK+(0x4*2))
#define	M_RXFRM_RA1_OFFSET	(0x4*2)
#define	M_RXFRM_RA2	(M_SMACADDR_BLK+(0x5*2))
#define	M_RXFRM_RA2_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW0	(M_EAPOLMICKEY_BLK+(0x0*2))
#define	M_EAPOLKEY_MICW0_OFFSET	(0x0*2)
#define	M_EAPOLKEY_MICW1	(M_EAPOLMICKEY_BLK+(0x1*2))
#define	M_EAPOLKEY_MICW1_OFFSET	(0x1*2)
#define	M_EAPOLKEY_MICW2	(M_EAPOLMICKEY_BLK+(0x2*2))
#define	M_EAPOLKEY_MICW2_OFFSET	(0x2*2)
#define	M_EAPOLKEY_MICW3	(M_EAPOLMICKEY_BLK+(0x3*2))
#define	M_EAPOLKEY_MICW3_OFFSET	(0x3*2)
#define	M_EAPOLKEY_MICW4	(M_EAPOLMICKEY_BLK+(0x4*2))
#define	M_EAPOLKEY_MICW4_OFFSET	(0x4*2)
#define	M_EAPOLKEY_MICW5	(M_EAPOLMICKEY_BLK+(0x5*2))
#define	M_EAPOLKEY_MICW5_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW6	(M_EAPOLMICKEY_BLK+(0x6*2))
#define	M_EAPOLKEY_MICW6_OFFSET	(0x6*2)
#define	M_EAPOLKEY_MICW7	(M_EAPOLMICKEY_BLK+(0x7*2))
#define	M_EAPOLKEY_MICW7_OFFSET	(0x7*2)
#define	M_RXFRM_DA	(M_PREPAYLOAD_BLK+(0x0*2))
#define	M_RXFRM_DA_OFFSET	(0x0*2)
#define	M_RXFRM_SA	(M_PREPAYLOAD_BLK+(0x3*2))
#define	M_RXFRM_SA_OFFSET	(0x3*2)
#define	M_RXRRM_PRIORES	(M_PREPAYLOAD_BLK+(0x6*2))
#define	M_RXRRM_PRIORES_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDA0	(M_ABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_WORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_WORDA1	(M_ABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_WORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_WORDB0	(M_ABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_WORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_WORDB1	(M_ABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_WORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_WORDC0	(M_ABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_WORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_WORDC1	(M_ABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_WORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_WORDD0	(M_ABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_WORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDD1	(M_ABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_WORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_WORDE0	(M_ABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_WORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_WORDE1	(M_ABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_WORDE1_OFFSET	(0x9*2)
#define	M_ABCDBUF_INITWORDA0	(M_ABCDBUF_BLK+(0xa*2))
#define	M_ABCDBUF_INITWORDA0_OFFSET	(0xa*2)
#define	M_ABCDBUF_INITWORDA1	(M_ABCDBUF_BLK+(0xb*2))
#define	M_ABCDBUF_INITWORDA1_OFFSET	(0xb*2)
#define	M_ABCDBUF_INITWORDB0	(M_ABCDBUF_BLK+(0xc*2))
#define	M_ABCDBUF_INITWORDB0_OFFSET	(0xc*2)
#define	M_ABCDBUF_INITWORDB1	(M_ABCDBUF_BLK+(0xd*2))
#define	M_ABCDBUF_INITWORDB1_OFFSET	(0xd*2)
#define	M_ABCDBUF_INITWORDC0	(M_ABCDBUF_BLK+(0xe*2))
#define	M_ABCDBUF_INITWORDC0_OFFSET	(0xe*2)
#define	M_ABCDBUF_INITWORDC1	(M_ABCDBUF_BLK+(0xf*2))
#define	M_ABCDBUF_INITWORDC1_OFFSET	(0xf*2)
#define	M_ABCDBUF_INITWORDD0	(M_ABCDBUF_BLK+(0x10*2))
#define	M_ABCDBUF_INITWORDD0_OFFSET	(0x10*2)
#define	M_ABCDBUF_INITWORDD1	(M_ABCDBUF_BLK+(0x11*2))
#define	M_ABCDBUF_INITWORDD1_OFFSET	(0x11*2)
#define	M_ABCDBUF_INITWORDE0	(M_ABCDBUF_BLK+(0x12*2))
#define	M_ABCDBUF_INITWORDE0_OFFSET	(0x12*2)
#define	M_ABCDBUF_INITWORDE1	(M_ABCDBUF_BLK+(0x13*2))
#define	M_ABCDBUF_INITWORDE1_OFFSET	(0x13*2)
#define	M_ABCDBUF_LWORDA0	(M_LASTABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_LWORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_LWORDA1	(M_LASTABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_LWORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_LWORDB0	(M_LASTABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_LWORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_LWORDB1	(M_LASTABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_LWORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_LWORDC0	(M_LASTABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_LWORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_LWORDC1	(M_LASTABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_LWORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_LWORDD0	(M_LASTABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_LWORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_LWORDD1	(M_LASTABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_LWORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_LWORDE0	(M_LASTABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_LWORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_LWORDE1	(M_LASTABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_LWORDE1_OFFSET	(0x9*2)
#define	M_SHA1_W0L	(M_SINETABLE_BLK+(0x0*2))
#define	M_SHA1_W0L_OFFSET	(0x0*2)
#define	M_SHA1_W0R	(M_SINETABLE_BLK+(0x1*2))
#define	M_SHA1_W0R_OFFSET	(0x1*2)
#define	M_SHA1_W1L	(M_SINETABLE_BLK+(0x2*2))
#define	M_SHA1_W1L_OFFSET	(0x2*2)
#define	M_SHA1_W1R	(M_SINETABLE_BLK+(0x3*2))
#define	M_SHA1_W1R_OFFSET	(0x3*2)
#define	M_SHA1_W2L	(M_SINETABLE_BLK+(0x4*2))
#define	M_SHA1_W2L_OFFSET	(0x4*2)
#define	M_SHA1_W2R	(M_SINETABLE_BLK+(0x5*2))
#define	M_SHA1_W2R_OFFSET	(0x5*2)
#define	M_SHA1_W3L	(M_SINETABLE_BLK+(0x6*2))
#define	M_SHA1_W3L_OFFSET	(0x6*2)
#define	M_SHA1_W3R	(M_SINETABLE_BLK+(0x7*2))
#define	M_SHA1_W3R_OFFSET	(0x7*2)
#define	M_SHA1_W4L	(M_SINETABLE_BLK+(0x8*2))
#define	M_SHA1_W4L_OFFSET	(0x8*2)
#define	M_SHA1_W4R	(M_SINETABLE_BLK+(0x9*2))
#define	M_SHA1_W4R_OFFSET	(0x9*2)
#define	M_SHA1_W5L	(M_SINETABLE_BLK+(0xa*2))
#define	M_SHA1_W5L_OFFSET	(0xa*2)
#define	M_SHA1_W5R	(M_SINETABLE_BLK+(0xb*2))
#define	M_SHA1_W5R_OFFSET	(0xb*2)
#define	M_SHA1_W6L	(M_SINETABLE_BLK+(0xc*2))
#define	M_SHA1_W6L_OFFSET	(0xc*2)
#define	M_SHA1_W6R	(M_SINETABLE_BLK+(0xd*2))
#define	M_SHA1_W6R_OFFSET	(0xd*2)
#define	M_SHA1_W7L	(M_SINETABLE_BLK+(0xe*2))
#define	M_SHA1_W7L_OFFSET	(0xe*2)
#define	M_SHA1_W7R	(M_SINETABLE_BLK+(0xf*2))
#define	M_SHA1_W7R_OFFSET	(0xf*2)
#define	M_SHA1_W8L	(M_SINETABLE_BLK+(0x10*2))
#define	M_SHA1_W8L_OFFSET	(0x10*2)
#define	M_SHA1_W8R	(M_SINETABLE_BLK+(0x11*2))
#define	M_SHA1_W8R_OFFSET	(0x11*2)
#define	M_SHA1_W9L	(M_SINETABLE_BLK+(0x12*2))
#define	M_SHA1_W9L_OFFSET	(0x12*2)
#define	M_SHA1_W9R	(M_SINETABLE_BLK+(0x13*2))
#define	M_SHA1_W9R_OFFSET	(0x13*2)
#define	M_SHA1_W10L	(M_SINETABLE_BLK+(0x14*2))
#define	M_SHA1_W10L_OFFSET	(0x14*2)
#define	M_SHA1_W10R	(M_SINETABLE_BLK+(0x15*2))
#define	M_SHA1_W10R_OFFSET	(0x15*2)
#define	M_SHA1_W11L	(M_SINETABLE_BLK+(0x16*2))
#define	M_SHA1_W11L_OFFSET	(0x16*2)
#define	M_SHA1_W11R	(M_SINETABLE_BLK+(0x17*2))
#define	M_SHA1_W11R_OFFSET	(0x17*2)
#define	M_SHA1_W12L	(M_SINETABLE_BLK+(0x18*2))
#define	M_SHA1_W12L_OFFSET	(0x18*2)
#define	M_SHA1_W12R	(M_SINETABLE_BLK+(0x19*2))
#define	M_SHA1_W12R_OFFSET	(0x19*2)
#define	M_SHA1_W13L	(M_SINETABLE_BLK+(0x1a*2))
#define	M_SHA1_W13L_OFFSET	(0x1a*2)
#define	M_SHA1_W13R	(M_SINETABLE_BLK+(0x1b*2))
#define	M_SHA1_W13R_OFFSET	(0x1b*2)
#define	M_SHA1_W14L	(M_SINETABLE_BLK+(0x1c*2))
#define	M_SHA1_W14L_OFFSET	(0x1c*2)
#define	M_SHA1_W14R	(M_SINETABLE_BLK+(0x1d*2))
#define	M_SHA1_W14R_OFFSET	(0x1d*2)
#define	M_SHA1_W15L	(M_SINETABLE_BLK+(0x1e*2))
#define	M_SHA1_W15L_OFFSET	(0x1e*2)
#define	M_SHA1_W15R	(M_SINETABLE_BLK+(0x1f*2))
#define	M_SHA1_W15R_OFFSET	(0x1f*2)
#define	M_DEBUG1	(M_WOWLTCLFLAG_BLK+(0x0*2))
#define	M_DEBUG1_OFFSET	(0x0*2)
#define	M_DEBUG	(M_WOWLTCLFLAG_BLK+(0x1*2))
#define	M_DEBUG_OFFSET	(0x1*2)
#define	M_DEBUG2	(M_WOWLTCLFLAG_BLK+(0x2*2))
#define	M_DEBUG2_OFFSET	(0x2*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_OFFSET	(0x4*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x38*2))
#define	M_TXFRM_OFFSET	(0x38*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_BFM_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_ARPRESP_BYTESZ	(M_WOWL_OFFLOADCFG_BASE+(0x0*2))
#define	M_ARPRESP_BYTESZ_OFFSET	(0x0*2)
#define	M_NA_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x1*2))
#define	M_NA_BYTESZ_0_OFFSET	(0x1*2)
#define	M_NA_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x2*2))
#define	M_NA_BYTESZ_1_OFFSET	(0x2*2)
#define	M_KEEPALIVE_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x3*2))
#define	M_KEEPALIVE_BYTESZ_0_OFFSET	(0x3*2)
#define	M_KEEPALIVE_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x4*2))
#define	M_KEEPALIVE_BYTESZ_1_OFFSET	(0x4*2)
#define	M_NPAT_ARPIDX	(M_WOWL_OFFLOADCFG_BASE+(0x5*2))
#define	M_NPAT_ARPIDX_OFFSET	(0x5*2)
#define	M_NPAT_NS0IDX	(M_WOWL_OFFLOADCFG_BASE+(0x6*2))
#define	M_NPAT_NS0IDX_OFFSET	(0x6*2)
#define	M_NPAT_NS1IDX	(M_WOWL_OFFLOADCFG_BASE+(0x7*2))
#define	M_NPAT_NS1IDX_OFFSET	(0x7*2)
#define	M_EXTWAKEPATTERN_0	(M_WOWL_OFFLOADCFG_BASE+(0x8*2))
#define	M_EXTWAKEPATTERN_0_OFFSET	(0x8*2)
#define	M_EXTWAKEPATTERN_1	(M_WOWL_OFFLOADCFG_BASE+(0x9*2))
#define	M_EXTWAKEPATTERN_1_OFFSET	(0x9*2)
#define	M_EXTWAKEPATTERN_2	(M_WOWL_OFFLOADCFG_BASE+(0xa*2))
#define	M_EXTWAKEPATTERN_2_OFFSET	(0xa*2)
#define	M_EXTWAKEPATTERN_U0	(M_WOWL_OFFLOADCFG_BASE+(0xb*2))
#define	M_EXTWAKEPATTERN_U0_OFFSET	(0xb*2)
#define	M_EXTWAKEPATTERN_U1	(M_WOWL_OFFLOADCFG_BASE+(0xc*2))
#define	M_EXTWAKEPATTERN_U1_OFFSET	(0xc*2)
#define	M_EXTWAKEPATTERN_U2	(M_WOWL_OFFLOADCFG_BASE+(0xd*2))
#define	M_EXTWAKEPATTERN_U2_OFFSET	(0xd*2)
#define	M_EXTWAKEPATTERN_U3	(M_WOWL_OFFLOADCFG_BASE+(0xe*2))
#define	M_EXTWAKEPATTERN_U3_OFFSET	(0xe*2)
#define	M_KEEPALIVE_INTVL_0	(M_WOWL_OFFLOADCFG_BASE+(0xf*2))
#define	M_KEEPALIVE_INTVL_0_OFFSET	(0xf*2)
#define	M_KEEPALIVE_INTVL_1	(M_WOWL_OFFLOADCFG_BASE+(0x10*2))
#define	M_KEEPALIVE_INTVL_1_OFFSET	(0x10*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_TXCRSWAR_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_TXCRSWAR_CNT_OFFSET	(0xb*2)
#define	M_PHYREG_WRSSI	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_PHYREG_WRSSI_OFFSET	(0x0*2)
#define	M_WRSSI_THR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_WRSSI_THR_OFFSET	(0x1*2)
#define	M_HIRSSI_FLAG	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_HIRSSI_FLAG_OFFSET	(0x2*2)
#define	M_HIRSSI_THR	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HIRSSI_THR_OFFSET	(0x3*2)
#define	M_RSVD	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_RSVD_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_WAKEPULSE_TWI	(M_WAKEPULSE_DURN_BLK+(0x0*2))
#define	M_WAKEPULSE_TWI_OFFSET	(0x0*2)
#define	M_WAKEPULSE_TIR	(M_WAKEPULSE_DURN_BLK+(0x1*2))
#define	M_WAKEPULSE_TIR_OFFSET	(0x1*2)
#define	M_WAKEPULSE_TRL	(M_WAKEPULSE_DURN_BLK+(0x2*2))
#define	M_WAKEPULSE_TRL_OFFSET	(0x2*2)
#define	M_WAKEPULSE_TRH	(M_WAKEPULSE_DURN_BLK+(0x3*2))
#define	M_WAKEPULSE_TRH_OFFSET	(0x3*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0xf*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0xf*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x0*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x0*2)
#define	M_PHY_SAMPLECMD	(0xc7a*2)
#define	M_RXENSTAT_FLAG	(M_RXENSTAT_BLK+(0x0*2))
#define	M_RXENSTAT_FLAG_OFFSET	(0x0*2)
#define	M_RXENSTAT_NOSEC	(M_RXENSTAT_BLK+(0x1*2))
#define	M_RXENSTAT_NOSEC_OFFSET	(0x1*2)
#define	M_RXENSTAT_WEP	(M_RXENSTAT_BLK+(0x2*2))
#define	M_RXENSTAT_WEP_OFFSET	(0x2*2)
#define	M_RXENSTAT_TKIP	(M_RXENSTAT_BLK+(0x3*2))
#define	M_RXENSTAT_TKIP_OFFSET	(0x3*2)
#define	M_RXENSTAT_WEP128	(M_RXENSTAT_BLK+(0x4*2))
#define	M_RXENSTAT_WEP128_OFFSET	(0x4*2)
#define	M_RXENSTAT_RSVD	(M_RXENSTAT_BLK+(0x5*2))
#define	M_RXENSTAT_RSVD_OFFSET	(0x5*2)
#define	M_RXENSTAT_AES	(M_RXENSTAT_BLK+(0x6*2))
#define	M_RXENSTAT_AES_OFFSET	(0x6*2)
#define	M_RXENSTAT_GCM	(M_RXENSTAT_BLK+(0x7*2))
#define	M_RXENSTAT_GCM_OFFSET	(0x7*2)
#define	M_RXENSTAT_WAPI	(M_RXENSTAT_BLK+(0x8*2))
#define	M_RXENSTAT_WAPI_OFFSET	(0x8*2)
#define	M_MBURST_REMDUR	(0xc7b*2)
#define	MX_PSM_SOFT_REGS	(0x0*2)
#define	MX_PSM_SOFT_REGS_SIZE	64
#define	MX_PSM2HOST_STATS	(0x40*2)
#define	MX_PSM2HOST_STATS_SIZE	64
#define	MX_AC_MUTXLMT_BLK	(0x80*2)
#define	MX_AC_MUTXLMT_BLK_SIZE	4
#define	MX_MFBR_TBL	(0x84*2)
#define	MX_MFBR_TBL_SIZE	4
#define	MX_RT_DIRMAP_A	(0x88*2)
#define	MX_RT_DIRMAP_A_SIZE	16
#define	MX_RT_BBRSMAP_A	(0x98*2)
#define	MX_RT_BBRSMAP_A_SIZE	16
#define	MX_AGF_BLK	(0xa8*2)
#define	MX_AGF_BLK_SIZE	8
#define	MX_RATE_TABLE_N	(0xb0*2)
#define	MX_RATE_TABLE_N_SIZE	10
#define	MX_NSD_X4_BLKS	(0xba*2)
#define	MX_NSD_X4_BLKS_SIZE	4
#define	MX_RATEINVS_TBL	(0xbe*2)
#define	MX_RATEINVS_TBL_SIZE	10
#define	MX_NSDINVS_TBL	(0xc8*2)
#define	MX_NSDINVS_TBL_SIZE	3
#define	MX_ENC_ADJLEN_BLK	(0xcc*2)
#define	MX_ENC_ADJLEN_BLK_SIZE	8
#define	MX_MBOX_BLK	(0xd4*2)
#define	MX_MBOX_BLK_SIZE	4
#define	MX_MBOXCMD_IN	(0xcb*2)
#define	MX_PSM_INTS	(0xd8*2)
#define	MX_MUTEX_TURN	(0xd9*2)
#define	MX_MUTEX_PSM	(0xda*2)
#define	MX_MUTEX_PSMX	(0xdb*2)
#define	MX_M2V_MSGCNT	(0xdc*2)
#define	MX_M2V_MSGADDR	(0xdd*2)
#define	MX_V2M_MSGADDR	(0xde*2)
#define	MX_QIST_BLK	(0xe0*2)
#define	MX_QIST_BLK_SIZE	40
#define	MX_BFI2Q_BLK	(0x108*2)
#define	MX_BFI2Q_BLK_SIZE	32
#define	MX_FFQ_FULL	(0xdf*2)
#define	MX_FFQ_BLK	(0x128*2)
#define	MX_FFQ_BLK_SIZE	28
#define	MX_NDPA_SEQNUM	(0x144*2)
#define	MX_BFI_NXT_IDX	(0x145*2)
#define	MX_RTSEL_BLKS	(0x146*2)
#define	MX_RTSEL_BLKS_SIZE	64
#define	MX_MFQ_BLK	(0x186*2)
#define	MX_MFQ_BLK_SIZE	80
#define	MX_SFB2V_MSG	(0x1d6*2)
#define	MX_SFB2V_MSG_SIZE	12
#define	MX_V2M_BLK	(0x1e4*2)
#define	MX_V2M_BLK_SIZE	171
#define	MX_MVP_BLK	(0x290*2)
#define	MX_MVP_BLK_SIZE	36
#define	MX_CTX_BLKS	(0x2b4*2)
#define	MX_CTX_BLKS_SIZE	3328
#define	MX_NDPPWR_TBL	(0xfb4*2)
#define	MX_NDPPWR_TBL_SIZE	5
#define	MX_USRS_MINMCS	(0x1e2*2)
#define	MX_USRS_MAXMCS	(0x1e3*2)
#define	MX_NOMUUPD_CNT	(0x28f*2)
#define	MX_TEMP0	(0xfb9*2)
#define	MX_SHM_END	(0xfba*2)
#define	MX_BOM_REV_MAJOR	(MX_PSM_SOFT_REGS+(0x0*2))
#define	MX_BOM_REV_MAJOR_OFFSET	(0x0*2)
#define	MX_BOM_REV_MINOR	(MX_PSM_SOFT_REGS+(0x1*2))
#define	MX_BOM_REV_MINOR_OFFSET	(0x1*2)
#define	MX_UCODE_DATE	(MX_PSM_SOFT_REGS+(0x2*2))
#define	MX_UCODE_DATE_OFFSET	(0x2*2)
#define	MX_UCODE_TIME	(MX_PSM_SOFT_REGS+(0x3*2))
#define	MX_UCODE_TIME_OFFSET	(0x3*2)
#define	MX_UDIFFS1	(MX_PSM_SOFT_REGS+(0x4*2))
#define	MX_UDIFFS1_OFFSET	(0x4*2)
#define	MX_UCODE_FEATURES	(MX_PSM_SOFT_REGS+(0x5*2))
#define	MX_UCODE_FEATURES_OFFSET	(0x5*2)
#define	MX_UCODE_DBGST	(MX_PSM_SOFT_REGS+(0x6*2))
#define	MX_UCODE_DBGST_OFFSET	(0x6*2)
#define	MX_WATCHDOG_8TU	(MX_PSM_SOFT_REGS+(0x7*2))
#define	MX_WATCHDOG_8TU_OFFSET	(0x7*2)
#define	MX_MACHW_VER	(MX_PSM_SOFT_REGS+(0x8*2))
#define	MX_MACHW_VER_OFFSET	(0x8*2)
#define	MX_PHYVER	(MX_PSM_SOFT_REGS+(0x9*2))
#define	MX_PHYVER_OFFSET	(0x9*2)
#define	MX_PHYTYPE	(MX_PSM_SOFT_REGS+(0xa*2))
#define	MX_PHYTYPE_OFFSET	(0xa*2)
#define	MX_HOST_FLAGS0	(MX_PSM_SOFT_REGS+(0xb*2))
#define	MX_HOST_FLAGS0_OFFSET	(0xb*2)
#define	MX_HOST_FLAGS1	(MX_PSM_SOFT_REGS+(0xc*2))
#define	MX_HOST_FLAGS1_OFFSET	(0xc*2)
#define	MX_HOST_FLAGS2	(MX_PSM_SOFT_REGS+(0xd*2))
#define	MX_HOST_FLAGS2_OFFSET	(0xd*2)
#define	MX_UCX2R_FLAGS	(MX_PSM_SOFT_REGS+(0xe*2))
#define	MX_UCX2R_FLAGS_OFFSET	(0xe*2)
#define	MX_DIAG_FLAGS	(MX_PSM_SOFT_REGS+(0xf*2))
#define	MX_DIAG_FLAGS_OFFSET	(0xf*2)
#define	MX_BFI_BLK_PTR	(MX_PSM_SOFT_REGS+(0x10*2))
#define	MX_BFI_BLK_PTR_OFFSET	(0x10*2)
#define	MX_NDPPWR_PTR	(MX_PSM_SOFT_REGS+(0x11*2))
#define	MX_NDPPWR_PTR_OFFSET	(0x11*2)
#define	MX_MUSND_PER	(MX_PSM_SOFT_REGS+(0x20*2))
#define	MX_MUSND_PER_OFFSET	(0x20*2)
#define	MX_MUSND_SIDX	(MX_PSM_SOFT_REGS+(0x21*2))
#define	MX_MUSND_SIDX_OFFSET	(0x21*2)
#define	MX_SFRMTXCNTFBRTHSD	(MX_PSM_SOFT_REGS+(0x22*2))
#define	MX_SFRMTXCNTFBRTHSD_OFFSET	(0x22*2)
#define	MX_LFRMTXCNTFBRTHSD	(MX_PSM_SOFT_REGS+(0x23*2))
#define	MX_LFRMTXCNTFBRTHSD_OFFSET	(0x23*2)
#define	MX_UTRACE_SPTR	(MX_PSM_SOFT_REGS+(0x24*2))
#define	MX_UTRACE_SPTR_OFFSET	(0x24*2)
#define	MX_UTRACE_EPTR	(MX_PSM_SOFT_REGS+(0x25*2))
#define	MX_UTRACE_EPTR_OFFSET	(0x25*2)
#define	MX_UTRACE_TMP	(MX_PSM_SOFT_REGS+(0x26*2))
#define	MX_UTRACE_TMP_OFFSET	(0x26*2)
#define	MX_MACSUSP_CNT	(MX_PSM2HOST_STATS+(0x0*2))
#define	MX_MACSUSP_CNT_OFFSET	(0x0*2)
#define	MX_M2VMSG_CNT	(MX_PSM2HOST_STATS+(0x1*2))
#define	MX_M2VMSG_CNT_OFFSET	(0x1*2)
#define	MX_V2MMSG_CNT	(MX_PSM2HOST_STATS+(0x2*2))
#define	MX_V2MMSG_CNT_OFFSET	(0x2*2)
#define	MX_MBOXOUT_CNT	(MX_PSM2HOST_STATS+(0x3*2))
#define	MX_MBOXOUT_CNT_OFFSET	(0x3*2)
#define	MX_MUSND_CNT	(MX_PSM2HOST_STATS+(0x4*2))
#define	MX_MUSND_CNT_OFFSET	(0x4*2)
#define	MX_MUSNDFAIL_CNT	(MX_PSM2HOST_STATS+(0x5*2))
#define	MX_MUSNDFAIL_CNT_OFFSET	(0x5*2)
#define	MX_SFB2V_CNT	(MX_PSM2HOST_STATS+(0x6*2))
#define	MX_SFB2V_CNT_OFFSET	(0x6*2)
#define	MX_MVP2V_CNT	(MX_PSM2HOST_STATS+(0x7*2))
#define	MX_MVP2V_CNT_OFFSET	(0x7*2)
#define	MX_V2GRP_CNT	(MX_PSM2HOST_STATS+(0x8*2))
#define	MX_V2GRP_CNT_OFFSET	(0x8*2)
#define	MX_V2SU_CNT	(MX_PSM2HOST_STATS+(0x9*2))
#define	MX_V2SU_CNT_OFFSET	(0x9*2)
#define	MX_V2MVP_CNT	(MX_PSM2HOST_STATS+(0xa*2))
#define	MX_V2MVP_CNT_OFFSET	(0xa*2)
#define	MX_V2GRPINV_CNT	(MX_PSM2HOST_STATS+(0xb*2))
#define	MX_V2GRPINV_CNT_OFFSET	(0xb*2)
#define	MX_V2MVPINV_CNT	(MX_PSM2HOST_STATS+(0xc*2))
#define	MX_V2MVPINV_CNT_OFFSET	(0xc*2)
#define	MX_RDTXD_CNT	(MX_PSM2HOST_STATS+(0xd*2))
#define	MX_RDTXD_CNT_OFFSET	(0xd*2)
#define	MX_AQMSUFL_CNT	(MX_PSM2HOST_STATS+(0xe*2))
#define	MX_AQMSUFL_CNT_OFFSET	(0xe*2)
#define	MX_AQMFL_CNT	(MX_PSM2HOST_STATS+(0xf*2))
#define	MX_AQMFL_CNT_OFFSET	(0xf*2)
#define	MX_FFQADD_CNT	(MX_PSM2HOST_STATS+(0x10*2))
#define	MX_FFQADD_CNT_OFFSET	(0x10*2)
#define	MX_FFQDEL_CNT	(MX_PSM2HOST_STATS+(0x11*2))
#define	MX_FFQDEL_CNT_OFFSET	(0x11*2)
#define	MX_MFQADD_CNT	(MX_PSM2HOST_STATS+(0x12*2))
#define	MX_MFQADD_CNT_OFFSET	(0x12*2)
#define	MX_MFQDEL_CNT	(MX_PSM2HOST_STATS+(0x13*2))
#define	MX_MFQDEL_CNT_OFFSET	(0x13*2)
#define	MX_M2SQ0_CNT	(MX_PSM2HOST_STATS+(0x14*2))
#define	MX_M2SQ0_CNT_OFFSET	(0x14*2)
#define	MX_M2SQ1_CNT	(MX_PSM2HOST_STATS+(0x15*2))
#define	MX_M2SQ1_CNT_OFFSET	(0x15*2)
#define	MX_M2SQ2_CNT	(MX_PSM2HOST_STATS+(0x16*2))
#define	MX_M2SQ2_CNT_OFFSET	(0x16*2)
#define	MX_M2SQ3_CNT	(MX_PSM2HOST_STATS+(0x17*2))
#define	MX_M2SQ3_CNT_OFFSET	(0x17*2)
#define	MX_M2SQ4_CNT	(MX_PSM2HOST_STATS+(0x18*2))
#define	MX_M2SQ4_CNT_OFFSET	(0x18*2)
#define	MX_VASIPRST_CNT	(MX_PSM2HOST_STATS+(0x19*2))
#define	MX_VASIPRST_CNT_OFFSET	(0x19*2)
#define	MX_REGSEL_CNT	(MX_PSM2HOST_STATS+(0x1a*2))
#define	MX_REGSEL_CNT_OFFSET	(0x1a*2)
#define	MX_TXDWAR_CNT	(MX_PSM2HOST_STATS+(0x1e*2))
#define	MX_TXDWAR_CNT_OFFSET	(0x1e*2)
#define	MX_MFBR_TBLEND	(MX_MFBR_TBL+(0x3*2))
#define	MX_MFBR_TBLEND_OFFSET	(0x3*2)
#define	MX_FFQ0_BLK	(MX_FFQ_BLK+(0x0*2))
#define	MX_FFQ0_BLK_OFFSET	(0x0*2)
#define	MX_FFQ1_BLK	(MX_FFQ_BLK+(0x7*2))
#define	MX_FFQ1_BLK_OFFSET	(0x7*2)
#define	MX_FFQ2_BLK	(MX_FFQ_BLK+(0xe*2))
#define	MX_FFQ2_BLK_OFFSET	(0xe*2)
#define	MX_FFQ3_BLK	(MX_FFQ_BLK+(0x15*2))
#define	MX_FFQ3_BLK_OFFSET	(0x15*2)
#define	MX_FFQ_END	(MX_FFQ_BLK+(0x1b*2))
#define	MX_FFQ_END_OFFSET	(0x1b*2)
#define	MX_QIST0_BLK	(MX_QIST_BLK+(0x0*2))
#define	MX_QIST0_BLK_OFFSET	(0x0*2)
#define	MX_QIST1_BLK	(MX_QIST_BLK+(0xa*2))
#define	MX_QIST1_BLK_OFFSET	(0xa*2)
#define	MX_QIST2_BLK	(MX_QIST_BLK+(0x14*2))
#define	MX_QIST2_BLK_OFFSET	(0x14*2)
#define	MX_QIST3_BLK	(MX_QIST_BLK+(0x1e*2))
#define	MX_QIST3_BLK_OFFSET	(0x1e*2)
#define	MX_QIST_END	(MX_QIST_BLK+(0x27*2))
#define	MX_QIST_END_OFFSET	(0x27*2)
#define	MX_BFI2Q_END	(MX_BFI2Q_BLK+(0x1f*2))
#define	MX_BFI2Q_END_OFFSET	(0x1f*2)
#define	MX_MFQ0_BLK	(MX_MFQ_BLK+(0x0*2))
#define	MX_MFQ0_BLK_OFFSET	(0x0*2)
#define	MX_MFQ1_BLK	(MX_MFQ_BLK+(0x14*2))
#define	MX_MFQ1_BLK_OFFSET	(0x14*2)
#define	MX_MFQ2_BLK	(MX_MFQ_BLK+(0x28*2))
#define	MX_MFQ2_BLK_OFFSET	(0x28*2)
#define	MX_MFQ3_BLK	(MX_MFQ_BLK+(0x3c*2))
#define	MX_MFQ3_BLK_OFFSET	(0x3c*2)
#define	MX_MFQ_END	(MX_MFQ_BLK+(0x4f*2))
#define	MX_MFQ_END_OFFSET	(0x4f*2)
#define	MX_V2MGRP_MSG	(MX_V2M_BLK+(0x0*2))
#define	MX_V2MGRP_MSG_OFFSET	(0x0*2)
#define	MX_V2MGRP0_BLK	(MX_V2M_BLK+(0x2*2))
#define	MX_V2MGRP0_BLK_OFFSET	(0x2*2)
#define	MX_V2MGRP1_BLK	(MX_V2M_BLK+(0x10*2))
#define	MX_V2MGRP1_BLK_OFFSET	(0x10*2)
#define	MX_V2MGRP2_BLK	(MX_V2M_BLK+(0x1e*2))
#define	MX_V2MGRP2_BLK_OFFSET	(0x1e*2)
#define	MX_V2MGRP3_BLK	(MX_V2M_BLK+(0x2c*2))
#define	MX_V2MGRP3_BLK_OFFSET	(0x2c*2)
#define	MX_V2MGRP4_BLK	(MX_V2M_BLK+(0x3a*2))
#define	MX_V2MGRP4_BLK_OFFSET	(0x3a*2)
#define	MX_V2MGRP5_BLK	(MX_V2M_BLK+(0x48*2))
#define	MX_V2MGRP5_BLK_OFFSET	(0x48*2)
#define	MX_V2MGRP6_BLK	(MX_V2M_BLK+(0x56*2))
#define	MX_V2MGRP6_BLK_OFFSET	(0x56*2)
#define	MX_V2MGRP7_BLK	(MX_V2M_BLK+(0x64*2))
#define	MX_V2MGRP7_BLK_OFFSET	(0x64*2)
#define	MX_V2MSU_MSG	(MX_V2M_BLK+(0x72*2))
#define	MX_V2MSU_MSG_OFFSET	(0x72*2)
#define	MX_V2MSU_BLK	(MX_V2M_BLK+(0x74*2))
#define	MX_V2MSU_BLK_OFFSET	(0x74*2)
#define	MX_MVP0_BLK	(MX_MVP_BLK+(0x0*2))
#define	MX_MVP0_BLK_OFFSET	(0x0*2)
#define	MX_MVP1_BLK	(MX_MVP_BLK+(0x12*2))
#define	MX_MVP1_BLK_OFFSET	(0x12*2)
#define	MX_AGFVAL0	(MX_AGF_BLK+(0x0*2))
#define	MX_AGFVAL0_OFFSET	(0x0*2)
#define	MX_AGFVAL1	(MX_AGF_BLK+(0x1*2))
#define	MX_AGFVAL1_OFFSET	(0x1*2)
#define	MX_AGFVAL2	(MX_AGF_BLK+(0x2*2))
#define	MX_AGFVAL2_OFFSET	(0x2*2)
#define	MX_AGFVAL3	(MX_AGF_BLK+(0x3*2))
#define	MX_AGFVAL3_OFFSET	(0x3*2)
#define	MX_SDPERVAL0	(MX_AGF_BLK+(0x4*2))
#define	MX_SDPERVAL0_OFFSET	(0x4*2)
#define	MX_SDPERVAL1	(MX_AGF_BLK+(0x5*2))
#define	MX_SDPERVAL1_OFFSET	(0x5*2)
#define	MX_SDPERVAL2	(MX_AGF_BLK+(0x6*2))
#define	MX_SDPERVAL2_OFFSET	(0x6*2)
#define	MX_SDPERVAL3	(MX_AGF_BLK+(0x7*2))
#define	MX_SDPERVAL3_OFFSET	(0x7*2)
#define	MX_CTX0_BLK	(MX_CTX_BLKS+(0x0*2))
#define	MX_CTX0_BLK_OFFSET	(0x0*2)
#define	MX_CTX1_BLK	(MX_CTX_BLKS+(0x68*2))
#define	MX_CTX1_BLK_OFFSET	(0x68*2)
#define	MX_CTX2_BLK	(MX_CTX_BLKS+(0xd0*2))
#define	MX_CTX2_BLK_OFFSET	(0xd0*2)
#define	MX_CTX3_BLK	(MX_CTX_BLKS+(0x138*2))
#define	MX_CTX3_BLK_OFFSET	(0x138*2)
#define	MX_CTX4_BLK	(MX_CTX_BLKS+(0x1a0*2))
#define	MX_CTX4_BLK_OFFSET	(0x1a0*2)
#define	MX_CTX5_BLK	(MX_CTX_BLKS+(0x208*2))
#define	MX_CTX5_BLK_OFFSET	(0x208*2)
#define	MX_CTX6_BLK	(MX_CTX_BLKS+(0x270*2))
#define	MX_CTX6_BLK_OFFSET	(0x270*2)
#define	MX_CTX7_BLK	(MX_CTX_BLKS+(0x2d8*2))
#define	MX_CTX7_BLK_OFFSET	(0x2d8*2)
#define	MX_CTX8_BLK	(MX_CTX_BLKS+(0x340*2))
#define	MX_CTX8_BLK_OFFSET	(0x340*2)
#define	MX_CTX9_BLK	(MX_CTX_BLKS+(0x3a8*2))
#define	MX_CTX9_BLK_OFFSET	(0x3a8*2)
#define	MX_CTX10_BLK	(MX_CTX_BLKS+(0x410*2))
#define	MX_CTX10_BLK_OFFSET	(0x410*2)
#define	MX_CTX11_BLK	(MX_CTX_BLKS+(0x478*2))
#define	MX_CTX11_BLK_OFFSET	(0x478*2)
#define	MX_CTX12_BLK	(MX_CTX_BLKS+(0x4e0*2))
#define	MX_CTX12_BLK_OFFSET	(0x4e0*2)
#define	MX_CTX13_BLK	(MX_CTX_BLKS+(0x548*2))
#define	MX_CTX13_BLK_OFFSET	(0x548*2)
#define	MX_CTX14_BLK	(MX_CTX_BLKS+(0x5b0*2))
#define	MX_CTX14_BLK_OFFSET	(0x5b0*2)
#define	MX_CTX15_BLK	(MX_CTX_BLKS+(0x618*2))
#define	MX_CTX15_BLK_OFFSET	(0x618*2)
#define	MX_CTX16_BLK	(MX_CTX_BLKS+(0x680*2))
#define	MX_CTX16_BLK_OFFSET	(0x680*2)
#define	MX_CTX17_BLK	(MX_CTX_BLKS+(0x6e8*2))
#define	MX_CTX17_BLK_OFFSET	(0x6e8*2)
#define	MX_CTX18_BLK	(MX_CTX_BLKS+(0x750*2))
#define	MX_CTX18_BLK_OFFSET	(0x750*2)
#define	MX_CTX19_BLK	(MX_CTX_BLKS+(0x7b8*2))
#define	MX_CTX19_BLK_OFFSET	(0x7b8*2)
#define	MX_CTX20_BLK	(MX_CTX_BLKS+(0x820*2))
#define	MX_CTX20_BLK_OFFSET	(0x820*2)
#define	MX_CTX21_BLK	(MX_CTX_BLKS+(0x888*2))
#define	MX_CTX21_BLK_OFFSET	(0x888*2)
#define	MX_CTX22_BLK	(MX_CTX_BLKS+(0x8f0*2))
#define	MX_CTX22_BLK_OFFSET	(0x8f0*2)
#define	MX_CTX23_BLK	(MX_CTX_BLKS+(0x958*2))
#define	MX_CTX23_BLK_OFFSET	(0x958*2)
#define	MX_CTX24_BLK	(MX_CTX_BLKS+(0x9c0*2))
#define	MX_CTX24_BLK_OFFSET	(0x9c0*2)
#define	MX_CTX25_BLK	(MX_CTX_BLKS+(0xa28*2))
#define	MX_CTX25_BLK_OFFSET	(0xa28*2)
#define	MX_CTX26_BLK	(MX_CTX_BLKS+(0xa90*2))
#define	MX_CTX26_BLK_OFFSET	(0xa90*2)
#define	MX_CTX27_BLK	(MX_CTX_BLKS+(0xaf8*2))
#define	MX_CTX27_BLK_OFFSET	(0xaf8*2)
#define	MX_CTX28_BLK	(MX_CTX_BLKS+(0xb60*2))
#define	MX_CTX28_BLK_OFFSET	(0xb60*2)
#define	MX_CTX29_BLK	(MX_CTX_BLKS+(0xbc8*2))
#define	MX_CTX29_BLK_OFFSET	(0xbc8*2)
#define	MX_CTX30_BLK	(MX_CTX_BLKS+(0xc30*2))
#define	MX_CTX30_BLK_OFFSET	(0xc30*2)
#define	MX_CTX31_BLK	(MX_CTX_BLKS+(0xc98*2))
#define	MX_CTX31_BLK_OFFSET	(0xc98*2)
#define	MX_CTXEND_BLK	(MX_CTX_BLKS+(0xcff*2))
#define	MX_CTXEND_BLK_OFFSET	(0xcff*2)
#define	MX_BFI_BLK	(MX_CTX5_BLK+(0x0*2))
#define	MX_BFI_BLK_OFFSET	(0x0*2)
#define	MX_BFI0_BLK	(MX_BFI_BLK+(0x0*2))
#define	MX_BFI0_BLK_OFFSET	(0x0*2)
#define	MX_BFI1_BLK	(MX_BFI_BLK+(0x10*2))
#define	MX_BFI1_BLK_OFFSET	(0x10*2)
#define	MX_BFI2_BLK	(MX_BFI_BLK+(0x20*2))
#define	MX_BFI2_BLK_OFFSET	(0x20*2)
#define	MX_BFI3_BLK	(MX_BFI_BLK+(0x30*2))
#define	MX_BFI3_BLK_OFFSET	(0x30*2)
#define	MX_BFI4_BLK	(MX_BFI_BLK+(0x40*2))
#define	MX_BFI4_BLK_OFFSET	(0x40*2)
#define	MX_BFI5_BLK	(MX_BFI_BLK+(0x50*2))
#define	MX_BFI5_BLK_OFFSET	(0x50*2)
#define	MX_BFI6_BLK	(MX_BFI_BLK+(0x60*2))
#define	MX_BFI6_BLK_OFFSET	(0x60*2)
#define	MX_BFI7_BLK	(MX_BFI_BLK+(0x70*2))
#define	MX_BFI7_BLK_OFFSET	(0x70*2)
#define	MX_BFI8_BLK	(MX_BFI_BLK+(0x80*2))
#define	MX_BFI8_BLK_OFFSET	(0x80*2)
#define	MX_BFI9_BLK	(MX_BFI_BLK+(0x90*2))
#define	MX_BFI9_BLK_OFFSET	(0x90*2)
#define	MX_BFI10_BLK	(MX_BFI_BLK+(0xa0*2))
#define	MX_BFI10_BLK_OFFSET	(0xa0*2)
#define	MX_BFI11_BLK	(MX_BFI_BLK+(0xb0*2))
#define	MX_BFI11_BLK_OFFSET	(0xb0*2)
#define	MX_BFI12_BLK	(MX_BFI_BLK+(0xc0*2))
#define	MX_BFI12_BLK_OFFSET	(0xc0*2)
#define	MX_BFI13_BLK	(MX_BFI_BLK+(0xd0*2))
#define	MX_BFI13_BLK_OFFSET	(0xd0*2)
#define	MX_BFI14_BLK	(MX_BFI_BLK+(0xe0*2))
#define	MX_BFI14_BLK_OFFSET	(0xe0*2)
#define	MX_BFI15_BLK	(MX_BFI_BLK+(0xf0*2))
#define	MX_BFI15_BLK_OFFSET	(0xf0*2)
#define	MX_MUBF_BLK	(MX_BFI_BLK+(0x100*2))
#define	MX_MUBF_BLK_OFFSET	(0x100*2)
#define	MX_RTSEL0_BLK	(MX_RTSEL_BLKS+(0x0*2))
#define	MX_RTSEL0_BLK_OFFSET	(0x0*2)
#define	MX_RTSEL1_BLK	(MX_RTSEL_BLKS+(0x4*2))
#define	MX_RTSEL1_BLK_OFFSET	(0x4*2)
#define	MX_RTSEL2_BLK	(MX_RTSEL_BLKS+(0x8*2))
#define	MX_RTSEL2_BLK_OFFSET	(0x8*2)
#define	MX_RTSEL3_BLK	(MX_RTSEL_BLKS+(0xc*2))
#define	MX_RTSEL3_BLK_OFFSET	(0xc*2)
#define	MX_RTSEL4_BLK	(MX_RTSEL_BLKS+(0x10*2))
#define	MX_RTSEL4_BLK_OFFSET	(0x10*2)
#define	MX_RTSEL5_BLK	(MX_RTSEL_BLKS+(0x14*2))
#define	MX_RTSEL5_BLK_OFFSET	(0x14*2)
#define	MX_RTSEL6_BLK	(MX_RTSEL_BLKS+(0x18*2))
#define	MX_RTSEL6_BLK_OFFSET	(0x18*2)
#define	MX_RTSEL7_BLK	(MX_RTSEL_BLKS+(0x1c*2))
#define	MX_RTSEL7_BLK_OFFSET	(0x1c*2)
#define	MX_RTSEL_END	(MX_RTSEL_BLKS+(0x1f*2))
#define	MX_RTSEL_END_OFFSET	(0x1f*2)
#define	MX_NDPPWR_TBL_END	(MX_NDPPWR_TBL+(0x4*2))
#define	MX_NDPPWR_TBL_END_OFFSET	(0x4*2)
#endif /* (D11_REV == 65) */
#if (D11_REV == 66)
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	35
#define	M_COREMASK_BLK	(0x1b0*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_SECKINDXALGO_BLK	(0x1b6*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_TXFRM_PLCP	(0x1fa*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_RSVD_BLK	(0x200*2)
#define	M_RSVD_BLK_SIZE	60
#define	M_EAPOLMICKEY_BLK	(0x23c*2)
#define	M_EAPOLMICKEY_BLK_SIZE	8
#define	M_ARC4_KEY	(0x244*2)
#define	M_ARC4_KEY_SIZE	16
#define	M_SMACADDR_BLK	(0x254*2)
#define	M_SMACADDR_BLK_SIZE	6
#define	M_NETPAT_NUM	(0x1af*2)
#define	M_NETPAT_BLK	(0x25a*2)
#define	M_NETPAT_BLK_SIZE	296
#define	M_KEYRC_LAST	(0x382*2)
#define	M_KEYRC_LAST_SIZE	4
#define	M_CTX_GTKMSG2	(0x386*2)
#define	M_CTX_GTKMSG2_SIZE	21
#define	M_SINETABLE_BLK	(0x39c*2)
#define	M_SINETABLE_BLK_SIZE	128
#define	M_PRQFIFO	(0x41c*2)
#define	M_PRQFIFO_SIZE	60
#define	M_TXFRMPLCP_HDR	(0x458*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_EPA_DELAY	(0x39b*2)
#define	M_REPLCNT_BLK	(0x46c*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_PSM2HOST_STATS_EXT	(0x470*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	16
#define	M_WAKEPULSE_DURN_BLK	(0x480*2)
#define	M_WAKEPULSE_DURN_BLK_SIZE	4
#define	M_TSCPN_BLK	(0x484*2)
#define	M_TSCPN_BLK_SIZE	240
#define	M_RATE_TABLE_A	(0x574*2)
#define	M_RATE_TABLE_A_SIZE	88
#define	M_RATE_TABLE_B	(0x5cc*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x604*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x622*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_TKMICKEYS_BLK	(0x62a*2)
#define	M_TKMICKEYS_BLK_SIZE	96
#define	M_TKIP_WEPSEED	(0x68a*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_CTX_BLKS	(0x694*2)
#define	M_CTX_BLKS_SIZE	32
#define	M_CRX_BLK	(0x6b4*2)
#define	M_CRX_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x6c4*2)
#define	M_RXFRM_BLK_SIZE	768
#define	M_TXFRM_HDR	(0x9c4*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_TPL_DTIM	(0x692*2)
#define	M_TPL_DTIM_SIZE	2
#define	M_BA_BITMAP	(0xa7a*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_MBS_LGCYPRS_LEN_BLK	(0xa7e*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_ANT2x3GPIO_BLK	(0xa8e*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_USEQ_PWRUP_BLK	(0xa90*2)
#define	M_USEQ_PWRUP_BLK_SIZE	120
#define	M_USEQ_PWRDN_BLK	(0xb08*2)
#define	M_USEQ_PWRDN_BLK_SIZE	80
#define	M_TXERRADDR_BLK	(0xb58*2)
#define	M_TXERRADDR_BLK_SIZE	4
#define	M_AMT_INFO_BLK	(0xb5c*2)
#define	M_AMT_INFO_BLK_SIZE	64
#define	M_SLOWTIMER_L	(0xb9c*2)
#define	M_SLOWTIMER_H	(0xb9d*2)
#define	M_RSP_FRMTYPE	(0xb9e*2)
#define	M_PRSRETX_CNT	(0xb9f*2)
#define	M_ALT_CTX	(0xba0*2)
#define	M_ALT_TXFINDX	(0xba1*2)
#define	M_IVLOC	(0xba2*2)
#define	M_JSSI_TSTAMP	(0xba3*2)
#define	M_TXCRSEND_TSTAMP	(0xba4*2)
#define	M_CCA_TSF0	(0xba5*2)
#define	M_CCA_TSF1	(0xba6*2)
#define	M_TXPWR_RTADJ	(0xba7*2)
#define	M_GOOD_RXANT	(0xba8*2)
#define	M_CUR_RXF_INDEX	(0xba9*2)
#define	M_BYTES_LEFT	(0xbaa*2)
#define	M_FRM_SOFAR	(0xbab*2)
#define	M_MM_XTRADUR	(0xbac*2)
#define	M_HANGTM	(0xbad*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0xbae*2)
#define	M_NUMMPDU	(0xbaf*2)
#define	M_CURR_ANTPAT	(0xbb0*2)
#define	M_TSFTMRVALTMP_WD3	(0xbb1*2)
#define	M_TSFTMRVALTMP_WD2	(0xbb2*2)
#define	M_TSFTMRVALTMP_WD1	(0xbb3*2)
#define	M_TSFTMRVALTMP_WD0	(0xbb4*2)
#define	M_LBCN_CNT	(0xbb5*2)
#define	M_MPDUNUM_LEFT	(0xbb6*2)
#define	M_SLEEP_TIME_L	(0xbb7*2)
#define	M_SLEEP_TIME_ML	(0xbb8*2)
#define	M_WOWL_LASTBCN_L	(0xbb9*2)
#define	M_WOWL_LASTBCN_ML	(0xbba*2)
#define	M_BCN_TSF_L	(0xbbb*2)
#define	M_BCN_TSF_ML	(0xbbc*2)
#define	M_BCN_TSF_MU	(0xbbd*2)
#define	M_BCN_TSF_H	(0xbbe*2)
#define	M_WOWL_LASTWORD	(0xbbf*2)
#define	M_FWMATCH	(0xbc0*2)
#define	M_MD5_XWORD0	(0xbc1*2)
#define	M_MD5_XWORD1	(0xbc2*2)
#define	M_MD5_YWORD0	(0xbc3*2)
#define	M_MD5_YWORD1	(0xbc4*2)
#define	M_MD5_ZWORD0	(0xbc5*2)
#define	M_MD5_ZWORD1	(0xbc6*2)
#define	M_WOWL_MSGLEN	(0xbc7*2)
#define	M_RESMSGLEN	(0xbc8*2)
#define	M_L0_BUFFER	(0xbc9*2)
#define	M_L1_BUFFER	(0xbca*2)
#define	M_R0_BUFFER	(0xbcb*2)
#define	M_R1_BUFFER	(0xbcc*2)
#define	M_WOWLTCLFLAG_BLK	(0xbd0*2)
#define	M_WOWLTCLFLAG_BLK_SIZE	3
#define	M_RXANTPAT_BLK	(0xbcd*2)
#define	M_PREPAYLOAD_BLK	(0xbd4*2)
#define	M_PREPAYLOAD_BLK_SIZE	8
#define	M_TKIP_POSTPAYLOAD_BLK	(0xbdc*2)
#define	M_TKIP_POSTPAYLOAD_BLK_SIZE	4
#define	M_ABCDBUF_BLK	(0xbe0*2)
#define	M_ABCDBUF_BLK_SIZE	20
#define	M_SIPARAMS_BLK	(0xbf4*2)
#define	M_SIPARAMS_BLK_SIZE	64
#define	M_WOWL_OFFLOADCFG_BASE	(0xc34*2)
#define	M_WOWL_OFFLOADCFG_BASE_SIZE	18
#define	M_ARPOFFLOAD_CACHE	(0xc46*2)
#define	M_ARPOFFLOAD_CACHE_SIZE	12
#define	M_PHY_ANTDIV_REG	(0xbce*2)
#define	M_PHY_ANTDIV_MASK	(0xbcf*2)
#define	M_PHY_EXTLNA_OVR	(0xbd3*2)
#define	M_PHY_PLCPRX_DURATION	(0xc52*2)
#define	M_CTS_STRT_TIME	(0xc53*2)
#define	M_HANGTM_H	(0xc54*2)
#define	M_CRSHRXFRMHRST_CNT	(0xc55*2)
#define	M_RXENSTAT_BLK	(0xc56*2)
#define	M_RXENSTAT_BLK_SIZE	10
#define	M_RXCNT	(0xc60*2)
#define	M_WOWL_TXBITMAP	(0xc61*2)
#define	M_WOWL_CURRTX	(0xc62*2)
#define	M_WOWL_CURRTXLEN	(0xc63*2)
#define	M_WOWL_CURRTXADDR	(0xc64*2)
#define	M_WOWL_OFFLOAD_TXCTR	(0xc65*2)
#define	M_WOWL_MICOFFSET	(0xc66*2)
#define	M_KEEPALIVE_CURRCTR_0	(0xc67*2)
#define	M_KEEPALIVE_CURRCTR_1	(0xc68*2)
#define	M_NA_CKSUM_L	(0xc69*2)
#define	M_GTK_KDVER	(0xc6a*2)
#define	M_LNA_STATE	(0xc6b*2)
#define	M_LASTTX_TSF	(0xc6c*2)
#define	M_TKIP_TMP_TTAK	(M_CTX_BLKS+(0x0*2))
#define	M_TKIP_TMP_TTAK_OFFSET	(0x0*2)
#define	M_TXFRM_BLK	(M_RXFRM_BLK+(0x80*2))
#define	M_TXFRM_BLK_OFFSET	(0x80*2)
#define	M_IPADOPAD_BLK	(M_RXFRM_BLK+(0x100*2))
#define	M_IPADOPAD_BLK_OFFSET	(0x100*2)
#define	M_POSTPAYLOAD_BLK	(M_RXFRM_BLK+(0x120*2))
#define	M_POSTPAYLOAD_BLK_OFFSET	(0x120*2)
#define	M_LASTABCDBUF_BLK	(M_RXFRM_BLK+(0x160*2))
#define	M_LASTABCDBUF_BLK_OFFSET	(0x160*2)
#define	M_ABCDBUF_SMLA0	(M_RXFRM_BLK+(0x16a*2))
#define	M_ABCDBUF_SMLA0_OFFSET	(0x16a*2)
#define	M_ABCDBUF_SMLA1	(M_RXFRM_BLK+(0x16b*2))
#define	M_ABCDBUF_SMLA1_OFFSET	(0x16b*2)
#define	M_ABCDBUF_SMLB0	(M_RXFRM_BLK+(0x16c*2))
#define	M_ABCDBUF_SMLB0_OFFSET	(0x16c*2)
#define	M_ABCDBUF_SMLB1	(M_RXFRM_BLK+(0x16d*2))
#define	M_ABCDBUF_SMLB1_OFFSET	(0x16d*2)
#define	M_ARC4_SBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_ARC4_SBOX_OFFSET	(0x180*2)
#define	M_AES_INVSBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_AES_INVSBOX_OFFSET	(0x180*2)
#define	M_AES_KEYW	(M_RXFRM_BLK+(0x200*2))
#define	M_AES_KEYW_OFFSET	(0x200*2)
#define	M_EAPOLKEY_KEYDATA	(M_RXFRM_BLK+(0x258*2))
#define	M_EAPOLKEY_KEYDATA_OFFSET	(0x258*2)
#define	M_AES_B	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_B_OFFSET	(0x26c*2)
#define	M_AES_A	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_A_OFFSET	(0x26c*2)
#define	M_AES_TMPSTATE	(M_RXFRM_BLK+(0x276*2))
#define	M_AES_TMPSTATE_OFFSET	(0x276*2)
#define	M_AES_TMP0	(M_RXFRM_BLK+(0x286*2))
#define	M_AES_TMP0_OFFSET	(0x286*2)
#define	M_AES_TMP1	(M_RXFRM_BLK+(0x287*2))
#define	M_AES_TMP1_OFFSET	(0x287*2)
#define	M_AES_TMP2	(M_RXFRM_BLK+(0x288*2))
#define	M_AES_TMP2_OFFSET	(0x288*2)
#define	M_KEYUNWRAP_DONE	(M_RXFRM_BLK+(0x28a*2))
#define	M_KEYUNWRAP_DONE_OFFSET	(0x28a*2)
#define	M_PWR_UD_BLK	(0xc6d*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_TSF_ACTV_L	(0xc77*2)
#define	M_TSF_ACTV_H	(0xc78*2)
#define	M_KEY_INDX	(0xc79*2)
#define	M_AVAILABLE17	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_AVAILABLE17_OFFSET	(0x11*2)
#define	M_AVAILABLE18	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_AVAILABLE18_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_AVAILABLE23	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_AVAILABLE23_OFFSET	(0x17*2)
#define	M_AVAILABLE24	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_AVAILABLE24_OFFSET	(0x18*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2a*2)
#define	M_SECKINDX_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKINDX_PTR_OFFSET	(0x2b*2)
#define	M_AMT_INFO_PTR	(M_PSM_SOFT_REGS+(0x2c*2))
#define	M_AMT_INFO_PTR_OFFSET	(0x2c*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x36*2)
#define	M_AVAILABLE1	(M_PSM_SOFT_REGS+(0x3e*2))
#define	M_AVAILABLE1_OFFSET	(0x3e*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_WOWL_OFFLOADCFG_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_WOWL_OFFLOADCFG_PTR_OFFSET	(0x4f*2)
#define	M_TXBCN_DUR	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_TXBCN_DUR_OFFSET	(0x55*2)
#define	M_WOWL_GPIOSEL	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_WOWL_GPIOSEL_OFFSET	(0x58*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_PSP_PCTLWD	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_PSP_PCTLWD_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_PSP_PCTL1WD	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_PSP_PCTL1WD_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_PREWDS_CNT	(M_PSM2HOST_STATS+(0x36*2))
#define	M_PREWDS_CNT_OFFSET	(0x36*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xb*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x16*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x21*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x21*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x2c*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x2c*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x37*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x37*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x42*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x42*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x4d*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x4d*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x58*2))
#define	END_OF_ARATETBL_OFFSET	(0x58*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xe*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xe*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x1c*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x1c*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x2a*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x2a*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x38*2))
#define	END_OF_BRATETBL_OFFSET	(0x38*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_KEK	(M_ARC4_KEY+(0x8*2))
#define	M_KEK_OFFSET	(0x8*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_NETPAT_BLK0	(M_NETPAT_BLK+(0x0*2))
#define	M_NETPAT_BLK0_OFFSET	(0x0*2)
#define	M_NETPAT_BLK1	(M_NETPAT_BLK+(0x4a*2))
#define	M_NETPAT_BLK1_OFFSET	(0x4a*2)
#define	M_NETPAT_BLK2	(M_NETPAT_BLK+(0x94*2))
#define	M_NETPAT_BLK2_OFFSET	(0x94*2)
#define	M_NETPAT_BLK3	(M_NETPAT_BLK+(0xde*2))
#define	M_NETPAT_BLK3_OFFSET	(0xde*2)
#define	M_RXFRM_SRA0	(M_SMACADDR_BLK+(0x0*2))
#define	M_RXFRM_SRA0_OFFSET	(0x0*2)
#define	M_RXFRM_SRA1	(M_SMACADDR_BLK+(0x1*2))
#define	M_RXFRM_SRA1_OFFSET	(0x1*2)
#define	M_RXFRM_SRA2	(M_SMACADDR_BLK+(0x2*2))
#define	M_RXFRM_SRA2_OFFSET	(0x2*2)
#define	M_RXFRM_RA0	(M_SMACADDR_BLK+(0x3*2))
#define	M_RXFRM_RA0_OFFSET	(0x3*2)
#define	M_RXFRM_RA1	(M_SMACADDR_BLK+(0x4*2))
#define	M_RXFRM_RA1_OFFSET	(0x4*2)
#define	M_RXFRM_RA2	(M_SMACADDR_BLK+(0x5*2))
#define	M_RXFRM_RA2_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW0	(M_EAPOLMICKEY_BLK+(0x0*2))
#define	M_EAPOLKEY_MICW0_OFFSET	(0x0*2)
#define	M_EAPOLKEY_MICW1	(M_EAPOLMICKEY_BLK+(0x1*2))
#define	M_EAPOLKEY_MICW1_OFFSET	(0x1*2)
#define	M_EAPOLKEY_MICW2	(M_EAPOLMICKEY_BLK+(0x2*2))
#define	M_EAPOLKEY_MICW2_OFFSET	(0x2*2)
#define	M_EAPOLKEY_MICW3	(M_EAPOLMICKEY_BLK+(0x3*2))
#define	M_EAPOLKEY_MICW3_OFFSET	(0x3*2)
#define	M_EAPOLKEY_MICW4	(M_EAPOLMICKEY_BLK+(0x4*2))
#define	M_EAPOLKEY_MICW4_OFFSET	(0x4*2)
#define	M_EAPOLKEY_MICW5	(M_EAPOLMICKEY_BLK+(0x5*2))
#define	M_EAPOLKEY_MICW5_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW6	(M_EAPOLMICKEY_BLK+(0x6*2))
#define	M_EAPOLKEY_MICW6_OFFSET	(0x6*2)
#define	M_EAPOLKEY_MICW7	(M_EAPOLMICKEY_BLK+(0x7*2))
#define	M_EAPOLKEY_MICW7_OFFSET	(0x7*2)
#define	M_RXFRM_DA	(M_PREPAYLOAD_BLK+(0x0*2))
#define	M_RXFRM_DA_OFFSET	(0x0*2)
#define	M_RXFRM_SA	(M_PREPAYLOAD_BLK+(0x3*2))
#define	M_RXFRM_SA_OFFSET	(0x3*2)
#define	M_RXRRM_PRIORES	(M_PREPAYLOAD_BLK+(0x6*2))
#define	M_RXRRM_PRIORES_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDA0	(M_ABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_WORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_WORDA1	(M_ABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_WORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_WORDB0	(M_ABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_WORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_WORDB1	(M_ABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_WORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_WORDC0	(M_ABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_WORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_WORDC1	(M_ABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_WORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_WORDD0	(M_ABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_WORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDD1	(M_ABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_WORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_WORDE0	(M_ABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_WORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_WORDE1	(M_ABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_WORDE1_OFFSET	(0x9*2)
#define	M_ABCDBUF_INITWORDA0	(M_ABCDBUF_BLK+(0xa*2))
#define	M_ABCDBUF_INITWORDA0_OFFSET	(0xa*2)
#define	M_ABCDBUF_INITWORDA1	(M_ABCDBUF_BLK+(0xb*2))
#define	M_ABCDBUF_INITWORDA1_OFFSET	(0xb*2)
#define	M_ABCDBUF_INITWORDB0	(M_ABCDBUF_BLK+(0xc*2))
#define	M_ABCDBUF_INITWORDB0_OFFSET	(0xc*2)
#define	M_ABCDBUF_INITWORDB1	(M_ABCDBUF_BLK+(0xd*2))
#define	M_ABCDBUF_INITWORDB1_OFFSET	(0xd*2)
#define	M_ABCDBUF_INITWORDC0	(M_ABCDBUF_BLK+(0xe*2))
#define	M_ABCDBUF_INITWORDC0_OFFSET	(0xe*2)
#define	M_ABCDBUF_INITWORDC1	(M_ABCDBUF_BLK+(0xf*2))
#define	M_ABCDBUF_INITWORDC1_OFFSET	(0xf*2)
#define	M_ABCDBUF_INITWORDD0	(M_ABCDBUF_BLK+(0x10*2))
#define	M_ABCDBUF_INITWORDD0_OFFSET	(0x10*2)
#define	M_ABCDBUF_INITWORDD1	(M_ABCDBUF_BLK+(0x11*2))
#define	M_ABCDBUF_INITWORDD1_OFFSET	(0x11*2)
#define	M_ABCDBUF_INITWORDE0	(M_ABCDBUF_BLK+(0x12*2))
#define	M_ABCDBUF_INITWORDE0_OFFSET	(0x12*2)
#define	M_ABCDBUF_INITWORDE1	(M_ABCDBUF_BLK+(0x13*2))
#define	M_ABCDBUF_INITWORDE1_OFFSET	(0x13*2)
#define	M_ABCDBUF_LWORDA0	(M_LASTABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_LWORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_LWORDA1	(M_LASTABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_LWORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_LWORDB0	(M_LASTABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_LWORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_LWORDB1	(M_LASTABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_LWORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_LWORDC0	(M_LASTABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_LWORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_LWORDC1	(M_LASTABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_LWORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_LWORDD0	(M_LASTABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_LWORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_LWORDD1	(M_LASTABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_LWORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_LWORDE0	(M_LASTABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_LWORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_LWORDE1	(M_LASTABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_LWORDE1_OFFSET	(0x9*2)
#define	M_SHA1_W0L	(M_SINETABLE_BLK+(0x0*2))
#define	M_SHA1_W0L_OFFSET	(0x0*2)
#define	M_SHA1_W0R	(M_SINETABLE_BLK+(0x1*2))
#define	M_SHA1_W0R_OFFSET	(0x1*2)
#define	M_SHA1_W1L	(M_SINETABLE_BLK+(0x2*2))
#define	M_SHA1_W1L_OFFSET	(0x2*2)
#define	M_SHA1_W1R	(M_SINETABLE_BLK+(0x3*2))
#define	M_SHA1_W1R_OFFSET	(0x3*2)
#define	M_SHA1_W2L	(M_SINETABLE_BLK+(0x4*2))
#define	M_SHA1_W2L_OFFSET	(0x4*2)
#define	M_SHA1_W2R	(M_SINETABLE_BLK+(0x5*2))
#define	M_SHA1_W2R_OFFSET	(0x5*2)
#define	M_SHA1_W3L	(M_SINETABLE_BLK+(0x6*2))
#define	M_SHA1_W3L_OFFSET	(0x6*2)
#define	M_SHA1_W3R	(M_SINETABLE_BLK+(0x7*2))
#define	M_SHA1_W3R_OFFSET	(0x7*2)
#define	M_SHA1_W4L	(M_SINETABLE_BLK+(0x8*2))
#define	M_SHA1_W4L_OFFSET	(0x8*2)
#define	M_SHA1_W4R	(M_SINETABLE_BLK+(0x9*2))
#define	M_SHA1_W4R_OFFSET	(0x9*2)
#define	M_SHA1_W5L	(M_SINETABLE_BLK+(0xa*2))
#define	M_SHA1_W5L_OFFSET	(0xa*2)
#define	M_SHA1_W5R	(M_SINETABLE_BLK+(0xb*2))
#define	M_SHA1_W5R_OFFSET	(0xb*2)
#define	M_SHA1_W6L	(M_SINETABLE_BLK+(0xc*2))
#define	M_SHA1_W6L_OFFSET	(0xc*2)
#define	M_SHA1_W6R	(M_SINETABLE_BLK+(0xd*2))
#define	M_SHA1_W6R_OFFSET	(0xd*2)
#define	M_SHA1_W7L	(M_SINETABLE_BLK+(0xe*2))
#define	M_SHA1_W7L_OFFSET	(0xe*2)
#define	M_SHA1_W7R	(M_SINETABLE_BLK+(0xf*2))
#define	M_SHA1_W7R_OFFSET	(0xf*2)
#define	M_SHA1_W8L	(M_SINETABLE_BLK+(0x10*2))
#define	M_SHA1_W8L_OFFSET	(0x10*2)
#define	M_SHA1_W8R	(M_SINETABLE_BLK+(0x11*2))
#define	M_SHA1_W8R_OFFSET	(0x11*2)
#define	M_SHA1_W9L	(M_SINETABLE_BLK+(0x12*2))
#define	M_SHA1_W9L_OFFSET	(0x12*2)
#define	M_SHA1_W9R	(M_SINETABLE_BLK+(0x13*2))
#define	M_SHA1_W9R_OFFSET	(0x13*2)
#define	M_SHA1_W10L	(M_SINETABLE_BLK+(0x14*2))
#define	M_SHA1_W10L_OFFSET	(0x14*2)
#define	M_SHA1_W10R	(M_SINETABLE_BLK+(0x15*2))
#define	M_SHA1_W10R_OFFSET	(0x15*2)
#define	M_SHA1_W11L	(M_SINETABLE_BLK+(0x16*2))
#define	M_SHA1_W11L_OFFSET	(0x16*2)
#define	M_SHA1_W11R	(M_SINETABLE_BLK+(0x17*2))
#define	M_SHA1_W11R_OFFSET	(0x17*2)
#define	M_SHA1_W12L	(M_SINETABLE_BLK+(0x18*2))
#define	M_SHA1_W12L_OFFSET	(0x18*2)
#define	M_SHA1_W12R	(M_SINETABLE_BLK+(0x19*2))
#define	M_SHA1_W12R_OFFSET	(0x19*2)
#define	M_SHA1_W13L	(M_SINETABLE_BLK+(0x1a*2))
#define	M_SHA1_W13L_OFFSET	(0x1a*2)
#define	M_SHA1_W13R	(M_SINETABLE_BLK+(0x1b*2))
#define	M_SHA1_W13R_OFFSET	(0x1b*2)
#define	M_SHA1_W14L	(M_SINETABLE_BLK+(0x1c*2))
#define	M_SHA1_W14L_OFFSET	(0x1c*2)
#define	M_SHA1_W14R	(M_SINETABLE_BLK+(0x1d*2))
#define	M_SHA1_W14R_OFFSET	(0x1d*2)
#define	M_SHA1_W15L	(M_SINETABLE_BLK+(0x1e*2))
#define	M_SHA1_W15L_OFFSET	(0x1e*2)
#define	M_SHA1_W15R	(M_SINETABLE_BLK+(0x1f*2))
#define	M_SHA1_W15R_OFFSET	(0x1f*2)
#define	M_DEBUG1	(M_WOWLTCLFLAG_BLK+(0x0*2))
#define	M_DEBUG1_OFFSET	(0x0*2)
#define	M_DEBUG	(M_WOWLTCLFLAG_BLK+(0x1*2))
#define	M_DEBUG_OFFSET	(0x1*2)
#define	M_DEBUG2	(M_WOWLTCLFLAG_BLK+(0x2*2))
#define	M_DEBUG2_OFFSET	(0x2*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_OFFSET	(0x4*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x38*2))
#define	M_TXFRM_OFFSET	(0x38*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_BFM_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_ARPRESP_BYTESZ	(M_WOWL_OFFLOADCFG_BASE+(0x0*2))
#define	M_ARPRESP_BYTESZ_OFFSET	(0x0*2)
#define	M_NA_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x1*2))
#define	M_NA_BYTESZ_0_OFFSET	(0x1*2)
#define	M_NA_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x2*2))
#define	M_NA_BYTESZ_1_OFFSET	(0x2*2)
#define	M_KEEPALIVE_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x3*2))
#define	M_KEEPALIVE_BYTESZ_0_OFFSET	(0x3*2)
#define	M_KEEPALIVE_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x4*2))
#define	M_KEEPALIVE_BYTESZ_1_OFFSET	(0x4*2)
#define	M_NPAT_ARPIDX	(M_WOWL_OFFLOADCFG_BASE+(0x5*2))
#define	M_NPAT_ARPIDX_OFFSET	(0x5*2)
#define	M_NPAT_NS0IDX	(M_WOWL_OFFLOADCFG_BASE+(0x6*2))
#define	M_NPAT_NS0IDX_OFFSET	(0x6*2)
#define	M_NPAT_NS1IDX	(M_WOWL_OFFLOADCFG_BASE+(0x7*2))
#define	M_NPAT_NS1IDX_OFFSET	(0x7*2)
#define	M_EXTWAKEPATTERN_0	(M_WOWL_OFFLOADCFG_BASE+(0x8*2))
#define	M_EXTWAKEPATTERN_0_OFFSET	(0x8*2)
#define	M_EXTWAKEPATTERN_1	(M_WOWL_OFFLOADCFG_BASE+(0x9*2))
#define	M_EXTWAKEPATTERN_1_OFFSET	(0x9*2)
#define	M_EXTWAKEPATTERN_2	(M_WOWL_OFFLOADCFG_BASE+(0xa*2))
#define	M_EXTWAKEPATTERN_2_OFFSET	(0xa*2)
#define	M_EXTWAKEPATTERN_U0	(M_WOWL_OFFLOADCFG_BASE+(0xb*2))
#define	M_EXTWAKEPATTERN_U0_OFFSET	(0xb*2)
#define	M_EXTWAKEPATTERN_U1	(M_WOWL_OFFLOADCFG_BASE+(0xc*2))
#define	M_EXTWAKEPATTERN_U1_OFFSET	(0xc*2)
#define	M_EXTWAKEPATTERN_U2	(M_WOWL_OFFLOADCFG_BASE+(0xd*2))
#define	M_EXTWAKEPATTERN_U2_OFFSET	(0xd*2)
#define	M_EXTWAKEPATTERN_U3	(M_WOWL_OFFLOADCFG_BASE+(0xe*2))
#define	M_EXTWAKEPATTERN_U3_OFFSET	(0xe*2)
#define	M_KEEPALIVE_INTVL_0	(M_WOWL_OFFLOADCFG_BASE+(0xf*2))
#define	M_KEEPALIVE_INTVL_0_OFFSET	(0xf*2)
#define	M_KEEPALIVE_INTVL_1	(M_WOWL_OFFLOADCFG_BASE+(0x10*2))
#define	M_KEEPALIVE_INTVL_1_OFFSET	(0x10*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_TXCRSWAR_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_TXCRSWAR_CNT_OFFSET	(0xb*2)
#define	M_PHYREG_WRSSI	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_PHYREG_WRSSI_OFFSET	(0x0*2)
#define	M_WRSSI_THR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_WRSSI_THR_OFFSET	(0x1*2)
#define	M_HIRSSI_FLAG	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_HIRSSI_FLAG_OFFSET	(0x2*2)
#define	M_HIRSSI_THR	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HIRSSI_THR_OFFSET	(0x3*2)
#define	M_RSVD	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_RSVD_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_WAKEPULSE_TWI	(M_WAKEPULSE_DURN_BLK+(0x0*2))
#define	M_WAKEPULSE_TWI_OFFSET	(0x0*2)
#define	M_WAKEPULSE_TIR	(M_WAKEPULSE_DURN_BLK+(0x1*2))
#define	M_WAKEPULSE_TIR_OFFSET	(0x1*2)
#define	M_WAKEPULSE_TRL	(M_WAKEPULSE_DURN_BLK+(0x2*2))
#define	M_WAKEPULSE_TRL_OFFSET	(0x2*2)
#define	M_WAKEPULSE_TRH	(M_WAKEPULSE_DURN_BLK+(0x3*2))
#define	M_WAKEPULSE_TRH_OFFSET	(0x3*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0xf*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0xf*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x0*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x0*2)
#define	M_PHY_SAMPLECMD	(0xc7a*2)
#define	M_RXENSTAT_FLAG	(M_RXENSTAT_BLK+(0x0*2))
#define	M_RXENSTAT_FLAG_OFFSET	(0x0*2)
#define	M_RXENSTAT_NOSEC	(M_RXENSTAT_BLK+(0x1*2))
#define	M_RXENSTAT_NOSEC_OFFSET	(0x1*2)
#define	M_RXENSTAT_WEP	(M_RXENSTAT_BLK+(0x2*2))
#define	M_RXENSTAT_WEP_OFFSET	(0x2*2)
#define	M_RXENSTAT_TKIP	(M_RXENSTAT_BLK+(0x3*2))
#define	M_RXENSTAT_TKIP_OFFSET	(0x3*2)
#define	M_RXENSTAT_WEP128	(M_RXENSTAT_BLK+(0x4*2))
#define	M_RXENSTAT_WEP128_OFFSET	(0x4*2)
#define	M_RXENSTAT_RSVD	(M_RXENSTAT_BLK+(0x5*2))
#define	M_RXENSTAT_RSVD_OFFSET	(0x5*2)
#define	M_RXENSTAT_AES	(M_RXENSTAT_BLK+(0x6*2))
#define	M_RXENSTAT_AES_OFFSET	(0x6*2)
#define	M_RXENSTAT_GCM	(M_RXENSTAT_BLK+(0x7*2))
#define	M_RXENSTAT_GCM_OFFSET	(0x7*2)
#define	M_RXENSTAT_WAPI	(M_RXENSTAT_BLK+(0x8*2))
#define	M_RXENSTAT_WAPI_OFFSET	(0x8*2)
#define	M_MBURST_REMDUR	(0xc7b*2)
#define	MX_PSM_SOFT_REGS	(0x0*2)
#define	MX_PSM_SOFT_REGS_SIZE	64
#define	MX_PSM2HOST_STATS	(0x40*2)
#define	MX_PSM2HOST_STATS_SIZE	64
#define	MX_AC_MUTXLMT_BLK	(0x80*2)
#define	MX_AC_MUTXLMT_BLK_SIZE	4
#define	MX_MFBR_TBL	(0x84*2)
#define	MX_MFBR_TBL_SIZE	4
#define	MX_RT_DIRMAP_A	(0x88*2)
#define	MX_RT_DIRMAP_A_SIZE	16
#define	MX_RT_BBRSMAP_A	(0x98*2)
#define	MX_RT_BBRSMAP_A_SIZE	16
#define	MX_AGF_BLK	(0xa8*2)
#define	MX_AGF_BLK_SIZE	8
#define	MX_RATE_TABLE_N	(0xb0*2)
#define	MX_RATE_TABLE_N_SIZE	10
#define	MX_NSD_X4_BLKS	(0xba*2)
#define	MX_NSD_X4_BLKS_SIZE	4
#define	MX_RATEINVS_TBL	(0xbe*2)
#define	MX_RATEINVS_TBL_SIZE	10
#define	MX_NSDINVS_TBL	(0xc8*2)
#define	MX_NSDINVS_TBL_SIZE	3
#define	MX_ENC_ADJLEN_BLK	(0xcc*2)
#define	MX_ENC_ADJLEN_BLK_SIZE	8
#define	MX_MBOX_BLK	(0xd4*2)
#define	MX_MBOX_BLK_SIZE	4
#define	MX_MBOXCMD_IN	(0xcb*2)
#define	MX_PSM_INTS	(0xd8*2)
#define	MX_MUTEX_TURN	(0xd9*2)
#define	MX_MUTEX_PSM	(0xda*2)
#define	MX_MUTEX_PSMX	(0xdb*2)
#define	MX_M2V_MSGCNT	(0xdc*2)
#define	MX_M2V_MSGADDR	(0xdd*2)
#define	MX_V2M_MSGADDR	(0xde*2)
#define	MX_QIST_BLK	(0xe0*2)
#define	MX_QIST_BLK_SIZE	40
#define	MX_BFI2Q_BLK	(0x108*2)
#define	MX_BFI2Q_BLK_SIZE	32
#define	MX_FFQ_FULL	(0xdf*2)
#define	MX_FFQ_BLK	(0x128*2)
#define	MX_FFQ_BLK_SIZE	28
#define	MX_NDPA_SEQNUM	(0x144*2)
#define	MX_BFI_NXT_IDX	(0x145*2)
#define	MX_RTSEL_BLKS	(0x146*2)
#define	MX_RTSEL_BLKS_SIZE	64
#define	MX_MFQ_BLK	(0x186*2)
#define	MX_MFQ_BLK_SIZE	80
#define	MX_SFB2V_MSG	(0x1d6*2)
#define	MX_SFB2V_MSG_SIZE	12
#define	MX_V2M_BLK	(0x1e4*2)
#define	MX_V2M_BLK_SIZE	171
#define	MX_MVP_BLK	(0x290*2)
#define	MX_MVP_BLK_SIZE	36
#define	MX_CTX_BLKS	(0x2b4*2)
#define	MX_CTX_BLKS_SIZE	3328
#define	MX_NDPPWR_TBL	(0xfb4*2)
#define	MX_NDPPWR_TBL_SIZE	5
#define	MX_USRS_MINMCS	(0x1e2*2)
#define	MX_USRS_MAXMCS	(0x1e3*2)
#define	MX_NOMUUPD_CNT	(0x28f*2)
#define	MX_TEMP0	(0xfb9*2)
#define	MX_SHM_END	(0xfba*2)
#define	MX_BOM_REV_MAJOR	(MX_PSM_SOFT_REGS+(0x0*2))
#define	MX_BOM_REV_MAJOR_OFFSET	(0x0*2)
#define	MX_BOM_REV_MINOR	(MX_PSM_SOFT_REGS+(0x1*2))
#define	MX_BOM_REV_MINOR_OFFSET	(0x1*2)
#define	MX_UCODE_DATE	(MX_PSM_SOFT_REGS+(0x2*2))
#define	MX_UCODE_DATE_OFFSET	(0x2*2)
#define	MX_UCODE_TIME	(MX_PSM_SOFT_REGS+(0x3*2))
#define	MX_UCODE_TIME_OFFSET	(0x3*2)
#define	MX_UDIFFS1	(MX_PSM_SOFT_REGS+(0x4*2))
#define	MX_UDIFFS1_OFFSET	(0x4*2)
#define	MX_UCODE_FEATURES	(MX_PSM_SOFT_REGS+(0x5*2))
#define	MX_UCODE_FEATURES_OFFSET	(0x5*2)
#define	MX_UCODE_DBGST	(MX_PSM_SOFT_REGS+(0x6*2))
#define	MX_UCODE_DBGST_OFFSET	(0x6*2)
#define	MX_WATCHDOG_8TU	(MX_PSM_SOFT_REGS+(0x7*2))
#define	MX_WATCHDOG_8TU_OFFSET	(0x7*2)
#define	MX_MACHW_VER	(MX_PSM_SOFT_REGS+(0x8*2))
#define	MX_MACHW_VER_OFFSET	(0x8*2)
#define	MX_PHYVER	(MX_PSM_SOFT_REGS+(0x9*2))
#define	MX_PHYVER_OFFSET	(0x9*2)
#define	MX_PHYTYPE	(MX_PSM_SOFT_REGS+(0xa*2))
#define	MX_PHYTYPE_OFFSET	(0xa*2)
#define	MX_HOST_FLAGS0	(MX_PSM_SOFT_REGS+(0xb*2))
#define	MX_HOST_FLAGS0_OFFSET	(0xb*2)
#define	MX_HOST_FLAGS1	(MX_PSM_SOFT_REGS+(0xc*2))
#define	MX_HOST_FLAGS1_OFFSET	(0xc*2)
#define	MX_HOST_FLAGS2	(MX_PSM_SOFT_REGS+(0xd*2))
#define	MX_HOST_FLAGS2_OFFSET	(0xd*2)
#define	MX_UCX2R_FLAGS	(MX_PSM_SOFT_REGS+(0xe*2))
#define	MX_UCX2R_FLAGS_OFFSET	(0xe*2)
#define	MX_DIAG_FLAGS	(MX_PSM_SOFT_REGS+(0xf*2))
#define	MX_DIAG_FLAGS_OFFSET	(0xf*2)
#define	MX_BFI_BLK_PTR	(MX_PSM_SOFT_REGS+(0x10*2))
#define	MX_BFI_BLK_PTR_OFFSET	(0x10*2)
#define	MX_NDPPWR_PTR	(MX_PSM_SOFT_REGS+(0x11*2))
#define	MX_NDPPWR_PTR_OFFSET	(0x11*2)
#define	MX_MUSND_PER	(MX_PSM_SOFT_REGS+(0x20*2))
#define	MX_MUSND_PER_OFFSET	(0x20*2)
#define	MX_MUSND_SIDX	(MX_PSM_SOFT_REGS+(0x21*2))
#define	MX_MUSND_SIDX_OFFSET	(0x21*2)
#define	MX_SFRMTXCNTFBRTHSD	(MX_PSM_SOFT_REGS+(0x22*2))
#define	MX_SFRMTXCNTFBRTHSD_OFFSET	(0x22*2)
#define	MX_LFRMTXCNTFBRTHSD	(MX_PSM_SOFT_REGS+(0x23*2))
#define	MX_LFRMTXCNTFBRTHSD_OFFSET	(0x23*2)
#define	MX_UTRACE_SPTR	(MX_PSM_SOFT_REGS+(0x24*2))
#define	MX_UTRACE_SPTR_OFFSET	(0x24*2)
#define	MX_UTRACE_EPTR	(MX_PSM_SOFT_REGS+(0x25*2))
#define	MX_UTRACE_EPTR_OFFSET	(0x25*2)
#define	MX_UTRACE_TMP	(MX_PSM_SOFT_REGS+(0x26*2))
#define	MX_UTRACE_TMP_OFFSET	(0x26*2)
#define	MX_MACSUSP_CNT	(MX_PSM2HOST_STATS+(0x0*2))
#define	MX_MACSUSP_CNT_OFFSET	(0x0*2)
#define	MX_M2VMSG_CNT	(MX_PSM2HOST_STATS+(0x1*2))
#define	MX_M2VMSG_CNT_OFFSET	(0x1*2)
#define	MX_V2MMSG_CNT	(MX_PSM2HOST_STATS+(0x2*2))
#define	MX_V2MMSG_CNT_OFFSET	(0x2*2)
#define	MX_MBOXOUT_CNT	(MX_PSM2HOST_STATS+(0x3*2))
#define	MX_MBOXOUT_CNT_OFFSET	(0x3*2)
#define	MX_MUSND_CNT	(MX_PSM2HOST_STATS+(0x4*2))
#define	MX_MUSND_CNT_OFFSET	(0x4*2)
#define	MX_MUSNDFAIL_CNT	(MX_PSM2HOST_STATS+(0x5*2))
#define	MX_MUSNDFAIL_CNT_OFFSET	(0x5*2)
#define	MX_SFB2V_CNT	(MX_PSM2HOST_STATS+(0x6*2))
#define	MX_SFB2V_CNT_OFFSET	(0x6*2)
#define	MX_MVP2V_CNT	(MX_PSM2HOST_STATS+(0x7*2))
#define	MX_MVP2V_CNT_OFFSET	(0x7*2)
#define	MX_V2GRP_CNT	(MX_PSM2HOST_STATS+(0x8*2))
#define	MX_V2GRP_CNT_OFFSET	(0x8*2)
#define	MX_V2SU_CNT	(MX_PSM2HOST_STATS+(0x9*2))
#define	MX_V2SU_CNT_OFFSET	(0x9*2)
#define	MX_V2MVP_CNT	(MX_PSM2HOST_STATS+(0xa*2))
#define	MX_V2MVP_CNT_OFFSET	(0xa*2)
#define	MX_V2GRPINV_CNT	(MX_PSM2HOST_STATS+(0xb*2))
#define	MX_V2GRPINV_CNT_OFFSET	(0xb*2)
#define	MX_V2MVPINV_CNT	(MX_PSM2HOST_STATS+(0xc*2))
#define	MX_V2MVPINV_CNT_OFFSET	(0xc*2)
#define	MX_RDTXD_CNT	(MX_PSM2HOST_STATS+(0xd*2))
#define	MX_RDTXD_CNT_OFFSET	(0xd*2)
#define	MX_AQMSUFL_CNT	(MX_PSM2HOST_STATS+(0xe*2))
#define	MX_AQMSUFL_CNT_OFFSET	(0xe*2)
#define	MX_AQMFL_CNT	(MX_PSM2HOST_STATS+(0xf*2))
#define	MX_AQMFL_CNT_OFFSET	(0xf*2)
#define	MX_FFQADD_CNT	(MX_PSM2HOST_STATS+(0x10*2))
#define	MX_FFQADD_CNT_OFFSET	(0x10*2)
#define	MX_FFQDEL_CNT	(MX_PSM2HOST_STATS+(0x11*2))
#define	MX_FFQDEL_CNT_OFFSET	(0x11*2)
#define	MX_MFQADD_CNT	(MX_PSM2HOST_STATS+(0x12*2))
#define	MX_MFQADD_CNT_OFFSET	(0x12*2)
#define	MX_MFQDEL_CNT	(MX_PSM2HOST_STATS+(0x13*2))
#define	MX_MFQDEL_CNT_OFFSET	(0x13*2)
#define	MX_M2SQ0_CNT	(MX_PSM2HOST_STATS+(0x14*2))
#define	MX_M2SQ0_CNT_OFFSET	(0x14*2)
#define	MX_M2SQ1_CNT	(MX_PSM2HOST_STATS+(0x15*2))
#define	MX_M2SQ1_CNT_OFFSET	(0x15*2)
#define	MX_M2SQ2_CNT	(MX_PSM2HOST_STATS+(0x16*2))
#define	MX_M2SQ2_CNT_OFFSET	(0x16*2)
#define	MX_M2SQ3_CNT	(MX_PSM2HOST_STATS+(0x17*2))
#define	MX_M2SQ3_CNT_OFFSET	(0x17*2)
#define	MX_M2SQ4_CNT	(MX_PSM2HOST_STATS+(0x18*2))
#define	MX_M2SQ4_CNT_OFFSET	(0x18*2)
#define	MX_VASIPRST_CNT	(MX_PSM2HOST_STATS+(0x19*2))
#define	MX_VASIPRST_CNT_OFFSET	(0x19*2)
#define	MX_REGSEL_CNT	(MX_PSM2HOST_STATS+(0x1a*2))
#define	MX_REGSEL_CNT_OFFSET	(0x1a*2)
#define	MX_TXDWAR_CNT	(MX_PSM2HOST_STATS+(0x1e*2))
#define	MX_TXDWAR_CNT_OFFSET	(0x1e*2)
#define	MX_MFBR_TBLEND	(MX_MFBR_TBL+(0x3*2))
#define	MX_MFBR_TBLEND_OFFSET	(0x3*2)
#define	MX_FFQ0_BLK	(MX_FFQ_BLK+(0x0*2))
#define	MX_FFQ0_BLK_OFFSET	(0x0*2)
#define	MX_FFQ1_BLK	(MX_FFQ_BLK+(0x7*2))
#define	MX_FFQ1_BLK_OFFSET	(0x7*2)
#define	MX_FFQ2_BLK	(MX_FFQ_BLK+(0xe*2))
#define	MX_FFQ2_BLK_OFFSET	(0xe*2)
#define	MX_FFQ3_BLK	(MX_FFQ_BLK+(0x15*2))
#define	MX_FFQ3_BLK_OFFSET	(0x15*2)
#define	MX_FFQ_END	(MX_FFQ_BLK+(0x1b*2))
#define	MX_FFQ_END_OFFSET	(0x1b*2)
#define	MX_QIST0_BLK	(MX_QIST_BLK+(0x0*2))
#define	MX_QIST0_BLK_OFFSET	(0x0*2)
#define	MX_QIST1_BLK	(MX_QIST_BLK+(0xa*2))
#define	MX_QIST1_BLK_OFFSET	(0xa*2)
#define	MX_QIST2_BLK	(MX_QIST_BLK+(0x14*2))
#define	MX_QIST2_BLK_OFFSET	(0x14*2)
#define	MX_QIST3_BLK	(MX_QIST_BLK+(0x1e*2))
#define	MX_QIST3_BLK_OFFSET	(0x1e*2)
#define	MX_QIST_END	(MX_QIST_BLK+(0x27*2))
#define	MX_QIST_END_OFFSET	(0x27*2)
#define	MX_BFI2Q_END	(MX_BFI2Q_BLK+(0x1f*2))
#define	MX_BFI2Q_END_OFFSET	(0x1f*2)
#define	MX_MFQ0_BLK	(MX_MFQ_BLK+(0x0*2))
#define	MX_MFQ0_BLK_OFFSET	(0x0*2)
#define	MX_MFQ1_BLK	(MX_MFQ_BLK+(0x14*2))
#define	MX_MFQ1_BLK_OFFSET	(0x14*2)
#define	MX_MFQ2_BLK	(MX_MFQ_BLK+(0x28*2))
#define	MX_MFQ2_BLK_OFFSET	(0x28*2)
#define	MX_MFQ3_BLK	(MX_MFQ_BLK+(0x3c*2))
#define	MX_MFQ3_BLK_OFFSET	(0x3c*2)
#define	MX_MFQ_END	(MX_MFQ_BLK+(0x4f*2))
#define	MX_MFQ_END_OFFSET	(0x4f*2)
#define	MX_V2MGRP_MSG	(MX_V2M_BLK+(0x0*2))
#define	MX_V2MGRP_MSG_OFFSET	(0x0*2)
#define	MX_V2MGRP0_BLK	(MX_V2M_BLK+(0x2*2))
#define	MX_V2MGRP0_BLK_OFFSET	(0x2*2)
#define	MX_V2MGRP1_BLK	(MX_V2M_BLK+(0x10*2))
#define	MX_V2MGRP1_BLK_OFFSET	(0x10*2)
#define	MX_V2MGRP2_BLK	(MX_V2M_BLK+(0x1e*2))
#define	MX_V2MGRP2_BLK_OFFSET	(0x1e*2)
#define	MX_V2MGRP3_BLK	(MX_V2M_BLK+(0x2c*2))
#define	MX_V2MGRP3_BLK_OFFSET	(0x2c*2)
#define	MX_V2MGRP4_BLK	(MX_V2M_BLK+(0x3a*2))
#define	MX_V2MGRP4_BLK_OFFSET	(0x3a*2)
#define	MX_V2MGRP5_BLK	(MX_V2M_BLK+(0x48*2))
#define	MX_V2MGRP5_BLK_OFFSET	(0x48*2)
#define	MX_V2MGRP6_BLK	(MX_V2M_BLK+(0x56*2))
#define	MX_V2MGRP6_BLK_OFFSET	(0x56*2)
#define	MX_V2MGRP7_BLK	(MX_V2M_BLK+(0x64*2))
#define	MX_V2MGRP7_BLK_OFFSET	(0x64*2)
#define	MX_V2MSU_MSG	(MX_V2M_BLK+(0x72*2))
#define	MX_V2MSU_MSG_OFFSET	(0x72*2)
#define	MX_V2MSU_BLK	(MX_V2M_BLK+(0x74*2))
#define	MX_V2MSU_BLK_OFFSET	(0x74*2)
#define	MX_MVP0_BLK	(MX_MVP_BLK+(0x0*2))
#define	MX_MVP0_BLK_OFFSET	(0x0*2)
#define	MX_MVP1_BLK	(MX_MVP_BLK+(0x12*2))
#define	MX_MVP1_BLK_OFFSET	(0x12*2)
#define	MX_AGFVAL0	(MX_AGF_BLK+(0x0*2))
#define	MX_AGFVAL0_OFFSET	(0x0*2)
#define	MX_AGFVAL1	(MX_AGF_BLK+(0x1*2))
#define	MX_AGFVAL1_OFFSET	(0x1*2)
#define	MX_AGFVAL2	(MX_AGF_BLK+(0x2*2))
#define	MX_AGFVAL2_OFFSET	(0x2*2)
#define	MX_AGFVAL3	(MX_AGF_BLK+(0x3*2))
#define	MX_AGFVAL3_OFFSET	(0x3*2)
#define	MX_SDPERVAL0	(MX_AGF_BLK+(0x4*2))
#define	MX_SDPERVAL0_OFFSET	(0x4*2)
#define	MX_SDPERVAL1	(MX_AGF_BLK+(0x5*2))
#define	MX_SDPERVAL1_OFFSET	(0x5*2)
#define	MX_SDPERVAL2	(MX_AGF_BLK+(0x6*2))
#define	MX_SDPERVAL2_OFFSET	(0x6*2)
#define	MX_SDPERVAL3	(MX_AGF_BLK+(0x7*2))
#define	MX_SDPERVAL3_OFFSET	(0x7*2)
#define	MX_CTX0_BLK	(MX_CTX_BLKS+(0x0*2))
#define	MX_CTX0_BLK_OFFSET	(0x0*2)
#define	MX_CTX1_BLK	(MX_CTX_BLKS+(0x68*2))
#define	MX_CTX1_BLK_OFFSET	(0x68*2)
#define	MX_CTX2_BLK	(MX_CTX_BLKS+(0xd0*2))
#define	MX_CTX2_BLK_OFFSET	(0xd0*2)
#define	MX_CTX3_BLK	(MX_CTX_BLKS+(0x138*2))
#define	MX_CTX3_BLK_OFFSET	(0x138*2)
#define	MX_CTX4_BLK	(MX_CTX_BLKS+(0x1a0*2))
#define	MX_CTX4_BLK_OFFSET	(0x1a0*2)
#define	MX_CTX5_BLK	(MX_CTX_BLKS+(0x208*2))
#define	MX_CTX5_BLK_OFFSET	(0x208*2)
#define	MX_CTX6_BLK	(MX_CTX_BLKS+(0x270*2))
#define	MX_CTX6_BLK_OFFSET	(0x270*2)
#define	MX_CTX7_BLK	(MX_CTX_BLKS+(0x2d8*2))
#define	MX_CTX7_BLK_OFFSET	(0x2d8*2)
#define	MX_CTX8_BLK	(MX_CTX_BLKS+(0x340*2))
#define	MX_CTX8_BLK_OFFSET	(0x340*2)
#define	MX_CTX9_BLK	(MX_CTX_BLKS+(0x3a8*2))
#define	MX_CTX9_BLK_OFFSET	(0x3a8*2)
#define	MX_CTX10_BLK	(MX_CTX_BLKS+(0x410*2))
#define	MX_CTX10_BLK_OFFSET	(0x410*2)
#define	MX_CTX11_BLK	(MX_CTX_BLKS+(0x478*2))
#define	MX_CTX11_BLK_OFFSET	(0x478*2)
#define	MX_CTX12_BLK	(MX_CTX_BLKS+(0x4e0*2))
#define	MX_CTX12_BLK_OFFSET	(0x4e0*2)
#define	MX_CTX13_BLK	(MX_CTX_BLKS+(0x548*2))
#define	MX_CTX13_BLK_OFFSET	(0x548*2)
#define	MX_CTX14_BLK	(MX_CTX_BLKS+(0x5b0*2))
#define	MX_CTX14_BLK_OFFSET	(0x5b0*2)
#define	MX_CTX15_BLK	(MX_CTX_BLKS+(0x618*2))
#define	MX_CTX15_BLK_OFFSET	(0x618*2)
#define	MX_CTX16_BLK	(MX_CTX_BLKS+(0x680*2))
#define	MX_CTX16_BLK_OFFSET	(0x680*2)
#define	MX_CTX17_BLK	(MX_CTX_BLKS+(0x6e8*2))
#define	MX_CTX17_BLK_OFFSET	(0x6e8*2)
#define	MX_CTX18_BLK	(MX_CTX_BLKS+(0x750*2))
#define	MX_CTX18_BLK_OFFSET	(0x750*2)
#define	MX_CTX19_BLK	(MX_CTX_BLKS+(0x7b8*2))
#define	MX_CTX19_BLK_OFFSET	(0x7b8*2)
#define	MX_CTX20_BLK	(MX_CTX_BLKS+(0x820*2))
#define	MX_CTX20_BLK_OFFSET	(0x820*2)
#define	MX_CTX21_BLK	(MX_CTX_BLKS+(0x888*2))
#define	MX_CTX21_BLK_OFFSET	(0x888*2)
#define	MX_CTX22_BLK	(MX_CTX_BLKS+(0x8f0*2))
#define	MX_CTX22_BLK_OFFSET	(0x8f0*2)
#define	MX_CTX23_BLK	(MX_CTX_BLKS+(0x958*2))
#define	MX_CTX23_BLK_OFFSET	(0x958*2)
#define	MX_CTX24_BLK	(MX_CTX_BLKS+(0x9c0*2))
#define	MX_CTX24_BLK_OFFSET	(0x9c0*2)
#define	MX_CTX25_BLK	(MX_CTX_BLKS+(0xa28*2))
#define	MX_CTX25_BLK_OFFSET	(0xa28*2)
#define	MX_CTX26_BLK	(MX_CTX_BLKS+(0xa90*2))
#define	MX_CTX26_BLK_OFFSET	(0xa90*2)
#define	MX_CTX27_BLK	(MX_CTX_BLKS+(0xaf8*2))
#define	MX_CTX27_BLK_OFFSET	(0xaf8*2)
#define	MX_CTX28_BLK	(MX_CTX_BLKS+(0xb60*2))
#define	MX_CTX28_BLK_OFFSET	(0xb60*2)
#define	MX_CTX29_BLK	(MX_CTX_BLKS+(0xbc8*2))
#define	MX_CTX29_BLK_OFFSET	(0xbc8*2)
#define	MX_CTX30_BLK	(MX_CTX_BLKS+(0xc30*2))
#define	MX_CTX30_BLK_OFFSET	(0xc30*2)
#define	MX_CTX31_BLK	(MX_CTX_BLKS+(0xc98*2))
#define	MX_CTX31_BLK_OFFSET	(0xc98*2)
#define	MX_CTXEND_BLK	(MX_CTX_BLKS+(0xcff*2))
#define	MX_CTXEND_BLK_OFFSET	(0xcff*2)
#define	MX_BFI_BLK	(MX_CTX5_BLK+(0x0*2))
#define	MX_BFI_BLK_OFFSET	(0x0*2)
#define	MX_BFI0_BLK	(MX_BFI_BLK+(0x0*2))
#define	MX_BFI0_BLK_OFFSET	(0x0*2)
#define	MX_BFI1_BLK	(MX_BFI_BLK+(0x10*2))
#define	MX_BFI1_BLK_OFFSET	(0x10*2)
#define	MX_BFI2_BLK	(MX_BFI_BLK+(0x20*2))
#define	MX_BFI2_BLK_OFFSET	(0x20*2)
#define	MX_BFI3_BLK	(MX_BFI_BLK+(0x30*2))
#define	MX_BFI3_BLK_OFFSET	(0x30*2)
#define	MX_BFI4_BLK	(MX_BFI_BLK+(0x40*2))
#define	MX_BFI4_BLK_OFFSET	(0x40*2)
#define	MX_BFI5_BLK	(MX_BFI_BLK+(0x50*2))
#define	MX_BFI5_BLK_OFFSET	(0x50*2)
#define	MX_BFI6_BLK	(MX_BFI_BLK+(0x60*2))
#define	MX_BFI6_BLK_OFFSET	(0x60*2)
#define	MX_BFI7_BLK	(MX_BFI_BLK+(0x70*2))
#define	MX_BFI7_BLK_OFFSET	(0x70*2)
#define	MX_BFI8_BLK	(MX_BFI_BLK+(0x80*2))
#define	MX_BFI8_BLK_OFFSET	(0x80*2)
#define	MX_BFI9_BLK	(MX_BFI_BLK+(0x90*2))
#define	MX_BFI9_BLK_OFFSET	(0x90*2)
#define	MX_BFI10_BLK	(MX_BFI_BLK+(0xa0*2))
#define	MX_BFI10_BLK_OFFSET	(0xa0*2)
#define	MX_BFI11_BLK	(MX_BFI_BLK+(0xb0*2))
#define	MX_BFI11_BLK_OFFSET	(0xb0*2)
#define	MX_BFI12_BLK	(MX_BFI_BLK+(0xc0*2))
#define	MX_BFI12_BLK_OFFSET	(0xc0*2)
#define	MX_BFI13_BLK	(MX_BFI_BLK+(0xd0*2))
#define	MX_BFI13_BLK_OFFSET	(0xd0*2)
#define	MX_BFI14_BLK	(MX_BFI_BLK+(0xe0*2))
#define	MX_BFI14_BLK_OFFSET	(0xe0*2)
#define	MX_BFI15_BLK	(MX_BFI_BLK+(0xf0*2))
#define	MX_BFI15_BLK_OFFSET	(0xf0*2)
#define	MX_MUBF_BLK	(MX_BFI_BLK+(0x100*2))
#define	MX_MUBF_BLK_OFFSET	(0x100*2)
#define	MX_RTSEL0_BLK	(MX_RTSEL_BLKS+(0x0*2))
#define	MX_RTSEL0_BLK_OFFSET	(0x0*2)
#define	MX_RTSEL1_BLK	(MX_RTSEL_BLKS+(0x4*2))
#define	MX_RTSEL1_BLK_OFFSET	(0x4*2)
#define	MX_RTSEL2_BLK	(MX_RTSEL_BLKS+(0x8*2))
#define	MX_RTSEL2_BLK_OFFSET	(0x8*2)
#define	MX_RTSEL3_BLK	(MX_RTSEL_BLKS+(0xc*2))
#define	MX_RTSEL3_BLK_OFFSET	(0xc*2)
#define	MX_RTSEL4_BLK	(MX_RTSEL_BLKS+(0x10*2))
#define	MX_RTSEL4_BLK_OFFSET	(0x10*2)
#define	MX_RTSEL5_BLK	(MX_RTSEL_BLKS+(0x14*2))
#define	MX_RTSEL5_BLK_OFFSET	(0x14*2)
#define	MX_RTSEL6_BLK	(MX_RTSEL_BLKS+(0x18*2))
#define	MX_RTSEL6_BLK_OFFSET	(0x18*2)
#define	MX_RTSEL7_BLK	(MX_RTSEL_BLKS+(0x1c*2))
#define	MX_RTSEL7_BLK_OFFSET	(0x1c*2)
#define	MX_RTSEL_END	(MX_RTSEL_BLKS+(0x1f*2))
#define	MX_RTSEL_END_OFFSET	(0x1f*2)
#define	MX_NDPPWR_TBL_END	(MX_NDPPWR_TBL+(0x4*2))
#define	MX_NDPPWR_TBL_END_OFFSET	(0x4*2)
#endif /* (D11_REV == 66) */
