
WIFI-simpleGet-EXT1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000c8f0  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040c8f0  0040c8f0  0001c8f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008c0  20400000  0040c8f8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000007ec  204008c0  0040d1b8  000208c0  2**2
                  ALLOC
  4 .stack        00002004  204010ac  0040d9a4  000208c0  2**0
                  ALLOC
  5 .heap         00000200  204030b0  0040f9a8  000208c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000208c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000208ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001f40e  00000000  00000000  00020947  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000461b  00000000  00000000  0003fd55  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001270  00000000  00000000  00044370  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00025b60  00000000  00000000  000455e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000179fb  00000000  00000000  0006b140  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00092f41  00000000  00000000  00082b3b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000ed25  00000000  00000000  00115a7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001280  00000000  00000000  001247a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004118  00000000  00000000  00125a24  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	204030b0 	.word	0x204030b0
  400004:	00403ab9 	.word	0x00403ab9
  400008:	00403ab5 	.word	0x00403ab5
  40000c:	00403ab5 	.word	0x00403ab5
  400010:	00403ab5 	.word	0x00403ab5
  400014:	00403ab5 	.word	0x00403ab5
  400018:	00403ab5 	.word	0x00403ab5
	...
  40002c:	00403ab5 	.word	0x00403ab5
  400030:	00403ab5 	.word	0x00403ab5
  400034:	00000000 	.word	0x00000000
  400038:	00403ab5 	.word	0x00403ab5
  40003c:	00403ab5 	.word	0x00403ab5
  400040:	00403ab5 	.word	0x00403ab5
  400044:	00403ab5 	.word	0x00403ab5
  400048:	00403ab5 	.word	0x00403ab5
  40004c:	00403ab5 	.word	0x00403ab5
  400050:	00403ab5 	.word	0x00403ab5
  400054:	00403ab5 	.word	0x00403ab5
  400058:	00403ab5 	.word	0x00403ab5
  40005c:	00403ab5 	.word	0x00403ab5
  400060:	00403ab5 	.word	0x00403ab5
  400064:	00000000 	.word	0x00000000
  400068:	004034f5 	.word	0x004034f5
  40006c:	00403509 	.word	0x00403509
  400070:	0040351d 	.word	0x0040351d
  400074:	00403ab5 	.word	0x00403ab5
  400078:	00403ab5 	.word	0x00403ab5
  40007c:	00403ab5 	.word	0x00403ab5
  400080:	00403531 	.word	0x00403531
  400084:	00403545 	.word	0x00403545
  400088:	00403ab5 	.word	0x00403ab5
  40008c:	00403ab5 	.word	0x00403ab5
  400090:	00403ab5 	.word	0x00403ab5
  400094:	00403ab5 	.word	0x00403ab5
  400098:	00403ab5 	.word	0x00403ab5
  40009c:	00403ab5 	.word	0x00403ab5
  4000a0:	00404305 	.word	0x00404305
  4000a4:	00403ab5 	.word	0x00403ab5
  4000a8:	00403ab5 	.word	0x00403ab5
  4000ac:	00403ab5 	.word	0x00403ab5
  4000b0:	00403ab5 	.word	0x00403ab5
  4000b4:	00400409 	.word	0x00400409
  4000b8:	00403ab5 	.word	0x00403ab5
  4000bc:	00403ab5 	.word	0x00403ab5
  4000c0:	00403ab5 	.word	0x00403ab5
  4000c4:	00403ab5 	.word	0x00403ab5
  4000c8:	00403ab5 	.word	0x00403ab5
  4000cc:	00403ab5 	.word	0x00403ab5
  4000d0:	00000000 	.word	0x00000000
  4000d4:	00403ab5 	.word	0x00403ab5
  4000d8:	00000000 	.word	0x00000000
  4000dc:	00403ab5 	.word	0x00403ab5
  4000e0:	0040041d 	.word	0x0040041d
  4000e4:	00403ab5 	.word	0x00403ab5
  4000e8:	00403ab5 	.word	0x00403ab5
  4000ec:	00403ab5 	.word	0x00403ab5
  4000f0:	00403ab5 	.word	0x00403ab5
  4000f4:	00403ab5 	.word	0x00403ab5
  4000f8:	00403ab5 	.word	0x00403ab5
  4000fc:	00403ab5 	.word	0x00403ab5
  400100:	00403ab5 	.word	0x00403ab5
  400104:	00403ab5 	.word	0x00403ab5
  400108:	00403ab5 	.word	0x00403ab5
  40010c:	00403ab5 	.word	0x00403ab5
  400110:	00403ab5 	.word	0x00403ab5
	...
  400120:	00403ab5 	.word	0x00403ab5
  400124:	00403ab5 	.word	0x00403ab5
  400128:	00403ab5 	.word	0x00403ab5
  40012c:	00403ab5 	.word	0x00403ab5
  400130:	00403ab5 	.word	0x00403ab5
  400134:	00000000 	.word	0x00000000
  400138:	00403ab5 	.word	0x00403ab5
  40013c:	00403ab5 	.word	0x00403ab5

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204008c0 	.word	0x204008c0
  40015c:	00000000 	.word	0x00000000
  400160:	0040c8f8 	.word	0x0040c8f8

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	204008c4 	.word	0x204008c4
  400190:	0040c8f8 	.word	0x0040c8f8
  400194:	0040c8f8 	.word	0x0040c8f8
  400198:	00000000 	.word	0x00000000

0040019c <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  40019c:	b570      	push	{r4, r5, r6, lr}
  40019e:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  4001a0:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  4001a2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  4001a4:	4013      	ands	r3, r2
  4001a6:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4001a8:	2400      	movs	r4, #0
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  4001aa:	4e1a      	ldr	r6, [pc, #104]	; (400214 <afec_process_callback+0x78>)
  4001ac:	4d1a      	ldr	r5, [pc, #104]	; (400218 <afec_process_callback+0x7c>)
  4001ae:	42a8      	cmp	r0, r5
  4001b0:	bf14      	ite	ne
  4001b2:	2000      	movne	r0, #0
  4001b4:	2001      	moveq	r0, #1
  4001b6:	0105      	lsls	r5, r0, #4

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  4001b8:	2c0b      	cmp	r4, #11
  4001ba:	d80a      	bhi.n	4001d2 <afec_process_callback+0x36>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  4001bc:	9a01      	ldr	r2, [sp, #4]
  4001be:	2301      	movs	r3, #1
  4001c0:	40a3      	lsls	r3, r4
  4001c2:	4213      	tst	r3, r2
  4001c4:	d020      	beq.n	400208 <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  4001c6:	192b      	adds	r3, r5, r4
  4001c8:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  4001cc:	b1e3      	cbz	r3, 400208 <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  4001ce:	4798      	blx	r3
  4001d0:	e01a      	b.n	400208 <afec_process_callback+0x6c>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  4001d2:	2c0e      	cmp	r4, #14
  4001d4:	d80c      	bhi.n	4001f0 <afec_process_callback+0x54>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  4001d6:	9a01      	ldr	r2, [sp, #4]
  4001d8:	f104 010c 	add.w	r1, r4, #12
  4001dc:	2301      	movs	r3, #1
  4001de:	408b      	lsls	r3, r1
  4001e0:	4213      	tst	r3, r2
  4001e2:	d011      	beq.n	400208 <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  4001e4:	192b      	adds	r3, r5, r4
  4001e6:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  4001ea:	b16b      	cbz	r3, 400208 <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  4001ec:	4798      	blx	r3
  4001ee:	e00b      	b.n	400208 <afec_process_callback+0x6c>
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  4001f0:	9a01      	ldr	r2, [sp, #4]
  4001f2:	f104 010f 	add.w	r1, r4, #15
  4001f6:	2301      	movs	r3, #1
  4001f8:	408b      	lsls	r3, r1
  4001fa:	4213      	tst	r3, r2
  4001fc:	d004      	beq.n	400208 <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  4001fe:	192b      	adds	r3, r5, r4
  400200:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400204:	b103      	cbz	r3, 400208 <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400206:	4798      	blx	r3
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400208:	3401      	adds	r4, #1
  40020a:	2c10      	cmp	r4, #16
  40020c:	d1d4      	bne.n	4001b8 <afec_process_callback+0x1c>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  40020e:	b002      	add	sp, #8
  400210:	bd70      	pop	{r4, r5, r6, pc}
  400212:	bf00      	nop
  400214:	20400f5c 	.word	0x20400f5c
  400218:	40064000 	.word	0x40064000

0040021c <afec_ch_set_config>:
 * \param channel The channel number
 * \param config   Configuration for the AFEC channel
 */
void afec_ch_set_config(Afec *const afec, const enum afec_channel_num channel,
		struct afec_ch_config *config)
{
  40021c:	b430      	push	{r4, r5}
	afec_ch_sanity_check(afec, channel);
	uint32_t reg = 0;

	reg = afec->AFEC_DIFFR;
  40021e:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400220:	2301      	movs	r3, #1
  400222:	408b      	lsls	r3, r1
  400224:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400228:	7815      	ldrb	r5, [r2, #0]
  40022a:	2d00      	cmp	r5, #0
  40022c:	bf08      	it	eq
  40022e:	2300      	moveq	r3, #0
  400230:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  400232:	6603      	str	r3, [r0, #96]	; 0x60

	reg = afec->AFEC_CGR;
  400234:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400236:	004d      	lsls	r5, r1, #1
  400238:	2103      	movs	r1, #3
  40023a:	40a9      	lsls	r1, r5
  40023c:	ea24 0301 	bic.w	r3, r4, r1
	reg |= (config->gain) << (2 * channel);
  400240:	7851      	ldrb	r1, [r2, #1]
  400242:	40a9      	lsls	r1, r5
  400244:	4319      	orrs	r1, r3
	afec->AFEC_CGR = reg;
  400246:	6541      	str	r1, [r0, #84]	; 0x54
}
  400248:	bc30      	pop	{r4, r5}
  40024a:	4770      	bx	lr

0040024c <afec_temp_sensor_set_config>:
{
	Assert(afec == AFEC0);

	uint32_t reg = 0;

	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  40024c:	784a      	ldrb	r2, [r1, #1]
  40024e:	780b      	ldrb	r3, [r1, #0]
  400250:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  400252:	6703      	str	r3, [r0, #112]	; 0x70

	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  400254:	888a      	ldrh	r2, [r1, #4]
  400256:	884b      	ldrh	r3, [r1, #2]
  400258:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40025c:	6743      	str	r3, [r0, #116]	; 0x74
  40025e:	4770      	bx	lr

00400260 <afec_get_config_defaults>:
void afec_get_config_defaults(struct afec_config *const cfg)
{
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  400260:	2200      	movs	r2, #0
  400262:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400264:	4b08      	ldr	r3, [pc, #32]	; (400288 <afec_get_config_defaults+0x28>)
  400266:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400268:	4b08      	ldr	r3, [pc, #32]	; (40028c <afec_get_config_defaults+0x2c>)
  40026a:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  40026c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400270:	60c3      	str	r3, [r0, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
	#endif	
		cfg->tracktim = 2;
  400272:	2302      	movs	r3, #2
  400274:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  400276:	2301      	movs	r3, #1
  400278:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  40027a:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  40027c:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  40027e:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400280:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400282:	7583      	strb	r3, [r0, #22]
  400284:	4770      	bx	lr
  400286:	bf00      	nop
  400288:	11e1a300 	.word	0x11e1a300
  40028c:	005b8d80 	.word	0x005b8d80

00400290 <afec_ch_get_config_defaults>:
void afec_ch_get_config_defaults(struct afec_ch_config *const cfg)
{
	/*Sanity check argument. */
	Assert(cfg);

	cfg->diff = false;
  400290:	2300      	movs	r3, #0
  400292:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400294:	2301      	movs	r3, #1
  400296:	7043      	strb	r3, [r0, #1]
  400298:	4770      	bx	lr
  40029a:	bf00      	nop

0040029c <afec_temp_sensor_get_config_defaults>:
		struct afec_temp_sensor_config *const cfg)
{
	/*Sanity check argument. */
	Assert(cfg);

	cfg->rctc = false;
  40029c:	2300      	movs	r3, #0
  40029e:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  4002a0:	2320      	movs	r3, #32
  4002a2:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  4002a4:	23ff      	movs	r3, #255	; 0xff
  4002a6:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  4002a8:	f640 73ff 	movw	r3, #4095	; 0xfff
  4002ac:	8083      	strh	r3, [r0, #4]
  4002ae:	4770      	bx	lr

004002b0 <afec_init>:
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  4002b0:	6b03      	ldr	r3, [r0, #48]	; 0x30
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  4002b2:	f013 7380 	ands.w	r3, r3, #16777216	; 0x1000000
  4002b6:	d150      	bne.n	40035a <afec_init+0xaa>
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  4002b8:	b410      	push	{r4}
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  4002ba:	2201      	movs	r2, #1
  4002bc:	6002      	str	r2, [r0, #0]
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4002be:	7cca      	ldrb	r2, [r1, #19]
  4002c0:	2a00      	cmp	r2, #0
  4002c2:	bf18      	it	ne
  4002c4:	f04f 4300 	movne.w	r3, #2147483648	; 0x80000000
  4002c8:	684a      	ldr	r2, [r1, #4]
  4002ca:	688c      	ldr	r4, [r1, #8]
  4002cc:	fbb2 f2f4 	udiv	r2, r2, r4
  4002d0:	3a01      	subs	r2, #1
  4002d2:	0212      	lsls	r2, r2, #8
  4002d4:	b292      	uxth	r2, r2
  4002d6:	68cc      	ldr	r4, [r1, #12]
  4002d8:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  4002dc:	4322      	orrs	r2, r4
  4002de:	7c0c      	ldrb	r4, [r1, #16]
  4002e0:	0624      	lsls	r4, r4, #24
  4002e2:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
  4002e6:	4322      	orrs	r2, r4
  4002e8:	7c4c      	ldrb	r4, [r1, #17]
  4002ea:	0724      	lsls	r4, r4, #28
  4002ec:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
  4002f0:	4322      	orrs	r2, r4
  4002f2:	4313      	orrs	r3, r2
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;
  4002f4:	6043      	str	r3, [r0, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4002f6:	7d0b      	ldrb	r3, [r1, #20]
  4002f8:	2b00      	cmp	r3, #0
  4002fa:	bf14      	ite	ne
  4002fc:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
  400300:	2200      	moveq	r2, #0
  400302:	680b      	ldr	r3, [r1, #0]
  400304:	431a      	orrs	r2, r3
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  400306:	7d4b      	ldrb	r3, [r1, #21]
  400308:	2b00      	cmp	r3, #0
  40030a:	bf14      	ite	ne
  40030c:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
  400310:	2300      	moveq	r3, #0
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
			(config->resolution) |
  400312:	4313      	orrs	r3, r2
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400314:	6083      	str	r3, [r0, #8]
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400316:	7d8b      	ldrb	r3, [r1, #22]
  400318:	021b      	lsls	r3, r3, #8
  40031a:	f403 7340 	and.w	r3, r3, #768	; 0x300
  40031e:	f043 030c 	orr.w	r3, r3, #12
  400322:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
  400326:	4b10      	ldr	r3, [pc, #64]	; (400368 <afec_init+0xb8>)
  400328:	4298      	cmp	r0, r3
  40032a:	d109      	bne.n	400340 <afec_init+0x90>
  40032c:	4b0f      	ldr	r3, [pc, #60]	; (40036c <afec_init+0xbc>)
  40032e:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
  400332:	2200      	movs	r2, #0
  400334:	f843 2f04 	str.w	r2, [r3, #4]!
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400338:	428b      	cmp	r3, r1
  40033a:	d1fb      	bne.n	400334 <afec_init+0x84>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  40033c:	2000      	movs	r0, #0
  40033e:	e00f      	b.n	400360 <afec_init+0xb0>
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
  400340:	4b0b      	ldr	r3, [pc, #44]	; (400370 <afec_init+0xc0>)
  400342:	4298      	cmp	r0, r3
  400344:	d10b      	bne.n	40035e <afec_init+0xae>
  400346:	4b0b      	ldr	r3, [pc, #44]	; (400374 <afec_init+0xc4>)
  400348:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
  40034c:	2200      	movs	r2, #0
  40034e:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400352:	428b      	cmp	r3, r1
  400354:	d1fb      	bne.n	40034e <afec_init+0x9e>
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400356:	2000      	movs	r0, #0
  400358:	e002      	b.n	400360 <afec_init+0xb0>
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
  40035a:	2019      	movs	r0, #25
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
}
  40035c:	4770      	bx	lr
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  40035e:	2000      	movs	r0, #0
}
  400360:	f85d 4b04 	ldr.w	r4, [sp], #4
  400364:	4770      	bx	lr
  400366:	bf00      	nop
  400368:	4003c000 	.word	0x4003c000
  40036c:	20400f58 	.word	0x20400f58
  400370:	40064000 	.word	0x40064000
  400374:	20400f98 	.word	0x20400f98

00400378 <afec_enable_interrupt>:
 * \param interrupt_source Interrupts to be enabled.
 */
void afec_enable_interrupt(Afec *const afec,
		enum afec_interrupt_source interrupt_source)
{
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400378:	4b0c      	ldr	r3, [pc, #48]	; (4003ac <afec_enable_interrupt+0x34>)
  40037a:	4299      	cmp	r1, r3
  40037c:	d101      	bne.n	400382 <afec_enable_interrupt+0xa>
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  40037e:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400380:	4770      	bx	lr
	}

	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400382:	290b      	cmp	r1, #11
  400384:	d809      	bhi.n	40039a <afec_enable_interrupt+0x22>
	  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400386:	d103      	bne.n	400390 <afec_enable_interrupt+0x18>
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400388:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40038c:	6243      	str	r3, [r0, #36]	; 0x24
  40038e:	4770      	bx	lr
	  #else
		if (interrupt_source == AFEC_INTERRUPT_EOC_15) {
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;	  
	  #endif 
		} else {
			afec->AFEC_IER = 1 << interrupt_source;
  400390:	2301      	movs	r3, #1
  400392:	fa03 f101 	lsl.w	r1, r3, r1
  400396:	6241      	str	r1, [r0, #36]	; 0x24
  400398:	4770      	bx	lr
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  40039a:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  40039c:	bf94      	ite	ls
  40039e:	310c      	addls	r1, #12
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  4003a0:	310f      	addhi	r1, #15
  4003a2:	2301      	movs	r3, #1
  4003a4:	fa03 f101 	lsl.w	r1, r3, r1
  4003a8:	6241      	str	r1, [r0, #36]	; 0x24
  4003aa:	4770      	bx	lr
  4003ac:	47000fff 	.word	0x47000fff

004003b0 <afec_set_callback>:
 * \param callback  Callback function pointer
 * \param irq_level Interrupt level
 */
void afec_set_callback(Afec *const afec, enum afec_interrupt_source source,
		afec_callback_t callback, uint8_t irq_level)
{
  4003b0:	b538      	push	{r3, r4, r5, lr}
	Assert(afec);
	Assert(callback);

	uint32_t i = afec_find_inst_num(afec);
	afec_callback_pointer[i][source] = callback;
  4003b2:	4c11      	ldr	r4, [pc, #68]	; (4003f8 <afec_set_callback+0x48>)
  4003b4:	42a0      	cmp	r0, r4
  4003b6:	bf0c      	ite	eq
  4003b8:	2410      	moveq	r4, #16
  4003ba:	2400      	movne	r4, #0
  4003bc:	440c      	add	r4, r1
  4003be:	4d0f      	ldr	r5, [pc, #60]	; (4003fc <afec_set_callback+0x4c>)
  4003c0:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  4003c4:	d00a      	beq.n	4003dc <afec_set_callback+0x2c>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4003c6:	4a0e      	ldr	r2, [pc, #56]	; (400400 <afec_set_callback+0x50>)
  4003c8:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  4003cc:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4003d0:	015b      	lsls	r3, r3, #5
  4003d2:	b2db      	uxtb	r3, r3
  4003d4:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4003d8:	6014      	str	r4, [r2, #0]
  4003da:	e009      	b.n	4003f0 <afec_set_callback+0x40>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4003dc:	4a08      	ldr	r2, [pc, #32]	; (400400 <afec_set_callback+0x50>)
  4003de:	f44f 7480 	mov.w	r4, #256	; 0x100
  4003e2:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4003e6:	015b      	lsls	r3, r3, #5
  4003e8:	b2db      	uxtb	r3, r3
  4003ea:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4003ee:	6054      	str	r4, [r2, #4]
		irq_register_handler(AFEC0_IRQn, irq_level);
	} else if (i == 1) {
		irq_register_handler(AFEC1_IRQn, irq_level);
	}
	/* Enable the specified interrupt source */
	afec_enable_interrupt(afec, source);
  4003f0:	4b04      	ldr	r3, [pc, #16]	; (400404 <afec_set_callback+0x54>)
  4003f2:	4798      	blx	r3
  4003f4:	bd38      	pop	{r3, r4, r5, pc}
  4003f6:	bf00      	nop
  4003f8:	40064000 	.word	0x40064000
  4003fc:	20400f5c 	.word	0x20400f5c
  400400:	e000e100 	.word	0xe000e100
  400404:	00400379 	.word	0x00400379

00400408 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400408:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  40040a:	4802      	ldr	r0, [pc, #8]	; (400414 <AFEC0_Handler+0xc>)
  40040c:	4b02      	ldr	r3, [pc, #8]	; (400418 <AFEC0_Handler+0x10>)
  40040e:	4798      	blx	r3
  400410:	bd08      	pop	{r3, pc}
  400412:	bf00      	nop
  400414:	4003c000 	.word	0x4003c000
  400418:	0040019d 	.word	0x0040019d

0040041c <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  40041c:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  40041e:	4802      	ldr	r0, [pc, #8]	; (400428 <AFEC1_Handler+0xc>)
  400420:	4b02      	ldr	r3, [pc, #8]	; (40042c <AFEC1_Handler+0x10>)
  400422:	4798      	blx	r3
  400424:	bd08      	pop	{r3, pc}
  400426:	bf00      	nop
  400428:	40064000 	.word	0x40064000
  40042c:	0040019d 	.word	0x0040019d

00400430 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400430:	b500      	push	{lr}
  400432:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400434:	4b13      	ldr	r3, [pc, #76]	; (400484 <afec_enable+0x54>)
  400436:	4298      	cmp	r0, r3
  400438:	bf0c      	ite	eq
  40043a:	2028      	moveq	r0, #40	; 0x28
  40043c:	201d      	movne	r0, #29
  40043e:	4b12      	ldr	r3, [pc, #72]	; (400488 <afec_enable+0x58>)
  400440:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400442:	4b12      	ldr	r3, [pc, #72]	; (40048c <afec_enable+0x5c>)
  400444:	789b      	ldrb	r3, [r3, #2]
  400446:	2bff      	cmp	r3, #255	; 0xff
  400448:	d100      	bne.n	40044c <afec_enable+0x1c>
  40044a:	e7fe      	b.n	40044a <afec_enable+0x1a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40044c:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400450:	fab3 f383 	clz	r3, r3
  400454:	095b      	lsrs	r3, r3, #5
  400456:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400458:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40045a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40045e:	2200      	movs	r2, #0
  400460:	4b0b      	ldr	r3, [pc, #44]	; (400490 <afec_enable+0x60>)
  400462:	701a      	strb	r2, [r3, #0]
	return flags;
  400464:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400466:	4a09      	ldr	r2, [pc, #36]	; (40048c <afec_enable+0x5c>)
  400468:	7893      	ldrb	r3, [r2, #2]
  40046a:	3301      	adds	r3, #1
  40046c:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40046e:	b129      	cbz	r1, 40047c <afec_enable+0x4c>
		cpu_irq_enable();
  400470:	2201      	movs	r2, #1
  400472:	4b07      	ldr	r3, [pc, #28]	; (400490 <afec_enable+0x60>)
  400474:	701a      	strb	r2, [r3, #0]
  400476:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40047a:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  40047c:	b003      	add	sp, #12
  40047e:	f85d fb04 	ldr.w	pc, [sp], #4
  400482:	bf00      	nop
  400484:	40064000 	.word	0x40064000
  400488:	00403705 	.word	0x00403705
  40048c:	20400f54 	.word	0x20400f54
  400490:	20400014 	.word	0x20400014

00400494 <chip_isr>:

static tpfNmBspIsr gpfIsr;

static void chip_isr(uint32_t id, uint32_t mask)
{
	if ((id == CONF_WINC_SPI_INT_PIO_ID) && (mask == CONF_WINC_SPI_INT_MASK)) {
  400494:	2810      	cmp	r0, #16
  400496:	d108      	bne.n	4004aa <chip_isr+0x16>
  400498:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40049c:	d105      	bne.n	4004aa <chip_isr+0x16>
#include "conf_winc.h"

static tpfNmBspIsr gpfIsr;

static void chip_isr(uint32_t id, uint32_t mask)
{
  40049e:	b508      	push	{r3, lr}
	if ((id == CONF_WINC_SPI_INT_PIO_ID) && (mask == CONF_WINC_SPI_INT_MASK)) {
		if (gpfIsr) {
  4004a0:	4b02      	ldr	r3, [pc, #8]	; (4004ac <chip_isr+0x18>)
  4004a2:	681b      	ldr	r3, [r3, #0]
  4004a4:	b103      	cbz	r3, 4004a8 <chip_isr+0x14>
			gpfIsr();
  4004a6:	4798      	blx	r3
  4004a8:	bd08      	pop	{r3, pc}
  4004aa:	4770      	bx	lr
  4004ac:	204008dc 	.word	0x204008dc

004004b0 <nm_bsp_sleep>:
*	@param[IN]	u32TimeMsec
*				Time in milliseconds
*/
void nm_bsp_sleep(uint32 u32TimeMsec)
{
	while(u32TimeMsec--) {
  4004b0:	b140      	cbz	r0, 4004c4 <nm_bsp_sleep+0x14>
*	@brief	Sleep in units of mSec
*	@param[IN]	u32TimeMsec
*				Time in milliseconds
*/
void nm_bsp_sleep(uint32 u32TimeMsec)
{
  4004b2:	b570      	push	{r4, r5, r6, lr}
  4004b4:	4604      	mov	r4, r0
	while(u32TimeMsec--) {
		delay_ms(4);
  4004b6:	4e04      	ldr	r6, [pc, #16]	; (4004c8 <nm_bsp_sleep+0x18>)
  4004b8:	4d04      	ldr	r5, [pc, #16]	; (4004cc <nm_bsp_sleep+0x1c>)
  4004ba:	4630      	mov	r0, r6
  4004bc:	47a8      	blx	r5
*	@param[IN]	u32TimeMsec
*				Time in milliseconds
*/
void nm_bsp_sleep(uint32 u32TimeMsec)
{
	while(u32TimeMsec--) {
  4004be:	3c01      	subs	r4, #1
  4004c0:	d1fb      	bne.n	4004ba <nm_bsp_sleep+0xa>
  4004c2:	bd70      	pop	{r4, r5, r6, pc}
  4004c4:	4770      	bx	lr
  4004c6:	bf00      	nop
  4004c8:	00031635 	.word	0x00031635
  4004cc:	20400001 	.word	0x20400001

004004d0 <nm_bsp_reset>:
 *	@fn		nm_bsp_reset
 *	@brief	Reset WINC1500 SoC by setting CHIP_EN and RESET_N signals low,
 *           CHIP_EN high then RESET_N high
 */
void nm_bsp_reset(void)
{
  4004d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4004d4:	4f09      	ldr	r7, [pc, #36]	; (4004fc <nm_bsp_reset+0x2c>)
  4004d6:	f44f 3800 	mov.w	r8, #131072	; 0x20000
  4004da:	f8c7 8034 	str.w	r8, [r7, #52]	; 0x34
  4004de:	4d08      	ldr	r5, [pc, #32]	; (400500 <nm_bsp_reset+0x30>)
  4004e0:	2608      	movs	r6, #8
  4004e2:	636e      	str	r6, [r5, #52]	; 0x34
	ioport_set_pin_level(CONF_WINC_PIN_CHIP_ENABLE, IOPORT_PIN_LEVEL_LOW);
	ioport_set_pin_level(CONF_WINC_PIN_RESET, IOPORT_PIN_LEVEL_LOW);
	nm_bsp_sleep(100);
  4004e4:	2064      	movs	r0, #100	; 0x64
  4004e6:	4c07      	ldr	r4, [pc, #28]	; (400504 <nm_bsp_reset+0x34>)
  4004e8:	47a0      	blx	r4
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4004ea:	f8c7 8030 	str.w	r8, [r7, #48]	; 0x30
	ioport_set_pin_level(CONF_WINC_PIN_CHIP_ENABLE, IOPORT_PIN_LEVEL_HIGH);
	nm_bsp_sleep(100);
  4004ee:	2064      	movs	r0, #100	; 0x64
  4004f0:	47a0      	blx	r4
  4004f2:	632e      	str	r6, [r5, #48]	; 0x30
	ioport_set_pin_level(CONF_WINC_PIN_RESET, IOPORT_PIN_LEVEL_HIGH);
	nm_bsp_sleep(100);
  4004f4:	2064      	movs	r0, #100	; 0x64
  4004f6:	47a0      	blx	r4
  4004f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4004fc:	400e1200 	.word	0x400e1200
  400500:	400e1000 	.word	0x400e1000
  400504:	004004b1 	.word	0x004004b1

00400508 <nm_bsp_init>:
*	@fn		nm_bsp_init
*	@brief	Initialize BSP
*	@return	0 in case of success and -1 in case of failure
*/
sint8 nm_bsp_init(void)
{
  400508:	b510      	push	{r4, lr}
	gpfIsr = NULL;
  40050a:	2200      	movs	r2, #0
  40050c:	4b14      	ldr	r3, [pc, #80]	; (400560 <nm_bsp_init+0x58>)
  40050e:	601a      	str	r2, [r3, #0]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400510:	200a      	movs	r0, #10
  400512:	4c14      	ldr	r4, [pc, #80]	; (400564 <nm_bsp_init+0x5c>)
  400514:	47a0      	blx	r4
  400516:	200b      	movs	r0, #11
  400518:	47a0      	blx	r4
  40051a:	200c      	movs	r0, #12
  40051c:	47a0      	blx	r4
  40051e:	2010      	movs	r0, #16
  400520:	47a0      	blx	r4
  400522:	2011      	movs	r0, #17
  400524:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400526:	4b10      	ldr	r3, [pc, #64]	; (400568 <nm_bsp_init+0x60>)
  400528:	2208      	movs	r2, #8
  40052a:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40052c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400530:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400532:	4a0e      	ldr	r2, [pc, #56]	; (40056c <nm_bsp_init+0x64>)
  400534:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400538:	6111      	str	r1, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40053a:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40053e:	6311      	str	r1, [r2, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400540:	2204      	movs	r2, #4
  400542:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400544:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400548:	631a      	str	r2, [r3, #48]	; 0x30

	/* Initialize chip IOs. */
	init_chip_pins();

    /* Make sure a 1ms Systick is configured. */
    if (!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) {
  40054a:	4b09      	ldr	r3, [pc, #36]	; (400570 <nm_bsp_init+0x68>)
  40054c:	681b      	ldr	r3, [r3, #0]
  40054e:	f013 0f01 	tst.w	r3, #1
  400552:	d001      	beq.n	400558 <nm_bsp_init+0x50>
  400554:	4b06      	ldr	r3, [pc, #24]	; (400570 <nm_bsp_init+0x68>)
  400556:	681b      	ldr	r3, [r3, #0]
	    delay_init();
    }

	/* Perform chip reset. */
	nm_bsp_reset();
  400558:	4b06      	ldr	r3, [pc, #24]	; (400574 <nm_bsp_init+0x6c>)
  40055a:	4798      	blx	r3

	return 0;
}
  40055c:	2000      	movs	r0, #0
  40055e:	bd10      	pop	{r4, pc}
  400560:	204008dc 	.word	0x204008dc
  400564:	00403705 	.word	0x00403705
  400568:	400e1000 	.word	0x400e1000
  40056c:	400e1200 	.word	0x400e1200
  400570:	e000e010 	.word	0xe000e010
  400574:	004004d1 	.word	0x004004d1

00400578 <nm_bsp_register_isr>:
*	@brief	Register interrupt service routine
*	@param[IN]	pfIsr
*				Pointer to ISR handler
*/
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
  400578:	b530      	push	{r4, r5, lr}
  40057a:	b083      	sub	sp, #12
	gpfIsr = pfIsr;
  40057c:	4b14      	ldr	r3, [pc, #80]	; (4005d0 <nm_bsp_register_isr+0x58>)
  40057e:	6018      	str	r0, [r3, #0]

	/* Configure PGIO pin for interrupt from SPI slave, used when slave has data to send. */
	pmc_enable_periph_clk(CONF_WINC_SPI_INT_PIO_ID);
  400580:	2010      	movs	r0, #16
  400582:	4b14      	ldr	r3, [pc, #80]	; (4005d4 <nm_bsp_register_isr+0x5c>)
  400584:	4798      	blx	r3
	pio_configure_pin(CONF_WINC_SPI_INT_PIN, PIO_TYPE_PIO_INPUT);
  400586:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40058a:	207c      	movs	r0, #124	; 0x7c
  40058c:	4b12      	ldr	r3, [pc, #72]	; (4005d8 <nm_bsp_register_isr+0x60>)
  40058e:	4798      	blx	r3
	pio_pull_up(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK, PIO_PULLUP);
  400590:	4c12      	ldr	r4, [pc, #72]	; (4005dc <nm_bsp_register_isr+0x64>)
  400592:	2201      	movs	r2, #1
  400594:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400598:	4620      	mov	r0, r4
  40059a:	4b11      	ldr	r3, [pc, #68]	; (4005e0 <nm_bsp_register_isr+0x68>)
  40059c:	4798      	blx	r3
	/*Interrupt on falling edge*/
	pio_handler_set(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_PIO_ID,
  40059e:	4b11      	ldr	r3, [pc, #68]	; (4005e4 <nm_bsp_register_isr+0x6c>)
  4005a0:	9300      	str	r3, [sp, #0]
  4005a2:	2351      	movs	r3, #81	; 0x51
  4005a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4005a8:	2110      	movs	r1, #16
  4005aa:	4620      	mov	r0, r4
  4005ac:	4d0e      	ldr	r5, [pc, #56]	; (4005e8 <nm_bsp_register_isr+0x70>)
  4005ae:	47a8      	blx	r5
	CONF_WINC_SPI_INT_MASK, PIO_PULLUP | PIO_IT_FALL_EDGE, chip_isr);
	pio_enable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
  4005b0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4005b4:	4620      	mov	r0, r4
  4005b6:	4b0d      	ldr	r3, [pc, #52]	; (4005ec <nm_bsp_register_isr+0x74>)
  4005b8:	4798      	blx	r3
  4005ba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4005be:	4b0c      	ldr	r3, [pc, #48]	; (4005f0 <nm_bsp_register_isr+0x78>)
  4005c0:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ((IRQn_Type) CONF_WINC_SPI_INT_PIO_ID);
	pio_handler_set_priority(CONF_WINC_SPI_INT_PIO, (IRQn_Type)CONF_WINC_SPI_INT_PIO_ID,
  4005c2:	2200      	movs	r2, #0
  4005c4:	2110      	movs	r1, #16
  4005c6:	4620      	mov	r0, r4
  4005c8:	4b0a      	ldr	r3, [pc, #40]	; (4005f4 <nm_bsp_register_isr+0x7c>)
  4005ca:	4798      	blx	r3
			CONF_WINC_SPI_INT_PRIORITY);
}
  4005cc:	b003      	add	sp, #12
  4005ce:	bd30      	pop	{r4, r5, pc}
  4005d0:	204008dc 	.word	0x204008dc
  4005d4:	00403705 	.word	0x00403705
  4005d8:	00403305 	.word	0x00403305
  4005dc:	400e1400 	.word	0x400e1400
  4005e0:	004031c1 	.word	0x004031c1
  4005e4:	00400495 	.word	0x00400495
  4005e8:	00403489 	.word	0x00403489
  4005ec:	004032f5 	.word	0x004032f5
  4005f0:	e000e100 	.word	0xe000e100
  4005f4:	00403559 	.word	0x00403559

004005f8 <nm_bsp_interrupt_ctrl>:
*	@brief	Enable/Disable interrupts
*	@param[IN]	u8Enable
*				'0' disable interrupts. '1' enable interrupts
*/
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
  4005f8:	b508      	push	{r3, lr}
	if (u8Enable) {
  4005fa:	b128      	cbz	r0, 400608 <nm_bsp_interrupt_ctrl+0x10>
		pio_enable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
  4005fc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400600:	4804      	ldr	r0, [pc, #16]	; (400614 <nm_bsp_interrupt_ctrl+0x1c>)
  400602:	4b05      	ldr	r3, [pc, #20]	; (400618 <nm_bsp_interrupt_ctrl+0x20>)
  400604:	4798      	blx	r3
  400606:	bd08      	pop	{r3, pc}
	}
	else {
		pio_disable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
  400608:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40060c:	4801      	ldr	r0, [pc, #4]	; (400614 <nm_bsp_interrupt_ctrl+0x1c>)
  40060e:	4b03      	ldr	r3, [pc, #12]	; (40061c <nm_bsp_interrupt_ctrl+0x24>)
  400610:	4798      	blx	r3
  400612:	bd08      	pop	{r3, pc}
  400614:	400e1400 	.word	0x400e1400
  400618:	004032f5 	.word	0x004032f5
  40061c:	004032f9 	.word	0x004032f9

00400620 <nm_bus_init>:
 *	@fn		nm_bus_init
 *	@brief	Initialize the bus wrapper
 *	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
 */
sint8 nm_bus_init(void *pvinit)
{
  400620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400622:	4c39      	ldr	r4, [pc, #228]	; (400708 <nm_bus_init+0xe8>)
  400624:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400628:	6621      	str	r1, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  40062a:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  40062e:	6561      	str	r1, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400630:	6261      	str	r1, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400632:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  400636:	6f23      	ldr	r3, [r4, #112]	; 0x70
  400638:	430b      	orrs	r3, r1
  40063a:	6723      	str	r3, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40063c:	6f63      	ldr	r3, [r4, #116]	; 0x74
  40063e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
  400642:	6763      	str	r3, [r4, #116]	; 0x74
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400644:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400648:	6622      	str	r2, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  40064a:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  40064e:	6562      	str	r2, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400650:	6262      	str	r2, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400652:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  400656:	6f23      	ldr	r3, [r4, #112]	; 0x70
  400658:	4313      	orrs	r3, r2
  40065a:	6723      	str	r3, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40065c:	6f63      	ldr	r3, [r4, #116]	; 0x74
  40065e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  400662:	6763      	str	r3, [r4, #116]	; 0x74
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400664:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  400668:	6623      	str	r3, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  40066a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  40066e:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400670:	6263      	str	r3, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400672:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  400676:	6f20      	ldr	r0, [r4, #112]	; 0x70
  400678:	4318      	orrs	r0, r3
  40067a:	6720      	str	r0, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40067c:	6f60      	ldr	r0, [r4, #116]	; 0x74
  40067e:	f420 0080 	bic.w	r0, r0, #4194304	; 0x400000
  400682:	6760      	str	r0, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400684:	6061      	str	r1, [r4, #4]
  400686:	6062      	str	r2, [r4, #4]
  400688:	6063      	str	r3, [r4, #4]
  40068a:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
  40068e:	6066      	str	r6, [r4, #4]
	ioport_disable_pin(CONF_WINC_SPI_MOSI_GPIO);
	ioport_disable_pin(CONF_WINC_SPI_CLK_GPIO);
	ioport_disable_pin(CONF_WINC_SPI_CS_GPIO);
	
	/* disable CS control by peripheral */
	PIOD->PIO_PER = (1<<25);
  400690:	6026      	str	r6, [r4, #0]
	PIOD->PIO_OER = (1<<25);
  400692:	6126      	str	r6, [r4, #16]
	SPI_DEASSERT_CS();
  400694:	6326      	str	r6, [r4, #48]	; 0x30

	spi_enable_clock(CONF_WINC_SPI);
  400696:	4d1d      	ldr	r5, [pc, #116]	; (40070c <nm_bus_init+0xec>)
  400698:	4628      	mov	r0, r5
  40069a:	4b1d      	ldr	r3, [pc, #116]	; (400710 <nm_bus_init+0xf0>)
  40069c:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  40069e:	2302      	movs	r3, #2
  4006a0:	602b      	str	r3, [r5, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  4006a2:	2380      	movs	r3, #128	; 0x80
  4006a4:	602b      	str	r3, [r5, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4006a6:	686b      	ldr	r3, [r5, #4]
  4006a8:	f043 0301 	orr.w	r3, r3, #1
  4006ac:	606b      	str	r3, [r5, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4006ae:	686b      	ldr	r3, [r5, #4]
  4006b0:	f043 0310 	orr.w	r3, r3, #16
  4006b4:	606b      	str	r3, [r5, #4]
	spi_disable(CONF_WINC_SPI);
	spi_reset(CONF_WINC_SPI);
	spi_set_master_mode(CONF_WINC_SPI);
	spi_disable_mode_fault_detect(CONF_WINC_SPI);
	spi_set_peripheral_chip_select_value(CONF_WINC_SPI, CONF_WINC_SPI_NPCS);
  4006b6:	2101      	movs	r1, #1
  4006b8:	4628      	mov	r0, r5
  4006ba:	4b16      	ldr	r3, [pc, #88]	; (400714 <nm_bus_init+0xf4>)
  4006bc:	4798      	blx	r3
	spi_set_clock_polarity(CONF_WINC_SPI,
  4006be:	2200      	movs	r2, #0
  4006c0:	2101      	movs	r1, #1
  4006c2:	4628      	mov	r0, r5
  4006c4:	4b14      	ldr	r3, [pc, #80]	; (400718 <nm_bus_init+0xf8>)
  4006c6:	4798      	blx	r3
			CONF_WINC_SPI_NPCS, CONF_WINC_SPI_POL);
	spi_set_clock_phase(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, CONF_WINC_SPI_PHA);
  4006c8:	2201      	movs	r2, #1
  4006ca:	4611      	mov	r1, r2
  4006cc:	4628      	mov	r0, r5
  4006ce:	4b13      	ldr	r3, [pc, #76]	; (40071c <nm_bus_init+0xfc>)
  4006d0:	4798      	blx	r3
	spi_set_bits_per_transfer(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  4006d2:	2200      	movs	r2, #0
  4006d4:	2101      	movs	r1, #1
  4006d6:	4628      	mov	r0, r5
  4006d8:	4b11      	ldr	r3, [pc, #68]	; (400720 <nm_bus_init+0x100>)
  4006da:	4798      	blx	r3
	spi_set_baudrate_div(CONF_WINC_SPI, CONF_WINC_SPI_NPCS,
			spi_calc_baudrate_div(CONF_WINC_SPI_CLOCK, sysclk_get_cpu_hz()));
  4006dc:	4911      	ldr	r1, [pc, #68]	; (400724 <nm_bus_init+0x104>)
  4006de:	4812      	ldr	r0, [pc, #72]	; (400728 <nm_bus_init+0x108>)
  4006e0:	4b12      	ldr	r3, [pc, #72]	; (40072c <nm_bus_init+0x10c>)
  4006e2:	4798      	blx	r3
	spi_set_peripheral_chip_select_value(CONF_WINC_SPI, CONF_WINC_SPI_NPCS);
	spi_set_clock_polarity(CONF_WINC_SPI,
			CONF_WINC_SPI_NPCS, CONF_WINC_SPI_POL);
	spi_set_clock_phase(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, CONF_WINC_SPI_PHA);
	spi_set_bits_per_transfer(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, SPI_CSR_BITS_8_BIT);
	spi_set_baudrate_div(CONF_WINC_SPI, CONF_WINC_SPI_NPCS,
  4006e4:	b2c2      	uxtb	r2, r0
  4006e6:	2101      	movs	r1, #1
  4006e8:	4628      	mov	r0, r5
  4006ea:	4b11      	ldr	r3, [pc, #68]	; (400730 <nm_bus_init+0x110>)
  4006ec:	4798      	blx	r3
			spi_calc_baudrate_div(CONF_WINC_SPI_CLOCK, sysclk_get_cpu_hz()));
	spi_set_transfer_delay(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, CONF_WINC_SPI_DLYBS,
  4006ee:	2300      	movs	r3, #0
  4006f0:	461a      	mov	r2, r3
  4006f2:	2101      	movs	r1, #1
  4006f4:	4628      	mov	r0, r5
  4006f6:	4f0f      	ldr	r7, [pc, #60]	; (400734 <nm_bus_init+0x114>)
  4006f8:	47b8      	blx	r7
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4006fa:	2301      	movs	r3, #1
  4006fc:	602b      	str	r3, [r5, #0]
			CONF_WINC_SPI_DLYBCT);
	spi_enable(CONF_WINC_SPI);
	
	SPI_DEASSERT_CS();
  4006fe:	6326      	str	r6, [r4, #48]	; 0x30
	nm_bsp_reset();
  400700:	4b0d      	ldr	r3, [pc, #52]	; (400738 <nm_bus_init+0x118>)
  400702:	4798      	blx	r3
#endif
	return result;
}
  400704:	2000      	movs	r0, #0
  400706:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400708:	400e1400 	.word	0x400e1400
  40070c:	40008000 	.word	0x40008000
  400710:	00403759 	.word	0x00403759
  400714:	00403785 	.word	0x00403785
  400718:	00403809 	.word	0x00403809
  40071c:	00403829 	.word	0x00403829
  400720:	00403849 	.word	0x00403849
  400724:	11e1a300 	.word	0x11e1a300
  400728:	02dc6c00 	.word	0x02dc6c00
  40072c:	0040385d 	.word	0x0040385d
  400730:	00403875 	.word	0x00403875
  400734:	004038a1 	.word	0x004038a1
  400738:	004004d1 	.word	0x004004d1

0040073c <nm_bus_ioctl>:
 *					Arbitrary parameter depenging on IOCTL
 *	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
 *	@note	For SPI only, it's important to be able to send/receive at the same time
 */
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
  40073c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400740:	b083      	sub	sp, #12
	sint8 s8Ret = 0;
	switch(u8Cmd)
  400742:	2803      	cmp	r0, #3
  400744:	d141      	bne.n	4007ca <nm_bus_ioctl+0x8e>
		}
		break;
#elif CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
  400746:	680e      	ldr	r6, [r1, #0]
  400748:	684d      	ldr	r5, [r1, #4]
  40074a:	890c      	ldrh	r4, [r1, #8]
	uint16 cpu16Sz		= u16Sz;
	uint8 *cppu8Mosi	= pu8Mosi;
	uint8 *cppu8Miso	= pu8Miso;
	*/
	
	uint8 u8Dummy = 0;
  40074c:	2300      	movs	r3, #0
  40074e:	f88d 3004 	strb.w	r3, [sp, #4]
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
	uint16_t txd_data = 0;
	uint16_t rxd_data = 0;
  400752:	f8ad 3006 	strh.w	r3, [sp, #6]
	uint8_t uc_pcs;

	if (!pu8Mosi) {
  400756:	b136      	cbz	r6, 400766 <nm_bus_ioctl+0x2a>
		pu8Mosi = &u8Dummy;
		u8SkipMosi = 1;
	}
	else if(!pu8Miso) {
  400758:	2d00      	cmp	r5, #0
  40075a:	d133      	bne.n	4007c4 <nm_bus_ioctl+0x88>
		pu8Miso = &u8Dummy;
		u8SkipMiso = 1;
  40075c:	f04f 0801 	mov.w	r8, #1
	uint8 *cppu8Mosi	= pu8Mosi;
	uint8 *cppu8Miso	= pu8Miso;
	*/
	
	uint8 u8Dummy = 0;
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
  400760:	4699      	mov	r9, r3
	if (!pu8Mosi) {
		pu8Mosi = &u8Dummy;
		u8SkipMosi = 1;
	}
	else if(!pu8Miso) {
		pu8Miso = &u8Dummy;
  400762:	ad01      	add	r5, sp, #4
  400764:	e004      	b.n	400770 <nm_bus_ioctl+0x34>
	uint8 *cppu8Mosi	= pu8Mosi;
	uint8 *cppu8Miso	= pu8Miso;
	*/
	
	uint8 u8Dummy = 0;
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
  400766:	f04f 0800 	mov.w	r8, #0
	uint16_t rxd_data = 0;
	uint8_t uc_pcs;

	if (!pu8Mosi) {
		pu8Mosi = &u8Dummy;
		u8SkipMosi = 1;
  40076a:	f04f 0901 	mov.w	r9, #1
	uint16_t txd_data = 0;
	uint16_t rxd_data = 0;
	uint8_t uc_pcs;

	if (!pu8Mosi) {
		pu8Mosi = &u8Dummy;
  40076e:	ae01      	add	r6, sp, #4
	}
	else {
		return M2M_ERR_BUS_FAIL;
	}
	
	SPI_ASSERT_CS();
  400770:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400774:	4b1c      	ldr	r3, [pc, #112]	; (4007e8 <nm_bus_ioctl+0xac>)
  400776:	635a      	str	r2, [r3, #52]	; 0x34
	while (u16Sz) {
  400778:	b1f4      	cbz	r4, 4007b8 <nm_bus_ioctl+0x7c>
		txd_data = *pu8Mosi;
		spi_write(CONF_WINC_SPI, txd_data, 0, 0);
  40077a:	4f1c      	ldr	r7, [pc, #112]	; (4007ec <nm_bus_ioctl+0xb0>)
  40077c:	f8df b084 	ldr.w	fp, [pc, #132]	; 400804 <nm_bus_ioctl+0xc8>
		
		/* Read SPI master data register. */
		spi_read(CONF_WINC_SPI, &rxd_data, &uc_pcs);
  400780:	f8df a084 	ldr.w	sl, [pc, #132]	; 400808 <nm_bus_ioctl+0xcc>
	}
	
	SPI_ASSERT_CS();
	while (u16Sz) {
		txd_data = *pu8Mosi;
		spi_write(CONF_WINC_SPI, txd_data, 0, 0);
  400784:	2300      	movs	r3, #0
  400786:	461a      	mov	r2, r3
  400788:	7831      	ldrb	r1, [r6, #0]
  40078a:	4638      	mov	r0, r7
  40078c:	47d8      	blx	fp
		
		/* Read SPI master data register. */
		spi_read(CONF_WINC_SPI, &rxd_data, &uc_pcs);
  40078e:	f10d 0205 	add.w	r2, sp, #5
  400792:	f10d 0106 	add.w	r1, sp, #6
  400796:	4638      	mov	r0, r7
  400798:	47d0      	blx	sl
		*pu8Miso = rxd_data;
  40079a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  40079e:	702b      	strb	r3, [r5, #0]

		u16Sz--;
  4007a0:	3c01      	subs	r4, #1
  4007a2:	b2a4      	uxth	r4, r4
		if (!u8SkipMiso)
  4007a4:	f1b8 0f00 	cmp.w	r8, #0
  4007a8:	d100      	bne.n	4007ac <nm_bus_ioctl+0x70>
			pu8Miso++;
  4007aa:	3501      	adds	r5, #1
		if (!u8SkipMosi)
  4007ac:	f1b9 0f00 	cmp.w	r9, #0
  4007b0:	d100      	bne.n	4007b4 <nm_bus_ioctl+0x78>
			pu8Mosi++;
  4007b2:	3601      	adds	r6, #1
	else {
		return M2M_ERR_BUS_FAIL;
	}
	
	SPI_ASSERT_CS();
	while (u16Sz) {
  4007b4:	2c00      	cmp	r4, #0
  4007b6:	d1e5      	bne.n	400784 <nm_bus_ioctl+0x48>
		if (!u8SkipMiso)
			pu8Miso++;
		if (!u8SkipMosi)
			pu8Mosi++;
	}
	SPI_DEASSERT_CS();
  4007b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4007bc:	4b0a      	ldr	r3, [pc, #40]	; (4007e8 <nm_bus_ioctl+0xac>)
  4007be:	631a      	str	r2, [r3, #48]	; 0x30
	printf(" / MISO: 0x");
	for(i = 0; i<cpu16Sz; i++)
		printf("%x", *(cppu8Miso+i) );
	printf(" / Size %d \n", cpu16Sz);
*/
	return M2M_SUCCESS;
  4007c0:	2000      	movs	r0, #0
  4007c2:	e00e      	b.n	4007e2 <nm_bus_ioctl+0xa6>
	else if(!pu8Miso) {
		pu8Miso = &u8Dummy;
		u8SkipMiso = 1;
	}
	else {
		return M2M_ERR_BUS_FAIL;
  4007c4:	f06f 0005 	mvn.w	r0, #5
#elif CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
		}
		break;
  4007c8:	e00b      	b.n	4007e2 <nm_bus_ioctl+0xa6>
#endif
		default:
			s8Ret = -1;
			M2M_ERR("Invalid IOCTL command!\n");
  4007ca:	f240 121f 	movw	r2, #287	; 0x11f
  4007ce:	4908      	ldr	r1, [pc, #32]	; (4007f0 <nm_bus_ioctl+0xb4>)
  4007d0:	4808      	ldr	r0, [pc, #32]	; (4007f4 <nm_bus_ioctl+0xb8>)
  4007d2:	4c09      	ldr	r4, [pc, #36]	; (4007f8 <nm_bus_ioctl+0xbc>)
  4007d4:	47a0      	blx	r4
  4007d6:	4809      	ldr	r0, [pc, #36]	; (4007fc <nm_bus_ioctl+0xc0>)
  4007d8:	47a0      	blx	r4
  4007da:	4809      	ldr	r0, [pc, #36]	; (400800 <nm_bus_ioctl+0xc4>)
  4007dc:	47a0      	blx	r4
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
		}
		break;
#endif
		default:
			s8Ret = -1;
  4007de:	f04f 30ff 	mov.w	r0, #4294967295
			M2M_ERR("Invalid IOCTL command!\n");
			break;
	}

	return s8Ret;
}
  4007e2:	b003      	add	sp, #12
  4007e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4007e8:	400e1400 	.word	0x400e1400
  4007ec:	40008000 	.word	0x40008000
  4007f0:	0040b4e0 	.word	0x0040b4e0
  4007f4:	0040b4f0 	.word	0x0040b4f0
  4007f8:	00404665 	.word	0x00404665
  4007fc:	0040b504 	.word	0x0040b504
  400800:	0040b51c 	.word	0x0040b51c
  400804:	004037d1 	.word	0x004037d1
  400808:	0040379d 	.word	0x0040379d

0040080c <nm_bus_deinit>:
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  40080c:	2202      	movs	r2, #2
  40080e:	4b0e      	ldr	r3, [pc, #56]	; (400848 <nm_bus_deinit+0x3c>)
  400810:	601a      	str	r2, [r3, #0]
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400812:	f503 2359 	add.w	r3, r3, #888832	; 0xd9000
  400816:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  40081a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40081e:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400820:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400824:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400828:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40082a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40082e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400832:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400834:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400838:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40083c:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40083e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_dir(CONF_WINC_SPI_MOSI_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(CONF_WINC_SPI_MISO_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(CONF_WINC_SPI_CLK_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(CONF_WINC_SPI_CS_GPIO, IOPORT_DIR_INPUT);
	return M2M_SUCCESS;
}
  400842:	2000      	movs	r0, #0
  400844:	4770      	bx	lr
  400846:	bf00      	nop
  400848:	40008000 	.word	0x40008000

0040084c <m2m_memcpy>:
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
	if(sz == 0) return;
  40084c:	b13a      	cbz	r2, 40085e <m2m_memcpy+0x12>
  40084e:	3901      	subs	r1, #1
  400850:	1882      	adds	r2, r0, r2
	do
	{
		*pDst = *pSrc;
  400852:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  400856:	f800 3b01 	strb.w	r3, [r0], #1
		pDst++;
		pSrc++;
	}while(--sz);
  40085a:	4290      	cmp	r0, r2
  40085c:	d1f9      	bne.n	400852 <m2m_memcpy+0x6>
  40085e:	4770      	bx	lr

00400860 <m2m_memset>:
	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
	if(sz == 0) return;
  400860:	b122      	cbz	r2, 40086c <m2m_memset+0xc>
  400862:	1882      	adds	r2, r0, r2
	do
	{
		*pBuf = val;
  400864:	f800 1b01 	strb.w	r1, [r0], #1
		pBuf++;
	}while(--sz);
  400868:	4290      	cmp	r0, r2
  40086a:	d1fb      	bne.n	400864 <m2m_memset+0x4>
  40086c:	4770      	bx	lr
  40086e:	bf00      	nop

00400870 <m2m_strlen>:
}

uint16 m2m_strlen(uint8 * pcStr)
{
  400870:	4603      	mov	r3, r0
	uint16	u16StrLen = 0;
	while(*pcStr)
  400872:	7802      	ldrb	r2, [r0, #0]
  400874:	b13a      	cbz	r2, 400886 <m2m_strlen+0x16>
  400876:	2000      	movs	r0, #0
	{
		u16StrLen ++;
  400878:	3001      	adds	r0, #1
  40087a:	b280      	uxth	r0, r0
}

uint16 m2m_strlen(uint8 * pcStr)
{
	uint16	u16StrLen = 0;
	while(*pcStr)
  40087c:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  400880:	2a00      	cmp	r2, #0
  400882:	d1f9      	bne.n	400878 <m2m_strlen+0x8>
  400884:	4770      	bx	lr
	}while(--sz);
}

uint16 m2m_strlen(uint8 * pcStr)
{
	uint16	u16StrLen = 0;
  400886:	2000      	movs	r0, #0
	{
		u16StrLen ++;
		pcStr++;
	}
	return u16StrLen;
}
  400888:	4770      	bx	lr
  40088a:	bf00      	nop

0040088c <isr>:
tpfHifCallBack pfHifCb = NULL;
tpfHifCallBack pfCryptoCb = NULL;

static void isr(void)
{
	gu8Interrupt++;
  40088c:	4a02      	ldr	r2, [pc, #8]	; (400898 <isr+0xc>)
  40088e:	7813      	ldrb	r3, [r2, #0]
  400890:	3301      	adds	r3, #1
  400892:	b2db      	uxtb	r3, r3
  400894:	7013      	strb	r3, [r2, #0]
  400896:	4770      	bx	lr
  400898:	204008e8 	.word	0x204008e8

0040089c <m2m_hif_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
  40089c:	4770      	bx	lr
  40089e:	bf00      	nop

004008a0 <hif_set_rx_done>:
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(0);
#endif
}
static sint8 hif_set_rx_done(void)
{
  4008a0:	b500      	push	{lr}
  4008a2:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
#ifdef NM_EDGE_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
  4008a4:	2001      	movs	r0, #1
  4008a6:	4b0b      	ldr	r3, [pc, #44]	; (4008d4 <hif_set_rx_done+0x34>)
  4008a8:	4798      	blx	r3
#endif

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
  4008aa:	a901      	add	r1, sp, #4
  4008ac:	f241 0070 	movw	r0, #4208	; 0x1070
  4008b0:	4b09      	ldr	r3, [pc, #36]	; (4008d8 <hif_set_rx_done+0x38>)
  4008b2:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  4008b4:	4603      	mov	r3, r0
  4008b6:	b940      	cbnz	r0, 4008ca <hif_set_rx_done+0x2a>
	//reg &= ~(1<<0);

	/* Set RX Done */
	reg |= (1<<1);
  4008b8:	9901      	ldr	r1, [sp, #4]
  4008ba:	f041 0102 	orr.w	r1, r1, #2
  4008be:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
  4008c0:	f241 0070 	movw	r0, #4208	; 0x1070
  4008c4:	4b05      	ldr	r3, [pc, #20]	; (4008dc <hif_set_rx_done+0x3c>)
  4008c6:	4798      	blx	r3
  4008c8:	4603      	mov	r3, r0
	nm_bsp_interrupt_ctrl(1);
#endif
ERR1:
	return ret;

}
  4008ca:	4618      	mov	r0, r3
  4008cc:	b003      	add	sp, #12
  4008ce:	f85d fb04 	ldr.w	pc, [sp], #4
  4008d2:	bf00      	nop
  4008d4:	004005f9 	.word	0x004005f9
  4008d8:	00401b69 	.word	0x00401b69
  4008dc:	00401b75 	.word	0x00401b75

004008e0 <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
  4008e0:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	if(gu8ChipSleep == 0)
  4008e2:	4b11      	ldr	r3, [pc, #68]	; (400928 <hif_chip_wake+0x48>)
  4008e4:	781b      	ldrb	r3, [r3, #0]
  4008e6:	f013 0fff 	tst.w	r3, #255	; 0xff
  4008ea:	d115      	bne.n	400918 <hif_chip_wake+0x38>
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
  4008ec:	4b0f      	ldr	r3, [pc, #60]	; (40092c <hif_chip_wake+0x4c>)
  4008ee:	781b      	ldrb	r3, [r3, #0]
  4008f0:	b2db      	uxtb	r3, r3
  4008f2:	2b03      	cmp	r3, #3
  4008f4:	d004      	beq.n	400900 <hif_chip_wake+0x20>
  4008f6:	4b0d      	ldr	r3, [pc, #52]	; (40092c <hif_chip_wake+0x4c>)
  4008f8:	781b      	ldrb	r3, [r3, #0]
  4008fa:	b2db      	uxtb	r3, r3
  4008fc:	2b04      	cmp	r3, #4
  4008fe:	d10b      	bne.n	400918 <hif_chip_wake+0x38>
		{
			ret = nm_clkless_wake();
  400900:	4b0b      	ldr	r3, [pc, #44]	; (400930 <hif_chip_wake+0x50>)
  400902:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  400904:	4603      	mov	r3, r0
  400906:	b968      	cbnz	r0, 400924 <hif_chip_wake+0x44>
			ret = nm_write_reg(WAKE_REG, WAKE_VALUE);
  400908:	f245 6178 	movw	r1, #22136	; 0x5678
  40090c:	f241 0074 	movw	r0, #4212	; 0x1074
  400910:	4b08      	ldr	r3, [pc, #32]	; (400934 <hif_chip_wake+0x54>)
  400912:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  400914:	4603      	mov	r3, r0
  400916:	b928      	cbnz	r0, 400924 <hif_chip_wake+0x44>
		}
		else
		{
		}
	}
	gu8ChipSleep++;
  400918:	4a03      	ldr	r2, [pc, #12]	; (400928 <hif_chip_wake+0x48>)
  40091a:	7813      	ldrb	r3, [r2, #0]
  40091c:	3301      	adds	r3, #1
  40091e:	b2db      	uxtb	r3, r3
  400920:	7013      	strb	r3, [r2, #0]
  400922:	2300      	movs	r3, #0
ERR1:
	return ret;
}
  400924:	4618      	mov	r0, r3
  400926:	bd08      	pop	{r3, pc}
  400928:	20400904 	.word	0x20400904
  40092c:	204008f4 	.word	0x204008f4
  400930:	004016d9 	.word	0x004016d9
  400934:	00401b75 	.word	0x00401b75

00400938 <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
  400938:	b500      	push	{lr}
  40093a:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;

	if(gu8ChipSleep >= 1)
  40093c:	4b1d      	ldr	r3, [pc, #116]	; (4009b4 <hif_chip_sleep+0x7c>)
  40093e:	781b      	ldrb	r3, [r3, #0]
  400940:	f013 0fff 	tst.w	r3, #255	; 0xff
  400944:	d004      	beq.n	400950 <hif_chip_sleep+0x18>
	{
		gu8ChipSleep--;
  400946:	4a1b      	ldr	r2, [pc, #108]	; (4009b4 <hif_chip_sleep+0x7c>)
  400948:	7813      	ldrb	r3, [r2, #0]
  40094a:	3b01      	subs	r3, #1
  40094c:	b2db      	uxtb	r3, r3
  40094e:	7013      	strb	r3, [r2, #0]
	}
	
	if(gu8ChipSleep == 0)
  400950:	4b18      	ldr	r3, [pc, #96]	; (4009b4 <hif_chip_sleep+0x7c>)
  400952:	781b      	ldrb	r3, [r3, #0]
  400954:	f013 0fff 	tst.w	r3, #255	; 0xff
  400958:	d125      	bne.n	4009a6 <hif_chip_sleep+0x6e>
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
  40095a:	4b17      	ldr	r3, [pc, #92]	; (4009b8 <hif_chip_sleep+0x80>)
  40095c:	781b      	ldrb	r3, [r3, #0]
  40095e:	b2db      	uxtb	r3, r3
  400960:	2b03      	cmp	r3, #3
  400962:	d004      	beq.n	40096e <hif_chip_sleep+0x36>
  400964:	4b14      	ldr	r3, [pc, #80]	; (4009b8 <hif_chip_sleep+0x80>)
  400966:	781b      	ldrb	r3, [r3, #0]
  400968:	b2db      	uxtb	r3, r3
  40096a:	2b04      	cmp	r3, #4
  40096c:	d11d      	bne.n	4009aa <hif_chip_sleep+0x72>
		{
			uint32 reg = 0;
  40096e:	2300      	movs	r3, #0
  400970:	9301      	str	r3, [sp, #4]
			ret = nm_write_reg(WAKE_REG, SLEEP_VALUE);
  400972:	f244 3121 	movw	r1, #17185	; 0x4321
  400976:	f241 0074 	movw	r0, #4212	; 0x1074
  40097a:	4b10      	ldr	r3, [pc, #64]	; (4009bc <hif_chip_sleep+0x84>)
  40097c:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  40097e:	4603      	mov	r3, r0
  400980:	b9a0      	cbnz	r0, 4009ac <hif_chip_sleep+0x74>
			/* Clear bit 1 */
			ret = nm_read_reg_with_ret(0x1, &reg);
  400982:	a901      	add	r1, sp, #4
  400984:	2001      	movs	r0, #1
  400986:	4b0e      	ldr	r3, [pc, #56]	; (4009c0 <hif_chip_sleep+0x88>)
  400988:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  40098a:	4603      	mov	r3, r0
  40098c:	b970      	cbnz	r0, 4009ac <hif_chip_sleep+0x74>
			if(reg&0x2)
  40098e:	9901      	ldr	r1, [sp, #4]
  400990:	f011 0f02 	tst.w	r1, #2
  400994:	d00a      	beq.n	4009ac <hif_chip_sleep+0x74>
			{
				reg &=~(1 << 1);
  400996:	f021 0102 	bic.w	r1, r1, #2
  40099a:	9101      	str	r1, [sp, #4]
				ret = nm_write_reg(0x1, reg);
  40099c:	2001      	movs	r0, #1
  40099e:	4b07      	ldr	r3, [pc, #28]	; (4009bc <hif_chip_sleep+0x84>)
  4009a0:	4798      	blx	r3
  4009a2:	4603      	mov	r3, r0
  4009a4:	e002      	b.n	4009ac <hif_chip_sleep+0x74>
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
	sint8 ret = M2M_SUCCESS;
  4009a6:	2300      	movs	r3, #0
  4009a8:	e000      	b.n	4009ac <hif_chip_sleep+0x74>
  4009aa:	2300      	movs	r3, #0
		{
		}
	}
ERR1:
	return ret;
}
  4009ac:	4618      	mov	r0, r3
  4009ae:	b003      	add	sp, #12
  4009b0:	f85d fb04 	ldr.w	pc, [sp], #4
  4009b4:	20400904 	.word	0x20400904
  4009b8:	204008f4 	.word	0x204008f4
  4009bc:	00401b75 	.word	0x00401b75
  4009c0:	00401b69 	.word	0x00401b69

004009c4 <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
  4009c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4009c8:	b087      	sub	sp, #28
  4009ca:	4680      	mov	r8, r0
  4009cc:	460f      	mov	r7, r1
  4009ce:	4692      	mov	sl, r2
  4009d0:	4699      	mov	r9, r3
  4009d2:	9c10      	ldr	r4, [sp, #64]	; 0x40
  4009d4:	f8bd 6044 	ldrh.w	r6, [sp, #68]	; 0x44
  4009d8:	f8bd 5048 	ldrh.w	r5, [sp, #72]	; 0x48
	sint8		ret = M2M_ERR_SEND;
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
  4009dc:	f001 037f 	and.w	r3, r1, #127	; 0x7f
  4009e0:	f88d 3015 	strb.w	r3, [sp, #21]
	strHif.u8Gid		= u8Gid;
  4009e4:	f88d 0014 	strb.w	r0, [sp, #20]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
  4009e8:	2308      	movs	r3, #8
  4009ea:	f8ad 3016 	strh.w	r3, [sp, #22]
	if(pu8DataBuf != NULL)
  4009ee:	b144      	cbz	r4, 400a02 <hif_send+0x3e>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
  4009f0:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  4009f4:	fa16 f383 	uxtah	r3, r6, r3
  4009f8:	442b      	add	r3, r5
  4009fa:	b29b      	uxth	r3, r3
  4009fc:	f8ad 3016 	strh.w	r3, [sp, #22]
  400a00:	e006      	b.n	400a10 <hif_send+0x4c>
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
  400a02:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  400a06:	fa19 f383 	uxtah	r3, r9, r3
  400a0a:	b29b      	uxth	r3, r3
  400a0c:	f8ad 3016 	strh.w	r3, [sp, #22]
	}
	ret = hif_chip_wake();
  400a10:	4b57      	ldr	r3, [pc, #348]	; (400b70 <hif_send+0x1ac>)
  400a12:	4798      	blx	r3
	if(ret == M2M_SUCCESS)
  400a14:	4683      	mov	fp, r0
  400a16:	2800      	cmp	r0, #0
  400a18:	f040 8095 	bne.w	400b46 <hif_send+0x182>
	{
		volatile uint32 reg, dma_addr = 0;
  400a1c:	2300      	movs	r3, #0
  400a1e:	9303      	str	r3, [sp, #12]
		volatile uint16 cnt = 0;
  400a20:	f8ad 3006 	strh.w	r3, [sp, #6]

		reg = 0UL;
  400a24:	9302      	str	r3, [sp, #8]
		reg |= (uint32)u8Gid;
  400a26:	9b02      	ldr	r3, [sp, #8]
  400a28:	ea48 0303 	orr.w	r3, r8, r3
  400a2c:	9302      	str	r3, [sp, #8]
		reg |= ((uint32)u8Opcode<<8);
  400a2e:	9b02      	ldr	r3, [sp, #8]
  400a30:	ea43 2707 	orr.w	r7, r3, r7, lsl #8
  400a34:	9702      	str	r7, [sp, #8]
		reg |= ((uint32)strHif.u16Length<<16);
  400a36:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  400a3a:	9b02      	ldr	r3, [sp, #8]
  400a3c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400a40:	9302      	str	r3, [sp, #8]
		ret = nm_write_reg(NMI_STATE_REG,reg);
  400a42:	9902      	ldr	r1, [sp, #8]
  400a44:	f241 008c 	movw	r0, #4236	; 0x108c
  400a48:	4b4a      	ldr	r3, [pc, #296]	; (400b74 <hif_send+0x1b0>)
  400a4a:	4798      	blx	r3
		if(M2M_SUCCESS != ret) goto ERR1;
  400a4c:	4683      	mov	fp, r0
  400a4e:	2800      	cmp	r0, #0
  400a50:	f040 808a 	bne.w	400b68 <hif_send+0x1a4>


		reg = 0;
  400a54:	2300      	movs	r3, #0
  400a56:	9302      	str	r3, [sp, #8]
		reg |= (1<<1);
  400a58:	9b02      	ldr	r3, [sp, #8]
  400a5a:	f043 0302 	orr.w	r3, r3, #2
  400a5e:	9302      	str	r3, [sp, #8]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
  400a60:	9902      	ldr	r1, [sp, #8]
  400a62:	f241 0078 	movw	r0, #4216	; 0x1078
  400a66:	4b43      	ldr	r3, [pc, #268]	; (400b74 <hif_send+0x1b0>)
  400a68:	4798      	blx	r3
		if(M2M_SUCCESS != ret) goto ERR1;
  400a6a:	4683      	mov	fp, r0
  400a6c:	2800      	cmp	r0, #0
  400a6e:	d17b      	bne.n	400b68 <hif_send+0x1a4>
		dma_addr = 0;
  400a70:	2300      	movs	r3, #0
  400a72:	9303      	str	r3, [sp, #12]

		//nm_bsp_interrupt_ctrl(0);

		for(cnt = 0; cnt < 1000; cnt ++)
  400a74:	f8ad 3006 	strh.w	r3, [sp, #6]
  400a78:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  400a7c:	b29b      	uxth	r3, r3
  400a7e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  400a82:	d21e      	bcs.n	400ac2 <hif_send+0xfe>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
  400a84:	f241 0878 	movw	r8, #4216	; 0x1078
  400a88:	4f3b      	ldr	r7, [pc, #236]	; (400b78 <hif_send+0x1b4>)
  400a8a:	a902      	add	r1, sp, #8
  400a8c:	4640      	mov	r0, r8
  400a8e:	47b8      	blx	r7
			if(ret != M2M_SUCCESS) break;
  400a90:	b9b8      	cbnz	r0, 400ac2 <hif_send+0xfe>
			if (!(reg & 0x2))
  400a92:	9b02      	ldr	r3, [sp, #8]
  400a94:	f013 0f02 	tst.w	r3, #2
  400a98:	d107      	bne.n	400aaa <hif_send+0xe6>
			{
				ret = nm_read_reg_with_ret(0x150400,(uint32 *)&dma_addr);
  400a9a:	a903      	add	r1, sp, #12
  400a9c:	4837      	ldr	r0, [pc, #220]	; (400b7c <hif_send+0x1b8>)
  400a9e:	4b36      	ldr	r3, [pc, #216]	; (400b78 <hif_send+0x1b4>)
  400aa0:	4798      	blx	r3
				if(ret != M2M_SUCCESS) {
  400aa2:	b170      	cbz	r0, 400ac2 <hif_send+0xfe>
					/*in case of read error clear the dma address and return error*/
					dma_addr = 0;
  400aa4:	2300      	movs	r3, #0
  400aa6:	9303      	str	r3, [sp, #12]
  400aa8:	e00b      	b.n	400ac2 <hif_send+0xfe>
		if(M2M_SUCCESS != ret) goto ERR1;
		dma_addr = 0;

		//nm_bsp_interrupt_ctrl(0);

		for(cnt = 0; cnt < 1000; cnt ++)
  400aaa:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  400aae:	3301      	adds	r3, #1
  400ab0:	b29b      	uxth	r3, r3
  400ab2:	f8ad 3006 	strh.w	r3, [sp, #6]
  400ab6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  400aba:	b29b      	uxth	r3, r3
  400abc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  400ac0:	d3e3      	bcc.n	400a8a <hif_send+0xc6>
				break;
			}
		}
		//nm_bsp_interrupt_ctrl(1);

		if (dma_addr != 0)
  400ac2:	9b03      	ldr	r3, [sp, #12]
  400ac4:	2b00      	cmp	r3, #0
  400ac6:	d04d      	beq.n	400b64 <hif_send+0x1a0>
		{
			volatile uint32	u32CurrAddr;
			u32CurrAddr = dma_addr;
  400ac8:	9b03      	ldr	r3, [sp, #12]
  400aca:	9304      	str	r3, [sp, #16]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
  400acc:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  400ad0:	b29b      	uxth	r3, r3
  400ad2:	f8ad 3016 	strh.w	r3, [sp, #22]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
  400ad6:	9804      	ldr	r0, [sp, #16]
  400ad8:	2208      	movs	r2, #8
  400ada:	a905      	add	r1, sp, #20
  400adc:	4b28      	ldr	r3, [pc, #160]	; (400b80 <hif_send+0x1bc>)
  400ade:	4798      	blx	r3
		#ifdef CONF_WINC_USE_I2C
			nm_bsp_sleep(1);
		#endif
			if(M2M_SUCCESS != ret) goto ERR1;
  400ae0:	4683      	mov	fp, r0
  400ae2:	2800      	cmp	r0, #0
  400ae4:	d140      	bne.n	400b68 <hif_send+0x1a4>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
  400ae6:	9b04      	ldr	r3, [sp, #16]
  400ae8:	3308      	adds	r3, #8
  400aea:	9304      	str	r3, [sp, #16]
			if(pu8CtrlBuf != NULL)
  400aec:	f1ba 0f00 	cmp.w	sl, #0
  400af0:	d00a      	beq.n	400b08 <hif_send+0x144>
			{
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
  400af2:	9804      	ldr	r0, [sp, #16]
  400af4:	464a      	mov	r2, r9
  400af6:	4651      	mov	r1, sl
  400af8:	4b21      	ldr	r3, [pc, #132]	; (400b80 <hif_send+0x1bc>)
  400afa:	4798      	blx	r3
			#ifdef CONF_WINC_USE_I2C
				nm_bsp_sleep(1);
			#endif
				if(M2M_SUCCESS != ret) goto ERR1;
  400afc:	4683      	mov	fp, r0
  400afe:	2800      	cmp	r0, #0
  400b00:	d132      	bne.n	400b68 <hif_send+0x1a4>
				u32CurrAddr += u16CtrlBufSize;
  400b02:	9b04      	ldr	r3, [sp, #16]
  400b04:	444b      	add	r3, r9
  400b06:	9304      	str	r3, [sp, #16]
			}
			if(pu8DataBuf != NULL)
  400b08:	b174      	cbz	r4, 400b28 <hif_send+0x164>
			{
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
  400b0a:	9b04      	ldr	r3, [sp, #16]
  400b0c:	ebc9 0505 	rsb	r5, r9, r5
  400b10:	441d      	add	r5, r3
  400b12:	9504      	str	r5, [sp, #16]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
  400b14:	9804      	ldr	r0, [sp, #16]
  400b16:	4632      	mov	r2, r6
  400b18:	4621      	mov	r1, r4
  400b1a:	4b19      	ldr	r3, [pc, #100]	; (400b80 <hif_send+0x1bc>)
  400b1c:	4798      	blx	r3
			#ifdef CONF_WINC_USE_I2C	
				nm_bsp_sleep(1);
			#endif
				if(M2M_SUCCESS != ret) goto ERR1;
  400b1e:	4683      	mov	fp, r0
  400b20:	bb10      	cbnz	r0, 400b68 <hif_send+0x1a4>
				u32CurrAddr += u16DataSize;
  400b22:	9b04      	ldr	r3, [sp, #16]
  400b24:	441e      	add	r6, r3
  400b26:	9604      	str	r6, [sp, #16]
			}

			reg = dma_addr << 2;
  400b28:	9b03      	ldr	r3, [sp, #12]
  400b2a:	009b      	lsls	r3, r3, #2
  400b2c:	9302      	str	r3, [sp, #8]
			reg |= (1 << 1);
  400b2e:	9b02      	ldr	r3, [sp, #8]
  400b30:	f043 0302 	orr.w	r3, r3, #2
  400b34:	9302      	str	r3, [sp, #8]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
  400b36:	9902      	ldr	r1, [sp, #8]
  400b38:	f241 006c 	movw	r0, #4204	; 0x106c
  400b3c:	4b0d      	ldr	r3, [pc, #52]	; (400b74 <hif_send+0x1b0>)
  400b3e:	4798      	blx	r3
			if(M2M_SUCCESS != ret) goto ERR1;
  400b40:	4683      	mov	fp, r0
  400b42:	b988      	cbnz	r0, 400b68 <hif_send+0x1a4>
  400b44:	e00a      	b.n	400b5c <hif_send+0x198>
		}

	}
	else
	{
		M2M_ERR("(HIF)Fail to wakup the chip\n");
  400b46:	f240 129f 	movw	r2, #415	; 0x19f
  400b4a:	490e      	ldr	r1, [pc, #56]	; (400b84 <hif_send+0x1c0>)
  400b4c:	480e      	ldr	r0, [pc, #56]	; (400b88 <hif_send+0x1c4>)
  400b4e:	4c0f      	ldr	r4, [pc, #60]	; (400b8c <hif_send+0x1c8>)
  400b50:	47a0      	blx	r4
  400b52:	480f      	ldr	r0, [pc, #60]	; (400b90 <hif_send+0x1cc>)
  400b54:	47a0      	blx	r4
  400b56:	480f      	ldr	r0, [pc, #60]	; (400b94 <hif_send+0x1d0>)
  400b58:	47a0      	blx	r4
		goto ERR1;
  400b5a:	e005      	b.n	400b68 <hif_send+0x1a4>
	}
	ret = hif_chip_sleep();
  400b5c:	4b0e      	ldr	r3, [pc, #56]	; (400b98 <hif_send+0x1d4>)
  400b5e:	4798      	blx	r3
  400b60:	4683      	mov	fp, r0
  400b62:	e001      	b.n	400b68 <hif_send+0x1a4>
			if(M2M_SUCCESS != ret) goto ERR1;
		}
		else
		{
			M2M_DBG("Failed to alloc rx size\r");
			ret =  M2M_ERR_MEM_ALLOC;
  400b64:	f06f 0b02 	mvn.w	fp, #2
	}
	ret = hif_chip_sleep();

ERR1:
	return ret;
}
  400b68:	4658      	mov	r0, fp
  400b6a:	b007      	add	sp, #28
  400b6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400b70:	004008e1 	.word	0x004008e1
  400b74:	00401b75 	.word	0x00401b75
  400b78:	00401b69 	.word	0x00401b69
  400b7c:	00150400 	.word	0x00150400
  400b80:	00401be1 	.word	0x00401be1
  400b84:	0040b778 	.word	0x0040b778
  400b88:	0040b4f0 	.word	0x0040b4f0
  400b8c:	00404665 	.word	0x00404665
  400b90:	0040b534 	.word	0x0040b534
  400b94:	0040b51c 	.word	0x0040b51c
  400b98:	00400939 	.word	0x00400939

00400b9c <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
  400b9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400ba0:	b087      	sub	sp, #28
	sint8 ret = M2M_SUCCESS;

	while (gu8Interrupt) {
  400ba2:	f8df 92fc 	ldr.w	r9, [pc, #764]	; 400ea0 <hif_handle_isr+0x304>
{
	sint8 ret = M2M_ERR_BUS_FAIL;
	uint32 reg;
	volatile tstrHifHdr strHif;

	ret = hif_chip_wake();
  400ba6:	4fa3      	ldr	r7, [pc, #652]	; (400e34 <hif_handle_isr+0x298>)
			goto ERR1;
		}
	}
	else
	{
		M2M_ERR("(hif) FAIL to wakeup the chip\n");
  400ba8:	f8df 82f8 	ldr.w	r8, [pc, #760]	; 400ea4 <hif_handle_isr+0x308>
			if(ret == M2M_SUCCESS) {
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
  400bac:	4ea2      	ldr	r6, [pc, #648]	; (400e38 <hif_handle_isr+0x29c>)

sint8 hif_handle_isr(void)
{
	sint8 ret = M2M_SUCCESS;

	while (gu8Interrupt) {
  400bae:	e17b      	b.n	400ea8 <hif_handle_isr+0x30c>
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gu8Interrupt--;
  400bb0:	f899 3000 	ldrb.w	r3, [r9]
  400bb4:	3b01      	subs	r3, #1
  400bb6:	b2db      	uxtb	r3, r3
  400bb8:	f889 3000 	strb.w	r3, [r9]
{
	sint8 ret = M2M_ERR_BUS_FAIL;
	uint32 reg;
	volatile tstrHifHdr strHif;

	ret = hif_chip_wake();
  400bbc:	47b8      	blx	r7
	if(ret == M2M_SUCCESS)
  400bbe:	4604      	mov	r4, r0
  400bc0:	2800      	cmp	r0, #0
  400bc2:	f040 811a 	bne.w	400dfa <hif_handle_isr+0x25e>
	{
		ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
  400bc6:	a903      	add	r1, sp, #12
  400bc8:	f241 0070 	movw	r0, #4208	; 0x1070
  400bcc:	4b9b      	ldr	r3, [pc, #620]	; (400e3c <hif_handle_isr+0x2a0>)
  400bce:	4798      	blx	r3
		if(M2M_SUCCESS == ret)
  400bd0:	4604      	mov	r4, r0
  400bd2:	2800      	cmp	r0, #0
  400bd4:	f040 8106 	bne.w	400de4 <hif_handle_isr+0x248>
		{
			if(reg & 0x1)	/* New interrupt has been received */
  400bd8:	9b03      	ldr	r3, [sp, #12]
  400bda:	f013 0f01 	tst.w	r3, #1
  400bde:	f000 80f5 	beq.w	400dcc <hif_handle_isr+0x230>
			{
				uint16 size;

				nm_bsp_interrupt_ctrl(0);
  400be2:	4b97      	ldr	r3, [pc, #604]	; (400e40 <hif_handle_isr+0x2a4>)
  400be4:	4798      	blx	r3
				/*Clearing RX interrupt*/
				reg &= ~(1<<0);
  400be6:	9903      	ldr	r1, [sp, #12]
  400be8:	f021 0101 	bic.w	r1, r1, #1
  400bec:	9103      	str	r1, [sp, #12]
				ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
  400bee:	f241 0070 	movw	r0, #4208	; 0x1070
  400bf2:	4b94      	ldr	r3, [pc, #592]	; (400e44 <hif_handle_isr+0x2a8>)
  400bf4:	4798      	blx	r3
				if(ret != M2M_SUCCESS)goto ERR1;
  400bf6:	4604      	mov	r4, r0
  400bf8:	2800      	cmp	r0, #0
  400bfa:	f040 810e 	bne.w	400e1a <hif_handle_isr+0x27e>
				gu8HifSizeDone = 0;
  400bfe:	2200      	movs	r2, #0
  400c00:	4b91      	ldr	r3, [pc, #580]	; (400e48 <hif_handle_isr+0x2ac>)
  400c02:	701a      	strb	r2, [r3, #0]
				size = (uint16)((reg >> 2) & 0xfff);
  400c04:	9d03      	ldr	r5, [sp, #12]
  400c06:	f3c5 058b 	ubfx	r5, r5, #2, #12
				if (size > 0) {
  400c0a:	2d00      	cmp	r5, #0
  400c0c:	f000 80d1 	beq.w	400db2 <hif_handle_isr+0x216>
					uint32 address = 0;
  400c10:	a906      	add	r1, sp, #24
  400c12:	f841 2d04 	str.w	r2, [r1, #-4]!
					/**
					start bus transfer
					**/
					ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
  400c16:	f241 0084 	movw	r0, #4228	; 0x1084
  400c1a:	4b88      	ldr	r3, [pc, #544]	; (400e3c <hif_handle_isr+0x2a0>)
  400c1c:	4798      	blx	r3
					if(M2M_SUCCESS != ret)
  400c1e:	4604      	mov	r4, r0
  400c20:	b168      	cbz	r0, 400c3e <hif_handle_isr+0xa2>
					{
						M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
  400c22:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
  400c26:	4641      	mov	r1, r8
  400c28:	4630      	mov	r0, r6
  400c2a:	4d88      	ldr	r5, [pc, #544]	; (400e4c <hif_handle_isr+0x2b0>)
  400c2c:	47a8      	blx	r5
  400c2e:	4888      	ldr	r0, [pc, #544]	; (400e50 <hif_handle_isr+0x2b4>)
  400c30:	47a8      	blx	r5
  400c32:	4888      	ldr	r0, [pc, #544]	; (400e54 <hif_handle_isr+0x2b8>)
  400c34:	47a8      	blx	r5
						nm_bsp_interrupt_ctrl(1);
  400c36:	2001      	movs	r0, #1
  400c38:	4b81      	ldr	r3, [pc, #516]	; (400e40 <hif_handle_isr+0x2a4>)
  400c3a:	4798      	blx	r3
  400c3c:	e0eb      	b.n	400e16 <hif_handle_isr+0x27a>
						goto ERR1;
					}
					ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
  400c3e:	2204      	movs	r2, #4
  400c40:	a904      	add	r1, sp, #16
  400c42:	9805      	ldr	r0, [sp, #20]
  400c44:	4b84      	ldr	r3, [pc, #528]	; (400e58 <hif_handle_isr+0x2bc>)
  400c46:	4798      	blx	r3
					strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
  400c48:	f8bd 3012 	ldrh.w	r3, [sp, #18]
  400c4c:	b29b      	uxth	r3, r3
  400c4e:	f8ad 3012 	strh.w	r3, [sp, #18]
					if(M2M_SUCCESS != ret)
  400c52:	4604      	mov	r4, r0
  400c54:	b168      	cbz	r0, 400c72 <hif_handle_isr+0xd6>
					{
						M2M_ERR("(hif) address bus fail\n");
  400c56:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
  400c5a:	4641      	mov	r1, r8
  400c5c:	4630      	mov	r0, r6
  400c5e:	4d7b      	ldr	r5, [pc, #492]	; (400e4c <hif_handle_isr+0x2b0>)
  400c60:	47a8      	blx	r5
  400c62:	487e      	ldr	r0, [pc, #504]	; (400e5c <hif_handle_isr+0x2c0>)
  400c64:	47a8      	blx	r5
  400c66:	487b      	ldr	r0, [pc, #492]	; (400e54 <hif_handle_isr+0x2b8>)
  400c68:	47a8      	blx	r5
						nm_bsp_interrupt_ctrl(1);
  400c6a:	2001      	movs	r0, #1
  400c6c:	4b74      	ldr	r3, [pc, #464]	; (400e40 <hif_handle_isr+0x2a4>)
  400c6e:	4798      	blx	r3
  400c70:	e0d1      	b.n	400e16 <hif_handle_isr+0x27a>
						goto ERR1;
					}
					if(strHif.u16Length != size)
  400c72:	f8bd 3012 	ldrh.w	r3, [sp, #18]
  400c76:	b29b      	uxth	r3, r3
  400c78:	429d      	cmp	r5, r3
  400c7a:	d01e      	beq.n	400cba <hif_handle_isr+0x11e>
					{
						if((size - strHif.u16Length) > 4)
  400c7c:	f8bd 3012 	ldrh.w	r3, [sp, #18]
  400c80:	b29b      	uxth	r3, r3
  400c82:	1aeb      	subs	r3, r5, r3
  400c84:	2b04      	cmp	r3, #4
  400c86:	dd18      	ble.n	400cba <hif_handle_isr+0x11e>
						{
							M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
  400c88:	f240 12df 	movw	r2, #479	; 0x1df
  400c8c:	4641      	mov	r1, r8
  400c8e:	4630      	mov	r0, r6
  400c90:	4c6e      	ldr	r4, [pc, #440]	; (400e4c <hif_handle_isr+0x2b0>)
  400c92:	47a0      	blx	r4
  400c94:	f8bd 2012 	ldrh.w	r2, [sp, #18]
  400c98:	f89d 3010 	ldrb.w	r3, [sp, #16]
  400c9c:	f89d 1011 	ldrb.w	r1, [sp, #17]
  400ca0:	9100      	str	r1, [sp, #0]
  400ca2:	b292      	uxth	r2, r2
  400ca4:	4629      	mov	r1, r5
  400ca6:	486e      	ldr	r0, [pc, #440]	; (400e60 <hif_handle_isr+0x2c4>)
  400ca8:	47a0      	blx	r4
  400caa:	486a      	ldr	r0, [pc, #424]	; (400e54 <hif_handle_isr+0x2b8>)
  400cac:	47a0      	blx	r4
								size, strHif.u16Length, strHif.u8Gid, strHif.u8Opcode);
							nm_bsp_interrupt_ctrl(1);
  400cae:	2001      	movs	r0, #1
  400cb0:	4b63      	ldr	r3, [pc, #396]	; (400e40 <hif_handle_isr+0x2a4>)
  400cb2:	4798      	blx	r3
							ret = M2M_ERR_BUS_FAIL;
  400cb4:	f06f 0405 	mvn.w	r4, #5
  400cb8:	e0ad      	b.n	400e16 <hif_handle_isr+0x27a>
							goto ERR1;
						}
					}

					if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
  400cba:	f89d 3010 	ldrb.w	r3, [sp, #16]
  400cbe:	b2db      	uxtb	r3, r3
  400cc0:	2b01      	cmp	r3, #1
  400cc2:	d10d      	bne.n	400ce0 <hif_handle_isr+0x144>
					{
						if(pfWifiCb)
  400cc4:	4b67      	ldr	r3, [pc, #412]	; (400e64 <hif_handle_isr+0x2c8>)
  400cc6:	681b      	ldr	r3, [r3, #0]
  400cc8:	2b00      	cmp	r3, #0
  400cca:	d060      	beq.n	400d8e <hif_handle_isr+0x1f2>
							pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  400ccc:	f89d 0011 	ldrb.w	r0, [sp, #17]
  400cd0:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  400cd4:	3908      	subs	r1, #8
  400cd6:	9a05      	ldr	r2, [sp, #20]
  400cd8:	3208      	adds	r2, #8
  400cda:	b289      	uxth	r1, r1
  400cdc:	4798      	blx	r3
  400cde:	e056      	b.n	400d8e <hif_handle_isr+0x1f2>

					}
					else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
  400ce0:	f89d 3010 	ldrb.w	r3, [sp, #16]
  400ce4:	b2db      	uxtb	r3, r3
  400ce6:	2b02      	cmp	r3, #2
  400ce8:	d10d      	bne.n	400d06 <hif_handle_isr+0x16a>
					{
						if(pfIpCb)
  400cea:	4b5f      	ldr	r3, [pc, #380]	; (400e68 <hif_handle_isr+0x2cc>)
  400cec:	681b      	ldr	r3, [r3, #0]
  400cee:	2b00      	cmp	r3, #0
  400cf0:	d04d      	beq.n	400d8e <hif_handle_isr+0x1f2>
							pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  400cf2:	f89d 0011 	ldrb.w	r0, [sp, #17]
  400cf6:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  400cfa:	3908      	subs	r1, #8
  400cfc:	9a05      	ldr	r2, [sp, #20]
  400cfe:	3208      	adds	r2, #8
  400d00:	b289      	uxth	r1, r1
  400d02:	4798      	blx	r3
  400d04:	e043      	b.n	400d8e <hif_handle_isr+0x1f2>
					}
					else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
  400d06:	f89d 3010 	ldrb.w	r3, [sp, #16]
  400d0a:	b2db      	uxtb	r3, r3
  400d0c:	2b04      	cmp	r3, #4
  400d0e:	d10d      	bne.n	400d2c <hif_handle_isr+0x190>
					{
						if(pfOtaCb)
  400d10:	4b56      	ldr	r3, [pc, #344]	; (400e6c <hif_handle_isr+0x2d0>)
  400d12:	681b      	ldr	r3, [r3, #0]
  400d14:	2b00      	cmp	r3, #0
  400d16:	d03a      	beq.n	400d8e <hif_handle_isr+0x1f2>
							pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  400d18:	f89d 0011 	ldrb.w	r0, [sp, #17]
  400d1c:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  400d20:	3908      	subs	r1, #8
  400d22:	9a05      	ldr	r2, [sp, #20]
  400d24:	3208      	adds	r2, #8
  400d26:	b289      	uxth	r1, r1
  400d28:	4798      	blx	r3
  400d2a:	e030      	b.n	400d8e <hif_handle_isr+0x1f2>
					}
					else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
  400d2c:	f89d 3010 	ldrb.w	r3, [sp, #16]
  400d30:	b2db      	uxtb	r3, r3
  400d32:	2b06      	cmp	r3, #6
  400d34:	d10c      	bne.n	400d50 <hif_handle_isr+0x1b4>
					{
						if(pfCryptoCb)
  400d36:	4b4e      	ldr	r3, [pc, #312]	; (400e70 <hif_handle_isr+0x2d4>)
  400d38:	681b      	ldr	r3, [r3, #0]
  400d3a:	b343      	cbz	r3, 400d8e <hif_handle_isr+0x1f2>
							pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  400d3c:	f89d 0011 	ldrb.w	r0, [sp, #17]
  400d40:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  400d44:	3908      	subs	r1, #8
  400d46:	9a05      	ldr	r2, [sp, #20]
  400d48:	3208      	adds	r2, #8
  400d4a:	b289      	uxth	r1, r1
  400d4c:	4798      	blx	r3
  400d4e:	e01e      	b.n	400d8e <hif_handle_isr+0x1f2>
					}
					else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
  400d50:	f89d 3010 	ldrb.w	r3, [sp, #16]
  400d54:	b2db      	uxtb	r3, r3
  400d56:	2b07      	cmp	r3, #7
  400d58:	d10c      	bne.n	400d74 <hif_handle_isr+0x1d8>
					{
						if(pfSigmaCb)
  400d5a:	4b46      	ldr	r3, [pc, #280]	; (400e74 <hif_handle_isr+0x2d8>)
  400d5c:	681b      	ldr	r3, [r3, #0]
  400d5e:	b1b3      	cbz	r3, 400d8e <hif_handle_isr+0x1f2>
							pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  400d60:	f89d 0011 	ldrb.w	r0, [sp, #17]
  400d64:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  400d68:	3908      	subs	r1, #8
  400d6a:	9a05      	ldr	r2, [sp, #20]
  400d6c:	3208      	adds	r2, #8
  400d6e:	b289      	uxth	r1, r1
  400d70:	4798      	blx	r3
  400d72:	e00c      	b.n	400d8e <hif_handle_isr+0x1f2>
					}
					else
					{
						M2M_ERR("(hif) invalid group ID\n");
  400d74:	f240 2202 	movw	r2, #514	; 0x202
  400d78:	4641      	mov	r1, r8
  400d7a:	4630      	mov	r0, r6
  400d7c:	4c33      	ldr	r4, [pc, #204]	; (400e4c <hif_handle_isr+0x2b0>)
  400d7e:	47a0      	blx	r4
  400d80:	483d      	ldr	r0, [pc, #244]	; (400e78 <hif_handle_isr+0x2dc>)
  400d82:	47a0      	blx	r4
  400d84:	4833      	ldr	r0, [pc, #204]	; (400e54 <hif_handle_isr+0x2b8>)
  400d86:	47a0      	blx	r4
						ret = M2M_ERR_BUS_FAIL;
  400d88:	f06f 0405 	mvn.w	r4, #5
  400d8c:	e043      	b.n	400e16 <hif_handle_isr+0x27a>
						goto ERR1;
					}
					#ifndef ENABLE_UNO_BOARD
					if(!gu8HifSizeDone)
  400d8e:	4b2e      	ldr	r3, [pc, #184]	; (400e48 <hif_handle_isr+0x2ac>)
  400d90:	781b      	ldrb	r3, [r3, #0]
  400d92:	f013 0fff 	tst.w	r3, #255	; 0xff
  400d96:	d13b      	bne.n	400e10 <hif_handle_isr+0x274>
					{
						M2M_ERR("(hif) host app didn't set RX Done\n");
  400d98:	f240 2209 	movw	r2, #521	; 0x209
  400d9c:	4641      	mov	r1, r8
  400d9e:	4630      	mov	r0, r6
  400da0:	4c2a      	ldr	r4, [pc, #168]	; (400e4c <hif_handle_isr+0x2b0>)
  400da2:	47a0      	blx	r4
  400da4:	4835      	ldr	r0, [pc, #212]	; (400e7c <hif_handle_isr+0x2e0>)
  400da6:	47a0      	blx	r4
  400da8:	482a      	ldr	r0, [pc, #168]	; (400e54 <hif_handle_isr+0x2b8>)
  400daa:	47a0      	blx	r4
						ret = hif_set_rx_done();
  400dac:	4b34      	ldr	r3, [pc, #208]	; (400e80 <hif_handle_isr+0x2e4>)
  400dae:	4798      	blx	r3
  400db0:	e02e      	b.n	400e10 <hif_handle_isr+0x274>
					#endif
				}
				else
				{
					ret = M2M_ERR_RCV;
					M2M_ERR("(hif) Wrong Size\n");
  400db2:	f240 2211 	movw	r2, #529	; 0x211
  400db6:	4641      	mov	r1, r8
  400db8:	4630      	mov	r0, r6
  400dba:	4c24      	ldr	r4, [pc, #144]	; (400e4c <hif_handle_isr+0x2b0>)
  400dbc:	47a0      	blx	r4
  400dbe:	4831      	ldr	r0, [pc, #196]	; (400e84 <hif_handle_isr+0x2e8>)
  400dc0:	47a0      	blx	r4
  400dc2:	4824      	ldr	r0, [pc, #144]	; (400e54 <hif_handle_isr+0x2b8>)
  400dc4:	47a0      	blx	r4
					}
					#endif
				}
				else
				{
					ret = M2M_ERR_RCV;
  400dc6:	f06f 0401 	mvn.w	r4, #1
  400dca:	e026      	b.n	400e1a <hif_handle_isr+0x27e>
				}
			}
			else
			{
#ifndef WIN32
				M2M_ERR("(hif) False interrupt %lx",reg);
  400dcc:	f44f 7206 	mov.w	r2, #536	; 0x218
  400dd0:	4641      	mov	r1, r8
  400dd2:	4630      	mov	r0, r6
  400dd4:	4c1d      	ldr	r4, [pc, #116]	; (400e4c <hif_handle_isr+0x2b0>)
  400dd6:	47a0      	blx	r4
  400dd8:	9903      	ldr	r1, [sp, #12]
  400dda:	482b      	ldr	r0, [pc, #172]	; (400e88 <hif_handle_isr+0x2ec>)
  400ddc:	47a0      	blx	r4
  400dde:	481d      	ldr	r0, [pc, #116]	; (400e54 <hif_handle_isr+0x2b8>)
  400de0:	47a0      	blx	r4
  400de2:	e015      	b.n	400e10 <hif_handle_isr+0x274>
#endif
			}
		}
		else
		{
			M2M_ERR("(hif) Fail to Read interrupt reg\n");
  400de4:	f240 221e 	movw	r2, #542	; 0x21e
  400de8:	4641      	mov	r1, r8
  400dea:	4630      	mov	r0, r6
  400dec:	4d17      	ldr	r5, [pc, #92]	; (400e4c <hif_handle_isr+0x2b0>)
  400dee:	47a8      	blx	r5
  400df0:	4826      	ldr	r0, [pc, #152]	; (400e8c <hif_handle_isr+0x2f0>)
  400df2:	47a8      	blx	r5
  400df4:	4817      	ldr	r0, [pc, #92]	; (400e54 <hif_handle_isr+0x2b8>)
  400df6:	47a8      	blx	r5
  400df8:	e00f      	b.n	400e1a <hif_handle_isr+0x27e>
			goto ERR1;
		}
	}
	else
	{
		M2M_ERR("(hif) FAIL to wakeup the chip\n");
  400dfa:	f44f 7209 	mov.w	r2, #548	; 0x224
  400dfe:	4641      	mov	r1, r8
  400e00:	4630      	mov	r0, r6
  400e02:	4d12      	ldr	r5, [pc, #72]	; (400e4c <hif_handle_isr+0x2b0>)
  400e04:	47a8      	blx	r5
  400e06:	4822      	ldr	r0, [pc, #136]	; (400e90 <hif_handle_isr+0x2f4>)
  400e08:	47a8      	blx	r5
  400e0a:	4812      	ldr	r0, [pc, #72]	; (400e54 <hif_handle_isr+0x2b8>)
  400e0c:	47a8      	blx	r5
  400e0e:	e004      	b.n	400e1a <hif_handle_isr+0x27e>
		goto ERR1;
	}

	ret = hif_chip_sleep();
  400e10:	4b20      	ldr	r3, [pc, #128]	; (400e94 <hif_handle_isr+0x2f8>)
  400e12:	4798      	blx	r3
  400e14:	4604      	mov	r4, r0
		/*when the interrupt enabled*/
		gu8Interrupt--;
		while(1)
		{
			ret = hif_isr();
			if(ret == M2M_SUCCESS) {
  400e16:	2c00      	cmp	r4, #0
  400e18:	d046      	beq.n	400ea8 <hif_handle_isr+0x30c>
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
  400e1a:	f240 2243 	movw	r2, #579	; 0x243
  400e1e:	491e      	ldr	r1, [pc, #120]	; (400e98 <hif_handle_isr+0x2fc>)
  400e20:	4630      	mov	r0, r6
  400e22:	4d0a      	ldr	r5, [pc, #40]	; (400e4c <hif_handle_isr+0x2b0>)
  400e24:	47a8      	blx	r5
  400e26:	4621      	mov	r1, r4
  400e28:	481c      	ldr	r0, [pc, #112]	; (400e9c <hif_handle_isr+0x300>)
  400e2a:	47a8      	blx	r5
  400e2c:	4809      	ldr	r0, [pc, #36]	; (400e54 <hif_handle_isr+0x2b8>)
  400e2e:	47a8      	blx	r5
			}
		}
  400e30:	e6c4      	b.n	400bbc <hif_handle_isr+0x20>
  400e32:	bf00      	nop
  400e34:	004008e1 	.word	0x004008e1
  400e38:	0040b4f0 	.word	0x0040b4f0
  400e3c:	00401b69 	.word	0x00401b69
  400e40:	004005f9 	.word	0x004005f9
  400e44:	00401b75 	.word	0x00401b75
  400e48:	204008fc 	.word	0x204008fc
  400e4c:	00404665 	.word	0x00404665
  400e50:	0040b554 	.word	0x0040b554
  400e54:	0040b51c 	.word	0x0040b51c
  400e58:	00401b81 	.word	0x00401b81
  400e5c:	0040b57c 	.word	0x0040b57c
  400e60:	0040b594 	.word	0x0040b594
  400e64:	204008e4 	.word	0x204008e4
  400e68:	204008f8 	.word	0x204008f8
  400e6c:	20400900 	.word	0x20400900
  400e70:	204008e0 	.word	0x204008e0
  400e74:	204008f0 	.word	0x204008f0
  400e78:	0040b5d4 	.word	0x0040b5d4
  400e7c:	0040b5ec 	.word	0x0040b5ec
  400e80:	004008a1 	.word	0x004008a1
  400e84:	0040b610 	.word	0x0040b610
  400e88:	0040b624 	.word	0x0040b624
  400e8c:	0040b640 	.word	0x0040b640
  400e90:	0040b664 	.word	0x0040b664
  400e94:	00400939 	.word	0x00400939
  400e98:	0040b784 	.word	0x0040b784
  400e9c:	0040b684 	.word	0x0040b684
  400ea0:	204008e8 	.word	0x204008e8
  400ea4:	0040b520 	.word	0x0040b520

sint8 hif_handle_isr(void)
{
	sint8 ret = M2M_SUCCESS;

	while (gu8Interrupt) {
  400ea8:	f899 3000 	ldrb.w	r3, [r9]
  400eac:	f013 0fff 	tst.w	r3, #255	; 0xff
  400eb0:	f47f ae7e 	bne.w	400bb0 <hif_handle_isr+0x14>
			}
		}
	}

	return ret;
}
  400eb4:	2000      	movs	r0, #0
  400eb6:	b007      	add	sp, #28
  400eb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00400ebc <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
  400ebc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400ec0:	b083      	sub	sp, #12
  400ec2:	461c      	mov	r4, r3
	uint32 address, reg;
	uint16 size;
	sint8 ret = M2M_SUCCESS;

	if(u32Addr == 0 ||pu8Buf == NULL || u16Sz == 0)
  400ec4:	2a00      	cmp	r2, #0
  400ec6:	bf18      	it	ne
  400ec8:	2900      	cmpne	r1, #0
  400eca:	d003      	beq.n	400ed4 <hif_receive+0x18>
  400ecc:	4605      	mov	r5, r0
  400ece:	460f      	mov	r7, r1
  400ed0:	4616      	mov	r6, r2
  400ed2:	b9a0      	cbnz	r0, 400efe <hif_receive+0x42>
	{
		if(isDone)
  400ed4:	b134      	cbz	r4, 400ee4 <hif_receive+0x28>
		{
			gu8HifSizeDone = 1;
  400ed6:	2201      	movs	r2, #1
  400ed8:	4b31      	ldr	r3, [pc, #196]	; (400fa0 <hif_receive+0xe4>)
  400eda:	701a      	strb	r2, [r3, #0]
			
			/* set RX done */
			ret = hif_set_rx_done();
  400edc:	4b31      	ldr	r3, [pc, #196]	; (400fa4 <hif_receive+0xe8>)
  400ede:	4798      	blx	r3
  400ee0:	4603      	mov	r3, r0
  400ee2:	e058      	b.n	400f96 <hif_receive+0xda>
		}
		else
		{
			ret = M2M_ERR_FAIL;
			M2M_ERR(" hif_receive: Invalid argument\n");
  400ee4:	f240 2269 	movw	r2, #617	; 0x269
  400ee8:	492f      	ldr	r1, [pc, #188]	; (400fa8 <hif_receive+0xec>)
  400eea:	4830      	ldr	r0, [pc, #192]	; (400fac <hif_receive+0xf0>)
  400eec:	4c30      	ldr	r4, [pc, #192]	; (400fb0 <hif_receive+0xf4>)
  400eee:	47a0      	blx	r4
  400ef0:	4830      	ldr	r0, [pc, #192]	; (400fb4 <hif_receive+0xf8>)
  400ef2:	47a0      	blx	r4
  400ef4:	4830      	ldr	r0, [pc, #192]	; (400fb8 <hif_receive+0xfc>)
  400ef6:	47a0      	blx	r4
			/* set RX done */
			ret = hif_set_rx_done();
		}
		else
		{
			ret = M2M_ERR_FAIL;
  400ef8:	f06f 030b 	mvn.w	r3, #11
  400efc:	e04b      	b.n	400f96 <hif_receive+0xda>
			M2M_ERR(" hif_receive: Invalid argument\n");
		}
		goto ERR1;
	}

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
  400efe:	4669      	mov	r1, sp
  400f00:	f241 0070 	movw	r0, #4208	; 0x1070
  400f04:	4b2d      	ldr	r3, [pc, #180]	; (400fbc <hif_receive+0x100>)
  400f06:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  400f08:	4603      	mov	r3, r0
  400f0a:	2800      	cmp	r0, #0
  400f0c:	d143      	bne.n	400f96 <hif_receive+0xda>


	size = (uint16)((reg >> 2) & 0xfff);
  400f0e:	f8dd 8000 	ldr.w	r8, [sp]
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1,&address);
  400f12:	a901      	add	r1, sp, #4
  400f14:	f241 0084 	movw	r0, #4228	; 0x1084
  400f18:	4b28      	ldr	r3, [pc, #160]	; (400fbc <hif_receive+0x100>)
  400f1a:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  400f1c:	4603      	mov	r3, r0
  400f1e:	2800      	cmp	r0, #0
  400f20:	d139      	bne.n	400f96 <hif_receive+0xda>

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
	if(ret != M2M_SUCCESS)goto ERR1;


	size = (uint16)((reg >> 2) & 0xfff);
  400f22:	f3c8 088b 	ubfx	r8, r8, #2, #12
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1,&address);
	if(ret != M2M_SUCCESS)goto ERR1;


	if(u16Sz > size)
  400f26:	4546      	cmp	r6, r8
  400f28:	d90e      	bls.n	400f48 <hif_receive+0x8c>
	{
		ret = M2M_ERR_FAIL;
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%d><%d>\n",u16Sz, size);
  400f2a:	f240 227a 	movw	r2, #634	; 0x27a
  400f2e:	491e      	ldr	r1, [pc, #120]	; (400fa8 <hif_receive+0xec>)
  400f30:	481e      	ldr	r0, [pc, #120]	; (400fac <hif_receive+0xf0>)
  400f32:	4c1f      	ldr	r4, [pc, #124]	; (400fb0 <hif_receive+0xf4>)
  400f34:	47a0      	blx	r4
  400f36:	4642      	mov	r2, r8
  400f38:	4631      	mov	r1, r6
  400f3a:	4821      	ldr	r0, [pc, #132]	; (400fc0 <hif_receive+0x104>)
  400f3c:	47a0      	blx	r4
  400f3e:	481e      	ldr	r0, [pc, #120]	; (400fb8 <hif_receive+0xfc>)
  400f40:	47a0      	blx	r4
	if(ret != M2M_SUCCESS)goto ERR1;


	if(u16Sz > size)
	{
		ret = M2M_ERR_FAIL;
  400f42:	f06f 030b 	mvn.w	r3, #11
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%d><%d>\n",u16Sz, size);
		goto ERR1;
  400f46:	e026      	b.n	400f96 <hif_receive+0xda>
	}
	if((u32Addr < address)||((u32Addr + u16Sz)>(address+size)))
  400f48:	9b01      	ldr	r3, [sp, #4]
  400f4a:	429d      	cmp	r5, r3
  400f4c:	d304      	bcc.n	400f58 <hif_receive+0x9c>
  400f4e:	eb05 0906 	add.w	r9, r5, r6
  400f52:	4443      	add	r3, r8
  400f54:	4599      	cmp	r9, r3
  400f56:	d90c      	bls.n	400f72 <hif_receive+0xb6>
	{
		ret = M2M_ERR_FAIL;
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
  400f58:	f44f 7220 	mov.w	r2, #640	; 0x280
  400f5c:	4912      	ldr	r1, [pc, #72]	; (400fa8 <hif_receive+0xec>)
  400f5e:	4813      	ldr	r0, [pc, #76]	; (400fac <hif_receive+0xf0>)
  400f60:	4c13      	ldr	r4, [pc, #76]	; (400fb0 <hif_receive+0xf4>)
  400f62:	47a0      	blx	r4
  400f64:	4817      	ldr	r0, [pc, #92]	; (400fc4 <hif_receive+0x108>)
  400f66:	47a0      	blx	r4
  400f68:	4813      	ldr	r0, [pc, #76]	; (400fb8 <hif_receive+0xfc>)
  400f6a:	47a0      	blx	r4
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%d><%d>\n",u16Sz, size);
		goto ERR1;
	}
	if((u32Addr < address)||((u32Addr + u16Sz)>(address+size)))
	{
		ret = M2M_ERR_FAIL;
  400f6c:	f06f 030b 	mvn.w	r3, #11
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
		goto ERR1;
  400f70:	e011      	b.n	400f96 <hif_receive+0xda>
	}
	
	/* Receive the payload */
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
  400f72:	4632      	mov	r2, r6
  400f74:	4639      	mov	r1, r7
  400f76:	4628      	mov	r0, r5
  400f78:	4b13      	ldr	r3, [pc, #76]	; (400fc8 <hif_receive+0x10c>)
  400f7a:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  400f7c:	4603      	mov	r3, r0
  400f7e:	b950      	cbnz	r0, 400f96 <hif_receive+0xda>

	/* check if this is the last packet */
	if((((address + size) - (u32Addr + u16Sz)) <= 0) || isDone)
  400f80:	9a01      	ldr	r2, [sp, #4]
  400f82:	4442      	add	r2, r8
  400f84:	454a      	cmp	r2, r9
  400f86:	d000      	beq.n	400f8a <hif_receive+0xce>
  400f88:	b12c      	cbz	r4, 400f96 <hif_receive+0xda>
	{
		gu8HifSizeDone = 1;
  400f8a:	2201      	movs	r2, #1
  400f8c:	4b04      	ldr	r3, [pc, #16]	; (400fa0 <hif_receive+0xe4>)
  400f8e:	701a      	strb	r2, [r3, #0]

		/* set RX done */
		ret = hif_set_rx_done();
  400f90:	4b04      	ldr	r3, [pc, #16]	; (400fa4 <hif_receive+0xe8>)
  400f92:	4798      	blx	r3
  400f94:	4603      	mov	r3, r0



ERR1:
	return ret;
}
  400f96:	4618      	mov	r0, r3
  400f98:	b003      	add	sp, #12
  400f9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400f9e:	bf00      	nop
  400fa0:	204008fc 	.word	0x204008fc
  400fa4:	004008a1 	.word	0x004008a1
  400fa8:	0040b528 	.word	0x0040b528
  400fac:	0040b4f0 	.word	0x0040b4f0
  400fb0:	00404665 	.word	0x00404665
  400fb4:	0040b6b4 	.word	0x0040b6b4
  400fb8:	0040b51c 	.word	0x0040b51c
  400fbc:	00401b69 	.word	0x00401b69
  400fc0:	0040b6d4 	.word	0x0040b6d4
  400fc4:	0040b718 	.word	0x0040b718
  400fc8:	00401b81 	.word	0x00401b81

00400fcc <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
  400fcc:	b538      	push	{r3, r4, r5, lr}
	sint8 ret = M2M_SUCCESS;
	switch(u8Grp)
  400fce:	1e43      	subs	r3, r0, #1
  400fd0:	2b06      	cmp	r3, #6
  400fd2:	d81d      	bhi.n	401010 <hif_register_cb+0x44>
  400fd4:	e8df f003 	tbb	[pc, r3]
  400fd8:	0c100408 	.word	0x0c100408
  400fdc:	141c      	.short	0x141c
  400fde:	18          	.byte	0x18
  400fdf:	00          	.byte	0x00
	{
		case M2M_REQ_GROUP_IP:
			pfIpCb = fn;
  400fe0:	4b13      	ldr	r3, [pc, #76]	; (401030 <hif_register_cb+0x64>)
  400fe2:	6019      	str	r1, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
  400fe4:	2000      	movs	r0, #0
	switch(u8Grp)
	{
		case M2M_REQ_GROUP_IP:
			pfIpCb = fn;
			break;
  400fe6:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_WIFI:
			pfWifiCb = fn;
  400fe8:	4b12      	ldr	r3, [pc, #72]	; (401034 <hif_register_cb+0x68>)
  400fea:	6019      	str	r1, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
  400fec:	2000      	movs	r0, #0
		case M2M_REQ_GROUP_IP:
			pfIpCb = fn;
			break;
		case M2M_REQ_GROUP_WIFI:
			pfWifiCb = fn;
			break;
  400fee:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_OTA:
			pfOtaCb = fn;
  400ff0:	4b11      	ldr	r3, [pc, #68]	; (401038 <hif_register_cb+0x6c>)
  400ff2:	6019      	str	r1, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
  400ff4:	2000      	movs	r0, #0
		case M2M_REQ_GROUP_WIFI:
			pfWifiCb = fn;
			break;
		case M2M_REQ_GROUP_OTA:
			pfOtaCb = fn;
			break;
  400ff6:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_HIF:
			pfHifCb = fn;
  400ff8:	4b10      	ldr	r3, [pc, #64]	; (40103c <hif_register_cb+0x70>)
  400ffa:	6019      	str	r1, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
  400ffc:	2000      	movs	r0, #0
		case M2M_REQ_GROUP_OTA:
			pfOtaCb = fn;
			break;
		case M2M_REQ_GROUP_HIF:
			pfHifCb = fn;
			break;
  400ffe:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_CRYPTO:
			pfCryptoCb = fn;
  401000:	4b0f      	ldr	r3, [pc, #60]	; (401040 <hif_register_cb+0x74>)
  401002:	6019      	str	r1, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
  401004:	2000      	movs	r0, #0
		case M2M_REQ_GROUP_HIF:
			pfHifCb = fn;
			break;
		case M2M_REQ_GROUP_CRYPTO:
			pfCryptoCb = fn;
			break;
  401006:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_SIGMA:
			pfSigmaCb = fn;
  401008:	4b0e      	ldr	r3, [pc, #56]	; (401044 <hif_register_cb+0x78>)
  40100a:	6019      	str	r1, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
  40100c:	2000      	movs	r0, #0
		case M2M_REQ_GROUP_CRYPTO:
			pfCryptoCb = fn;
			break;
		case M2M_REQ_GROUP_SIGMA:
			pfSigmaCb = fn;
			break;
  40100e:	bd38      	pop	{r3, r4, r5, pc}
  401010:	4604      	mov	r4, r0
		default:
			M2M_ERR("GRp ? %d\n",u8Grp);
  401012:	f240 22b9 	movw	r2, #697	; 0x2b9
  401016:	490c      	ldr	r1, [pc, #48]	; (401048 <hif_register_cb+0x7c>)
  401018:	480c      	ldr	r0, [pc, #48]	; (40104c <hif_register_cb+0x80>)
  40101a:	4d0d      	ldr	r5, [pc, #52]	; (401050 <hif_register_cb+0x84>)
  40101c:	47a8      	blx	r5
  40101e:	4621      	mov	r1, r4
  401020:	480c      	ldr	r0, [pc, #48]	; (401054 <hif_register_cb+0x88>)
  401022:	47a8      	blx	r5
  401024:	480c      	ldr	r0, [pc, #48]	; (401058 <hif_register_cb+0x8c>)
  401026:	47a8      	blx	r5
			ret = M2M_ERR_FAIL;
  401028:	f06f 000b 	mvn.w	r0, #11
			break;
	}
	return ret;
}
  40102c:	bd38      	pop	{r3, r4, r5, pc}
  40102e:	bf00      	nop
  401030:	204008f8 	.word	0x204008f8
  401034:	204008e4 	.word	0x204008e4
  401038:	20400900 	.word	0x20400900
  40103c:	204008ec 	.word	0x204008ec
  401040:	204008e0 	.word	0x204008e0
  401044:	204008f0 	.word	0x204008f0
  401048:	0040b768 	.word	0x0040b768
  40104c:	0040b4f0 	.word	0x0040b4f0
  401050:	00404665 	.word	0x00404665
  401054:	0040b75c 	.word	0x0040b75c
  401058:	0040b51c 	.word	0x0040b51c

0040105c <hif_init>:
*				Pointer to the arguments.
*   @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_init(void * arg)
{
  40105c:	b510      	push	{r4, lr}
	pfWifiCb = NULL;
  40105e:	2400      	movs	r4, #0
  401060:	4b09      	ldr	r3, [pc, #36]	; (401088 <hif_init+0x2c>)
  401062:	601c      	str	r4, [r3, #0]
	pfIpCb = NULL;
  401064:	4b09      	ldr	r3, [pc, #36]	; (40108c <hif_init+0x30>)
  401066:	601c      	str	r4, [r3, #0]

	gu8ChipSleep = 0;
  401068:	4b09      	ldr	r3, [pc, #36]	; (401090 <hif_init+0x34>)
  40106a:	701c      	strb	r4, [r3, #0]
	gu8ChipMode = M2M_NO_PS;
  40106c:	4b09      	ldr	r3, [pc, #36]	; (401094 <hif_init+0x38>)
  40106e:	701c      	strb	r4, [r3, #0]

	gu8Interrupt = 0;
  401070:	4b09      	ldr	r3, [pc, #36]	; (401098 <hif_init+0x3c>)
  401072:	701c      	strb	r4, [r3, #0]
	nm_bsp_register_isr(isr);
  401074:	4809      	ldr	r0, [pc, #36]	; (40109c <hif_init+0x40>)
  401076:	4b0a      	ldr	r3, [pc, #40]	; (4010a0 <hif_init+0x44>)
  401078:	4798      	blx	r3

	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
  40107a:	490a      	ldr	r1, [pc, #40]	; (4010a4 <hif_init+0x48>)
  40107c:	2003      	movs	r0, #3
  40107e:	4b0a      	ldr	r3, [pc, #40]	; (4010a8 <hif_init+0x4c>)
  401080:	4798      	blx	r3

	return M2M_SUCCESS;
}
  401082:	4620      	mov	r0, r4
  401084:	bd10      	pop	{r4, pc}
  401086:	bf00      	nop
  401088:	204008e4 	.word	0x204008e4
  40108c:	204008f8 	.word	0x204008f8
  401090:	20400904 	.word	0x20400904
  401094:	204008f4 	.word	0x204008f4
  401098:	204008e8 	.word	0x204008e8
  40109c:	0040088d 	.word	0x0040088d
  4010a0:	00400579 	.word	0x00400579
  4010a4:	0040089d 	.word	0x0040089d
  4010a8:	00400fcd 	.word	0x00400fcd

004010ac <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
  4010ac:	b530      	push	{r4, r5, lr}
  4010ae:	b09f      	sub	sp, #124	; 0x7c
  4010b0:	4615      	mov	r5, r2
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
  4010b2:	282c      	cmp	r0, #44	; 0x2c
  4010b4:	d111      	bne.n	4010da <m2m_wifi_cb+0x2e>
	{
		tstrM2mWifiStateChanged strState;
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
  4010b6:	2300      	movs	r3, #0
  4010b8:	2204      	movs	r2, #4
  4010ba:	a903      	add	r1, sp, #12
  4010bc:	4628      	mov	r0, r5
  4010be:	4c90      	ldr	r4, [pc, #576]	; (401300 <m2m_wifi_cb+0x254>)
  4010c0:	47a0      	blx	r4
  4010c2:	2800      	cmp	r0, #0
  4010c4:	f040 8119 	bne.w	4012fa <m2m_wifi_cb+0x24e>
		{
			if (gpfAppWifiCb)
  4010c8:	4b8e      	ldr	r3, [pc, #568]	; (401304 <m2m_wifi_cb+0x258>)
  4010ca:	681b      	ldr	r3, [r3, #0]
  4010cc:	2b00      	cmp	r3, #0
  4010ce:	f000 8114 	beq.w	4012fa <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
  4010d2:	a903      	add	r1, sp, #12
  4010d4:	202c      	movs	r0, #44	; 0x2c
  4010d6:	4798      	blx	r3
  4010d8:	e10f      	b.n	4012fa <m2m_wifi_cb+0x24e>
  4010da:	4604      	mov	r4, r0
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
  4010dc:	281b      	cmp	r0, #27
  4010de:	d111      	bne.n	401104 <m2m_wifi_cb+0x58>
	{
		tstrSystemTime strSysTime;
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
  4010e0:	2300      	movs	r3, #0
  4010e2:	2208      	movs	r2, #8
  4010e4:	a903      	add	r1, sp, #12
  4010e6:	4628      	mov	r0, r5
  4010e8:	4c85      	ldr	r4, [pc, #532]	; (401300 <m2m_wifi_cb+0x254>)
  4010ea:	47a0      	blx	r4
  4010ec:	2800      	cmp	r0, #0
  4010ee:	f040 8104 	bne.w	4012fa <m2m_wifi_cb+0x24e>
		{
			if (gpfAppWifiCb)
  4010f2:	4b84      	ldr	r3, [pc, #528]	; (401304 <m2m_wifi_cb+0x258>)
  4010f4:	681b      	ldr	r3, [r3, #0]
  4010f6:	2b00      	cmp	r3, #0
  4010f8:	f000 80ff 	beq.w	4012fa <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
  4010fc:	a903      	add	r1, sp, #12
  4010fe:	201b      	movs	r0, #27
  401100:	4798      	blx	r3
  401102:	e0fa      	b.n	4012fa <m2m_wifi_cb+0x24e>
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
  401104:	2806      	cmp	r0, #6
  401106:	d111      	bne.n	40112c <m2m_wifi_cb+0x80>
	{
		tstrM2MConnInfo		strConnInfo;
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
  401108:	2301      	movs	r3, #1
  40110a:	2230      	movs	r2, #48	; 0x30
  40110c:	a903      	add	r1, sp, #12
  40110e:	4628      	mov	r0, r5
  401110:	4c7b      	ldr	r4, [pc, #492]	; (401300 <m2m_wifi_cb+0x254>)
  401112:	47a0      	blx	r4
  401114:	2800      	cmp	r0, #0
  401116:	f040 80f0 	bne.w	4012fa <m2m_wifi_cb+0x24e>
		{
			if(gpfAppWifiCb)
  40111a:	4b7a      	ldr	r3, [pc, #488]	; (401304 <m2m_wifi_cb+0x258>)
  40111c:	681b      	ldr	r3, [r3, #0]
  40111e:	2b00      	cmp	r3, #0
  401120:	f000 80eb 	beq.w	4012fa <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
  401124:	a903      	add	r1, sp, #12
  401126:	2006      	movs	r0, #6
  401128:	4798      	blx	r3
  40112a:	e0e6      	b.n	4012fa <m2m_wifi_cb+0x24e>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
  40112c:	280e      	cmp	r0, #14
  40112e:	f000 80e4 	beq.w	4012fa <m2m_wifi_cb+0x24e>
			if (app_wifi_recover_cb)
				app_wifi_recover_cb(strState.u8CurrState);
		}
#endif
	}
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
  401132:	2832      	cmp	r0, #50	; 0x32
  401134:	d111      	bne.n	40115a <m2m_wifi_cb+0xae>
	{
		tstrM2MIPConfig strIpConfig;
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
  401136:	2300      	movs	r3, #0
  401138:	2210      	movs	r2, #16
  40113a:	a903      	add	r1, sp, #12
  40113c:	4628      	mov	r0, r5
  40113e:	4c70      	ldr	r4, [pc, #448]	; (401300 <m2m_wifi_cb+0x254>)
  401140:	47a0      	blx	r4
  401142:	2800      	cmp	r0, #0
  401144:	f040 80d9 	bne.w	4012fa <m2m_wifi_cb+0x24e>
		{
			if (gpfAppWifiCb)
  401148:	4b6e      	ldr	r3, [pc, #440]	; (401304 <m2m_wifi_cb+0x258>)
  40114a:	681b      	ldr	r3, [r3, #0]
  40114c:	2b00      	cmp	r3, #0
  40114e:	f000 80d4 	beq.w	4012fa <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
  401152:	a903      	add	r1, sp, #12
  401154:	2032      	movs	r0, #50	; 0x32
  401156:	4798      	blx	r3
  401158:	e0cf      	b.n	4012fa <m2m_wifi_cb+0x24e>
		}
	}
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
  40115a:	282f      	cmp	r0, #47	; 0x2f
  40115c:	d116      	bne.n	40118c <m2m_wifi_cb+0xe0>
	{
		tstrM2MWPSInfo strWps;
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
  40115e:	2264      	movs	r2, #100	; 0x64
  401160:	2100      	movs	r1, #0
  401162:	a803      	add	r0, sp, #12
  401164:	4b68      	ldr	r3, [pc, #416]	; (401308 <m2m_wifi_cb+0x25c>)
  401166:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
  401168:	2300      	movs	r3, #0
  40116a:	2264      	movs	r2, #100	; 0x64
  40116c:	a903      	add	r1, sp, #12
  40116e:	4628      	mov	r0, r5
  401170:	4c63      	ldr	r4, [pc, #396]	; (401300 <m2m_wifi_cb+0x254>)
  401172:	47a0      	blx	r4
  401174:	2800      	cmp	r0, #0
  401176:	f040 80c0 	bne.w	4012fa <m2m_wifi_cb+0x24e>
		{
			if (gpfAppWifiCb)
  40117a:	4b62      	ldr	r3, [pc, #392]	; (401304 <m2m_wifi_cb+0x258>)
  40117c:	681b      	ldr	r3, [r3, #0]
  40117e:	2b00      	cmp	r3, #0
  401180:	f000 80bb 	beq.w	4012fa <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
  401184:	a903      	add	r1, sp, #12
  401186:	202f      	movs	r0, #47	; 0x2f
  401188:	4798      	blx	r3
  40118a:	e0b6      	b.n	4012fa <m2m_wifi_cb+0x24e>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
  40118c:	2834      	cmp	r0, #52	; 0x34
  40118e:	d120      	bne.n	4011d2 <m2m_wifi_cb+0x126>
	{
		uint32  u32ConflictedIP;
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
  401190:	2300      	movs	r3, #0
  401192:	2204      	movs	r2, #4
  401194:	a903      	add	r1, sp, #12
  401196:	4628      	mov	r0, r5
  401198:	4c59      	ldr	r4, [pc, #356]	; (401300 <m2m_wifi_cb+0x254>)
  40119a:	47a0      	blx	r4
  40119c:	2800      	cmp	r0, #0
  40119e:	f040 80ac 	bne.w	4012fa <m2m_wifi_cb+0x24e>
		{
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
  4011a2:	485a      	ldr	r0, [pc, #360]	; (40130c <m2m_wifi_cb+0x260>)
  4011a4:	4c5a      	ldr	r4, [pc, #360]	; (401310 <m2m_wifi_cb+0x264>)
  4011a6:	47a0      	blx	r4
  4011a8:	9903      	ldr	r1, [sp, #12]
  4011aa:	0e0b      	lsrs	r3, r1, #24
  4011ac:	9300      	str	r3, [sp, #0]
  4011ae:	f3c1 4307 	ubfx	r3, r1, #16, #8
  4011b2:	f3c1 2207 	ubfx	r2, r1, #8, #8
  4011b6:	b2c9      	uxtb	r1, r1
  4011b8:	4856      	ldr	r0, [pc, #344]	; (401314 <m2m_wifi_cb+0x268>)
  4011ba:	47a0      	blx	r4
  4011bc:	4856      	ldr	r0, [pc, #344]	; (401318 <m2m_wifi_cb+0x26c>)
  4011be:	47a0      	blx	r4
				BYTE_0(u32ConflictedIP),BYTE_1(u32ConflictedIP),BYTE_2(u32ConflictedIP),BYTE_3(u32ConflictedIP));
			if (gpfAppWifiCb)
  4011c0:	4b50      	ldr	r3, [pc, #320]	; (401304 <m2m_wifi_cb+0x258>)
  4011c2:	681b      	ldr	r3, [r3, #0]
  4011c4:	2b00      	cmp	r3, #0
  4011c6:	f000 8098 	beq.w	4012fa <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
  4011ca:	2100      	movs	r1, #0
  4011cc:	2034      	movs	r0, #52	; 0x34
  4011ce:	4798      	blx	r3
  4011d0:	e093      	b.n	4012fa <m2m_wifi_cb+0x24e>

		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
  4011d2:	2811      	cmp	r0, #17
  4011d4:	d116      	bne.n	401204 <m2m_wifi_cb+0x158>
	{
		tstrM2mScanDone strState;
		gu8scanInProgress = 0;
  4011d6:	2300      	movs	r3, #0
  4011d8:	4a50      	ldr	r2, [pc, #320]	; (40131c <m2m_wifi_cb+0x270>)
  4011da:	7013      	strb	r3, [r2, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
  4011dc:	2204      	movs	r2, #4
  4011de:	a903      	add	r1, sp, #12
  4011e0:	4628      	mov	r0, r5
  4011e2:	4c47      	ldr	r4, [pc, #284]	; (401300 <m2m_wifi_cb+0x254>)
  4011e4:	47a0      	blx	r4
  4011e6:	2800      	cmp	r0, #0
  4011e8:	f040 8087 	bne.w	4012fa <m2m_wifi_cb+0x24e>
		{
			gu8ChNum = strState.u8NumofCh;
  4011ec:	f89d 200c 	ldrb.w	r2, [sp, #12]
  4011f0:	4b4b      	ldr	r3, [pc, #300]	; (401320 <m2m_wifi_cb+0x274>)
  4011f2:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
  4011f4:	4b43      	ldr	r3, [pc, #268]	; (401304 <m2m_wifi_cb+0x258>)
  4011f6:	681b      	ldr	r3, [r3, #0]
  4011f8:	2b00      	cmp	r3, #0
  4011fa:	d07e      	beq.n	4012fa <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
  4011fc:	a903      	add	r1, sp, #12
  4011fe:	2011      	movs	r0, #17
  401200:	4798      	blx	r3
  401202:	e07a      	b.n	4012fa <m2m_wifi_cb+0x24e>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
  401204:	2813      	cmp	r0, #19
  401206:	d10f      	bne.n	401228 <m2m_wifi_cb+0x17c>
	{
		tstrM2mWifiscanResult strScanResult;
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
  401208:	2300      	movs	r3, #0
  40120a:	222c      	movs	r2, #44	; 0x2c
  40120c:	a903      	add	r1, sp, #12
  40120e:	4628      	mov	r0, r5
  401210:	4c3b      	ldr	r4, [pc, #236]	; (401300 <m2m_wifi_cb+0x254>)
  401212:	47a0      	blx	r4
  401214:	2800      	cmp	r0, #0
  401216:	d170      	bne.n	4012fa <m2m_wifi_cb+0x24e>
		{
			if (gpfAppWifiCb)
  401218:	4b3a      	ldr	r3, [pc, #232]	; (401304 <m2m_wifi_cb+0x258>)
  40121a:	681b      	ldr	r3, [r3, #0]
  40121c:	2b00      	cmp	r3, #0
  40121e:	d06c      	beq.n	4012fa <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
  401220:	a903      	add	r1, sp, #12
  401222:	2013      	movs	r0, #19
  401224:	4798      	blx	r3
  401226:	e068      	b.n	4012fa <m2m_wifi_cb+0x24e>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
  401228:	2804      	cmp	r0, #4
  40122a:	d10f      	bne.n	40124c <m2m_wifi_cb+0x1a0>
	{
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
  40122c:	2300      	movs	r3, #0
  40122e:	2204      	movs	r2, #4
  401230:	a91c      	add	r1, sp, #112	; 0x70
  401232:	4628      	mov	r0, r5
  401234:	4c32      	ldr	r4, [pc, #200]	; (401300 <m2m_wifi_cb+0x254>)
  401236:	47a0      	blx	r4
  401238:	2800      	cmp	r0, #0
  40123a:	d15e      	bne.n	4012fa <m2m_wifi_cb+0x24e>
		{
			if (gpfAppWifiCb)
  40123c:	4b31      	ldr	r3, [pc, #196]	; (401304 <m2m_wifi_cb+0x258>)
  40123e:	681b      	ldr	r3, [r3, #0]
  401240:	2b00      	cmp	r3, #0
  401242:	d05a      	beq.n	4012fa <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
  401244:	a91c      	add	r1, sp, #112	; 0x70
  401246:	2004      	movs	r0, #4
  401248:	4798      	blx	r3
  40124a:	e056      	b.n	4012fa <m2m_wifi_cb+0x24e>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
  40124c:	2865      	cmp	r0, #101	; 0x65
  40124e:	d10f      	bne.n	401270 <m2m_wifi_cb+0x1c4>
	{
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
  401250:	2300      	movs	r3, #0
  401252:	2204      	movs	r2, #4
  401254:	a91c      	add	r1, sp, #112	; 0x70
  401256:	4628      	mov	r0, r5
  401258:	4c29      	ldr	r4, [pc, #164]	; (401300 <m2m_wifi_cb+0x254>)
  40125a:	47a0      	blx	r4
  40125c:	2800      	cmp	r0, #0
  40125e:	d14c      	bne.n	4012fa <m2m_wifi_cb+0x24e>
		{
			if (gpfAppWifiCb)
  401260:	4b28      	ldr	r3, [pc, #160]	; (401304 <m2m_wifi_cb+0x258>)
  401262:	681b      	ldr	r3, [r3, #0]
  401264:	2b00      	cmp	r3, #0
  401266:	d048      	beq.n	4012fa <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
  401268:	a91c      	add	r1, sp, #112	; 0x70
  40126a:	2065      	movs	r0, #101	; 0x65
  40126c:	4798      	blx	r3
  40126e:	e044      	b.n	4012fa <m2m_wifi_cb+0x24e>
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
  401270:	2809      	cmp	r0, #9
  401272:	d10f      	bne.n	401294 <m2m_wifi_cb+0x1e8>
	{
		tstrM2MProvisionInfo	strProvInfo;
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
  401274:	2301      	movs	r3, #1
  401276:	2264      	movs	r2, #100	; 0x64
  401278:	a903      	add	r1, sp, #12
  40127a:	4628      	mov	r0, r5
  40127c:	4c20      	ldr	r4, [pc, #128]	; (401300 <m2m_wifi_cb+0x254>)
  40127e:	47a0      	blx	r4
  401280:	2800      	cmp	r0, #0
  401282:	d13a      	bne.n	4012fa <m2m_wifi_cb+0x24e>
		{
			if(gpfAppWifiCb)
  401284:	4b1f      	ldr	r3, [pc, #124]	; (401304 <m2m_wifi_cb+0x258>)
  401286:	681b      	ldr	r3, [r3, #0]
  401288:	2b00      	cmp	r3, #0
  40128a:	d036      	beq.n	4012fa <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
  40128c:	a903      	add	r1, sp, #12
  40128e:	2009      	movs	r0, #9
  401290:	4798      	blx	r3
  401292:	e032      	b.n	4012fa <m2m_wifi_cb+0x24e>
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
  401294:	282a      	cmp	r0, #42	; 0x2a
  401296:	d10d      	bne.n	4012b4 <m2m_wifi_cb+0x208>
	{
		tstrM2MDefaultConnResp	strResp;
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
  401298:	2301      	movs	r3, #1
  40129a:	2204      	movs	r2, #4
  40129c:	a903      	add	r1, sp, #12
  40129e:	4628      	mov	r0, r5
  4012a0:	4c17      	ldr	r4, [pc, #92]	; (401300 <m2m_wifi_cb+0x254>)
  4012a2:	47a0      	blx	r4
  4012a4:	bb48      	cbnz	r0, 4012fa <m2m_wifi_cb+0x24e>
		{
			if(gpfAppWifiCb)
  4012a6:	4b17      	ldr	r3, [pc, #92]	; (401304 <m2m_wifi_cb+0x258>)
  4012a8:	681b      	ldr	r3, [r3, #0]
  4012aa:	b333      	cbz	r3, 4012fa <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
  4012ac:	a903      	add	r1, sp, #12
  4012ae:	202a      	movs	r0, #42	; 0x2a
  4012b0:	4798      	blx	r3
  4012b2:	e022      	b.n	4012fa <m2m_wifi_cb+0x24e>
		}
	}
	
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
  4012b4:	2820      	cmp	r0, #32
  4012b6:	d115      	bne.n	4012e4 <m2m_wifi_cb+0x238>
	{
		tstrPrng strPrng;
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
  4012b8:	2300      	movs	r3, #0
  4012ba:	2208      	movs	r2, #8
  4012bc:	a903      	add	r1, sp, #12
  4012be:	4628      	mov	r0, r5
  4012c0:	4c0f      	ldr	r4, [pc, #60]	; (401300 <m2m_wifi_cb+0x254>)
  4012c2:	47a0      	blx	r4
  4012c4:	b9c8      	cbnz	r0, 4012fa <m2m_wifi_cb+0x24e>
		{
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
  4012c6:	2301      	movs	r3, #1
  4012c8:	f8bd 2010 	ldrh.w	r2, [sp, #16]
  4012cc:	9903      	ldr	r1, [sp, #12]
  4012ce:	f105 0008 	add.w	r0, r5, #8
  4012d2:	47a0      	blx	r4
  4012d4:	b988      	cbnz	r0, 4012fa <m2m_wifi_cb+0x24e>
			{
				if(gpfAppWifiCb)
  4012d6:	4b0b      	ldr	r3, [pc, #44]	; (401304 <m2m_wifi_cb+0x258>)
  4012d8:	681b      	ldr	r3, [r3, #0]
  4012da:	b173      	cbz	r3, 4012fa <m2m_wifi_cb+0x24e>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
  4012dc:	a903      	add	r1, sp, #12
  4012de:	2020      	movs	r0, #32
  4012e0:	4798      	blx	r3
  4012e2:	e00a      	b.n	4012fa <m2m_wifi_cb+0x24e>
		}
	}
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
  4012e4:	f44f 7295 	mov.w	r2, #298	; 0x12a
  4012e8:	490e      	ldr	r1, [pc, #56]	; (401324 <m2m_wifi_cb+0x278>)
  4012ea:	480f      	ldr	r0, [pc, #60]	; (401328 <m2m_wifi_cb+0x27c>)
  4012ec:	4d08      	ldr	r5, [pc, #32]	; (401310 <m2m_wifi_cb+0x264>)
  4012ee:	47a8      	blx	r5
  4012f0:	4621      	mov	r1, r4
  4012f2:	480e      	ldr	r0, [pc, #56]	; (40132c <m2m_wifi_cb+0x280>)
  4012f4:	47a8      	blx	r5
  4012f6:	4808      	ldr	r0, [pc, #32]	; (401318 <m2m_wifi_cb+0x26c>)
  4012f8:	47a8      	blx	r5
	}
}
  4012fa:	b01f      	add	sp, #124	; 0x7c
  4012fc:	bd30      	pop	{r4, r5, pc}
  4012fe:	bf00      	nop
  401300:	00400ebd 	.word	0x00400ebd
  401304:	20400908 	.word	0x20400908
  401308:	00400861 	.word	0x00400861
  40130c:	0040b7b4 	.word	0x0040b7b4
  401310:	00404665 	.word	0x00404665
  401314:	0040b7c0 	.word	0x0040b7c0
  401318:	0040b51c 	.word	0x0040b51c
  40131c:	2040090c 	.word	0x2040090c
  401320:	2040090d 	.word	0x2040090d
  401324:	0040b7a8 	.word	0x0040b7a8
  401328:	0040b4f0 	.word	0x0040b4f0
  40132c:	0040b7e0 	.word	0x0040b7e0

00401330 <m2m_wifi_init>:
	}	
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
  401330:	b5f0      	push	{r4, r5, r6, r7, lr}
  401332:	b08b      	sub	sp, #44	; 0x2c
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
  401334:	2301      	movs	r3, #1
  401336:	f88d 3007 	strb.w	r3, [sp, #7]
	
	if(param == NULL) {
  40133a:	2800      	cmp	r0, #0
  40133c:	d04e      	beq.n	4013dc <m2m_wifi_init+0xac>
		ret = M2M_ERR_FAIL;
		goto _EXIT0;
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
  40133e:	6802      	ldr	r2, [r0, #0]
  401340:	4b29      	ldr	r3, [pc, #164]	; (4013e8 <m2m_wifi_init+0xb8>)
  401342:	601a      	str	r2, [r3, #0]
#endif /* ETH_MODE */

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
  401344:	2200      	movs	r2, #0
  401346:	4b29      	ldr	r3, [pc, #164]	; (4013ec <m2m_wifi_init+0xbc>)
  401348:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
  40134a:	f10d 0007 	add.w	r0, sp, #7
  40134e:	4b28      	ldr	r3, [pc, #160]	; (4013f0 <m2m_wifi_init+0xc0>)
  401350:	4798      	blx	r3
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
  401352:	4604      	mov	r4, r0
  401354:	2800      	cmp	r0, #0
  401356:	d143      	bne.n	4013e0 <m2m_wifi_init+0xb0>
	/* Initialize host interface module */
	ret = hif_init(NULL);
  401358:	4b26      	ldr	r3, [pc, #152]	; (4013f4 <m2m_wifi_init+0xc4>)
  40135a:	4798      	blx	r3
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
  40135c:	4604      	mov	r4, r0
  40135e:	2800      	cmp	r0, #0
  401360:	d138      	bne.n	4013d4 <m2m_wifi_init+0xa4>

	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
  401362:	4925      	ldr	r1, [pc, #148]	; (4013f8 <m2m_wifi_init+0xc8>)
  401364:	2001      	movs	r0, #1
  401366:	4b25      	ldr	r3, [pc, #148]	; (4013fc <m2m_wifi_init+0xcc>)
  401368:	4798      	blx	r3

	ret = nm_get_firmware_info(&strtmp);
  40136a:	a802      	add	r0, sp, #8
  40136c:	4b24      	ldr	r3, [pc, #144]	; (401400 <m2m_wifi_init+0xd0>)
  40136e:	4798      	blx	r3
  401370:	4604      	mov	r4, r0

	M2M_INFO("Firmware ver   : %u.%u.%u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch);
  401372:	4f24      	ldr	r7, [pc, #144]	; (401404 <m2m_wifi_init+0xd4>)
  401374:	4638      	mov	r0, r7
  401376:	4d24      	ldr	r5, [pc, #144]	; (401408 <m2m_wifi_init+0xd8>)
  401378:	47a8      	blx	r5
  40137a:	f89d 300e 	ldrb.w	r3, [sp, #14]
  40137e:	f89d 200d 	ldrb.w	r2, [sp, #13]
  401382:	f89d 100c 	ldrb.w	r1, [sp, #12]
  401386:	4821      	ldr	r0, [pc, #132]	; (40140c <m2m_wifi_init+0xdc>)
  401388:	47a8      	blx	r5
  40138a:	4e21      	ldr	r6, [pc, #132]	; (401410 <m2m_wifi_init+0xe0>)
  40138c:	4630      	mov	r0, r6
  40138e:	47a8      	blx	r5
	M2M_INFO("Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
  401390:	4638      	mov	r0, r7
  401392:	47a8      	blx	r5
  401394:	f89d 3011 	ldrb.w	r3, [sp, #17]
  401398:	f89d 2010 	ldrb.w	r2, [sp, #16]
  40139c:	f89d 100f 	ldrb.w	r1, [sp, #15]
  4013a0:	481c      	ldr	r0, [pc, #112]	; (401414 <m2m_wifi_init+0xe4>)
  4013a2:	47a8      	blx	r5
  4013a4:	4630      	mov	r0, r6
  4013a6:	47a8      	blx	r5
	M2M_INFO("Curr driver ver: %u.%u.%u\n", M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);
  4013a8:	4638      	mov	r0, r7
  4013aa:	47a8      	blx	r5
  4013ac:	2300      	movs	r3, #0
  4013ae:	2203      	movs	r2, #3
  4013b0:	2113      	movs	r1, #19
  4013b2:	4819      	ldr	r0, [pc, #100]	; (401418 <m2m_wifi_init+0xe8>)
  4013b4:	47a8      	blx	r5
  4013b6:	4630      	mov	r0, r6
  4013b8:	47a8      	blx	r5
	if(M2M_ERR_FW_VER_MISMATCH == ret)
  4013ba:	f114 0f0d 	cmn.w	r4, #13
  4013be:	d10f      	bne.n	4013e0 <m2m_wifi_init+0xb0>
	{
		M2M_ERR("Mismatch Firmawre Version\n");
  4013c0:	f240 12d5 	movw	r2, #469	; 0x1d5
  4013c4:	4915      	ldr	r1, [pc, #84]	; (40141c <m2m_wifi_init+0xec>)
  4013c6:	4816      	ldr	r0, [pc, #88]	; (401420 <m2m_wifi_init+0xf0>)
  4013c8:	47a8      	blx	r5
  4013ca:	4816      	ldr	r0, [pc, #88]	; (401424 <m2m_wifi_init+0xf4>)
  4013cc:	47a8      	blx	r5
  4013ce:	4630      	mov	r0, r6
  4013d0:	47a8      	blx	r5
  4013d2:	e005      	b.n	4013e0 <m2m_wifi_init+0xb0>
	}

	goto _EXIT0;

_EXIT1:
	nm_drv_deinit(NULL);
  4013d4:	2000      	movs	r0, #0
  4013d6:	4b14      	ldr	r3, [pc, #80]	; (401428 <m2m_wifi_init+0xf8>)
  4013d8:	4798      	blx	r3
  4013da:	e001      	b.n	4013e0 <m2m_wifi_init+0xb0>
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
	
	if(param == NULL) {
		ret = M2M_ERR_FAIL;
  4013dc:	f06f 040b 	mvn.w	r4, #11

_EXIT1:
	nm_drv_deinit(NULL);
_EXIT0:
	return ret;
}
  4013e0:	4620      	mov	r0, r4
  4013e2:	b00b      	add	sp, #44	; 0x2c
  4013e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4013e6:	bf00      	nop
  4013e8:	20400908 	.word	0x20400908
  4013ec:	2040090c 	.word	0x2040090c
  4013f0:	00401ced 	.word	0x00401ced
  4013f4:	0040105d 	.word	0x0040105d
  4013f8:	004010ad 	.word	0x004010ad
  4013fc:	00400fcd 	.word	0x00400fcd
  401400:	00401c41 	.word	0x00401c41
  401404:	0040b7b4 	.word	0x0040b7b4
  401408:	00404665 	.word	0x00404665
  40140c:	0040b898 	.word	0x0040b898
  401410:	0040b51c 	.word	0x0040b51c
  401414:	0040b8b4 	.word	0x0040b8b4
  401418:	0040b8d0 	.word	0x0040b8d0
  40141c:	0040badc 	.word	0x0040badc
  401420:	0040b4f0 	.word	0x0040b4f0
  401424:	0040b8ec 	.word	0x0040b8ec
  401428:	00401db5 	.word	0x00401db5

0040142c <m2m_wifi_handle_events>:
	return M2M_SUCCESS;
}


sint8 m2m_wifi_handle_events(void * arg)
{
  40142c:	b508      	push	{r3, lr}
	return hif_handle_isr();
  40142e:	4b01      	ldr	r3, [pc, #4]	; (401434 <m2m_wifi_handle_events+0x8>)
  401430:	4798      	blx	r3
}
  401432:	bd08      	pop	{r3, pc}
  401434:	00400b9d 	.word	0x00400b9d

00401438 <m2m_wifi_connect_sc>:
sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
}
sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
  401438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40143c:	b0a0      	sub	sp, #128	; 0x80
  40143e:	4680      	mov	r8, r0
  401440:	460d      	mov	r5, r1
  401442:	4614      	mov	r4, r2
  401444:	461e      	mov	r6, r3
  401446:	f8bd 7098 	ldrh.w	r7, [sp, #152]	; 0x98
	sint8				ret = M2M_SUCCESS;
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
  40144a:	2a01      	cmp	r2, #1
  40144c:	d045      	beq.n	4014da <m2m_wifi_connect_sc+0xa2>
	{
		if(pvAuthInfo == NULL)
  40144e:	b963      	cbnz	r3, 40146a <m2m_wifi_connect_sc+0x32>
		{
			M2M_ERR("Key is not valid\n");
  401450:	f240 2203 	movw	r2, #515	; 0x203
  401454:	497a      	ldr	r1, [pc, #488]	; (401640 <m2m_wifi_connect_sc+0x208>)
  401456:	487b      	ldr	r0, [pc, #492]	; (401644 <m2m_wifi_connect_sc+0x20c>)
  401458:	4c7b      	ldr	r4, [pc, #492]	; (401648 <m2m_wifi_connect_sc+0x210>)
  40145a:	47a0      	blx	r4
  40145c:	487b      	ldr	r0, [pc, #492]	; (40164c <m2m_wifi_connect_sc+0x214>)
  40145e:	47a0      	blx	r4
  401460:	487b      	ldr	r0, [pc, #492]	; (401650 <m2m_wifi_connect_sc+0x218>)
  401462:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  401464:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  401468:	e0e7      	b.n	40163a <m2m_wifi_connect_sc+0x202>
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
  40146a:	2a02      	cmp	r2, #2
  40146c:	d135      	bne.n	4014da <m2m_wifi_connect_sc+0xa2>
  40146e:	4618      	mov	r0, r3
  401470:	4b78      	ldr	r3, [pc, #480]	; (401654 <m2m_wifi_connect_sc+0x21c>)
  401472:	4798      	blx	r3
  401474:	2840      	cmp	r0, #64	; 0x40
  401476:	d130      	bne.n	4014da <m2m_wifi_connect_sc+0xa2>
		{
			uint8 i = 0;
			uint8* pu8Psk = (uint8*)pvAuthInfo;
			while(i < (M2M_MAX_PSK_LEN-1))
			{
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
  401478:	7833      	ldrb	r3, [r6, #0]
  40147a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40147e:	b2d2      	uxtb	r2, r2
  401480:	2a36      	cmp	r2, #54	; 0x36
  401482:	d81b      	bhi.n	4014bc <m2m_wifi_connect_sc+0x84>
  401484:	f1a3 023a 	sub.w	r2, r3, #58	; 0x3a
  401488:	b2d2      	uxtb	r2, r2
  40148a:	2a06      	cmp	r2, #6
  40148c:	d916      	bls.n	4014bc <m2m_wifi_connect_sc+0x84>
  40148e:	3b47      	subs	r3, #71	; 0x47
  401490:	b2db      	uxtb	r3, r3
  401492:	2b19      	cmp	r3, #25
  401494:	d912      	bls.n	4014bc <m2m_wifi_connect_sc+0x84>
  401496:	4631      	mov	r1, r6
  401498:	f106 003f 	add.w	r0, r6, #63	; 0x3f
  40149c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  4014a0:	f1a3 023a 	sub.w	r2, r3, #58	; 0x3a
  4014a4:	b2d2      	uxtb	r2, r2
  4014a6:	2a06      	cmp	r2, #6
  4014a8:	d908      	bls.n	4014bc <m2m_wifi_connect_sc+0x84>
  4014aa:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4014ae:	b2d2      	uxtb	r2, r2
  4014b0:	2a36      	cmp	r2, #54	; 0x36
  4014b2:	d803      	bhi.n	4014bc <m2m_wifi_connect_sc+0x84>
  4014b4:	3b47      	subs	r3, #71	; 0x47
  4014b6:	b2db      	uxtb	r3, r3
  4014b8:	2b19      	cmp	r3, #25
  4014ba:	d80c      	bhi.n	4014d6 <m2m_wifi_connect_sc+0x9e>
				{
					M2M_ERR("Invalid Key\n");
  4014bc:	f240 220f 	movw	r2, #527	; 0x20f
  4014c0:	495f      	ldr	r1, [pc, #380]	; (401640 <m2m_wifi_connect_sc+0x208>)
  4014c2:	4860      	ldr	r0, [pc, #384]	; (401644 <m2m_wifi_connect_sc+0x20c>)
  4014c4:	4c60      	ldr	r4, [pc, #384]	; (401648 <m2m_wifi_connect_sc+0x210>)
  4014c6:	47a0      	blx	r4
  4014c8:	4863      	ldr	r0, [pc, #396]	; (401658 <m2m_wifi_connect_sc+0x220>)
  4014ca:	47a0      	blx	r4
  4014cc:	4860      	ldr	r0, [pc, #384]	; (401650 <m2m_wifi_connect_sc+0x218>)
  4014ce:	47a0      	blx	r4
					ret = M2M_ERR_FAIL;
  4014d0:	f06f 000b 	mvn.w	r0, #11
					goto ERR1;
  4014d4:	e0b1      	b.n	40163a <m2m_wifi_connect_sc+0x202>
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
		{
			uint8 i = 0;
			uint8* pu8Psk = (uint8*)pvAuthInfo;
			while(i < (M2M_MAX_PSK_LEN-1))
  4014d6:	4288      	cmp	r0, r1
  4014d8:	d1e0      	bne.n	40149c <m2m_wifi_connect_sc+0x64>
				}
				i++;
			}
		}
	}
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
  4014da:	1e6b      	subs	r3, r5, #1
  4014dc:	b2db      	uxtb	r3, r3
  4014de:	2b1f      	cmp	r3, #31
  4014e0:	d90c      	bls.n	4014fc <m2m_wifi_connect_sc+0xc4>
	{
		M2M_ERR("SSID LEN INVALID\n");
  4014e2:	f240 2219 	movw	r2, #537	; 0x219
  4014e6:	4956      	ldr	r1, [pc, #344]	; (401640 <m2m_wifi_connect_sc+0x208>)
  4014e8:	4856      	ldr	r0, [pc, #344]	; (401644 <m2m_wifi_connect_sc+0x20c>)
  4014ea:	4c57      	ldr	r4, [pc, #348]	; (401648 <m2m_wifi_connect_sc+0x210>)
  4014ec:	47a0      	blx	r4
  4014ee:	485b      	ldr	r0, [pc, #364]	; (40165c <m2m_wifi_connect_sc+0x224>)
  4014f0:	47a0      	blx	r4
  4014f2:	4857      	ldr	r0, [pc, #348]	; (401650 <m2m_wifi_connect_sc+0x218>)
  4014f4:	47a0      	blx	r4
		ret = M2M_ERR_FAIL;
  4014f6:	f06f 000b 	mvn.w	r0, #11
		goto ERR1;
  4014fa:	e09e      	b.n	40163a <m2m_wifi_connect_sc+0x202>
	}

	if(u16Ch>M2M_WIFI_CH_14)
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
  4014fc:	2fff      	cmp	r7, #255	; 0xff
  4014fe:	d00e      	beq.n	40151e <m2m_wifi_connect_sc+0xe6>
  401500:	2f0d      	cmp	r7, #13
  401502:	d90c      	bls.n	40151e <m2m_wifi_connect_sc+0xe6>
		{
			M2M_ERR("CH INVALID\n");
  401504:	f240 2222 	movw	r2, #546	; 0x222
  401508:	494d      	ldr	r1, [pc, #308]	; (401640 <m2m_wifi_connect_sc+0x208>)
  40150a:	484e      	ldr	r0, [pc, #312]	; (401644 <m2m_wifi_connect_sc+0x20c>)
  40150c:	4c4e      	ldr	r4, [pc, #312]	; (401648 <m2m_wifi_connect_sc+0x210>)
  40150e:	47a0      	blx	r4
  401510:	4853      	ldr	r0, [pc, #332]	; (401660 <m2m_wifi_connect_sc+0x228>)
  401512:	47a0      	blx	r4
  401514:	484e      	ldr	r0, [pc, #312]	; (401650 <m2m_wifi_connect_sc+0x218>)
  401516:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  401518:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  40151c:	e08d      	b.n	40163a <m2m_wifi_connect_sc+0x202>
		}
	}


	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
  40151e:	462a      	mov	r2, r5
  401520:	4641      	mov	r1, r8
  401522:	f10d 005a 	add.w	r0, sp, #90	; 0x5a
  401526:	4b4f      	ldr	r3, [pc, #316]	; (401664 <m2m_wifi_connect_sc+0x22c>)
  401528:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen]	= 0;
  40152a:	ab20      	add	r3, sp, #128	; 0x80
  40152c:	441d      	add	r5, r3
  40152e:	2300      	movs	r3, #0
  401530:	f805 3c26 	strb.w	r3, [r5, #-38]
	strConnect.u16Ch				= NM_BSP_B_L_16(u16Ch);
  401534:	f8ad 7058 	strh.w	r7, [sp, #88]	; 0x58
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred 			= u8NoSaveCred ? 1:0;
  401538:	f89d 309c 	ldrb.w	r3, [sp, #156]	; 0x9c
  40153c:	3300      	adds	r3, #0
  40153e:	bf18      	it	ne
  401540:	2301      	movne	r3, #1
  401542:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
	pstrAuthInfo = &strConnect.strSec;
	pstrAuthInfo->u8SecType		= u8SecType;
  401546:	f88d 4055 	strb.w	r4, [sp, #85]	; 0x55

	if(u8SecType == M2M_WIFI_SEC_WEP)
  40154a:	2c03      	cmp	r4, #3
  40154c:	d138      	bne.n	4015c0 <m2m_wifi_connect_sc+0x188>
	{
		tstrM2mWifiWepParams	* pstrWepParams = (tstrM2mWifiWepParams*)pvAuthInfo;
		tstrM2mWifiWepParams	*pstrWep = &pstrAuthInfo->uniAuth.strWepInfo;
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
  40154e:	7833      	ldrb	r3, [r6, #0]
  401550:	3b01      	subs	r3, #1
  401552:	b2db      	uxtb	r3, r3
  401554:	f88d 3014 	strb.w	r3, [sp, #20]

		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
  401558:	2b03      	cmp	r3, #3
  40155a:	d90e      	bls.n	40157a <m2m_wifi_connect_sc+0x142>
		{
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
  40155c:	f240 2239 	movw	r2, #569	; 0x239
  401560:	4937      	ldr	r1, [pc, #220]	; (401640 <m2m_wifi_connect_sc+0x208>)
  401562:	4838      	ldr	r0, [pc, #224]	; (401644 <m2m_wifi_connect_sc+0x20c>)
  401564:	4c38      	ldr	r4, [pc, #224]	; (401648 <m2m_wifi_connect_sc+0x210>)
  401566:	47a0      	blx	r4
  401568:	f89d 1014 	ldrb.w	r1, [sp, #20]
  40156c:	483e      	ldr	r0, [pc, #248]	; (401668 <m2m_wifi_connect_sc+0x230>)
  40156e:	47a0      	blx	r4
  401570:	4837      	ldr	r0, [pc, #220]	; (401650 <m2m_wifi_connect_sc+0x218>)
  401572:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  401574:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  401578:	e05f      	b.n	40163a <m2m_wifi_connect_sc+0x202>
		}
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
  40157a:	7872      	ldrb	r2, [r6, #1]
  40157c:	1e53      	subs	r3, r2, #1
  40157e:	f88d 3015 	strb.w	r3, [sp, #21]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
  401582:	f002 03ef 	and.w	r3, r2, #239	; 0xef
  401586:	2b0b      	cmp	r3, #11
  401588:	d00e      	beq.n	4015a8 <m2m_wifi_connect_sc+0x170>
		{
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
  40158a:	f44f 7210 	mov.w	r2, #576	; 0x240
  40158e:	492c      	ldr	r1, [pc, #176]	; (401640 <m2m_wifi_connect_sc+0x208>)
  401590:	482c      	ldr	r0, [pc, #176]	; (401644 <m2m_wifi_connect_sc+0x20c>)
  401592:	4c2d      	ldr	r4, [pc, #180]	; (401648 <m2m_wifi_connect_sc+0x210>)
  401594:	47a0      	blx	r4
  401596:	f89d 1015 	ldrb.w	r1, [sp, #21]
  40159a:	4834      	ldr	r0, [pc, #208]	; (40166c <m2m_wifi_connect_sc+0x234>)
  40159c:	47a0      	blx	r4
  40159e:	482c      	ldr	r0, [pc, #176]	; (401650 <m2m_wifi_connect_sc+0x218>)
  4015a0:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  4015a2:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  4015a6:	e048      	b.n	40163a <m2m_wifi_connect_sc+0x202>
		}
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
  4015a8:	1cb1      	adds	r1, r6, #2
  4015aa:	f10d 0016 	add.w	r0, sp, #22
  4015ae:	4b2d      	ldr	r3, [pc, #180]	; (401664 <m2m_wifi_connect_sc+0x22c>)
  4015b0:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
  4015b2:	7873      	ldrb	r3, [r6, #1]
  4015b4:	aa20      	add	r2, sp, #128	; 0x80
  4015b6:	4413      	add	r3, r2
  4015b8:	2200      	movs	r2, #0
  4015ba:	f803 2c6a 	strb.w	r2, [r3, #-106]
  4015be:	e032      	b.n	401626 <m2m_wifi_connect_sc+0x1ee>

	}


	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
  4015c0:	2c02      	cmp	r4, #2
  4015c2:	d119      	bne.n	4015f8 <m2m_wifi_connect_sc+0x1c0>
	{
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
  4015c4:	4630      	mov	r0, r6
  4015c6:	4b23      	ldr	r3, [pc, #140]	; (401654 <m2m_wifi_connect_sc+0x21c>)
  4015c8:	4798      	blx	r3
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
  4015ca:	1e43      	subs	r3, r0, #1
  4015cc:	b29b      	uxth	r3, r3
  4015ce:	2b3f      	cmp	r3, #63	; 0x3f
  4015d0:	d90c      	bls.n	4015ec <m2m_wifi_connect_sc+0x1b4>
		{
			M2M_ERR("Incorrect PSK key length\n");
  4015d2:	f240 224f 	movw	r2, #591	; 0x24f
  4015d6:	491a      	ldr	r1, [pc, #104]	; (401640 <m2m_wifi_connect_sc+0x208>)
  4015d8:	481a      	ldr	r0, [pc, #104]	; (401644 <m2m_wifi_connect_sc+0x20c>)
  4015da:	4c1b      	ldr	r4, [pc, #108]	; (401648 <m2m_wifi_connect_sc+0x210>)
  4015dc:	47a0      	blx	r4
  4015de:	4824      	ldr	r0, [pc, #144]	; (401670 <m2m_wifi_connect_sc+0x238>)
  4015e0:	47a0      	blx	r4
  4015e2:	481b      	ldr	r0, [pc, #108]	; (401650 <m2m_wifi_connect_sc+0x218>)
  4015e4:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  4015e6:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  4015ea:	e026      	b.n	40163a <m2m_wifi_connect_sc+0x202>
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
  4015ec:	1c42      	adds	r2, r0, #1
  4015ee:	4631      	mov	r1, r6
  4015f0:	a805      	add	r0, sp, #20
  4015f2:	4b1c      	ldr	r3, [pc, #112]	; (401664 <m2m_wifi_connect_sc+0x22c>)
  4015f4:	4798      	blx	r3
  4015f6:	e016      	b.n	401626 <m2m_wifi_connect_sc+0x1ee>
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
  4015f8:	2c04      	cmp	r4, #4
  4015fa:	d105      	bne.n	401608 <m2m_wifi_connect_sc+0x1d0>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
  4015fc:	223e      	movs	r2, #62	; 0x3e
  4015fe:	4631      	mov	r1, r6
  401600:	a805      	add	r0, sp, #20
  401602:	4b18      	ldr	r3, [pc, #96]	; (401664 <m2m_wifi_connect_sc+0x22c>)
  401604:	4798      	blx	r3
  401606:	e00e      	b.n	401626 <m2m_wifi_connect_sc+0x1ee>
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN)
  401608:	2c01      	cmp	r4, #1
  40160a:	d00c      	beq.n	401626 <m2m_wifi_connect_sc+0x1ee>
	{

	}
	else
	{
		M2M_ERR("undefined sec type\n");
  40160c:	f240 225f 	movw	r2, #607	; 0x25f
  401610:	490b      	ldr	r1, [pc, #44]	; (401640 <m2m_wifi_connect_sc+0x208>)
  401612:	480c      	ldr	r0, [pc, #48]	; (401644 <m2m_wifi_connect_sc+0x20c>)
  401614:	4c0c      	ldr	r4, [pc, #48]	; (401648 <m2m_wifi_connect_sc+0x210>)
  401616:	47a0      	blx	r4
  401618:	4816      	ldr	r0, [pc, #88]	; (401674 <m2m_wifi_connect_sc+0x23c>)
  40161a:	47a0      	blx	r4
  40161c:	480c      	ldr	r0, [pc, #48]	; (401650 <m2m_wifi_connect_sc+0x218>)
  40161e:	47a0      	blx	r4
		ret = M2M_ERR_FAIL;
  401620:	f06f 000b 	mvn.w	r0, #11
		goto ERR1;
  401624:	e009      	b.n	40163a <m2m_wifi_connect_sc+0x202>
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
  401626:	2300      	movs	r3, #0
  401628:	9302      	str	r3, [sp, #8]
  40162a:	9301      	str	r3, [sp, #4]
  40162c:	9300      	str	r3, [sp, #0]
  40162e:	236c      	movs	r3, #108	; 0x6c
  401630:	aa05      	add	r2, sp, #20
  401632:	2128      	movs	r1, #40	; 0x28
  401634:	2001      	movs	r0, #1
  401636:	4c10      	ldr	r4, [pc, #64]	; (401678 <m2m_wifi_connect_sc+0x240>)
  401638:	47a0      	blx	r4

ERR1:
	return ret;
}
  40163a:	b020      	add	sp, #128	; 0x80
  40163c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401640:	0040b794 	.word	0x0040b794
  401644:	0040b4f0 	.word	0x0040b4f0
  401648:	00404665 	.word	0x00404665
  40164c:	0040b908 	.word	0x0040b908
  401650:	0040b51c 	.word	0x0040b51c
  401654:	00400871 	.word	0x00400871
  401658:	0040b91c 	.word	0x0040b91c
  40165c:	0040b92c 	.word	0x0040b92c
  401660:	0040b940 	.word	0x0040b940
  401664:	0040084d 	.word	0x0040084d
  401668:	0040b94c 	.word	0x0040b94c
  40166c:	0040b968 	.word	0x0040b968
  401670:	0040b984 	.word	0x0040b984
  401674:	0040b9a0 	.word	0x0040b9a0
  401678:	004009c5 	.word	0x004009c5

0040167c <m2m_wifi_connect>:
{
	return hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_DEFAULT_CONNECT, NULL, 0,NULL, 0,0);
}

sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
  40167c:	b510      	push	{r4, lr}
  40167e:	b082      	sub	sp, #8
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
  401680:	2400      	movs	r4, #0
  401682:	9401      	str	r4, [sp, #4]
  401684:	f8bd 4010 	ldrh.w	r4, [sp, #16]
  401688:	9400      	str	r4, [sp, #0]
  40168a:	4c02      	ldr	r4, [pc, #8]	; (401694 <m2m_wifi_connect+0x18>)
  40168c:	47a0      	blx	r4
}
  40168e:	b002      	add	sp, #8
  401690:	bd10      	pop	{r4, pc}
  401692:	bf00      	nop
  401694:	00401439 	.word	0x00401439

00401698 <m2m_wifi_request_dhcp_client>:

sint8 m2m_wifi_request_dhcp_client(void)
{
	/*legacy API should be removed */
	return 0;
}
  401698:	2000      	movs	r0, #0
  40169a:	4770      	bx	lr

0040169c <chip_apply_conf>:
#define M2M_DISABLE_PS				(0xd0ul)

static uint32 clk_status_reg_adr = 0xf; /* Assume initially it is B0 chip */

sint8 chip_apply_conf(uint32 u32Conf)
{
  40169c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40169e:	b083      	sub	sp, #12
  4016a0:	4604      	mov	r4, r0
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
  4016a2:	f44f 55a5 	mov.w	r5, #5280	; 0x14a0
  4016a6:	4e0a      	ldr	r6, [pc, #40]	; (4016d0 <chip_apply_conf+0x34>)
		if(val32 != 0) {		
			uint32 reg = 0;
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
  4016a8:	4f0a      	ldr	r7, [pc, #40]	; (4016d4 <chip_apply_conf+0x38>)
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
  4016aa:	4621      	mov	r1, r4
  4016ac:	4628      	mov	r0, r5
  4016ae:	47b0      	blx	r6
		if(val32 != 0) {		
  4016b0:	b154      	cbz	r4, 4016c8 <chip_apply_conf+0x2c>
			uint32 reg = 0;
  4016b2:	a902      	add	r1, sp, #8
  4016b4:	2300      	movs	r3, #0
  4016b6:	f841 3d04 	str.w	r3, [r1, #-4]!
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
  4016ba:	4628      	mov	r0, r5
  4016bc:	47b8      	blx	r7
			if(ret == M2M_SUCCESS) {
  4016be:	2800      	cmp	r0, #0
  4016c0:	d1f3      	bne.n	4016aa <chip_apply_conf+0xe>
				if(reg == val32)
  4016c2:	9b01      	ldr	r3, [sp, #4]
  4016c4:	429c      	cmp	r4, r3
  4016c6:	d1f0      	bne.n	4016aa <chip_apply_conf+0xe>
			break;
		}
	} while(1);

	return M2M_SUCCESS;
}
  4016c8:	2000      	movs	r0, #0
  4016ca:	b003      	add	sp, #12
  4016cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4016ce:	bf00      	nop
  4016d0:	00401b75 	.word	0x00401b75
  4016d4:	00401b69 	.word	0x00401b69

004016d8 <nm_clkless_wake>:
*	@author	Samer Sarhan
*	@date	06 June 2014
*	@version	1.0
*/
sint8 nm_clkless_wake(void)
{
  4016d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4016dc:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg, clk_status_reg,trials = 0;
	/* wait 1ms, spi data read */
	nm_bsp_sleep(1);
  4016de:	2001      	movs	r0, #1
  4016e0:	4b3d      	ldr	r3, [pc, #244]	; (4017d8 <nm_clkless_wake+0x100>)
  4016e2:	4798      	blx	r3
	ret = nm_read_reg_with_ret(0x1, &reg);
  4016e4:	a901      	add	r1, sp, #4
  4016e6:	2001      	movs	r0, #1
  4016e8:	4b3c      	ldr	r3, [pc, #240]	; (4017dc <nm_clkless_wake+0x104>)
  4016ea:	4798      	blx	r3
	if(ret != M2M_SUCCESS) {
  4016ec:	4682      	mov	sl, r0
  4016ee:	b148      	cbz	r0, 401704 <nm_clkless_wake+0x2c>
		M2M_ERR("Bus error (1). Wake up failed\n");
  4016f0:	2272      	movs	r2, #114	; 0x72
  4016f2:	493b      	ldr	r1, [pc, #236]	; (4017e0 <nm_clkless_wake+0x108>)
  4016f4:	483b      	ldr	r0, [pc, #236]	; (4017e4 <nm_clkless_wake+0x10c>)
  4016f6:	4c3c      	ldr	r4, [pc, #240]	; (4017e8 <nm_clkless_wake+0x110>)
  4016f8:	47a0      	blx	r4
  4016fa:	483c      	ldr	r0, [pc, #240]	; (4017ec <nm_clkless_wake+0x114>)
  4016fc:	47a0      	blx	r4
  4016fe:	483c      	ldr	r0, [pc, #240]	; (4017f0 <nm_clkless_wake+0x118>)
  401700:	47a0      	blx	r4
		goto _WAKE_EXIT;
  401702:	e064      	b.n	4017ce <nm_clkless_wake+0xf6>
  401704:	2400      	movs	r4, #0
	 * If A0, then clks_enabled bit exists in register 0xe
	 */
	do
	{
		/* Set bit 1 */
		nm_write_reg(0x1, reg | (1 << 1));
  401706:	f04f 0801 	mov.w	r8, #1
  40170a:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 401804 <nm_clkless_wake+0x12c>
		/* wait 1ms, spi data read */
		nm_bsp_sleep(1);
  40170e:	4d32      	ldr	r5, [pc, #200]	; (4017d8 <nm_clkless_wake+0x100>)
		}

		// in case of clocks off, wait 2ms, and check it again.
		// if still off, wait for another 2ms, for a total wait of 6ms.
		// If still off, redo the wake up sequence
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
  401710:	4f38      	ldr	r7, [pc, #224]	; (4017f4 <nm_clkless_wake+0x11c>)
	 * If A0, then clks_enabled bit exists in register 0xe
	 */
	do
	{
		/* Set bit 1 */
		nm_write_reg(0x1, reg | (1 << 1));
  401712:	9901      	ldr	r1, [sp, #4]
  401714:	f041 0102 	orr.w	r1, r1, #2
  401718:	4640      	mov	r0, r8
  40171a:	47c8      	blx	r9
		/* wait 1ms, spi data read */
		nm_bsp_sleep(1);
  40171c:	4640      	mov	r0, r8
  40171e:	47a8      	blx	r5
		// Check the clock status
		ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  401720:	4669      	mov	r1, sp
  401722:	4b35      	ldr	r3, [pc, #212]	; (4017f8 <nm_clkless_wake+0x120>)
  401724:	6818      	ldr	r0, [r3, #0]
  401726:	4b2d      	ldr	r3, [pc, #180]	; (4017dc <nm_clkless_wake+0x104>)
  401728:	4798      	blx	r3
		if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
  40172a:	b918      	cbnz	r0, 401734 <nm_clkless_wake+0x5c>
  40172c:	9b00      	ldr	r3, [sp, #0]
  40172e:	b10b      	cbz	r3, 401734 <nm_clkless_wake+0x5c>
			/* Wait for the chip to stabilize*/
			nm_bsp_sleep(2);

			// Make sure chip is awake. This is an extra step that can be removed
			// later to avoid the bus access overhead
			nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  401730:	4e31      	ldr	r6, [pc, #196]	; (4017f8 <nm_clkless_wake+0x120>)
  401732:	e037      	b.n	4017a4 <nm_clkless_wake+0xcc>
		if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
			/* Register 0xf did not exist in A0.
			 * If register 0xf fails to read or if it reads 0,
			 * then the chip is A0.
			 */
			clk_status_reg_adr = 0xe;
  401734:	4e30      	ldr	r6, [pc, #192]	; (4017f8 <nm_clkless_wake+0x120>)
  401736:	230e      	movs	r3, #14
  401738:	6033      	str	r3, [r6, #0]
			/* wait 1ms, spi data read */
			nm_bsp_sleep(1);
  40173a:	4640      	mov	r0, r8
  40173c:	47a8      	blx	r5
			ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  40173e:	4669      	mov	r1, sp
  401740:	6830      	ldr	r0, [r6, #0]
  401742:	4b26      	ldr	r3, [pc, #152]	; (4017dc <nm_clkless_wake+0x104>)
  401744:	4798      	blx	r3
			
			/* Aelmeleh 24-08-2015*/
			/* Check for C3000 rev. D0 value */
			if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
  401746:	b910      	cbnz	r0, 40174e <nm_clkless_wake+0x76>
  401748:	9b00      	ldr	r3, [sp, #0]
  40174a:	2b00      	cmp	r3, #0
  40174c:	d1f0      	bne.n	401730 <nm_clkless_wake+0x58>
				 
				clk_status_reg_adr = 0x13;
  40174e:	4e2a      	ldr	r6, [pc, #168]	; (4017f8 <nm_clkless_wake+0x120>)
  401750:	2313      	movs	r3, #19
  401752:	6033      	str	r3, [r6, #0]
				/* wait 1ms, spi data read */
				nm_bsp_sleep(1);
  401754:	4640      	mov	r0, r8
  401756:	47a8      	blx	r5
				ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  401758:	4669      	mov	r1, sp
  40175a:	6830      	ldr	r0, [r6, #0]
  40175c:	4b1f      	ldr	r3, [pc, #124]	; (4017dc <nm_clkless_wake+0x104>)
  40175e:	4798      	blx	r3
			
				if(ret != M2M_SUCCESS) {
  401760:	4606      	mov	r6, r0
  401762:	2800      	cmp	r0, #0
  401764:	d0e4      	beq.n	401730 <nm_clkless_wake+0x58>
					M2M_ERR("Bus error (2). Wake up failed\n");
  401766:	2296      	movs	r2, #150	; 0x96
  401768:	491d      	ldr	r1, [pc, #116]	; (4017e0 <nm_clkless_wake+0x108>)
  40176a:	481e      	ldr	r0, [pc, #120]	; (4017e4 <nm_clkless_wake+0x10c>)
  40176c:	4c1e      	ldr	r4, [pc, #120]	; (4017e8 <nm_clkless_wake+0x110>)
  40176e:	47a0      	blx	r4
  401770:	4822      	ldr	r0, [pc, #136]	; (4017fc <nm_clkless_wake+0x124>)
  401772:	47a0      	blx	r4
  401774:	481e      	ldr	r0, [pc, #120]	; (4017f0 <nm_clkless_wake+0x118>)
  401776:	47a0      	blx	r4
			if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
				 
				clk_status_reg_adr = 0x13;
				/* wait 1ms, spi data read */
				nm_bsp_sleep(1);
				ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  401778:	46b2      	mov	sl, r6
			
				if(ret != M2M_SUCCESS) {
					M2M_ERR("Bus error (2). Wake up failed\n");
					goto _WAKE_EXIT;
  40177a:	e028      	b.n	4017ce <nm_clkless_wake+0xf6>
		// if still off, wait for another 2ms, for a total wait of 6ms.
		// If still off, redo the wake up sequence
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
		{
			/* Wait for the chip to stabilize*/
			nm_bsp_sleep(2);
  40177c:	2002      	movs	r0, #2
  40177e:	47a8      	blx	r5

			// Make sure chip is awake. This is an extra step that can be removed
			// later to avoid the bus access overhead
			nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  401780:	4669      	mov	r1, sp
  401782:	6830      	ldr	r0, [r6, #0]
  401784:	4b15      	ldr	r3, [pc, #84]	; (4017dc <nm_clkless_wake+0x104>)
  401786:	4798      	blx	r3

			if((clk_status_reg & 0x4) == 0)
  401788:	9b00      	ldr	r3, [sp, #0]
  40178a:	f013 0f04 	tst.w	r3, #4
  40178e:	d109      	bne.n	4017a4 <nm_clkless_wake+0xcc>
			{
				M2M_ERR("clocks still OFF. Wake up failed\n");
  401790:	22aa      	movs	r2, #170	; 0xaa
  401792:	4913      	ldr	r1, [pc, #76]	; (4017e0 <nm_clkless_wake+0x108>)
  401794:	4813      	ldr	r0, [pc, #76]	; (4017e4 <nm_clkless_wake+0x10c>)
  401796:	f8df b050 	ldr.w	fp, [pc, #80]	; 4017e8 <nm_clkless_wake+0x110>
  40179a:	47d8      	blx	fp
  40179c:	4818      	ldr	r0, [pc, #96]	; (401800 <nm_clkless_wake+0x128>)
  40179e:	47d8      	blx	fp
  4017a0:	4813      	ldr	r0, [pc, #76]	; (4017f0 <nm_clkless_wake+0x118>)
  4017a2:	47d8      	blx	fp
		}

		// in case of clocks off, wait 2ms, and check it again.
		// if still off, wait for another 2ms, for a total wait of 6ms.
		// If still off, redo the wake up sequence
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
  4017a4:	9b00      	ldr	r3, [sp, #0]
  4017a6:	f013 0f04 	tst.w	r3, #4
  4017aa:	d110      	bne.n	4017ce <nm_clkless_wake+0xf6>
  4017ac:	3401      	adds	r4, #1
  4017ae:	fba7 2304 	umull	r2, r3, r7, r4
  4017b2:	085b      	lsrs	r3, r3, #1
  4017b4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  4017b8:	429c      	cmp	r4, r3
  4017ba:	d0df      	beq.n	40177c <nm_clkless_wake+0xa4>
		}
		// in case of failure, Reset the wakeup bit to introduce a new edge on the next loop
		if((clk_status_reg & 0x4) == 0)
		{
			// Reset bit 0
			nm_write_reg(0x1, reg | (1 << 1));
  4017bc:	9901      	ldr	r1, [sp, #4]
  4017be:	f041 0102 	orr.w	r1, r1, #2
  4017c2:	4640      	mov	r0, r8
  4017c4:	47c8      	blx	r9
		}
	} while((clk_status_reg & 0x4) == 0);
  4017c6:	9b00      	ldr	r3, [sp, #0]
  4017c8:	f013 0f04 	tst.w	r3, #4
  4017cc:	d0a1      	beq.n	401712 <nm_clkless_wake+0x3a>

_WAKE_EXIT:
	return ret;
}
  4017ce:	4650      	mov	r0, sl
  4017d0:	b003      	add	sp, #12
  4017d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4017d6:	bf00      	nop
  4017d8:	004004b1 	.word	0x004004b1
  4017dc:	00401b69 	.word	0x00401b69
  4017e0:	0040baf8 	.word	0x0040baf8
  4017e4:	0040b4f0 	.word	0x0040b4f0
  4017e8:	00404665 	.word	0x00404665
  4017ec:	0040bb08 	.word	0x0040bb08
  4017f0:	0040b51c 	.word	0x0040b51c
  4017f4:	aaaaaaab 	.word	0xaaaaaaab
  4017f8:	20400010 	.word	0x20400010
  4017fc:	0040bb28 	.word	0x0040bb28
  401800:	0040bb48 	.word	0x0040bb48
  401804:	00401b75 	.word	0x00401b75

00401808 <enable_interrupts>:
	nm_write_reg(0x6, 0x0);
	nm_write_reg(0x7, 0x0);
}

sint8 enable_interrupts(void)
{
  401808:	b500      	push	{lr}
  40180a:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret;
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
  40180c:	a901      	add	r1, sp, #4
  40180e:	f241 4008 	movw	r0, #5128	; 0x1408
  401812:	4b15      	ldr	r3, [pc, #84]	; (401868 <enable_interrupts+0x60>)
  401814:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401816:	b9e0      	cbnz	r0, 401852 <enable_interrupts+0x4a>
		return M2M_ERR_BUS_FAIL;
	}
	reg |= ((uint32) 1 << 8);
  401818:	9901      	ldr	r1, [sp, #4]
  40181a:	f441 7180 	orr.w	r1, r1, #256	; 0x100
  40181e:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
  401820:	f241 4008 	movw	r0, #5128	; 0x1408
  401824:	4b11      	ldr	r3, [pc, #68]	; (40186c <enable_interrupts+0x64>)
  401826:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401828:	b9b0      	cbnz	r0, 401858 <enable_interrupts+0x50>
		return M2M_ERR_BUS_FAIL;
	}
	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
  40182a:	a901      	add	r1, sp, #4
  40182c:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
  401830:	4b0d      	ldr	r3, [pc, #52]	; (401868 <enable_interrupts+0x60>)
  401832:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401834:	b998      	cbnz	r0, 40185e <enable_interrupts+0x56>
		return M2M_ERR_BUS_FAIL;
	}
	reg |= ((uint32) 1 << 16);
  401836:	9901      	ldr	r1, [sp, #4]
  401838:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  40183c:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
  40183e:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
  401842:	4b0a      	ldr	r3, [pc, #40]	; (40186c <enable_interrupts+0x64>)
  401844:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401846:	2800      	cmp	r0, #0
		return M2M_ERR_BUS_FAIL;
	}
	return M2M_SUCCESS;
  401848:	bf14      	ite	ne
  40184a:	f06f 0005 	mvnne.w	r0, #5
  40184e:	2000      	moveq	r0, #0
  401850:	e007      	b.n	401862 <enable_interrupts+0x5a>
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
	if (M2M_SUCCESS != ret) {
		return M2M_ERR_BUS_FAIL;
  401852:	f06f 0005 	mvn.w	r0, #5
  401856:	e004      	b.n	401862 <enable_interrupts+0x5a>
	}
	reg |= ((uint32) 1 << 8);
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
	if (M2M_SUCCESS != ret) {
		return M2M_ERR_BUS_FAIL;
  401858:	f06f 0005 	mvn.w	r0, #5
  40185c:	e001      	b.n	401862 <enable_interrupts+0x5a>
	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
	if (M2M_SUCCESS != ret) {
		return M2M_ERR_BUS_FAIL;
  40185e:	f06f 0005 	mvn.w	r0, #5
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
	if (M2M_SUCCESS != ret) {
		return M2M_ERR_BUS_FAIL;
	}
	return M2M_SUCCESS;
}
  401862:	b003      	add	sp, #12
  401864:	f85d fb04 	ldr.w	pc, [sp], #4
  401868:	00401b69 	.word	0x00401b69
  40186c:	00401b75 	.word	0x00401b75

00401870 <nmi_get_chipid>:
	nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
	return ret;
}

uint32 nmi_get_chipid(void)
{
  401870:	b510      	push	{r4, lr}
  401872:	b082      	sub	sp, #8
	static uint32 chipid = 0;

	if (chipid == 0) {
  401874:	4b24      	ldr	r3, [pc, #144]	; (401908 <nmi_get_chipid+0x98>)
  401876:	681c      	ldr	r4, [r3, #0]
  401878:	2c00      	cmp	r4, #0
  40187a:	d140      	bne.n	4018fe <nmi_get_chipid+0x8e>
		uint32 rfrevid;

		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
  40187c:	4619      	mov	r1, r3
  40187e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  401882:	4b22      	ldr	r3, [pc, #136]	; (40190c <nmi_get_chipid+0x9c>)
  401884:	4798      	blx	r3
  401886:	b118      	cbz	r0, 401890 <nmi_get_chipid+0x20>
			chipid = 0;
  401888:	2200      	movs	r2, #0
  40188a:	4b1f      	ldr	r3, [pc, #124]	; (401908 <nmi_get_chipid+0x98>)
  40188c:	601a      	str	r2, [r3, #0]
			return 0;
  40188e:	e038      	b.n	401902 <nmi_get_chipid+0x92>
		}
		//if((ret = nm_read_reg_with_ret(0x11fc, &revid)) != M2M_SUCCESS) {
		//	return 0;
		//}
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
  401890:	a901      	add	r1, sp, #4
  401892:	f241 30f4 	movw	r0, #5108	; 0x13f4
  401896:	4b1d      	ldr	r3, [pc, #116]	; (40190c <nmi_get_chipid+0x9c>)
  401898:	4798      	blx	r3
  40189a:	b118      	cbz	r0, 4018a4 <nmi_get_chipid+0x34>
			chipid = 0;
  40189c:	2200      	movs	r2, #0
  40189e:	4b1a      	ldr	r3, [pc, #104]	; (401908 <nmi_get_chipid+0x98>)
  4018a0:	601a      	str	r2, [r3, #0]
			return 0;
  4018a2:	e02e      	b.n	401902 <nmi_get_chipid+0x92>
		}

		if (chipid == 0x1002a0)  {
  4018a4:	4b18      	ldr	r3, [pc, #96]	; (401908 <nmi_get_chipid+0x98>)
  4018a6:	681b      	ldr	r3, [r3, #0]
  4018a8:	4a19      	ldr	r2, [pc, #100]	; (401910 <nmi_get_chipid+0xa0>)
  4018aa:	4293      	cmp	r3, r2
  4018ac:	d106      	bne.n	4018bc <nmi_get_chipid+0x4c>
			if (rfrevid == 0x1) { /* 1002A0 */
  4018ae:	9b01      	ldr	r3, [sp, #4]
  4018b0:	2b01      	cmp	r3, #1
  4018b2:	d01d      	beq.n	4018f0 <nmi_get_chipid+0x80>
			} else /* if (rfrevid == 0x2) */ { /* 1002A1 */
				chipid = 0x1002a1;
  4018b4:	3201      	adds	r2, #1
  4018b6:	4b14      	ldr	r3, [pc, #80]	; (401908 <nmi_get_chipid+0x98>)
  4018b8:	601a      	str	r2, [r3, #0]
  4018ba:	e019      	b.n	4018f0 <nmi_get_chipid+0x80>
			}
		} else if(chipid == 0x1002b0) {
  4018bc:	4a15      	ldr	r2, [pc, #84]	; (401914 <nmi_get_chipid+0xa4>)
  4018be:	4293      	cmp	r3, r2
  4018c0:	d109      	bne.n	4018d6 <nmi_get_chipid+0x66>
			if(rfrevid == 3) { /* 1002B0 */
  4018c2:	9b01      	ldr	r3, [sp, #4]
  4018c4:	2b03      	cmp	r3, #3
  4018c6:	d013      	beq.n	4018f0 <nmi_get_chipid+0x80>
			} else if(rfrevid == 4) { /* 1002B1 */
  4018c8:	2b04      	cmp	r3, #4
				chipid = 0x1002b1;
  4018ca:	bf0c      	ite	eq
  4018cc:	3201      	addeq	r2, #1
			} else /* if(rfrevid == 5) */ { /* 1002B2 */
				chipid = 0x1002b2;
  4018ce:	4a12      	ldrne	r2, [pc, #72]	; (401918 <nmi_get_chipid+0xa8>)
  4018d0:	4b0d      	ldr	r3, [pc, #52]	; (401908 <nmi_get_chipid+0x98>)
  4018d2:	601a      	str	r2, [r3, #0]
  4018d4:	e00c      	b.n	4018f0 <nmi_get_chipid+0x80>
			}
		} else if(chipid == 0x1000F0) { 
  4018d6:	4a11      	ldr	r2, [pc, #68]	; (40191c <nmi_get_chipid+0xac>)
  4018d8:	4293      	cmp	r3, r2
  4018da:	d109      	bne.n	4018f0 <nmi_get_chipid+0x80>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
  4018dc:	490a      	ldr	r1, [pc, #40]	; (401908 <nmi_get_chipid+0x98>)
  4018de:	f44f 106c 	mov.w	r0, #3866624	; 0x3b0000
  4018e2:	4b0a      	ldr	r3, [pc, #40]	; (40190c <nmi_get_chipid+0x9c>)
  4018e4:	4798      	blx	r3
  4018e6:	b118      	cbz	r0, 4018f0 <nmi_get_chipid+0x80>
			chipid = 0;
  4018e8:	2200      	movs	r2, #0
  4018ea:	4b07      	ldr	r3, [pc, #28]	; (401908 <nmi_get_chipid+0x98>)
  4018ec:	601a      	str	r2, [r3, #0]
			return 0;
  4018ee:	e008      	b.n	401902 <nmi_get_chipid+0x92>
			}
		}
#else
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
		chipid |= 0x050000;
  4018f0:	4a05      	ldr	r2, [pc, #20]	; (401908 <nmi_get_chipid+0x98>)
  4018f2:	6813      	ldr	r3, [r2, #0]
  4018f4:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4018f8:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
  4018fc:	6013      	str	r3, [r2, #0]
#endif /* PROBE_FLASH */
	}
	return chipid;
  4018fe:	4b02      	ldr	r3, [pc, #8]	; (401908 <nmi_get_chipid+0x98>)
  401900:	681c      	ldr	r4, [r3, #0]
}
  401902:	4620      	mov	r0, r4
  401904:	b002      	add	sp, #8
  401906:	bd10      	pop	{r4, pc}
  401908:	20400910 	.word	0x20400910
  40190c:	00401b69 	.word	0x00401b69
  401910:	001002a0 	.word	0x001002a0
  401914:	001002b0 	.word	0x001002b0
  401918:	001002b2 	.word	0x001002b2
  40191c:	001000f0 	.word	0x001000f0

00401920 <wait_for_bootrom>:
#endif
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
  401920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401924:	4607      	mov	r7, r0
	uint32 reg = 0, cnt = 0;
	uint32 u32GpReg1 = 0;

	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
  401926:	f241 0514 	movw	r5, #4116	; 0x1014
  40192a:	4c28      	ldr	r4, [pc, #160]	; (4019cc <wait_for_bootrom+0xac>)
		if (reg & 0x80000000) {
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
  40192c:	4e28      	ldr	r6, [pc, #160]	; (4019d0 <wait_for_bootrom+0xb0>)
	uint32 reg = 0, cnt = 0;
	uint32 u32GpReg1 = 0;

	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
  40192e:	4628      	mov	r0, r5
  401930:	47a0      	blx	r4
		if (reg & 0x80000000) {
  401932:	2800      	cmp	r0, #0
  401934:	db02      	blt.n	40193c <wait_for_bootrom+0x1c>
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
  401936:	2001      	movs	r0, #1
  401938:	47b0      	blx	r6
	}
  40193a:	e7f8      	b.n	40192e <wait_for_bootrom+0xe>
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
  40193c:	4825      	ldr	r0, [pc, #148]	; (4019d4 <wait_for_bootrom+0xb4>)
  40193e:	4b23      	ldr	r3, [pc, #140]	; (4019cc <wait_for_bootrom+0xac>)
  401940:	4798      	blx	r3
	reg &= 0x1;

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
  401942:	f010 0f01 	tst.w	r0, #1
  401946:	d110      	bne.n	40196a <wait_for_bootrom+0x4a>
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
  401948:	f8df 8084 	ldr.w	r8, [pc, #132]	; 4019d0 <wait_for_bootrom+0xb0>
			reg = nm_read_reg(BOOTROM_REG);
  40194c:	4e1f      	ldr	r6, [pc, #124]	; (4019cc <wait_for_bootrom+0xac>)

			printf("reg:%x / %x \n",reg, M2M_FINISH_BOOT_ROM );
  40194e:	4d22      	ldr	r5, [pc, #136]	; (4019d8 <wait_for_bootrom+0xb8>)
	if(reg == 0)
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
  401950:	2001      	movs	r0, #1
  401952:	47c0      	blx	r8
			reg = nm_read_reg(BOOTROM_REG);
  401954:	f04f 100c 	mov.w	r0, #786444	; 0xc000c
  401958:	47b0      	blx	r6
  40195a:	4604      	mov	r4, r0

			printf("reg:%x / %x \n",reg, M2M_FINISH_BOOT_ROM );
  40195c:	462a      	mov	r2, r5
  40195e:	4601      	mov	r1, r0
  401960:	481e      	ldr	r0, [pc, #120]	; (4019dc <wait_for_bootrom+0xbc>)
  401962:	4b1f      	ldr	r3, [pc, #124]	; (4019e0 <wait_for_bootrom+0xc0>)
  401964:	4798      	blx	r3

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
  401966:	42ac      	cmp	r4, r5
  401968:	d1f2      	bne.n	401950 <wait_for_bootrom+0x30>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
  40196a:	2f02      	cmp	r7, #2
  40196c:	d10a      	bne.n	401984 <wait_for_bootrom+0x64>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
  40196e:	491d      	ldr	r1, [pc, #116]	; (4019e4 <wait_for_bootrom+0xc4>)
  401970:	481d      	ldr	r0, [pc, #116]	; (4019e8 <wait_for_bootrom+0xc8>)
  401972:	4c1e      	ldr	r4, [pc, #120]	; (4019ec <wait_for_bootrom+0xcc>)
  401974:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, NBIT20);
  401976:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  40197a:	f241 008c 	movw	r0, #4236	; 0x108c
  40197e:	47a0      	blx	r4

sint8 wait_for_bootrom(uint8 arg)
{
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32GpReg1 = 0;
  401980:	2400      	movs	r4, #0
  401982:	e00f      	b.n	4019a4 <wait_for_bootrom+0x84>
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
  401984:	2f03      	cmp	r7, #3
  401986:	d109      	bne.n	40199c <wait_for_bootrom+0x7c>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
  401988:	4916      	ldr	r1, [pc, #88]	; (4019e4 <wait_for_bootrom+0xc4>)
  40198a:	4817      	ldr	r0, [pc, #92]	; (4019e8 <wait_for_bootrom+0xc8>)
  40198c:	4c17      	ldr	r4, [pc, #92]	; (4019ec <wait_for_bootrom+0xcc>)
  40198e:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, 0);
  401990:	2100      	movs	r1, #0
  401992:	f241 008c 	movw	r0, #4236	; 0x108c
  401996:	47a0      	blx	r4

sint8 wait_for_bootrom(uint8 arg)
{
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32GpReg1 = 0;
  401998:	2400      	movs	r4, #0
  40199a:	e003      	b.n	4019a4 <wait_for_bootrom+0x84>
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, 0);
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
  40199c:	2f04      	cmp	r7, #4
  40199e:	bf14      	ite	ne
  4019a0:	2400      	movne	r4, #0
  4019a2:	2480      	moveq	r4, #128	; 0x80
	} else {
		/*bypass this step*/
	}

	if(REV(nmi_get_chipid()) == REV_3A0)
  4019a4:	4b12      	ldr	r3, [pc, #72]	; (4019f0 <wait_for_bootrom+0xd0>)
  4019a6:	4798      	blx	r3
  4019a8:	f3c0 000b 	ubfx	r0, r0, #0, #12
  4019ac:	f5b0 7f68 	cmp.w	r0, #928	; 0x3a0
	{
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
  4019b0:	bf0c      	ite	eq
  4019b2:	f044 0002 	orreq.w	r0, r4, #2
	}
	else
	{
		chip_apply_conf(u32GpReg1);
  4019b6:	4620      	movne	r0, r4
  4019b8:	4b0e      	ldr	r3, [pc, #56]	; (4019f4 <wait_for_bootrom+0xd4>)
  4019ba:	4798      	blx	r3
	}
	
	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
  4019bc:	490e      	ldr	r1, [pc, #56]	; (4019f8 <wait_for_bootrom+0xd8>)
  4019be:	f04f 100c 	mov.w	r0, #786444	; 0xc000c
  4019c2:	4b0a      	ldr	r3, [pc, #40]	; (4019ec <wait_for_bootrom+0xcc>)
  4019c4:	4798      	blx	r3
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
}
  4019c6:	2000      	movs	r0, #0
  4019c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4019cc:	00401b5d 	.word	0x00401b5d
  4019d0:	004004b1 	.word	0x004004b1
  4019d4:	000207bc 	.word	0x000207bc
  4019d8:	10add09e 	.word	0x10add09e
  4019dc:	0040bb94 	.word	0x0040bb94
  4019e0:	00404665 	.word	0x00404665
  4019e4:	3c1cd57d 	.word	0x3c1cd57d
  4019e8:	000207ac 	.word	0x000207ac
  4019ec:	00401b75 	.word	0x00401b75
  4019f0:	00401871 	.word	0x00401871
  4019f4:	0040169d 	.word	0x0040169d
  4019f8:	ef522f61 	.word	0xef522f61

004019fc <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
  4019fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4019fe:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32Timeout = TIMEOUT;
	volatile uint32 regAddress = NMI_STATE_REG;
  401a00:	f241 038c 	movw	r3, #4236	; 0x108c
  401a04:	9301      	str	r3, [sp, #4]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
  401a06:	4b18      	ldr	r3, [pc, #96]	; (401a68 <wait_for_firmware_start+0x6c>)
  401a08:	9300      	str	r3, [sp, #0]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
  401a0a:	3802      	subs	r0, #2
  401a0c:	b2c0      	uxtb	r0, r0
  401a0e:	2801      	cmp	r0, #1
  401a10:	d810      	bhi.n	401a34 <wait_for_firmware_start+0x38>
		regAddress = NMI_REV_REG;
  401a12:	4b16      	ldr	r3, [pc, #88]	; (401a6c <wait_for_firmware_start+0x70>)
  401a14:	9301      	str	r3, [sp, #4]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
  401a16:	f1a3 5322 	sub.w	r3, r3, #679477248	; 0x28800000
  401a1a:	f5a3 1311 	sub.w	r3, r3, #2375680	; 0x244000
  401a1e:	f2a3 53e9 	subw	r3, r3, #1513	; 0x5e9
  401a22:	9300      	str	r3, [sp, #0]
  401a24:	e006      	b.n	401a34 <wait_for_firmware_start+0x38>
	
	
	while (checkValue != reg)
	{
	
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
  401a26:	4638      	mov	r0, r7
  401a28:	47b0      	blx	r6
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
  401a2a:	9801      	ldr	r0, [sp, #4]
  401a2c:	47a8      	blx	r5
		if(++cnt >= u32Timeout)
  401a2e:	3c01      	subs	r4, #1
  401a30:	d106      	bne.n	401a40 <wait_for_firmware_start+0x44>
  401a32:	e013      	b.n	401a5c <wait_for_firmware_start+0x60>
ERR2:
	return ret;
}

sint8 wait_for_firmware_start(uint8 arg)
{
  401a34:	f04f 34ff 	mov.w	r4, #4294967295
  401a38:	2000      	movs	r0, #0
	
	
	while (checkValue != reg)
	{
	
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
  401a3a:	2702      	movs	r7, #2
  401a3c:	4e0c      	ldr	r6, [pc, #48]	; (401a70 <wait_for_firmware_start+0x74>)
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
  401a3e:	4d0d      	ldr	r5, [pc, #52]	; (401a74 <wait_for_firmware_start+0x78>)
	} else {
		/*bypass this step*/
	}
	
	
	while (checkValue != reg)
  401a40:	9b00      	ldr	r3, [sp, #0]
  401a42:	4298      	cmp	r0, r3
  401a44:	d1ef      	bne.n	401a26 <wait_for_firmware_start+0x2a>
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
  401a46:	9a00      	ldr	r2, [sp, #0]
  401a48:	4b07      	ldr	r3, [pc, #28]	; (401a68 <wait_for_firmware_start+0x6c>)
  401a4a:	429a      	cmp	r2, r3
  401a4c:	d109      	bne.n	401a62 <wait_for_firmware_start+0x66>
	{
		nm_write_reg(NMI_STATE_REG, 0);
  401a4e:	2100      	movs	r1, #0
  401a50:	f241 008c 	movw	r0, #4236	; 0x108c
  401a54:	4b08      	ldr	r3, [pc, #32]	; (401a78 <wait_for_firmware_start+0x7c>)
  401a56:	4798      	blx	r3
	return ret;
}

sint8 wait_for_firmware_start(uint8 arg)
{
	sint8 ret = M2M_SUCCESS;
  401a58:	2000      	movs	r0, #0
  401a5a:	e003      	b.n	401a64 <wait_for_firmware_start+0x68>
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
		if(++cnt >= u32Timeout)
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
  401a5c:	f06f 0004 	mvn.w	r0, #4
  401a60:	e000      	b.n	401a64 <wait_for_firmware_start+0x68>
	return ret;
}

sint8 wait_for_firmware_start(uint8 arg)
{
	sint8 ret = M2M_SUCCESS;
  401a62:	2000      	movs	r0, #0
	{
		nm_write_reg(NMI_STATE_REG, 0);
	}
ERR:
	return ret;
}
  401a64:	b003      	add	sp, #12
  401a66:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401a68:	02532636 	.word	0x02532636
  401a6c:	000207ac 	.word	0x000207ac
  401a70:	004004b1 	.word	0x004004b1
  401a74:	00401b5d 	.word	0x00401b5d
  401a78:	00401b75 	.word	0x00401b75

00401a7c <chip_deinit>:

sint8 chip_deinit(void)
{
  401a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
  401a7e:	b083      	sub	sp, #12
	uint32 reg = 0;
  401a80:	a902      	add	r1, sp, #8
  401a82:	2300      	movs	r3, #0
  401a84:	f841 3d04 	str.w	r3, [r1, #-4]!
	uint8 timeout = 10;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  401a88:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  401a8c:	4b24      	ldr	r3, [pc, #144]	; (401b20 <chip_deinit+0xa4>)
  401a8e:	4798      	blx	r3
	if (ret != M2M_SUCCESS) {
  401a90:	b148      	cbz	r0, 401aa6 <chip_deinit+0x2a>
		M2M_ERR("failed to de-initialize\n");
  401a92:	f240 2231 	movw	r2, #561	; 0x231
  401a96:	4923      	ldr	r1, [pc, #140]	; (401b24 <chip_deinit+0xa8>)
  401a98:	4823      	ldr	r0, [pc, #140]	; (401b28 <chip_deinit+0xac>)
  401a9a:	4c24      	ldr	r4, [pc, #144]	; (401b2c <chip_deinit+0xb0>)
  401a9c:	47a0      	blx	r4
  401a9e:	4824      	ldr	r0, [pc, #144]	; (401b30 <chip_deinit+0xb4>)
  401aa0:	47a0      	blx	r4
  401aa2:	4824      	ldr	r0, [pc, #144]	; (401b34 <chip_deinit+0xb8>)
  401aa4:	47a0      	blx	r4
	}
	reg &= ~(1 << 10);
  401aa6:	9901      	ldr	r1, [sp, #4]
  401aa8:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
  401aac:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
  401aae:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  401ab2:	4b21      	ldr	r3, [pc, #132]	; (401b38 <chip_deinit+0xbc>)
  401ab4:	4798      	blx	r3

	if (ret != M2M_SUCCESS) {
  401ab6:	4605      	mov	r5, r0
  401ab8:	b158      	cbz	r0, 401ad2 <chip_deinit+0x56>
		M2M_ERR("Error while writing reg\n");
  401aba:	f240 2237 	movw	r2, #567	; 0x237
  401abe:	4919      	ldr	r1, [pc, #100]	; (401b24 <chip_deinit+0xa8>)
  401ac0:	4819      	ldr	r0, [pc, #100]	; (401b28 <chip_deinit+0xac>)
  401ac2:	4c1a      	ldr	r4, [pc, #104]	; (401b2c <chip_deinit+0xb0>)
  401ac4:	47a0      	blx	r4
  401ac6:	481d      	ldr	r0, [pc, #116]	; (401b3c <chip_deinit+0xc0>)
  401ac8:	47a0      	blx	r4
  401aca:	481a      	ldr	r0, [pc, #104]	; (401b34 <chip_deinit+0xb8>)
  401acc:	47a0      	blx	r4
		return ret;
  401ace:	4628      	mov	r0, r5
  401ad0:	e024      	b.n	401b1c <chip_deinit+0xa0>
  401ad2:	240a      	movs	r4, #10
	}

	do {
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  401ad4:	4e12      	ldr	r6, [pc, #72]	; (401b20 <chip_deinit+0xa4>)
		}
		/*Workaround to ensure that the chip is actually reset*/
		if ((reg & (1 << 10))) {
			M2M_DBG("Bit 10 not reset retry %d\n", timeout);
			reg &= ~(1 << 10);
			ret = nm_write_reg(NMI_GLB_RESET_0, reg);
  401ad6:	4f18      	ldr	r7, [pc, #96]	; (401b38 <chip_deinit+0xbc>)
		M2M_ERR("Error while writing reg\n");
		return ret;
	}

	do {
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  401ad8:	a901      	add	r1, sp, #4
  401ada:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  401ade:	47b0      	blx	r6
		if (ret != M2M_SUCCESS) {
  401ae0:	4605      	mov	r5, r0
  401ae2:	b158      	cbz	r0, 401afc <chip_deinit+0x80>
			M2M_ERR("Error while reading reg\n");
  401ae4:	f240 223e 	movw	r2, #574	; 0x23e
  401ae8:	490e      	ldr	r1, [pc, #56]	; (401b24 <chip_deinit+0xa8>)
  401aea:	480f      	ldr	r0, [pc, #60]	; (401b28 <chip_deinit+0xac>)
  401aec:	4c0f      	ldr	r4, [pc, #60]	; (401b2c <chip_deinit+0xb0>)
  401aee:	47a0      	blx	r4
  401af0:	4813      	ldr	r0, [pc, #76]	; (401b40 <chip_deinit+0xc4>)
  401af2:	47a0      	blx	r4
  401af4:	480f      	ldr	r0, [pc, #60]	; (401b34 <chip_deinit+0xb8>)
  401af6:	47a0      	blx	r4
		M2M_ERR("Error while writing reg\n");
		return ret;
	}

	do {
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  401af8:	4628      	mov	r0, r5
		if (ret != M2M_SUCCESS) {
			M2M_ERR("Error while reading reg\n");
			return ret;
  401afa:	e00f      	b.n	401b1c <chip_deinit+0xa0>
		}
		/*Workaround to ensure that the chip is actually reset*/
		if ((reg & (1 << 10))) {
  401afc:	9901      	ldr	r1, [sp, #4]
  401afe:	f411 6f80 	tst.w	r1, #1024	; 0x400
  401b02:	d00a      	beq.n	401b1a <chip_deinit+0x9e>
			M2M_DBG("Bit 10 not reset retry %d\n", timeout);
			reg &= ~(1 << 10);
  401b04:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
  401b08:	9101      	str	r1, [sp, #4]
			ret = nm_write_reg(NMI_GLB_RESET_0, reg);
  401b0a:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  401b0e:	47b8      	blx	r7
  401b10:	1e63      	subs	r3, r4, #1
			timeout--;
		} else {
			break;
		}

	} while (timeout);
  401b12:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  401b16:	d1df      	bne.n	401ad8 <chip_deinit+0x5c>
  401b18:	e000      	b.n	401b1c <chip_deinit+0xa0>
		M2M_ERR("Error while writing reg\n");
		return ret;
	}

	do {
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  401b1a:	2000      	movs	r0, #0
		}

	} while (timeout);

	return ret;
}
  401b1c:	b003      	add	sp, #12
  401b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401b20:	00401b69 	.word	0x00401b69
  401b24:	0040baec 	.word	0x0040baec
  401b28:	0040b4f0 	.word	0x0040b4f0
  401b2c:	00404665 	.word	0x00404665
  401b30:	0040bba4 	.word	0x0040bba4
  401b34:	0040b51c 	.word	0x0040b51c
  401b38:	00401b75 	.word	0x00401b75
  401b3c:	0040bbc0 	.word	0x0040bbc0
  401b40:	0040bbdc 	.word	0x0040bbdc

00401b44 <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
  401b44:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_init(pvInitVal);
  401b46:	4b01      	ldr	r3, [pc, #4]	; (401b4c <nm_bus_iface_init+0x8>)
  401b48:	4798      	blx	r3

	return ret;
}
  401b4a:	bd08      	pop	{r3, pc}
  401b4c:	00400621 	.word	0x00400621

00401b50 <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
  401b50:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_deinit();
  401b52:	4b01      	ldr	r3, [pc, #4]	; (401b58 <nm_bus_iface_deinit+0x8>)
  401b54:	4798      	blx	r3

	return ret;
}
  401b56:	bd08      	pop	{r3, pc}
  401b58:	0040080d 	.word	0x0040080d

00401b5c <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
  401b5c:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
  401b5e:	4b01      	ldr	r3, [pc, #4]	; (401b64 <nm_read_reg+0x8>)
  401b60:	4798      	blx	r3
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
  401b62:	bd08      	pop	{r3, pc}
  401b64:	004023ad 	.word	0x004023ad

00401b68 <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
  401b68:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
  401b6a:	4b01      	ldr	r3, [pc, #4]	; (401b70 <nm_read_reg_with_ret+0x8>)
  401b6c:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
  401b6e:	bd08      	pop	{r3, pc}
  401b70:	004023c5 	.word	0x004023c5

00401b74 <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
  401b74:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
  401b76:	4b01      	ldr	r3, [pc, #4]	; (401b7c <nm_write_reg+0x8>)
  401b78:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
  401b7a:	bd08      	pop	{r3, pc}
  401b7c:	004023dd 	.word	0x004023dd

00401b80 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
  401b80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401b84:	4607      	mov	r7, r0
  401b86:	4689      	mov	r9, r1
  401b88:	4615      	mov	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
  401b8a:	4b13      	ldr	r3, [pc, #76]	; (401bd8 <nm_read_block+0x58>)
  401b8c:	f8b3 8000 	ldrh.w	r8, [r3]
  401b90:	f1a8 0808 	sub.w	r8, r8, #8
  401b94:	fa1f f888 	uxth.w	r8, r8
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  401b98:	4542      	cmp	r2, r8
  401b9a:	d808      	bhi.n	401bae <nm_read_block+0x2e>
*	@version	1.0
*/
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
	uint32 off = 0;
  401b9c:	2600      	movs	r6, #0
static sint8 p_nm_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
  401b9e:	b2aa      	uxth	r2, r5
  401ba0:	eb09 0106 	add.w	r1, r9, r6
  401ba4:	4638      	mov	r0, r7
  401ba6:	4b0d      	ldr	r3, [pc, #52]	; (401bdc <nm_read_block+0x5c>)
  401ba8:	4798      	blx	r3
  401baa:	4603      	mov	r3, r0
	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);
			break;
  401bac:	e010      	b.n	401bd0 <nm_read_block+0x50>
  401bae:	4644      	mov	r4, r8
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  401bb0:	2600      	movs	r6, #0
static sint8 p_nm_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
  401bb2:	f8df a028 	ldr.w	sl, [pc, #40]	; 401bdc <nm_read_block+0x5c>
  401bb6:	4642      	mov	r2, r8
  401bb8:	eb09 0106 	add.w	r1, r9, r6
  401bbc:	4638      	mov	r0, r7
  401bbe:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
  401bc0:	4603      	mov	r3, r0
  401bc2:	b928      	cbnz	r0, 401bd0 <nm_read_block+0x50>
			u32Sz -= u16MaxTrxSz;
  401bc4:	1b2d      	subs	r5, r5, r4
			off += u16MaxTrxSz;
  401bc6:	4426      	add	r6, r4
			u32Addr += u16MaxTrxSz;
  401bc8:	4427      	add	r7, r4
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  401bca:	42a5      	cmp	r5, r4
  401bcc:	d8f3      	bhi.n	401bb6 <nm_read_block+0x36>
  401bce:	e7e6      	b.n	401b9e <nm_read_block+0x1e>
			u32Addr += u16MaxTrxSz;
		}
	}

	return s8Ret;
}
  401bd0:	4618      	mov	r0, r3
  401bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401bd6:	bf00      	nop
  401bd8:	2040000c 	.word	0x2040000c
  401bdc:	00402501 	.word	0x00402501

00401be0 <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
  401be0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401be4:	4607      	mov	r7, r0
  401be6:	4689      	mov	r9, r1
  401be8:	4615      	mov	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
  401bea:	4b13      	ldr	r3, [pc, #76]	; (401c38 <nm_write_block+0x58>)
  401bec:	f8b3 8000 	ldrh.w	r8, [r3]
  401bf0:	f1a8 0808 	sub.w	r8, r8, #8
  401bf4:	fa1f f888 	uxth.w	r8, r8
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  401bf8:	4542      	cmp	r2, r8
  401bfa:	d808      	bhi.n	401c0e <nm_write_block+0x2e>
*	@version	1.0
*/
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
	uint32 off = 0;
  401bfc:	2600      	movs	r6, #0
static sint8 p_nm_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
  401bfe:	b2aa      	uxth	r2, r5
  401c00:	eb09 0106 	add.w	r1, r9, r6
  401c04:	4638      	mov	r0, r7
  401c06:	4b0d      	ldr	r3, [pc, #52]	; (401c3c <nm_write_block+0x5c>)
  401c08:	4798      	blx	r3
  401c0a:	4603      	mov	r3, r0
	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);
			break;
  401c0c:	e010      	b.n	401c30 <nm_write_block+0x50>
  401c0e:	4644      	mov	r4, r8
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  401c10:	2600      	movs	r6, #0
static sint8 p_nm_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
  401c12:	f8df a028 	ldr.w	sl, [pc, #40]	; 401c3c <nm_write_block+0x5c>
  401c16:	4642      	mov	r2, r8
  401c18:	eb09 0106 	add.w	r1, r9, r6
  401c1c:	4638      	mov	r0, r7
  401c1e:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
  401c20:	4603      	mov	r3, r0
  401c22:	b928      	cbnz	r0, 401c30 <nm_write_block+0x50>
			u32Sz -= u16MaxTrxSz;
  401c24:	1b2d      	subs	r5, r5, r4
			off += u16MaxTrxSz;
  401c26:	4426      	add	r6, r4
			u32Addr += u16MaxTrxSz;
  401c28:	4427      	add	r7, r4
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  401c2a:	42a5      	cmp	r5, r4
  401c2c:	d8f3      	bhi.n	401c16 <nm_write_block+0x36>
  401c2e:	e7e6      	b.n	401bfe <nm_write_block+0x1e>
			u32Addr += u16MaxTrxSz;
		}
	}

	return s8Ret;
}
  401c30:	4618      	mov	r0, r3
  401c32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401c36:	bf00      	nop
  401c38:	2040000c 	.word	0x2040000c
  401c3c:	004025cd 	.word	0x004025cd

00401c40 <nm_get_firmware_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_info(tstrM2mRev* M2mRev)
{
  401c40:	b530      	push	{r4, r5, lr}
  401c42:	b083      	sub	sp, #12
  401c44:	4604      	mov	r4, r0
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
  401c46:	a902      	add	r1, sp, #8
  401c48:	2300      	movs	r3, #0
  401c4a:	f841 3d04 	str.w	r3, [r1, #-4]!
	sint8	ret = M2M_SUCCESS;

	ret = nm_read_reg_with_ret(NMI_REV_REG, &reg);
  401c4e:	4823      	ldr	r0, [pc, #140]	; (401cdc <nm_get_firmware_info+0x9c>)
  401c50:	4b23      	ldr	r3, [pc, #140]	; (401ce0 <nm_get_firmware_info+0xa0>)
  401c52:	4798      	blx	r3
  401c54:	4605      	mov	r5, r0
	//In case the Firmware running is ATE fw
	if(M2M_ATE_FW_IS_UP_VALUE == reg)
  401c56:	9a01      	ldr	r2, [sp, #4]
  401c58:	4b22      	ldr	r3, [pc, #136]	; (401ce4 <nm_get_firmware_info+0xa4>)
  401c5a:	429a      	cmp	r2, r3
  401c5c:	d105      	bne.n	401c6a <nm_get_firmware_info+0x2a>
	{
		//Read FW info again from the register specified for ATE
		ret = nm_read_reg_with_ret(NMI_REV_REG_ATE, &reg);
  401c5e:	a901      	add	r1, sp, #4
  401c60:	f241 0048 	movw	r0, #4168	; 0x1048
  401c64:	4b1e      	ldr	r3, [pc, #120]	; (401ce0 <nm_get_firmware_info+0xa0>)
  401c66:	4798      	blx	r3
  401c68:	4605      	mov	r5, r0
	}
	M2mRev->u8DriverMajor	= M2M_GET_DRV_MAJOR(reg);
  401c6a:	9b01      	ldr	r3, [sp, #4]
  401c6c:	0c1a      	lsrs	r2, r3, #16
  401c6e:	1211      	asrs	r1, r2, #8
  401c70:	71e1      	strb	r1, [r4, #7]
	M2mRev->u8DriverMinor   = M2M_GET_DRV_MINOR(reg);
  401c72:	f3c2 1103 	ubfx	r1, r2, #4, #4
  401c76:	7221      	strb	r1, [r4, #8]
	M2mRev->u8DriverPatch	= M2M_GET_DRV_PATCH(reg);
  401c78:	f002 020f 	and.w	r2, r2, #15
  401c7c:	7262      	strb	r2, [r4, #9]
	M2mRev->u8FirmwareMajor	= M2M_GET_FW_MAJOR(reg);
  401c7e:	121a      	asrs	r2, r3, #8
  401c80:	7122      	strb	r2, [r4, #4]
	M2mRev->u8FirmwareMinor = M2M_GET_FW_MINOR(reg);
  401c82:	f3c3 1203 	ubfx	r2, r3, #4, #4
  401c86:	7162      	strb	r2, [r4, #5]
	M2mRev->u8FirmwarePatch = M2M_GET_FW_PATCH(reg);
  401c88:	f003 030f 	and.w	r3, r3, #15
  401c8c:	71a3      	strb	r3, [r4, #6]
	M2mRev->u32Chipid	= nmi_get_chipid();
  401c8e:	4b16      	ldr	r3, [pc, #88]	; (401ce8 <nm_get_firmware_info+0xa8>)
  401c90:	4798      	blx	r3
  401c92:	6020      	str	r0, [r4, #0]
	
	curr_firm_ver   = M2M_MAKE_VERSION(M2mRev->u8FirmwareMajor, M2mRev->u8FirmwareMinor,M2mRev->u8FirmwarePatch);
  401c94:	7922      	ldrb	r2, [r4, #4]
  401c96:	79a3      	ldrb	r3, [r4, #6]
  401c98:	f003 030f 	and.w	r3, r3, #15
  401c9c:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  401ca0:	7963      	ldrb	r3, [r4, #5]
  401ca2:	011b      	lsls	r3, r3, #4
  401ca4:	b2db      	uxtb	r3, r3
  401ca6:	4313      	orrs	r3, r2
	curr_drv_ver    = M2M_MAKE_VERSION(M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);
	min_req_drv_ver = M2M_MAKE_VERSION(M2mRev->u8DriverMajor, M2mRev->u8DriverMinor,M2mRev->u8DriverPatch);
	if(curr_drv_ver <  min_req_drv_ver) {
  401ca8:	79e1      	ldrb	r1, [r4, #7]
  401caa:	7a62      	ldrb	r2, [r4, #9]
  401cac:	f002 020f 	and.w	r2, r2, #15
  401cb0:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
  401cb4:	7a22      	ldrb	r2, [r4, #8]
  401cb6:	0112      	lsls	r2, r2, #4
  401cb8:	b2d2      	uxtb	r2, r2
  401cba:	430a      	orrs	r2, r1
  401cbc:	f241 3130 	movw	r1, #4912	; 0x1330
		/*The current driver version should be larger or equal 
		than the min driver that the current firmware support  */
		ret = M2M_ERR_FW_VER_MISMATCH;
  401cc0:	428a      	cmp	r2, r1
  401cc2:	bf88      	it	hi
  401cc4:	f06f 050c 	mvnhi.w	r5, #12
	}
	if(curr_drv_ver >  curr_firm_ver) {
  401cc8:	f241 322f 	movw	r2, #4911	; 0x132f
		/*The current driver should be equal or less than the firmware version*/
		ret = M2M_ERR_FW_VER_MISMATCH;
  401ccc:	4293      	cmp	r3, r2
	}
	return ret;
}
  401cce:	bf8c      	ite	hi
  401cd0:	4628      	movhi	r0, r5
  401cd2:	f06f 000c 	mvnls.w	r0, #12
  401cd6:	b003      	add	sp, #12
  401cd8:	bd30      	pop	{r4, r5, pc}
  401cda:	bf00      	nop
  401cdc:	000207ac 	.word	0x000207ac
  401ce0:	00401b69 	.word	0x00401b69
  401ce4:	d75dc1c3 	.word	0xd75dc1c3
  401ce8:	00401871 	.word	0x00401871

00401cec <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
  401cec:	b538      	push	{r3, r4, r5, lr}
	sint8 ret = M2M_SUCCESS;
	uint8 u8Mode;
	
	if(NULL != arg) {
  401cee:	b130      	cbz	r0, 401cfe <nm_drv_init+0x12>
		u8Mode = *((uint8 *)arg);
  401cf0:	7804      	ldrb	r4, [r0, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
  401cf2:	1e63      	subs	r3, r4, #1
  401cf4:	b2db      	uxtb	r3, r3
			u8Mode = M2M_WIFI_MODE_NORMAL;
  401cf6:	2b04      	cmp	r3, #4
  401cf8:	bf28      	it	cs
  401cfa:	2401      	movcs	r4, #1
  401cfc:	e000      	b.n	401d00 <nm_drv_init+0x14>
		}
	} else {
		u8Mode = M2M_WIFI_MODE_NORMAL;
  401cfe:	2401      	movs	r4, #1
	}
	
	ret = nm_bus_iface_init(NULL);
  401d00:	2000      	movs	r0, #0
  401d02:	4b1d      	ldr	r3, [pc, #116]	; (401d78 <nm_drv_init+0x8c>)
  401d04:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401d06:	4605      	mov	r5, r0
  401d08:	b150      	cbz	r0, 401d20 <nm_drv_init+0x34>
		M2M_ERR("[nmi start]: fail init bus\n");
  401d0a:	f44f 7292 	mov.w	r2, #292	; 0x124
  401d0e:	491b      	ldr	r1, [pc, #108]	; (401d7c <nm_drv_init+0x90>)
  401d10:	481b      	ldr	r0, [pc, #108]	; (401d80 <nm_drv_init+0x94>)
  401d12:	4c1c      	ldr	r4, [pc, #112]	; (401d84 <nm_drv_init+0x98>)
  401d14:	47a0      	blx	r4
  401d16:	481c      	ldr	r0, [pc, #112]	; (401d88 <nm_drv_init+0x9c>)
  401d18:	47a0      	blx	r4
  401d1a:	481c      	ldr	r0, [pc, #112]	; (401d8c <nm_drv_init+0xa0>)
  401d1c:	47a0      	blx	r4
		goto ERR1;
  401d1e:	e029      	b.n	401d74 <nm_drv_init+0x88>
	ret = chip_reset();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
  401d20:	481b      	ldr	r0, [pc, #108]	; (401d90 <nm_drv_init+0xa4>)
  401d22:	4d18      	ldr	r5, [pc, #96]	; (401d84 <nm_drv_init+0x98>)
  401d24:	47a8      	blx	r5
  401d26:	4b1b      	ldr	r3, [pc, #108]	; (401d94 <nm_drv_init+0xa8>)
  401d28:	4798      	blx	r3
  401d2a:	4601      	mov	r1, r0
  401d2c:	481a      	ldr	r0, [pc, #104]	; (401d98 <nm_drv_init+0xac>)
  401d2e:	47a8      	blx	r5
  401d30:	4816      	ldr	r0, [pc, #88]	; (401d8c <nm_drv_init+0xa0>)
  401d32:	47a8      	blx	r5
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
  401d34:	4b19      	ldr	r3, [pc, #100]	; (401d9c <nm_drv_init+0xb0>)
  401d36:	4798      	blx	r3
	ret = cpu_start();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	ret = wait_for_bootrom(u8Mode);
  401d38:	4620      	mov	r0, r4
  401d3a:	4b19      	ldr	r3, [pc, #100]	; (401da0 <nm_drv_init+0xb4>)
  401d3c:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401d3e:	4605      	mov	r5, r0
  401d40:	b9b0      	cbnz	r0, 401d70 <nm_drv_init+0x84>
		goto ERR2;
	}
		
	ret = wait_for_firmware_start(u8Mode);
  401d42:	4620      	mov	r0, r4
  401d44:	4b17      	ldr	r3, [pc, #92]	; (401da4 <nm_drv_init+0xb8>)
  401d46:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401d48:	4605      	mov	r5, r0
  401d4a:	b988      	cbnz	r0, 401d70 <nm_drv_init+0x84>
		goto ERR2;
	}
	
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
  401d4c:	3c02      	subs	r4, #2
  401d4e:	b2e4      	uxtb	r4, r4
  401d50:	2c01      	cmp	r4, #1
  401d52:	d90f      	bls.n	401d74 <nm_drv_init+0x88>
		goto ERR1;
	} else {
		/*continue running*/
	}
	
	ret = enable_interrupts();
  401d54:	4b14      	ldr	r3, [pc, #80]	; (401da8 <nm_drv_init+0xbc>)
  401d56:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401d58:	4605      	mov	r5, r0
  401d5a:	b158      	cbz	r0, 401d74 <nm_drv_init+0x88>
		M2M_ERR("failed to enable interrupts..\n");
  401d5c:	f44f 72ae 	mov.w	r2, #348	; 0x15c
  401d60:	4906      	ldr	r1, [pc, #24]	; (401d7c <nm_drv_init+0x90>)
  401d62:	4807      	ldr	r0, [pc, #28]	; (401d80 <nm_drv_init+0x94>)
  401d64:	4c07      	ldr	r4, [pc, #28]	; (401d84 <nm_drv_init+0x98>)
  401d66:	47a0      	blx	r4
  401d68:	4810      	ldr	r0, [pc, #64]	; (401dac <nm_drv_init+0xc0>)
  401d6a:	47a0      	blx	r4
  401d6c:	4807      	ldr	r0, [pc, #28]	; (401d8c <nm_drv_init+0xa0>)
  401d6e:	47a0      	blx	r4
		goto ERR2;
	}
	
	return ret;
ERR2:
	nm_bus_iface_deinit();
  401d70:	4b0f      	ldr	r3, [pc, #60]	; (401db0 <nm_drv_init+0xc4>)
  401d72:	4798      	blx	r3
ERR1:
	return ret;
}
  401d74:	4628      	mov	r0, r5
  401d76:	bd38      	pop	{r3, r4, r5, pc}
  401d78:	00401b45 	.word	0x00401b45
  401d7c:	0040bce4 	.word	0x0040bce4
  401d80:	0040b4f0 	.word	0x0040b4f0
  401d84:	00404665 	.word	0x00404665
  401d88:	0040bc38 	.word	0x0040bc38
  401d8c:	0040b51c 	.word	0x0040b51c
  401d90:	0040b7b4 	.word	0x0040b7b4
  401d94:	00401871 	.word	0x00401871
  401d98:	0040bc54 	.word	0x0040bc54
  401d9c:	004023f5 	.word	0x004023f5
  401da0:	00401921 	.word	0x00401921
  401da4:	004019fd 	.word	0x004019fd
  401da8:	00401809 	.word	0x00401809
  401dac:	0040bc64 	.word	0x0040bc64
  401db0:	00401b51 	.word	0x00401b51

00401db4 <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
  401db4:	b538      	push	{r3, r4, r5, lr}
	sint8 ret;

	ret = chip_deinit();
  401db6:	4b19      	ldr	r3, [pc, #100]	; (401e1c <nm_drv_deinit+0x68>)
  401db8:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401dba:	b158      	cbz	r0, 401dd4 <nm_drv_deinit+0x20>
  401dbc:	4604      	mov	r4, r0
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
  401dbe:	f44f 72ba 	mov.w	r2, #372	; 0x174
  401dc2:	4917      	ldr	r1, [pc, #92]	; (401e20 <nm_drv_deinit+0x6c>)
  401dc4:	4817      	ldr	r0, [pc, #92]	; (401e24 <nm_drv_deinit+0x70>)
  401dc6:	4d18      	ldr	r5, [pc, #96]	; (401e28 <nm_drv_deinit+0x74>)
  401dc8:	47a8      	blx	r5
  401dca:	4818      	ldr	r0, [pc, #96]	; (401e2c <nm_drv_deinit+0x78>)
  401dcc:	47a8      	blx	r5
  401dce:	4818      	ldr	r0, [pc, #96]	; (401e30 <nm_drv_deinit+0x7c>)
  401dd0:	47a8      	blx	r5
		goto ERR1;
  401dd2:	e020      	b.n	401e16 <nm_drv_deinit+0x62>
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
  401dd4:	2000      	movs	r0, #0
  401dd6:	4b17      	ldr	r3, [pc, #92]	; (401e34 <nm_drv_deinit+0x80>)
  401dd8:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401dda:	4604      	mov	r4, r0
  401ddc:	b150      	cbz	r0, 401df4 <nm_drv_deinit+0x40>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
  401dde:	f240 127b 	movw	r2, #379	; 0x17b
  401de2:	490f      	ldr	r1, [pc, #60]	; (401e20 <nm_drv_deinit+0x6c>)
  401de4:	480f      	ldr	r0, [pc, #60]	; (401e24 <nm_drv_deinit+0x70>)
  401de6:	4d10      	ldr	r5, [pc, #64]	; (401e28 <nm_drv_deinit+0x74>)
  401de8:	47a8      	blx	r5
  401dea:	4813      	ldr	r0, [pc, #76]	; (401e38 <nm_drv_deinit+0x84>)
  401dec:	47a8      	blx	r5
  401dee:	4810      	ldr	r0, [pc, #64]	; (401e30 <nm_drv_deinit+0x7c>)
  401df0:	47a8      	blx	r5
		goto ERR1;
  401df2:	e010      	b.n	401e16 <nm_drv_deinit+0x62>
	}

	ret = nm_bus_iface_deinit();
  401df4:	4b11      	ldr	r3, [pc, #68]	; (401e3c <nm_drv_deinit+0x88>)
  401df6:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401df8:	4604      	mov	r4, r0
  401dfa:	b150      	cbz	r0, 401e12 <nm_drv_deinit+0x5e>
		M2M_ERR("[nmi stop]: fail init bus\n");
  401dfc:	f240 1281 	movw	r2, #385	; 0x181
  401e00:	4907      	ldr	r1, [pc, #28]	; (401e20 <nm_drv_deinit+0x6c>)
  401e02:	4808      	ldr	r0, [pc, #32]	; (401e24 <nm_drv_deinit+0x70>)
  401e04:	4d08      	ldr	r5, [pc, #32]	; (401e28 <nm_drv_deinit+0x74>)
  401e06:	47a8      	blx	r5
  401e08:	480d      	ldr	r0, [pc, #52]	; (401e40 <nm_drv_deinit+0x8c>)
  401e0a:	47a8      	blx	r5
  401e0c:	4808      	ldr	r0, [pc, #32]	; (401e30 <nm_drv_deinit+0x7c>)
  401e0e:	47a8      	blx	r5
		goto ERR1;
  401e10:	e001      	b.n	401e16 <nm_drv_deinit+0x62>
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
  401e12:	4b0c      	ldr	r3, [pc, #48]	; (401e44 <nm_drv_deinit+0x90>)
  401e14:	4798      	blx	r3
#endif

ERR1:
	return ret;
}
  401e16:	4620      	mov	r0, r4
  401e18:	bd38      	pop	{r3, r4, r5, pc}
  401e1a:	bf00      	nop
  401e1c:	00401a7d 	.word	0x00401a7d
  401e20:	0040bcf0 	.word	0x0040bcf0
  401e24:	0040b4f0 	.word	0x0040b4f0
  401e28:	00404665 	.word	0x00404665
  401e2c:	0040bc84 	.word	0x0040bc84
  401e30:	0040b51c 	.word	0x0040b51c
  401e34:	00402e5d 	.word	0x00402e5d
  401e38:	0040bca4 	.word	0x0040bca4
  401e3c:	00401b51 	.word	0x00401b51
  401e40:	0040bcc8 	.word	0x0040bcc8
  401e44:	004023a1 	.word	0x004023a1

00401e48 <nmi_spi_read>:
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static uint8 	gu8Crc_off	=   0;

static sint8 nmi_spi_read(uint8* b, uint16 sz)
{
  401e48:	b500      	push	{lr}
  401e4a:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = NULL;
  401e4c:	2300      	movs	r3, #0
  401e4e:	9301      	str	r3, [sp, #4]
	spi.pu8OutBuf = b;
  401e50:	9002      	str	r0, [sp, #8]
	spi.u16Sz = sz;
  401e52:	f8ad 100c 	strh.w	r1, [sp, #12]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
  401e56:	a901      	add	r1, sp, #4
  401e58:	2003      	movs	r0, #3
  401e5a:	4b02      	ldr	r3, [pc, #8]	; (401e64 <nmi_spi_read+0x1c>)
  401e5c:	4798      	blx	r3
}
  401e5e:	b005      	add	sp, #20
  401e60:	f85d fb04 	ldr.w	pc, [sp], #4
  401e64:	0040073d 	.word	0x0040073d

00401e68 <spi_cmd_rsp>:

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
  401e68:	b5f0      	push	{r4, r5, r6, r7, lr}
  401e6a:	b083      	sub	sp, #12
  401e6c:	4605      	mov	r5, r0

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
		 (cmd == CMD_TERMINATE) ||
  401e6e:	f100 033b 	add.w	r3, r0, #59	; 0x3b
  401e72:	b2db      	uxtb	r3, r3
  401e74:	2b01      	cmp	r3, #1
  401e76:	d901      	bls.n	401e7c <spi_cmd_rsp+0x14>
  401e78:	28cf      	cmp	r0, #207	; 0xcf
  401e7a:	d106      	bne.n	401e8a <spi_cmd_rsp+0x22>
		 (cmd == CMD_REPEAT)) {
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  401e7c:	2101      	movs	r1, #1
  401e7e:	f10d 0007 	add.w	r0, sp, #7
  401e82:	4b22      	ldr	r3, [pc, #136]	; (401f0c <spi_cmd_rsp+0xa4>)
  401e84:	4798      	blx	r3
  401e86:	2800      	cmp	r0, #0
  401e88:	d13a      	bne.n	401f00 <spi_cmd_rsp+0x98>

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
  401e8a:	240b      	movs	r4, #11

	/* wait for response */
	s8RetryCnt = 10;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  401e8c:	2701      	movs	r7, #1
  401e8e:	4e1f      	ldr	r6, [pc, #124]	; (401f0c <spi_cmd_rsp+0xa4>)
  401e90:	4639      	mov	r1, r7
  401e92:	f10d 0007 	add.w	r0, sp, #7
  401e96:	47b0      	blx	r6
  401e98:	b158      	cbz	r0, 401eb2 <spi_cmd_rsp+0x4a>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
  401e9a:	f240 1227 	movw	r2, #295	; 0x127
  401e9e:	491c      	ldr	r1, [pc, #112]	; (401f10 <spi_cmd_rsp+0xa8>)
  401ea0:	481c      	ldr	r0, [pc, #112]	; (401f14 <spi_cmd_rsp+0xac>)
  401ea2:	4c1d      	ldr	r4, [pc, #116]	; (401f18 <spi_cmd_rsp+0xb0>)
  401ea4:	47a0      	blx	r4
  401ea6:	481d      	ldr	r0, [pc, #116]	; (401f1c <spi_cmd_rsp+0xb4>)
  401ea8:	47a0      	blx	r4
  401eaa:	481d      	ldr	r0, [pc, #116]	; (401f20 <spi_cmd_rsp+0xb8>)
  401eac:	47a0      	blx	r4
			result = N_FAIL;
  401eae:	2000      	movs	r0, #0
			goto _fail_;
  401eb0:	e029      	b.n	401f06 <spi_cmd_rsp+0x9e>
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
  401eb2:	f89d 3007 	ldrb.w	r3, [sp, #7]
  401eb6:	42ab      	cmp	r3, r5
  401eb8:	d005      	beq.n	401ec6 <spi_cmd_rsp+0x5e>
  401eba:	1e63      	subs	r3, r4, #1
  401ebc:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  401ec0:	d1e6      	bne.n	401e90 <spi_cmd_rsp+0x28>
  401ec2:	240b      	movs	r4, #11
  401ec4:	e000      	b.n	401ec8 <spi_cmd_rsp+0x60>
  401ec6:	240b      	movs	r4, #11
	**/
	/* wait for response */
	s8RetryCnt = 10;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  401ec8:	2601      	movs	r6, #1
  401eca:	4d10      	ldr	r5, [pc, #64]	; (401f0c <spi_cmd_rsp+0xa4>)
  401ecc:	4631      	mov	r1, r6
  401ece:	f10d 0007 	add.w	r0, sp, #7
  401ed2:	47a8      	blx	r5
  401ed4:	b158      	cbz	r0, 401eee <spi_cmd_rsp+0x86>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
  401ed6:	f240 1235 	movw	r2, #309	; 0x135
  401eda:	490d      	ldr	r1, [pc, #52]	; (401f10 <spi_cmd_rsp+0xa8>)
  401edc:	480d      	ldr	r0, [pc, #52]	; (401f14 <spi_cmd_rsp+0xac>)
  401ede:	4c0e      	ldr	r4, [pc, #56]	; (401f18 <spi_cmd_rsp+0xb0>)
  401ee0:	47a0      	blx	r4
  401ee2:	480e      	ldr	r0, [pc, #56]	; (401f1c <spi_cmd_rsp+0xb4>)
  401ee4:	47a0      	blx	r4
  401ee6:	480e      	ldr	r0, [pc, #56]	; (401f20 <spi_cmd_rsp+0xb8>)
  401ee8:	47a0      	blx	r4
			result = N_FAIL;
  401eea:	2000      	movs	r0, #0
			goto _fail_;
  401eec:	e00b      	b.n	401f06 <spi_cmd_rsp+0x9e>
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
  401eee:	f89d 3007 	ldrb.w	r3, [sp, #7]
  401ef2:	b13b      	cbz	r3, 401f04 <spi_cmd_rsp+0x9c>
  401ef4:	1e63      	subs	r3, r4, #1
  401ef6:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  401efa:	d1e7      	bne.n	401ecc <spi_cmd_rsp+0x64>
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
	uint8 rsp;
	sint8 result = N_OK;
  401efc:	2001      	movs	r0, #1
  401efe:	e002      	b.n	401f06 <spi_cmd_rsp+0x9e>
	**/
	if ((cmd == CMD_RESET) ||
		 (cmd == CMD_TERMINATE) ||
		 (cmd == CMD_REPEAT)) {
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
			result = N_FAIL;
  401f00:	2000      	movs	r0, #0
  401f02:	e000      	b.n	401f06 <spi_cmd_rsp+0x9e>
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
	uint8 rsp;
	sint8 result = N_OK;
  401f04:	2001      	movs	r0, #1
	} while((rsp != 0x00) && (s8RetryCnt-- >0));

_fail_:

	return result;
}
  401f06:	b003      	add	sp, #12
  401f08:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401f0a:	bf00      	nop
  401f0c:	00401e49 	.word	0x00401e49
  401f10:	0040c314 	.word	0x0040c314
  401f14:	0040b4f0 	.word	0x0040b4f0
  401f18:	00404665 	.word	0x00404665
  401f1c:	0040be38 	.word	0x0040be38
  401f20:	0040b51c 	.word	0x0040b51c

00401f24 <spi_data_read>:

static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
  401f24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401f28:	b083      	sub	sp, #12
  401f2a:	4682      	mov	sl, r0
  401f2c:	4689      	mov	r9, r1
  401f2e:	4693      	mov	fp, r2
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
  401f30:	f04f 0800 	mov.w	r8, #0
		/**
			Data Respnose header
		**/
		retry = 10;
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  401f34:	4d35      	ldr	r5, [pc, #212]	; (40200c <spi_data_read+0xe8>)
	/**
		Data
	**/
	ix = 0;
	do {
		if (sz <= DATA_PKT_SZ)
  401f36:	f5b9 5f00 	cmp.w	r9, #8192	; 0x2000
			nbytes = sz;
  401f3a:	bf94      	ite	ls
  401f3c:	fa0f f789 	sxthls.w	r7, r9
		else
			nbytes = DATA_PKT_SZ;
  401f40:	f44f 5700 	movhi.w	r7, #8192	; 0x2000

		/**
			Data Respnose header
		**/
		retry = 10;
  401f44:	240a      	movs	r4, #10
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  401f46:	2601      	movs	r6, #1
  401f48:	4631      	mov	r1, r6
  401f4a:	f10d 0003 	add.w	r0, sp, #3
  401f4e:	47a8      	blx	r5
  401f50:	b158      	cbz	r0, 401f6a <spi_data_read+0x46>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
  401f52:	f240 1257 	movw	r2, #343	; 0x157
  401f56:	492e      	ldr	r1, [pc, #184]	; (402010 <spi_data_read+0xec>)
  401f58:	482e      	ldr	r0, [pc, #184]	; (402014 <spi_data_read+0xf0>)
  401f5a:	4c2f      	ldr	r4, [pc, #188]	; (402018 <spi_data_read+0xf4>)
  401f5c:	47a0      	blx	r4
  401f5e:	482f      	ldr	r0, [pc, #188]	; (40201c <spi_data_read+0xf8>)
  401f60:	47a0      	blx	r4
  401f62:	482f      	ldr	r0, [pc, #188]	; (402020 <spi_data_read+0xfc>)
  401f64:	47a0      	blx	r4
  401f66:	2000      	movs	r0, #0
  401f68:	e04d      	b.n	402006 <spi_data_read+0xe2>
				result = N_FAIL;
				break;
			}
			if (((rsp >> 4) & 0xf) == 0xf)
  401f6a:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401f6e:	091b      	lsrs	r3, r3, #4
  401f70:	2b0f      	cmp	r3, #15
  401f72:	d005      	beq.n	401f80 <spi_data_read+0x5c>
  401f74:	3c01      	subs	r4, #1
  401f76:	b224      	sxth	r4, r4
				break;
		} while (retry--);
  401f78:	f1b4 3fff 	cmp.w	r4, #4294967295
  401f7c:	d1e4      	bne.n	401f48 <spi_data_read+0x24>
  401f7e:	e001      	b.n	401f84 <spi_data_read+0x60>

		if (result == N_FAIL)
			break;

		if (retry <= 0) {
  401f80:	2c00      	cmp	r4, #0
  401f82:	dc0d      	bgt.n	401fa0 <spi_data_read+0x7c>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
  401f84:	f240 1263 	movw	r2, #355	; 0x163
  401f88:	4921      	ldr	r1, [pc, #132]	; (402010 <spi_data_read+0xec>)
  401f8a:	4822      	ldr	r0, [pc, #136]	; (402014 <spi_data_read+0xf0>)
  401f8c:	4c22      	ldr	r4, [pc, #136]	; (402018 <spi_data_read+0xf4>)
  401f8e:	47a0      	blx	r4
  401f90:	f89d 1003 	ldrb.w	r1, [sp, #3]
  401f94:	4823      	ldr	r0, [pc, #140]	; (402024 <spi_data_read+0x100>)
  401f96:	47a0      	blx	r4
  401f98:	4821      	ldr	r0, [pc, #132]	; (402020 <spi_data_read+0xfc>)
  401f9a:	47a0      	blx	r4
			result = N_FAIL;
  401f9c:	2000      	movs	r0, #0
			break;
  401f9e:	e032      	b.n	402006 <spi_data_read+0xe2>
		}

		/**
			Read bytes
		**/
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
  401fa0:	b2bf      	uxth	r7, r7
  401fa2:	4639      	mov	r1, r7
  401fa4:	eb0a 0008 	add.w	r0, sl, r8
  401fa8:	47a8      	blx	r5
  401faa:	b158      	cbz	r0, 401fc4 <spi_data_read+0xa0>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
  401fac:	f44f 72b6 	mov.w	r2, #364	; 0x16c
  401fb0:	4917      	ldr	r1, [pc, #92]	; (402010 <spi_data_read+0xec>)
  401fb2:	4818      	ldr	r0, [pc, #96]	; (402014 <spi_data_read+0xf0>)
  401fb4:	4c18      	ldr	r4, [pc, #96]	; (402018 <spi_data_read+0xf4>)
  401fb6:	47a0      	blx	r4
  401fb8:	481b      	ldr	r0, [pc, #108]	; (402028 <spi_data_read+0x104>)
  401fba:	47a0      	blx	r4
  401fbc:	4818      	ldr	r0, [pc, #96]	; (402020 <spi_data_read+0xfc>)
  401fbe:	47a0      	blx	r4
			result = N_FAIL;
  401fc0:	2000      	movs	r0, #0
			break;
  401fc2:	e020      	b.n	402006 <spi_data_read+0xe2>
		}
		if(!clockless)
  401fc4:	f1bb 0f00 	cmp.w	fp, #0
  401fc8:	d112      	bne.n	401ff0 <spi_data_read+0xcc>
		{
			/**
			Read Crc
			**/
			if (!gu8Crc_off) {
  401fca:	4b18      	ldr	r3, [pc, #96]	; (40202c <spi_data_read+0x108>)
  401fcc:	781b      	ldrb	r3, [r3, #0]
  401fce:	b97b      	cbnz	r3, 401ff0 <spi_data_read+0xcc>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
  401fd0:	2102      	movs	r1, #2
  401fd2:	a801      	add	r0, sp, #4
  401fd4:	47a8      	blx	r5
  401fd6:	b158      	cbz	r0, 401ff0 <spi_data_read+0xcc>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
  401fd8:	f240 1277 	movw	r2, #375	; 0x177
  401fdc:	490c      	ldr	r1, [pc, #48]	; (402010 <spi_data_read+0xec>)
  401fde:	480d      	ldr	r0, [pc, #52]	; (402014 <spi_data_read+0xf0>)
  401fe0:	4c0d      	ldr	r4, [pc, #52]	; (402018 <spi_data_read+0xf4>)
  401fe2:	47a0      	blx	r4
  401fe4:	4812      	ldr	r0, [pc, #72]	; (402030 <spi_data_read+0x10c>)
  401fe6:	47a0      	blx	r4
  401fe8:	480d      	ldr	r0, [pc, #52]	; (402020 <spi_data_read+0xfc>)
  401fea:	47a0      	blx	r4
					result = N_FAIL;
  401fec:	2000      	movs	r0, #0
					break;
  401fee:	e00a      	b.n	402006 <spi_data_read+0xe2>
				}
			}
		}
		ix += nbytes;
  401ff0:	44b8      	add	r8, r7
  401ff2:	fa0f f888 	sxth.w	r8, r8
		sz -= nbytes;
  401ff6:	ebc7 0709 	rsb	r7, r7, r9
  401ffa:	fa1f f987 	uxth.w	r9, r7

	} while (sz);
  401ffe:	f1b9 0f00 	cmp.w	r9, #0
  402002:	d198      	bne.n	401f36 <spi_data_read+0x12>
  402004:	2001      	movs	r0, #1

	return result;
}
  402006:	b003      	add	sp, #12
  402008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40200c:	00401e49 	.word	0x00401e49
  402010:	0040bd00 	.word	0x0040bd00
  402014:	0040b4f0 	.word	0x0040b4f0
  402018:	00404665 	.word	0x00404665
  40201c:	0040be6c 	.word	0x0040be6c
  402020:	0040b51c 	.word	0x0040b51c
  402024:	0040bea0 	.word	0x0040bea0
  402028:	0040bed0 	.word	0x0040bed0
  40202c:	20400914 	.word	0x20400914
  402030:	0040bf04 	.word	0x0040bf04

00402034 <nmi_spi_write>:
	spi.u16Sz = sz;
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
}

static sint8 nmi_spi_write(uint8* b, uint16 sz)
{
  402034:	b500      	push	{lr}
  402036:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = b;
  402038:	9001      	str	r0, [sp, #4]
	spi.pu8OutBuf = NULL;
  40203a:	2300      	movs	r3, #0
  40203c:	9302      	str	r3, [sp, #8]
	spi.u16Sz = sz;
  40203e:	f8ad 100c 	strh.w	r1, [sp, #12]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
  402042:	a901      	add	r1, sp, #4
  402044:	2003      	movs	r0, #3
  402046:	4b02      	ldr	r3, [pc, #8]	; (402050 <nmi_spi_write+0x1c>)
  402048:	4798      	blx	r3
}
  40204a:	b005      	add	sp, #20
  40204c:	f85d fb04 	ldr.w	pc, [sp], #4
  402050:	0040073d 	.word	0x0040073d

00402054 <spi_cmd>:
	Spi protocol Function

********************************************/

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
  402054:	b570      	push	{r4, r5, r6, lr}
  402056:	b084      	sub	sp, #16
  402058:	f89d 4020 	ldrb.w	r4, [sp, #32]
	uint8 bc[9];
	uint8 len = 5;
	sint8 result = N_OK;

	bc[0] = cmd;
  40205c:	f88d 0004 	strb.w	r0, [sp, #4]
	switch (cmd) {
  402060:	38c1      	subs	r0, #193	; 0xc1
  402062:	280e      	cmp	r0, #14
  402064:	f200 80ae 	bhi.w	4021c4 <spi_cmd+0x170>
  402068:	e8df f000 	tbb	[pc, r0]
  40206c:	125f3e3e 	.word	0x125f3e3e
  402070:	4d4d2c23 	.word	0x4d4d2c23
  402074:	acac0878 	.word	0xacac0878
  402078:	acac      	.short	0xacac
  40207a:	35          	.byte	0x35
  40207b:	00          	.byte	0x00
	case CMD_SINGLE_READ:				/* single word (4 bytes) read */
		bc[1] = (uint8)(adr >> 16);
  40207c:	0c0b      	lsrs	r3, r1, #16
  40207e:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  402082:	0a0b      	lsrs	r3, r1, #8
  402084:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = (uint8)adr;
  402088:	f88d 1007 	strb.w	r1, [sp, #7]
		len = 5;
  40208c:	2105      	movs	r1, #5
		break;
  40208e:	e0a4      	b.n	4021da <spi_cmd+0x186>
	case CMD_INTERNAL_READ:			/* internal register read */
		bc[1] = (uint8)(adr >> 8);
  402090:	f3c1 2307 	ubfx	r3, r1, #8, #8
		if(clockless)  bc[1] |= (1 << 7);
  402094:	b914      	cbnz	r4, 40209c <spi_cmd+0x48>
		bc[2] = (uint8)(adr >> 8);
		bc[3] = (uint8)adr;
		len = 5;
		break;
	case CMD_INTERNAL_READ:			/* internal register read */
		bc[1] = (uint8)(adr >> 8);
  402096:	f88d 3005 	strb.w	r3, [sp, #5]
  40209a:	e003      	b.n	4020a4 <spi_cmd+0x50>
		if(clockless)  bc[1] |= (1 << 7);
  40209c:	f063 037f 	orn	r3, r3, #127	; 0x7f
  4020a0:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)adr;
  4020a4:	f88d 1006 	strb.w	r1, [sp, #6]
		bc[3] = 0x00;
  4020a8:	2300      	movs	r3, #0
  4020aa:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  4020ae:	2105      	movs	r1, #5
		break;
  4020b0:	e093      	b.n	4021da <spi_cmd+0x186>
	case CMD_TERMINATE:					/* termination */
		bc[1] = 0x00;
  4020b2:	2300      	movs	r3, #0
  4020b4:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = 0x00;
  4020b8:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = 0x00;
  4020bc:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  4020c0:	2105      	movs	r1, #5
		break;
  4020c2:	e08a      	b.n	4021da <spi_cmd+0x186>
	case CMD_REPEAT:						/* repeat */
		bc[1] = 0x00;
  4020c4:	2300      	movs	r3, #0
  4020c6:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = 0x00;
  4020ca:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = 0x00;
  4020ce:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  4020d2:	2105      	movs	r1, #5
		break;
  4020d4:	e081      	b.n	4021da <spi_cmd+0x186>
	case CMD_RESET:							/* reset */
		bc[1] = 0xff;
  4020d6:	23ff      	movs	r3, #255	; 0xff
  4020d8:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = 0xff;
  4020dc:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = 0xff;
  4020e0:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  4020e4:	2105      	movs	r1, #5
		break;
  4020e6:	e078      	b.n	4021da <spi_cmd+0x186>
	case CMD_DMA_WRITE:					/* dma write */
	case CMD_DMA_READ:					/* dma read */
		bc[1] = (uint8)(adr >> 16);
  4020e8:	0c0a      	lsrs	r2, r1, #16
  4020ea:	f88d 2005 	strb.w	r2, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  4020ee:	0a0a      	lsrs	r2, r1, #8
  4020f0:	f88d 2006 	strb.w	r2, [sp, #6]
		bc[3] = (uint8)adr;
  4020f4:	f88d 1007 	strb.w	r1, [sp, #7]
		bc[4] = (uint8)(sz >> 8);
  4020f8:	0a1a      	lsrs	r2, r3, #8
  4020fa:	f88d 2008 	strb.w	r2, [sp, #8]
		bc[5] = (uint8)(sz);
  4020fe:	f88d 3009 	strb.w	r3, [sp, #9]
		len = 7;
  402102:	2107      	movs	r1, #7
		break;
  402104:	e069      	b.n	4021da <spi_cmd+0x186>
	case CMD_DMA_EXT_WRITE:		/* dma extended write */
	case CMD_DMA_EXT_READ:			/* dma extended read */
		bc[1] = (uint8)(adr >> 16);
  402106:	0c0a      	lsrs	r2, r1, #16
  402108:	f88d 2005 	strb.w	r2, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  40210c:	0a0a      	lsrs	r2, r1, #8
  40210e:	f88d 2006 	strb.w	r2, [sp, #6]
		bc[3] = (uint8)adr;
  402112:	f88d 1007 	strb.w	r1, [sp, #7]
		bc[4] = (uint8)(sz >> 16);
  402116:	0c1a      	lsrs	r2, r3, #16
  402118:	f88d 2008 	strb.w	r2, [sp, #8]
		bc[5] = (uint8)(sz >> 8);
  40211c:	0a1a      	lsrs	r2, r3, #8
  40211e:	f88d 2009 	strb.w	r2, [sp, #9]
		bc[6] = (uint8)(sz);
  402122:	f88d 300a 	strb.w	r3, [sp, #10]
		len = 8;
  402126:	2108      	movs	r1, #8
		break;
  402128:	e057      	b.n	4021da <spi_cmd+0x186>
	case CMD_INTERNAL_WRITE:		/* internal register write */
		bc[1] = (uint8)(adr >> 8);
  40212a:	f3c1 2307 	ubfx	r3, r1, #8, #8
		if(clockless)  bc[1] |= (1 << 7);
  40212e:	b914      	cbnz	r4, 402136 <spi_cmd+0xe2>
		bc[5] = (uint8)(sz >> 8);
		bc[6] = (uint8)(sz);
		len = 8;
		break;
	case CMD_INTERNAL_WRITE:		/* internal register write */
		bc[1] = (uint8)(adr >> 8);
  402130:	f88d 3005 	strb.w	r3, [sp, #5]
  402134:	e003      	b.n	40213e <spi_cmd+0xea>
		if(clockless)  bc[1] |= (1 << 7);
  402136:	f063 037f 	orn	r3, r3, #127	; 0x7f
  40213a:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)(adr);
  40213e:	f88d 1006 	strb.w	r1, [sp, #6]
		bc[3] = (uint8)(u32data >> 24);
  402142:	0e13      	lsrs	r3, r2, #24
  402144:	f88d 3007 	strb.w	r3, [sp, #7]
		bc[4] = (uint8)(u32data >> 16);
  402148:	0c13      	lsrs	r3, r2, #16
  40214a:	f88d 3008 	strb.w	r3, [sp, #8]
		bc[5] = (uint8)(u32data >> 8);
  40214e:	0a13      	lsrs	r3, r2, #8
  402150:	f88d 3009 	strb.w	r3, [sp, #9]
		bc[6] = (uint8)(u32data);
  402154:	f88d 200a 	strb.w	r2, [sp, #10]
		len = 8;
  402158:	2108      	movs	r1, #8
		break;
  40215a:	e03e      	b.n	4021da <spi_cmd+0x186>
	case CMD_SINGLE_WRITE:			/* single word write */
		bc[1] = (uint8)(adr >> 16);
  40215c:	0c0b      	lsrs	r3, r1, #16
  40215e:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  402162:	0a0b      	lsrs	r3, r1, #8
  402164:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = (uint8)(adr);
  402168:	f88d 1007 	strb.w	r1, [sp, #7]
		bc[4] = (uint8)(u32data >> 24);
  40216c:	0e13      	lsrs	r3, r2, #24
  40216e:	f88d 3008 	strb.w	r3, [sp, #8]
		bc[5] = (uint8)(u32data >> 16);
  402172:	0c13      	lsrs	r3, r2, #16
  402174:	f88d 3009 	strb.w	r3, [sp, #9]
		bc[6] = (uint8)(u32data >> 8);
  402178:	0a13      	lsrs	r3, r2, #8
  40217a:	f88d 300a 	strb.w	r3, [sp, #10]
		bc[7] = (uint8)(u32data);
  40217e:	f88d 200b 	strb.w	r2, [sp, #11]
		len = 9;
  402182:	2109      	movs	r1, #9
		break;
  402184:	e029      	b.n	4021da <spi_cmd+0x186>
};


static uint8 crc7_byte(uint8 crc, uint8 data)
{
	return crc7_syndrome_table[(crc << 1) ^ data];
  402186:	f812 3b01 	ldrb.w	r3, [r2], #1
  40218a:	ea83 0340 	eor.w	r3, r3, r0, lsl #1
  40218e:	5ce0      	ldrb	r0, [r4, r3]
}

static uint8 crc7(uint8 crc, const uint8 *buffer, uint32 len)
{
	while (len--)
  402190:	4295      	cmp	r5, r2
  402192:	d1f8      	bne.n	402186 <spi_cmd+0x132>
		break;
	}

	if (result) {
		if (!gu8Crc_off)
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
  402194:	ab04      	add	r3, sp, #16
  402196:	441e      	add	r6, r3
  402198:	0043      	lsls	r3, r0, #1
  40219a:	f806 3c0c 	strb.w	r3, [r6, #-12]
  40219e:	e001      	b.n	4021a4 <spi_cmd+0x150>
		else
			len-=1;
  4021a0:	3901      	subs	r1, #1
  4021a2:	b2c9      	uxtb	r1, r1

		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
  4021a4:	a801      	add	r0, sp, #4
  4021a6:	4b10      	ldr	r3, [pc, #64]	; (4021e8 <spi_cmd+0x194>)
  4021a8:	4798      	blx	r3
  4021aa:	b168      	cbz	r0, 4021c8 <spi_cmd+0x174>
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
  4021ac:	f44f 7284 	mov.w	r2, #264	; 0x108
  4021b0:	490e      	ldr	r1, [pc, #56]	; (4021ec <spi_cmd+0x198>)
  4021b2:	480f      	ldr	r0, [pc, #60]	; (4021f0 <spi_cmd+0x19c>)
  4021b4:	4c0f      	ldr	r4, [pc, #60]	; (4021f4 <spi_cmd+0x1a0>)
  4021b6:	47a0      	blx	r4
  4021b8:	480f      	ldr	r0, [pc, #60]	; (4021f8 <spi_cmd+0x1a4>)
  4021ba:	47a0      	blx	r4
  4021bc:	480f      	ldr	r0, [pc, #60]	; (4021fc <spi_cmd+0x1a8>)
  4021be:	47a0      	blx	r4
			result = N_FAIL;
  4021c0:	2000      	movs	r0, #0
  4021c2:	e00f      	b.n	4021e4 <spi_cmd+0x190>
	uint8 bc[9];
	uint8 len = 5;
	sint8 result = N_OK;

	bc[0] = cmd;
	switch (cmd) {
  4021c4:	2000      	movs	r0, #0
  4021c6:	e00d      	b.n	4021e4 <spi_cmd+0x190>
  4021c8:	2001      	movs	r0, #1
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
			result = N_FAIL;
		}
	}

	return result;
  4021ca:	e00b      	b.n	4021e4 <spi_cmd+0x190>
		break;
	}

	if (result) {
		if (!gu8Crc_off)
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
  4021cc:	1e4e      	subs	r6, r1, #1
  4021ce:	ab01      	add	r3, sp, #4
  4021d0:	199d      	adds	r5, r3, r6
  4021d2:	207f      	movs	r0, #127	; 0x7f
  4021d4:	461a      	mov	r2, r3
};


static uint8 crc7_byte(uint8 crc, uint8 data)
{
	return crc7_syndrome_table[(crc << 1) ^ data];
  4021d6:	4c0a      	ldr	r4, [pc, #40]	; (402200 <spi_cmd+0x1ac>)
  4021d8:	e7d5      	b.n	402186 <spi_cmd+0x132>
		result = N_FAIL;
		break;
	}

	if (result) {
		if (!gu8Crc_off)
  4021da:	4b0a      	ldr	r3, [pc, #40]	; (402204 <spi_cmd+0x1b0>)
  4021dc:	781b      	ldrb	r3, [r3, #0]
  4021de:	2b00      	cmp	r3, #0
  4021e0:	d1de      	bne.n	4021a0 <spi_cmd+0x14c>
  4021e2:	e7f3      	b.n	4021cc <spi_cmd+0x178>
			result = N_FAIL;
		}
	}

	return result;
}
  4021e4:	b004      	add	sp, #16
  4021e6:	bd70      	pop	{r4, r5, r6, pc}
  4021e8:	00402035 	.word	0x00402035
  4021ec:	0040c2fc 	.word	0x0040c2fc
  4021f0:	0040b4f0 	.word	0x0040b4f0
  4021f4:	00404665 	.word	0x00404665
  4021f8:	0040bf3c 	.word	0x0040bf3c
  4021fc:	0040b51c 	.word	0x0040b51c
  402200:	0040bd10 	.word	0x0040bd10
  402204:	20400914 	.word	0x20400914

00402208 <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
  402208:	b570      	push	{r4, r5, r6, lr}
  40220a:	b082      	sub	sp, #8
  40220c:	4604      	mov	r4, r0
		clockless = 1;
	}
	else
	{
		cmd = CMD_SINGLE_WRITE;
		clockless = 0;
  40220e:	2831      	cmp	r0, #49	; 0x31
  402210:	bf35      	itete	cc
  402212:	2301      	movcc	r3, #1
  402214:	2300      	movcs	r3, #0
  402216:	25c3      	movcc	r5, #195	; 0xc3
  402218:	25c9      	movcs	r5, #201	; 0xc9
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
  40221a:	9300      	str	r3, [sp, #0]
  40221c:	2304      	movs	r3, #4
  40221e:	460a      	mov	r2, r1
  402220:	4601      	mov	r1, r0
  402222:	4628      	mov	r0, r5
  402224:	4e16      	ldr	r6, [pc, #88]	; (402280 <spi_write_reg+0x78>)
  402226:	47b0      	blx	r6
	if (result != N_OK) {
  402228:	2801      	cmp	r0, #1
  40222a:	d00c      	beq.n	402246 <spi_write_reg+0x3e>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
  40222c:	f240 12eb 	movw	r2, #491	; 0x1eb
  402230:	4914      	ldr	r1, [pc, #80]	; (402284 <spi_write_reg+0x7c>)
  402232:	4815      	ldr	r0, [pc, #84]	; (402288 <spi_write_reg+0x80>)
  402234:	4d15      	ldr	r5, [pc, #84]	; (40228c <spi_write_reg+0x84>)
  402236:	47a8      	blx	r5
  402238:	4621      	mov	r1, r4
  40223a:	4815      	ldr	r0, [pc, #84]	; (402290 <spi_write_reg+0x88>)
  40223c:	47a8      	blx	r5
  40223e:	4815      	ldr	r0, [pc, #84]	; (402294 <spi_write_reg+0x8c>)
  402240:	47a8      	blx	r5
		return N_FAIL;
  402242:	2000      	movs	r0, #0
  402244:	e01a      	b.n	40227c <spi_write_reg+0x74>
	}

	result = spi_cmd_rsp(cmd);
  402246:	4628      	mov	r0, r5
  402248:	4b13      	ldr	r3, [pc, #76]	; (402298 <spi_write_reg+0x90>)
  40224a:	4798      	blx	r3
	if (result != N_OK) {
  40224c:	2801      	cmp	r0, #1
  40224e:	d014      	beq.n	40227a <spi_write_reg+0x72>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
  402250:	f240 12f1 	movw	r2, #497	; 0x1f1
  402254:	490b      	ldr	r1, [pc, #44]	; (402284 <spi_write_reg+0x7c>)
  402256:	480c      	ldr	r0, [pc, #48]	; (402288 <spi_write_reg+0x80>)
  402258:	4d0c      	ldr	r5, [pc, #48]	; (40228c <spi_write_reg+0x84>)
  40225a:	47a8      	blx	r5
  40225c:	4621      	mov	r1, r4
  40225e:	480f      	ldr	r0, [pc, #60]	; (40229c <spi_write_reg+0x94>)
  402260:	47a8      	blx	r5
  402262:	480c      	ldr	r0, [pc, #48]	; (402294 <spi_write_reg+0x8c>)
  402264:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  402266:	2400      	movs	r4, #0
  402268:	9400      	str	r4, [sp, #0]
  40226a:	4623      	mov	r3, r4
  40226c:	4622      	mov	r2, r4
  40226e:	4621      	mov	r1, r4
  402270:	20cf      	movs	r0, #207	; 0xcf
  402272:	4d03      	ldr	r5, [pc, #12]	; (402280 <spi_write_reg+0x78>)
  402274:	47a8      	blx	r5
		return N_FAIL;
  402276:	4620      	mov	r0, r4
  402278:	e000      	b.n	40227c <spi_write_reg+0x74>
	}

	return N_OK;
  40227a:	2001      	movs	r0, #1
	}

	return result;

#endif
}
  40227c:	b002      	add	sp, #8
  40227e:	bd70      	pop	{r4, r5, r6, pc}
  402280:	00402055 	.word	0x00402055
  402284:	0040c2ec 	.word	0x0040c2ec
  402288:	0040b4f0 	.word	0x0040b4f0
  40228c:	00404665 	.word	0x00404665
  402290:	0040bf68 	.word	0x0040bf68
  402294:	0040b51c 	.word	0x0040b51c
  402298:	00401e69 	.word	0x00401e69
  40229c:	0040bf94 	.word	0x0040bf94

004022a0 <spi_read_reg>:

	return N_OK;
}

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
  4022a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4022a4:	b084      	sub	sp, #16
  4022a6:	4604      	mov	r4, r0
  4022a8:	4688      	mov	r8, r1
		clockless = 1;
	}
	else
	{
		cmd = CMD_SINGLE_READ;
		clockless = 0;
  4022aa:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  4022ae:	bf35      	itete	cc
  4022b0:	2601      	movcc	r6, #1
  4022b2:	2600      	movcs	r6, #0
  4022b4:	25c4      	movcc	r5, #196	; 0xc4
  4022b6:	25ca      	movcs	r5, #202	; 0xca
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
  4022b8:	9600      	str	r6, [sp, #0]
  4022ba:	2304      	movs	r3, #4
  4022bc:	2200      	movs	r2, #0
  4022be:	4601      	mov	r1, r0
  4022c0:	4628      	mov	r0, r5
  4022c2:	4f2d      	ldr	r7, [pc, #180]	; (402378 <spi_read_reg+0xd8>)
  4022c4:	47b8      	blx	r7
	if (result != N_OK) {
  4022c6:	2801      	cmp	r0, #1
  4022c8:	d00c      	beq.n	4022e4 <spi_read_reg+0x44>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
  4022ca:	f240 2245 	movw	r2, #581	; 0x245
  4022ce:	492b      	ldr	r1, [pc, #172]	; (40237c <spi_read_reg+0xdc>)
  4022d0:	482b      	ldr	r0, [pc, #172]	; (402380 <spi_read_reg+0xe0>)
  4022d2:	4d2c      	ldr	r5, [pc, #176]	; (402384 <spi_read_reg+0xe4>)
  4022d4:	47a8      	blx	r5
  4022d6:	4621      	mov	r1, r4
  4022d8:	482b      	ldr	r0, [pc, #172]	; (402388 <spi_read_reg+0xe8>)
  4022da:	47a8      	blx	r5
  4022dc:	482b      	ldr	r0, [pc, #172]	; (40238c <spi_read_reg+0xec>)
  4022de:	47a8      	blx	r5
		return N_FAIL;
  4022e0:	2000      	movs	r0, #0
  4022e2:	e045      	b.n	402370 <spi_read_reg+0xd0>
	}

	result = spi_cmd_rsp(cmd);
  4022e4:	4628      	mov	r0, r5
  4022e6:	4b2a      	ldr	r3, [pc, #168]	; (402390 <spi_read_reg+0xf0>)
  4022e8:	4798      	blx	r3
	if (result != N_OK) {
  4022ea:	2801      	cmp	r0, #1
  4022ec:	d014      	beq.n	402318 <spi_read_reg+0x78>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
  4022ee:	f240 224b 	movw	r2, #587	; 0x24b
  4022f2:	4922      	ldr	r1, [pc, #136]	; (40237c <spi_read_reg+0xdc>)
  4022f4:	4822      	ldr	r0, [pc, #136]	; (402380 <spi_read_reg+0xe0>)
  4022f6:	4d23      	ldr	r5, [pc, #140]	; (402384 <spi_read_reg+0xe4>)
  4022f8:	47a8      	blx	r5
  4022fa:	4621      	mov	r1, r4
  4022fc:	4825      	ldr	r0, [pc, #148]	; (402394 <spi_read_reg+0xf4>)
  4022fe:	47a8      	blx	r5
  402300:	4822      	ldr	r0, [pc, #136]	; (40238c <spi_read_reg+0xec>)
  402302:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  402304:	2400      	movs	r4, #0
  402306:	9400      	str	r4, [sp, #0]
  402308:	4623      	mov	r3, r4
  40230a:	4622      	mov	r2, r4
  40230c:	4621      	mov	r1, r4
  40230e:	20cf      	movs	r0, #207	; 0xcf
  402310:	4d19      	ldr	r5, [pc, #100]	; (402378 <spi_read_reg+0xd8>)
  402312:	47a8      	blx	r5
		return N_FAIL;
  402314:	4620      	mov	r0, r4
  402316:	e02b      	b.n	402370 <spi_read_reg+0xd0>
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
  402318:	4632      	mov	r2, r6
  40231a:	2104      	movs	r1, #4
  40231c:	a803      	add	r0, sp, #12
  40231e:	4b1e      	ldr	r3, [pc, #120]	; (402398 <spi_read_reg+0xf8>)
  402320:	4798      	blx	r3
	if (result != N_OK) {
  402322:	2801      	cmp	r0, #1
  402324:	d013      	beq.n	40234e <spi_read_reg+0xae>
		M2M_ERR("[nmi spi]: Failed data read...\n");
  402326:	f240 2253 	movw	r2, #595	; 0x253
  40232a:	4914      	ldr	r1, [pc, #80]	; (40237c <spi_read_reg+0xdc>)
  40232c:	4814      	ldr	r0, [pc, #80]	; (402380 <spi_read_reg+0xe0>)
  40232e:	4c15      	ldr	r4, [pc, #84]	; (402384 <spi_read_reg+0xe4>)
  402330:	47a0      	blx	r4
  402332:	481a      	ldr	r0, [pc, #104]	; (40239c <spi_read_reg+0xfc>)
  402334:	47a0      	blx	r4
  402336:	4815      	ldr	r0, [pc, #84]	; (40238c <spi_read_reg+0xec>)
  402338:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  40233a:	2400      	movs	r4, #0
  40233c:	9400      	str	r4, [sp, #0]
  40233e:	4623      	mov	r3, r4
  402340:	4622      	mov	r2, r4
  402342:	4621      	mov	r1, r4
  402344:	20cf      	movs	r0, #207	; 0xcf
  402346:	4d0c      	ldr	r5, [pc, #48]	; (402378 <spi_read_reg+0xd8>)
  402348:	47a8      	blx	r5
		return N_FAIL;
  40234a:	4620      	mov	r0, r4
  40234c:	e010      	b.n	402370 <spi_read_reg+0xd0>
		return N_FAIL;
	}

#endif

	*u32data = tmp[0] |
  40234e:	f89d 100d 	ldrb.w	r1, [sp, #13]
  402352:	f89d 200e 	ldrb.w	r2, [sp, #14]
  402356:	0413      	lsls	r3, r2, #16
  402358:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
  40235c:	f89d 300c 	ldrb.w	r3, [sp, #12]
  402360:	4313      	orrs	r3, r2
  402362:	f89d 200f 	ldrb.w	r2, [sp, #15]
  402366:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  40236a:	f8c8 3000 	str.w	r3, [r8]
		((uint32)tmp[1] << 8) |
		((uint32)tmp[2] << 16) |
		((uint32)tmp[3] << 24);

	return N_OK;
  40236e:	2001      	movs	r0, #1
}
  402370:	b004      	add	sp, #16
  402372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402376:	bf00      	nop
  402378:	00402055 	.word	0x00402055
  40237c:	0040c320 	.word	0x0040c320
  402380:	0040b4f0 	.word	0x0040b4f0
  402384:	00404665 	.word	0x00404665
  402388:	0040bfcc 	.word	0x0040bfcc
  40238c:	0040b51c 	.word	0x0040b51c
  402390:	00401e69 	.word	0x00401e69
  402394:	0040bff8 	.word	0x0040bff8
  402398:	00401f25 	.word	0x00401f25
  40239c:	0040c02c 	.word	0x0040c02c

004023a0 <nm_spi_deinit>:
*	@date	27 Feb 2015
*	@version	1.0
*/
sint8 nm_spi_deinit(void)
{
	gu8Crc_off = 0;
  4023a0:	2000      	movs	r0, #0
  4023a2:	4b01      	ldr	r3, [pc, #4]	; (4023a8 <nm_spi_deinit+0x8>)
  4023a4:	7018      	strb	r0, [r3, #0]
	return M2M_SUCCESS;
}
  4023a6:	4770      	bx	lr
  4023a8:	20400914 	.word	0x20400914

004023ac <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
  4023ac:	b500      	push	{lr}
  4023ae:	b083      	sub	sp, #12
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
  4023b0:	a901      	add	r1, sp, #4
  4023b2:	4b03      	ldr	r3, [pc, #12]	; (4023c0 <nm_spi_read_reg+0x14>)
  4023b4:	4798      	blx	r3

	return u32Val;
}
  4023b6:	9801      	ldr	r0, [sp, #4]
  4023b8:	b003      	add	sp, #12
  4023ba:	f85d fb04 	ldr.w	pc, [sp], #4
  4023be:	bf00      	nop
  4023c0:	004022a1 	.word	0x004022a1

004023c4 <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
  4023c4:	b508      	push	{r3, lr}
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
  4023c6:	4b04      	ldr	r3, [pc, #16]	; (4023d8 <nm_spi_read_reg_with_ret+0x14>)
  4023c8:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
  4023ca:	2801      	cmp	r0, #1

	return s8Ret;
}
  4023cc:	bf0c      	ite	eq
  4023ce:	2000      	moveq	r0, #0
  4023d0:	f06f 0005 	mvnne.w	r0, #5
  4023d4:	bd08      	pop	{r3, pc}
  4023d6:	bf00      	nop
  4023d8:	004022a1 	.word	0x004022a1

004023dc <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
  4023dc:	b508      	push	{r3, lr}
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
  4023de:	4b04      	ldr	r3, [pc, #16]	; (4023f0 <nm_spi_write_reg+0x14>)
  4023e0:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
  4023e2:	2801      	cmp	r0, #1

	return s8Ret;
}
  4023e4:	bf0c      	ite	eq
  4023e6:	2000      	moveq	r0, #0
  4023e8:	f06f 0005 	mvnne.w	r0, #5
  4023ec:	bd08      	pop	{r3, pc}
  4023ee:	bf00      	nop
  4023f0:	00402209 	.word	0x00402209

004023f4 <nm_spi_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_init(void)
{
  4023f4:	b530      	push	{r4, r5, lr}
  4023f6:	b083      	sub	sp, #12
	uint32 chipid;
	uint32 reg =0;
  4023f8:	2300      	movs	r3, #0
  4023fa:	a902      	add	r1, sp, #8
  4023fc:	f841 3d08 	str.w	r3, [r1, #-8]!

	/**
		configure protocol
	**/
	gu8Crc_off = 0;
  402400:	4a32      	ldr	r2, [pc, #200]	; (4024cc <nm_spi_init+0xd8>)
  402402:	7013      	strb	r3, [r2, #0]

	// TODO: We can remove the CRC trials if there is a definite way to reset
	// the SPI to it's initial value.
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
  402404:	f64e 0024 	movw	r0, #59428	; 0xe824
  402408:	4b31      	ldr	r3, [pc, #196]	; (4024d0 <nm_spi_init+0xdc>)
  40240a:	4798      	blx	r3
  40240c:	b9f0      	cbnz	r0, 40244c <nm_spi_init+0x58>
		/* Read failed. Try with CRC off. This might happen when module
		is removed but chip isn't reset*/
		gu8Crc_off = 1;
  40240e:	2201      	movs	r2, #1
  402410:	4b2e      	ldr	r3, [pc, #184]	; (4024cc <nm_spi_init+0xd8>)
  402412:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
  402414:	f240 22c5 	movw	r2, #709	; 0x2c5
  402418:	492e      	ldr	r1, [pc, #184]	; (4024d4 <nm_spi_init+0xe0>)
  40241a:	482f      	ldr	r0, [pc, #188]	; (4024d8 <nm_spi_init+0xe4>)
  40241c:	4c2f      	ldr	r4, [pc, #188]	; (4024dc <nm_spi_init+0xe8>)
  40241e:	47a0      	blx	r4
  402420:	482f      	ldr	r0, [pc, #188]	; (4024e0 <nm_spi_init+0xec>)
  402422:	47a0      	blx	r4
  402424:	482f      	ldr	r0, [pc, #188]	; (4024e4 <nm_spi_init+0xf0>)
  402426:	47a0      	blx	r4
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
  402428:	4669      	mov	r1, sp
  40242a:	f64e 0024 	movw	r0, #59428	; 0xe824
  40242e:	4b28      	ldr	r3, [pc, #160]	; (4024d0 <nm_spi_init+0xdc>)
  402430:	4798      	blx	r3
  402432:	4604      	mov	r4, r0
  402434:	b950      	cbnz	r0, 40244c <nm_spi_init+0x58>
			// Reaad failed with both CRC on and off, something went bad
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
  402436:	f44f 7232 	mov.w	r2, #712	; 0x2c8
  40243a:	4926      	ldr	r1, [pc, #152]	; (4024d4 <nm_spi_init+0xe0>)
  40243c:	4826      	ldr	r0, [pc, #152]	; (4024d8 <nm_spi_init+0xe4>)
  40243e:	4d27      	ldr	r5, [pc, #156]	; (4024dc <nm_spi_init+0xe8>)
  402440:	47a8      	blx	r5
  402442:	4829      	ldr	r0, [pc, #164]	; (4024e8 <nm_spi_init+0xf4>)
  402444:	47a8      	blx	r5
  402446:	4827      	ldr	r0, [pc, #156]	; (4024e4 <nm_spi_init+0xf0>)
  402448:	47a8      	blx	r5
			return 0;
  40244a:	e03c      	b.n	4024c6 <nm_spi_init+0xd2>
		}
	}
	if(gu8Crc_off == 0)
  40244c:	4b1f      	ldr	r3, [pc, #124]	; (4024cc <nm_spi_init+0xd8>)
  40244e:	781b      	ldrb	r3, [r3, #0]
  402450:	b9cb      	cbnz	r3, 402486 <nm_spi_init+0x92>
	{
		reg &= ~0xc;	/* disable crc checking */
		reg &= ~0x70;
		reg |= (0x5 << 4);
  402452:	9900      	ldr	r1, [sp, #0]
  402454:	f021 017c 	bic.w	r1, r1, #124	; 0x7c
  402458:	f041 0150 	orr.w	r1, r1, #80	; 0x50
  40245c:	9100      	str	r1, [sp, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
  40245e:	f64e 0024 	movw	r0, #59428	; 0xe824
  402462:	4b22      	ldr	r3, [pc, #136]	; (4024ec <nm_spi_init+0xf8>)
  402464:	4798      	blx	r3
  402466:	4604      	mov	r4, r0
  402468:	b950      	cbnz	r0, 402480 <nm_spi_init+0x8c>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
  40246a:	f240 22d2 	movw	r2, #722	; 0x2d2
  40246e:	4919      	ldr	r1, [pc, #100]	; (4024d4 <nm_spi_init+0xe0>)
  402470:	4819      	ldr	r0, [pc, #100]	; (4024d8 <nm_spi_init+0xe4>)
  402472:	4d1a      	ldr	r5, [pc, #104]	; (4024dc <nm_spi_init+0xe8>)
  402474:	47a8      	blx	r5
  402476:	481e      	ldr	r0, [pc, #120]	; (4024f0 <nm_spi_init+0xfc>)
  402478:	47a8      	blx	r5
  40247a:	481a      	ldr	r0, [pc, #104]	; (4024e4 <nm_spi_init+0xf0>)
  40247c:	47a8      	blx	r5
			return 0;
  40247e:	e022      	b.n	4024c6 <nm_spi_init+0xd2>
		}
		gu8Crc_off = 1;
  402480:	2201      	movs	r2, #1
  402482:	4b12      	ldr	r3, [pc, #72]	; (4024cc <nm_spi_init+0xd8>)
  402484:	701a      	strb	r2, [r3, #0]
	}

	/**
		make sure can read back chip id correctly
	**/
	if (!spi_read_reg(0x1000, &chipid)) {
  402486:	a901      	add	r1, sp, #4
  402488:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  40248c:	4b10      	ldr	r3, [pc, #64]	; (4024d0 <nm_spi_init+0xdc>)
  40248e:	4798      	blx	r3
  402490:	b960      	cbnz	r0, 4024ac <nm_spi_init+0xb8>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
  402492:	f44f 7237 	mov.w	r2, #732	; 0x2dc
  402496:	490f      	ldr	r1, [pc, #60]	; (4024d4 <nm_spi_init+0xe0>)
  402498:	480f      	ldr	r0, [pc, #60]	; (4024d8 <nm_spi_init+0xe4>)
  40249a:	4c10      	ldr	r4, [pc, #64]	; (4024dc <nm_spi_init+0xe8>)
  40249c:	47a0      	blx	r4
  40249e:	4815      	ldr	r0, [pc, #84]	; (4024f4 <nm_spi_init+0x100>)
  4024a0:	47a0      	blx	r4
  4024a2:	4810      	ldr	r0, [pc, #64]	; (4024e4 <nm_spi_init+0xf0>)
  4024a4:	47a0      	blx	r4
		return M2M_ERR_BUS_FAIL;
  4024a6:	f06f 0405 	mvn.w	r4, #5
  4024aa:	e00c      	b.n	4024c6 <nm_spi_init+0xd2>
static void spi_init_pkt_sz(void)
{
	uint32 val32;

	/* Make sure SPI max. packet size fits the defined DATA_PKT_SZ.  */
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
  4024ac:	f64e 0024 	movw	r0, #59428	; 0xe824
  4024b0:	4b11      	ldr	r3, [pc, #68]	; (4024f8 <nm_spi_init+0x104>)
  4024b2:	4798      	blx	r3
	val32 &= ~(0x7 << 4);
  4024b4:	f020 0170 	bic.w	r1, r0, #112	; 0x70
	case 2048: val32 |= (3 << 4); break;
	case 4096: val32 |= (4 << 4); break;
	case 8192: val32 |= (5 << 4); break;

	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
  4024b8:	f041 0150 	orr.w	r1, r1, #80	; 0x50
  4024bc:	f64e 0024 	movw	r0, #59428	; 0xe824
  4024c0:	4b0e      	ldr	r3, [pc, #56]	; (4024fc <nm_spi_init+0x108>)
  4024c2:	4798      	blx	r3

	M2M_DBG("[nmi spi]: chipid (%08x)\n", (unsigned int)chipid);
	spi_init_pkt_sz();


	return M2M_SUCCESS;
  4024c4:	2400      	movs	r4, #0
}
  4024c6:	4620      	mov	r0, r4
  4024c8:	b003      	add	sp, #12
  4024ca:	bd30      	pop	{r4, r5, pc}
  4024cc:	20400914 	.word	0x20400914
  4024d0:	004022a1 	.word	0x004022a1
  4024d4:	0040be10 	.word	0x0040be10
  4024d8:	0040b4f0 	.word	0x0040b4f0
  4024dc:	00404665 	.word	0x00404665
  4024e0:	0040c04c 	.word	0x0040c04c
  4024e4:	0040b51c 	.word	0x0040b51c
  4024e8:	0040c09c 	.word	0x0040c09c
  4024ec:	00402209 	.word	0x00402209
  4024f0:	0040c0cc 	.word	0x0040c0cc
  4024f4:	0040c100 	.word	0x0040c100
  4024f8:	004023ad 	.word	0x004023ad
  4024fc:	004023dd 	.word	0x004023dd

00402500 <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
  402500:	b5f0      	push	{r4, r5, r6, r7, lr}
  402502:	b083      	sub	sp, #12
  402504:	4604      	mov	r4, r0
  402506:	460f      	mov	r7, r1
  402508:	4615      	mov	r5, r2

	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, size,0);
  40250a:	2200      	movs	r2, #0
  40250c:	9200      	str	r2, [sp, #0]
  40250e:	462b      	mov	r3, r5
  402510:	4601      	mov	r1, r0
  402512:	20c8      	movs	r0, #200	; 0xc8
  402514:	4e23      	ldr	r6, [pc, #140]	; (4025a4 <nm_spi_read_block+0xa4>)
  402516:	47b0      	blx	r6
	if (result != N_OK) {
  402518:	2801      	cmp	r0, #1
  40251a:	d00b      	beq.n	402534 <nm_spi_read_block+0x34>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
  40251c:	f44f 721d 	mov.w	r2, #628	; 0x274
  402520:	4921      	ldr	r1, [pc, #132]	; (4025a8 <nm_spi_read_block+0xa8>)
  402522:	4822      	ldr	r0, [pc, #136]	; (4025ac <nm_spi_read_block+0xac>)
  402524:	4d22      	ldr	r5, [pc, #136]	; (4025b0 <nm_spi_read_block+0xb0>)
  402526:	47a8      	blx	r5
  402528:	4621      	mov	r1, r4
  40252a:	4822      	ldr	r0, [pc, #136]	; (4025b4 <nm_spi_read_block+0xb4>)
  40252c:	47a8      	blx	r5
  40252e:	4822      	ldr	r0, [pc, #136]	; (4025b8 <nm_spi_read_block+0xb8>)
  402530:	47a8      	blx	r5
  402532:	e032      	b.n	40259a <nm_spi_read_block+0x9a>
		return N_FAIL;
	}

	result = spi_cmd_rsp(cmd);
  402534:	20c8      	movs	r0, #200	; 0xc8
  402536:	4b21      	ldr	r3, [pc, #132]	; (4025bc <nm_spi_read_block+0xbc>)
  402538:	4798      	blx	r3
	if (result != N_OK) {
  40253a:	2801      	cmp	r0, #1
  40253c:	d012      	beq.n	402564 <nm_spi_read_block+0x64>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
  40253e:	f240 227a 	movw	r2, #634	; 0x27a
  402542:	4919      	ldr	r1, [pc, #100]	; (4025a8 <nm_spi_read_block+0xa8>)
  402544:	4819      	ldr	r0, [pc, #100]	; (4025ac <nm_spi_read_block+0xac>)
  402546:	4d1a      	ldr	r5, [pc, #104]	; (4025b0 <nm_spi_read_block+0xb0>)
  402548:	47a8      	blx	r5
  40254a:	4621      	mov	r1, r4
  40254c:	481c      	ldr	r0, [pc, #112]	; (4025c0 <nm_spi_read_block+0xc0>)
  40254e:	47a8      	blx	r5
  402550:	4819      	ldr	r0, [pc, #100]	; (4025b8 <nm_spi_read_block+0xb8>)
  402552:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  402554:	2100      	movs	r1, #0
  402556:	9100      	str	r1, [sp, #0]
  402558:	460b      	mov	r3, r1
  40255a:	460a      	mov	r2, r1
  40255c:	20cf      	movs	r0, #207	; 0xcf
  40255e:	4c11      	ldr	r4, [pc, #68]	; (4025a4 <nm_spi_read_block+0xa4>)
  402560:	47a0      	blx	r4
  402562:	e01a      	b.n	40259a <nm_spi_read_block+0x9a>
	}

	/**
		Data
	**/
	result = spi_data_read(buf, size,0);
  402564:	2200      	movs	r2, #0
  402566:	4629      	mov	r1, r5
  402568:	4638      	mov	r0, r7
  40256a:	4b16      	ldr	r3, [pc, #88]	; (4025c4 <nm_spi_read_block+0xc4>)
  40256c:	4798      	blx	r3
	if (result != N_OK) {
  40256e:	2801      	cmp	r0, #1
  402570:	d011      	beq.n	402596 <nm_spi_read_block+0x96>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
  402572:	f44f 7221 	mov.w	r2, #644	; 0x284
  402576:	490c      	ldr	r1, [pc, #48]	; (4025a8 <nm_spi_read_block+0xa8>)
  402578:	480c      	ldr	r0, [pc, #48]	; (4025ac <nm_spi_read_block+0xac>)
  40257a:	4c0d      	ldr	r4, [pc, #52]	; (4025b0 <nm_spi_read_block+0xb0>)
  40257c:	47a0      	blx	r4
  40257e:	4812      	ldr	r0, [pc, #72]	; (4025c8 <nm_spi_read_block+0xc8>)
  402580:	47a0      	blx	r4
  402582:	480d      	ldr	r0, [pc, #52]	; (4025b8 <nm_spi_read_block+0xb8>)
  402584:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  402586:	2100      	movs	r1, #0
  402588:	9100      	str	r1, [sp, #0]
  40258a:	460b      	mov	r3, r1
  40258c:	460a      	mov	r2, r1
  40258e:	20cf      	movs	r0, #207	; 0xcf
  402590:	4c04      	ldr	r4, [pc, #16]	; (4025a4 <nm_spi_read_block+0xa4>)
  402592:	47a0      	blx	r4
  402594:	e001      	b.n	40259a <nm_spi_read_block+0x9a>
{
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
  402596:	2000      	movs	r0, #0
  402598:	e001      	b.n	40259e <nm_spi_read_block+0x9e>
	else s8Ret = M2M_ERR_BUS_FAIL;
  40259a:	f06f 0005 	mvn.w	r0, #5

	return s8Ret;
}
  40259e:	b003      	add	sp, #12
  4025a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4025a2:	bf00      	nop
  4025a4:	00402055 	.word	0x00402055
  4025a8:	0040be2c 	.word	0x0040be2c
  4025ac:	0040b4f0 	.word	0x0040b4f0
  4025b0:	00404665 	.word	0x00404665
  4025b4:	0040c128 	.word	0x0040c128
  4025b8:	0040b51c 	.word	0x0040b51c
  4025bc:	00401e69 	.word	0x00401e69
  4025c0:	0040c158 	.word	0x0040c158
  4025c4:	00401f25 	.word	0x00401f25
  4025c8:	0040c190 	.word	0x0040c190

004025cc <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
  4025cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4025d0:	b085      	sub	sp, #20
  4025d2:	4604      	mov	r4, r0
  4025d4:	4688      	mov	r8, r1
  4025d6:	4615      	mov	r5, r2

	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, size,0);
  4025d8:	2200      	movs	r2, #0
  4025da:	9200      	str	r2, [sp, #0]
  4025dc:	462b      	mov	r3, r5
  4025de:	4601      	mov	r1, r0
  4025e0:	20c7      	movs	r0, #199	; 0xc7
  4025e2:	4e4c      	ldr	r6, [pc, #304]	; (402714 <nm_spi_write_block+0x148>)
  4025e4:	47b0      	blx	r6
	if (result != N_OK) {
  4025e6:	2801      	cmp	r0, #1
  4025e8:	d00b      	beq.n	402602 <nm_spi_write_block+0x36>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
  4025ea:	f240 220f 	movw	r2, #527	; 0x20f
  4025ee:	494a      	ldr	r1, [pc, #296]	; (402718 <nm_spi_write_block+0x14c>)
  4025f0:	484a      	ldr	r0, [pc, #296]	; (40271c <nm_spi_write_block+0x150>)
  4025f2:	4d4b      	ldr	r5, [pc, #300]	; (402720 <nm_spi_write_block+0x154>)
  4025f4:	47a8      	blx	r5
  4025f6:	4621      	mov	r1, r4
  4025f8:	484a      	ldr	r0, [pc, #296]	; (402724 <nm_spi_write_block+0x158>)
  4025fa:	47a8      	blx	r5
  4025fc:	484a      	ldr	r0, [pc, #296]	; (402728 <nm_spi_write_block+0x15c>)
  4025fe:	47a8      	blx	r5
  402600:	e082      	b.n	402708 <nm_spi_write_block+0x13c>
		return N_FAIL;
	}

	result = spi_cmd_rsp(cmd);
  402602:	20c7      	movs	r0, #199	; 0xc7
  402604:	4b49      	ldr	r3, [pc, #292]	; (40272c <nm_spi_write_block+0x160>)
  402606:	4798      	blx	r3
	if (result != N_OK) {
  402608:	2801      	cmp	r0, #1
  40260a:	d012      	beq.n	402632 <nm_spi_write_block+0x66>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
  40260c:	f240 2215 	movw	r2, #533	; 0x215
  402610:	4941      	ldr	r1, [pc, #260]	; (402718 <nm_spi_write_block+0x14c>)
  402612:	4842      	ldr	r0, [pc, #264]	; (40271c <nm_spi_write_block+0x150>)
  402614:	4d42      	ldr	r5, [pc, #264]	; (402720 <nm_spi_write_block+0x154>)
  402616:	47a8      	blx	r5
  402618:	4621      	mov	r1, r4
  40261a:	4845      	ldr	r0, [pc, #276]	; (402730 <nm_spi_write_block+0x164>)
  40261c:	47a8      	blx	r5
  40261e:	4842      	ldr	r0, [pc, #264]	; (402728 <nm_spi_write_block+0x15c>)
  402620:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  402622:	2100      	movs	r1, #0
  402624:	9100      	str	r1, [sp, #0]
  402626:	460b      	mov	r3, r1
  402628:	460a      	mov	r2, r1
  40262a:	20cf      	movs	r0, #207	; 0xcf
  40262c:	4c39      	ldr	r4, [pc, #228]	; (402714 <nm_spi_write_block+0x148>)
  40262e:	47a0      	blx	r4
  402630:	e06a      	b.n	402708 <nm_spi_write_block+0x13c>
static sint8 spi_data_write(uint8 *b, uint16 sz)
{
	sint16 ix;
	uint16 nbytes;
	sint8 result = 1;
	uint8 cmd, order, crc[2] = {0};
  402632:	2400      	movs	r4, #0
  402634:	f8ad 400c 	strh.w	r4, [sp, #12]
				order = 0x3;
			else
				order = 0x2;
		}
		cmd |= order;
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
  402638:	4f3e      	ldr	r7, [pc, #248]	; (402734 <nm_spi_write_block+0x168>)
		}

		/**
			Write Crc
		**/
		if (!gu8Crc_off) {
  40263a:	f8df 9110 	ldr.w	r9, [pc, #272]	; 40274c <nm_spi_write_block+0x180>
  40263e:	462e      	mov	r6, r5
  402640:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  402644:	bf28      	it	cs
  402646:	f44f 5600 	movcs.w	r6, #8192	; 0x2000

		/**
			Write command
		**/
		cmd = 0xf0;
		if (ix == 0)  {
  40264a:	b92c      	cbnz	r4, 402658 <nm_spi_write_block+0x8c>
			if (sz <= DATA_PKT_SZ)
				order = 0x3;
			else
				order = 0x1;
  40264c:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  402650:	bf94      	ite	ls
  402652:	2303      	movls	r3, #3
  402654:	2301      	movhi	r3, #1
  402656:	e004      	b.n	402662 <nm_spi_write_block+0x96>
		} else {
			if (sz <= DATA_PKT_SZ)
				order = 0x3;
			else
				order = 0x2;
  402658:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  40265c:	bf94      	ite	ls
  40265e:	2303      	movls	r3, #3
  402660:	2302      	movhi	r3, #2
		}
		cmd |= order;
  402662:	f063 030f 	orn	r3, r3, #15
  402666:	f88d 300b 	strb.w	r3, [sp, #11]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
  40266a:	2101      	movs	r1, #1
  40266c:	f10d 000b 	add.w	r0, sp, #11
  402670:	47b8      	blx	r7
  402672:	b150      	cbz	r0, 40268a <nm_spi_write_block+0xbe>
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
  402674:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
  402678:	492f      	ldr	r1, [pc, #188]	; (402738 <nm_spi_write_block+0x16c>)
  40267a:	4828      	ldr	r0, [pc, #160]	; (40271c <nm_spi_write_block+0x150>)
  40267c:	4c28      	ldr	r4, [pc, #160]	; (402720 <nm_spi_write_block+0x154>)
  40267e:	47a0      	blx	r4
  402680:	482e      	ldr	r0, [pc, #184]	; (40273c <nm_spi_write_block+0x170>)
  402682:	47a0      	blx	r4
  402684:	4828      	ldr	r0, [pc, #160]	; (402728 <nm_spi_write_block+0x15c>)
  402686:	47a0      	blx	r4
  402688:	e028      	b.n	4026dc <nm_spi_write_block+0x110>
		}

		/**
			Write data
		**/
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
  40268a:	4631      	mov	r1, r6
  40268c:	eb08 0004 	add.w	r0, r8, r4
  402690:	47b8      	blx	r7
  402692:	b150      	cbz	r0, 4026aa <nm_spi_write_block+0xde>
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
  402694:	f240 12b1 	movw	r2, #433	; 0x1b1
  402698:	4927      	ldr	r1, [pc, #156]	; (402738 <nm_spi_write_block+0x16c>)
  40269a:	4820      	ldr	r0, [pc, #128]	; (40271c <nm_spi_write_block+0x150>)
  40269c:	4c20      	ldr	r4, [pc, #128]	; (402720 <nm_spi_write_block+0x154>)
  40269e:	47a0      	blx	r4
  4026a0:	4827      	ldr	r0, [pc, #156]	; (402740 <nm_spi_write_block+0x174>)
  4026a2:	47a0      	blx	r4
  4026a4:	4820      	ldr	r0, [pc, #128]	; (402728 <nm_spi_write_block+0x15c>)
  4026a6:	47a0      	blx	r4
  4026a8:	e018      	b.n	4026dc <nm_spi_write_block+0x110>
		}

		/**
			Write Crc
		**/
		if (!gu8Crc_off) {
  4026aa:	f899 3000 	ldrb.w	r3, [r9]
  4026ae:	b973      	cbnz	r3, 4026ce <nm_spi_write_block+0x102>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
  4026b0:	2102      	movs	r1, #2
  4026b2:	a803      	add	r0, sp, #12
  4026b4:	47b8      	blx	r7
  4026b6:	b150      	cbz	r0, 4026ce <nm_spi_write_block+0x102>
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
  4026b8:	f240 12bb 	movw	r2, #443	; 0x1bb
  4026bc:	491e      	ldr	r1, [pc, #120]	; (402738 <nm_spi_write_block+0x16c>)
  4026be:	4817      	ldr	r0, [pc, #92]	; (40271c <nm_spi_write_block+0x150>)
  4026c0:	4c17      	ldr	r4, [pc, #92]	; (402720 <nm_spi_write_block+0x154>)
  4026c2:	47a0      	blx	r4
  4026c4:	481f      	ldr	r0, [pc, #124]	; (402744 <nm_spi_write_block+0x178>)
  4026c6:	47a0      	blx	r4
  4026c8:	4817      	ldr	r0, [pc, #92]	; (402728 <nm_spi_write_block+0x15c>)
  4026ca:	47a0      	blx	r4
  4026cc:	e006      	b.n	4026dc <nm_spi_write_block+0x110>
				result = N_FAIL;
				break;
			}
		}

		ix += nbytes;
  4026ce:	4434      	add	r4, r6
  4026d0:	b224      	sxth	r4, r4
		sz -= nbytes;
  4026d2:	1bad      	subs	r5, r5, r6
  4026d4:	b2ad      	uxth	r5, r5
	} while (sz);
  4026d6:	2d00      	cmp	r5, #0
  4026d8:	d1b1      	bne.n	40263e <nm_spi_write_block+0x72>
  4026da:	e013      	b.n	402704 <nm_spi_write_block+0x138>
	/**
		Data
	**/
	result = spi_data_write(buf, size);
	if (result != N_OK) {
		M2M_ERR("[nmi spi]: Failed block data write...\n");
  4026dc:	f240 2226 	movw	r2, #550	; 0x226
  4026e0:	490d      	ldr	r1, [pc, #52]	; (402718 <nm_spi_write_block+0x14c>)
  4026e2:	480e      	ldr	r0, [pc, #56]	; (40271c <nm_spi_write_block+0x150>)
  4026e4:	4c0e      	ldr	r4, [pc, #56]	; (402720 <nm_spi_write_block+0x154>)
  4026e6:	47a0      	blx	r4
  4026e8:	4817      	ldr	r0, [pc, #92]	; (402748 <nm_spi_write_block+0x17c>)
  4026ea:	47a0      	blx	r4
  4026ec:	480e      	ldr	r0, [pc, #56]	; (402728 <nm_spi_write_block+0x15c>)
  4026ee:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  4026f0:	2400      	movs	r4, #0
  4026f2:	9400      	str	r4, [sp, #0]
  4026f4:	4623      	mov	r3, r4
  4026f6:	4622      	mov	r2, r4
  4026f8:	4621      	mov	r1, r4
  4026fa:	20cf      	movs	r0, #207	; 0xcf
  4026fc:	4d05      	ldr	r5, [pc, #20]	; (402714 <nm_spi_write_block+0x148>)
  4026fe:	47a8      	blx	r5
{
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
  402700:	4620      	mov	r0, r4
  402702:	e003      	b.n	40270c <nm_spi_write_block+0x140>
  402704:	2000      	movs	r0, #0
  402706:	e001      	b.n	40270c <nm_spi_write_block+0x140>
	else s8Ret = M2M_ERR_BUS_FAIL;
  402708:	f06f 0005 	mvn.w	r0, #5

	return s8Ret;
}
  40270c:	b005      	add	sp, #20
  40270e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402712:	bf00      	nop
  402714:	00402055 	.word	0x00402055
  402718:	0040c304 	.word	0x0040c304
  40271c:	0040b4f0 	.word	0x0040b4f0
  402720:	00404665 	.word	0x00404665
  402724:	0040c1b8 	.word	0x0040c1b8
  402728:	0040b51c 	.word	0x0040b51c
  40272c:	00401e69 	.word	0x00401e69
  402730:	0040c1e8 	.word	0x0040c1e8
  402734:	00402035 	.word	0x00402035
  402738:	0040be1c 	.word	0x0040be1c
  40273c:	0040c220 	.word	0x0040c220
  402740:	0040c258 	.word	0x0040c258
  402744:	0040c28c 	.word	0x0040c28c
  402748:	0040c2c4 	.word	0x0040c2c4
  40274c:	20400914 	.word	0x20400914

00402750 <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
  402750:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402754:	f8bd 4028 	ldrh.w	r4, [sp, #40]	; 0x28
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
  402758:	2c00      	cmp	r4, #0
  40275a:	d047      	beq.n	4027ec <Socket_ReadSocketData+0x9c>
  40275c:	4681      	mov	r9, r0
  40275e:	460e      	mov	r6, r1
  402760:	4692      	mov	sl, r2
  402762:	4698      	mov	r8, r3
  402764:	0103      	lsls	r3, r0, #4
  402766:	4922      	ldr	r1, [pc, #136]	; (4027f0 <Socket_ReadSocketData+0xa0>)
  402768:	58cb      	ldr	r3, [r1, r3]
  40276a:	2b00      	cmp	r3, #0
  40276c:	d03e      	beq.n	4027ec <Socket_ReadSocketData+0x9c>
  40276e:	eb01 1300 	add.w	r3, r1, r0, lsl #4
  402772:	889b      	ldrh	r3, [r3, #4]
  402774:	b29b      	uxth	r3, r3
  402776:	2b00      	cmp	r3, #0
  402778:	d038      	beq.n	4027ec <Socket_ReadSocketData+0x9c>
  40277a:	eb01 1300 	add.w	r3, r1, r0, lsl #4
  40277e:	7a9b      	ldrb	r3, [r3, #10]
  402780:	b2db      	uxtb	r3, r3
  402782:	2b01      	cmp	r3, #1
  402784:	d132      	bne.n	4027ec <Socket_ReadSocketData+0x9c>
		uint32	u32Address = u32StartAddress;
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
  402786:	80f4      	strh	r4, [r6, #6]
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
  402788:	eb01 1700 	add.w	r7, r1, r0, lsl #4
			if(s16Diff > 0)
			{
				u8SetRxDone = 0;
				u16Read		= gastrSockets[sock].u16UserBufferSize;
			}
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
  40278c:	f8df b078 	ldr.w	fp, [pc, #120]	; 402808 <Socket_ReadSocketData+0xb8>
		pstrRecv->u16RemainingSize = u16ReadCount;
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
  402790:	88bb      	ldrh	r3, [r7, #4]
			if(s16Diff > 0)
  402792:	1ae3      	subs	r3, r4, r3
  402794:	b21b      	sxth	r3, r3
  402796:	2b00      	cmp	r3, #0
  402798:	dd03      	ble.n	4027a2 <Socket_ReadSocketData+0x52>
			{
				u8SetRxDone = 0;
				u16Read		= gastrSockets[sock].u16UserBufferSize;
  40279a:	88bd      	ldrh	r5, [r7, #4]
  40279c:	b2ad      	uxth	r5, r5
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
			if(s16Diff > 0)
			{
				u8SetRxDone = 0;
  40279e:	2300      	movs	r3, #0
  4027a0:	e001      	b.n	4027a6 <Socket_ReadSocketData+0x56>
  4027a2:	4625      	mov	r5, r4
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
		do
		{
			u8SetRxDone = 1;
  4027a4:	2301      	movs	r3, #1
			if(s16Diff > 0)
			{
				u8SetRxDone = 0;
				u16Read		= gastrSockets[sock].u16UserBufferSize;
			}
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
  4027a6:	6839      	ldr	r1, [r7, #0]
  4027a8:	462a      	mov	r2, r5
  4027aa:	4640      	mov	r0, r8
  4027ac:	47d8      	blx	fp
  4027ae:	b9a8      	cbnz	r0, 4027dc <Socket_ReadSocketData+0x8c>
			{
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
  4027b0:	683b      	ldr	r3, [r7, #0]
  4027b2:	6033      	str	r3, [r6, #0]
				pstrRecv->s16BufferSize		= u16Read;
  4027b4:	80b5      	strh	r5, [r6, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
  4027b6:	88f3      	ldrh	r3, [r6, #6]
  4027b8:	1b5b      	subs	r3, r3, r5
  4027ba:	80f3      	strh	r3, [r6, #6]

				if (gpfAppSocketCb)
  4027bc:	4b0d      	ldr	r3, [pc, #52]	; (4027f4 <Socket_ReadSocketData+0xa4>)
  4027be:	681b      	ldr	r3, [r3, #0]
  4027c0:	b12b      	cbz	r3, 4027ce <Socket_ReadSocketData+0x7e>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
  4027c2:	4b0c      	ldr	r3, [pc, #48]	; (4027f4 <Socket_ReadSocketData+0xa4>)
  4027c4:	681b      	ldr	r3, [r3, #0]
  4027c6:	4632      	mov	r2, r6
  4027c8:	4651      	mov	r1, sl
  4027ca:	4648      	mov	r0, r9
  4027cc:	4798      	blx	r3

				u16ReadCount -= u16Read;
  4027ce:	1b64      	subs	r4, r4, r5
  4027d0:	b2a4      	uxth	r4, r4
				u32Address += u16Read;
  4027d2:	44a8      	add	r8, r5
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
				break;
			}
		}while(u16ReadCount != 0);
  4027d4:	2c00      	cmp	r4, #0
  4027d6:	d1db      	bne.n	402790 <Socket_ReadSocketData+0x40>
  4027d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				u16ReadCount -= u16Read;
				u32Address += u16Read;
			}
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
  4027dc:	4806      	ldr	r0, [pc, #24]	; (4027f8 <Socket_ReadSocketData+0xa8>)
  4027de:	4d07      	ldr	r5, [pc, #28]	; (4027fc <Socket_ReadSocketData+0xac>)
  4027e0:	47a8      	blx	r5
  4027e2:	4621      	mov	r1, r4
  4027e4:	4806      	ldr	r0, [pc, #24]	; (402800 <Socket_ReadSocketData+0xb0>)
  4027e6:	47a8      	blx	r5
  4027e8:	4806      	ldr	r0, [pc, #24]	; (402804 <Socket_ReadSocketData+0xb4>)
  4027ea:	47a8      	blx	r5
  4027ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4027f0:	20400fe0 	.word	0x20400fe0
  4027f4:	20401090 	.word	0x20401090
  4027f8:	0040b7b4 	.word	0x0040b7b4
  4027fc:	00404665 	.word	0x00404665
  402800:	0040c330 	.word	0x0040c330
  402804:	0040b51c 	.word	0x0040b51c
  402808:	00400ebd 	.word	0x00400ebd

0040280c <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{
  40280c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40280e:	b099      	sub	sp, #100	; 0x64
  402810:	4614      	mov	r4, r2
	if(u8OpCode == SOCKET_CMD_BIND)
  402812:	2841      	cmp	r0, #65	; 0x41
  402814:	d119      	bne.n	40284a <m2m_ip_cb+0x3e>
	{
		tstrBindReply		strBindReply;
		tstrSocketBindMsg	strBind;

		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
  402816:	2300      	movs	r3, #0
  402818:	2204      	movs	r2, #4
  40281a:	a907      	add	r1, sp, #28
  40281c:	4620      	mov	r0, r4
  40281e:	4ca4      	ldr	r4, [pc, #656]	; (402ab0 <m2m_ip_cb+0x2a4>)
  402820:	47a0      	blx	r4
  402822:	2800      	cmp	r0, #0
  402824:	f040 8141 	bne.w	402aaa <m2m_ip_cb+0x29e>
		{
			strBind.status = strBindReply.s8Status;
  402828:	f89d 301d 	ldrb.w	r3, [sp, #29]
  40282c:	f88d 300c 	strb.w	r3, [sp, #12]
			if(gpfAppSocketCb)
  402830:	4ba0      	ldr	r3, [pc, #640]	; (402ab4 <m2m_ip_cb+0x2a8>)
  402832:	681b      	ldr	r3, [r3, #0]
  402834:	2b00      	cmp	r3, #0
  402836:	f000 8138 	beq.w	402aaa <m2m_ip_cb+0x29e>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
  40283a:	4b9e      	ldr	r3, [pc, #632]	; (402ab4 <m2m_ip_cb+0x2a8>)
  40283c:	681b      	ldr	r3, [r3, #0]
  40283e:	aa03      	add	r2, sp, #12
  402840:	2101      	movs	r1, #1
  402842:	f99d 001c 	ldrsb.w	r0, [sp, #28]
  402846:	4798      	blx	r3
  402848:	e12f      	b.n	402aaa <m2m_ip_cb+0x29e>
  40284a:	460d      	mov	r5, r1
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
  40284c:	2842      	cmp	r0, #66	; 0x42
  40284e:	d119      	bne.n	402884 <m2m_ip_cb+0x78>
	{
		tstrListenReply			strListenReply;
		tstrSocketListenMsg		strListen;
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
  402850:	2300      	movs	r3, #0
  402852:	2204      	movs	r2, #4
  402854:	a907      	add	r1, sp, #28
  402856:	4620      	mov	r0, r4
  402858:	4c95      	ldr	r4, [pc, #596]	; (402ab0 <m2m_ip_cb+0x2a4>)
  40285a:	47a0      	blx	r4
  40285c:	2800      	cmp	r0, #0
  40285e:	f040 8124 	bne.w	402aaa <m2m_ip_cb+0x29e>
		{
			strListen.status = strListenReply.s8Status;
  402862:	f89d 301d 	ldrb.w	r3, [sp, #29]
  402866:	f88d 300c 	strb.w	r3, [sp, #12]
			if(gpfAppSocketCb)
  40286a:	4b92      	ldr	r3, [pc, #584]	; (402ab4 <m2m_ip_cb+0x2a8>)
  40286c:	681b      	ldr	r3, [r3, #0]
  40286e:	2b00      	cmp	r3, #0
  402870:	f000 811b 	beq.w	402aaa <m2m_ip_cb+0x29e>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
  402874:	4b8f      	ldr	r3, [pc, #572]	; (402ab4 <m2m_ip_cb+0x2a8>)
  402876:	681b      	ldr	r3, [r3, #0]
  402878:	aa03      	add	r2, sp, #12
  40287a:	2102      	movs	r1, #2
  40287c:	f99d 001c 	ldrsb.w	r0, [sp, #28]
  402880:	4798      	blx	r3
  402882:	e112      	b.n	402aaa <m2m_ip_cb+0x29e>
		}
	}
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
  402884:	2843      	cmp	r0, #67	; 0x43
  402886:	d13f      	bne.n	402908 <m2m_ip_cb+0xfc>
	{
		tstrAcceptReply			strAcceptReply;
		tstrSocketAcceptMsg		strAccept;
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
  402888:	2300      	movs	r3, #0
  40288a:	220c      	movs	r2, #12
  40288c:	eb0d 0102 	add.w	r1, sp, r2
  402890:	4620      	mov	r0, r4
  402892:	4c87      	ldr	r4, [pc, #540]	; (402ab0 <m2m_ip_cb+0x2a4>)
  402894:	47a0      	blx	r4
  402896:	2800      	cmp	r0, #0
  402898:	f040 8107 	bne.w	402aaa <m2m_ip_cb+0x29e>
		{
			if(strAcceptReply.sConnectedSock >= 0)
  40289c:	f99d 3015 	ldrsb.w	r3, [sp, #21]
  4028a0:	2b00      	cmp	r3, #0
  4028a2:	db19      	blt.n	4028d8 <m2m_ip_cb+0xcc>
			{
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 	= 0;
  4028a4:	4a84      	ldr	r2, [pc, #528]	; (402ab8 <m2m_ip_cb+0x2ac>)
  4028a6:	eb02 1203 	add.w	r2, r2, r3, lsl #4
  4028aa:	2100      	movs	r1, #0
  4028ac:	72d1      	strb	r1, [r2, #11]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 	= 1;
  4028ae:	2101      	movs	r1, #1
  4028b0:	7291      	strb	r1, [r2, #10]

				/* The session ID is used to distinguish different socket connections
					by comparing the assigned session ID to the one reported by the firmware*/
				++gu16SessionID;
  4028b2:	4982      	ldr	r1, [pc, #520]	; (402abc <m2m_ip_cb+0x2b0>)
  4028b4:	880a      	ldrh	r2, [r1, #0]
  4028b6:	3201      	adds	r2, #1
  4028b8:	b292      	uxth	r2, r2
  4028ba:	800a      	strh	r2, [r1, #0]
				if(gu16SessionID == 0)
  4028bc:	880a      	ldrh	r2, [r1, #0]
  4028be:	b292      	uxth	r2, r2
  4028c0:	b91a      	cbnz	r2, 4028ca <m2m_ip_cb+0xbe>
					++gu16SessionID;
  4028c2:	880a      	ldrh	r2, [r1, #0]
  4028c4:	3201      	adds	r2, #1
  4028c6:	b292      	uxth	r2, r2
  4028c8:	800a      	strh	r2, [r1, #0]

				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
  4028ca:	4a7c      	ldr	r2, [pc, #496]	; (402abc <m2m_ip_cb+0x2b0>)
  4028cc:	8811      	ldrh	r1, [r2, #0]
  4028ce:	b289      	uxth	r1, r1
  4028d0:	4a79      	ldr	r2, [pc, #484]	; (402ab8 <m2m_ip_cb+0x2ac>)
  4028d2:	eb02 1203 	add.w	r2, r2, r3, lsl #4
  4028d6:	80d1      	strh	r1, [r2, #6]
				M2M_DBG("Socket %d session ID = %d\r\n",strAcceptReply.sConnectedSock , gu16SessionID );		
			}
			strAccept.sock = strAcceptReply.sConnectedSock;
  4028d8:	f88d 301c 	strb.w	r3, [sp, #28]
			strAccept.strAddr.sin_family		= AF_INET;
  4028dc:	2302      	movs	r3, #2
  4028de:	f8ad 3020 	strh.w	r3, [sp, #32]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
  4028e2:	f8bd 300e 	ldrh.w	r3, [sp, #14]
  4028e6:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
  4028ea:	9b04      	ldr	r3, [sp, #16]
  4028ec:	9309      	str	r3, [sp, #36]	; 0x24
			if(gpfAppSocketCb)
  4028ee:	4b71      	ldr	r3, [pc, #452]	; (402ab4 <m2m_ip_cb+0x2a8>)
  4028f0:	681b      	ldr	r3, [r3, #0]
  4028f2:	2b00      	cmp	r3, #0
  4028f4:	f000 80d9 	beq.w	402aaa <m2m_ip_cb+0x29e>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
  4028f8:	4b6e      	ldr	r3, [pc, #440]	; (402ab4 <m2m_ip_cb+0x2a8>)
  4028fa:	681b      	ldr	r3, [r3, #0]
  4028fc:	aa07      	add	r2, sp, #28
  4028fe:	2104      	movs	r1, #4
  402900:	f99d 0014 	ldrsb.w	r0, [sp, #20]
  402904:	4798      	blx	r3
  402906:	e0d0      	b.n	402aaa <m2m_ip_cb+0x29e>
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
  402908:	2844      	cmp	r0, #68	; 0x44
  40290a:	d001      	beq.n	402910 <m2m_ip_cb+0x104>
  40290c:	284b      	cmp	r0, #75	; 0x4b
  40290e:	d124      	bne.n	40295a <m2m_ip_cb+0x14e>
	{
		tstrConnectReply		strConnectReply;
		tstrSocketConnectMsg	strConnMsg;
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
  402910:	2300      	movs	r3, #0
  402912:	2204      	movs	r2, #4
  402914:	a907      	add	r1, sp, #28
  402916:	4620      	mov	r0, r4
  402918:	4c65      	ldr	r4, [pc, #404]	; (402ab0 <m2m_ip_cb+0x2a4>)
  40291a:	47a0      	blx	r4
  40291c:	2800      	cmp	r0, #0
  40291e:	f040 80c4 	bne.w	402aaa <m2m_ip_cb+0x29e>
		{
			strConnMsg.sock		= strConnectReply.sock;
  402922:	f99d 001c 	ldrsb.w	r0, [sp, #28]
  402926:	f88d 000c 	strb.w	r0, [sp, #12]
			strConnMsg.s8Error	= strConnectReply.s8Error;
  40292a:	f99d 301d 	ldrsb.w	r3, [sp, #29]
  40292e:	f88d 300d 	strb.w	r3, [sp, #13]
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
  402932:	b93b      	cbnz	r3, 402944 <m2m_ip_cb+0x138>
			{
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
  402934:	f8bd 301e 	ldrh.w	r3, [sp, #30]
  402938:	3b08      	subs	r3, #8
  40293a:	b29b      	uxth	r3, r3
  40293c:	4a5e      	ldr	r2, [pc, #376]	; (402ab8 <m2m_ip_cb+0x2ac>)
  40293e:	eb02 1200 	add.w	r2, r2, r0, lsl #4
  402942:	8113      	strh	r3, [r2, #8]
			}
			if(gpfAppSocketCb)
  402944:	4b5b      	ldr	r3, [pc, #364]	; (402ab4 <m2m_ip_cb+0x2a8>)
  402946:	681b      	ldr	r3, [r3, #0]
  402948:	2b00      	cmp	r3, #0
  40294a:	f000 80ae 	beq.w	402aaa <m2m_ip_cb+0x29e>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
  40294e:	4b59      	ldr	r3, [pc, #356]	; (402ab4 <m2m_ip_cb+0x2a8>)
  402950:	681b      	ldr	r3, [r3, #0]
  402952:	aa03      	add	r2, sp, #12
  402954:	2105      	movs	r1, #5
  402956:	4798      	blx	r3
  402958:	e0a7      	b.n	402aaa <m2m_ip_cb+0x29e>
		}
	}
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
  40295a:	284a      	cmp	r0, #74	; 0x4a
  40295c:	d113      	bne.n	402986 <m2m_ip_cb+0x17a>
	{
		tstrDnsReply	strDnsReply;
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
  40295e:	2300      	movs	r3, #0
  402960:	2244      	movs	r2, #68	; 0x44
  402962:	a907      	add	r1, sp, #28
  402964:	4620      	mov	r0, r4
  402966:	4c52      	ldr	r4, [pc, #328]	; (402ab0 <m2m_ip_cb+0x2a4>)
  402968:	47a0      	blx	r4
  40296a:	2800      	cmp	r0, #0
  40296c:	f040 809d 	bne.w	402aaa <m2m_ip_cb+0x29e>
		{
			strDnsReply.u32HostIP = strDnsReply.u32HostIP;
			if(gpfAppResolveCb)
  402970:	4b53      	ldr	r3, [pc, #332]	; (402ac0 <m2m_ip_cb+0x2b4>)
  402972:	681b      	ldr	r3, [r3, #0]
  402974:	2b00      	cmp	r3, #0
  402976:	f000 8098 	beq.w	402aaa <m2m_ip_cb+0x29e>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
  40297a:	4b51      	ldr	r3, [pc, #324]	; (402ac0 <m2m_ip_cb+0x2b4>)
  40297c:	681b      	ldr	r3, [r3, #0]
  40297e:	9917      	ldr	r1, [sp, #92]	; 0x5c
  402980:	a807      	add	r0, sp, #28
  402982:	4798      	blx	r3
  402984:	e091      	b.n	402aaa <m2m_ip_cb+0x29e>
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
  402986:	f1a0 0346 	sub.w	r3, r0, #70	; 0x46
  40298a:	b2db      	uxtb	r3, r3
  40298c:	2b07      	cmp	r3, #7
  40298e:	d84d      	bhi.n	402a2c <m2m_ip_cb+0x220>
  402990:	2285      	movs	r2, #133	; 0x85
  402992:	fa22 f303 	lsr.w	r3, r2, r3
  402996:	f013 0f01 	tst.w	r3, #1
  40299a:	d047      	beq.n	402a2c <m2m_ip_cb+0x220>
		tstrSocketRecvMsg	strRecvMsg;
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
		uint16				u16DataOffset;

		if(u8OpCode == SOCKET_CMD_RECVFROM)
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
  40299c:	2848      	cmp	r0, #72	; 0x48
  40299e:	bf14      	ite	ne
  4029a0:	2706      	movne	r7, #6
  4029a2:	2709      	moveq	r7, #9

		/* Read RECV REPLY data structure.
		*/
		u16ReadSize = sizeof(tstrRecvReply);
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
  4029a4:	2300      	movs	r3, #0
  4029a6:	2210      	movs	r2, #16
  4029a8:	a903      	add	r1, sp, #12
  4029aa:	4620      	mov	r0, r4
  4029ac:	4e40      	ldr	r6, [pc, #256]	; (402ab0 <m2m_ip_cb+0x2a4>)
  4029ae:	47b0      	blx	r6
  4029b0:	2800      	cmp	r0, #0
  4029b2:	d17a      	bne.n	402aaa <m2m_ip_cb+0x29e>
		{
			uint16 u16SessionID = 0;

			sock			= strRecvReply.sock;
  4029b4:	f99d 0018 	ldrsb.w	r0, [sp, #24]
			u16SessionID = strRecvReply.u16SessionID;
  4029b8:	f8bd 101a 	ldrh.w	r1, [sp, #26]
			M2M_DBG("recv callback session ID = %d\r\n",u16SessionID);
			
			/* Reset the Socket RX Pending Flag.
			*/
			gastrSockets[sock].bIsRecvPending = 0;
  4029bc:	4a3e      	ldr	r2, [pc, #248]	; (402ab8 <m2m_ip_cb+0x2ac>)
  4029be:	eb02 1200 	add.w	r2, r2, r0, lsl #4
  4029c2:	2300      	movs	r3, #0
  4029c4:	7313      	strb	r3, [r2, #12]

			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
  4029c6:	f9bd e014 	ldrsh.w	lr, [sp, #20]
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
  4029ca:	f8bd 3016 	ldrh.w	r3, [sp, #22]
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
  4029ce:	f8bd 600e 	ldrh.w	r6, [sp, #14]
  4029d2:	f8ad 6026 	strh.w	r6, [sp, #38]	; 0x26
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
  4029d6:	9e04      	ldr	r6, [sp, #16]
  4029d8:	960a      	str	r6, [sp, #40]	; 0x28

			if(u16SessionID == gastrSockets[sock].u16SessionID)
  4029da:	88d2      	ldrh	r2, [r2, #6]
  4029dc:	b292      	uxth	r2, r2
  4029de:	4291      	cmp	r1, r2
  4029e0:	d11b      	bne.n	402a1a <m2m_ip_cb+0x20e>
			{
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
  4029e2:	f1be 0f00 	cmp.w	lr, #0
  4029e6:	dd0a      	ble.n	4029fe <m2m_ip_cb+0x1f2>
  4029e8:	45ae      	cmp	lr, r5
  4029ea:	da08      	bge.n	4029fe <m2m_ip_cb+0x1f2>
					/* Read the Application data and deliver it to the application callback in
					the given application buffer. If the buffer is smaller than the received data,
					the data is passed to the application in chunks according to its buffer size.
					*/
					u16ReadSize = (uint16)s16RecvStatus;
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
  4029ec:	fa1f f28e 	uxth.w	r2, lr
  4029f0:	9200      	str	r2, [sp, #0]
  4029f2:	4423      	add	r3, r4
  4029f4:	463a      	mov	r2, r7
  4029f6:	a907      	add	r1, sp, #28
  4029f8:	4c32      	ldr	r4, [pc, #200]	; (402ac4 <m2m_ip_cb+0x2b8>)
  4029fa:	47a0      	blx	r4
  4029fc:	e055      	b.n	402aaa <m2m_ip_cb+0x29e>
				}
				else
				{
					strRecvMsg.s16BufferSize	= s16RecvStatus;
  4029fe:	f8ad e020 	strh.w	lr, [sp, #32]
					strRecvMsg.pu8Buffer		= NULL;
  402a02:	2300      	movs	r3, #0
  402a04:	9307      	str	r3, [sp, #28]
					if(gpfAppSocketCb)
  402a06:	4b2b      	ldr	r3, [pc, #172]	; (402ab4 <m2m_ip_cb+0x2a8>)
  402a08:	681b      	ldr	r3, [r3, #0]
  402a0a:	2b00      	cmp	r3, #0
  402a0c:	d04d      	beq.n	402aaa <m2m_ip_cb+0x29e>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
  402a0e:	4b29      	ldr	r3, [pc, #164]	; (402ab4 <m2m_ip_cb+0x2a8>)
  402a10:	681b      	ldr	r3, [r3, #0]
  402a12:	aa07      	add	r2, sp, #28
  402a14:	4639      	mov	r1, r7
  402a16:	4798      	blx	r3
  402a18:	e047      	b.n	402aaa <m2m_ip_cb+0x29e>
				}
			}
			else
			{
				M2M_DBG("Discard recv callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
				if(u16ReadSize < u16BufferSize)
  402a1a:	2d10      	cmp	r5, #16
  402a1c:	d945      	bls.n	402aaa <m2m_ip_cb+0x29e>
					hif_receive(0, NULL, 0, 1);
  402a1e:	2301      	movs	r3, #1
  402a20:	2200      	movs	r2, #0
  402a22:	4611      	mov	r1, r2
  402a24:	4610      	mov	r0, r2
  402a26:	4c22      	ldr	r4, [pc, #136]	; (402ab0 <m2m_ip_cb+0x2a4>)
  402a28:	47a0      	blx	r4
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
	{
  402a2a:	e03e      	b.n	402aaa <m2m_ip_cb+0x29e>
				if(u16ReadSize < u16BufferSize)
					hif_receive(0, NULL, 0, 1);
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
  402a2c:	f000 03fd 	and.w	r3, r0, #253	; 0xfd
  402a30:	2b45      	cmp	r3, #69	; 0x45
  402a32:	d001      	beq.n	402a38 <m2m_ip_cb+0x22c>
  402a34:	284c      	cmp	r0, #76	; 0x4c
  402a36:	d123      	bne.n	402a80 <m2m_ip_cb+0x274>
		sint16			s16Rcvd;
		tstrSendReply	strReply;
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;

		if(u8OpCode == SOCKET_CMD_SENDTO)
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
  402a38:	2847      	cmp	r0, #71	; 0x47
  402a3a:	bf14      	ite	ne
  402a3c:	2507      	movne	r5, #7
  402a3e:	2508      	moveq	r5, #8

		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
  402a40:	2300      	movs	r3, #0
  402a42:	2208      	movs	r2, #8
  402a44:	a907      	add	r1, sp, #28
  402a46:	4620      	mov	r0, r4
  402a48:	4c19      	ldr	r4, [pc, #100]	; (402ab0 <m2m_ip_cb+0x2a4>)
  402a4a:	47a0      	blx	r4
  402a4c:	2800      	cmp	r0, #0
  402a4e:	d12c      	bne.n	402aaa <m2m_ip_cb+0x29e>
		{
			uint16 u16SessionID = 0;
			
			sock = strReply.sock;
  402a50:	f99d 001c 	ldrsb.w	r0, [sp, #28]
			u16SessionID = strReply.u16SessionID;
  402a54:	f8bd 2020 	ldrh.w	r2, [sp, #32]
			M2M_DBG("send callback session ID = %d\r\n",u16SessionID);
			
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
  402a58:	f8bd 301e 	ldrh.w	r3, [sp, #30]
  402a5c:	f8ad 300c 	strh.w	r3, [sp, #12]

			if(u16SessionID == gastrSockets[sock].u16SessionID)
  402a60:	4b15      	ldr	r3, [pc, #84]	; (402ab8 <m2m_ip_cb+0x2ac>)
  402a62:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  402a66:	88db      	ldrh	r3, [r3, #6]
  402a68:	b29b      	uxth	r3, r3
  402a6a:	429a      	cmp	r2, r3
  402a6c:	d11d      	bne.n	402aaa <m2m_ip_cb+0x29e>
			{
				if(gpfAppSocketCb)
  402a6e:	4b11      	ldr	r3, [pc, #68]	; (402ab4 <m2m_ip_cb+0x2a8>)
  402a70:	681b      	ldr	r3, [r3, #0]
  402a72:	b1d3      	cbz	r3, 402aaa <m2m_ip_cb+0x29e>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
  402a74:	4b0f      	ldr	r3, [pc, #60]	; (402ab4 <m2m_ip_cb+0x2a8>)
  402a76:	681b      	ldr	r3, [r3, #0]
  402a78:	aa03      	add	r2, sp, #12
  402a7a:	4629      	mov	r1, r5
  402a7c:	4798      	blx	r3
					hif_receive(0, NULL, 0, 1);
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
	{
  402a7e:	e014      	b.n	402aaa <m2m_ip_cb+0x29e>
			{
				M2M_DBG("Discard send callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
			}
		}
	}
	else if(u8OpCode == SOCKET_CMD_PING)
  402a80:	2852      	cmp	r0, #82	; 0x52
  402a82:	d112      	bne.n	402aaa <m2m_ip_cb+0x29e>
	{
		tstrPingReply	strPingReply;
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
  402a84:	2301      	movs	r3, #1
  402a86:	2214      	movs	r2, #20
  402a88:	a907      	add	r1, sp, #28
  402a8a:	4620      	mov	r0, r4
  402a8c:	4c08      	ldr	r4, [pc, #32]	; (402ab0 <m2m_ip_cb+0x2a4>)
  402a8e:	47a0      	blx	r4
  402a90:	b958      	cbnz	r0, 402aaa <m2m_ip_cb+0x29e>
		{
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
  402a92:	4b0d      	ldr	r3, [pc, #52]	; (402ac8 <m2m_ip_cb+0x2bc>)
  402a94:	9a08      	ldr	r2, [sp, #32]
  402a96:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
  402a98:	681b      	ldr	r3, [r3, #0]
  402a9a:	b133      	cbz	r3, 402aaa <m2m_ip_cb+0x29e>
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
  402a9c:	4b0a      	ldr	r3, [pc, #40]	; (402ac8 <m2m_ip_cb+0x2bc>)
  402a9e:	681b      	ldr	r3, [r3, #0]
  402aa0:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
  402aa4:	9909      	ldr	r1, [sp, #36]	; 0x24
  402aa6:	9807      	ldr	r0, [sp, #28]
  402aa8:	4798      	blx	r3
			}
		}
	}
}
  402aaa:	b019      	add	sp, #100	; 0x64
  402aac:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402aae:	bf00      	nop
  402ab0:	00400ebd 	.word	0x00400ebd
  402ab4:	20401090 	.word	0x20401090
  402ab8:	20400fe0 	.word	0x20400fe0
  402abc:	20400916 	.word	0x20400916
  402ac0:	20401098 	.word	0x20401098
  402ac4:	00402751 	.word	0x00402751
  402ac8:	20401094 	.word	0x20401094

00402acc <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
  402acc:	b508      	push	{r3, lr}
	if(gbSocketInit==0)
  402ace:	4b0a      	ldr	r3, [pc, #40]	; (402af8 <socketInit+0x2c>)
  402ad0:	781b      	ldrb	r3, [r3, #0]
  402ad2:	f013 0fff 	tst.w	r3, #255	; 0xff
  402ad6:	d10e      	bne.n	402af6 <socketInit+0x2a>
	{
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
  402ad8:	22b0      	movs	r2, #176	; 0xb0
  402ada:	2100      	movs	r1, #0
  402adc:	4807      	ldr	r0, [pc, #28]	; (402afc <socketInit+0x30>)
  402ade:	4b08      	ldr	r3, [pc, #32]	; (402b00 <socketInit+0x34>)
  402ae0:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
  402ae2:	4908      	ldr	r1, [pc, #32]	; (402b04 <socketInit+0x38>)
  402ae4:	2002      	movs	r0, #2
  402ae6:	4b08      	ldr	r3, [pc, #32]	; (402b08 <socketInit+0x3c>)
  402ae8:	4798      	blx	r3
		gbSocketInit=1;
  402aea:	2201      	movs	r2, #1
  402aec:	4b02      	ldr	r3, [pc, #8]	; (402af8 <socketInit+0x2c>)
  402aee:	701a      	strb	r2, [r3, #0]
		gu16SessionID = 0;
  402af0:	2200      	movs	r2, #0
  402af2:	4b06      	ldr	r3, [pc, #24]	; (402b0c <socketInit+0x40>)
  402af4:	801a      	strh	r2, [r3, #0]
  402af6:	bd08      	pop	{r3, pc}
  402af8:	20400915 	.word	0x20400915
  402afc:	20400fe0 	.word	0x20400fe0
  402b00:	00400861 	.word	0x00400861
  402b04:	0040280d 	.word	0x0040280d
  402b08:	00400fcd 	.word	0x00400fcd
  402b0c:	20400916 	.word	0x20400916

00402b10 <registerSocketCallback>:
Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
	gpfAppSocketCb = pfAppSocketCb;
  402b10:	4b02      	ldr	r3, [pc, #8]	; (402b1c <registerSocketCallback+0xc>)
  402b12:	6018      	str	r0, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
  402b14:	4b02      	ldr	r3, [pc, #8]	; (402b20 <registerSocketCallback+0x10>)
  402b16:	6019      	str	r1, [r3, #0]
  402b18:	4770      	bx	lr
  402b1a:	bf00      	nop
  402b1c:	20401090 	.word	0x20401090
  402b20:	20401098 	.word	0x20401098

00402b24 <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
  402b24:	b570      	push	{r4, r5, r6, lr}
  402b26:	b086      	sub	sp, #24
	SOCKET		sock = -1;
	uint8		u8Count,u8SocketCount = MAX_SOCKET;
	volatile tstrSocket	*pstrSock;
	
	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
  402b28:	2802      	cmp	r0, #2
  402b2a:	d14b      	bne.n	402bc4 <socket+0xa0>
	{
		if(u8Type == SOCK_STREAM)
  402b2c:	2901      	cmp	r1, #1
  402b2e:	d04c      	beq.n	402bca <socket+0xa6>
		{
			u8SocketCount = TCP_SOCK_MAX;
			u8Count = 0;
		}
		else if(u8Type == SOCK_DGRAM)
  402b30:	2902      	cmp	r1, #2
  402b32:	d04d      	beq.n	402bd0 <socket+0xac>
			/*--- UDP SOCKET ---*/
			u8SocketCount = MAX_SOCKET;
			u8Count = TCP_SOCK_MAX;
		}
		else
			return sock;
  402b34:	f04f 34ff 	mov.w	r4, #4294967295
  402b38:	e058      	b.n	402bec <socket+0xc8>

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			pstrSock = &gastrSockets[u8Count];
  402b3a:	4625      	mov	r5, r4
			if(pstrSock->bIsUsed == 0)
  402b3c:	eb00 1304 	add.w	r3, r0, r4, lsl #4
  402b40:	7a9b      	ldrb	r3, [r3, #10]
  402b42:	f013 0fff 	tst.w	r3, #255	; 0xff
  402b46:	d136      	bne.n	402bb6 <socket+0x92>
		else
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			pstrSock = &gastrSockets[u8Count];
  402b48:	482a      	ldr	r0, [pc, #168]	; (402bf4 <socket+0xd0>)
  402b4a:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  402b4e:	4616      	mov	r6, r2
			if(pstrSock->bIsUsed == 0)
			{
				m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
  402b50:	2210      	movs	r2, #16
  402b52:	2100      	movs	r1, #0
  402b54:	4b28      	ldr	r3, [pc, #160]	; (402bf8 <socket+0xd4>)
  402b56:	4798      	blx	r3

				pstrSock->bIsUsed = 1;
  402b58:	4b26      	ldr	r3, [pc, #152]	; (402bf4 <socket+0xd0>)
  402b5a:	eb03 1305 	add.w	r3, r3, r5, lsl #4
  402b5e:	2201      	movs	r2, #1
  402b60:	729a      	strb	r2, [r3, #10]

				/* The session ID is used to distinguish different socket connections
					by comparing the assigned session ID to the one reported by the firmware*/
				++gu16SessionID;
  402b62:	4a26      	ldr	r2, [pc, #152]	; (402bfc <socket+0xd8>)
  402b64:	8813      	ldrh	r3, [r2, #0]
  402b66:	3301      	adds	r3, #1
  402b68:	b29b      	uxth	r3, r3
  402b6a:	8013      	strh	r3, [r2, #0]
				if(gu16SessionID == 0)
  402b6c:	8813      	ldrh	r3, [r2, #0]
  402b6e:	b29b      	uxth	r3, r3
  402b70:	b91b      	cbnz	r3, 402b7a <socket+0x56>
					++gu16SessionID;
  402b72:	8813      	ldrh	r3, [r2, #0]
  402b74:	3301      	adds	r3, #1
  402b76:	b29b      	uxth	r3, r3
  402b78:	8013      	strh	r3, [r2, #0]
				
				pstrSock->u16SessionID = gu16SessionID;
  402b7a:	4b20      	ldr	r3, [pc, #128]	; (402bfc <socket+0xd8>)
  402b7c:	881a      	ldrh	r2, [r3, #0]
  402b7e:	b292      	uxth	r2, r2
  402b80:	4b1c      	ldr	r3, [pc, #112]	; (402bf4 <socket+0xd0>)
  402b82:	eb03 1305 	add.w	r3, r3, r5, lsl #4
  402b86:	80da      	strh	r2, [r3, #6]
				M2M_DBG("1 Socket %d session ID = %d\r\n",u8Count, gu16SessionID );
				sock = (SOCKET)u8Count;
  402b88:	b264      	sxtb	r4, r4

				if(u8Flags & SOCKET_FLAGS_SSL)
  402b8a:	f016 0f01 	tst.w	r6, #1
  402b8e:	d02d      	beq.n	402bec <socket+0xc8>
				{
					tstrSSLSocketCreateCmd	strSSLCreate;
					strSSLCreate.sslSock = sock;
  402b90:	aa06      	add	r2, sp, #24
  402b92:	f802 4d04 	strb.w	r4, [r2, #-4]!
					pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
  402b96:	4b17      	ldr	r3, [pc, #92]	; (402bf4 <socket+0xd0>)
  402b98:	eb03 1505 	add.w	r5, r3, r5, lsl #4
  402b9c:	2321      	movs	r3, #33	; 0x21
  402b9e:	72eb      	strb	r3, [r5, #11]
					SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
  402ba0:	2300      	movs	r3, #0
  402ba2:	9302      	str	r3, [sp, #8]
  402ba4:	9301      	str	r3, [sp, #4]
  402ba6:	9300      	str	r3, [sp, #0]
  402ba8:	2304      	movs	r3, #4
  402baa:	2150      	movs	r1, #80	; 0x50
  402bac:	2002      	movs	r0, #2
  402bae:	4d14      	ldr	r5, [pc, #80]	; (402c00 <socket+0xdc>)
  402bb0:	47a8      	blx	r5
  402bb2:	e01b      	b.n	402bec <socket+0xc8>
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			pstrSock = &gastrSockets[u8Count];
			if(pstrSock->bIsUsed == 0)
  402bb4:	480f      	ldr	r0, [pc, #60]	; (402bf4 <socket+0xd0>)
			u8Count = TCP_SOCK_MAX;
		}
		else
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
  402bb6:	3401      	adds	r4, #1
  402bb8:	b2e4      	uxtb	r4, r4
  402bba:	428c      	cmp	r4, r1
  402bbc:	d3bd      	bcc.n	402b3a <socket+0x16>
Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
	SOCKET		sock = -1;
  402bbe:	f04f 34ff 	mov.w	r4, #4294967295
  402bc2:	e013      	b.n	402bec <socket+0xc8>
  402bc4:	f04f 34ff 	mov.w	r4, #4294967295
  402bc8:	e010      	b.n	402bec <socket+0xc8>
	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
	{
		if(u8Type == SOCK_STREAM)
		{
			u8SocketCount = TCP_SOCK_MAX;
  402bca:	2107      	movs	r1, #7
			u8Count = 0;
  402bcc:	2400      	movs	r4, #0
  402bce:	e001      	b.n	402bd4 <socket+0xb0>
		}
		else if(u8Type == SOCK_DGRAM)
		{
			/*--- UDP SOCKET ---*/
			u8SocketCount = MAX_SOCKET;
  402bd0:	210b      	movs	r1, #11
			u8Count = TCP_SOCK_MAX;
  402bd2:	2407      	movs	r4, #7
		else
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			pstrSock = &gastrSockets[u8Count];
  402bd4:	4625      	mov	r5, r4
			if(pstrSock->bIsUsed == 0)
  402bd6:	4b07      	ldr	r3, [pc, #28]	; (402bf4 <socket+0xd0>)
  402bd8:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  402bdc:	7a9b      	ldrb	r3, [r3, #10]
  402bde:	f013 0fff 	tst.w	r3, #255	; 0xff
  402be2:	d1e7      	bne.n	402bb4 <socket+0x90>
		else
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			pstrSock = &gastrSockets[u8Count];
  402be4:	4803      	ldr	r0, [pc, #12]	; (402bf4 <socket+0xd0>)
  402be6:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  402bea:	e7b0      	b.n	402b4e <socket+0x2a>
				break;
			}
		}
	}
	return sock;
}
  402bec:	4620      	mov	r0, r4
  402bee:	b006      	add	sp, #24
  402bf0:	bd70      	pop	{r4, r5, r6, pc}
  402bf2:	bf00      	nop
  402bf4:	20400fe0 	.word	0x20400fe0
  402bf8:	00400861 	.word	0x00400861
  402bfc:	20400916 	.word	0x20400916
  402c00:	004009c5 	.word	0x004009c5

00402c04 <connect>:
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
  402c04:	2800      	cmp	r0, #0
  402c06:	db38      	blt.n	402c7a <connect+0x76>
  402c08:	2900      	cmp	r1, #0
  402c0a:	d036      	beq.n	402c7a <connect+0x76>
  402c0c:	4b1f      	ldr	r3, [pc, #124]	; (402c8c <connect+0x88>)
  402c0e:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  402c12:	7a9b      	ldrb	r3, [r3, #10]
  402c14:	b2db      	uxtb	r3, r3
  402c16:	2a00      	cmp	r2, #0
  402c18:	d032      	beq.n	402c80 <connect+0x7c>
  402c1a:	2b01      	cmp	r3, #1
  402c1c:	d130      	bne.n	402c80 <connect+0x7c>

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
  402c1e:	b530      	push	{r4, r5, lr}
  402c20:	b089      	sub	sp, #36	; 0x24
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
  402c22:	4b1a      	ldr	r3, [pc, #104]	; (402c8c <connect+0x88>)
  402c24:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  402c28:	7adb      	ldrb	r3, [r3, #11]
  402c2a:	f013 0f01 	tst.w	r3, #1
  402c2e:	d007      	beq.n	402c40 <connect+0x3c>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
  402c30:	4b16      	ldr	r3, [pc, #88]	; (402c8c <connect+0x88>)
  402c32:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  402c36:	7adb      	ldrb	r3, [r3, #11]
  402c38:	f88d 301d 	strb.w	r3, [sp, #29]
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
  402c3c:	254b      	movs	r5, #75	; 0x4b
  402c3e:	e000      	b.n	402c42 <connect+0x3e>
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
  402c40:	2544      	movs	r5, #68	; 0x44
  402c42:	4604      	mov	r4, r0
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
		}
		strConnect.sock = sock;
  402c44:	f88d 001c 	strb.w	r0, [sp, #28]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
  402c48:	2208      	movs	r2, #8
  402c4a:	a805      	add	r0, sp, #20
  402c4c:	4b10      	ldr	r3, [pc, #64]	; (402c90 <connect+0x8c>)
  402c4e:	4798      	blx	r3

		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
  402c50:	480e      	ldr	r0, [pc, #56]	; (402c8c <connect+0x88>)
  402c52:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  402c56:	88c3      	ldrh	r3, [r0, #6]
  402c58:	f8ad 301e 	strh.w	r3, [sp, #30]
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
  402c5c:	2300      	movs	r3, #0
  402c5e:	9302      	str	r3, [sp, #8]
  402c60:	9301      	str	r3, [sp, #4]
  402c62:	9300      	str	r3, [sp, #0]
  402c64:	230c      	movs	r3, #12
  402c66:	aa05      	add	r2, sp, #20
  402c68:	4629      	mov	r1, r5
  402c6a:	2002      	movs	r0, #2
  402c6c:	4c09      	ldr	r4, [pc, #36]	; (402c94 <connect+0x90>)
  402c6e:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
  402c70:	2800      	cmp	r0, #0
		{
			s8Ret = SOCK_ERR_INVALID;
  402c72:	bf18      	it	ne
  402c74:	f06f 0008 	mvnne.w	r0, #8
  402c78:	e005      	b.n	402c86 <connect+0x82>
Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
  402c7a:	f06f 0005 	mvn.w	r0, #5
  402c7e:	4770      	bx	lr
  402c80:	f06f 0005 	mvn.w	r0, #5
  402c84:	4770      	bx	lr
		{
			s8Ret = SOCK_ERR_INVALID;
		}
	}
	return s8Ret;
}
  402c86:	b009      	add	sp, #36	; 0x24
  402c88:	bd30      	pop	{r4, r5, pc}
  402c8a:	bf00      	nop
  402c8c:	20400fe0 	.word	0x20400fe0
  402c90:	0040084d 	.word	0x0040084d
  402c94:	004009c5 	.word	0x004009c5

00402c98 <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
  402c98:	b530      	push	{r4, r5, lr}
  402c9a:	b089      	sub	sp, #36	; 0x24
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
  402c9c:	460c      	mov	r4, r1
  402c9e:	3100      	adds	r1, #0
  402ca0:	bf18      	it	ne
  402ca2:	2101      	movne	r1, #1
  402ca4:	f5b2 6faf 	cmp.w	r2, #1400	; 0x578
  402ca8:	bf88      	it	hi
  402caa:	2100      	movhi	r1, #0
  402cac:	2900      	cmp	r1, #0
  402cae:	d036      	beq.n	402d1e <send+0x86>
  402cb0:	2800      	cmp	r0, #0
  402cb2:	db34      	blt.n	402d1e <send+0x86>
  402cb4:	4b1d      	ldr	r3, [pc, #116]	; (402d2c <send+0x94>)
  402cb6:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  402cba:	7a9b      	ldrb	r3, [r3, #10]
  402cbc:	b2db      	uxtb	r3, r3
  402cbe:	2b01      	cmp	r3, #1
  402cc0:	d130      	bne.n	402d24 <send+0x8c>
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
		u16DataOffset	= TCP_TX_PACKET_OFFSET;

		strSend.sock			= sock;
  402cc2:	f88d 0010 	strb.w	r0, [sp, #16]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
  402cc6:	f8ad 2012 	strh.w	r2, [sp, #18]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
  402cca:	4b18      	ldr	r3, [pc, #96]	; (402d2c <send+0x94>)
  402ccc:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  402cd0:	88db      	ldrh	r3, [r3, #6]
  402cd2:	f8ad 301c 	strh.w	r3, [sp, #28]

		if(sock >= TCP_SOCK_MAX)
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
  402cd6:	2807      	cmp	r0, #7
  402cd8:	bfb4      	ite	lt
  402cda:	2550      	movlt	r5, #80	; 0x50
  402cdc:	2544      	movge	r5, #68	; 0x44
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
  402cde:	4b13      	ldr	r3, [pc, #76]	; (402d2c <send+0x94>)
  402ce0:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  402ce4:	7adb      	ldrb	r3, [r3, #11]
  402ce6:	f013 0f01 	tst.w	r3, #1
  402cea:	d006      	beq.n	402cfa <send+0x62>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
  402cec:	4b0f      	ldr	r3, [pc, #60]	; (402d2c <send+0x94>)
  402cee:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  402cf2:	8905      	ldrh	r5, [r0, #8]
  402cf4:	b2ad      	uxth	r5, r5
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
  402cf6:	214c      	movs	r1, #76	; 0x4c
  402cf8:	e000      	b.n	402cfc <send+0x64>
	{
		uint16			u16DataOffset;
		tstrSendCmd		strSend;
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
  402cfa:	2145      	movs	r1, #69	; 0x45
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
  402cfc:	9502      	str	r5, [sp, #8]
  402cfe:	9201      	str	r2, [sp, #4]
  402d00:	9400      	str	r4, [sp, #0]
  402d02:	2310      	movs	r3, #16
  402d04:	eb0d 0203 	add.w	r2, sp, r3
  402d08:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  402d0c:	2002      	movs	r0, #2
  402d0e:	4c08      	ldr	r4, [pc, #32]	; (402d30 <send+0x98>)
  402d10:	47a0      	blx	r4
		if(s16Ret != SOCK_ERR_NO_ERROR)
  402d12:	2800      	cmp	r0, #0
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
  402d14:	bf0c      	ite	eq
  402d16:	2000      	moveq	r0, #0
  402d18:	f06f 000d 	mvnne.w	r0, #13
  402d1c:	e004      	b.n	402d28 <send+0x90>
Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  402d1e:	f06f 0005 	mvn.w	r0, #5
  402d22:	e001      	b.n	402d28 <send+0x90>
  402d24:	f06f 0005 	mvn.w	r0, #5
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
		}
	}
	return s16Ret;
}
  402d28:	b009      	add	sp, #36	; 0x24
  402d2a:	bd30      	pop	{r4, r5, pc}
  402d2c:	20400fe0 	.word	0x20400fe0
  402d30:	004009c5 	.word	0x004009c5

00402d34 <recv>:
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
  402d34:	2900      	cmp	r1, #0
  402d36:	bf18      	it	ne
  402d38:	2a00      	cmpne	r2, #0
  402d3a:	d045      	beq.n	402dc8 <recv+0x94>

Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
  402d3c:	b570      	push	{r4, r5, r6, lr}
  402d3e:	b086      	sub	sp, #24
  402d40:	460e      	mov	r6, r1
  402d42:	4615      	mov	r5, r2
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
  402d44:	2800      	cmp	r0, #0
  402d46:	db36      	blt.n	402db6 <recv+0x82>
  402d48:	4a21      	ldr	r2, [pc, #132]	; (402dd0 <recv+0x9c>)
  402d4a:	eb02 1200 	add.w	r2, r2, r0, lsl #4
  402d4e:	7a92      	ldrb	r2, [r2, #10]
  402d50:	b2d2      	uxtb	r2, r2
  402d52:	2a01      	cmp	r2, #1
  402d54:	d132      	bne.n	402dbc <recv+0x88>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
  402d56:	4c1e      	ldr	r4, [pc, #120]	; (402dd0 <recv+0x9c>)
  402d58:	0101      	lsls	r1, r0, #4
  402d5a:	1862      	adds	r2, r4, r1
  402d5c:	5066      	str	r6, [r4, r1]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
  402d5e:	8095      	strh	r5, [r2, #4]

		if(!gastrSockets[sock].bIsRecvPending)
  402d60:	7b12      	ldrb	r2, [r2, #12]
  402d62:	f012 0fff 	tst.w	r2, #255	; 0xff
  402d66:	d12c      	bne.n	402dc2 <recv+0x8e>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;

			gastrSockets[sock].bIsRecvPending = 1;
  402d68:	eb04 1200 	add.w	r2, r4, r0, lsl #4
  402d6c:	2101      	movs	r1, #1
  402d6e:	7311      	strb	r1, [r2, #12]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
  402d70:	7ad2      	ldrb	r2, [r2, #11]
  402d72:	400a      	ands	r2, r1
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
  402d74:	2a00      	cmp	r2, #0
  402d76:	bf0c      	ite	eq
  402d78:	2146      	moveq	r1, #70	; 0x46
  402d7a:	214d      	movne	r1, #77	; 0x4d
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
  402d7c:	b91b      	cbnz	r3, 402d86 <recv+0x52>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
  402d7e:	f04f 33ff 	mov.w	r3, #4294967295
  402d82:	9304      	str	r3, [sp, #16]
  402d84:	e000      	b.n	402d88 <recv+0x54>
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
  402d86:	9304      	str	r3, [sp, #16]
			strRecv.sock = sock;
  402d88:	f88d 0014 	strb.w	r0, [sp, #20]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
  402d8c:	4b10      	ldr	r3, [pc, #64]	; (402dd0 <recv+0x9c>)
  402d8e:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  402d92:	88c3      	ldrh	r3, [r0, #6]
  402d94:	f8ad 3016 	strh.w	r3, [sp, #22]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
  402d98:	2300      	movs	r3, #0
  402d9a:	9302      	str	r3, [sp, #8]
  402d9c:	9301      	str	r3, [sp, #4]
  402d9e:	9300      	str	r3, [sp, #0]
  402da0:	2308      	movs	r3, #8
  402da2:	aa04      	add	r2, sp, #16
  402da4:	2002      	movs	r0, #2
  402da6:	4c0b      	ldr	r4, [pc, #44]	; (402dd4 <recv+0xa0>)
  402da8:	47a0      	blx	r4
			if(s16Ret != SOCK_ERR_NO_ERROR)
  402daa:	2800      	cmp	r0, #0
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
  402dac:	bf0c      	ite	eq
  402dae:	2000      	moveq	r0, #0
  402db0:	f06f 000d 	mvnne.w	r0, #13
  402db4:	e006      	b.n	402dc4 <recv+0x90>
Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  402db6:	f06f 0005 	mvn.w	r0, #5
  402dba:	e003      	b.n	402dc4 <recv+0x90>
  402dbc:	f06f 0005 	mvn.w	r0, #5
  402dc0:	e000      	b.n	402dc4 <recv+0x90>
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
	{
		s16Ret = SOCK_ERR_NO_ERROR;
  402dc2:	2000      	movs	r0, #0
				s16Ret = SOCK_ERR_BUFFER_FULL;
			}
		}
	}
	return s16Ret;
}
  402dc4:	b006      	add	sp, #24
  402dc6:	bd70      	pop	{r4, r5, r6, pc}
Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  402dc8:	f06f 0005 	mvn.w	r0, #5
				s16Ret = SOCK_ERR_BUFFER_FULL;
			}
		}
	}
	return s16Ret;
}
  402dcc:	4770      	bx	lr
  402dce:	bf00      	nop
  402dd0:	20400fe0 	.word	0x20400fe0
  402dd4:	004009c5 	.word	0x004009c5

00402dd8 <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
  402dd8:	b530      	push	{r4, r5, lr}
  402dda:	b087      	sub	sp, #28
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
  402ddc:	2800      	cmp	r0, #0
  402dde:	db2e      	blt.n	402e3e <close+0x66>
  402de0:	4b1b      	ldr	r3, [pc, #108]	; (402e50 <close+0x78>)
  402de2:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  402de6:	7a9b      	ldrb	r3, [r3, #10]
  402de8:	b2db      	uxtb	r3, r3
  402dea:	2b01      	cmp	r3, #1
  402dec:	d12a      	bne.n	402e44 <close+0x6c>
  402dee:	4604      	mov	r4, r0
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
		tstrCloseCmd strclose;
		strclose.sock = sock; 
  402df0:	f88d 0014 	strb.w	r0, [sp, #20]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
  402df4:	4b16      	ldr	r3, [pc, #88]	; (402e50 <close+0x78>)
  402df6:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  402dfa:	88da      	ldrh	r2, [r3, #6]
  402dfc:	f8ad 2016 	strh.w	r2, [sp, #22]
		
		gastrSockets[sock].bIsUsed = 0;
  402e00:	2200      	movs	r2, #0
  402e02:	729a      	strb	r2, [r3, #10]
		gastrSockets[sock].u16SessionID =0;
  402e04:	80da      	strh	r2, [r3, #6]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
  402e06:	7adb      	ldrb	r3, [r3, #11]
  402e08:	f003 0301 	and.w	r3, r3, #1
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
  402e0c:	4293      	cmp	r3, r2
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
  402e0e:	9202      	str	r2, [sp, #8]
  402e10:	9201      	str	r2, [sp, #4]
  402e12:	9200      	str	r2, [sp, #0]
  402e14:	f04f 0304 	mov.w	r3, #4
  402e18:	aa05      	add	r2, sp, #20
  402e1a:	bf0c      	ite	eq
  402e1c:	2149      	moveq	r1, #73	; 0x49
  402e1e:	214e      	movne	r1, #78	; 0x4e
  402e20:	2002      	movs	r0, #2
  402e22:	4d0c      	ldr	r5, [pc, #48]	; (402e54 <close+0x7c>)
  402e24:	47a8      	blx	r5
		if(s8Ret != SOCK_ERR_NO_ERROR)
  402e26:	1e05      	subs	r5, r0, #0
		{
			s8Ret = SOCK_ERR_INVALID;
  402e28:	bf18      	it	ne
  402e2a:	f06f 0508 	mvnne.w	r5, #8
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
  402e2e:	2210      	movs	r2, #16
  402e30:	2100      	movs	r1, #0
  402e32:	4807      	ldr	r0, [pc, #28]	; (402e50 <close+0x78>)
  402e34:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  402e38:	4b07      	ldr	r3, [pc, #28]	; (402e58 <close+0x80>)
  402e3a:	4798      	blx	r3
  402e3c:	e004      	b.n	402e48 <close+0x70>
Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
  402e3e:	f06f 0505 	mvn.w	r5, #5
  402e42:	e001      	b.n	402e48 <close+0x70>
  402e44:	f06f 0505 	mvn.w	r5, #5
			s8Ret = SOCK_ERR_INVALID;
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
	}
	return s8Ret;
}
  402e48:	4628      	mov	r0, r5
  402e4a:	b007      	add	sp, #28
  402e4c:	bd30      	pop	{r4, r5, pc}
  402e4e:	bf00      	nop
  402e50:	20400fe0 	.word	0x20400fe0
  402e54:	004009c5 	.word	0x004009c5
  402e58:	00400861 	.word	0x00400861

00402e5c <spi_flash_enable>:
/**
 *	@fn		spi_flash_enable
 *	@brief	Enable spi flash operations
 */
sint8 spi_flash_enable(uint8 enable)
{
  402e5c:	b570      	push	{r4, r5, r6, lr}
  402e5e:	b082      	sub	sp, #8
  402e60:	4605      	mov	r5, r0
	sint8 s8Ret = M2M_SUCCESS;
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
  402e62:	4b2b      	ldr	r3, [pc, #172]	; (402f10 <spi_flash_enable+0xb4>)
  402e64:	4798      	blx	r3
  402e66:	f3c0 000b 	ubfx	r0, r0, #0, #12
  402e6a:	f5b0 7f68 	cmp.w	r0, #928	; 0x3a0
  402e6e:	d34a      	bcc.n	402f06 <spi_flash_enable+0xaa>
		uint32 u32Val;
		
		/* Enable pinmux to SPI flash. */
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
  402e70:	a901      	add	r1, sp, #4
  402e72:	f241 4010 	movw	r0, #5136	; 0x1410
  402e76:	4b27      	ldr	r3, [pc, #156]	; (402f14 <spi_flash_enable+0xb8>)
  402e78:	4798      	blx	r3
		if(s8Ret != M2M_SUCCESS) {
  402e7a:	4604      	mov	r4, r0
  402e7c:	2800      	cmp	r0, #0
  402e7e:	d143      	bne.n	402f08 <spi_flash_enable+0xac>
			goto ERR1;
		}
		/* GPIO15/16/17/18 */
		u32Val &= ~((0x7777ul) << 12);
		u32Val |= ((0x1111ul) << 12);
  402e80:	4b25      	ldr	r3, [pc, #148]	; (402f18 <spi_flash_enable+0xbc>)
  402e82:	9a01      	ldr	r2, [sp, #4]
  402e84:	4013      	ands	r3, r2
  402e86:	4925      	ldr	r1, [pc, #148]	; (402f1c <spi_flash_enable+0xc0>)
  402e88:	4319      	orrs	r1, r3
  402e8a:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
  402e8c:	f241 4010 	movw	r0, #5136	; 0x1410
  402e90:	4b23      	ldr	r3, [pc, #140]	; (402f20 <spi_flash_enable+0xc4>)
  402e92:	4798      	blx	r3
		if(enable) {
  402e94:	b1b5      	cbz	r5, 402ec4 <spi_flash_enable+0x68>
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;

	cmd[0] = 0xab;

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
  402e96:	2100      	movs	r1, #0
  402e98:	4822      	ldr	r0, [pc, #136]	; (402f24 <spi_flash_enable+0xc8>)
  402e9a:	4d21      	ldr	r5, [pc, #132]	; (402f20 <spi_flash_enable+0xc4>)
  402e9c:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
  402e9e:	21ab      	movs	r1, #171	; 0xab
  402ea0:	4821      	ldr	r0, [pc, #132]	; (402f28 <spi_flash_enable+0xcc>)
  402ea2:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
  402ea4:	2101      	movs	r1, #1
  402ea6:	4821      	ldr	r0, [pc, #132]	; (402f2c <spi_flash_enable+0xd0>)
  402ea8:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
  402eaa:	2100      	movs	r1, #0
  402eac:	4820      	ldr	r0, [pc, #128]	; (402f30 <spi_flash_enable+0xd4>)
  402eae:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
  402eb0:	2181      	movs	r1, #129	; 0x81
  402eb2:	4820      	ldr	r0, [pc, #128]	; (402f34 <spi_flash_enable+0xd8>)
  402eb4:	47a8      	blx	r5
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
  402eb6:	4e20      	ldr	r6, [pc, #128]	; (402f38 <spi_flash_enable+0xdc>)
  402eb8:	4d20      	ldr	r5, [pc, #128]	; (402f3c <spi_flash_enable+0xe0>)
  402eba:	4630      	mov	r0, r6
  402ebc:	47a8      	blx	r5
  402ebe:	2801      	cmp	r0, #1
  402ec0:	d1fb      	bne.n	402eba <spi_flash_enable+0x5e>
  402ec2:	e015      	b.n	402ef0 <spi_flash_enable+0x94>
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;

	cmd[0] = 0xb9;

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
  402ec4:	2100      	movs	r1, #0
  402ec6:	4817      	ldr	r0, [pc, #92]	; (402f24 <spi_flash_enable+0xc8>)
  402ec8:	4d15      	ldr	r5, [pc, #84]	; (402f20 <spi_flash_enable+0xc4>)
  402eca:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
  402ecc:	21b9      	movs	r1, #185	; 0xb9
  402ece:	4816      	ldr	r0, [pc, #88]	; (402f28 <spi_flash_enable+0xcc>)
  402ed0:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
  402ed2:	2101      	movs	r1, #1
  402ed4:	4815      	ldr	r0, [pc, #84]	; (402f2c <spi_flash_enable+0xd0>)
  402ed6:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
  402ed8:	2100      	movs	r1, #0
  402eda:	4815      	ldr	r0, [pc, #84]	; (402f30 <spi_flash_enable+0xd4>)
  402edc:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
  402ede:	2181      	movs	r1, #129	; 0x81
  402ee0:	4814      	ldr	r0, [pc, #80]	; (402f34 <spi_flash_enable+0xd8>)
  402ee2:	47a8      	blx	r5
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
  402ee4:	4e14      	ldr	r6, [pc, #80]	; (402f38 <spi_flash_enable+0xdc>)
  402ee6:	4d15      	ldr	r5, [pc, #84]	; (402f3c <spi_flash_enable+0xe0>)
  402ee8:	4630      	mov	r0, r6
  402eea:	47a8      	blx	r5
  402eec:	2801      	cmp	r0, #1
  402eee:	d1fb      	bne.n	402ee8 <spi_flash_enable+0x8c>
		} else {
			spi_flash_enter_low_power_mode();
		}
		/* Disable pinmux to SPI flash to minimize leakage. */
		u32Val &= ~((0x7777ul) << 12);
		u32Val |= ((0x0010ul) << 12);
  402ef0:	4909      	ldr	r1, [pc, #36]	; (402f18 <spi_flash_enable+0xbc>)
  402ef2:	9b01      	ldr	r3, [sp, #4]
  402ef4:	4019      	ands	r1, r3
  402ef6:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  402efa:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
  402efc:	f241 4010 	movw	r0, #5136	; 0x1410
  402f00:	4b07      	ldr	r3, [pc, #28]	; (402f20 <spi_flash_enable+0xc4>)
  402f02:	4798      	blx	r3
  402f04:	e000      	b.n	402f08 <spi_flash_enable+0xac>
 *	@fn		spi_flash_enable
 *	@brief	Enable spi flash operations
 */
sint8 spi_flash_enable(uint8 enable)
{
	sint8 s8Ret = M2M_SUCCESS;
  402f06:	2400      	movs	r4, #0
		u32Val |= ((0x0010ul) << 12);
		nm_write_reg(0x1410, u32Val);
	}
ERR1:
	return s8Ret;
}
  402f08:	4620      	mov	r0, r4
  402f0a:	b002      	add	sp, #8
  402f0c:	bd70      	pop	{r4, r5, r6, pc}
  402f0e:	bf00      	nop
  402f10:	00401871 	.word	0x00401871
  402f14:	00401b69 	.word	0x00401b69
  402f18:	f8888fff 	.word	0xf8888fff
  402f1c:	01111000 	.word	0x01111000
  402f20:	00401b75 	.word	0x00401b75
  402f24:	00010208 	.word	0x00010208
  402f28:	0001020c 	.word	0x0001020c
  402f2c:	00010214 	.word	0x00010214
  402f30:	0001021c 	.word	0x0001021c
  402f34:	00010204 	.word	0x00010204
  402f38:	00010218 	.word	0x00010218
  402f3c:	00401b5d 	.word	0x00401b5d

00402f40 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  402f40:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  402f42:	4810      	ldr	r0, [pc, #64]	; (402f84 <sysclk_init+0x44>)
  402f44:	4b10      	ldr	r3, [pc, #64]	; (402f88 <sysclk_init+0x48>)
  402f46:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  402f48:	213e      	movs	r1, #62	; 0x3e
  402f4a:	2000      	movs	r0, #0
  402f4c:	4b0f      	ldr	r3, [pc, #60]	; (402f8c <sysclk_init+0x4c>)
  402f4e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  402f50:	4c0f      	ldr	r4, [pc, #60]	; (402f90 <sysclk_init+0x50>)
  402f52:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  402f54:	2800      	cmp	r0, #0
  402f56:	d0fc      	beq.n	402f52 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  402f58:	4b0e      	ldr	r3, [pc, #56]	; (402f94 <sysclk_init+0x54>)
  402f5a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  402f5c:	4a0e      	ldr	r2, [pc, #56]	; (402f98 <sysclk_init+0x58>)
  402f5e:	4b0f      	ldr	r3, [pc, #60]	; (402f9c <sysclk_init+0x5c>)
  402f60:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  402f62:	4c0f      	ldr	r4, [pc, #60]	; (402fa0 <sysclk_init+0x60>)
  402f64:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  402f66:	2800      	cmp	r0, #0
  402f68:	d0fc      	beq.n	402f64 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  402f6a:	2002      	movs	r0, #2
  402f6c:	4b0d      	ldr	r3, [pc, #52]	; (402fa4 <sysclk_init+0x64>)
  402f6e:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  402f70:	2000      	movs	r0, #0
  402f72:	4b0d      	ldr	r3, [pc, #52]	; (402fa8 <sysclk_init+0x68>)
  402f74:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  402f76:	4b0d      	ldr	r3, [pc, #52]	; (402fac <sysclk_init+0x6c>)
  402f78:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  402f7a:	4802      	ldr	r0, [pc, #8]	; (402f84 <sysclk_init+0x44>)
  402f7c:	4b02      	ldr	r3, [pc, #8]	; (402f88 <sysclk_init+0x48>)
  402f7e:	4798      	blx	r3
  402f80:	bd10      	pop	{r4, pc}
  402f82:	bf00      	nop
  402f84:	11e1a300 	.word	0x11e1a300
  402f88:	00403ca5 	.word	0x00403ca5
  402f8c:	00403681 	.word	0x00403681
  402f90:	004036d5 	.word	0x004036d5
  402f94:	004036e5 	.word	0x004036e5
  402f98:	20183f01 	.word	0x20183f01
  402f9c:	400e0600 	.word	0x400e0600
  402fa0:	004036f5 	.word	0x004036f5
  402fa4:	004035dd 	.word	0x004035dd
  402fa8:	00403619 	.word	0x00403619
  402fac:	00403b95 	.word	0x00403b95

00402fb0 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  402fb0:	b990      	cbnz	r0, 402fd8 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  402fb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402fb6:	460c      	mov	r4, r1
  402fb8:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  402fba:	2a00      	cmp	r2, #0
  402fbc:	dd0f      	ble.n	402fde <_read+0x2e>
  402fbe:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  402fc0:	4e08      	ldr	r6, [pc, #32]	; (402fe4 <_read+0x34>)
  402fc2:	4d09      	ldr	r5, [pc, #36]	; (402fe8 <_read+0x38>)
  402fc4:	6830      	ldr	r0, [r6, #0]
  402fc6:	4621      	mov	r1, r4
  402fc8:	682b      	ldr	r3, [r5, #0]
  402fca:	4798      	blx	r3
		ptr++;
  402fcc:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  402fce:	42a7      	cmp	r7, r4
  402fd0:	d1f8      	bne.n	402fc4 <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  402fd2:	4640      	mov	r0, r8
  402fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  402fd8:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  402fdc:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  402fde:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  402fe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402fe4:	204010a4 	.word	0x204010a4
  402fe8:	2040109c 	.word	0x2040109c

00402fec <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  402fec:	3801      	subs	r0, #1
  402fee:	2802      	cmp	r0, #2
  402ff0:	d815      	bhi.n	40301e <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  402ff2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402ff6:	460e      	mov	r6, r1
  402ff8:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  402ffa:	b19a      	cbz	r2, 403024 <_write+0x38>
  402ffc:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  402ffe:	f8df 8038 	ldr.w	r8, [pc, #56]	; 403038 <_write+0x4c>
  403002:	4f0c      	ldr	r7, [pc, #48]	; (403034 <_write+0x48>)
  403004:	f8d8 0000 	ldr.w	r0, [r8]
  403008:	f815 1b01 	ldrb.w	r1, [r5], #1
  40300c:	683b      	ldr	r3, [r7, #0]
  40300e:	4798      	blx	r3
  403010:	2800      	cmp	r0, #0
  403012:	db0a      	blt.n	40302a <_write+0x3e>
  403014:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  403016:	3c01      	subs	r4, #1
  403018:	d1f4      	bne.n	403004 <_write+0x18>
  40301a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  40301e:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  403022:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  403024:	2000      	movs	r0, #0
  403026:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  40302a:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40302e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403032:	bf00      	nop
  403034:	204010a0 	.word	0x204010a0
  403038:	204010a4 	.word	0x204010a4

0040303c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  40303c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40303e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  403042:	4b57      	ldr	r3, [pc, #348]	; (4031a0 <board_init+0x164>)
  403044:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  403046:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  40304a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  40304e:	4b55      	ldr	r3, [pc, #340]	; (4031a4 <board_init+0x168>)
  403050:	2200      	movs	r2, #0
  403052:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  403056:	695a      	ldr	r2, [r3, #20]
  403058:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  40305c:	615a      	str	r2, [r3, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40305e:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  403062:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  403066:	f8d3 6080 	ldr.w	r6, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  40306a:	f3c6 354e 	ubfx	r5, r6, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  40306e:	f006 0707 	and.w	r7, r6, #7
  403072:	3704      	adds	r7, #4
    ways    = CCSIDR_WAYS(ccsidr);
  403074:	f3c6 06c9 	ubfx	r6, r6, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  403078:	fab6 f086 	clz	r0, r6
    wshift  = __CLZ(ways) & 0x1f;
  40307c:	f000 001f 	and.w	r0, r0, #31
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  403080:	f3bf 8f4f 	dsb	sy

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  403084:	461c      	mov	r4, r3
    wshift  = __CLZ(ways) & 0x1f;

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  403086:	4633      	mov	r3, r6
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  403088:	fa05 f107 	lsl.w	r1, r5, r7
  40308c:	fa03 f200 	lsl.w	r2, r3, r0
  403090:	430a      	orrs	r2, r1
              SCB->DCISW = sw;
  403092:	f8c4 2260 	str.w	r2, [r4, #608]	; 0x260
            } while(tmpways--);
  403096:	3b01      	subs	r3, #1
  403098:	f1b3 3fff 	cmp.w	r3, #4294967295
  40309c:	d1f6      	bne.n	40308c <board_init+0x50>
        } while(sets--);
  40309e:	3d01      	subs	r5, #1
  4030a0:	f1b5 3fff 	cmp.w	r5, #4294967295
  4030a4:	d1ef      	bne.n	403086 <board_init+0x4a>
  4030a6:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  4030aa:	4b3e      	ldr	r3, [pc, #248]	; (4031a4 <board_init+0x168>)
  4030ac:	695a      	ldr	r2, [r3, #20]
  4030ae:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  4030b2:	615a      	str	r2, [r3, #20]
  4030b4:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4030b8:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4030bc:	4a3a      	ldr	r2, [pc, #232]	; (4031a8 <board_init+0x16c>)
  4030be:	493b      	ldr	r1, [pc, #236]	; (4031ac <board_init+0x170>)
  4030c0:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4030c2:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  4030c6:	6051      	str	r1, [r2, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4030c8:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4030cc:	f3bf 8f6f 	isb	sy
static inline void tcm_disable(void) 
{

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4030d0:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4030d4:	f022 0201 	bic.w	r2, r2, #1
  4030d8:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4030dc:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  4030e0:	f022 0201 	bic.w	r2, r2, #1
  4030e4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4030e8:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4030ec:	f3bf 8f6f 	isb	sy
  4030f0:	200a      	movs	r0, #10
  4030f2:	4c2f      	ldr	r4, [pc, #188]	; (4031b0 <board_init+0x174>)
  4030f4:	47a0      	blx	r4
  4030f6:	200b      	movs	r0, #11
  4030f8:	47a0      	blx	r4
  4030fa:	200c      	movs	r0, #12
  4030fc:	47a0      	blx	r4
  4030fe:	2010      	movs	r0, #16
  403100:	47a0      	blx	r4
  403102:	2011      	movs	r0, #17
  403104:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403106:	4b2b      	ldr	r3, [pc, #172]	; (4031b4 <board_init+0x178>)
  403108:	f44f 7280 	mov.w	r2, #256	; 0x100
  40310c:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40310e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  403112:	631a      	str	r2, [r3, #48]	; 0x30
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  403114:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  403118:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40311c:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40311e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  403122:	665a      	str	r2, [r3, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  403124:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  403128:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
  40312a:	621a      	str	r2, [r3, #32]

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  40312c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  403130:	6f19      	ldr	r1, [r3, #112]	; 0x70
  403132:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  403136:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  403138:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40313a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40313e:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  403140:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  403144:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  403148:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  40314c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  403150:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  403152:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  403156:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  403158:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40315a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40315e:	6f19      	ldr	r1, [r3, #112]	; 0x70
  403160:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  403164:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  403166:	6f59      	ldr	r1, [r3, #116]	; 0x74
  403168:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  40316c:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40316e:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  403170:	4a11      	ldr	r2, [pc, #68]	; (4031b8 <board_init+0x17c>)
  403172:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  403176:	f043 0310 	orr.w	r3, r3, #16
  40317a:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  40317e:	4b0f      	ldr	r3, [pc, #60]	; (4031bc <board_init+0x180>)
  403180:	2210      	movs	r2, #16
  403182:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  403184:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  403188:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  40318a:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40318c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  403190:	6f19      	ldr	r1, [r3, #112]	; 0x70
  403192:	4311      	orrs	r1, r2
  403194:	6719      	str	r1, [r3, #112]	; 0x70
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  403196:	6f59      	ldr	r1, [r3, #116]	; 0x74
  403198:	4311      	orrs	r1, r2
  40319a:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40319c:	605a      	str	r2, [r3, #4]
  40319e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4031a0:	400e1850 	.word	0x400e1850
  4031a4:	e000ed00 	.word	0xe000ed00
  4031a8:	400e0c00 	.word	0x400e0c00
  4031ac:	5a00080c 	.word	0x5a00080c
  4031b0:	00403705 	.word	0x00403705
  4031b4:	400e1200 	.word	0x400e1200
  4031b8:	40088000 	.word	0x40088000
  4031bc:	400e1000 	.word	0x400e1000

004031c0 <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4031c0:	b10a      	cbz	r2, 4031c6 <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
  4031c2:	6641      	str	r1, [r0, #100]	; 0x64
  4031c4:	4770      	bx	lr
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4031c6:	6601      	str	r1, [r0, #96]	; 0x60
  4031c8:	4770      	bx	lr
  4031ca:	bf00      	nop

004031cc <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4031cc:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4031ce:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4031d2:	d02f      	beq.n	403234 <pio_set_peripheral+0x68>
  4031d4:	d807      	bhi.n	4031e6 <pio_set_peripheral+0x1a>
  4031d6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4031da:	d014      	beq.n	403206 <pio_set_peripheral+0x3a>
  4031dc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4031e0:	d01e      	beq.n	403220 <pio_set_peripheral+0x54>
  4031e2:	b939      	cbnz	r1, 4031f4 <pio_set_peripheral+0x28>
  4031e4:	4770      	bx	lr
  4031e6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4031ea:	d037      	beq.n	40325c <pio_set_peripheral+0x90>
  4031ec:	d804      	bhi.n	4031f8 <pio_set_peripheral+0x2c>
  4031ee:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4031f2:	d029      	beq.n	403248 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4031f4:	6042      	str	r2, [r0, #4]
  4031f6:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4031f8:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4031fc:	d02e      	beq.n	40325c <pio_set_peripheral+0x90>
  4031fe:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  403202:	d02b      	beq.n	40325c <pio_set_peripheral+0x90>
  403204:	e7f6      	b.n	4031f4 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  403206:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403208:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40320a:	6f01      	ldr	r1, [r0, #112]	; 0x70
  40320c:	43d3      	mvns	r3, r2
  40320e:	4021      	ands	r1, r4
  403210:	4019      	ands	r1, r3
  403212:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403214:	6f44      	ldr	r4, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  403216:	6f41      	ldr	r1, [r0, #116]	; 0x74
  403218:	4021      	ands	r1, r4
  40321a:	400b      	ands	r3, r1
  40321c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40321e:	e01a      	b.n	403256 <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403220:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  403222:	4313      	orrs	r3, r2
  403224:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403226:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  403228:	6f43      	ldr	r3, [r0, #116]	; 0x74
  40322a:	400b      	ands	r3, r1
  40322c:	ea23 0302 	bic.w	r3, r3, r2
  403230:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  403232:	e7df      	b.n	4031f4 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403234:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  403236:	6f03      	ldr	r3, [r0, #112]	; 0x70
  403238:	400b      	ands	r3, r1
  40323a:	ea23 0302 	bic.w	r3, r3, r2
  40323e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403240:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  403242:	4313      	orrs	r3, r2
  403244:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  403246:	e7d5      	b.n	4031f4 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403248:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40324a:	4313      	orrs	r3, r2
  40324c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40324e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  403250:	4313      	orrs	r3, r2
  403252:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  403254:	e7ce      	b.n	4031f4 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  403256:	6042      	str	r2, [r0, #4]
}
  403258:	f85d 4b04 	ldr.w	r4, [sp], #4
  40325c:	4770      	bx	lr
  40325e:	bf00      	nop

00403260 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  403260:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403262:	f012 0f01 	tst.w	r2, #1
  403266:	d001      	beq.n	40326c <pio_set_input+0xc>
		p_pio->PIO_PUER = ul_mask;
  403268:	6641      	str	r1, [r0, #100]	; 0x64
  40326a:	e000      	b.n	40326e <pio_set_input+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40326c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40326e:	f012 0f0a 	tst.w	r2, #10
  403272:	d001      	beq.n	403278 <pio_set_input+0x18>
		p_pio->PIO_IFER = ul_mask;
  403274:	6201      	str	r1, [r0, #32]
  403276:	e000      	b.n	40327a <pio_set_input+0x1a>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  403278:	6241      	str	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40327a:	f012 0f02 	tst.w	r2, #2
  40327e:	d002      	beq.n	403286 <pio_set_input+0x26>
		p_pio->PIO_IFSCDR = ul_mask;
  403280:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  403284:	e004      	b.n	403290 <pio_set_input+0x30>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  403286:	f012 0f08 	tst.w	r2, #8
  40328a:	d001      	beq.n	403290 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  40328c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  403290:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  403292:	6001      	str	r1, [r0, #0]
  403294:	4770      	bx	lr
  403296:	bf00      	nop

00403298 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  403298:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40329a:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40329c:	9c01      	ldr	r4, [sp, #4]
  40329e:	b10c      	cbz	r4, 4032a4 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  4032a0:	6641      	str	r1, [r0, #100]	; 0x64
  4032a2:	e000      	b.n	4032a6 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4032a4:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4032a6:	b10b      	cbz	r3, 4032ac <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  4032a8:	6501      	str	r1, [r0, #80]	; 0x50
  4032aa:	e000      	b.n	4032ae <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4032ac:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4032ae:	b10a      	cbz	r2, 4032b4 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  4032b0:	6301      	str	r1, [r0, #48]	; 0x30
  4032b2:	e000      	b.n	4032b6 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4032b4:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4032b6:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4032b8:	6001      	str	r1, [r0, #0]
}
  4032ba:	f85d 4b04 	ldr.w	r4, [sp], #4
  4032be:	4770      	bx	lr

004032c0 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4032c0:	f012 0f10 	tst.w	r2, #16
  4032c4:	d012      	beq.n	4032ec <pio_configure_interrupt+0x2c>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4032c6:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4032ca:	f012 0f20 	tst.w	r2, #32
  4032ce:	d002      	beq.n	4032d6 <pio_configure_interrupt+0x16>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4032d0:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
  4032d4:	e001      	b.n	4032da <pio_configure_interrupt+0x1a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4032d6:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4032da:	f012 0f40 	tst.w	r2, #64	; 0x40
  4032de:	d002      	beq.n	4032e6 <pio_configure_interrupt+0x26>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4032e0:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  4032e4:	4770      	bx	lr
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4032e6:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  4032ea:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  4032ec:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  4032f0:	4770      	bx	lr
  4032f2:	bf00      	nop

004032f4 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IER = ul_mask;
  4032f4:	6401      	str	r1, [r0, #64]	; 0x40
  4032f6:	4770      	bx	lr

004032f8 <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4032f8:	6441      	str	r1, [r0, #68]	; 0x44
  4032fa:	4770      	bx	lr

004032fc <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4032fc:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4032fe:	4770      	bx	lr

00403300 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  403300:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  403302:	4770      	bx	lr

00403304 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  403304:	b570      	push	{r4, r5, r6, lr}
  403306:	b082      	sub	sp, #8
  403308:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40330a:	4c47      	ldr	r4, [pc, #284]	; (403428 <pio_configure_pin+0x124>)
  40330c:	eb04 1450 	add.w	r4, r4, r0, lsr #5
  403310:	0264      	lsls	r4, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  403312:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  403316:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40331a:	d04d      	beq.n	4033b8 <pio_configure_pin+0xb4>
  40331c:	d809      	bhi.n	403332 <pio_configure_pin+0x2e>
  40331e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  403322:	d023      	beq.n	40336c <pio_configure_pin+0x68>
  403324:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  403328:	d033      	beq.n	403392 <pio_configure_pin+0x8e>
  40332a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40332e:	d177      	bne.n	403420 <pio_configure_pin+0x11c>
  403330:	e009      	b.n	403346 <pio_configure_pin+0x42>
  403332:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  403336:	d05d      	beq.n	4033f4 <pio_configure_pin+0xf0>
  403338:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40333c:	d05a      	beq.n	4033f4 <pio_configure_pin+0xf0>
  40333e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  403342:	d04c      	beq.n	4033de <pio_configure_pin+0xda>
  403344:	e06c      	b.n	403420 <pio_configure_pin+0x11c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  403346:	f000 001f 	and.w	r0, r0, #31
  40334a:	2601      	movs	r6, #1
  40334c:	4086      	lsls	r6, r0
  40334e:	4632      	mov	r2, r6
  403350:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403354:	4620      	mov	r0, r4
  403356:	4b35      	ldr	r3, [pc, #212]	; (40342c <pio_configure_pin+0x128>)
  403358:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40335a:	f015 0f01 	tst.w	r5, #1
  40335e:	d002      	beq.n	403366 <pio_configure_pin+0x62>
		p_pio->PIO_PUER = ul_mask;
  403360:	6666      	str	r6, [r4, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  403362:	2001      	movs	r0, #1
  403364:	e05d      	b.n	403422 <pio_configure_pin+0x11e>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  403366:	6626      	str	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  403368:	2001      	movs	r0, #1
  40336a:	e05a      	b.n	403422 <pio_configure_pin+0x11e>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  40336c:	f000 001f 	and.w	r0, r0, #31
  403370:	2601      	movs	r6, #1
  403372:	4086      	lsls	r6, r0
  403374:	4632      	mov	r2, r6
  403376:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40337a:	4620      	mov	r0, r4
  40337c:	4b2b      	ldr	r3, [pc, #172]	; (40342c <pio_configure_pin+0x128>)
  40337e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403380:	f015 0f01 	tst.w	r5, #1
  403384:	d002      	beq.n	40338c <pio_configure_pin+0x88>
		p_pio->PIO_PUER = ul_mask;
  403386:	6666      	str	r6, [r4, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  403388:	2001      	movs	r0, #1
  40338a:	e04a      	b.n	403422 <pio_configure_pin+0x11e>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40338c:	6626      	str	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40338e:	2001      	movs	r0, #1
  403390:	e047      	b.n	403422 <pio_configure_pin+0x11e>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  403392:	f000 001f 	and.w	r0, r0, #31
  403396:	2601      	movs	r6, #1
  403398:	4086      	lsls	r6, r0
  40339a:	4632      	mov	r2, r6
  40339c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4033a0:	4620      	mov	r0, r4
  4033a2:	4b22      	ldr	r3, [pc, #136]	; (40342c <pio_configure_pin+0x128>)
  4033a4:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4033a6:	f015 0f01 	tst.w	r5, #1
  4033aa:	d002      	beq.n	4033b2 <pio_configure_pin+0xae>
		p_pio->PIO_PUER = ul_mask;
  4033ac:	6666      	str	r6, [r4, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  4033ae:	2001      	movs	r0, #1
  4033b0:	e037      	b.n	403422 <pio_configure_pin+0x11e>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4033b2:	6626      	str	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4033b4:	2001      	movs	r0, #1
  4033b6:	e034      	b.n	403422 <pio_configure_pin+0x11e>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4033b8:	f000 001f 	and.w	r0, r0, #31
  4033bc:	2601      	movs	r6, #1
  4033be:	4086      	lsls	r6, r0
  4033c0:	4632      	mov	r2, r6
  4033c2:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4033c6:	4620      	mov	r0, r4
  4033c8:	4b18      	ldr	r3, [pc, #96]	; (40342c <pio_configure_pin+0x128>)
  4033ca:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4033cc:	f015 0f01 	tst.w	r5, #1
  4033d0:	d002      	beq.n	4033d8 <pio_configure_pin+0xd4>
		p_pio->PIO_PUER = ul_mask;
  4033d2:	6666      	str	r6, [r4, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  4033d4:	2001      	movs	r0, #1
  4033d6:	e024      	b.n	403422 <pio_configure_pin+0x11e>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4033d8:	6626      	str	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4033da:	2001      	movs	r0, #1
  4033dc:	e021      	b.n	403422 <pio_configure_pin+0x11e>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4033de:	f000 011f 	and.w	r1, r0, #31
  4033e2:	2601      	movs	r6, #1
  4033e4:	462a      	mov	r2, r5
  4033e6:	fa06 f101 	lsl.w	r1, r6, r1
  4033ea:	4620      	mov	r0, r4
  4033ec:	4b10      	ldr	r3, [pc, #64]	; (403430 <pio_configure_pin+0x12c>)
  4033ee:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4033f0:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  4033f2:	e016      	b.n	403422 <pio_configure_pin+0x11e>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4033f4:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
  4033f8:	f000 011f 	and.w	r1, r0, #31
  4033fc:	2601      	movs	r6, #1
  4033fe:	ea05 0306 	and.w	r3, r5, r6
  403402:	9300      	str	r3, [sp, #0]
  403404:	f3c5 0380 	ubfx	r3, r5, #2, #1
  403408:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40340c:	bf14      	ite	ne
  40340e:	2200      	movne	r2, #0
  403410:	2201      	moveq	r2, #1
  403412:	fa06 f101 	lsl.w	r1, r6, r1
  403416:	4620      	mov	r0, r4
  403418:	4c06      	ldr	r4, [pc, #24]	; (403434 <pio_configure_pin+0x130>)
  40341a:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  40341c:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  40341e:	e000      	b.n	403422 <pio_configure_pin+0x11e>

	default:
		return 0;
  403420:	2000      	movs	r0, #0
	}

	return 1;
}
  403422:	b002      	add	sp, #8
  403424:	bd70      	pop	{r4, r5, r6, pc}
  403426:	bf00      	nop
  403428:	00200707 	.word	0x00200707
  40342c:	004031cd 	.word	0x004031cd
  403430:	00403261 	.word	0x00403261
  403434:	00403299 	.word	0x00403299

00403438 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  403438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40343c:	4604      	mov	r4, r0
  40343e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  403440:	4b0e      	ldr	r3, [pc, #56]	; (40347c <pio_handler_process+0x44>)
  403442:	4798      	blx	r3
  403444:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  403446:	4620      	mov	r0, r4
  403448:	4b0d      	ldr	r3, [pc, #52]	; (403480 <pio_handler_process+0x48>)
  40344a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  40344c:	4005      	ands	r5, r0
  40344e:	d013      	beq.n	403478 <pio_handler_process+0x40>
  403450:	4c0c      	ldr	r4, [pc, #48]	; (403484 <pio_handler_process+0x4c>)
  403452:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  403456:	6823      	ldr	r3, [r4, #0]
  403458:	4543      	cmp	r3, r8
  40345a:	d108      	bne.n	40346e <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40345c:	6861      	ldr	r1, [r4, #4]
  40345e:	4229      	tst	r1, r5
  403460:	d005      	beq.n	40346e <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  403462:	68e3      	ldr	r3, [r4, #12]
  403464:	4640      	mov	r0, r8
  403466:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  403468:	6863      	ldr	r3, [r4, #4]
  40346a:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40346e:	42b4      	cmp	r4, r6
  403470:	d002      	beq.n	403478 <pio_handler_process+0x40>
  403472:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  403474:	2d00      	cmp	r5, #0
  403476:	d1ee      	bne.n	403456 <pio_handler_process+0x1e>
  403478:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40347c:	004032fd 	.word	0x004032fd
  403480:	00403301 	.word	0x00403301
  403484:	2040091c 	.word	0x2040091c

00403488 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  403488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40348a:	4c17      	ldr	r4, [pc, #92]	; (4034e8 <pio_handler_set+0x60>)
  40348c:	6826      	ldr	r6, [r4, #0]
  40348e:	2e06      	cmp	r6, #6
  403490:	d828      	bhi.n	4034e4 <pio_handler_set+0x5c>
  403492:	f04f 0c00 	mov.w	ip, #0
  403496:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  403498:	4f14      	ldr	r7, [pc, #80]	; (4034ec <pio_handler_set+0x64>)
	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
  40349a:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40349c:	0125      	lsls	r5, r4, #4
  40349e:	597d      	ldr	r5, [r7, r5]
  4034a0:	428d      	cmp	r5, r1
  4034a2:	d104      	bne.n	4034ae <pio_handler_set+0x26>
  4034a4:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  4034a8:	686d      	ldr	r5, [r5, #4]
  4034aa:	4295      	cmp	r5, r2
  4034ac:	d004      	beq.n	4034b8 <pio_handler_set+0x30>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4034ae:	3401      	adds	r4, #1
  4034b0:	b2e4      	uxtb	r4, r4
  4034b2:	46a4      	mov	ip, r4
  4034b4:	42a6      	cmp	r6, r4
  4034b6:	d2f0      	bcs.n	40349a <pio_handler_set+0x12>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4034b8:	4d0c      	ldr	r5, [pc, #48]	; (4034ec <pio_handler_set+0x64>)
  4034ba:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  4034be:	eb05 040e 	add.w	r4, r5, lr
  4034c2:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  4034c6:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  4034c8:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  4034ca:	9906      	ldr	r1, [sp, #24]
  4034cc:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  4034ce:	3601      	adds	r6, #1
  4034d0:	4566      	cmp	r6, ip
  4034d2:	d101      	bne.n	4034d8 <pio_handler_set+0x50>
		gs_ul_nb_sources++;
  4034d4:	4904      	ldr	r1, [pc, #16]	; (4034e8 <pio_handler_set+0x60>)
  4034d6:	600e      	str	r6, [r1, #0]
  4034d8:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4034da:	461a      	mov	r2, r3
  4034dc:	4b04      	ldr	r3, [pc, #16]	; (4034f0 <pio_handler_set+0x68>)
  4034de:	4798      	blx	r3

	return 0;
  4034e0:	2000      	movs	r0, #0
  4034e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
{
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  4034e4:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  4034e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4034e8:	20400918 	.word	0x20400918
  4034ec:	2040091c 	.word	0x2040091c
  4034f0:	004032c1 	.word	0x004032c1

004034f4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4034f4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4034f6:	210a      	movs	r1, #10
  4034f8:	4801      	ldr	r0, [pc, #4]	; (403500 <PIOA_Handler+0xc>)
  4034fa:	4b02      	ldr	r3, [pc, #8]	; (403504 <PIOA_Handler+0x10>)
  4034fc:	4798      	blx	r3
  4034fe:	bd08      	pop	{r3, pc}
  403500:	400e0e00 	.word	0x400e0e00
  403504:	00403439 	.word	0x00403439

00403508 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  403508:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40350a:	210b      	movs	r1, #11
  40350c:	4801      	ldr	r0, [pc, #4]	; (403514 <PIOB_Handler+0xc>)
  40350e:	4b02      	ldr	r3, [pc, #8]	; (403518 <PIOB_Handler+0x10>)
  403510:	4798      	blx	r3
  403512:	bd08      	pop	{r3, pc}
  403514:	400e1000 	.word	0x400e1000
  403518:	00403439 	.word	0x00403439

0040351c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40351c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40351e:	210c      	movs	r1, #12
  403520:	4801      	ldr	r0, [pc, #4]	; (403528 <PIOC_Handler+0xc>)
  403522:	4b02      	ldr	r3, [pc, #8]	; (40352c <PIOC_Handler+0x10>)
  403524:	4798      	blx	r3
  403526:	bd08      	pop	{r3, pc}
  403528:	400e1200 	.word	0x400e1200
  40352c:	00403439 	.word	0x00403439

00403530 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  403530:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  403532:	2110      	movs	r1, #16
  403534:	4801      	ldr	r0, [pc, #4]	; (40353c <PIOD_Handler+0xc>)
  403536:	4b02      	ldr	r3, [pc, #8]	; (403540 <PIOD_Handler+0x10>)
  403538:	4798      	blx	r3
  40353a:	bd08      	pop	{r3, pc}
  40353c:	400e1400 	.word	0x400e1400
  403540:	00403439 	.word	0x00403439

00403544 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  403544:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  403546:	2111      	movs	r1, #17
  403548:	4801      	ldr	r0, [pc, #4]	; (403550 <PIOE_Handler+0xc>)
  40354a:	4b02      	ldr	r3, [pc, #8]	; (403554 <PIOE_Handler+0x10>)
  40354c:	4798      	blx	r3
  40354e:	bd08      	pop	{r3, pc}
  403550:	400e1600 	.word	0x400e1600
  403554:	00403439 	.word	0x00403439

00403558 <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  403558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40355a:	4606      	mov	r6, r0
  40355c:	460d      	mov	r5, r1
  40355e:	4614      	mov	r4, r2
	uint32_t bitmask = 0;

	bitmask = pio_get_interrupt_mask(p_pio);
  403560:	4b17      	ldr	r3, [pc, #92]	; (4035c0 <pio_handler_set_priority+0x68>)
  403562:	4798      	blx	r3
  403564:	4607      	mov	r7, r0
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  403566:	f04f 31ff 	mov.w	r1, #4294967295
  40356a:	4630      	mov	r0, r6
  40356c:	4b15      	ldr	r3, [pc, #84]	; (4035c4 <pio_handler_set_priority+0x6c>)
  40356e:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  403570:	4630      	mov	r0, r6
  403572:	4b15      	ldr	r3, [pc, #84]	; (4035c8 <pio_handler_set_priority+0x70>)
  403574:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  403576:	fa5f fe85 	uxtb.w	lr, r5
  40357a:	f00e 031f 	and.w	r3, lr, #31
  40357e:	2201      	movs	r2, #1
  403580:	fa02 f303 	lsl.w	r3, r2, r3
  403584:	0968      	lsrs	r0, r5, #5
  403586:	4911      	ldr	r1, [pc, #68]	; (4035cc <pio_handler_set_priority+0x74>)
  403588:	eb01 0280 	add.w	r2, r1, r0, lsl #2
  40358c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  403590:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  403594:	2d00      	cmp	r5, #0
  403596:	da07      	bge.n	4035a8 <pio_handler_set_priority+0x50>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  403598:	f00e 0e0f 	and.w	lr, lr, #15
  40359c:	0164      	lsls	r4, r4, #5
  40359e:	b2e4      	uxtb	r4, r4
  4035a0:	4a0b      	ldr	r2, [pc, #44]	; (4035d0 <pio_handler_set_priority+0x78>)
  4035a2:	f802 400e 	strb.w	r4, [r2, lr]
  4035a6:	e003      	b.n	4035b0 <pio_handler_set_priority+0x58>
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4035a8:	0164      	lsls	r4, r4, #5
  4035aa:	b2e4      	uxtb	r4, r4
  4035ac:	4a09      	ldr	r2, [pc, #36]	; (4035d4 <pio_handler_set_priority+0x7c>)
  4035ae:	5554      	strb	r4, [r2, r5]
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4035b0:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
	NVIC_DisableIRQ(ul_irqn);
	NVIC_ClearPendingIRQ(ul_irqn);
	NVIC_SetPriority(ul_irqn, ul_priority);
	NVIC_EnableIRQ(ul_irqn);
	pio_enable_interrupt(p_pio, bitmask);
  4035b4:	4639      	mov	r1, r7
  4035b6:	4630      	mov	r0, r6
  4035b8:	4b07      	ldr	r3, [pc, #28]	; (4035d8 <pio_handler_set_priority+0x80>)
  4035ba:	4798      	blx	r3
  4035bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4035be:	bf00      	nop
  4035c0:	00403301 	.word	0x00403301
  4035c4:	004032f9 	.word	0x004032f9
  4035c8:	004032fd 	.word	0x004032fd
  4035cc:	e000e100 	.word	0xe000e100
  4035d0:	e000ed14 	.word	0xe000ed14
  4035d4:	e000e400 	.word	0xe000e400
  4035d8:	004032f5 	.word	0x004032f5

004035dc <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4035dc:	2803      	cmp	r0, #3
  4035de:	d007      	beq.n	4035f0 <pmc_mck_set_division+0x14>
  4035e0:	2804      	cmp	r0, #4
  4035e2:	d008      	beq.n	4035f6 <pmc_mck_set_division+0x1a>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4035e4:	2802      	cmp	r0, #2
  4035e6:	bf0c      	ite	eq
  4035e8:	f44f 7280 	moveq.w	r2, #256	; 0x100
  4035ec:	2200      	movne	r2, #0
  4035ee:	e004      	b.n	4035fa <pmc_mck_set_division+0x1e>
			break;
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
			break;
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4035f0:	f44f 7240 	mov.w	r2, #768	; 0x300
			break;
  4035f4:	e001      	b.n	4035fa <pmc_mck_set_division+0x1e>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4035f6:	f44f 7200 	mov.w	r2, #512	; 0x200
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4035fa:	4906      	ldr	r1, [pc, #24]	; (403614 <pmc_mck_set_division+0x38>)
  4035fc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4035fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  403602:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  403604:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  403606:	460a      	mov	r2, r1
  403608:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40360a:	f013 0f08 	tst.w	r3, #8
  40360e:	d0fb      	beq.n	403608 <pmc_mck_set_division+0x2c>
}
  403610:	4770      	bx	lr
  403612:	bf00      	nop
  403614:	400e0600 	.word	0x400e0600

00403618 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  403618:	4a18      	ldr	r2, [pc, #96]	; (40367c <pmc_switch_mck_to_pllack+0x64>)
  40361a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40361c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  403620:	4318      	orrs	r0, r3
  403622:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403624:	6e93      	ldr	r3, [r2, #104]	; 0x68
  403626:	f013 0f08 	tst.w	r3, #8
  40362a:	d003      	beq.n	403634 <pmc_switch_mck_to_pllack+0x1c>
  40362c:	e009      	b.n	403642 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40362e:	3b01      	subs	r3, #1
  403630:	d103      	bne.n	40363a <pmc_switch_mck_to_pllack+0x22>
  403632:	e01e      	b.n	403672 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403634:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  403638:	4910      	ldr	r1, [pc, #64]	; (40367c <pmc_switch_mck_to_pllack+0x64>)
  40363a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40363c:	f012 0f08 	tst.w	r2, #8
  403640:	d0f5      	beq.n	40362e <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  403642:	4a0e      	ldr	r2, [pc, #56]	; (40367c <pmc_switch_mck_to_pllack+0x64>)
  403644:	6b13      	ldr	r3, [r2, #48]	; 0x30
  403646:	f023 0303 	bic.w	r3, r3, #3
  40364a:	f043 0302 	orr.w	r3, r3, #2
  40364e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403650:	6e90      	ldr	r0, [r2, #104]	; 0x68
  403652:	f010 0008 	ands.w	r0, r0, #8
  403656:	d004      	beq.n	403662 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  403658:	2000      	movs	r0, #0
  40365a:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  40365c:	3b01      	subs	r3, #1
  40365e:	d103      	bne.n	403668 <pmc_switch_mck_to_pllack+0x50>
  403660:	e009      	b.n	403676 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403662:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  403666:	4905      	ldr	r1, [pc, #20]	; (40367c <pmc_switch_mck_to_pllack+0x64>)
  403668:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40366a:	f012 0f08 	tst.w	r2, #8
  40366e:	d0f5      	beq.n	40365c <pmc_switch_mck_to_pllack+0x44>
  403670:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  403672:	2001      	movs	r0, #1
  403674:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  403676:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  403678:	4770      	bx	lr
  40367a:	bf00      	nop
  40367c:	400e0600 	.word	0x400e0600

00403680 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  403680:	b138      	cbz	r0, 403692 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  403682:	490e      	ldr	r1, [pc, #56]	; (4036bc <pmc_switch_mainck_to_xtal+0x3c>)
  403684:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  403686:	4a0e      	ldr	r2, [pc, #56]	; (4036c0 <pmc_switch_mainck_to_xtal+0x40>)
  403688:	401a      	ands	r2, r3
  40368a:	4b0e      	ldr	r3, [pc, #56]	; (4036c4 <pmc_switch_mainck_to_xtal+0x44>)
  40368c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40368e:	620b      	str	r3, [r1, #32]
  403690:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  403692:	480a      	ldr	r0, [pc, #40]	; (4036bc <pmc_switch_mainck_to_xtal+0x3c>)
  403694:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  403696:	0209      	lsls	r1, r1, #8
  403698:	b289      	uxth	r1, r1
  40369a:	4a0b      	ldr	r2, [pc, #44]	; (4036c8 <pmc_switch_mainck_to_xtal+0x48>)
  40369c:	401a      	ands	r2, r3
  40369e:	4b0b      	ldr	r3, [pc, #44]	; (4036cc <pmc_switch_mainck_to_xtal+0x4c>)
  4036a0:	4313      	orrs	r3, r2
  4036a2:	4319      	orrs	r1, r3
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4036a4:	6201      	str	r1, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4036a6:	4602      	mov	r2, r0
  4036a8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4036aa:	f013 0f01 	tst.w	r3, #1
  4036ae:	d0fb      	beq.n	4036a8 <pmc_switch_mainck_to_xtal+0x28>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4036b0:	4a02      	ldr	r2, [pc, #8]	; (4036bc <pmc_switch_mainck_to_xtal+0x3c>)
  4036b2:	6a11      	ldr	r1, [r2, #32]
  4036b4:	4b06      	ldr	r3, [pc, #24]	; (4036d0 <pmc_switch_mainck_to_xtal+0x50>)
  4036b6:	430b      	orrs	r3, r1
  4036b8:	6213      	str	r3, [r2, #32]
  4036ba:	4770      	bx	lr
  4036bc:	400e0600 	.word	0x400e0600
  4036c0:	fec8fffc 	.word	0xfec8fffc
  4036c4:	01370002 	.word	0x01370002
  4036c8:	ffc8fffc 	.word	0xffc8fffc
  4036cc:	00370001 	.word	0x00370001
  4036d0:	01370000 	.word	0x01370000

004036d4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4036d4:	4b02      	ldr	r3, [pc, #8]	; (4036e0 <pmc_osc_is_ready_mainck+0xc>)
  4036d6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4036d8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4036dc:	4770      	bx	lr
  4036de:	bf00      	nop
  4036e0:	400e0600 	.word	0x400e0600

004036e4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4036e4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4036e8:	4b01      	ldr	r3, [pc, #4]	; (4036f0 <pmc_disable_pllack+0xc>)
  4036ea:	629a      	str	r2, [r3, #40]	; 0x28
  4036ec:	4770      	bx	lr
  4036ee:	bf00      	nop
  4036f0:	400e0600 	.word	0x400e0600

004036f4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4036f4:	4b02      	ldr	r3, [pc, #8]	; (403700 <pmc_is_locked_pllack+0xc>)
  4036f6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4036f8:	f000 0002 	and.w	r0, r0, #2
  4036fc:	4770      	bx	lr
  4036fe:	bf00      	nop
  403700:	400e0600 	.word	0x400e0600

00403704 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  403704:	283f      	cmp	r0, #63	; 0x3f
  403706:	d81e      	bhi.n	403746 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  403708:	281f      	cmp	r0, #31
  40370a:	d80c      	bhi.n	403726 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40370c:	4b11      	ldr	r3, [pc, #68]	; (403754 <pmc_enable_periph_clk+0x50>)
  40370e:	699a      	ldr	r2, [r3, #24]
  403710:	2301      	movs	r3, #1
  403712:	4083      	lsls	r3, r0
  403714:	4393      	bics	r3, r2
  403716:	d018      	beq.n	40374a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  403718:	2301      	movs	r3, #1
  40371a:	fa03 f000 	lsl.w	r0, r3, r0
  40371e:	4b0d      	ldr	r3, [pc, #52]	; (403754 <pmc_enable_periph_clk+0x50>)
  403720:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  403722:	2000      	movs	r0, #0
  403724:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  403726:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  403728:	4b0a      	ldr	r3, [pc, #40]	; (403754 <pmc_enable_periph_clk+0x50>)
  40372a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40372e:	2301      	movs	r3, #1
  403730:	4083      	lsls	r3, r0
  403732:	4393      	bics	r3, r2
  403734:	d00b      	beq.n	40374e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  403736:	2301      	movs	r3, #1
  403738:	fa03 f000 	lsl.w	r0, r3, r0
  40373c:	4b05      	ldr	r3, [pc, #20]	; (403754 <pmc_enable_periph_clk+0x50>)
  40373e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  403742:	2000      	movs	r0, #0
  403744:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  403746:	2001      	movs	r0, #1
  403748:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40374a:	2000      	movs	r0, #0
  40374c:	4770      	bx	lr
  40374e:	2000      	movs	r0, #0
}
  403750:	4770      	bx	lr
  403752:	bf00      	nop
  403754:	400e0600 	.word	0x400e0600

00403758 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  403758:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40375a:	4b07      	ldr	r3, [pc, #28]	; (403778 <spi_enable_clock+0x20>)
  40375c:	4298      	cmp	r0, r3
  40375e:	d103      	bne.n	403768 <spi_enable_clock+0x10>
  403760:	2015      	movs	r0, #21
  403762:	4b06      	ldr	r3, [pc, #24]	; (40377c <spi_enable_clock+0x24>)
  403764:	4798      	blx	r3
  403766:	bd08      	pop	{r3, pc}
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  403768:	4b05      	ldr	r3, [pc, #20]	; (403780 <spi_enable_clock+0x28>)
  40376a:	4298      	cmp	r0, r3
  40376c:	d102      	bne.n	403774 <spi_enable_clock+0x1c>
  40376e:	202a      	movs	r0, #42	; 0x2a
  403770:	4b02      	ldr	r3, [pc, #8]	; (40377c <spi_enable_clock+0x24>)
  403772:	4798      	blx	r3
  403774:	bd08      	pop	{r3, pc}
  403776:	bf00      	nop
  403778:	40008000 	.word	0x40008000
  40377c:	00403705 	.word	0x00403705
  403780:	40058000 	.word	0x40058000

00403784 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  403784:	6843      	ldr	r3, [r0, #4]
  403786:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  40378a:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  40378c:	6843      	ldr	r3, [r0, #4]
  40378e:	0409      	lsls	r1, r1, #16
  403790:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  403794:	430b      	orrs	r3, r1
  403796:	6043      	str	r3, [r0, #4]
  403798:	4770      	bx	lr
  40379a:	bf00      	nop

0040379c <spi_read>:
 *
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_read(Spi *p_spi, uint16_t *us_data, uint8_t *p_pcs)
{
  40379c:	b410      	push	{r4}
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
  40379e:	f643 2399 	movw	r3, #15001	; 0x3a99
  4037a2:	e001      	b.n	4037a8 <spi_read+0xc>
		if (!timeout--) {
  4037a4:	3b01      	subs	r3, #1
  4037a6:	d00e      	beq.n	4037c6 <spi_read+0x2a>
spi_status_t spi_read(Spi *p_spi, uint16_t *us_data, uint8_t *p_pcs)
{
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
  4037a8:	6904      	ldr	r4, [r0, #16]
  4037aa:	f014 0f01 	tst.w	r4, #1
  4037ae:	d0f9      	beq.n	4037a4 <spi_read+0x8>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	reg_value = p_spi->SPI_RDR;
  4037b0:	6883      	ldr	r3, [r0, #8]
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4037b2:	6840      	ldr	r0, [r0, #4]
	if (spi_get_peripheral_select_mode(p_spi)) {
  4037b4:	f010 0f02 	tst.w	r0, #2
  4037b8:	d002      	beq.n	4037c0 <spi_read+0x24>
		*p_pcs = (uint8_t) ((reg_value & SPI_RDR_PCS_Msk) >> SPI_RDR_PCS_Pos);
  4037ba:	f3c3 4003 	ubfx	r0, r3, #16, #4
  4037be:	7010      	strb	r0, [r2, #0]
	}
	*us_data = (uint16_t) (reg_value & SPI_RDR_RD_Msk);
  4037c0:	800b      	strh	r3, [r1, #0]

	return SPI_OK;
  4037c2:	2000      	movs	r0, #0
  4037c4:	e000      	b.n	4037c8 <spi_read+0x2c>
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
  4037c6:	2001      	movs	r0, #1
		*p_pcs = (uint8_t) ((reg_value & SPI_RDR_PCS_Msk) >> SPI_RDR_PCS_Pos);
	}
	*us_data = (uint16_t) (reg_value & SPI_RDR_RD_Msk);

	return SPI_OK;
}
  4037c8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4037cc:	4770      	bx	lr
  4037ce:	bf00      	nop

004037d0 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4037d0:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4037d2:	f643 2499 	movw	r4, #15001	; 0x3a99
  4037d6:	e001      	b.n	4037dc <spi_write+0xc>
		if (!timeout--) {
  4037d8:	3c01      	subs	r4, #1
  4037da:	d011      	beq.n	403800 <spi_write+0x30>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4037dc:	6905      	ldr	r5, [r0, #16]
  4037de:	f015 0f02 	tst.w	r5, #2
  4037e2:	d0f9      	beq.n	4037d8 <spi_write+0x8>
  4037e4:	6844      	ldr	r4, [r0, #4]
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4037e6:	f014 0f02 	tst.w	r4, #2
  4037ea:	d006      	beq.n	4037fa <spi_write+0x2a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4037ec:	0412      	lsls	r2, r2, #16
  4037ee:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4037f2:	4311      	orrs	r1, r2
		if (uc_last) {
  4037f4:	b10b      	cbz	r3, 4037fa <spi_write+0x2a>
			value |= SPI_TDR_LASTXFER;
  4037f6:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  4037fa:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  4037fc:	2000      	movs	r0, #0
  4037fe:	e000      	b.n	403802 <spi_write+0x32>
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
  403800:	2001      	movs	r0, #1
	}

	p_spi->SPI_TDR = value;

	return SPI_OK;
}
  403802:	bc30      	pop	{r4, r5}
  403804:	4770      	bx	lr
  403806:	bf00      	nop

00403808 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  403808:	b132      	cbz	r2, 403818 <spi_set_clock_polarity+0x10>
  40380a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  40380e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  403810:	f043 0301 	orr.w	r3, r3, #1
  403814:	6303      	str	r3, [r0, #48]	; 0x30
  403816:	4770      	bx	lr
  403818:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40381c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40381e:	f023 0301 	bic.w	r3, r3, #1
  403822:	6303      	str	r3, [r0, #48]	; 0x30
  403824:	4770      	bx	lr
  403826:	bf00      	nop

00403828 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  403828:	b132      	cbz	r2, 403838 <spi_set_clock_phase+0x10>
  40382a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  40382e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  403830:	f043 0302 	orr.w	r3, r3, #2
  403834:	6303      	str	r3, [r0, #48]	; 0x30
  403836:	4770      	bx	lr
  403838:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40383c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40383e:	f023 0302 	bic.w	r3, r3, #2
  403842:	6303      	str	r3, [r0, #48]	; 0x30
  403844:	4770      	bx	lr
  403846:	bf00      	nop

00403848 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  403848:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40384c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40384e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  403852:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  403854:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  403856:	431a      	orrs	r2, r3
  403858:	630a      	str	r2, [r1, #48]	; 0x30
  40385a:	4770      	bx	lr

0040385c <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  40385c:	1e43      	subs	r3, r0, #1
  40385e:	4419      	add	r1, r3
  403860:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  403864:	1e43      	subs	r3, r0, #1
  403866:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  403868:	bf94      	ite	ls
  40386a:	b200      	sxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  40386c:	f04f 30ff 	movhi.w	r0, #4294967295
	}

	return baud_div;
}
  403870:	4770      	bx	lr
  403872:	bf00      	nop

00403874 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  403874:	b16a      	cbz	r2, 403892 <spi_set_baudrate_div+0x1e>
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  403876:	b410      	push	{r4}
  403878:	4614      	mov	r4, r2
  40387a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40387e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  403880:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  403884:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  403886:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  403888:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  40388c:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  40388e:	2000      	movs	r0, #0
  403890:	e002      	b.n	403898 <spi_set_baudrate_div+0x24>
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
        return -1;
  403892:	f04f 30ff 	mov.w	r0, #4294967295
  403896:	4770      	bx	lr

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
    return 0;
}
  403898:	f85d 4b04 	ldr.w	r4, [sp], #4
  40389c:	4770      	bx	lr
  40389e:	bf00      	nop

004038a0 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4038a0:	b410      	push	{r4}
  4038a2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  4038a6:	6b08      	ldr	r0, [r1, #48]	; 0x30
  4038a8:	b280      	uxth	r0, r0
  4038aa:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4038ac:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  4038ae:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  4038b2:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  4038b6:	630a      	str	r2, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  4038b8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4038bc:	4770      	bx	lr
  4038be:	bf00      	nop

004038c0 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4038c0:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4038c2:	0189      	lsls	r1, r1, #6
  4038c4:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4038c6:	2402      	movs	r4, #2
  4038c8:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4038ca:	f04f 31ff 	mov.w	r1, #4294967295
  4038ce:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4038d0:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4038d2:	605a      	str	r2, [r3, #4]
}
  4038d4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4038d8:	4770      	bx	lr
  4038da:	bf00      	nop

004038dc <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4038dc:	0189      	lsls	r1, r1, #6
  4038de:	2305      	movs	r3, #5
  4038e0:	5043      	str	r3, [r0, r1]
  4038e2:	4770      	bx	lr

004038e4 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4038e4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4038e8:	61ca      	str	r2, [r1, #28]
  4038ea:	4770      	bx	lr

004038ec <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4038ec:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  4038f0:	624a      	str	r2, [r1, #36]	; 0x24
  4038f2:	4770      	bx	lr

004038f4 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4038f4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4038f8:	6a08      	ldr	r0, [r1, #32]
}
  4038fa:	4770      	bx	lr

004038fc <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4038fc:	b4f0      	push	{r4, r5, r6, r7}
  4038fe:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  403900:	2402      	movs	r4, #2
  403902:	9401      	str	r4, [sp, #4]
  403904:	2408      	movs	r4, #8
  403906:	9402      	str	r4, [sp, #8]
  403908:	2420      	movs	r4, #32
  40390a:	9403      	str	r4, [sp, #12]
  40390c:	2480      	movs	r4, #128	; 0x80
  40390e:	9404      	str	r4, [sp, #16]
  403910:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403912:	0be4      	lsrs	r4, r4, #15
  403914:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  403916:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  40391a:	d81c      	bhi.n	403956 <tc_find_mck_divisor+0x5a>
  40391c:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  40391e:	42a0      	cmp	r0, r4
  403920:	d21f      	bcs.n	403962 <tc_find_mck_divisor+0x66>
  403922:	ae01      	add	r6, sp, #4
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  403924:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  403926:	f856 4f04 	ldr.w	r4, [r6, #4]!
  40392a:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  40392e:	0c27      	lsrs	r7, r4, #16
		if (ul_freq > ul_high) {
  403930:	4284      	cmp	r4, r0
  403932:	d312      	bcc.n	40395a <tc_find_mck_divisor+0x5e>
			return 0;
		} else if (ul_freq >= ul_low) {
  403934:	4287      	cmp	r7, r0
  403936:	d915      	bls.n	403964 <tc_find_mck_divisor+0x68>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  403938:	3501      	adds	r5, #1
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  40393a:	2d05      	cmp	r5, #5
  40393c:	d1f3      	bne.n	403926 <tc_find_mck_divisor+0x2a>
		} else if (ul_freq >= ul_low) {
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  40393e:	2000      	movs	r0, #0
  403940:	e013      	b.n	40396a <tc_find_mck_divisor+0x6e>
	}

	/*  Store results. */
	if (p_uldiv) {
		*p_uldiv = divisors[ul_index];
  403942:	a906      	add	r1, sp, #24
  403944:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  403948:	f851 1c14 	ldr.w	r1, [r1, #-20]
  40394c:	6011      	str	r1, [r2, #0]
	}

	if (p_ultcclks) {
  40394e:	b133      	cbz	r3, 40395e <tc_find_mck_divisor+0x62>
		*p_ultcclks = ul_index;
  403950:	601d      	str	r5, [r3, #0]
	}

	return 1;
  403952:	2001      	movs	r0, #1
  403954:	e009      	b.n	40396a <tc_find_mck_divisor+0x6e>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
  403956:	2000      	movs	r0, #0
  403958:	e007      	b.n	40396a <tc_find_mck_divisor+0x6e>
  40395a:	2000      	movs	r0, #0
  40395c:	e005      	b.n	40396a <tc_find_mck_divisor+0x6e>

	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
  40395e:	2001      	movs	r0, #1
  403960:	e003      	b.n	40396a <tc_find_mck_divisor+0x6e>
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  403962:	2500      	movs	r5, #0
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
	}

	/*  Store results. */
	if (p_uldiv) {
  403964:	2a00      	cmp	r2, #0
  403966:	d1ec      	bne.n	403942 <tc_find_mck_divisor+0x46>
  403968:	e7f1      	b.n	40394e <tc_find_mck_divisor+0x52>
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  40396a:	b006      	add	sp, #24
  40396c:	bcf0      	pop	{r4, r5, r6, r7}
  40396e:	4770      	bx	lr

00403970 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  403970:	6943      	ldr	r3, [r0, #20]
  403972:	f013 0f02 	tst.w	r3, #2
  403976:	d002      	beq.n	40397e <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  403978:	61c1      	str	r1, [r0, #28]
	return 0;
  40397a:	2000      	movs	r0, #0
  40397c:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  40397e:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  403980:	4770      	bx	lr
  403982:	bf00      	nop

00403984 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  403984:	6943      	ldr	r3, [r0, #20]
  403986:	f013 0f01 	tst.w	r3, #1
  40398a:	d003      	beq.n	403994 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40398c:	6983      	ldr	r3, [r0, #24]
  40398e:	700b      	strb	r3, [r1, #0]
	return 0;
  403990:	2000      	movs	r0, #0
  403992:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  403994:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  403996:	4770      	bx	lr

00403998 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  403998:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  40399a:	010c      	lsls	r4, r1, #4
  40399c:	4294      	cmp	r4, r2
  40399e:	d90f      	bls.n	4039c0 <usart_set_async_baudrate+0x28>
  4039a0:	e01a      	b.n	4039d8 <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  4039a2:	6841      	ldr	r1, [r0, #4]
  4039a4:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  4039a8:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4039aa:	0412      	lsls	r2, r2, #16
  4039ac:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  4039b0:	431a      	orrs	r2, r3
  4039b2:	6202      	str	r2, [r0, #32]

	return 0;
  4039b4:	2000      	movs	r0, #0
  4039b6:	e01c      	b.n	4039f2 <usart_set_async_baudrate+0x5a>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
  4039b8:	2001      	movs	r0, #1
  4039ba:	e01a      	b.n	4039f2 <usart_set_async_baudrate+0x5a>
  4039bc:	2001      	movs	r0, #1
  4039be:	e018      	b.n	4039f2 <usart_set_async_baudrate+0x5a>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4039c0:	0863      	lsrs	r3, r4, #1
  4039c2:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4039c6:	fbb2 f2f4 	udiv	r2, r2, r4
	cd = cd_fp >> 3;
  4039ca:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4039cc:	1e5c      	subs	r4, r3, #1
  4039ce:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4039d2:	428c      	cmp	r4, r1
  4039d4:	d9e9      	bls.n	4039aa <usart_set_async_baudrate+0x12>
  4039d6:	e7ef      	b.n	4039b8 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4039d8:	00c9      	lsls	r1, r1, #3
  4039da:	084b      	lsrs	r3, r1, #1
  4039dc:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4039e0:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  4039e4:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4039e6:	1e5c      	subs	r4, r3, #1
  4039e8:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4039ec:	428c      	cmp	r4, r1
  4039ee:	d8e5      	bhi.n	4039bc <usart_set_async_baudrate+0x24>
  4039f0:	e7d7      	b.n	4039a2 <usart_set_async_baudrate+0xa>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
  4039f2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4039f6:	4770      	bx	lr

004039f8 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4039f8:	4b08      	ldr	r3, [pc, #32]	; (403a1c <usart_reset+0x24>)
  4039fa:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4039fe:	2300      	movs	r3, #0
  403a00:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  403a02:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  403a04:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  403a06:	2388      	movs	r3, #136	; 0x88
  403a08:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  403a0a:	2324      	movs	r3, #36	; 0x24
  403a0c:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
  403a0e:	f44f 7380 	mov.w	r3, #256	; 0x100
  403a12:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
  403a14:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  403a18:	6003      	str	r3, [r0, #0]
  403a1a:	4770      	bx	lr
  403a1c:	55534100 	.word	0x55534100

00403a20 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  403a20:	b570      	push	{r4, r5, r6, lr}
  403a22:	4605      	mov	r5, r0
  403a24:	460c      	mov	r4, r1
  403a26:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  403a28:	4b0f      	ldr	r3, [pc, #60]	; (403a68 <usart_init_rs232+0x48>)
  403a2a:	4798      	blx	r3

	ul_reg_val = 0;
  403a2c:	2200      	movs	r2, #0
  403a2e:	4b0f      	ldr	r3, [pc, #60]	; (403a6c <usart_init_rs232+0x4c>)
  403a30:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  403a32:	b19c      	cbz	r4, 403a5c <usart_init_rs232+0x3c>
  403a34:	4632      	mov	r2, r6
  403a36:	6821      	ldr	r1, [r4, #0]
  403a38:	4628      	mov	r0, r5
  403a3a:	4b0d      	ldr	r3, [pc, #52]	; (403a70 <usart_init_rs232+0x50>)
  403a3c:	4798      	blx	r3
  403a3e:	4602      	mov	r2, r0
  403a40:	b970      	cbnz	r0, 403a60 <usart_init_rs232+0x40>
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  403a42:	6861      	ldr	r1, [r4, #4]
  403a44:	68a3      	ldr	r3, [r4, #8]
  403a46:	4319      	orrs	r1, r3
  403a48:	6923      	ldr	r3, [r4, #16]
  403a4a:	4319      	orrs	r1, r3
  403a4c:	68e3      	ldr	r3, [r4, #12]
  403a4e:	430b      	orrs	r3, r1
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  403a50:	4906      	ldr	r1, [pc, #24]	; (403a6c <usart_init_rs232+0x4c>)
  403a52:	600b      	str	r3, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
  403a54:	6869      	ldr	r1, [r5, #4]
  403a56:	430b      	orrs	r3, r1
  403a58:	606b      	str	r3, [r5, #4]

	return 0;
  403a5a:	e002      	b.n	403a62 <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  403a5c:	2201      	movs	r2, #1
  403a5e:	e000      	b.n	403a62 <usart_init_rs232+0x42>
  403a60:	2201      	movs	r2, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
  403a62:	4610      	mov	r0, r2
  403a64:	bd70      	pop	{r4, r5, r6, pc}
  403a66:	bf00      	nop
  403a68:	004039f9 	.word	0x004039f9
  403a6c:	2040098c 	.word	0x2040098c
  403a70:	00403999 	.word	0x00403999

00403a74 <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
  403a74:	2340      	movs	r3, #64	; 0x40
  403a76:	6003      	str	r3, [r0, #0]
  403a78:	4770      	bx	lr
  403a7a:	bf00      	nop

00403a7c <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
  403a7c:	2310      	movs	r3, #16
  403a7e:	6003      	str	r3, [r0, #0]
  403a80:	4770      	bx	lr
  403a82:	bf00      	nop

00403a84 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  403a84:	6943      	ldr	r3, [r0, #20]
  403a86:	f013 0f02 	tst.w	r3, #2
  403a8a:	d004      	beq.n	403a96 <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  403a8c:	f3c1 0108 	ubfx	r1, r1, #0, #9
  403a90:	61c1      	str	r1, [r0, #28]
	return 0;
  403a92:	2000      	movs	r0, #0
  403a94:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  403a96:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  403a98:	4770      	bx	lr
  403a9a:	bf00      	nop

00403a9c <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  403a9c:	6943      	ldr	r3, [r0, #20]
  403a9e:	f013 0f01 	tst.w	r3, #1
  403aa2:	d005      	beq.n	403ab0 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  403aa4:	6983      	ldr	r3, [r0, #24]
  403aa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
  403aaa:	600b      	str	r3, [r1, #0]

	return 0;
  403aac:	2000      	movs	r0, #0
  403aae:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  403ab0:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  403ab2:	4770      	bx	lr

00403ab4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  403ab4:	e7fe      	b.n	403ab4 <Dummy_Handler>
  403ab6:	bf00      	nop

00403ab8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  403ab8:	b500      	push	{lr}
  403aba:	b083      	sub	sp, #12

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  403abc:	4b27      	ldr	r3, [pc, #156]	; (403b5c <Reset_Handler+0xa4>)
  403abe:	4a28      	ldr	r2, [pc, #160]	; (403b60 <Reset_Handler+0xa8>)
  403ac0:	429a      	cmp	r2, r3
  403ac2:	d003      	beq.n	403acc <Reset_Handler+0x14>
                for (; pDest < &_erelocate;) {
  403ac4:	4b27      	ldr	r3, [pc, #156]	; (403b64 <Reset_Handler+0xac>)
  403ac6:	4a25      	ldr	r2, [pc, #148]	; (403b5c <Reset_Handler+0xa4>)
  403ac8:	429a      	cmp	r2, r3
  403aca:	d304      	bcc.n	403ad6 <Reset_Handler+0x1e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  403acc:	4b26      	ldr	r3, [pc, #152]	; (403b68 <Reset_Handler+0xb0>)
  403ace:	4a27      	ldr	r2, [pc, #156]	; (403b6c <Reset_Handler+0xb4>)
  403ad0:	429a      	cmp	r2, r3
  403ad2:	d30f      	bcc.n	403af4 <Reset_Handler+0x3c>
  403ad4:	e01a      	b.n	403b0c <Reset_Handler+0x54>
  403ad6:	4921      	ldr	r1, [pc, #132]	; (403b5c <Reset_Handler+0xa4>)
  403ad8:	4b25      	ldr	r3, [pc, #148]	; (403b70 <Reset_Handler+0xb8>)
  403ada:	1a5b      	subs	r3, r3, r1
  403adc:	f023 0303 	bic.w	r3, r3, #3
  403ae0:	3304      	adds	r3, #4
  403ae2:	4a1f      	ldr	r2, [pc, #124]	; (403b60 <Reset_Handler+0xa8>)
  403ae4:	4413      	add	r3, r2
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
                        *pDest++ = *pSrc++;
  403ae6:	f852 0b04 	ldr.w	r0, [r2], #4
  403aea:	f841 0b04 	str.w	r0, [r1], #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  403aee:	429a      	cmp	r2, r3
  403af0:	d1f9      	bne.n	403ae6 <Reset_Handler+0x2e>
  403af2:	e7eb      	b.n	403acc <Reset_Handler+0x14>
  403af4:	4b1f      	ldr	r3, [pc, #124]	; (403b74 <Reset_Handler+0xbc>)
  403af6:	4a20      	ldr	r2, [pc, #128]	; (403b78 <Reset_Handler+0xc0>)
  403af8:	1ad2      	subs	r2, r2, r3
  403afa:	f022 0203 	bic.w	r2, r2, #3
  403afe:	441a      	add	r2, r3
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  403b00:	3b04      	subs	r3, #4
                *pDest++ = 0;
  403b02:	2100      	movs	r1, #0
  403b04:	f843 1b04 	str.w	r1, [r3], #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  403b08:	4293      	cmp	r3, r2
  403b0a:	d1fb      	bne.n	403b04 <Reset_Handler+0x4c>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  403b0c:	4a1b      	ldr	r2, [pc, #108]	; (403b7c <Reset_Handler+0xc4>)
  403b0e:	4b1c      	ldr	r3, [pc, #112]	; (403b80 <Reset_Handler+0xc8>)
  403b10:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  403b14:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  403b16:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  403b1a:	fab3 f383 	clz	r3, r3
  403b1e:	095b      	lsrs	r3, r3, #5
  403b20:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  403b22:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  403b24:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  403b28:	2200      	movs	r2, #0
  403b2a:	4b16      	ldr	r3, [pc, #88]	; (403b84 <Reset_Handler+0xcc>)
  403b2c:	701a      	strb	r2, [r3, #0]
	return flags;
  403b2e:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  403b30:	4a15      	ldr	r2, [pc, #84]	; (403b88 <Reset_Handler+0xd0>)
  403b32:	6813      	ldr	r3, [r2, #0]
  403b34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  403b38:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  403b3a:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  403b3e:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  403b42:	b129      	cbz	r1, 403b50 <Reset_Handler+0x98>
		cpu_irq_enable();
  403b44:	2201      	movs	r2, #1
  403b46:	4b0f      	ldr	r3, [pc, #60]	; (403b84 <Reset_Handler+0xcc>)
  403b48:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  403b4a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  403b4e:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  403b50:	4b0e      	ldr	r3, [pc, #56]	; (403b8c <Reset_Handler+0xd4>)
  403b52:	4798      	blx	r3

        /* Branch to main function */
        main();
  403b54:	4b0e      	ldr	r3, [pc, #56]	; (403b90 <Reset_Handler+0xd8>)
  403b56:	4798      	blx	r3
  403b58:	e7fe      	b.n	403b58 <Reset_Handler+0xa0>
  403b5a:	bf00      	nop
  403b5c:	20400000 	.word	0x20400000
  403b60:	0040c8f8 	.word	0x0040c8f8
  403b64:	204008c0 	.word	0x204008c0
  403b68:	204010ac 	.word	0x204010ac
  403b6c:	204008c0 	.word	0x204008c0
  403b70:	204008bf 	.word	0x204008bf
  403b74:	204008c4 	.word	0x204008c4
  403b78:	204010af 	.word	0x204010af
  403b7c:	e000ed00 	.word	0xe000ed00
  403b80:	00400000 	.word	0x00400000
  403b84:	20400014 	.word	0x20400014
  403b88:	e000ed88 	.word	0xe000ed88
  403b8c:	00404615 	.word	0x00404615
  403b90:	00404391 	.word	0x00404391

00403b94 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  403b94:	4b3c      	ldr	r3, [pc, #240]	; (403c88 <SystemCoreClockUpdate+0xf4>)
  403b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403b98:	f003 0303 	and.w	r3, r3, #3
  403b9c:	2b01      	cmp	r3, #1
  403b9e:	d00f      	beq.n	403bc0 <SystemCoreClockUpdate+0x2c>
  403ba0:	b113      	cbz	r3, 403ba8 <SystemCoreClockUpdate+0x14>
  403ba2:	2b02      	cmp	r3, #2
  403ba4:	d029      	beq.n	403bfa <SystemCoreClockUpdate+0x66>
  403ba6:	e057      	b.n	403c58 <SystemCoreClockUpdate+0xc4>
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  403ba8:	4b38      	ldr	r3, [pc, #224]	; (403c8c <SystemCoreClockUpdate+0xf8>)
  403baa:	695b      	ldr	r3, [r3, #20]
  403bac:	f013 0f80 	tst.w	r3, #128	; 0x80
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  403bb0:	bf14      	ite	ne
  403bb2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  403bb6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  403bba:	4b35      	ldr	r3, [pc, #212]	; (403c90 <SystemCoreClockUpdate+0xfc>)
  403bbc:	601a      	str	r2, [r3, #0]
  403bbe:	e04b      	b.n	403c58 <SystemCoreClockUpdate+0xc4>
      }
    break;

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  403bc0:	4b31      	ldr	r3, [pc, #196]	; (403c88 <SystemCoreClockUpdate+0xf4>)
  403bc2:	6a1b      	ldr	r3, [r3, #32]
  403bc4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  403bc8:	d003      	beq.n	403bd2 <SystemCoreClockUpdate+0x3e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  403bca:	4a32      	ldr	r2, [pc, #200]	; (403c94 <SystemCoreClockUpdate+0x100>)
  403bcc:	4b30      	ldr	r3, [pc, #192]	; (403c90 <SystemCoreClockUpdate+0xfc>)
  403bce:	601a      	str	r2, [r3, #0]
  403bd0:	e042      	b.n	403c58 <SystemCoreClockUpdate+0xc4>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  403bd2:	4a31      	ldr	r2, [pc, #196]	; (403c98 <SystemCoreClockUpdate+0x104>)
  403bd4:	4b2e      	ldr	r3, [pc, #184]	; (403c90 <SystemCoreClockUpdate+0xfc>)
  403bd6:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  403bd8:	4b2b      	ldr	r3, [pc, #172]	; (403c88 <SystemCoreClockUpdate+0xf4>)
  403bda:	6a1b      	ldr	r3, [r3, #32]
  403bdc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403be0:	2b10      	cmp	r3, #16
  403be2:	d002      	beq.n	403bea <SystemCoreClockUpdate+0x56>
  403be4:	2b20      	cmp	r3, #32
  403be6:	d004      	beq.n	403bf2 <SystemCoreClockUpdate+0x5e>
  403be8:	e036      	b.n	403c58 <SystemCoreClockUpdate+0xc4>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  403bea:	4a2c      	ldr	r2, [pc, #176]	; (403c9c <SystemCoreClockUpdate+0x108>)
  403bec:	4b28      	ldr	r3, [pc, #160]	; (403c90 <SystemCoreClockUpdate+0xfc>)
  403bee:	601a      	str	r2, [r3, #0]
          break;
  403bf0:	e032      	b.n	403c58 <SystemCoreClockUpdate+0xc4>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  403bf2:	4a28      	ldr	r2, [pc, #160]	; (403c94 <SystemCoreClockUpdate+0x100>)
  403bf4:	4b26      	ldr	r3, [pc, #152]	; (403c90 <SystemCoreClockUpdate+0xfc>)
  403bf6:	601a      	str	r2, [r3, #0]
          break;
  403bf8:	e02e      	b.n	403c58 <SystemCoreClockUpdate+0xc4>
        }
      }
    break;

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  403bfa:	4b23      	ldr	r3, [pc, #140]	; (403c88 <SystemCoreClockUpdate+0xf4>)
  403bfc:	6a1b      	ldr	r3, [r3, #32]
  403bfe:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  403c02:	d003      	beq.n	403c0c <SystemCoreClockUpdate+0x78>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  403c04:	4a23      	ldr	r2, [pc, #140]	; (403c94 <SystemCoreClockUpdate+0x100>)
  403c06:	4b22      	ldr	r3, [pc, #136]	; (403c90 <SystemCoreClockUpdate+0xfc>)
  403c08:	601a      	str	r2, [r3, #0]
  403c0a:	e012      	b.n	403c32 <SystemCoreClockUpdate+0x9e>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  403c0c:	4a22      	ldr	r2, [pc, #136]	; (403c98 <SystemCoreClockUpdate+0x104>)
  403c0e:	4b20      	ldr	r3, [pc, #128]	; (403c90 <SystemCoreClockUpdate+0xfc>)
  403c10:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  403c12:	4b1d      	ldr	r3, [pc, #116]	; (403c88 <SystemCoreClockUpdate+0xf4>)
  403c14:	6a1b      	ldr	r3, [r3, #32]
  403c16:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403c1a:	2b10      	cmp	r3, #16
  403c1c:	d002      	beq.n	403c24 <SystemCoreClockUpdate+0x90>
  403c1e:	2b20      	cmp	r3, #32
  403c20:	d004      	beq.n	403c2c <SystemCoreClockUpdate+0x98>
  403c22:	e006      	b.n	403c32 <SystemCoreClockUpdate+0x9e>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  403c24:	4a1d      	ldr	r2, [pc, #116]	; (403c9c <SystemCoreClockUpdate+0x108>)
  403c26:	4b1a      	ldr	r3, [pc, #104]	; (403c90 <SystemCoreClockUpdate+0xfc>)
  403c28:	601a      	str	r2, [r3, #0]
          break;
  403c2a:	e002      	b.n	403c32 <SystemCoreClockUpdate+0x9e>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  403c2c:	4a19      	ldr	r2, [pc, #100]	; (403c94 <SystemCoreClockUpdate+0x100>)
  403c2e:	4b18      	ldr	r3, [pc, #96]	; (403c90 <SystemCoreClockUpdate+0xfc>)
  403c30:	601a      	str	r2, [r3, #0]
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  403c32:	4b15      	ldr	r3, [pc, #84]	; (403c88 <SystemCoreClockUpdate+0xf4>)
  403c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403c36:	f003 0303 	and.w	r3, r3, #3
  403c3a:	2b02      	cmp	r3, #2
  403c3c:	d10c      	bne.n	403c58 <SystemCoreClockUpdate+0xc4>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  403c3e:	4a12      	ldr	r2, [pc, #72]	; (403c88 <SystemCoreClockUpdate+0xf4>)
  403c40:	6a93      	ldr	r3, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  403c42:	6a92      	ldr	r2, [r2, #40]	; 0x28
  403c44:	4812      	ldr	r0, [pc, #72]	; (403c90 <SystemCoreClockUpdate+0xfc>)
  403c46:	f3c3 410a 	ubfx	r1, r3, #16, #11
  403c4a:	6803      	ldr	r3, [r0, #0]
  403c4c:	fb01 3303 	mla	r3, r1, r3, r3
  403c50:	b2d2      	uxtb	r2, r2
  403c52:	fbb3 f3f2 	udiv	r3, r3, r2
  403c56:	6003      	str	r3, [r0, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  403c58:	4b0b      	ldr	r3, [pc, #44]	; (403c88 <SystemCoreClockUpdate+0xf4>)
  403c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403c5c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403c60:	2b70      	cmp	r3, #112	; 0x70
  403c62:	d107      	bne.n	403c74 <SystemCoreClockUpdate+0xe0>
  {
    SystemCoreClock /= 3U;
  403c64:	4a0a      	ldr	r2, [pc, #40]	; (403c90 <SystemCoreClockUpdate+0xfc>)
  403c66:	6813      	ldr	r3, [r2, #0]
  403c68:	490d      	ldr	r1, [pc, #52]	; (403ca0 <SystemCoreClockUpdate+0x10c>)
  403c6a:	fba1 1303 	umull	r1, r3, r1, r3
  403c6e:	085b      	lsrs	r3, r3, #1
  403c70:	6013      	str	r3, [r2, #0]
  403c72:	4770      	bx	lr
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  403c74:	4b04      	ldr	r3, [pc, #16]	; (403c88 <SystemCoreClockUpdate+0xf4>)
  403c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403c78:	4905      	ldr	r1, [pc, #20]	; (403c90 <SystemCoreClockUpdate+0xfc>)
  403c7a:	f3c3 1202 	ubfx	r2, r3, #4, #3
  403c7e:	680b      	ldr	r3, [r1, #0]
  403c80:	40d3      	lsrs	r3, r2
  403c82:	600b      	str	r3, [r1, #0]
  403c84:	4770      	bx	lr
  403c86:	bf00      	nop
  403c88:	400e0600 	.word	0x400e0600
  403c8c:	400e1810 	.word	0x400e1810
  403c90:	20400018 	.word	0x20400018
  403c94:	00b71b00 	.word	0x00b71b00
  403c98:	003d0900 	.word	0x003d0900
  403c9c:	007a1200 	.word	0x007a1200
  403ca0:	aaaaaaab 	.word	0xaaaaaaab

00403ca4 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  403ca4:	4b12      	ldr	r3, [pc, #72]	; (403cf0 <system_init_flash+0x4c>)
  403ca6:	4298      	cmp	r0, r3
  403ca8:	d804      	bhi.n	403cb4 <system_init_flash+0x10>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  403caa:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  403cae:	4b11      	ldr	r3, [pc, #68]	; (403cf4 <system_init_flash+0x50>)
  403cb0:	601a      	str	r2, [r3, #0]
  403cb2:	4770      	bx	lr
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  403cb4:	4b10      	ldr	r3, [pc, #64]	; (403cf8 <system_init_flash+0x54>)
  403cb6:	4298      	cmp	r0, r3
  403cb8:	d803      	bhi.n	403cc2 <system_init_flash+0x1e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  403cba:	4a10      	ldr	r2, [pc, #64]	; (403cfc <system_init_flash+0x58>)
  403cbc:	4b0d      	ldr	r3, [pc, #52]	; (403cf4 <system_init_flash+0x50>)
  403cbe:	601a      	str	r2, [r3, #0]
  403cc0:	4770      	bx	lr
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  403cc2:	4b0f      	ldr	r3, [pc, #60]	; (403d00 <system_init_flash+0x5c>)
  403cc4:	4298      	cmp	r0, r3
  403cc6:	d803      	bhi.n	403cd0 <system_init_flash+0x2c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  403cc8:	4a0e      	ldr	r2, [pc, #56]	; (403d04 <system_init_flash+0x60>)
  403cca:	4b0a      	ldr	r3, [pc, #40]	; (403cf4 <system_init_flash+0x50>)
  403ccc:	601a      	str	r2, [r3, #0]
  403cce:	4770      	bx	lr
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  403cd0:	4b0d      	ldr	r3, [pc, #52]	; (403d08 <system_init_flash+0x64>)
  403cd2:	4298      	cmp	r0, r3
  403cd4:	d803      	bhi.n	403cde <system_init_flash+0x3a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  403cd6:	4a0d      	ldr	r2, [pc, #52]	; (403d0c <system_init_flash+0x68>)
  403cd8:	4b06      	ldr	r3, [pc, #24]	; (403cf4 <system_init_flash+0x50>)
  403cda:	601a      	str	r2, [r3, #0]
  403cdc:	4770      	bx	lr
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  403cde:	4b0c      	ldr	r3, [pc, #48]	; (403d10 <system_init_flash+0x6c>)
  403ce0:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  403ce2:	bf94      	ite	ls
  403ce4:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  403ce8:	4a0a      	ldrhi	r2, [pc, #40]	; (403d14 <system_init_flash+0x70>)
  403cea:	4b02      	ldr	r3, [pc, #8]	; (403cf4 <system_init_flash+0x50>)
  403cec:	601a      	str	r2, [r3, #0]
  403cee:	4770      	bx	lr
  403cf0:	01312cff 	.word	0x01312cff
  403cf4:	400e0c00 	.word	0x400e0c00
  403cf8:	026259ff 	.word	0x026259ff
  403cfc:	04000100 	.word	0x04000100
  403d00:	039386ff 	.word	0x039386ff
  403d04:	04000200 	.word	0x04000200
  403d08:	04c4b3ff 	.word	0x04c4b3ff
  403d0c:	04000300 	.word	0x04000300
  403d10:	05f5e0ff 	.word	0x05f5e0ff
  403d14:	04000500 	.word	0x04000500

00403d18 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  403d18:	4b09      	ldr	r3, [pc, #36]	; (403d40 <_sbrk+0x28>)
  403d1a:	681b      	ldr	r3, [r3, #0]
  403d1c:	b913      	cbnz	r3, 403d24 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  403d1e:	4a09      	ldr	r2, [pc, #36]	; (403d44 <_sbrk+0x2c>)
  403d20:	4b07      	ldr	r3, [pc, #28]	; (403d40 <_sbrk+0x28>)
  403d22:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  403d24:	4b06      	ldr	r3, [pc, #24]	; (403d40 <_sbrk+0x28>)
  403d26:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  403d28:	181a      	adds	r2, r3, r0
  403d2a:	4907      	ldr	r1, [pc, #28]	; (403d48 <_sbrk+0x30>)
  403d2c:	4291      	cmp	r1, r2
  403d2e:	db04      	blt.n	403d3a <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  403d30:	4610      	mov	r0, r2
  403d32:	4a03      	ldr	r2, [pc, #12]	; (403d40 <_sbrk+0x28>)
  403d34:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  403d36:	4618      	mov	r0, r3
  403d38:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  403d3a:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  403d3e:	4770      	bx	lr
  403d40:	20400990 	.word	0x20400990
  403d44:	204032b0 	.word	0x204032b0
  403d48:	2045fffc 	.word	0x2045fffc

00403d4c <_close>:
}

extern int _close(int file)
{
	return -1;
}
  403d4c:	f04f 30ff 	mov.w	r0, #4294967295
  403d50:	4770      	bx	lr
  403d52:	bf00      	nop

00403d54 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  403d54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  403d58:	604b      	str	r3, [r1, #4]

	return 0;
}
  403d5a:	2000      	movs	r0, #0
  403d5c:	4770      	bx	lr
  403d5e:	bf00      	nop

00403d60 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  403d60:	2001      	movs	r0, #1
  403d62:	4770      	bx	lr

00403d64 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  403d64:	2000      	movs	r0, #0
  403d66:	4770      	bx	lr

00403d68 <AFEC_Temp_callback>:
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  403d68:	4b04      	ldr	r3, [pc, #16]	; (403d7c <AFEC_Temp_callback+0x14>)
  403d6a:	220b      	movs	r2, #11
  403d6c:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  403d6e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
/**
* \brief AFEC interrupt callback function.
*/
static void AFEC_Temp_callback(void) //Toda vez que o ADC tiver um valor novo essa funo  chamada
{
g_ul_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);//salva o novo valor da converSo de temp
  403d70:	4b03      	ldr	r3, [pc, #12]	; (403d80 <AFEC_Temp_callback+0x18>)
  403d72:	601a      	str	r2, [r3, #0]
is_conversion_done = true;
  403d74:	2201      	movs	r2, #1
  403d76:	4b03      	ldr	r3, [pc, #12]	; (403d84 <AFEC_Temp_callback+0x1c>)
  403d78:	701a      	strb	r2, [r3, #0]
  403d7a:	4770      	bx	lr
  403d7c:	4003c000 	.word	0x4003c000
  403d80:	20400f1c 	.word	0x20400f1c
  403d84:	20400f18 	.word	0x20400f18

00403d88 <resolve_cb>:
 * \param[in] hostIp Server IP.
 *
 * \return None.
 */
static void resolve_cb(uint8_t *hostName, uint32_t hostIp)
{
  403d88:	b510      	push	{r4, lr}
  403d8a:	b082      	sub	sp, #8
	gu32HostIp = hostIp;
  403d8c:	4b07      	ldr	r3, [pc, #28]	; (403dac <resolve_cb+0x24>)
  403d8e:	6019      	str	r1, [r3, #0]
	gbHostIpByName = true;
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", hostName,
  403d90:	0e0b      	lsrs	r3, r1, #24
  403d92:	9301      	str	r3, [sp, #4]
  403d94:	f3c1 4307 	ubfx	r3, r1, #16, #8
  403d98:	9300      	str	r3, [sp, #0]
  403d9a:	f3c1 2307 	ubfx	r3, r1, #8, #8
  403d9e:	b2ca      	uxtb	r2, r1
  403da0:	4601      	mov	r1, r0
  403da2:	4803      	ldr	r0, [pc, #12]	; (403db0 <resolve_cb+0x28>)
  403da4:	4c03      	ldr	r4, [pc, #12]	; (403db4 <resolve_cb+0x2c>)
  403da6:	47a0      	blx	r4
			(int)IPV4_BYTE(hostIp, 0), (int)IPV4_BYTE(hostIp, 1),
			(int)IPV4_BYTE(hostIp, 2), (int)IPV4_BYTE(hostIp, 3));
}
  403da8:	b002      	add	sp, #8
  403daa:	bd10      	pop	{r4, pc}
  403dac:	20400f14 	.word	0x20400f14
  403db0:	0040c38c 	.word	0x0040c38c
  403db4:	00404665 	.word	0x00404665

00403db8 <socket_cb>:
 * \param[in] pvMsg A structure contains notification informations.
 *
 * \return None.
 */
static void socket_cb(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
  403db8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403dbc:	b088      	sub	sp, #32
	/* Check for socket event on TCP socket. */
	if (sock == tcp_client_socket) {
  403dbe:	4b4b      	ldr	r3, [pc, #300]	; (403eec <socket_cb+0x134>)
  403dc0:	f993 4000 	ldrsb.w	r4, [r3]
  403dc4:	4284      	cmp	r4, r0
  403dc6:	f040 808d 	bne.w	403ee4 <socket_cb+0x12c>
  403dca:	4615      	mov	r5, r2
		switch (u8Msg) {
  403dcc:	2905      	cmp	r1, #5
  403dce:	d002      	beq.n	403dd6 <socket_cb+0x1e>
  403dd0:	2906      	cmp	r1, #6
  403dd2:	d02e      	beq.n	403e32 <socket_cb+0x7a>
  403dd4:	e086      	b.n	403ee4 <socket_cb+0x12c>
		case SOCKET_MSG_CONNECT:
		{
			if (gbTcpConnection) {
  403dd6:	4b46      	ldr	r3, [pc, #280]	; (403ef0 <socket_cb+0x138>)
  403dd8:	781b      	ldrb	r3, [r3, #0]
  403dda:	2b00      	cmp	r3, #0
  403ddc:	f000 8082 	beq.w	403ee4 <socket_cb+0x12c>
				memset(gau8ReceivedBuffer, 0, sizeof(gau8ReceivedBuffer));
  403de0:	4c44      	ldr	r4, [pc, #272]	; (403ef4 <socket_cb+0x13c>)
  403de2:	f44f 62af 	mov.w	r2, #1400	; 0x578
  403de6:	2100      	movs	r1, #0
  403de8:	4620      	mov	r0, r4
  403dea:	4b43      	ldr	r3, [pc, #268]	; (403ef8 <socket_cb+0x140>)
  403dec:	4798      	blx	r3
				sprintf((char *)gau8ReceivedBuffer, "%s", MAIN_PREFIX_BUFFER);
  403dee:	4e43      	ldr	r6, [pc, #268]	; (403efc <socket_cb+0x144>)
  403df0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  403df2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  403df4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  403df6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  403df8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
  403dfc:	c407      	stmia	r4!, {r0, r1, r2}
  403dfe:	7023      	strb	r3, [r4, #0]
				tstrSocketConnectMsg *pstrConnect = (tstrSocketConnectMsg *)pvMsg;
				if (pstrConnect && pstrConnect->s8Error >= SOCK_ERR_NO_ERROR) {
  403e00:	b13d      	cbz	r5, 403e12 <socket_cb+0x5a>
  403e02:	f995 3001 	ldrsb.w	r3, [r5, #1]
  403e06:	2b00      	cmp	r3, #0
  403e08:	db03      	blt.n	403e12 <socket_cb+0x5a>
					connectedON = 1;
  403e0a:	2201      	movs	r2, #1
  403e0c:	4b3c      	ldr	r3, [pc, #240]	; (403f00 <socket_cb+0x148>)
  403e0e:	701a      	strb	r2, [r3, #0]
  403e10:	e068      	b.n	403ee4 <socket_cb+0x12c>
					//printf("%s",gau8ReceivedBuffer);
				} else {
					printf("socket_cb: connect error!\r\n");
  403e12:	483c      	ldr	r0, [pc, #240]	; (403f04 <socket_cb+0x14c>)
  403e14:	4b3c      	ldr	r3, [pc, #240]	; (403f08 <socket_cb+0x150>)
  403e16:	4798      	blx	r3
					gbTcpConnection = false;
  403e18:	2400      	movs	r4, #0
  403e1a:	4b35      	ldr	r3, [pc, #212]	; (403ef0 <socket_cb+0x138>)
  403e1c:	701c      	strb	r4, [r3, #0]
					close(tcp_client_socket);
  403e1e:	4d33      	ldr	r5, [pc, #204]	; (403eec <socket_cb+0x134>)
  403e20:	f995 0000 	ldrsb.w	r0, [r5]
  403e24:	4b39      	ldr	r3, [pc, #228]	; (403f0c <socket_cb+0x154>)
  403e26:	4798      	blx	r3
					tcp_client_socket = -1;
  403e28:	23ff      	movs	r3, #255	; 0xff
  403e2a:	702b      	strb	r3, [r5, #0]
					connectedON=0;
  403e2c:	4b34      	ldr	r3, [pc, #208]	; (403f00 <socket_cb+0x148>)
  403e2e:	701c      	strb	r4, [r3, #0]
  403e30:	e058      	b.n	403ee4 <socket_cb+0x12c>
			char *pcEndPtr = NULL;
			char tempString[32];
			
			tstrSocketRecvMsg *pstrRecv = (tstrSocketRecvMsg *)pvMsg;
		
			if (pstrRecv && pstrRecv->s16BufferSize > 0) {			
  403e32:	2a00      	cmp	r2, #0
  403e34:	d04c      	beq.n	403ed0 <socket_cb+0x118>
  403e36:	f9b2 3004 	ldrsh.w	r3, [r2, #4]
  403e3a:	2b00      	cmp	r3, #0
  403e3c:	dd48      	ble.n	403ed0 <socket_cb+0x118>
				if(stop == 0){	
  403e3e:	4b34      	ldr	r3, [pc, #208]	; (403f10 <socket_cb+0x158>)
  403e40:	781b      	ldrb	r3, [r3, #0]
  403e42:	b94b      	cbnz	r3, 403e58 <socket_cb+0xa0>
					recv(tcp_client_socket, &gau8ReceivedBuffer[0], MAIN_WIFI_M2M_BUFFER_SIZE, 0);
  403e44:	f44f 62af 	mov.w	r2, #1400	; 0x578
  403e48:	492a      	ldr	r1, [pc, #168]	; (403ef4 <socket_cb+0x13c>)
  403e4a:	4620      	mov	r0, r4
  403e4c:	4c31      	ldr	r4, [pc, #196]	; (403f14 <socket_cb+0x15c>)
  403e4e:	47a0      	blx	r4
					stop = 1;
  403e50:	2201      	movs	r2, #1
  403e52:	4b2f      	ldr	r3, [pc, #188]	; (403f10 <socket_cb+0x158>)
  403e54:	701a      	strb	r2, [r3, #0]
  403e56:	e034      	b.n	403ec2 <socket_cb+0x10a>
				}
				else{				
					printf("-------------- \n");
  403e58:	482f      	ldr	r0, [pc, #188]	; (403f18 <socket_cb+0x160>)
  403e5a:	4e2b      	ldr	r6, [pc, #172]	; (403f08 <socket_cb+0x150>)
  403e5c:	47b0      	blx	r6
					pcIndxPtr = strstr(pstrRecv->pu8Buffer, "<p>temp:");
  403e5e:	492f      	ldr	r1, [pc, #188]	; (403f1c <socket_cb+0x164>)
  403e60:	6828      	ldr	r0, [r5, #0]
  403e62:	4b2f      	ldr	r3, [pc, #188]	; (403f20 <socket_cb+0x168>)
  403e64:	4798      	blx	r3
  403e66:	4604      	mov	r4, r0
					printf(tempString);
  403e68:	4668      	mov	r0, sp
  403e6a:	47b0      	blx	r6
					sprintf(tempString, "%c%c", *(pcIndxPtr+8), *(pcIndxPtr+9));
  403e6c:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 403f48 <socket_cb+0x190>
  403e70:	7a63      	ldrb	r3, [r4, #9]
  403e72:	7a22      	ldrb	r2, [r4, #8]
  403e74:	4641      	mov	r1, r8
  403e76:	4668      	mov	r0, sp
  403e78:	4f2a      	ldr	r7, [pc, #168]	; (403f24 <socket_cb+0x16c>)
  403e7a:	47b8      	blx	r7
					globalTemp1  = atoi(tempString);
  403e7c:	4668      	mov	r0, sp
  403e7e:	4d2a      	ldr	r5, [pc, #168]	; (403f28 <socket_cb+0x170>)
  403e80:	47a8      	blx	r5
  403e82:	4b2a      	ldr	r3, [pc, #168]	; (403f2c <socket_cb+0x174>)
  403e84:	7018      	strb	r0, [r3, #0]
					printf("Temp 1 = %d\n", globalTemp1);
  403e86:	b2c1      	uxtb	r1, r0
  403e88:	4829      	ldr	r0, [pc, #164]	; (403f30 <socket_cb+0x178>)
  403e8a:	47b0      	blx	r6
					sprintf(tempString, "%c%c", *(pcIndxPtr+11), *(pcIndxPtr+12));
  403e8c:	7b23      	ldrb	r3, [r4, #12]
  403e8e:	7ae2      	ldrb	r2, [r4, #11]
  403e90:	4641      	mov	r1, r8
  403e92:	4668      	mov	r0, sp
  403e94:	47b8      	blx	r7
					globalTemp2  = atoi(tempString);
  403e96:	4668      	mov	r0, sp
  403e98:	47a8      	blx	r5
  403e9a:	4b26      	ldr	r3, [pc, #152]	; (403f34 <socket_cb+0x17c>)
  403e9c:	7018      	strb	r0, [r3, #0]
					printf("Temp 2 = %d\n", globalTemp2);
  403e9e:	b2c1      	uxtb	r1, r0
  403ea0:	4825      	ldr	r0, [pc, #148]	; (403f38 <socket_cb+0x180>)
  403ea2:	47b0      	blx	r6
					sprintf(tempString, "%c%c", *(pcIndxPtr+14), *(pcIndxPtr+15));
  403ea4:	7be3      	ldrb	r3, [r4, #15]
  403ea6:	7ba2      	ldrb	r2, [r4, #14]
  403ea8:	4641      	mov	r1, r8
  403eaa:	4668      	mov	r0, sp
  403eac:	47b8      	blx	r7
					globalTemp3  = atoi(tempString);
  403eae:	4668      	mov	r0, sp
  403eb0:	47a8      	blx	r5
  403eb2:	4b22      	ldr	r3, [pc, #136]	; (403f3c <socket_cb+0x184>)
  403eb4:	7018      	strb	r0, [r3, #0]
					printf("Temp 3 = %d\n", globalTemp3);
  403eb6:	b2c1      	uxtb	r1, r0
  403eb8:	4821      	ldr	r0, [pc, #132]	; (403f40 <socket_cb+0x188>)
  403eba:	47b0      	blx	r6
					stop = 0;
  403ebc:	2200      	movs	r2, #0
  403ebe:	4b14      	ldr	r3, [pc, #80]	; (403f10 <socket_cb+0x158>)
  403ec0:	701a      	strb	r2, [r3, #0]
				}
				memset(gau8ReceivedBuffer, 0, sizeof(gau8ReceivedBuffer));
  403ec2:	f44f 62af 	mov.w	r2, #1400	; 0x578
  403ec6:	2100      	movs	r1, #0
  403ec8:	480a      	ldr	r0, [pc, #40]	; (403ef4 <socket_cb+0x13c>)
  403eca:	4b0b      	ldr	r3, [pc, #44]	; (403ef8 <socket_cb+0x140>)
  403ecc:	4798      	blx	r3
  403ece:	e009      	b.n	403ee4 <socket_cb+0x12c>
			
			} else {
				printf("socket_cb: recv error!\r\n");
  403ed0:	481c      	ldr	r0, [pc, #112]	; (403f44 <socket_cb+0x18c>)
  403ed2:	4b0d      	ldr	r3, [pc, #52]	; (403f08 <socket_cb+0x150>)
  403ed4:	4798      	blx	r3
				close(tcp_client_socket);
  403ed6:	4c05      	ldr	r4, [pc, #20]	; (403eec <socket_cb+0x134>)
  403ed8:	f994 0000 	ldrsb.w	r0, [r4]
  403edc:	4b0b      	ldr	r3, [pc, #44]	; (403f0c <socket_cb+0x154>)
  403ede:	4798      	blx	r3
				tcp_client_socket = -1;
  403ee0:	23ff      	movs	r3, #255	; 0xff
  403ee2:	7023      	strb	r3, [r4, #0]

		default:
			break;
		}
	}
}
  403ee4:	b008      	add	sp, #32
  403ee6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403eea:	bf00      	nop
  403eec:	2040001c 	.word	0x2040001c
  403ef0:	20400f10 	.word	0x20400f10
  403ef4:	20400998 	.word	0x20400998
  403ef8:	0040468d 	.word	0x0040468d
  403efc:	0040c3bc 	.word	0x0040c3bc
  403f00:	20400f12 	.word	0x20400f12
  403f04:	0040c3ec 	.word	0x0040c3ec
  403f08:	00404665 	.word	0x00404665
  403f0c:	00402dd9 	.word	0x00402dd9
  403f10:	20400994 	.word	0x20400994
  403f14:	00402d35 	.word	0x00402d35
  403f18:	0040c408 	.word	0x0040c408
  403f1c:	0040c41c 	.word	0x0040c41c
  403f20:	00404c95 	.word	0x00404c95
  403f24:	00404889 	.word	0x00404889
  403f28:	0040460d 	.word	0x0040460d
  403f2c:	2040001d 	.word	0x2040001d
  403f30:	0040c430 	.word	0x0040c430
  403f34:	2040001e 	.word	0x2040001e
  403f38:	0040c440 	.word	0x0040c440
  403f3c:	2040001f 	.word	0x2040001f
  403f40:	0040c450 	.word	0x0040c450
  403f44:	0040c460 	.word	0x0040c460
  403f48:	0040c428 	.word	0x0040c428

00403f4c <wifi_cb>:
 * \param[in] pvMsg A pointer to a buffer containing the notification parameters.
 *
 * \return None.
 */
static void wifi_cb(uint8_t u8MsgType, void *pvMsg)
{
  403f4c:	b510      	push	{r4, lr}
  403f4e:	b082      	sub	sp, #8
	switch (u8MsgType) {
  403f50:	282c      	cmp	r0, #44	; 0x2c
  403f52:	d002      	beq.n	403f5a <wifi_cb+0xe>
  403f54:	2832      	cmp	r0, #50	; 0x32
  403f56:	d011      	beq.n	403f7c <wifi_cb+0x30>
  403f58:	e01c      	b.n	403f94 <wifi_cb+0x48>
	case M2M_WIFI_RESP_CON_STATE_CHANGED:
	{
		tstrM2mWifiStateChanged *pstrWifiState = (tstrM2mWifiStateChanged *)pvMsg;
		if (pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
  403f5a:	780b      	ldrb	r3, [r1, #0]
  403f5c:	2b01      	cmp	r3, #1
  403f5e:	d105      	bne.n	403f6c <wifi_cb+0x20>
			printf("wifi_cb: M2M_WIFI_CONNECTED\r\n");
  403f60:	480d      	ldr	r0, [pc, #52]	; (403f98 <wifi_cb+0x4c>)
  403f62:	4b0e      	ldr	r3, [pc, #56]	; (403f9c <wifi_cb+0x50>)
  403f64:	4798      	blx	r3
			m2m_wifi_request_dhcp_client();
  403f66:	4b0e      	ldr	r3, [pc, #56]	; (403fa0 <wifi_cb+0x54>)
  403f68:	4798      	blx	r3
  403f6a:	e013      	b.n	403f94 <wifi_cb+0x48>
		} else if (pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
  403f6c:	b993      	cbnz	r3, 403f94 <wifi_cb+0x48>
			printf("wifi_cb: M2M_WIFI_DISCONNECTED\r\n");
  403f6e:	480d      	ldr	r0, [pc, #52]	; (403fa4 <wifi_cb+0x58>)
  403f70:	4b0a      	ldr	r3, [pc, #40]	; (403f9c <wifi_cb+0x50>)
  403f72:	4798      	blx	r3
			gbConnectedWifi = false;
  403f74:	2200      	movs	r2, #0
  403f76:	4b0c      	ldr	r3, [pc, #48]	; (403fa8 <wifi_cb+0x5c>)
  403f78:	701a      	strb	r2, [r3, #0]
  403f7a:	e00b      	b.n	403f94 <wifi_cb+0x48>
	}

	case M2M_WIFI_REQ_DHCP_CONF:
	{
		uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
		printf("wifi_cb: IP address is %u.%u.%u.%u\r\n",
  403f7c:	788b      	ldrb	r3, [r1, #2]
  403f7e:	784a      	ldrb	r2, [r1, #1]
  403f80:	7808      	ldrb	r0, [r1, #0]
  403f82:	78c9      	ldrb	r1, [r1, #3]
  403f84:	9100      	str	r1, [sp, #0]
  403f86:	4601      	mov	r1, r0
  403f88:	4808      	ldr	r0, [pc, #32]	; (403fac <wifi_cb+0x60>)
  403f8a:	4c04      	ldr	r4, [pc, #16]	; (403f9c <wifi_cb+0x50>)
  403f8c:	47a0      	blx	r4
				pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
		gbConnectedWifi = true;
  403f8e:	2201      	movs	r2, #1
  403f90:	4b05      	ldr	r3, [pc, #20]	; (403fa8 <wifi_cb+0x5c>)
  403f92:	701a      	strb	r2, [r3, #0]
	default:
	{
		break;
	}
	}
}
  403f94:	b002      	add	sp, #8
  403f96:	bd10      	pop	{r4, pc}
  403f98:	0040c47c 	.word	0x0040c47c
  403f9c:	00404665 	.word	0x00404665
  403fa0:	00401699 	.word	0x00401699
  403fa4:	0040c49c 	.word	0x0040c49c
  403fa8:	20400f11 	.word	0x20400f11
  403fac:	0040c4c0 	.word	0x0040c4c0

00403fb0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  403fb0:	b5f0      	push	{r4, r5, r6, r7, lr}
  403fb2:	b083      	sub	sp, #12
  403fb4:	4605      	mov	r5, r0
  403fb6:	460c      	mov	r4, r1
	uint32_t val = 0;
  403fb8:	2300      	movs	r3, #0
  403fba:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  403fbc:	4b29      	ldr	r3, [pc, #164]	; (404064 <usart_serial_getchar+0xb4>)
  403fbe:	4298      	cmp	r0, r3
  403fc0:	d107      	bne.n	403fd2 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  403fc2:	461f      	mov	r7, r3
  403fc4:	4e28      	ldr	r6, [pc, #160]	; (404068 <usart_serial_getchar+0xb8>)
  403fc6:	4621      	mov	r1, r4
  403fc8:	4638      	mov	r0, r7
  403fca:	47b0      	blx	r6
  403fcc:	2800      	cmp	r0, #0
  403fce:	d1fa      	bne.n	403fc6 <usart_serial_getchar+0x16>
  403fd0:	e015      	b.n	403ffe <usart_serial_getchar+0x4e>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  403fd2:	4b26      	ldr	r3, [pc, #152]	; (40406c <usart_serial_getchar+0xbc>)
  403fd4:	4298      	cmp	r0, r3
  403fd6:	d107      	bne.n	403fe8 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  403fd8:	461f      	mov	r7, r3
  403fda:	4e23      	ldr	r6, [pc, #140]	; (404068 <usart_serial_getchar+0xb8>)
  403fdc:	4621      	mov	r1, r4
  403fde:	4638      	mov	r0, r7
  403fe0:	47b0      	blx	r6
  403fe2:	2800      	cmp	r0, #0
  403fe4:	d1fa      	bne.n	403fdc <usart_serial_getchar+0x2c>
  403fe6:	e015      	b.n	404014 <usart_serial_getchar+0x64>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  403fe8:	4b21      	ldr	r3, [pc, #132]	; (404070 <usart_serial_getchar+0xc0>)
  403fea:	4298      	cmp	r0, r3
  403fec:	d107      	bne.n	403ffe <usart_serial_getchar+0x4e>
		while (uart_read((Uart*)p_usart, data));
  403fee:	461f      	mov	r7, r3
  403ff0:	4e1d      	ldr	r6, [pc, #116]	; (404068 <usart_serial_getchar+0xb8>)
  403ff2:	4621      	mov	r1, r4
  403ff4:	4638      	mov	r0, r7
  403ff6:	47b0      	blx	r6
  403ff8:	2800      	cmp	r0, #0
  403ffa:	d1fa      	bne.n	403ff2 <usart_serial_getchar+0x42>
  403ffc:	e017      	b.n	40402e <usart_serial_getchar+0x7e>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  403ffe:	4b1d      	ldr	r3, [pc, #116]	; (404074 <usart_serial_getchar+0xc4>)
  404000:	429d      	cmp	r5, r3
  404002:	d107      	bne.n	404014 <usart_serial_getchar+0x64>
		while (uart_read((Uart*)p_usart, data));
  404004:	461f      	mov	r7, r3
  404006:	4e18      	ldr	r6, [pc, #96]	; (404068 <usart_serial_getchar+0xb8>)
  404008:	4621      	mov	r1, r4
  40400a:	4638      	mov	r0, r7
  40400c:	47b0      	blx	r6
  40400e:	2800      	cmp	r0, #0
  404010:	d1fa      	bne.n	404008 <usart_serial_getchar+0x58>
  404012:	e019      	b.n	404048 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  404014:	4b18      	ldr	r3, [pc, #96]	; (404078 <usart_serial_getchar+0xc8>)
  404016:	429d      	cmp	r5, r3
  404018:	d109      	bne.n	40402e <usart_serial_getchar+0x7e>
		while (usart_read(p_usart, &val));
  40401a:	461e      	mov	r6, r3
  40401c:	4d17      	ldr	r5, [pc, #92]	; (40407c <usart_serial_getchar+0xcc>)
  40401e:	a901      	add	r1, sp, #4
  404020:	4630      	mov	r0, r6
  404022:	47a8      	blx	r5
  404024:	2800      	cmp	r0, #0
  404026:	d1fa      	bne.n	40401e <usart_serial_getchar+0x6e>
		*data = (uint8_t)(val & 0xFF);
  404028:	9b01      	ldr	r3, [sp, #4]
  40402a:	7023      	strb	r3, [r4, #0]
  40402c:	e018      	b.n	404060 <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40402e:	4b14      	ldr	r3, [pc, #80]	; (404080 <usart_serial_getchar+0xd0>)
  404030:	429d      	cmp	r5, r3
  404032:	d109      	bne.n	404048 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
  404034:	461e      	mov	r6, r3
  404036:	4d11      	ldr	r5, [pc, #68]	; (40407c <usart_serial_getchar+0xcc>)
  404038:	a901      	add	r1, sp, #4
  40403a:	4630      	mov	r0, r6
  40403c:	47a8      	blx	r5
  40403e:	2800      	cmp	r0, #0
  404040:	d1fa      	bne.n	404038 <usart_serial_getchar+0x88>
		*data = (uint8_t)(val & 0xFF);
  404042:	9b01      	ldr	r3, [sp, #4]
  404044:	7023      	strb	r3, [r4, #0]
  404046:	e00b      	b.n	404060 <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  404048:	4b0e      	ldr	r3, [pc, #56]	; (404084 <usart_serial_getchar+0xd4>)
  40404a:	429d      	cmp	r5, r3
  40404c:	d108      	bne.n	404060 <usart_serial_getchar+0xb0>
		while (usart_read(p_usart, &val));
  40404e:	461e      	mov	r6, r3
  404050:	4d0a      	ldr	r5, [pc, #40]	; (40407c <usart_serial_getchar+0xcc>)
  404052:	a901      	add	r1, sp, #4
  404054:	4630      	mov	r0, r6
  404056:	47a8      	blx	r5
  404058:	2800      	cmp	r0, #0
  40405a:	d1fa      	bne.n	404052 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
  40405c:	9b01      	ldr	r3, [sp, #4]
  40405e:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  404060:	b003      	add	sp, #12
  404062:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404064:	400e0800 	.word	0x400e0800
  404068:	00403985 	.word	0x00403985
  40406c:	400e0a00 	.word	0x400e0a00
  404070:	400e1a00 	.word	0x400e1a00
  404074:	400e1c00 	.word	0x400e1c00
  404078:	40024000 	.word	0x40024000
  40407c:	00403a9d 	.word	0x00403a9d
  404080:	40028000 	.word	0x40028000
  404084:	4002c000 	.word	0x4002c000

00404088 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  404088:	b570      	push	{r4, r5, r6, lr}
  40408a:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40408c:	4b2a      	ldr	r3, [pc, #168]	; (404138 <usart_serial_putchar+0xb0>)
  40408e:	4298      	cmp	r0, r3
  404090:	d108      	bne.n	4040a4 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  404092:	461e      	mov	r6, r3
  404094:	4d29      	ldr	r5, [pc, #164]	; (40413c <usart_serial_putchar+0xb4>)
  404096:	4621      	mov	r1, r4
  404098:	4630      	mov	r0, r6
  40409a:	47a8      	blx	r5
  40409c:	2800      	cmp	r0, #0
  40409e:	d1fa      	bne.n	404096 <usart_serial_putchar+0xe>
		return 1;
  4040a0:	2001      	movs	r0, #1
  4040a2:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4040a4:	4b26      	ldr	r3, [pc, #152]	; (404140 <usart_serial_putchar+0xb8>)
  4040a6:	4298      	cmp	r0, r3
  4040a8:	d108      	bne.n	4040bc <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  4040aa:	461e      	mov	r6, r3
  4040ac:	4d23      	ldr	r5, [pc, #140]	; (40413c <usart_serial_putchar+0xb4>)
  4040ae:	4621      	mov	r1, r4
  4040b0:	4630      	mov	r0, r6
  4040b2:	47a8      	blx	r5
  4040b4:	2800      	cmp	r0, #0
  4040b6:	d1fa      	bne.n	4040ae <usart_serial_putchar+0x26>
		return 1;
  4040b8:	2001      	movs	r0, #1
  4040ba:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4040bc:	4b21      	ldr	r3, [pc, #132]	; (404144 <usart_serial_putchar+0xbc>)
  4040be:	4298      	cmp	r0, r3
  4040c0:	d108      	bne.n	4040d4 <usart_serial_putchar+0x4c>
		while (uart_write((Uart*)p_usart, c)!=0);
  4040c2:	461e      	mov	r6, r3
  4040c4:	4d1d      	ldr	r5, [pc, #116]	; (40413c <usart_serial_putchar+0xb4>)
  4040c6:	4621      	mov	r1, r4
  4040c8:	4630      	mov	r0, r6
  4040ca:	47a8      	blx	r5
  4040cc:	2800      	cmp	r0, #0
  4040ce:	d1fa      	bne.n	4040c6 <usart_serial_putchar+0x3e>
		return 1;
  4040d0:	2001      	movs	r0, #1
  4040d2:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4040d4:	4b1c      	ldr	r3, [pc, #112]	; (404148 <usart_serial_putchar+0xc0>)
  4040d6:	4298      	cmp	r0, r3
  4040d8:	d108      	bne.n	4040ec <usart_serial_putchar+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
  4040da:	461e      	mov	r6, r3
  4040dc:	4d17      	ldr	r5, [pc, #92]	; (40413c <usart_serial_putchar+0xb4>)
  4040de:	4621      	mov	r1, r4
  4040e0:	4630      	mov	r0, r6
  4040e2:	47a8      	blx	r5
  4040e4:	2800      	cmp	r0, #0
  4040e6:	d1fa      	bne.n	4040de <usart_serial_putchar+0x56>
		return 1;
  4040e8:	2001      	movs	r0, #1
  4040ea:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4040ec:	4b17      	ldr	r3, [pc, #92]	; (40414c <usart_serial_putchar+0xc4>)
  4040ee:	4298      	cmp	r0, r3
  4040f0:	d108      	bne.n	404104 <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
  4040f2:	461e      	mov	r6, r3
  4040f4:	4d16      	ldr	r5, [pc, #88]	; (404150 <usart_serial_putchar+0xc8>)
  4040f6:	4621      	mov	r1, r4
  4040f8:	4630      	mov	r0, r6
  4040fa:	47a8      	blx	r5
  4040fc:	2800      	cmp	r0, #0
  4040fe:	d1fa      	bne.n	4040f6 <usart_serial_putchar+0x6e>
		return 1;
  404100:	2001      	movs	r0, #1
  404102:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  404104:	4b13      	ldr	r3, [pc, #76]	; (404154 <usart_serial_putchar+0xcc>)
  404106:	4298      	cmp	r0, r3
  404108:	d108      	bne.n	40411c <usart_serial_putchar+0x94>
		while (usart_write(p_usart, c)!=0);
  40410a:	461e      	mov	r6, r3
  40410c:	4d10      	ldr	r5, [pc, #64]	; (404150 <usart_serial_putchar+0xc8>)
  40410e:	4621      	mov	r1, r4
  404110:	4630      	mov	r0, r6
  404112:	47a8      	blx	r5
  404114:	2800      	cmp	r0, #0
  404116:	d1fa      	bne.n	40410e <usart_serial_putchar+0x86>
		return 1;
  404118:	2001      	movs	r0, #1
  40411a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40411c:	4b0e      	ldr	r3, [pc, #56]	; (404158 <usart_serial_putchar+0xd0>)
  40411e:	4298      	cmp	r0, r3
  404120:	d108      	bne.n	404134 <usart_serial_putchar+0xac>
		while (usart_write(p_usart, c)!=0);
  404122:	461e      	mov	r6, r3
  404124:	4d0a      	ldr	r5, [pc, #40]	; (404150 <usart_serial_putchar+0xc8>)
  404126:	4621      	mov	r1, r4
  404128:	4630      	mov	r0, r6
  40412a:	47a8      	blx	r5
  40412c:	2800      	cmp	r0, #0
  40412e:	d1fa      	bne.n	404126 <usart_serial_putchar+0x9e>
		return 1;
  404130:	2001      	movs	r0, #1
  404132:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  404134:	2000      	movs	r0, #0
}
  404136:	bd70      	pop	{r4, r5, r6, pc}
  404138:	400e0800 	.word	0x400e0800
  40413c:	00403971 	.word	0x00403971
  404140:	400e0a00 	.word	0x400e0a00
  404144:	400e1a00 	.word	0x400e1a00
  404148:	400e1c00 	.word	0x400e1c00
  40414c:	40024000 	.word	0x40024000
  404150:	00403a85 	.word	0x00403a85
  404154:	40028000 	.word	0x40028000
  404158:	4002c000 	.word	0x4002c000

0040415c <inet_aton>:
 * This replaces inet_addr, the return value from which
 * cannot distinguish between failure and a local broadcast address.
 */
 /* http://www.cs.cmu.edu/afs/cs/academic/class/15213-f00/unpv12e/libfree/inet_aton.c */
int inet_aton(const char *cp, in_addr *ap)
{
  40415c:	b4f0      	push	{r4, r5, r6, r7}
  40415e:	3801      	subs	r0, #1
  int dots = 0;
  register u_long acc = 0, addr = 0;
  404160:	2400      	movs	r4, #0
  404162:	4622      	mov	r2, r4
 * cannot distinguish between failure and a local broadcast address.
 */
 /* http://www.cs.cmu.edu/afs/cs/academic/class/15213-f00/unpv12e/libfree/inet_aton.c */
int inet_aton(const char *cp, in_addr *ap)
{
  int dots = 0;
  404164:	4625      	mov	r5, r4
	    case '\0':
	        if (acc > 255) {
		    return 0;
	        }
	        addr = addr << 8 | acc;
	        acc = 0;
  404166:	4626      	mov	r6, r4
{
  int dots = 0;
  register u_long acc = 0, addr = 0;

  do {
	  register char cc = *cp;
  404168:	f810 3f01 	ldrb.w	r3, [r0, #1]!

	  switch (cc) {
  40416c:	2b2e      	cmp	r3, #46	; 0x2e
  40416e:	d00b      	beq.n	404188 <inet_aton+0x2c>
  404170:	d801      	bhi.n	404176 <inet_aton+0x1a>
  404172:	b163      	cbz	r3, 40418e <inet_aton+0x32>
  404174:	e027      	b.n	4041c6 <inet_aton+0x6a>
  404176:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
  40417a:	2f09      	cmp	r7, #9
  40417c:	d823      	bhi.n	4041c6 <inet_aton+0x6a>
	    case '5':
	    case '6':
	    case '7':
	    case '8':
	    case '9':
	        acc = acc * 10 + (cc - '0');
  40417e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  404182:	eb07 0242 	add.w	r2, r7, r2, lsl #1
	        break;
  404186:	e007      	b.n	404198 <inet_aton+0x3c>

	    case '.':
	        if (++dots > 3) {
  404188:	3501      	adds	r5, #1
  40418a:	2d03      	cmp	r5, #3
  40418c:	dc1d      	bgt.n	4041ca <inet_aton+0x6e>
		    return 0;
	        }
	        /* Fall through */

	    case '\0':
	        if (acc > 255) {
  40418e:	2aff      	cmp	r2, #255	; 0xff
  404190:	d81d      	bhi.n	4041ce <inet_aton+0x72>
		    return 0;
	        }
	        addr = addr << 8 | acc;
  404192:	ea42 2404 	orr.w	r4, r2, r4, lsl #8
	        acc = 0;
  404196:	4632      	mov	r2, r6
	        break;

	    default:
	        return 0;
    }
  } while (*cp++) ;
  404198:	2b00      	cmp	r3, #0
  40419a:	d1e5      	bne.n	404168 <inet_aton+0xc>

  /* Normalize the address */
  if (dots < 3) {
  40419c:	2d02      	cmp	r5, #2
  40419e:	dc03      	bgt.n	4041a8 <inet_aton+0x4c>
	  addr <<= 8 * (3 - dots) ;
  4041a0:	f1c5 0303 	rsb	r3, r5, #3
  4041a4:	00db      	lsls	r3, r3, #3
  4041a6:	409c      	lsls	r4, r3
  }

  /* Store it if requested */
  if (ap) {
  4041a8:	b199      	cbz	r1, 4041d2 <inet_aton+0x76>
	  ap->s_addr = _htonl(addr);
  4041aa:	0e22      	lsrs	r2, r4, #24
  4041ac:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
  4041b0:	0223      	lsls	r3, r4, #8
  4041b2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  4041b6:	431a      	orrs	r2, r3
  4041b8:	0a23      	lsrs	r3, r4, #8
  4041ba:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  4041be:	4313      	orrs	r3, r2
  4041c0:	600b      	str	r3, [r1, #0]
  }

  return 1;    
  4041c2:	2001      	movs	r0, #1
  4041c4:	e006      	b.n	4041d4 <inet_aton+0x78>
	        addr = addr << 8 | acc;
	        acc = 0;
	        break;

	    default:
	        return 0;
  4041c6:	2000      	movs	r0, #0
  4041c8:	e004      	b.n	4041d4 <inet_aton+0x78>
	        acc = acc * 10 + (cc - '0');
	        break;

	    case '.':
	        if (++dots > 3) {
		    return 0;
  4041ca:	2000      	movs	r0, #0
  4041cc:	e002      	b.n	4041d4 <inet_aton+0x78>
	        }
	        /* Fall through */

	    case '\0':
	        if (acc > 255) {
		    return 0;
  4041ce:	2000      	movs	r0, #0
  4041d0:	e000      	b.n	4041d4 <inet_aton+0x78>
  /* Store it if requested */
  if (ap) {
	  ap->s_addr = _htonl(addr);
  }

  return 1;    
  4041d2:	2001      	movs	r0, #1
}
  4041d4:	bcf0      	pop	{r4, r5, r6, r7}
  4041d6:	4770      	bx	lr

004041d8 <ledConfig>:
}
/**
 * CONFIGURAO DOS LEDs
 */
void ledConfig(int estado){
	PMC->PMC_PCER0      = (1<<LED_PIO_ID);	    // Ativa clock do perifrico no PMC
  4041d8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4041dc:	4b07      	ldr	r3, [pc, #28]	; (4041fc <ledConfig+0x24>)
  4041de:	611a      	str	r2, [r3, #16]
	LED_PIO->PIO_PER    = LED_PIN_MASK;           // Ativa controle do pino no PIO    (PIO ENABLE register)
  4041e0:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
  4041e4:	f44f 7280 	mov.w	r2, #256	; 0x100
  4041e8:	601a      	str	r2, [r3, #0]
	LED_PIO->PIO_OER    = LED_PIN_MASK;           // Ativa sada                      (Output ENABLE register)
  4041ea:	611a      	str	r2, [r3, #16]
  if(!estado)                                 // Checa pela inicializao desejada
  4041ec:	b908      	cbnz	r0, 4041f2 <ledConfig+0x1a>
    LED_PIO->PIO_CODR   = LED_PIN_MASK;       // Coloca 0 na sada                (CLEAR Output Data register)
  4041ee:	635a      	str	r2, [r3, #52]	; 0x34
  4041f0:	4770      	bx	lr
  else
    LED_PIO->PIO_SODR   = LED_PIN_MASK;       // Coloca 1 na sada                (SET Output Data register)
  4041f2:	f44f 7280 	mov.w	r2, #256	; 0x100
  4041f6:	4b02      	ldr	r3, [pc, #8]	; (404200 <ledConfig+0x28>)
  4041f8:	631a      	str	r2, [r3, #48]	; 0x30
  4041fa:	4770      	bx	lr
  4041fc:	400e0600 	.word	0x400e0600
  404200:	400e1200 	.word	0x400e1200

00404204 <ledConfig1>:
};
void ledConfig1(int estado){
	PMC->PMC_PCER0      = (1<<LEDVerde_PIO_ID);	    // Ativa clock do perifrico no PMC
  404204:	f44f 6280 	mov.w	r2, #1024	; 0x400
  404208:	4b07      	ldr	r3, [pc, #28]	; (404228 <ledConfig1+0x24>)
  40420a:	611a      	str	r2, [r3, #16]
	LEDVerde_PIO->PIO_PER   = LEDVerde_PIN_MASK;           // Ativa controle do pino no PIO    (PIO ENABLE register)
  40420c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
  404210:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  404214:	601a      	str	r2, [r3, #0]
	LEDVerde_PIO->PIO_OER   = LEDVerde_PIN_MASK;           // Ativa sada                      (Output ENABLE register)
  404216:	611a      	str	r2, [r3, #16]
	if(!estado)                                 // Checa pela inicializao desejada
  404218:	b908      	cbnz	r0, 40421e <ledConfig1+0x1a>
	LEDVerde_PIO->PIO_CODR  = LEDVerde_PIN_MASK;       // Coloca 0 na sada                (CLEAR Output Data register)
  40421a:	635a      	str	r2, [r3, #52]	; 0x34
  40421c:	4770      	bx	lr
	else
	LEDVerde_PIO->PIO_SODR  = LEDVerde_PIN_MASK;       // Coloca 1 na sada                (SET Output Data register)
  40421e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  404222:	4b02      	ldr	r3, [pc, #8]	; (40422c <ledConfig1+0x28>)
  404224:	631a      	str	r2, [r3, #48]	; 0x30
  404226:	4770      	bx	lr
  404228:	400e0600 	.word	0x400e0600
  40422c:	400e0e00 	.word	0x400e0e00

00404230 <ledConfig2>:
};
void ledConfig2(int estado){
	PMC->PMC_PCER0      = (1<<LEDVermelho_PIO_ID);	    // Ativa clock do perifrico no PMC
  404230:	f44f 6280 	mov.w	r2, #1024	; 0x400
  404234:	4b06      	ldr	r3, [pc, #24]	; (404250 <ledConfig2+0x20>)
  404236:	611a      	str	r2, [r3, #16]
	LEDVermelho_PIO->PIO_PER   = LEDVermelho_PIN_MASK;           // Ativa controle do pino no PIO    (PIO ENABLE register)
  404238:	f503 6300 	add.w	r3, r3, #2048	; 0x800
  40423c:	2240      	movs	r2, #64	; 0x40
  40423e:	601a      	str	r2, [r3, #0]
	LEDVermelho_PIO->PIO_OER   = LEDVermelho_PIN_MASK;           // Ativa sada                      (Output ENABLE register)
  404240:	611a      	str	r2, [r3, #16]
	if(!estado)                                 // Checa pela inicializao desejada
  404242:	b908      	cbnz	r0, 404248 <ledConfig2+0x18>
	LEDVermelho_PIO->PIO_CODR  = LEDVermelho_PIN_MASK;       // Coloca 0 na sada                (CLEAR Output Data register)
  404244:	635a      	str	r2, [r3, #52]	; 0x34
  404246:	4770      	bx	lr
	else
	LEDVermelho_PIO->PIO_SODR  = LEDVermelho_PIN_MASK;       // Coloca 1 na sada                (SET Output Data register)
  404248:	2240      	movs	r2, #64	; 0x40
  40424a:	4b02      	ldr	r3, [pc, #8]	; (404254 <ledConfig2+0x24>)
  40424c:	631a      	str	r2, [r3, #48]	; 0x30
  40424e:	4770      	bx	lr
  404250:	400e0600 	.word	0x400e0600
  404254:	400e0e00 	.word	0x400e0e00

00404258 <ledConfig3>:
};
void ledConfig3(int estado){
	PMC->PMC_PCER0      = (1<<LEDAmarelo_PIO_ID);	    // Ativa clock do perifrico no PMC
  404258:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  40425c:	4b07      	ldr	r3, [pc, #28]	; (40427c <ledConfig3+0x24>)
  40425e:	611a      	str	r2, [r3, #16]
	LEDAmarelo_PIO->PIO_PER   = LEDAmarelo_PIN_MASK;           // Ativa controle do pino no PIO    (PIO ENABLE register)
  404260:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
  404264:	f44f 6200 	mov.w	r2, #2048	; 0x800
  404268:	601a      	str	r2, [r3, #0]
	LEDAmarelo_PIO->PIO_OER   = LEDAmarelo_PIN_MASK;           // Ativa sada                      (Output ENABLE register)
  40426a:	611a      	str	r2, [r3, #16]
	if(!estado)                                 // Checa pela inicializao desejada
  40426c:	b908      	cbnz	r0, 404272 <ledConfig3+0x1a>
	LEDAmarelo_PIO->PIO_CODR  = LEDAmarelo_PIN_MASK;       // Coloca 0 na sada                (CLEAR Output Data register)
  40426e:	635a      	str	r2, [r3, #52]	; 0x34
  404270:	4770      	bx	lr
	else
	LEDAmarelo_PIO->PIO_SODR  = LEDAmarelo_PIN_MASK;       // Coloca 1 na sada                (SET Output Data register)
  404272:	f44f 6200 	mov.w	r2, #2048	; 0x800
  404276:	4b02      	ldr	r3, [pc, #8]	; (404280 <ledConfig3+0x28>)
  404278:	631a      	str	r2, [r3, #48]	; 0x30
  40427a:	4770      	bx	lr
  40427c:	400e0600 	.word	0x400e0600
  404280:	400e1400 	.word	0x400e1400

00404284 <TC1_init>:
};


void TC1_init(int freq_TC){
  404284:	b570      	push	{r4, r5, r6, lr}
  404286:	b084      	sub	sp, #16
  404288:	4606      	mov	r6, r0
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
	
	uint32_t channel = 1;
	
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_TC1);
  40428a:	2018      	movs	r0, #24
  40428c:	4b14      	ldr	r3, [pc, #80]	; (4042e0 <TC1_init+0x5c>)
  40428e:	4798      	blx	r3
	
	//int freq_TC=4;//4Hz (4 vezes pos segundo led pisca)
	
	/** Configura o TC para operar em  4Mhz e interrupco no RC compare */
	tc_find_mck_divisor(freq_TC, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  404290:	4c14      	ldr	r4, [pc, #80]	; (4042e4 <TC1_init+0x60>)
  404292:	9400      	str	r4, [sp, #0]
  404294:	ab02      	add	r3, sp, #8
  404296:	aa03      	add	r2, sp, #12
  404298:	4621      	mov	r1, r4
  40429a:	4630      	mov	r0, r6
  40429c:	4d12      	ldr	r5, [pc, #72]	; (4042e8 <TC1_init+0x64>)
  40429e:	47a8      	blx	r5
	tc_init(TC0, channel, ul_tcclks | TC_CMR_CPCTRG);
  4042a0:	4d12      	ldr	r5, [pc, #72]	; (4042ec <TC1_init+0x68>)
  4042a2:	9a02      	ldr	r2, [sp, #8]
  4042a4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  4042a8:	2101      	movs	r1, #1
  4042aa:	4628      	mov	r0, r5
  4042ac:	4b10      	ldr	r3, [pc, #64]	; (4042f0 <TC1_init+0x6c>)
  4042ae:	4798      	blx	r3
	tc_write_rc(TC0, channel, (ul_sysclk / ul_div) / freq_TC);
  4042b0:	9a03      	ldr	r2, [sp, #12]
  4042b2:	fbb4 f2f2 	udiv	r2, r4, r2
  4042b6:	fbb2 f2f6 	udiv	r2, r2, r6
  4042ba:	2101      	movs	r1, #1
  4042bc:	4628      	mov	r0, r5
  4042be:	4b0d      	ldr	r3, [pc, #52]	; (4042f4 <TC1_init+0x70>)
  4042c0:	4798      	blx	r3
  4042c2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  4042c6:	4b0c      	ldr	r3, [pc, #48]	; (4042f8 <TC1_init+0x74>)
  4042c8:	601a      	str	r2, [r3, #0]

	/* Configura e ativa interrupco no TC canal 0 */
	NVIC_EnableIRQ((IRQn_Type) ID_TC1);
	tc_enable_interrupt(TC0, channel, TC_IER_CPCS);
  4042ca:	2210      	movs	r2, #16
  4042cc:	2101      	movs	r1, #1
  4042ce:	4628      	mov	r0, r5
  4042d0:	4b0a      	ldr	r3, [pc, #40]	; (4042fc <TC1_init+0x78>)
  4042d2:	4798      	blx	r3

	/* Inicializa o canal 0 do TC */
	tc_start(TC0, channel);
  4042d4:	2101      	movs	r1, #1
  4042d6:	4628      	mov	r0, r5
  4042d8:	4b09      	ldr	r3, [pc, #36]	; (404300 <TC1_init+0x7c>)
  4042da:	4798      	blx	r3
}
  4042dc:	b004      	add	sp, #16
  4042de:	bd70      	pop	{r4, r5, r6, pc}
  4042e0:	00403705 	.word	0x00403705
  4042e4:	11e1a300 	.word	0x11e1a300
  4042e8:	004038fd 	.word	0x004038fd
  4042ec:	4000c000 	.word	0x4000c000
  4042f0:	004038c1 	.word	0x004038c1
  4042f4:	004038e5 	.word	0x004038e5
  4042f8:	e000e100 	.word	0xe000e100
  4042fc:	004038ed 	.word	0x004038ed
  404300:	004038dd 	.word	0x004038dd

00404304 <TC1_Handler>:
void TC1_Handler(void){
  404304:	b570      	push	{r4, r5, r6, lr}
  404306:	b082      	sub	sp, #8
	volatile uint32_t ul_dummy;
	
 
	ul_dummy = tc_get_status(TC0, 1);
  404308:	2101      	movs	r1, #1
  40430a:	4815      	ldr	r0, [pc, #84]	; (404360 <TC1_Handler+0x5c>)
  40430c:	4b15      	ldr	r3, [pc, #84]	; (404364 <TC1_Handler+0x60>)
  40430e:	4798      	blx	r3
  404310:	9001      	str	r0, [sp, #4]

	UNUSED(ul_dummy);
  404312:	9b01      	ldr	r3, [sp, #4]
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
	afec->AFEC_CR = AFEC_CR_START;
  404314:	2202      	movs	r2, #2
  404316:	4b14      	ldr	r3, [pc, #80]	; (404368 <TC1_Handler+0x64>)
  404318:	601a      	str	r2, [r3, #0]
	
	afec_start_software_conversion(AFEC0);
	if(connectedON){
  40431a:	4b14      	ldr	r3, [pc, #80]	; (40436c <TC1_Handler+0x68>)
  40431c:	781b      	ldrb	r3, [r3, #0]
  40431e:	b1eb      	cbz	r3, 40435c <TC1_Handler+0x58>
		printf("send : %d \n",gau8ReceivedBuffer );
  404320:	4c13      	ldr	r4, [pc, #76]	; (404370 <TC1_Handler+0x6c>)
  404322:	4621      	mov	r1, r4
  404324:	4813      	ldr	r0, [pc, #76]	; (404374 <TC1_Handler+0x70>)
  404326:	4b14      	ldr	r3, [pc, #80]	; (404378 <TC1_Handler+0x74>)
  404328:	4798      	blx	r3
		send(tcp_client_socket, gau8ReceivedBuffer, strlen((char *)gau8ReceivedBuffer), 0);
  40432a:	4620      	mov	r0, r4
  40432c:	4b13      	ldr	r3, [pc, #76]	; (40437c <TC1_Handler+0x78>)
  40432e:	4798      	blx	r3
  404330:	4d13      	ldr	r5, [pc, #76]	; (404380 <TC1_Handler+0x7c>)
  404332:	2300      	movs	r3, #0
  404334:	b282      	uxth	r2, r0
  404336:	4621      	mov	r1, r4
  404338:	f995 0000 	ldrsb.w	r0, [r5]
  40433c:	4e11      	ldr	r6, [pc, #68]	; (404384 <TC1_Handler+0x80>)
  40433e:	47b0      	blx	r6
		memset(gau8ReceivedBuffer, 0, MAIN_WIFI_M2M_BUFFER_SIZE);
  404340:	f44f 66af 	mov.w	r6, #1400	; 0x578
  404344:	4632      	mov	r2, r6
  404346:	2100      	movs	r1, #0
  404348:	4620      	mov	r0, r4
  40434a:	4b0f      	ldr	r3, [pc, #60]	; (404388 <TC1_Handler+0x84>)
  40434c:	4798      	blx	r3
		recv(tcp_client_socket, &gau8ReceivedBuffer[0], MAIN_WIFI_M2M_BUFFER_SIZE, 0);
  40434e:	2300      	movs	r3, #0
  404350:	4632      	mov	r2, r6
  404352:	4621      	mov	r1, r4
  404354:	f995 0000 	ldrsb.w	r0, [r5]
  404358:	4c0c      	ldr	r4, [pc, #48]	; (40438c <TC1_Handler+0x88>)
  40435a:	47a0      	blx	r4
	}
}
  40435c:	b002      	add	sp, #8
  40435e:	bd70      	pop	{r4, r5, r6, pc}
  404360:	4000c000 	.word	0x4000c000
  404364:	004038f5 	.word	0x004038f5
  404368:	4003c000 	.word	0x4003c000
  40436c:	20400f12 	.word	0x20400f12
  404370:	20400998 	.word	0x20400998
  404374:	0040c4e8 	.word	0x0040c4e8
  404378:	00404665 	.word	0x00404665
  40437c:	00404901 	.word	0x00404901
  404380:	2040001c 	.word	0x2040001c
  404384:	00402c99 	.word	0x00402c99
  404388:	0040468d 	.word	0x0040468d
  40438c:	00402d35 	.word	0x00402d35

00404390 <main>:
 * Initialize system, UART console, network then start weather client.
 *
 * \return Program return value.
 */
int main(void)
{
  404390:	b570      	push	{r4, r5, r6, lr}
  404392:	b09c      	sub	sp, #112	; 0x70
	uint8_t mac_addr[6];
	uint8_t u8IsMacAddrValid;
	struct sockaddr_in addr_in;
	
	/* Initialize the board. */
	sysclk_init();
  404394:	4b67      	ldr	r3, [pc, #412]	; (404534 <main+0x1a4>)
  404396:	4798      	blx	r3
	board_init();
  404398:	4b67      	ldr	r3, [pc, #412]	; (404538 <main+0x1a8>)
  40439a:	4798      	blx	r3
  40439c:	200e      	movs	r0, #14
  40439e:	4e67      	ldr	r6, [pc, #412]	; (40453c <main+0x1ac>)
  4043a0:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4043a2:	4d67      	ldr	r5, [pc, #412]	; (404540 <main+0x1b0>)
  4043a4:	4b67      	ldr	r3, [pc, #412]	; (404544 <main+0x1b4>)
  4043a6:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4043a8:	4a67      	ldr	r2, [pc, #412]	; (404548 <main+0x1b8>)
  4043aa:	4b68      	ldr	r3, [pc, #416]	; (40454c <main+0x1bc>)
  4043ac:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4043ae:	4a68      	ldr	r2, [pc, #416]	; (404550 <main+0x1c0>)
  4043b0:	4b68      	ldr	r3, [pc, #416]	; (404554 <main+0x1c4>)
  4043b2:	601a      	str	r2, [r3, #0]
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  4043b4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4043b8:	9303      	str	r3, [sp, #12]
	usart_settings.char_length = opt->charlength;
  4043ba:	23c0      	movs	r3, #192	; 0xc0
  4043bc:	9304      	str	r3, [sp, #16]
	usart_settings.parity_type = opt->paritytype;
  4043be:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4043c2:	9305      	str	r3, [sp, #20]
	usart_settings.stop_bits= opt->stopbits;
  4043c4:	2400      	movs	r4, #0
  4043c6:	9406      	str	r4, [sp, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4043c8:	9407      	str	r4, [sp, #28]
  4043ca:	200e      	movs	r0, #14
  4043cc:	47b0      	blx	r6
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4043ce:	4a62      	ldr	r2, [pc, #392]	; (404558 <main+0x1c8>)
  4043d0:	a903      	add	r1, sp, #12
  4043d2:	4628      	mov	r0, r5
  4043d4:	4b61      	ldr	r3, [pc, #388]	; (40455c <main+0x1cc>)
  4043d6:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4043d8:	4628      	mov	r0, r5
  4043da:	4b61      	ldr	r3, [pc, #388]	; (404560 <main+0x1d0>)
  4043dc:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4043de:	4628      	mov	r0, r5
  4043e0:	4b60      	ldr	r3, [pc, #384]	; (404564 <main+0x1d4>)
  4043e2:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4043e4:	4e60      	ldr	r6, [pc, #384]	; (404568 <main+0x1d8>)
  4043e6:	6833      	ldr	r3, [r6, #0]
  4043e8:	4621      	mov	r1, r4
  4043ea:	6898      	ldr	r0, [r3, #8]
  4043ec:	4d5f      	ldr	r5, [pc, #380]	; (40456c <main+0x1dc>)
  4043ee:	47a8      	blx	r5
	setbuf(stdin, NULL);
  4043f0:	6833      	ldr	r3, [r6, #0]
  4043f2:	4621      	mov	r1, r4
  4043f4:	6858      	ldr	r0, [r3, #4]
  4043f6:	47a8      	blx	r5
	
	/* Initialize the UART console. */
	configure_console();
	printf(STRING_HEADER);
  4043f8:	485d      	ldr	r0, [pc, #372]	; (404570 <main+0x1e0>)
  4043fa:	4b5e      	ldr	r3, [pc, #376]	; (404574 <main+0x1e4>)
  4043fc:	4798      	blx	r3

	/* Initialize the BSP. */
	nm_bsp_init();
  4043fe:	4b5e      	ldr	r3, [pc, #376]	; (404578 <main+0x1e8>)
  404400:	4798      	blx	r3
	/*Inicializando os LEDs com seus valores iniciais*/
	ledConfig(0);
  404402:	4620      	mov	r0, r4
  404404:	4b5d      	ldr	r3, [pc, #372]	; (40457c <main+0x1ec>)
  404406:	4798      	blx	r3
	ledConfig1(0);
  404408:	4620      	mov	r0, r4
  40440a:	4b5d      	ldr	r3, [pc, #372]	; (404580 <main+0x1f0>)
  40440c:	4798      	blx	r3
	ledConfig2(0);
  40440e:	4620      	mov	r0, r4
  404410:	4b5c      	ldr	r3, [pc, #368]	; (404584 <main+0x1f4>)
  404412:	4798      	blx	r3
	ledConfig3(0);
  404414:	4620      	mov	r0, r4
  404416:	4b5c      	ldr	r3, [pc, #368]	; (404588 <main+0x1f8>)
  404418:	4798      	blx	r3
	
	/* Initialize Wi-Fi parameters structure. */
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));
  40441a:	9417      	str	r4, [sp, #92]	; 0x5c
  40441c:	9418      	str	r4, [sp, #96]	; 0x60
  40441e:	9419      	str	r4, [sp, #100]	; 0x64
  404420:	941a      	str	r4, [sp, #104]	; 0x68
  404422:	941b      	str	r4, [sp, #108]	; 0x6c

	/* Initialize Wi-Fi driver with data and status callbacks. */
	param.pfAppWifiCb = wifi_cb;
  404424:	4b59      	ldr	r3, [pc, #356]	; (40458c <main+0x1fc>)
  404426:	9316      	str	r3, [sp, #88]	; 0x58
	ret = m2m_wifi_init(&param);
  404428:	a816      	add	r0, sp, #88	; 0x58
  40442a:	4b59      	ldr	r3, [pc, #356]	; (404590 <main+0x200>)
  40442c:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  40442e:	b120      	cbz	r0, 40443a <main+0xaa>
  404430:	4601      	mov	r1, r0
		printf("main: m2m_wifi_init call error!(%d)\r\n", ret);
  404432:	4858      	ldr	r0, [pc, #352]	; (404594 <main+0x204>)
  404434:	4b4f      	ldr	r3, [pc, #316]	; (404574 <main+0x1e4>)
  404436:	4798      	blx	r3
  404438:	e7fe      	b.n	404438 <main+0xa8>
		while (1) {
		}
	}

	/* Initialize socket API. */
	socketInit();
  40443a:	4b57      	ldr	r3, [pc, #348]	; (404598 <main+0x208>)
  40443c:	4798      	blx	r3
	registerSocketCallback(socket_cb, resolve_cb);
  40443e:	4957      	ldr	r1, [pc, #348]	; (40459c <main+0x20c>)
  404440:	4857      	ldr	r0, [pc, #348]	; (4045a0 <main+0x210>)
  404442:	4b58      	ldr	r3, [pc, #352]	; (4045a4 <main+0x214>)
  404444:	4798      	blx	r3

	/* Connect to router. */
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);	
  404446:	23ff      	movs	r3, #255	; 0xff
  404448:	9300      	str	r3, [sp, #0]
  40444a:	4b57      	ldr	r3, [pc, #348]	; (4045a8 <main+0x218>)
  40444c:	2202      	movs	r2, #2
  40444e:	2114      	movs	r1, #20
  404450:	4856      	ldr	r0, [pc, #344]	; (4045ac <main+0x21c>)
  404452:	4c57      	ldr	r4, [pc, #348]	; (4045b0 <main+0x220>)
  404454:	47a0      	blx	r4

	/** Configura timer 1 */
	TC1_init(2);
  404456:	2002      	movs	r0, #2
  404458:	4b56      	ldr	r3, [pc, #344]	; (4045b4 <main+0x224>)
  40445a:	4798      	blx	r3
	
	/*AFEC CONFIG*/
	 /* Ativa AFEC - 0 */
	afec_enable(AFEC0);
  40445c:	4c56      	ldr	r4, [pc, #344]	; (4045b8 <main+0x228>)
  40445e:	4620      	mov	r0, r4
  404460:	4b56      	ldr	r3, [pc, #344]	; (4045bc <main+0x22c>)
  404462:	4798      	blx	r3

  /* struct de configuracao do AFEC */
	struct afec_config afec_cfg;

  /* Carrega parametros padrao */
	afec_get_config_defaults(&afec_cfg);
  404464:	a80c      	add	r0, sp, #48	; 0x30
  404466:	4b56      	ldr	r3, [pc, #344]	; (4045c0 <main+0x230>)
  404468:	4798      	blx	r3

  /* Configura AFEC */
	afec_init(AFEC0, &afec_cfg);
  40446a:	a90c      	add	r1, sp, #48	; 0x30
  40446c:	4620      	mov	r0, r4
  40446e:	4b55      	ldr	r3, [pc, #340]	; (4045c4 <main+0x234>)
  404470:	4798      	blx	r3
static inline void afec_set_trigger(Afec *const afec,
		const enum afec_trigger trigger)
{
	uint32_t reg;

	reg = afec->AFEC_MR;
  404472:	6863      	ldr	r3, [r4, #4]

	if (trigger == AFEC_TRIG_FREERUN) {
		reg |= AFEC_MR_FREERUN_ON;
	} else {
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  404474:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
		reg |= trigger;
	}

	afec->AFEC_MR = reg;
  404478:	6063      	str	r3, [r4, #4]
  
  /* Configura trigger por software */
  afec_set_trigger(AFEC0, AFEC_TRIG_SW);
  
  /* configura call back */
 	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_11,	AFEC_Temp_callback, 1); 
  40447a:	2301      	movs	r3, #1
  40447c:	4a52      	ldr	r2, [pc, #328]	; (4045c8 <main+0x238>)
  40447e:	210b      	movs	r1, #11
  404480:	4620      	mov	r0, r4
  404482:	4d52      	ldr	r5, [pc, #328]	; (4045cc <main+0x23c>)
  404484:	47a8      	blx	r5
   
  /*** Configuracao especfica do canal AFEC ***/
  struct afec_ch_config afec_ch_cfg;
  afec_ch_get_config_defaults(&afec_ch_cfg);
  404486:	a80b      	add	r0, sp, #44	; 0x2c
  404488:	4b51      	ldr	r3, [pc, #324]	; (4045d0 <main+0x240>)
  40448a:	4798      	blx	r3
  afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  40448c:	2300      	movs	r3, #0
  40448e:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
  afec_ch_set_config(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, &afec_ch_cfg);
  404492:	aa0b      	add	r2, sp, #44	; 0x2c
  404494:	210b      	movs	r1, #11
  404496:	4620      	mov	r0, r4
  404498:	4b4e      	ldr	r3, [pc, #312]	; (4045d4 <main+0x244>)
  40449a:	4798      	blx	r3
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  40449c:	230b      	movs	r3, #11
  40449e:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  4044a0:	f44f 7300 	mov.w	r3, #512	; 0x200
  4044a4:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_channel_set_analog_offset(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, 0x200);

  /***  Configura sensor de temperatura ***/
	struct afec_temp_sensor_config afec_temp_sensor_cfg;

	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  4044a6:	a809      	add	r0, sp, #36	; 0x24
  4044a8:	4b4b      	ldr	r3, [pc, #300]	; (4045d8 <main+0x248>)
  4044aa:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  4044ac:	a909      	add	r1, sp, #36	; 0x24
  4044ae:	4620      	mov	r0, r4
  4044b0:	4b4a      	ldr	r3, [pc, #296]	; (4045dc <main+0x24c>)
  4044b2:	4798      	blx	r3
{
	if (afec_ch != AFEC_CHANNEL_ALL) {
		afec_ch_sanity_check(afec, afec_ch);
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  4044b4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4044b8:	6163      	str	r3, [r4, #20]
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
	afec->AFEC_CR = AFEC_CR_START;
  4044ba:	2302      	movs	r3, #2
  4044bc:	6023      	str	r3, [r4, #0]
  

  afec_start_software_conversion(AFEC0);

	while (1) {
		m2m_wifi_handle_events(NULL);
  4044be:	4d48      	ldr	r5, [pc, #288]	; (4045e0 <main+0x250>)

		if (gbConnectedWifi && !gbTcpConnection) {
  4044c0:	4c48      	ldr	r4, [pc, #288]	; (4045e4 <main+0x254>)
  4044c2:	4e49      	ldr	r6, [pc, #292]	; (4045e8 <main+0x258>)
  

  afec_start_software_conversion(AFEC0);

	while (1) {
		m2m_wifi_handle_events(NULL);
  4044c4:	2000      	movs	r0, #0
  4044c6:	47a8      	blx	r5

		if (gbConnectedWifi && !gbTcpConnection) {
  4044c8:	7823      	ldrb	r3, [r4, #0]
  4044ca:	2b00      	cmp	r3, #0
  4044cc:	d0fa      	beq.n	4044c4 <main+0x134>
  4044ce:	7833      	ldrb	r3, [r6, #0]
  4044d0:	2b00      	cmp	r3, #0
  4044d2:	d1f7      	bne.n	4044c4 <main+0x134>
			//if (gbHostIpByName) {
				/* Open TCP client socket. */
				if (tcp_client_socket < 0) {
  4044d4:	4b45      	ldr	r3, [pc, #276]	; (4045ec <main+0x25c>)
  4044d6:	f993 3000 	ldrsb.w	r3, [r3]
  4044da:	2b00      	cmp	r3, #0
  4044dc:	da0c      	bge.n	4044f8 <main+0x168>
					if ((tcp_client_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0) {
  4044de:	2200      	movs	r2, #0
  4044e0:	2101      	movs	r1, #1
  4044e2:	2002      	movs	r0, #2
  4044e4:	4b42      	ldr	r3, [pc, #264]	; (4045f0 <main+0x260>)
  4044e6:	4798      	blx	r3
  4044e8:	4b40      	ldr	r3, [pc, #256]	; (4045ec <main+0x25c>)
  4044ea:	7018      	strb	r0, [r3, #0]
  4044ec:	2800      	cmp	r0, #0
  4044ee:	da03      	bge.n	4044f8 <main+0x168>
						printf("main: failed to create TCP client socket error!\r\n");
  4044f0:	4840      	ldr	r0, [pc, #256]	; (4045f4 <main+0x264>)
  4044f2:	4b20      	ldr	r3, [pc, #128]	; (404574 <main+0x1e4>)
  4044f4:	4798      	blx	r3
						continue;
  4044f6:	e7e5      	b.n	4044c4 <main+0x134>
					}
				}

        inet_aton(MAIN_SERVER_NAME, &addr_in.sin_addr);
  4044f8:	a913      	add	r1, sp, #76	; 0x4c
  4044fa:	483f      	ldr	r0, [pc, #252]	; (4045f8 <main+0x268>)
  4044fc:	4b3f      	ldr	r3, [pc, #252]	; (4045fc <main+0x26c>)
  4044fe:	4798      	blx	r3
       
        //addr_in.sin_addr.s_addr =  0xc0a8008a;
        printf("inet_aton : 0x%X \n", addr_in.sin_addr.s_addr);
  404500:	9913      	ldr	r1, [sp, #76]	; 0x4c
  404502:	483f      	ldr	r0, [pc, #252]	; (404600 <main+0x270>)
  404504:	4b1b      	ldr	r3, [pc, #108]	; (404574 <main+0x1e4>)
  404506:	4798      	blx	r3
        
				/* Connect TCP client socket. */
				addr_in.sin_family = AF_INET;
  404508:	2302      	movs	r3, #2
  40450a:	f8ad 3048 	strh.w	r3, [sp, #72]	; 0x48
				addr_in.sin_port = _htons(MAIN_SERVER_PORT);
  40450e:	f648 0313 	movw	r3, #34835	; 0x8813
  404512:	f8ad 304a 	strh.w	r3, [sp, #74]	; 0x4a
				//addr_in.sin_addr.s_addr =
				if (connect(tcp_client_socket, (struct sockaddr *)&addr_in, sizeof(struct sockaddr_in)) != SOCK_ERR_NO_ERROR) {
  404516:	2210      	movs	r2, #16
  404518:	a912      	add	r1, sp, #72	; 0x48
  40451a:	4b34      	ldr	r3, [pc, #208]	; (4045ec <main+0x25c>)
  40451c:	f993 0000 	ldrsb.w	r0, [r3]
  404520:	4b38      	ldr	r3, [pc, #224]	; (404604 <main+0x274>)
  404522:	4798      	blx	r3
  404524:	b118      	cbz	r0, 40452e <main+0x19e>
					printf("main: failed to connect socket error!\r\n");
  404526:	4838      	ldr	r0, [pc, #224]	; (404608 <main+0x278>)
  404528:	4b12      	ldr	r3, [pc, #72]	; (404574 <main+0x1e4>)
  40452a:	4798      	blx	r3
					continue;
  40452c:	e7ca      	b.n	4044c4 <main+0x134>
				}

				gbTcpConnection = true;
  40452e:	2301      	movs	r3, #1
  404530:	7033      	strb	r3, [r6, #0]
  404532:	e7c7      	b.n	4044c4 <main+0x134>
  404534:	00402f41 	.word	0x00402f41
  404538:	0040303d 	.word	0x0040303d
  40453c:	00403705 	.word	0x00403705
  404540:	40028000 	.word	0x40028000
  404544:	204010a4 	.word	0x204010a4
  404548:	00404089 	.word	0x00404089
  40454c:	204010a0 	.word	0x204010a0
  404550:	00403fb1 	.word	0x00403fb1
  404554:	2040109c 	.word	0x2040109c
  404558:	08f0d180 	.word	0x08f0d180
  40455c:	00403a21 	.word	0x00403a21
  404560:	00403a75 	.word	0x00403a75
  404564:	00403a7d 	.word	0x00403a7d
  404568:	20400448 	.word	0x20400448
  40456c:	00404729 	.word	0x00404729
  404570:	0040c4f4 	.word	0x0040c4f4
  404574:	00404665 	.word	0x00404665
  404578:	00400509 	.word	0x00400509
  40457c:	004041d9 	.word	0x004041d9
  404580:	00404205 	.word	0x00404205
  404584:	00404231 	.word	0x00404231
  404588:	00404259 	.word	0x00404259
  40458c:	00403f4d 	.word	0x00403f4d
  404590:	00401331 	.word	0x00401331
  404594:	0040c558 	.word	0x0040c558
  404598:	00402acd 	.word	0x00402acd
  40459c:	00403d89 	.word	0x00403d89
  4045a0:	00403db9 	.word	0x00403db9
  4045a4:	00402b11 	.word	0x00402b11
  4045a8:	0040c580 	.word	0x0040c580
  4045ac:	0040c58c 	.word	0x0040c58c
  4045b0:	0040167d 	.word	0x0040167d
  4045b4:	00404285 	.word	0x00404285
  4045b8:	4003c000 	.word	0x4003c000
  4045bc:	00400431 	.word	0x00400431
  4045c0:	00400261 	.word	0x00400261
  4045c4:	004002b1 	.word	0x004002b1
  4045c8:	00403d69 	.word	0x00403d69
  4045cc:	004003b1 	.word	0x004003b1
  4045d0:	00400291 	.word	0x00400291
  4045d4:	0040021d 	.word	0x0040021d
  4045d8:	0040029d 	.word	0x0040029d
  4045dc:	0040024d 	.word	0x0040024d
  4045e0:	0040142d 	.word	0x0040142d
  4045e4:	20400f11 	.word	0x20400f11
  4045e8:	20400f10 	.word	0x20400f10
  4045ec:	2040001c 	.word	0x2040001c
  4045f0:	00402b25 	.word	0x00402b25
  4045f4:	0040c5a0 	.word	0x0040c5a0
  4045f8:	0040c5d4 	.word	0x0040c5d4
  4045fc:	0040415d 	.word	0x0040415d
  404600:	0040c5e4 	.word	0x0040c5e4
  404604:	00402c05 	.word	0x00402c05
  404608:	0040c5f8 	.word	0x0040c5f8

0040460c <atoi>:
  40460c:	220a      	movs	r2, #10
  40460e:	2100      	movs	r1, #0
  404610:	f000 bce4 	b.w	404fdc <strtol>

00404614 <__libc_init_array>:
  404614:	b570      	push	{r4, r5, r6, lr}
  404616:	4e0f      	ldr	r6, [pc, #60]	; (404654 <__libc_init_array+0x40>)
  404618:	4d0f      	ldr	r5, [pc, #60]	; (404658 <__libc_init_array+0x44>)
  40461a:	1b76      	subs	r6, r6, r5
  40461c:	10b6      	asrs	r6, r6, #2
  40461e:	bf18      	it	ne
  404620:	2400      	movne	r4, #0
  404622:	d005      	beq.n	404630 <__libc_init_array+0x1c>
  404624:	3401      	adds	r4, #1
  404626:	f855 3b04 	ldr.w	r3, [r5], #4
  40462a:	4798      	blx	r3
  40462c:	42a6      	cmp	r6, r4
  40462e:	d1f9      	bne.n	404624 <__libc_init_array+0x10>
  404630:	4e0a      	ldr	r6, [pc, #40]	; (40465c <__libc_init_array+0x48>)
  404632:	4d0b      	ldr	r5, [pc, #44]	; (404660 <__libc_init_array+0x4c>)
  404634:	1b76      	subs	r6, r6, r5
  404636:	f008 f949 	bl	40c8cc <_init>
  40463a:	10b6      	asrs	r6, r6, #2
  40463c:	bf18      	it	ne
  40463e:	2400      	movne	r4, #0
  404640:	d006      	beq.n	404650 <__libc_init_array+0x3c>
  404642:	3401      	adds	r4, #1
  404644:	f855 3b04 	ldr.w	r3, [r5], #4
  404648:	4798      	blx	r3
  40464a:	42a6      	cmp	r6, r4
  40464c:	d1f9      	bne.n	404642 <__libc_init_array+0x2e>
  40464e:	bd70      	pop	{r4, r5, r6, pc}
  404650:	bd70      	pop	{r4, r5, r6, pc}
  404652:	bf00      	nop
  404654:	0040c8d8 	.word	0x0040c8d8
  404658:	0040c8d8 	.word	0x0040c8d8
  40465c:	0040c8e0 	.word	0x0040c8e0
  404660:	0040c8d8 	.word	0x0040c8d8

00404664 <iprintf>:
  404664:	b40f      	push	{r0, r1, r2, r3}
  404666:	b500      	push	{lr}
  404668:	4907      	ldr	r1, [pc, #28]	; (404688 <iprintf+0x24>)
  40466a:	b083      	sub	sp, #12
  40466c:	ab04      	add	r3, sp, #16
  40466e:	6808      	ldr	r0, [r1, #0]
  404670:	f853 2b04 	ldr.w	r2, [r3], #4
  404674:	6881      	ldr	r1, [r0, #8]
  404676:	9301      	str	r3, [sp, #4]
  404678:	f002 f846 	bl	406708 <_vfiprintf_r>
  40467c:	b003      	add	sp, #12
  40467e:	f85d eb04 	ldr.w	lr, [sp], #4
  404682:	b004      	add	sp, #16
  404684:	4770      	bx	lr
  404686:	bf00      	nop
  404688:	20400448 	.word	0x20400448

0040468c <memset>:
  40468c:	b470      	push	{r4, r5, r6}
  40468e:	0784      	lsls	r4, r0, #30
  404690:	d046      	beq.n	404720 <memset+0x94>
  404692:	1e54      	subs	r4, r2, #1
  404694:	2a00      	cmp	r2, #0
  404696:	d041      	beq.n	40471c <memset+0x90>
  404698:	b2cd      	uxtb	r5, r1
  40469a:	4603      	mov	r3, r0
  40469c:	e002      	b.n	4046a4 <memset+0x18>
  40469e:	1e62      	subs	r2, r4, #1
  4046a0:	b3e4      	cbz	r4, 40471c <memset+0x90>
  4046a2:	4614      	mov	r4, r2
  4046a4:	f803 5b01 	strb.w	r5, [r3], #1
  4046a8:	079a      	lsls	r2, r3, #30
  4046aa:	d1f8      	bne.n	40469e <memset+0x12>
  4046ac:	2c03      	cmp	r4, #3
  4046ae:	d92e      	bls.n	40470e <memset+0x82>
  4046b0:	b2cd      	uxtb	r5, r1
  4046b2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4046b6:	2c0f      	cmp	r4, #15
  4046b8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4046bc:	d919      	bls.n	4046f2 <memset+0x66>
  4046be:	f103 0210 	add.w	r2, r3, #16
  4046c2:	4626      	mov	r6, r4
  4046c4:	3e10      	subs	r6, #16
  4046c6:	2e0f      	cmp	r6, #15
  4046c8:	f842 5c10 	str.w	r5, [r2, #-16]
  4046cc:	f842 5c0c 	str.w	r5, [r2, #-12]
  4046d0:	f842 5c08 	str.w	r5, [r2, #-8]
  4046d4:	f842 5c04 	str.w	r5, [r2, #-4]
  4046d8:	f102 0210 	add.w	r2, r2, #16
  4046dc:	d8f2      	bhi.n	4046c4 <memset+0x38>
  4046de:	f1a4 0210 	sub.w	r2, r4, #16
  4046e2:	f022 020f 	bic.w	r2, r2, #15
  4046e6:	f004 040f 	and.w	r4, r4, #15
  4046ea:	3210      	adds	r2, #16
  4046ec:	2c03      	cmp	r4, #3
  4046ee:	4413      	add	r3, r2
  4046f0:	d90d      	bls.n	40470e <memset+0x82>
  4046f2:	461e      	mov	r6, r3
  4046f4:	4622      	mov	r2, r4
  4046f6:	3a04      	subs	r2, #4
  4046f8:	2a03      	cmp	r2, #3
  4046fa:	f846 5b04 	str.w	r5, [r6], #4
  4046fe:	d8fa      	bhi.n	4046f6 <memset+0x6a>
  404700:	1f22      	subs	r2, r4, #4
  404702:	f022 0203 	bic.w	r2, r2, #3
  404706:	3204      	adds	r2, #4
  404708:	4413      	add	r3, r2
  40470a:	f004 0403 	and.w	r4, r4, #3
  40470e:	b12c      	cbz	r4, 40471c <memset+0x90>
  404710:	b2c9      	uxtb	r1, r1
  404712:	441c      	add	r4, r3
  404714:	f803 1b01 	strb.w	r1, [r3], #1
  404718:	42a3      	cmp	r3, r4
  40471a:	d1fb      	bne.n	404714 <memset+0x88>
  40471c:	bc70      	pop	{r4, r5, r6}
  40471e:	4770      	bx	lr
  404720:	4614      	mov	r4, r2
  404722:	4603      	mov	r3, r0
  404724:	e7c2      	b.n	4046ac <memset+0x20>
  404726:	bf00      	nop

00404728 <setbuf>:
  404728:	2900      	cmp	r1, #0
  40472a:	bf0c      	ite	eq
  40472c:	2202      	moveq	r2, #2
  40472e:	2200      	movne	r2, #0
  404730:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404734:	f000 b800 	b.w	404738 <setvbuf>

00404738 <setvbuf>:
  404738:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40473c:	4c51      	ldr	r4, [pc, #324]	; (404884 <setvbuf+0x14c>)
  40473e:	6825      	ldr	r5, [r4, #0]
  404740:	b083      	sub	sp, #12
  404742:	4604      	mov	r4, r0
  404744:	460f      	mov	r7, r1
  404746:	4690      	mov	r8, r2
  404748:	461e      	mov	r6, r3
  40474a:	b115      	cbz	r5, 404752 <setvbuf+0x1a>
  40474c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40474e:	2b00      	cmp	r3, #0
  404750:	d079      	beq.n	404846 <setvbuf+0x10e>
  404752:	f1b8 0f02 	cmp.w	r8, #2
  404756:	d004      	beq.n	404762 <setvbuf+0x2a>
  404758:	f1b8 0f01 	cmp.w	r8, #1
  40475c:	d87f      	bhi.n	40485e <setvbuf+0x126>
  40475e:	2e00      	cmp	r6, #0
  404760:	db7d      	blt.n	40485e <setvbuf+0x126>
  404762:	4621      	mov	r1, r4
  404764:	4628      	mov	r0, r5
  404766:	f003 ffdb 	bl	408720 <_fflush_r>
  40476a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40476c:	b141      	cbz	r1, 404780 <setvbuf+0x48>
  40476e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404772:	4299      	cmp	r1, r3
  404774:	d002      	beq.n	40477c <setvbuf+0x44>
  404776:	4628      	mov	r0, r5
  404778:	f004 f930 	bl	4089dc <_free_r>
  40477c:	2300      	movs	r3, #0
  40477e:	6323      	str	r3, [r4, #48]	; 0x30
  404780:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404784:	2200      	movs	r2, #0
  404786:	61a2      	str	r2, [r4, #24]
  404788:	6062      	str	r2, [r4, #4]
  40478a:	061a      	lsls	r2, r3, #24
  40478c:	d454      	bmi.n	404838 <setvbuf+0x100>
  40478e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  404792:	f023 0303 	bic.w	r3, r3, #3
  404796:	f1b8 0f02 	cmp.w	r8, #2
  40479a:	81a3      	strh	r3, [r4, #12]
  40479c:	d039      	beq.n	404812 <setvbuf+0xda>
  40479e:	ab01      	add	r3, sp, #4
  4047a0:	466a      	mov	r2, sp
  4047a2:	4621      	mov	r1, r4
  4047a4:	4628      	mov	r0, r5
  4047a6:	f004 fbbb 	bl	408f20 <__swhatbuf_r>
  4047aa:	89a3      	ldrh	r3, [r4, #12]
  4047ac:	4318      	orrs	r0, r3
  4047ae:	81a0      	strh	r0, [r4, #12]
  4047b0:	b326      	cbz	r6, 4047fc <setvbuf+0xc4>
  4047b2:	b327      	cbz	r7, 4047fe <setvbuf+0xc6>
  4047b4:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4047b6:	2b00      	cmp	r3, #0
  4047b8:	d04d      	beq.n	404856 <setvbuf+0x11e>
  4047ba:	9b00      	ldr	r3, [sp, #0]
  4047bc:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  4047c0:	6027      	str	r7, [r4, #0]
  4047c2:	429e      	cmp	r6, r3
  4047c4:	bf1c      	itt	ne
  4047c6:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  4047ca:	81a0      	strhne	r0, [r4, #12]
  4047cc:	f1b8 0f01 	cmp.w	r8, #1
  4047d0:	bf08      	it	eq
  4047d2:	f040 0001 	orreq.w	r0, r0, #1
  4047d6:	b283      	uxth	r3, r0
  4047d8:	bf08      	it	eq
  4047da:	81a0      	strheq	r0, [r4, #12]
  4047dc:	f003 0008 	and.w	r0, r3, #8
  4047e0:	b280      	uxth	r0, r0
  4047e2:	6127      	str	r7, [r4, #16]
  4047e4:	6166      	str	r6, [r4, #20]
  4047e6:	b318      	cbz	r0, 404830 <setvbuf+0xf8>
  4047e8:	f013 0001 	ands.w	r0, r3, #1
  4047ec:	d02f      	beq.n	40484e <setvbuf+0x116>
  4047ee:	2000      	movs	r0, #0
  4047f0:	4276      	negs	r6, r6
  4047f2:	61a6      	str	r6, [r4, #24]
  4047f4:	60a0      	str	r0, [r4, #8]
  4047f6:	b003      	add	sp, #12
  4047f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4047fc:	9e00      	ldr	r6, [sp, #0]
  4047fe:	4630      	mov	r0, r6
  404800:	f004 fc02 	bl	409008 <malloc>
  404804:	4607      	mov	r7, r0
  404806:	b368      	cbz	r0, 404864 <setvbuf+0x12c>
  404808:	89a3      	ldrh	r3, [r4, #12]
  40480a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40480e:	81a3      	strh	r3, [r4, #12]
  404810:	e7d0      	b.n	4047b4 <setvbuf+0x7c>
  404812:	2000      	movs	r0, #0
  404814:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404818:	f043 0302 	orr.w	r3, r3, #2
  40481c:	2500      	movs	r5, #0
  40481e:	2101      	movs	r1, #1
  404820:	81a3      	strh	r3, [r4, #12]
  404822:	60a5      	str	r5, [r4, #8]
  404824:	6022      	str	r2, [r4, #0]
  404826:	6122      	str	r2, [r4, #16]
  404828:	6161      	str	r1, [r4, #20]
  40482a:	b003      	add	sp, #12
  40482c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404830:	60a0      	str	r0, [r4, #8]
  404832:	b003      	add	sp, #12
  404834:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404838:	6921      	ldr	r1, [r4, #16]
  40483a:	4628      	mov	r0, r5
  40483c:	f004 f8ce 	bl	4089dc <_free_r>
  404840:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404844:	e7a3      	b.n	40478e <setvbuf+0x56>
  404846:	4628      	mov	r0, r5
  404848:	f003 fffe 	bl	408848 <__sinit>
  40484c:	e781      	b.n	404752 <setvbuf+0x1a>
  40484e:	60a6      	str	r6, [r4, #8]
  404850:	b003      	add	sp, #12
  404852:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404856:	4628      	mov	r0, r5
  404858:	f003 fff6 	bl	408848 <__sinit>
  40485c:	e7ad      	b.n	4047ba <setvbuf+0x82>
  40485e:	f04f 30ff 	mov.w	r0, #4294967295
  404862:	e7e2      	b.n	40482a <setvbuf+0xf2>
  404864:	f8dd 9000 	ldr.w	r9, [sp]
  404868:	45b1      	cmp	r9, r6
  40486a:	d006      	beq.n	40487a <setvbuf+0x142>
  40486c:	4648      	mov	r0, r9
  40486e:	f004 fbcb 	bl	409008 <malloc>
  404872:	4607      	mov	r7, r0
  404874:	b108      	cbz	r0, 40487a <setvbuf+0x142>
  404876:	464e      	mov	r6, r9
  404878:	e7c6      	b.n	404808 <setvbuf+0xd0>
  40487a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40487e:	f04f 30ff 	mov.w	r0, #4294967295
  404882:	e7c7      	b.n	404814 <setvbuf+0xdc>
  404884:	20400448 	.word	0x20400448

00404888 <sprintf>:
  404888:	b40e      	push	{r1, r2, r3}
  40488a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40488c:	b09c      	sub	sp, #112	; 0x70
  40488e:	ab21      	add	r3, sp, #132	; 0x84
  404890:	490f      	ldr	r1, [pc, #60]	; (4048d0 <sprintf+0x48>)
  404892:	f853 2b04 	ldr.w	r2, [r3], #4
  404896:	9301      	str	r3, [sp, #4]
  404898:	4605      	mov	r5, r0
  40489a:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40489e:	6808      	ldr	r0, [r1, #0]
  4048a0:	9502      	str	r5, [sp, #8]
  4048a2:	f44f 7702 	mov.w	r7, #520	; 0x208
  4048a6:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4048aa:	a902      	add	r1, sp, #8
  4048ac:	9506      	str	r5, [sp, #24]
  4048ae:	f8ad 7014 	strh.w	r7, [sp, #20]
  4048b2:	9404      	str	r4, [sp, #16]
  4048b4:	9407      	str	r4, [sp, #28]
  4048b6:	f8ad 6016 	strh.w	r6, [sp, #22]
  4048ba:	f000 fb9b 	bl	404ff4 <_svfprintf_r>
  4048be:	9b02      	ldr	r3, [sp, #8]
  4048c0:	2200      	movs	r2, #0
  4048c2:	701a      	strb	r2, [r3, #0]
  4048c4:	b01c      	add	sp, #112	; 0x70
  4048c6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4048ca:	b003      	add	sp, #12
  4048cc:	4770      	bx	lr
  4048ce:	bf00      	nop
  4048d0:	20400448 	.word	0x20400448
	...

00404900 <strlen>:
  404900:	f890 f000 	pld	[r0]
  404904:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404908:	f020 0107 	bic.w	r1, r0, #7
  40490c:	f06f 0c00 	mvn.w	ip, #0
  404910:	f010 0407 	ands.w	r4, r0, #7
  404914:	f891 f020 	pld	[r1, #32]
  404918:	f040 8049 	bne.w	4049ae <strlen+0xae>
  40491c:	f04f 0400 	mov.w	r4, #0
  404920:	f06f 0007 	mvn.w	r0, #7
  404924:	e9d1 2300 	ldrd	r2, r3, [r1]
  404928:	f891 f040 	pld	[r1, #64]	; 0x40
  40492c:	f100 0008 	add.w	r0, r0, #8
  404930:	fa82 f24c 	uadd8	r2, r2, ip
  404934:	faa4 f28c 	sel	r2, r4, ip
  404938:	fa83 f34c 	uadd8	r3, r3, ip
  40493c:	faa2 f38c 	sel	r3, r2, ip
  404940:	bb4b      	cbnz	r3, 404996 <strlen+0x96>
  404942:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404946:	fa82 f24c 	uadd8	r2, r2, ip
  40494a:	f100 0008 	add.w	r0, r0, #8
  40494e:	faa4 f28c 	sel	r2, r4, ip
  404952:	fa83 f34c 	uadd8	r3, r3, ip
  404956:	faa2 f38c 	sel	r3, r2, ip
  40495a:	b9e3      	cbnz	r3, 404996 <strlen+0x96>
  40495c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  404960:	fa82 f24c 	uadd8	r2, r2, ip
  404964:	f100 0008 	add.w	r0, r0, #8
  404968:	faa4 f28c 	sel	r2, r4, ip
  40496c:	fa83 f34c 	uadd8	r3, r3, ip
  404970:	faa2 f38c 	sel	r3, r2, ip
  404974:	b97b      	cbnz	r3, 404996 <strlen+0x96>
  404976:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40497a:	f101 0120 	add.w	r1, r1, #32
  40497e:	fa82 f24c 	uadd8	r2, r2, ip
  404982:	f100 0008 	add.w	r0, r0, #8
  404986:	faa4 f28c 	sel	r2, r4, ip
  40498a:	fa83 f34c 	uadd8	r3, r3, ip
  40498e:	faa2 f38c 	sel	r3, r2, ip
  404992:	2b00      	cmp	r3, #0
  404994:	d0c6      	beq.n	404924 <strlen+0x24>
  404996:	2a00      	cmp	r2, #0
  404998:	bf04      	itt	eq
  40499a:	3004      	addeq	r0, #4
  40499c:	461a      	moveq	r2, r3
  40499e:	ba12      	rev	r2, r2
  4049a0:	fab2 f282 	clz	r2, r2
  4049a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4049a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4049ac:	4770      	bx	lr
  4049ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4049b2:	f004 0503 	and.w	r5, r4, #3
  4049b6:	f1c4 0000 	rsb	r0, r4, #0
  4049ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4049be:	f014 0f04 	tst.w	r4, #4
  4049c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4049c6:	fa0c f505 	lsl.w	r5, ip, r5
  4049ca:	ea62 0205 	orn	r2, r2, r5
  4049ce:	bf1c      	itt	ne
  4049d0:	ea63 0305 	ornne	r3, r3, r5
  4049d4:	4662      	movne	r2, ip
  4049d6:	f04f 0400 	mov.w	r4, #0
  4049da:	e7a9      	b.n	404930 <strlen+0x30>

004049dc <critical_factorization>:
  4049dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4049e0:	f04f 0e01 	mov.w	lr, #1
  4049e4:	4674      	mov	r4, lr
  4049e6:	2500      	movs	r5, #0
  4049e8:	f04f 36ff 	mov.w	r6, #4294967295
  4049ec:	192b      	adds	r3, r5, r4
  4049ee:	428b      	cmp	r3, r1
  4049f0:	eb00 0706 	add.w	r7, r0, r6
  4049f4:	d20d      	bcs.n	404a12 <critical_factorization+0x36>
  4049f6:	5d3f      	ldrb	r7, [r7, r4]
  4049f8:	f810 c003 	ldrb.w	ip, [r0, r3]
  4049fc:	45bc      	cmp	ip, r7
  4049fe:	d22d      	bcs.n	404a5c <critical_factorization+0x80>
  404a00:	461d      	mov	r5, r3
  404a02:	2401      	movs	r4, #1
  404a04:	ebc6 0e03 	rsb	lr, r6, r3
  404a08:	192b      	adds	r3, r5, r4
  404a0a:	428b      	cmp	r3, r1
  404a0c:	eb00 0706 	add.w	r7, r0, r6
  404a10:	d3f1      	bcc.n	4049f6 <critical_factorization+0x1a>
  404a12:	f04f 0801 	mov.w	r8, #1
  404a16:	f8c2 e000 	str.w	lr, [r2]
  404a1a:	4644      	mov	r4, r8
  404a1c:	2500      	movs	r5, #0
  404a1e:	f04f 37ff 	mov.w	r7, #4294967295
  404a22:	192b      	adds	r3, r5, r4
  404a24:	4299      	cmp	r1, r3
  404a26:	eb00 0e07 	add.w	lr, r0, r7
  404a2a:	d90e      	bls.n	404a4a <critical_factorization+0x6e>
  404a2c:	f81e e004 	ldrb.w	lr, [lr, r4]
  404a30:	f810 c003 	ldrb.w	ip, [r0, r3]
  404a34:	45f4      	cmp	ip, lr
  404a36:	d918      	bls.n	404a6a <critical_factorization+0x8e>
  404a38:	461d      	mov	r5, r3
  404a3a:	2401      	movs	r4, #1
  404a3c:	ebc7 0803 	rsb	r8, r7, r3
  404a40:	192b      	adds	r3, r5, r4
  404a42:	4299      	cmp	r1, r3
  404a44:	eb00 0e07 	add.w	lr, r0, r7
  404a48:	d8f0      	bhi.n	404a2c <critical_factorization+0x50>
  404a4a:	3701      	adds	r7, #1
  404a4c:	1c70      	adds	r0, r6, #1
  404a4e:	4287      	cmp	r7, r0
  404a50:	bf24      	itt	cs
  404a52:	f8c2 8000 	strcs.w	r8, [r2]
  404a56:	4638      	movcs	r0, r7
  404a58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404a5c:	d00c      	beq.n	404a78 <critical_factorization+0x9c>
  404a5e:	f04f 0e01 	mov.w	lr, #1
  404a62:	462e      	mov	r6, r5
  404a64:	4674      	mov	r4, lr
  404a66:	4475      	add	r5, lr
  404a68:	e7c0      	b.n	4049ec <critical_factorization+0x10>
  404a6a:	d00c      	beq.n	404a86 <critical_factorization+0xaa>
  404a6c:	f04f 0801 	mov.w	r8, #1
  404a70:	462f      	mov	r7, r5
  404a72:	4644      	mov	r4, r8
  404a74:	4445      	add	r5, r8
  404a76:	e7d4      	b.n	404a22 <critical_factorization+0x46>
  404a78:	4574      	cmp	r4, lr
  404a7a:	bf09      	itett	eq
  404a7c:	46a6      	moveq	lr, r4
  404a7e:	3401      	addne	r4, #1
  404a80:	461d      	moveq	r5, r3
  404a82:	2401      	moveq	r4, #1
  404a84:	e7b2      	b.n	4049ec <critical_factorization+0x10>
  404a86:	4544      	cmp	r4, r8
  404a88:	bf09      	itett	eq
  404a8a:	46a0      	moveq	r8, r4
  404a8c:	3401      	addne	r4, #1
  404a8e:	461d      	moveq	r5, r3
  404a90:	2401      	moveq	r4, #1
  404a92:	e7c6      	b.n	404a22 <critical_factorization+0x46>

00404a94 <two_way_long_needle>:
  404a94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404a98:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
  404a9c:	4616      	mov	r6, r2
  404a9e:	4605      	mov	r5, r0
  404aa0:	468b      	mov	fp, r1
  404aa2:	4610      	mov	r0, r2
  404aa4:	4619      	mov	r1, r3
  404aa6:	aa03      	add	r2, sp, #12
  404aa8:	461c      	mov	r4, r3
  404aaa:	f7ff ff97 	bl	4049dc <critical_factorization>
  404aae:	ab03      	add	r3, sp, #12
  404ab0:	4681      	mov	r9, r0
  404ab2:	f20d 420c 	addw	r2, sp, #1036	; 0x40c
  404ab6:	f843 4f04 	str.w	r4, [r3, #4]!
  404aba:	4293      	cmp	r3, r2
  404abc:	d1fb      	bne.n	404ab6 <two_way_long_needle+0x22>
  404abe:	b14c      	cbz	r4, 404ad4 <two_way_long_needle+0x40>
  404ac0:	1e63      	subs	r3, r4, #1
  404ac2:	4632      	mov	r2, r6
  404ac4:	a804      	add	r0, sp, #16
  404ac6:	f812 1b01 	ldrb.w	r1, [r2], #1
  404aca:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  404ace:	f113 33ff 	adds.w	r3, r3, #4294967295
  404ad2:	d2f8      	bcs.n	404ac6 <two_way_long_needle+0x32>
  404ad4:	9903      	ldr	r1, [sp, #12]
  404ad6:	464a      	mov	r2, r9
  404ad8:	4431      	add	r1, r6
  404ada:	4630      	mov	r0, r6
  404adc:	f004 fda8 	bl	409630 <memcmp>
  404ae0:	2800      	cmp	r0, #0
  404ae2:	d171      	bne.n	404bc8 <two_way_long_needle+0x134>
  404ae4:	f109 33ff 	add.w	r3, r9, #4294967295
  404ae8:	9300      	str	r3, [sp, #0]
  404aea:	18f3      	adds	r3, r6, r3
  404aec:	4682      	mov	sl, r0
  404aee:	9301      	str	r3, [sp, #4]
  404af0:	4623      	mov	r3, r4
  404af2:	4680      	mov	r8, r0
  404af4:	4654      	mov	r4, sl
  404af6:	4658      	mov	r0, fp
  404af8:	469a      	mov	sl, r3
  404afa:	eb08 070a 	add.w	r7, r8, sl
  404afe:	1a3a      	subs	r2, r7, r0
  404b00:	2100      	movs	r1, #0
  404b02:	4428      	add	r0, r5
  404b04:	f004 fd44 	bl	409590 <memchr>
  404b08:	2800      	cmp	r0, #0
  404b0a:	d158      	bne.n	404bbe <two_way_long_needle+0x12a>
  404b0c:	2f00      	cmp	r7, #0
  404b0e:	d056      	beq.n	404bbe <two_way_long_needle+0x12a>
  404b10:	19eb      	adds	r3, r5, r7
  404b12:	aa04      	add	r2, sp, #16
  404b14:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  404b18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  404b1c:	b14b      	cbz	r3, 404b32 <two_way_long_needle+0x9e>
  404b1e:	b124      	cbz	r4, 404b2a <two_way_long_needle+0x96>
  404b20:	9a03      	ldr	r2, [sp, #12]
  404b22:	4293      	cmp	r3, r2
  404b24:	d201      	bcs.n	404b2a <two_way_long_needle+0x96>
  404b26:	ebc2 030a 	rsb	r3, r2, sl
  404b2a:	4498      	add	r8, r3
  404b2c:	2400      	movs	r4, #0
  404b2e:	4638      	mov	r0, r7
  404b30:	e7e3      	b.n	404afa <two_way_long_needle+0x66>
  404b32:	454c      	cmp	r4, r9
  404b34:	4623      	mov	r3, r4
  404b36:	f10a 3eff 	add.w	lr, sl, #4294967295
  404b3a:	bf38      	it	cc
  404b3c:	464b      	movcc	r3, r9
  404b3e:	4573      	cmp	r3, lr
  404b40:	d213      	bcs.n	404b6a <two_way_long_needle+0xd6>
  404b42:	eb08 0203 	add.w	r2, r8, r3
  404b46:	f816 c003 	ldrb.w	ip, [r6, r3]
  404b4a:	5ca8      	ldrb	r0, [r5, r2]
  404b4c:	4584      	cmp	ip, r0
  404b4e:	442a      	add	r2, r5
  404b50:	eb06 0103 	add.w	r1, r6, r3
  404b54:	d006      	beq.n	404b64 <two_way_long_needle+0xd0>
  404b56:	e02e      	b.n	404bb6 <two_way_long_needle+0x122>
  404b58:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  404b5c:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  404b60:	4584      	cmp	ip, r0
  404b62:	d128      	bne.n	404bb6 <two_way_long_needle+0x122>
  404b64:	3301      	adds	r3, #1
  404b66:	4573      	cmp	r3, lr
  404b68:	d3f6      	bcc.n	404b58 <two_way_long_needle+0xc4>
  404b6a:	454c      	cmp	r4, r9
  404b6c:	9900      	ldr	r1, [sp, #0]
  404b6e:	f080 808b 	bcs.w	404c88 <two_way_long_needle+0x1f4>
  404b72:	9b00      	ldr	r3, [sp, #0]
  404b74:	9801      	ldr	r0, [sp, #4]
  404b76:	eb08 0203 	add.w	r2, r8, r3
  404b7a:	7803      	ldrb	r3, [r0, #0]
  404b7c:	5ca8      	ldrb	r0, [r5, r2]
  404b7e:	4283      	cmp	r3, r0
  404b80:	442a      	add	r2, r5
  404b82:	f040 8081 	bne.w	404c88 <two_way_long_needle+0x1f4>
  404b86:	9b01      	ldr	r3, [sp, #4]
  404b88:	eb06 0b04 	add.w	fp, r6, r4
  404b8c:	e006      	b.n	404b9c <two_way_long_needle+0x108>
  404b8e:	f813 ed01 	ldrb.w	lr, [r3, #-1]!
  404b92:	f812 0d01 	ldrb.w	r0, [r2, #-1]!
  404b96:	4586      	cmp	lr, r0
  404b98:	d104      	bne.n	404ba4 <two_way_long_needle+0x110>
  404b9a:	4661      	mov	r1, ip
  404b9c:	459b      	cmp	fp, r3
  404b9e:	f101 3cff 	add.w	ip, r1, #4294967295
  404ba2:	d1f4      	bne.n	404b8e <two_way_long_needle+0xfa>
  404ba4:	3401      	adds	r4, #1
  404ba6:	428c      	cmp	r4, r1
  404ba8:	d870      	bhi.n	404c8c <two_way_long_needle+0x1f8>
  404baa:	9c03      	ldr	r4, [sp, #12]
  404bac:	4638      	mov	r0, r7
  404bae:	44a0      	add	r8, r4
  404bb0:	ebc4 040a 	rsb	r4, r4, sl
  404bb4:	e7a1      	b.n	404afa <two_way_long_needle+0x66>
  404bb6:	f1c9 0201 	rsb	r2, r9, #1
  404bba:	4490      	add	r8, r2
  404bbc:	e7b5      	b.n	404b2a <two_way_long_needle+0x96>
  404bbe:	2000      	movs	r0, #0
  404bc0:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  404bc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404bc8:	ebc9 0304 	rsb	r3, r9, r4
  404bcc:	454b      	cmp	r3, r9
  404bce:	bf38      	it	cc
  404bd0:	464b      	movcc	r3, r9
  404bd2:	3301      	adds	r3, #1
  404bd4:	f109 38ff 	add.w	r8, r9, #4294967295
  404bd8:	9303      	str	r3, [sp, #12]
  404bda:	eb06 0308 	add.w	r3, r6, r8
  404bde:	4658      	mov	r0, fp
  404be0:	f04f 0a00 	mov.w	sl, #0
  404be4:	46cb      	mov	fp, r9
  404be6:	4699      	mov	r9, r3
  404be8:	eb0a 0704 	add.w	r7, sl, r4
  404bec:	1a3a      	subs	r2, r7, r0
  404bee:	2100      	movs	r1, #0
  404bf0:	4428      	add	r0, r5
  404bf2:	f004 fccd 	bl	409590 <memchr>
  404bf6:	2800      	cmp	r0, #0
  404bf8:	d1e1      	bne.n	404bbe <two_way_long_needle+0x12a>
  404bfa:	2f00      	cmp	r7, #0
  404bfc:	d0df      	beq.n	404bbe <two_way_long_needle+0x12a>
  404bfe:	19eb      	adds	r3, r5, r7
  404c00:	aa04      	add	r2, sp, #16
  404c02:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  404c06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  404c0a:	bba3      	cbnz	r3, 404c76 <two_way_long_needle+0x1e2>
  404c0c:	1e61      	subs	r1, r4, #1
  404c0e:	458b      	cmp	fp, r1
  404c10:	d215      	bcs.n	404c3e <two_way_long_needle+0x1aa>
  404c12:	eb0a 020b 	add.w	r2, sl, fp
  404c16:	f816 300b 	ldrb.w	r3, [r6, fp]
  404c1a:	f815 e002 	ldrb.w	lr, [r5, r2]
  404c1e:	459e      	cmp	lr, r3
  404c20:	442a      	add	r2, r5
  404c22:	eb06 000b 	add.w	r0, r6, fp
  404c26:	465b      	mov	r3, fp
  404c28:	d006      	beq.n	404c38 <two_way_long_needle+0x1a4>
  404c2a:	e027      	b.n	404c7c <two_way_long_needle+0x1e8>
  404c2c:	f810 cf01 	ldrb.w	ip, [r0, #1]!
  404c30:	f812 ef01 	ldrb.w	lr, [r2, #1]!
  404c34:	45f4      	cmp	ip, lr
  404c36:	d121      	bne.n	404c7c <two_way_long_needle+0x1e8>
  404c38:	3301      	adds	r3, #1
  404c3a:	428b      	cmp	r3, r1
  404c3c:	d3f6      	bcc.n	404c2c <two_way_long_needle+0x198>
  404c3e:	f1b8 3fff 	cmp.w	r8, #4294967295
  404c42:	d011      	beq.n	404c68 <two_way_long_needle+0x1d4>
  404c44:	eb0a 0208 	add.w	r2, sl, r8
  404c48:	f899 1000 	ldrb.w	r1, [r9]
  404c4c:	5cab      	ldrb	r3, [r5, r2]
  404c4e:	4299      	cmp	r1, r3
  404c50:	442a      	add	r2, r5
  404c52:	d10f      	bne.n	404c74 <two_way_long_needle+0x1e0>
  404c54:	464b      	mov	r3, r9
  404c56:	e005      	b.n	404c64 <two_way_long_needle+0x1d0>
  404c58:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  404c5c:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  404c60:	4288      	cmp	r0, r1
  404c62:	d107      	bne.n	404c74 <two_way_long_needle+0x1e0>
  404c64:	42b3      	cmp	r3, r6
  404c66:	d1f7      	bne.n	404c58 <two_way_long_needle+0x1c4>
  404c68:	eb05 000a 	add.w	r0, r5, sl
  404c6c:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  404c70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c74:	9b03      	ldr	r3, [sp, #12]
  404c76:	449a      	add	sl, r3
  404c78:	4638      	mov	r0, r7
  404c7a:	e7b5      	b.n	404be8 <two_way_long_needle+0x154>
  404c7c:	f1cb 0201 	rsb	r2, fp, #1
  404c80:	4492      	add	sl, r2
  404c82:	449a      	add	sl, r3
  404c84:	4638      	mov	r0, r7
  404c86:	e7af      	b.n	404be8 <two_way_long_needle+0x154>
  404c88:	4649      	mov	r1, r9
  404c8a:	e78b      	b.n	404ba4 <two_way_long_needle+0x110>
  404c8c:	eb05 0008 	add.w	r0, r5, r8
  404c90:	e796      	b.n	404bc0 <two_way_long_needle+0x12c>
  404c92:	bf00      	nop

00404c94 <strstr>:
  404c94:	7803      	ldrb	r3, [r0, #0]
  404c96:	2b00      	cmp	r3, #0
  404c98:	f000 8104 	beq.w	404ea4 <strstr+0x210>
  404c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404ca0:	f891 8000 	ldrb.w	r8, [r1]
  404ca4:	b085      	sub	sp, #20
  404ca6:	4644      	mov	r4, r8
  404ca8:	f1b8 0f00 	cmp.w	r8, #0
  404cac:	d016      	beq.n	404cdc <strstr+0x48>
  404cae:	4686      	mov	lr, r0
  404cb0:	f101 0c01 	add.w	ip, r1, #1
  404cb4:	2701      	movs	r7, #1
  404cb6:	e003      	b.n	404cc0 <strstr+0x2c>
  404cb8:	f812 4b01 	ldrb.w	r4, [r2], #1
  404cbc:	b16c      	cbz	r4, 404cda <strstr+0x46>
  404cbe:	4694      	mov	ip, r2
  404cc0:	429c      	cmp	r4, r3
  404cc2:	bf14      	ite	ne
  404cc4:	2700      	movne	r7, #0
  404cc6:	f007 0701 	andeq.w	r7, r7, #1
  404cca:	f81e 3f01 	ldrb.w	r3, [lr, #1]!
  404cce:	4662      	mov	r2, ip
  404cd0:	2b00      	cmp	r3, #0
  404cd2:	d1f1      	bne.n	404cb8 <strstr+0x24>
  404cd4:	f89c 3000 	ldrb.w	r3, [ip]
  404cd8:	bb0b      	cbnz	r3, 404d1e <strstr+0x8a>
  404cda:	b117      	cbz	r7, 404ce2 <strstr+0x4e>
  404cdc:	b005      	add	sp, #20
  404cde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ce2:	460e      	mov	r6, r1
  404ce4:	4605      	mov	r5, r0
  404ce6:	4641      	mov	r1, r8
  404ce8:	3001      	adds	r0, #1
  404cea:	ebc6 040c 	rsb	r4, r6, ip
  404cee:	f005 fb27 	bl	40a340 <strchr>
  404cf2:	4607      	mov	r7, r0
  404cf4:	b198      	cbz	r0, 404d1e <strstr+0x8a>
  404cf6:	2c01      	cmp	r4, #1
  404cf8:	d0f0      	beq.n	404cdc <strstr+0x48>
  404cfa:	1928      	adds	r0, r5, r4
  404cfc:	4287      	cmp	r7, r0
  404cfe:	bf94      	ite	ls
  404d00:	ebc7 0b00 	rsbls	fp, r7, r0
  404d04:	f04f 0b01 	movhi.w	fp, #1
  404d08:	2c1f      	cmp	r4, #31
  404d0a:	d90c      	bls.n	404d26 <strstr+0x92>
  404d0c:	4623      	mov	r3, r4
  404d0e:	4632      	mov	r2, r6
  404d10:	4659      	mov	r1, fp
  404d12:	4638      	mov	r0, r7
  404d14:	f7ff febe 	bl	404a94 <two_way_long_needle>
  404d18:	b005      	add	sp, #20
  404d1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d1e:	2000      	movs	r0, #0
  404d20:	b005      	add	sp, #20
  404d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d26:	aa03      	add	r2, sp, #12
  404d28:	4621      	mov	r1, r4
  404d2a:	4630      	mov	r0, r6
  404d2c:	f7ff fe56 	bl	4049dc <critical_factorization>
  404d30:	9903      	ldr	r1, [sp, #12]
  404d32:	4680      	mov	r8, r0
  404d34:	4602      	mov	r2, r0
  404d36:	4431      	add	r1, r6
  404d38:	4630      	mov	r0, r6
  404d3a:	f004 fc79 	bl	409630 <memcmp>
  404d3e:	2800      	cmp	r0, #0
  404d40:	d158      	bne.n	404df4 <strstr+0x160>
  404d42:	f108 33ff 	add.w	r3, r8, #4294967295
  404d46:	9301      	str	r3, [sp, #4]
  404d48:	18f3      	adds	r3, r6, r3
  404d4a:	4681      	mov	r9, r0
  404d4c:	4605      	mov	r5, r0
  404d4e:	9300      	str	r3, [sp, #0]
  404d50:	4658      	mov	r0, fp
  404d52:	46b2      	mov	sl, r6
  404d54:	1966      	adds	r6, r4, r5
  404d56:	1a32      	subs	r2, r6, r0
  404d58:	2100      	movs	r1, #0
  404d5a:	4438      	add	r0, r7
  404d5c:	f004 fc18 	bl	409590 <memchr>
  404d60:	2800      	cmp	r0, #0
  404d62:	d1dc      	bne.n	404d1e <strstr+0x8a>
  404d64:	2e00      	cmp	r6, #0
  404d66:	d0da      	beq.n	404d1e <strstr+0x8a>
  404d68:	45c8      	cmp	r8, r9
  404d6a:	4643      	mov	r3, r8
  404d6c:	bf38      	it	cc
  404d6e:	464b      	movcc	r3, r9
  404d70:	429c      	cmp	r4, r3
  404d72:	d912      	bls.n	404d9a <strstr+0x106>
  404d74:	195a      	adds	r2, r3, r5
  404d76:	f81a 1003 	ldrb.w	r1, [sl, r3]
  404d7a:	5cb8      	ldrb	r0, [r7, r2]
  404d7c:	4288      	cmp	r0, r1
  404d7e:	443a      	add	r2, r7
  404d80:	eb0a 0e03 	add.w	lr, sl, r3
  404d84:	d006      	beq.n	404d94 <strstr+0x100>
  404d86:	e02d      	b.n	404de4 <strstr+0x150>
  404d88:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
  404d8c:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  404d90:	4288      	cmp	r0, r1
  404d92:	d127      	bne.n	404de4 <strstr+0x150>
  404d94:	3301      	adds	r3, #1
  404d96:	429c      	cmp	r4, r3
  404d98:	d8f6      	bhi.n	404d88 <strstr+0xf4>
  404d9a:	9b01      	ldr	r3, [sp, #4]
  404d9c:	45c8      	cmp	r8, r9
  404d9e:	4619      	mov	r1, r3
  404da0:	f240 8083 	bls.w	404eaa <strstr+0x216>
  404da4:	18ea      	adds	r2, r5, r3
  404da6:	9800      	ldr	r0, [sp, #0]
  404da8:	7803      	ldrb	r3, [r0, #0]
  404daa:	5cb8      	ldrb	r0, [r7, r2]
  404dac:	4283      	cmp	r3, r0
  404dae:	443a      	add	r2, r7
  404db0:	d17b      	bne.n	404eaa <strstr+0x216>
  404db2:	9b00      	ldr	r3, [sp, #0]
  404db4:	eb0a 0b09 	add.w	fp, sl, r9
  404db8:	e006      	b.n	404dc8 <strstr+0x134>
  404dba:	f813 cd01 	ldrb.w	ip, [r3, #-1]!
  404dbe:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  404dc2:	45f4      	cmp	ip, lr
  404dc4:	d104      	bne.n	404dd0 <strstr+0x13c>
  404dc6:	4601      	mov	r1, r0
  404dc8:	455b      	cmp	r3, fp
  404dca:	f101 30ff 	add.w	r0, r1, #4294967295
  404dce:	d1f4      	bne.n	404dba <strstr+0x126>
  404dd0:	f109 0901 	add.w	r9, r9, #1
  404dd4:	4589      	cmp	r9, r1
  404dd6:	d857      	bhi.n	404e88 <strstr+0x1f4>
  404dd8:	9b03      	ldr	r3, [sp, #12]
  404dda:	4630      	mov	r0, r6
  404ddc:	441d      	add	r5, r3
  404dde:	ebc3 0904 	rsb	r9, r3, r4
  404de2:	e7b7      	b.n	404d54 <strstr+0xc0>
  404de4:	f1c8 0201 	rsb	r2, r8, #1
  404de8:	4415      	add	r5, r2
  404dea:	441d      	add	r5, r3
  404dec:	f04f 0900 	mov.w	r9, #0
  404df0:	4630      	mov	r0, r6
  404df2:	e7af      	b.n	404d54 <strstr+0xc0>
  404df4:	ebc8 0304 	rsb	r3, r8, r4
  404df8:	4543      	cmp	r3, r8
  404dfa:	bf38      	it	cc
  404dfc:	4643      	movcc	r3, r8
  404dfe:	3301      	adds	r3, #1
  404e00:	f108 39ff 	add.w	r9, r8, #4294967295
  404e04:	9303      	str	r3, [sp, #12]
  404e06:	eb06 0309 	add.w	r3, r6, r9
  404e0a:	4658      	mov	r0, fp
  404e0c:	2500      	movs	r5, #0
  404e0e:	46bb      	mov	fp, r7
  404e10:	469a      	mov	sl, r3
  404e12:	1967      	adds	r7, r4, r5
  404e14:	1a3a      	subs	r2, r7, r0
  404e16:	2100      	movs	r1, #0
  404e18:	4458      	add	r0, fp
  404e1a:	f004 fbb9 	bl	409590 <memchr>
  404e1e:	2800      	cmp	r0, #0
  404e20:	f47f af7d 	bne.w	404d1e <strstr+0x8a>
  404e24:	2f00      	cmp	r7, #0
  404e26:	f43f af7a 	beq.w	404d1e <strstr+0x8a>
  404e2a:	4544      	cmp	r4, r8
  404e2c:	d915      	bls.n	404e5a <strstr+0x1c6>
  404e2e:	eb08 0205 	add.w	r2, r8, r5
  404e32:	f816 3008 	ldrb.w	r3, [r6, r8]
  404e36:	f81b 0002 	ldrb.w	r0, [fp, r2]
  404e3a:	4298      	cmp	r0, r3
  404e3c:	445a      	add	r2, fp
  404e3e:	eb06 0108 	add.w	r1, r6, r8
  404e42:	4643      	mov	r3, r8
  404e44:	d006      	beq.n	404e54 <strstr+0x1c0>
  404e46:	e023      	b.n	404e90 <strstr+0x1fc>
  404e48:	f811 ef01 	ldrb.w	lr, [r1, #1]!
  404e4c:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  404e50:	4586      	cmp	lr, r0
  404e52:	d11d      	bne.n	404e90 <strstr+0x1fc>
  404e54:	3301      	adds	r3, #1
  404e56:	429c      	cmp	r4, r3
  404e58:	d8f6      	bhi.n	404e48 <strstr+0x1b4>
  404e5a:	f1b9 3fff 	cmp.w	r9, #4294967295
  404e5e:	d012      	beq.n	404e86 <strstr+0x1f2>
  404e60:	eb05 0209 	add.w	r2, r5, r9
  404e64:	f89a 1000 	ldrb.w	r1, [sl]
  404e68:	f81b 3002 	ldrb.w	r3, [fp, r2]
  404e6c:	4299      	cmp	r1, r3
  404e6e:	445a      	add	r2, fp
  404e70:	d114      	bne.n	404e9c <strstr+0x208>
  404e72:	4653      	mov	r3, sl
  404e74:	e005      	b.n	404e82 <strstr+0x1ee>
  404e76:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  404e7a:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  404e7e:	4288      	cmp	r0, r1
  404e80:	d10c      	bne.n	404e9c <strstr+0x208>
  404e82:	42b3      	cmp	r3, r6
  404e84:	d1f7      	bne.n	404e76 <strstr+0x1e2>
  404e86:	465f      	mov	r7, fp
  404e88:	1978      	adds	r0, r7, r5
  404e8a:	b005      	add	sp, #20
  404e8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404e90:	f1c8 0201 	rsb	r2, r8, #1
  404e94:	4415      	add	r5, r2
  404e96:	441d      	add	r5, r3
  404e98:	4638      	mov	r0, r7
  404e9a:	e7ba      	b.n	404e12 <strstr+0x17e>
  404e9c:	9b03      	ldr	r3, [sp, #12]
  404e9e:	4638      	mov	r0, r7
  404ea0:	441d      	add	r5, r3
  404ea2:	e7b6      	b.n	404e12 <strstr+0x17e>
  404ea4:	780b      	ldrb	r3, [r1, #0]
  404ea6:	b913      	cbnz	r3, 404eae <strstr+0x21a>
  404ea8:	4770      	bx	lr
  404eaa:	4641      	mov	r1, r8
  404eac:	e790      	b.n	404dd0 <strstr+0x13c>
  404eae:	2000      	movs	r0, #0
  404eb0:	4770      	bx	lr
  404eb2:	bf00      	nop

00404eb4 <_strtol_r>:
  404eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404eb8:	4c47      	ldr	r4, [pc, #284]	; (404fd8 <_strtol_r+0x124>)
  404eba:	4683      	mov	fp, r0
  404ebc:	460e      	mov	r6, r1
  404ebe:	f8d4 e000 	ldr.w	lr, [r4]
  404ec2:	e000      	b.n	404ec6 <_strtol_r+0x12>
  404ec4:	4626      	mov	r6, r4
  404ec6:	4634      	mov	r4, r6
  404ec8:	f814 5b01 	ldrb.w	r5, [r4], #1
  404ecc:	eb0e 0005 	add.w	r0, lr, r5
  404ed0:	7840      	ldrb	r0, [r0, #1]
  404ed2:	f000 0008 	and.w	r0, r0, #8
  404ed6:	f000 08ff 	and.w	r8, r0, #255	; 0xff
  404eda:	2800      	cmp	r0, #0
  404edc:	d1f2      	bne.n	404ec4 <_strtol_r+0x10>
  404ede:	2d2d      	cmp	r5, #45	; 0x2d
  404ee0:	d05c      	beq.n	404f9c <_strtol_r+0xe8>
  404ee2:	2d2b      	cmp	r5, #43	; 0x2b
  404ee4:	bf04      	itt	eq
  404ee6:	7875      	ldrbeq	r5, [r6, #1]
  404ee8:	1cb4      	addeq	r4, r6, #2
  404eea:	2b00      	cmp	r3, #0
  404eec:	d03e      	beq.n	404f6c <_strtol_r+0xb8>
  404eee:	2b10      	cmp	r3, #16
  404ef0:	d060      	beq.n	404fb4 <_strtol_r+0x100>
  404ef2:	469a      	mov	sl, r3
  404ef4:	f1b8 0f00 	cmp.w	r8, #0
  404ef8:	bf0c      	ite	eq
  404efa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  404efe:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  404f02:	2700      	movs	r7, #0
  404f04:	fbb0 f9fa 	udiv	r9, r0, sl
  404f08:	46bc      	mov	ip, r7
  404f0a:	fb0a 0019 	mls	r0, sl, r9, r0
  404f0e:	e00c      	b.n	404f2a <_strtol_r+0x76>
  404f10:	3d30      	subs	r5, #48	; 0x30
  404f12:	42ab      	cmp	r3, r5
  404f14:	dd19      	ble.n	404f4a <_strtol_r+0x96>
  404f16:	1c7e      	adds	r6, r7, #1
  404f18:	d005      	beq.n	404f26 <_strtol_r+0x72>
  404f1a:	45cc      	cmp	ip, r9
  404f1c:	d823      	bhi.n	404f66 <_strtol_r+0xb2>
  404f1e:	d020      	beq.n	404f62 <_strtol_r+0xae>
  404f20:	fb0a 5c0c 	mla	ip, sl, ip, r5
  404f24:	2701      	movs	r7, #1
  404f26:	f814 5b01 	ldrb.w	r5, [r4], #1
  404f2a:	eb0e 0605 	add.w	r6, lr, r5
  404f2e:	7876      	ldrb	r6, [r6, #1]
  404f30:	f016 0f04 	tst.w	r6, #4
  404f34:	d1ec      	bne.n	404f10 <_strtol_r+0x5c>
  404f36:	f016 0603 	ands.w	r6, r6, #3
  404f3a:	d006      	beq.n	404f4a <_strtol_r+0x96>
  404f3c:	2e01      	cmp	r6, #1
  404f3e:	bf14      	ite	ne
  404f40:	2657      	movne	r6, #87	; 0x57
  404f42:	2637      	moveq	r6, #55	; 0x37
  404f44:	1bad      	subs	r5, r5, r6
  404f46:	42ab      	cmp	r3, r5
  404f48:	dce5      	bgt.n	404f16 <_strtol_r+0x62>
  404f4a:	1c7b      	adds	r3, r7, #1
  404f4c:	d016      	beq.n	404f7c <_strtol_r+0xc8>
  404f4e:	f1b8 0f00 	cmp.w	r8, #0
  404f52:	d110      	bne.n	404f76 <_strtol_r+0xc2>
  404f54:	4660      	mov	r0, ip
  404f56:	2a00      	cmp	r2, #0
  404f58:	d039      	beq.n	404fce <_strtol_r+0x11a>
  404f5a:	b9df      	cbnz	r7, 404f94 <_strtol_r+0xe0>
  404f5c:	6011      	str	r1, [r2, #0]
  404f5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404f62:	4285      	cmp	r5, r0
  404f64:	dddc      	ble.n	404f20 <_strtol_r+0x6c>
  404f66:	f04f 37ff 	mov.w	r7, #4294967295
  404f6a:	e7dc      	b.n	404f26 <_strtol_r+0x72>
  404f6c:	2d30      	cmp	r5, #48	; 0x30
  404f6e:	d01a      	beq.n	404fa6 <_strtol_r+0xf2>
  404f70:	230a      	movs	r3, #10
  404f72:	469a      	mov	sl, r3
  404f74:	e7be      	b.n	404ef4 <_strtol_r+0x40>
  404f76:	f1cc 0c00 	rsb	ip, ip, #0
  404f7a:	e7eb      	b.n	404f54 <_strtol_r+0xa0>
  404f7c:	f1b8 0f00 	cmp.w	r8, #0
  404f80:	f04f 0322 	mov.w	r3, #34	; 0x22
  404f84:	bf0c      	ite	eq
  404f86:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  404f8a:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  404f8e:	f8cb 3000 	str.w	r3, [fp]
  404f92:	b1f2      	cbz	r2, 404fd2 <_strtol_r+0x11e>
  404f94:	1e61      	subs	r1, r4, #1
  404f96:	6011      	str	r1, [r2, #0]
  404f98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404f9c:	1cb4      	adds	r4, r6, #2
  404f9e:	7875      	ldrb	r5, [r6, #1]
  404fa0:	f04f 0801 	mov.w	r8, #1
  404fa4:	e7a1      	b.n	404eea <_strtol_r+0x36>
  404fa6:	7823      	ldrb	r3, [r4, #0]
  404fa8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  404fac:	2b58      	cmp	r3, #88	; 0x58
  404fae:	d008      	beq.n	404fc2 <_strtol_r+0x10e>
  404fb0:	2308      	movs	r3, #8
  404fb2:	e79e      	b.n	404ef2 <_strtol_r+0x3e>
  404fb4:	2d30      	cmp	r5, #48	; 0x30
  404fb6:	d19c      	bne.n	404ef2 <_strtol_r+0x3e>
  404fb8:	7820      	ldrb	r0, [r4, #0]
  404fba:	f000 00df 	and.w	r0, r0, #223	; 0xdf
  404fbe:	2858      	cmp	r0, #88	; 0x58
  404fc0:	d197      	bne.n	404ef2 <_strtol_r+0x3e>
  404fc2:	f04f 0a10 	mov.w	sl, #16
  404fc6:	7865      	ldrb	r5, [r4, #1]
  404fc8:	4653      	mov	r3, sl
  404fca:	3402      	adds	r4, #2
  404fcc:	e792      	b.n	404ef4 <_strtol_r+0x40>
  404fce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404fd6:	bf00      	nop
  404fd8:	2040044c 	.word	0x2040044c

00404fdc <strtol>:
  404fdc:	b410      	push	{r4}
  404fde:	4c04      	ldr	r4, [pc, #16]	; (404ff0 <strtol+0x14>)
  404fe0:	4613      	mov	r3, r2
  404fe2:	460a      	mov	r2, r1
  404fe4:	4601      	mov	r1, r0
  404fe6:	6820      	ldr	r0, [r4, #0]
  404fe8:	bc10      	pop	{r4}
  404fea:	f7ff bf63 	b.w	404eb4 <_strtol_r>
  404fee:	bf00      	nop
  404ff0:	20400448 	.word	0x20400448

00404ff4 <_svfprintf_r>:
  404ff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404ff8:	b0c1      	sub	sp, #260	; 0x104
  404ffa:	460c      	mov	r4, r1
  404ffc:	9109      	str	r1, [sp, #36]	; 0x24
  404ffe:	4615      	mov	r5, r2
  405000:	930e      	str	r3, [sp, #56]	; 0x38
  405002:	900a      	str	r0, [sp, #40]	; 0x28
  405004:	f003 ff88 	bl	408f18 <_localeconv_r>
  405008:	6803      	ldr	r3, [r0, #0]
  40500a:	9317      	str	r3, [sp, #92]	; 0x5c
  40500c:	4618      	mov	r0, r3
  40500e:	f7ff fc77 	bl	404900 <strlen>
  405012:	89a3      	ldrh	r3, [r4, #12]
  405014:	9016      	str	r0, [sp, #88]	; 0x58
  405016:	061e      	lsls	r6, r3, #24
  405018:	d503      	bpl.n	405022 <_svfprintf_r+0x2e>
  40501a:	6923      	ldr	r3, [r4, #16]
  40501c:	2b00      	cmp	r3, #0
  40501e:	f001 8119 	beq.w	406254 <_svfprintf_r+0x1260>
  405022:	2300      	movs	r3, #0
  405024:	461a      	mov	r2, r3
  405026:	9312      	str	r3, [sp, #72]	; 0x48
  405028:	9325      	str	r3, [sp, #148]	; 0x94
  40502a:	9324      	str	r3, [sp, #144]	; 0x90
  40502c:	9319      	str	r3, [sp, #100]	; 0x64
  40502e:	930b      	str	r3, [sp, #44]	; 0x2c
  405030:	f8df a464 	ldr.w	sl, [pc, #1124]	; 405498 <_svfprintf_r+0x4a4>
  405034:	9214      	str	r2, [sp, #80]	; 0x50
  405036:	ab30      	add	r3, sp, #192	; 0xc0
  405038:	9323      	str	r3, [sp, #140]	; 0x8c
  40503a:	4699      	mov	r9, r3
  40503c:	9215      	str	r2, [sp, #84]	; 0x54
  40503e:	46a8      	mov	r8, r5
  405040:	f898 3000 	ldrb.w	r3, [r8]
  405044:	4644      	mov	r4, r8
  405046:	b1eb      	cbz	r3, 405084 <_svfprintf_r+0x90>
  405048:	2b25      	cmp	r3, #37	; 0x25
  40504a:	d102      	bne.n	405052 <_svfprintf_r+0x5e>
  40504c:	e01a      	b.n	405084 <_svfprintf_r+0x90>
  40504e:	2b25      	cmp	r3, #37	; 0x25
  405050:	d003      	beq.n	40505a <_svfprintf_r+0x66>
  405052:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  405056:	2b00      	cmp	r3, #0
  405058:	d1f9      	bne.n	40504e <_svfprintf_r+0x5a>
  40505a:	ebc8 0504 	rsb	r5, r8, r4
  40505e:	b18d      	cbz	r5, 405084 <_svfprintf_r+0x90>
  405060:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405062:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405064:	f8c9 8000 	str.w	r8, [r9]
  405068:	3301      	adds	r3, #1
  40506a:	442a      	add	r2, r5
  40506c:	2b07      	cmp	r3, #7
  40506e:	f8c9 5004 	str.w	r5, [r9, #4]
  405072:	9225      	str	r2, [sp, #148]	; 0x94
  405074:	9324      	str	r3, [sp, #144]	; 0x90
  405076:	f300 80a6 	bgt.w	4051c6 <_svfprintf_r+0x1d2>
  40507a:	f109 0908 	add.w	r9, r9, #8
  40507e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405080:	442b      	add	r3, r5
  405082:	930b      	str	r3, [sp, #44]	; 0x2c
  405084:	7823      	ldrb	r3, [r4, #0]
  405086:	2b00      	cmp	r3, #0
  405088:	f000 80a6 	beq.w	4051d8 <_svfprintf_r+0x1e4>
  40508c:	2300      	movs	r3, #0
  40508e:	461a      	mov	r2, r3
  405090:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  405094:	4619      	mov	r1, r3
  405096:	930c      	str	r3, [sp, #48]	; 0x30
  405098:	9307      	str	r3, [sp, #28]
  40509a:	f04f 3bff 	mov.w	fp, #4294967295
  40509e:	7863      	ldrb	r3, [r4, #1]
  4050a0:	f104 0801 	add.w	r8, r4, #1
  4050a4:	465d      	mov	r5, fp
  4050a6:	f108 0801 	add.w	r8, r8, #1
  4050aa:	f1a3 0020 	sub.w	r0, r3, #32
  4050ae:	2858      	cmp	r0, #88	; 0x58
  4050b0:	f200 8425 	bhi.w	4058fe <_svfprintf_r+0x90a>
  4050b4:	e8df f010 	tbh	[pc, r0, lsl #1]
  4050b8:	04230388 	.word	0x04230388
  4050bc:	03900423 	.word	0x03900423
  4050c0:	04230423 	.word	0x04230423
  4050c4:	04230423 	.word	0x04230423
  4050c8:	04230423 	.word	0x04230423
  4050cc:	03a50397 	.word	0x03a50397
  4050d0:	005d0423 	.word	0x005d0423
  4050d4:	042300e2 	.word	0x042300e2
  4050d8:	010500fe 	.word	0x010500fe
  4050dc:	01050105 	.word	0x01050105
  4050e0:	01050105 	.word	0x01050105
  4050e4:	01050105 	.word	0x01050105
  4050e8:	01050105 	.word	0x01050105
  4050ec:	04230423 	.word	0x04230423
  4050f0:	04230423 	.word	0x04230423
  4050f4:	04230423 	.word	0x04230423
  4050f8:	04230423 	.word	0x04230423
  4050fc:	04230423 	.word	0x04230423
  405100:	02810115 	.word	0x02810115
  405104:	02810423 	.word	0x02810423
  405108:	04230423 	.word	0x04230423
  40510c:	04230423 	.word	0x04230423
  405110:	042302c6 	.word	0x042302c6
  405114:	02cd0423 	.word	0x02cd0423
  405118:	04230423 	.word	0x04230423
  40511c:	04230423 	.word	0x04230423
  405120:	02f70423 	.word	0x02f70423
  405124:	04230423 	.word	0x04230423
  405128:	04230325 	.word	0x04230325
  40512c:	04230423 	.word	0x04230423
  405130:	04230423 	.word	0x04230423
  405134:	04230423 	.word	0x04230423
  405138:	04230423 	.word	0x04230423
  40513c:	03660423 	.word	0x03660423
  405140:	02810379 	.word	0x02810379
  405144:	02810281 	.word	0x02810281
  405148:	03790381 	.word	0x03790381
  40514c:	04230423 	.word	0x04230423
  405150:	042303d1 	.word	0x042303d1
  405154:	00a303db 	.word	0x00a303db
  405158:	03ee0064 	.word	0x03ee0064
  40515c:	03f50423 	.word	0x03f50423
  405160:	03aa0423 	.word	0x03aa0423
  405164:	04230423 	.word	0x04230423
  405168:	03bc      	.short	0x03bc
  40516a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40516c:	930e      	str	r3, [sp, #56]	; 0x38
  40516e:	4240      	negs	r0, r0
  405170:	900c      	str	r0, [sp, #48]	; 0x30
  405172:	9b07      	ldr	r3, [sp, #28]
  405174:	f043 0304 	orr.w	r3, r3, #4
  405178:	9307      	str	r3, [sp, #28]
  40517a:	f898 3000 	ldrb.w	r3, [r8]
  40517e:	e792      	b.n	4050a6 <_svfprintf_r+0xb2>
  405180:	980e      	ldr	r0, [sp, #56]	; 0x38
  405182:	46ab      	mov	fp, r5
  405184:	2100      	movs	r1, #0
  405186:	6804      	ldr	r4, [r0, #0]
  405188:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40518c:	1d07      	adds	r7, r0, #4
  40518e:	9807      	ldr	r0, [sp, #28]
  405190:	2330      	movs	r3, #48	; 0x30
  405192:	2278      	movs	r2, #120	; 0x78
  405194:	458b      	cmp	fp, r1
  405196:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  40519a:	f04f 0500 	mov.w	r5, #0
  40519e:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  4051a2:	f040 0302 	orr.w	r3, r0, #2
  4051a6:	f2c0 83c7 	blt.w	405938 <_svfprintf_r+0x944>
  4051aa:	f020 0380 	bic.w	r3, r0, #128	; 0x80
  4051ae:	f043 0302 	orr.w	r3, r3, #2
  4051b2:	9307      	str	r3, [sp, #28]
  4051b4:	ea54 0305 	orrs.w	r3, r4, r5
  4051b8:	970e      	str	r7, [sp, #56]	; 0x38
  4051ba:	f000 8393 	beq.w	4058e4 <_svfprintf_r+0x8f0>
  4051be:	460f      	mov	r7, r1
  4051c0:	9211      	str	r2, [sp, #68]	; 0x44
  4051c2:	48b3      	ldr	r0, [pc, #716]	; (405490 <_svfprintf_r+0x49c>)
  4051c4:	e2ce      	b.n	405764 <_svfprintf_r+0x770>
  4051c6:	aa23      	add	r2, sp, #140	; 0x8c
  4051c8:	9909      	ldr	r1, [sp, #36]	; 0x24
  4051ca:	980a      	ldr	r0, [sp, #40]	; 0x28
  4051cc:	f005 f920 	bl	40a410 <__ssprint_r>
  4051d0:	b948      	cbnz	r0, 4051e6 <_svfprintf_r+0x1f2>
  4051d2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4051d6:	e752      	b.n	40507e <_svfprintf_r+0x8a>
  4051d8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4051da:	b123      	cbz	r3, 4051e6 <_svfprintf_r+0x1f2>
  4051dc:	980a      	ldr	r0, [sp, #40]	; 0x28
  4051de:	9909      	ldr	r1, [sp, #36]	; 0x24
  4051e0:	aa23      	add	r2, sp, #140	; 0x8c
  4051e2:	f005 f915 	bl	40a410 <__ssprint_r>
  4051e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4051e8:	899b      	ldrh	r3, [r3, #12]
  4051ea:	f013 0f40 	tst.w	r3, #64	; 0x40
  4051ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4051f0:	bf18      	it	ne
  4051f2:	f04f 33ff 	movne.w	r3, #4294967295
  4051f6:	4618      	mov	r0, r3
  4051f8:	b041      	add	sp, #260	; 0x104
  4051fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4051fe:	9311      	str	r3, [sp, #68]	; 0x44
  405200:	46ab      	mov	fp, r5
  405202:	2a00      	cmp	r2, #0
  405204:	f041 8223 	bne.w	40664e <_svfprintf_r+0x165a>
  405208:	9a07      	ldr	r2, [sp, #28]
  40520a:	f012 0320 	ands.w	r3, r2, #32
  40520e:	f000 822e 	beq.w	40566e <_svfprintf_r+0x67a>
  405212:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  405214:	3707      	adds	r7, #7
  405216:	f027 0307 	bic.w	r3, r7, #7
  40521a:	2700      	movs	r7, #0
  40521c:	f103 0108 	add.w	r1, r3, #8
  405220:	45bb      	cmp	fp, r7
  405222:	910e      	str	r1, [sp, #56]	; 0x38
  405224:	e9d3 4500 	ldrd	r4, r5, [r3]
  405228:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40522c:	f2c0 8752 	blt.w	4060d4 <_svfprintf_r+0x10e0>
  405230:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  405234:	9307      	str	r3, [sp, #28]
  405236:	ea54 0305 	orrs.w	r3, r4, r5
  40523a:	f000 8375 	beq.w	405928 <_svfprintf_r+0x934>
  40523e:	ae30      	add	r6, sp, #192	; 0xc0
  405240:	08e2      	lsrs	r2, r4, #3
  405242:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  405246:	08e9      	lsrs	r1, r5, #3
  405248:	f004 0307 	and.w	r3, r4, #7
  40524c:	460d      	mov	r5, r1
  40524e:	4614      	mov	r4, r2
  405250:	3330      	adds	r3, #48	; 0x30
  405252:	ea54 0205 	orrs.w	r2, r4, r5
  405256:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40525a:	d1f1      	bne.n	405240 <_svfprintf_r+0x24c>
  40525c:	9a07      	ldr	r2, [sp, #28]
  40525e:	07d1      	lsls	r1, r2, #31
  405260:	f140 8084 	bpl.w	40536c <_svfprintf_r+0x378>
  405264:	2b30      	cmp	r3, #48	; 0x30
  405266:	f000 8081 	beq.w	40536c <_svfprintf_r+0x378>
  40526a:	2230      	movs	r2, #48	; 0x30
  40526c:	1e73      	subs	r3, r6, #1
  40526e:	f806 2c01 	strb.w	r2, [r6, #-1]
  405272:	aa30      	add	r2, sp, #192	; 0xc0
  405274:	1ad2      	subs	r2, r2, r3
  405276:	920d      	str	r2, [sp, #52]	; 0x34
  405278:	461e      	mov	r6, r3
  40527a:	e07a      	b.n	405372 <_svfprintf_r+0x37e>
  40527c:	f898 3000 	ldrb.w	r3, [r8]
  405280:	2b2a      	cmp	r3, #42	; 0x2a
  405282:	f108 0401 	add.w	r4, r8, #1
  405286:	f001 81b1 	beq.w	4065ec <_svfprintf_r+0x15f8>
  40528a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40528e:	2809      	cmp	r0, #9
  405290:	bf98      	it	ls
  405292:	2500      	movls	r5, #0
  405294:	f201 8164 	bhi.w	406560 <_svfprintf_r+0x156c>
  405298:	f814 3b01 	ldrb.w	r3, [r4], #1
  40529c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4052a0:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  4052a4:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4052a8:	2809      	cmp	r0, #9
  4052aa:	d9f5      	bls.n	405298 <_svfprintf_r+0x2a4>
  4052ac:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  4052b0:	46a0      	mov	r8, r4
  4052b2:	e6fa      	b.n	4050aa <_svfprintf_r+0xb6>
  4052b4:	9b07      	ldr	r3, [sp, #28]
  4052b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4052ba:	9307      	str	r3, [sp, #28]
  4052bc:	f898 3000 	ldrb.w	r3, [r8]
  4052c0:	e6f1      	b.n	4050a6 <_svfprintf_r+0xb2>
  4052c2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4052c6:	2300      	movs	r3, #0
  4052c8:	461c      	mov	r4, r3
  4052ca:	f818 3b01 	ldrb.w	r3, [r8], #1
  4052ce:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4052d2:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4052d6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4052da:	2809      	cmp	r0, #9
  4052dc:	d9f5      	bls.n	4052ca <_svfprintf_r+0x2d6>
  4052de:	940c      	str	r4, [sp, #48]	; 0x30
  4052e0:	e6e3      	b.n	4050aa <_svfprintf_r+0xb6>
  4052e2:	9311      	str	r3, [sp, #68]	; 0x44
  4052e4:	46ab      	mov	fp, r5
  4052e6:	2a00      	cmp	r2, #0
  4052e8:	f041 81c9 	bne.w	40667e <_svfprintf_r+0x168a>
  4052ec:	9b07      	ldr	r3, [sp, #28]
  4052ee:	f043 0310 	orr.w	r3, r3, #16
  4052f2:	9307      	str	r3, [sp, #28]
  4052f4:	9b07      	ldr	r3, [sp, #28]
  4052f6:	0698      	lsls	r0, r3, #26
  4052f8:	f140 8530 	bpl.w	405d5c <_svfprintf_r+0xd68>
  4052fc:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4052fe:	3707      	adds	r7, #7
  405300:	f027 0707 	bic.w	r7, r7, #7
  405304:	e9d7 2300 	ldrd	r2, r3, [r7]
  405308:	f107 0108 	add.w	r1, r7, #8
  40530c:	910e      	str	r1, [sp, #56]	; 0x38
  40530e:	4614      	mov	r4, r2
  405310:	461d      	mov	r5, r3
  405312:	2a00      	cmp	r2, #0
  405314:	f173 0300 	sbcs.w	r3, r3, #0
  405318:	f2c0 855b 	blt.w	405dd2 <_svfprintf_r+0xdde>
  40531c:	f1bb 0f00 	cmp.w	fp, #0
  405320:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  405324:	f2c0 8538 	blt.w	405d98 <_svfprintf_r+0xda4>
  405328:	9b07      	ldr	r3, [sp, #28]
  40532a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40532e:	9307      	str	r3, [sp, #28]
  405330:	ea54 0305 	orrs.w	r3, r4, r5
  405334:	f000 81db 	beq.w	4056ee <_svfprintf_r+0x6fa>
  405338:	2d00      	cmp	r5, #0
  40533a:	bf08      	it	eq
  40533c:	2c0a      	cmpeq	r4, #10
  40533e:	f0c0 81db 	bcc.w	4056f8 <_svfprintf_r+0x704>
  405342:	ae30      	add	r6, sp, #192	; 0xc0
  405344:	4620      	mov	r0, r4
  405346:	4629      	mov	r1, r5
  405348:	220a      	movs	r2, #10
  40534a:	2300      	movs	r3, #0
  40534c:	f005 ff3c 	bl	40b1c8 <__aeabi_uldivmod>
  405350:	3230      	adds	r2, #48	; 0x30
  405352:	f806 2d01 	strb.w	r2, [r6, #-1]!
  405356:	4620      	mov	r0, r4
  405358:	4629      	mov	r1, r5
  40535a:	2300      	movs	r3, #0
  40535c:	220a      	movs	r2, #10
  40535e:	f005 ff33 	bl	40b1c8 <__aeabi_uldivmod>
  405362:	4604      	mov	r4, r0
  405364:	460d      	mov	r5, r1
  405366:	ea54 0305 	orrs.w	r3, r4, r5
  40536a:	d1eb      	bne.n	405344 <_svfprintf_r+0x350>
  40536c:	ab30      	add	r3, sp, #192	; 0xc0
  40536e:	1b9b      	subs	r3, r3, r6
  405370:	930d      	str	r3, [sp, #52]	; 0x34
  405372:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405374:	455b      	cmp	r3, fp
  405376:	bfb8      	it	lt
  405378:	465b      	movlt	r3, fp
  40537a:	9308      	str	r3, [sp, #32]
  40537c:	2300      	movs	r3, #0
  40537e:	9313      	str	r3, [sp, #76]	; 0x4c
  405380:	b117      	cbz	r7, 405388 <_svfprintf_r+0x394>
  405382:	9b08      	ldr	r3, [sp, #32]
  405384:	3301      	adds	r3, #1
  405386:	9308      	str	r3, [sp, #32]
  405388:	9b07      	ldr	r3, [sp, #28]
  40538a:	f013 0302 	ands.w	r3, r3, #2
  40538e:	930f      	str	r3, [sp, #60]	; 0x3c
  405390:	d002      	beq.n	405398 <_svfprintf_r+0x3a4>
  405392:	9b08      	ldr	r3, [sp, #32]
  405394:	3302      	adds	r3, #2
  405396:	9308      	str	r3, [sp, #32]
  405398:	9b07      	ldr	r3, [sp, #28]
  40539a:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  40539e:	9310      	str	r3, [sp, #64]	; 0x40
  4053a0:	f040 82d7 	bne.w	405952 <_svfprintf_r+0x95e>
  4053a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4053a6:	9a08      	ldr	r2, [sp, #32]
  4053a8:	1a9d      	subs	r5, r3, r2
  4053aa:	2d00      	cmp	r5, #0
  4053ac:	f340 82d1 	ble.w	405952 <_svfprintf_r+0x95e>
  4053b0:	2d10      	cmp	r5, #16
  4053b2:	9925      	ldr	r1, [sp, #148]	; 0x94
  4053b4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4053b6:	4f37      	ldr	r7, [pc, #220]	; (405494 <_svfprintf_r+0x4a0>)
  4053b8:	dd27      	ble.n	40540a <_svfprintf_r+0x416>
  4053ba:	9618      	str	r6, [sp, #96]	; 0x60
  4053bc:	4648      	mov	r0, r9
  4053be:	2410      	movs	r4, #16
  4053c0:	46b9      	mov	r9, r7
  4053c2:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4053c4:	462f      	mov	r7, r5
  4053c6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4053c8:	e004      	b.n	4053d4 <_svfprintf_r+0x3e0>
  4053ca:	3f10      	subs	r7, #16
  4053cc:	2f10      	cmp	r7, #16
  4053ce:	f100 0008 	add.w	r0, r0, #8
  4053d2:	dd16      	ble.n	405402 <_svfprintf_r+0x40e>
  4053d4:	3201      	adds	r2, #1
  4053d6:	4b2f      	ldr	r3, [pc, #188]	; (405494 <_svfprintf_r+0x4a0>)
  4053d8:	9224      	str	r2, [sp, #144]	; 0x90
  4053da:	3110      	adds	r1, #16
  4053dc:	2a07      	cmp	r2, #7
  4053de:	9125      	str	r1, [sp, #148]	; 0x94
  4053e0:	e880 0018 	stmia.w	r0, {r3, r4}
  4053e4:	ddf1      	ble.n	4053ca <_svfprintf_r+0x3d6>
  4053e6:	aa23      	add	r2, sp, #140	; 0x8c
  4053e8:	4631      	mov	r1, r6
  4053ea:	4628      	mov	r0, r5
  4053ec:	f005 f810 	bl	40a410 <__ssprint_r>
  4053f0:	2800      	cmp	r0, #0
  4053f2:	f47f aef8 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  4053f6:	3f10      	subs	r7, #16
  4053f8:	2f10      	cmp	r7, #16
  4053fa:	9925      	ldr	r1, [sp, #148]	; 0x94
  4053fc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4053fe:	a830      	add	r0, sp, #192	; 0xc0
  405400:	dce8      	bgt.n	4053d4 <_svfprintf_r+0x3e0>
  405402:	9e18      	ldr	r6, [sp, #96]	; 0x60
  405404:	463d      	mov	r5, r7
  405406:	464f      	mov	r7, r9
  405408:	4681      	mov	r9, r0
  40540a:	3201      	adds	r2, #1
  40540c:	186c      	adds	r4, r5, r1
  40540e:	2a07      	cmp	r2, #7
  405410:	9425      	str	r4, [sp, #148]	; 0x94
  405412:	9224      	str	r2, [sp, #144]	; 0x90
  405414:	f8c9 7000 	str.w	r7, [r9]
  405418:	f8c9 5004 	str.w	r5, [r9, #4]
  40541c:	f300 8428 	bgt.w	405c70 <_svfprintf_r+0xc7c>
  405420:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  405424:	f109 0908 	add.w	r9, r9, #8
  405428:	b177      	cbz	r7, 405448 <_svfprintf_r+0x454>
  40542a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40542c:	3301      	adds	r3, #1
  40542e:	3401      	adds	r4, #1
  405430:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  405434:	2201      	movs	r2, #1
  405436:	2b07      	cmp	r3, #7
  405438:	9425      	str	r4, [sp, #148]	; 0x94
  40543a:	9324      	str	r3, [sp, #144]	; 0x90
  40543c:	e889 0006 	stmia.w	r9, {r1, r2}
  405440:	f300 83a0 	bgt.w	405b84 <_svfprintf_r+0xb90>
  405444:	f109 0908 	add.w	r9, r9, #8
  405448:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40544a:	b16b      	cbz	r3, 405468 <_svfprintf_r+0x474>
  40544c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40544e:	3301      	adds	r3, #1
  405450:	3402      	adds	r4, #2
  405452:	a91c      	add	r1, sp, #112	; 0x70
  405454:	2202      	movs	r2, #2
  405456:	2b07      	cmp	r3, #7
  405458:	9425      	str	r4, [sp, #148]	; 0x94
  40545a:	9324      	str	r3, [sp, #144]	; 0x90
  40545c:	e889 0006 	stmia.w	r9, {r1, r2}
  405460:	f300 839c 	bgt.w	405b9c <_svfprintf_r+0xba8>
  405464:	f109 0908 	add.w	r9, r9, #8
  405468:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40546a:	2b80      	cmp	r3, #128	; 0x80
  40546c:	f000 82d5 	beq.w	405a1a <_svfprintf_r+0xa26>
  405470:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405472:	ebc3 070b 	rsb	r7, r3, fp
  405476:	2f00      	cmp	r7, #0
  405478:	dd39      	ble.n	4054ee <_svfprintf_r+0x4fa>
  40547a:	4a07      	ldr	r2, [pc, #28]	; (405498 <_svfprintf_r+0x4a4>)
  40547c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40547e:	920f      	str	r2, [sp, #60]	; 0x3c
  405480:	2f10      	cmp	r7, #16
  405482:	dd28      	ble.n	4054d6 <_svfprintf_r+0x4e2>
  405484:	4622      	mov	r2, r4
  405486:	f04f 0b10 	mov.w	fp, #16
  40548a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40548c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40548e:	e00a      	b.n	4054a6 <_svfprintf_r+0x4b2>
  405490:	0040c65c 	.word	0x0040c65c
  405494:	0040c67c 	.word	0x0040c67c
  405498:	0040c628 	.word	0x0040c628
  40549c:	3f10      	subs	r7, #16
  40549e:	2f10      	cmp	r7, #16
  4054a0:	f109 0908 	add.w	r9, r9, #8
  4054a4:	dd16      	ble.n	4054d4 <_svfprintf_r+0x4e0>
  4054a6:	3301      	adds	r3, #1
  4054a8:	3210      	adds	r2, #16
  4054aa:	2b07      	cmp	r3, #7
  4054ac:	9225      	str	r2, [sp, #148]	; 0x94
  4054ae:	9324      	str	r3, [sp, #144]	; 0x90
  4054b0:	e889 0c00 	stmia.w	r9, {sl, fp}
  4054b4:	ddf2      	ble.n	40549c <_svfprintf_r+0x4a8>
  4054b6:	aa23      	add	r2, sp, #140	; 0x8c
  4054b8:	4621      	mov	r1, r4
  4054ba:	4628      	mov	r0, r5
  4054bc:	f004 ffa8 	bl	40a410 <__ssprint_r>
  4054c0:	2800      	cmp	r0, #0
  4054c2:	f47f ae90 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  4054c6:	3f10      	subs	r7, #16
  4054c8:	2f10      	cmp	r7, #16
  4054ca:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4054cc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4054ce:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4054d2:	dce8      	bgt.n	4054a6 <_svfprintf_r+0x4b2>
  4054d4:	4614      	mov	r4, r2
  4054d6:	3301      	adds	r3, #1
  4054d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4054da:	9324      	str	r3, [sp, #144]	; 0x90
  4054dc:	443c      	add	r4, r7
  4054de:	2b07      	cmp	r3, #7
  4054e0:	9425      	str	r4, [sp, #148]	; 0x94
  4054e2:	e889 0084 	stmia.w	r9, {r2, r7}
  4054e6:	f300 8341 	bgt.w	405b6c <_svfprintf_r+0xb78>
  4054ea:	f109 0908 	add.w	r9, r9, #8
  4054ee:	9b07      	ldr	r3, [sp, #28]
  4054f0:	05da      	lsls	r2, r3, #23
  4054f2:	f100 8230 	bmi.w	405956 <_svfprintf_r+0x962>
  4054f6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4054f8:	990d      	ldr	r1, [sp, #52]	; 0x34
  4054fa:	f8c9 6000 	str.w	r6, [r9]
  4054fe:	3301      	adds	r3, #1
  405500:	440c      	add	r4, r1
  405502:	2b07      	cmp	r3, #7
  405504:	9425      	str	r4, [sp, #148]	; 0x94
  405506:	f8c9 1004 	str.w	r1, [r9, #4]
  40550a:	9324      	str	r3, [sp, #144]	; 0x90
  40550c:	f300 8318 	bgt.w	405b40 <_svfprintf_r+0xb4c>
  405510:	f109 0908 	add.w	r9, r9, #8
  405514:	9b07      	ldr	r3, [sp, #28]
  405516:	0759      	lsls	r1, r3, #29
  405518:	d53f      	bpl.n	40559a <_svfprintf_r+0x5a6>
  40551a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40551c:	9a08      	ldr	r2, [sp, #32]
  40551e:	1a9d      	subs	r5, r3, r2
  405520:	2d00      	cmp	r5, #0
  405522:	dd3a      	ble.n	40559a <_svfprintf_r+0x5a6>
  405524:	2d10      	cmp	r5, #16
  405526:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405528:	4fbc      	ldr	r7, [pc, #752]	; (40581c <_svfprintf_r+0x828>)
  40552a:	dd23      	ble.n	405574 <_svfprintf_r+0x580>
  40552c:	4622      	mov	r2, r4
  40552e:	2610      	movs	r6, #16
  405530:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405534:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405536:	e004      	b.n	405542 <_svfprintf_r+0x54e>
  405538:	3d10      	subs	r5, #16
  40553a:	2d10      	cmp	r5, #16
  40553c:	f109 0908 	add.w	r9, r9, #8
  405540:	dd17      	ble.n	405572 <_svfprintf_r+0x57e>
  405542:	3301      	adds	r3, #1
  405544:	49b5      	ldr	r1, [pc, #724]	; (40581c <_svfprintf_r+0x828>)
  405546:	9324      	str	r3, [sp, #144]	; 0x90
  405548:	3210      	adds	r2, #16
  40554a:	2b07      	cmp	r3, #7
  40554c:	9225      	str	r2, [sp, #148]	; 0x94
  40554e:	e889 0042 	stmia.w	r9, {r1, r6}
  405552:	ddf1      	ble.n	405538 <_svfprintf_r+0x544>
  405554:	aa23      	add	r2, sp, #140	; 0x8c
  405556:	4621      	mov	r1, r4
  405558:	4658      	mov	r0, fp
  40555a:	f004 ff59 	bl	40a410 <__ssprint_r>
  40555e:	2800      	cmp	r0, #0
  405560:	f47f ae41 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  405564:	3d10      	subs	r5, #16
  405566:	2d10      	cmp	r5, #16
  405568:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40556a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40556c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405570:	dce7      	bgt.n	405542 <_svfprintf_r+0x54e>
  405572:	4614      	mov	r4, r2
  405574:	3301      	adds	r3, #1
  405576:	442c      	add	r4, r5
  405578:	2b07      	cmp	r3, #7
  40557a:	9425      	str	r4, [sp, #148]	; 0x94
  40557c:	9324      	str	r3, [sp, #144]	; 0x90
  40557e:	f8c9 7000 	str.w	r7, [r9]
  405582:	f8c9 5004 	str.w	r5, [r9, #4]
  405586:	dd08      	ble.n	40559a <_svfprintf_r+0x5a6>
  405588:	aa23      	add	r2, sp, #140	; 0x8c
  40558a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40558c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40558e:	f004 ff3f 	bl	40a410 <__ssprint_r>
  405592:	2800      	cmp	r0, #0
  405594:	f47f ae27 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  405598:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40559a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40559c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40559e:	9908      	ldr	r1, [sp, #32]
  4055a0:	428a      	cmp	r2, r1
  4055a2:	bfac      	ite	ge
  4055a4:	189b      	addge	r3, r3, r2
  4055a6:	185b      	addlt	r3, r3, r1
  4055a8:	930b      	str	r3, [sp, #44]	; 0x2c
  4055aa:	2c00      	cmp	r4, #0
  4055ac:	f040 82d4 	bne.w	405b58 <_svfprintf_r+0xb64>
  4055b0:	2300      	movs	r3, #0
  4055b2:	9324      	str	r3, [sp, #144]	; 0x90
  4055b4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4055b8:	e542      	b.n	405040 <_svfprintf_r+0x4c>
  4055ba:	9311      	str	r3, [sp, #68]	; 0x44
  4055bc:	46ab      	mov	fp, r5
  4055be:	2a00      	cmp	r2, #0
  4055c0:	f041 8059 	bne.w	406676 <_svfprintf_r+0x1682>
  4055c4:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4055c6:	3707      	adds	r7, #7
  4055c8:	f027 0307 	bic.w	r3, r7, #7
  4055cc:	f103 0208 	add.w	r2, r3, #8
  4055d0:	920e      	str	r2, [sp, #56]	; 0x38
  4055d2:	681a      	ldr	r2, [r3, #0]
  4055d4:	9214      	str	r2, [sp, #80]	; 0x50
  4055d6:	685b      	ldr	r3, [r3, #4]
  4055d8:	9315      	str	r3, [sp, #84]	; 0x54
  4055da:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4055dc:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4055de:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4055e2:	4628      	mov	r0, r5
  4055e4:	4621      	mov	r1, r4
  4055e6:	f04f 32ff 	mov.w	r2, #4294967295
  4055ea:	4b8d      	ldr	r3, [pc, #564]	; (405820 <_svfprintf_r+0x82c>)
  4055ec:	f005 fdae 	bl	40b14c <__aeabi_dcmpun>
  4055f0:	2800      	cmp	r0, #0
  4055f2:	f040 84c1 	bne.w	405f78 <_svfprintf_r+0xf84>
  4055f6:	4628      	mov	r0, r5
  4055f8:	4621      	mov	r1, r4
  4055fa:	f04f 32ff 	mov.w	r2, #4294967295
  4055fe:	4b88      	ldr	r3, [pc, #544]	; (405820 <_svfprintf_r+0x82c>)
  405600:	f005 fd86 	bl	40b110 <__aeabi_dcmple>
  405604:	2800      	cmp	r0, #0
  405606:	f040 84b7 	bne.w	405f78 <_svfprintf_r+0xf84>
  40560a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40560c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40560e:	2200      	movs	r2, #0
  405610:	2300      	movs	r3, #0
  405612:	f005 fd73 	bl	40b0fc <__aeabi_dcmplt>
  405616:	2800      	cmp	r0, #0
  405618:	f040 874b 	bne.w	4064b2 <_svfprintf_r+0x14be>
  40561c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  405620:	4e80      	ldr	r6, [pc, #512]	; (405824 <_svfprintf_r+0x830>)
  405622:	4b81      	ldr	r3, [pc, #516]	; (405828 <_svfprintf_r+0x834>)
  405624:	9907      	ldr	r1, [sp, #28]
  405626:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  40562a:	9107      	str	r1, [sp, #28]
  40562c:	9911      	ldr	r1, [sp, #68]	; 0x44
  40562e:	2203      	movs	r2, #3
  405630:	f04f 0b00 	mov.w	fp, #0
  405634:	9208      	str	r2, [sp, #32]
  405636:	2947      	cmp	r1, #71	; 0x47
  405638:	bfd8      	it	le
  40563a:	461e      	movle	r6, r3
  40563c:	920d      	str	r2, [sp, #52]	; 0x34
  40563e:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  405642:	e69d      	b.n	405380 <_svfprintf_r+0x38c>
  405644:	9b07      	ldr	r3, [sp, #28]
  405646:	f043 0308 	orr.w	r3, r3, #8
  40564a:	9307      	str	r3, [sp, #28]
  40564c:	f898 3000 	ldrb.w	r3, [r8]
  405650:	e529      	b.n	4050a6 <_svfprintf_r+0xb2>
  405652:	9311      	str	r3, [sp, #68]	; 0x44
  405654:	46ab      	mov	fp, r5
  405656:	2a00      	cmp	r2, #0
  405658:	f041 8009 	bne.w	40666e <_svfprintf_r+0x167a>
  40565c:	9b07      	ldr	r3, [sp, #28]
  40565e:	f043 0310 	orr.w	r3, r3, #16
  405662:	9307      	str	r3, [sp, #28]
  405664:	9a07      	ldr	r2, [sp, #28]
  405666:	f012 0320 	ands.w	r3, r2, #32
  40566a:	f47f add2 	bne.w	405212 <_svfprintf_r+0x21e>
  40566e:	9907      	ldr	r1, [sp, #28]
  405670:	f011 0210 	ands.w	r2, r1, #16
  405674:	f000 8507 	beq.w	406086 <_svfprintf_r+0x1092>
  405678:	980e      	ldr	r0, [sp, #56]	; 0x38
  40567a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40567e:	f1bb 0f00 	cmp.w	fp, #0
  405682:	6804      	ldr	r4, [r0, #0]
  405684:	f100 0704 	add.w	r7, r0, #4
  405688:	f04f 0500 	mov.w	r5, #0
  40568c:	f2c0 8521 	blt.w	4060d2 <_svfprintf_r+0x10de>
  405690:	460a      	mov	r2, r1
  405692:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  405696:	9207      	str	r2, [sp, #28]
  405698:	ea54 0205 	orrs.w	r2, r4, r5
  40569c:	970e      	str	r7, [sp, #56]	; 0x38
  40569e:	f000 8143 	beq.w	405928 <_svfprintf_r+0x934>
  4056a2:	461f      	mov	r7, r3
  4056a4:	e5cb      	b.n	40523e <_svfprintf_r+0x24a>
  4056a6:	9311      	str	r3, [sp, #68]	; 0x44
  4056a8:	46ab      	mov	fp, r5
  4056aa:	2a00      	cmp	r2, #0
  4056ac:	f040 87d7 	bne.w	40665e <_svfprintf_r+0x166a>
  4056b0:	9b07      	ldr	r3, [sp, #28]
  4056b2:	f043 0310 	orr.w	r3, r3, #16
  4056b6:	9307      	str	r3, [sp, #28]
  4056b8:	9a07      	ldr	r2, [sp, #28]
  4056ba:	f012 0320 	ands.w	r3, r2, #32
  4056be:	f000 8332 	beq.w	405d26 <_svfprintf_r+0xd32>
  4056c2:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4056c4:	3707      	adds	r7, #7
  4056c6:	f027 0307 	bic.w	r3, r7, #7
  4056ca:	2700      	movs	r7, #0
  4056cc:	f103 0108 	add.w	r1, r3, #8
  4056d0:	45bb      	cmp	fp, r7
  4056d2:	910e      	str	r1, [sp, #56]	; 0x38
  4056d4:	e9d3 4500 	ldrd	r4, r5, [r3]
  4056d8:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4056dc:	f2c0 835c 	blt.w	405d98 <_svfprintf_r+0xda4>
  4056e0:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  4056e4:	9307      	str	r3, [sp, #28]
  4056e6:	ea54 0305 	orrs.w	r3, r4, r5
  4056ea:	f47f ae25 	bne.w	405338 <_svfprintf_r+0x344>
  4056ee:	f1bb 0f00 	cmp.w	fp, #0
  4056f2:	f000 80fe 	beq.w	4058f2 <_svfprintf_r+0x8fe>
  4056f6:	2400      	movs	r4, #0
  4056f8:	ae40      	add	r6, sp, #256	; 0x100
  4056fa:	3430      	adds	r4, #48	; 0x30
  4056fc:	f806 4d41 	strb.w	r4, [r6, #-65]!
  405700:	e634      	b.n	40536c <_svfprintf_r+0x378>
  405702:	9311      	str	r3, [sp, #68]	; 0x44
  405704:	46ab      	mov	fp, r5
  405706:	2a00      	cmp	r2, #0
  405708:	f040 87a5 	bne.w	406656 <_svfprintf_r+0x1662>
  40570c:	9b07      	ldr	r3, [sp, #28]
  40570e:	4847      	ldr	r0, [pc, #284]	; (40582c <_svfprintf_r+0x838>)
  405710:	069d      	lsls	r5, r3, #26
  405712:	f140 8097 	bpl.w	405844 <_svfprintf_r+0x850>
  405716:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  405718:	3707      	adds	r7, #7
  40571a:	f027 0307 	bic.w	r3, r7, #7
  40571e:	e9d3 4500 	ldrd	r4, r5, [r3]
  405722:	f103 0208 	add.w	r2, r3, #8
  405726:	920e      	str	r2, [sp, #56]	; 0x38
  405728:	9a07      	ldr	r2, [sp, #28]
  40572a:	f012 0701 	ands.w	r7, r2, #1
  40572e:	f000 8241 	beq.w	405bb4 <_svfprintf_r+0xbc0>
  405732:	ea54 0305 	orrs.w	r3, r4, r5
  405736:	f000 84f5 	beq.w	406124 <_svfprintf_r+0x1130>
  40573a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40573e:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  405742:	2700      	movs	r7, #0
  405744:	9a07      	ldr	r2, [sp, #28]
  405746:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40574a:	2330      	movs	r3, #48	; 0x30
  40574c:	45bb      	cmp	fp, r7
  40574e:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  405752:	f042 0302 	orr.w	r3, r2, #2
  405756:	f2c0 86a9 	blt.w	4064ac <_svfprintf_r+0x14b8>
  40575a:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40575e:	f043 0302 	orr.w	r3, r3, #2
  405762:	9307      	str	r3, [sp, #28]
  405764:	ae30      	add	r6, sp, #192	; 0xc0
  405766:	0923      	lsrs	r3, r4, #4
  405768:	f004 010f 	and.w	r1, r4, #15
  40576c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  405770:	092a      	lsrs	r2, r5, #4
  405772:	461c      	mov	r4, r3
  405774:	4615      	mov	r5, r2
  405776:	5c43      	ldrb	r3, [r0, r1]
  405778:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40577c:	ea54 0305 	orrs.w	r3, r4, r5
  405780:	d1f1      	bne.n	405766 <_svfprintf_r+0x772>
  405782:	e5f3      	b.n	40536c <_svfprintf_r+0x378>
  405784:	990e      	ldr	r1, [sp, #56]	; 0x38
  405786:	9311      	str	r3, [sp, #68]	; 0x44
  405788:	680a      	ldr	r2, [r1, #0]
  40578a:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  40578e:	2300      	movs	r3, #0
  405790:	460a      	mov	r2, r1
  405792:	461f      	mov	r7, r3
  405794:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  405798:	3204      	adds	r2, #4
  40579a:	2301      	movs	r3, #1
  40579c:	9308      	str	r3, [sp, #32]
  40579e:	46bb      	mov	fp, r7
  4057a0:	9713      	str	r7, [sp, #76]	; 0x4c
  4057a2:	920e      	str	r2, [sp, #56]	; 0x38
  4057a4:	930d      	str	r3, [sp, #52]	; 0x34
  4057a6:	ae26      	add	r6, sp, #152	; 0x98
  4057a8:	e5ee      	b.n	405388 <_svfprintf_r+0x394>
  4057aa:	9311      	str	r3, [sp, #68]	; 0x44
  4057ac:	46ab      	mov	fp, r5
  4057ae:	2a00      	cmp	r2, #0
  4057b0:	f43f ada0 	beq.w	4052f4 <_svfprintf_r+0x300>
  4057b4:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4057b8:	e59c      	b.n	4052f4 <_svfprintf_r+0x300>
  4057ba:	9b07      	ldr	r3, [sp, #28]
  4057bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4057c0:	9307      	str	r3, [sp, #28]
  4057c2:	f898 3000 	ldrb.w	r3, [r8]
  4057c6:	e46e      	b.n	4050a6 <_svfprintf_r+0xb2>
  4057c8:	f898 3000 	ldrb.w	r3, [r8]
  4057cc:	2900      	cmp	r1, #0
  4057ce:	f47f ac6a 	bne.w	4050a6 <_svfprintf_r+0xb2>
  4057d2:	2201      	movs	r2, #1
  4057d4:	2120      	movs	r1, #32
  4057d6:	e466      	b.n	4050a6 <_svfprintf_r+0xb2>
  4057d8:	9b07      	ldr	r3, [sp, #28]
  4057da:	f043 0301 	orr.w	r3, r3, #1
  4057de:	9307      	str	r3, [sp, #28]
  4057e0:	f898 3000 	ldrb.w	r3, [r8]
  4057e4:	e45f      	b.n	4050a6 <_svfprintf_r+0xb2>
  4057e6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  4057e8:	6823      	ldr	r3, [r4, #0]
  4057ea:	930c      	str	r3, [sp, #48]	; 0x30
  4057ec:	4618      	mov	r0, r3
  4057ee:	2800      	cmp	r0, #0
  4057f0:	4623      	mov	r3, r4
  4057f2:	f103 0304 	add.w	r3, r3, #4
  4057f6:	f6ff acb8 	blt.w	40516a <_svfprintf_r+0x176>
  4057fa:	930e      	str	r3, [sp, #56]	; 0x38
  4057fc:	f898 3000 	ldrb.w	r3, [r8]
  405800:	e451      	b.n	4050a6 <_svfprintf_r+0xb2>
  405802:	f898 3000 	ldrb.w	r3, [r8]
  405806:	2201      	movs	r2, #1
  405808:	212b      	movs	r1, #43	; 0x2b
  40580a:	e44c      	b.n	4050a6 <_svfprintf_r+0xb2>
  40580c:	9311      	str	r3, [sp, #68]	; 0x44
  40580e:	46ab      	mov	fp, r5
  405810:	2a00      	cmp	r2, #0
  405812:	f43f af51 	beq.w	4056b8 <_svfprintf_r+0x6c4>
  405816:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40581a:	e74d      	b.n	4056b8 <_svfprintf_r+0x6c4>
  40581c:	0040c67c 	.word	0x0040c67c
  405820:	7fefffff 	.word	0x7fefffff
  405824:	0040c63c 	.word	0x0040c63c
  405828:	0040c638 	.word	0x0040c638
  40582c:	0040c648 	.word	0x0040c648
  405830:	9311      	str	r3, [sp, #68]	; 0x44
  405832:	46ab      	mov	fp, r5
  405834:	2a00      	cmp	r2, #0
  405836:	f040 8703 	bne.w	406640 <_svfprintf_r+0x164c>
  40583a:	9b07      	ldr	r3, [sp, #28]
  40583c:	4899      	ldr	r0, [pc, #612]	; (405aa4 <_svfprintf_r+0xab0>)
  40583e:	069d      	lsls	r5, r3, #26
  405840:	f53f af69 	bmi.w	405716 <_svfprintf_r+0x722>
  405844:	9b07      	ldr	r3, [sp, #28]
  405846:	06dc      	lsls	r4, r3, #27
  405848:	f140 845e 	bpl.w	406108 <_svfprintf_r+0x1114>
  40584c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40584e:	4613      	mov	r3, r2
  405850:	3304      	adds	r3, #4
  405852:	6814      	ldr	r4, [r2, #0]
  405854:	930e      	str	r3, [sp, #56]	; 0x38
  405856:	2500      	movs	r5, #0
  405858:	e766      	b.n	405728 <_svfprintf_r+0x734>
  40585a:	f898 3000 	ldrb.w	r3, [r8]
  40585e:	2b6c      	cmp	r3, #108	; 0x6c
  405860:	f000 84e1 	beq.w	406226 <_svfprintf_r+0x1232>
  405864:	9807      	ldr	r0, [sp, #28]
  405866:	f040 0010 	orr.w	r0, r0, #16
  40586a:	9007      	str	r0, [sp, #28]
  40586c:	e41b      	b.n	4050a6 <_svfprintf_r+0xb2>
  40586e:	2a00      	cmp	r2, #0
  405870:	f040 86db 	bne.w	40662a <_svfprintf_r+0x1636>
  405874:	9b07      	ldr	r3, [sp, #28]
  405876:	069b      	lsls	r3, r3, #26
  405878:	f140 842f 	bpl.w	4060da <_svfprintf_r+0x10e6>
  40587c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40587e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405880:	6813      	ldr	r3, [r2, #0]
  405882:	17cd      	asrs	r5, r1, #31
  405884:	4608      	mov	r0, r1
  405886:	3204      	adds	r2, #4
  405888:	4629      	mov	r1, r5
  40588a:	920e      	str	r2, [sp, #56]	; 0x38
  40588c:	e9c3 0100 	strd	r0, r1, [r3]
  405890:	f7ff bbd6 	b.w	405040 <_svfprintf_r+0x4c>
  405894:	9b07      	ldr	r3, [sp, #28]
  405896:	f043 0320 	orr.w	r3, r3, #32
  40589a:	9307      	str	r3, [sp, #28]
  40589c:	f898 3000 	ldrb.w	r3, [r8]
  4058a0:	e401      	b.n	4050a6 <_svfprintf_r+0xb2>
  4058a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4058a4:	9311      	str	r3, [sp, #68]	; 0x44
  4058a6:	6816      	ldr	r6, [r2, #0]
  4058a8:	2400      	movs	r4, #0
  4058aa:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  4058ae:	1d17      	adds	r7, r2, #4
  4058b0:	2e00      	cmp	r6, #0
  4058b2:	f000 85bd 	beq.w	406430 <_svfprintf_r+0x143c>
  4058b6:	2d00      	cmp	r5, #0
  4058b8:	f2c0 850f 	blt.w	4062da <_svfprintf_r+0x12e6>
  4058bc:	462a      	mov	r2, r5
  4058be:	4621      	mov	r1, r4
  4058c0:	4630      	mov	r0, r6
  4058c2:	f003 fe65 	bl	409590 <memchr>
  4058c6:	2800      	cmp	r0, #0
  4058c8:	f000 8604 	beq.w	4064d4 <_svfprintf_r+0x14e0>
  4058cc:	1b83      	subs	r3, r0, r6
  4058ce:	930d      	str	r3, [sp, #52]	; 0x34
  4058d0:	46a3      	mov	fp, r4
  4058d2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4058d6:	970e      	str	r7, [sp, #56]	; 0x38
  4058d8:	9308      	str	r3, [sp, #32]
  4058da:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  4058de:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4058e2:	e54d      	b.n	405380 <_svfprintf_r+0x38c>
  4058e4:	486f      	ldr	r0, [pc, #444]	; (405aa4 <_svfprintf_r+0xab0>)
  4058e6:	9211      	str	r2, [sp, #68]	; 0x44
  4058e8:	f1bb 0f00 	cmp.w	fp, #0
  4058ec:	f040 8173 	bne.w	405bd6 <_svfprintf_r+0xbe2>
  4058f0:	465f      	mov	r7, fp
  4058f2:	f04f 0b00 	mov.w	fp, #0
  4058f6:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4058fa:	ae30      	add	r6, sp, #192	; 0xc0
  4058fc:	e539      	b.n	405372 <_svfprintf_r+0x37e>
  4058fe:	9311      	str	r3, [sp, #68]	; 0x44
  405900:	2a00      	cmp	r2, #0
  405902:	f040 86b0 	bne.w	406666 <_svfprintf_r+0x1672>
  405906:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405908:	2a00      	cmp	r2, #0
  40590a:	f43f ac65 	beq.w	4051d8 <_svfprintf_r+0x1e4>
  40590e:	2300      	movs	r3, #0
  405910:	2101      	movs	r1, #1
  405912:	461f      	mov	r7, r3
  405914:	9108      	str	r1, [sp, #32]
  405916:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  40591a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40591e:	469b      	mov	fp, r3
  405920:	9313      	str	r3, [sp, #76]	; 0x4c
  405922:	910d      	str	r1, [sp, #52]	; 0x34
  405924:	ae26      	add	r6, sp, #152	; 0x98
  405926:	e52f      	b.n	405388 <_svfprintf_r+0x394>
  405928:	f1bb 0f00 	cmp.w	fp, #0
  40592c:	f000 85dd 	beq.w	4064ea <_svfprintf_r+0x14f6>
  405930:	2700      	movs	r7, #0
  405932:	2400      	movs	r4, #0
  405934:	2500      	movs	r5, #0
  405936:	e482      	b.n	40523e <_svfprintf_r+0x24a>
  405938:	485a      	ldr	r0, [pc, #360]	; (405aa4 <_svfprintf_r+0xab0>)
  40593a:	9307      	str	r3, [sp, #28]
  40593c:	9211      	str	r2, [sp, #68]	; 0x44
  40593e:	ea54 0305 	orrs.w	r3, r4, r5
  405942:	970e      	str	r7, [sp, #56]	; 0x38
  405944:	f04f 0700 	mov.w	r7, #0
  405948:	f47f af0c 	bne.w	405764 <_svfprintf_r+0x770>
  40594c:	2400      	movs	r4, #0
  40594e:	2500      	movs	r5, #0
  405950:	e708      	b.n	405764 <_svfprintf_r+0x770>
  405952:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405954:	e568      	b.n	405428 <_svfprintf_r+0x434>
  405956:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405958:	2b65      	cmp	r3, #101	; 0x65
  40595a:	f340 80a9 	ble.w	405ab0 <_svfprintf_r+0xabc>
  40595e:	9814      	ldr	r0, [sp, #80]	; 0x50
  405960:	9915      	ldr	r1, [sp, #84]	; 0x54
  405962:	2200      	movs	r2, #0
  405964:	2300      	movs	r3, #0
  405966:	f005 fbbf 	bl	40b0e8 <__aeabi_dcmpeq>
  40596a:	2800      	cmp	r0, #0
  40596c:	f000 8135 	beq.w	405bda <_svfprintf_r+0xbe6>
  405970:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405972:	4a4d      	ldr	r2, [pc, #308]	; (405aa8 <_svfprintf_r+0xab4>)
  405974:	f8c9 2000 	str.w	r2, [r9]
  405978:	3301      	adds	r3, #1
  40597a:	3401      	adds	r4, #1
  40597c:	2201      	movs	r2, #1
  40597e:	2b07      	cmp	r3, #7
  405980:	9425      	str	r4, [sp, #148]	; 0x94
  405982:	9324      	str	r3, [sp, #144]	; 0x90
  405984:	f8c9 2004 	str.w	r2, [r9, #4]
  405988:	f300 83e6 	bgt.w	406158 <_svfprintf_r+0x1164>
  40598c:	f109 0908 	add.w	r9, r9, #8
  405990:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405992:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405994:	4293      	cmp	r3, r2
  405996:	db03      	blt.n	4059a0 <_svfprintf_r+0x9ac>
  405998:	9b07      	ldr	r3, [sp, #28]
  40599a:	07db      	lsls	r3, r3, #31
  40599c:	f57f adba 	bpl.w	405514 <_svfprintf_r+0x520>
  4059a0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4059a2:	9916      	ldr	r1, [sp, #88]	; 0x58
  4059a4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  4059a6:	f8c9 2000 	str.w	r2, [r9]
  4059aa:	3301      	adds	r3, #1
  4059ac:	440c      	add	r4, r1
  4059ae:	2b07      	cmp	r3, #7
  4059b0:	9425      	str	r4, [sp, #148]	; 0x94
  4059b2:	f8c9 1004 	str.w	r1, [r9, #4]
  4059b6:	9324      	str	r3, [sp, #144]	; 0x90
  4059b8:	f300 843f 	bgt.w	40623a <_svfprintf_r+0x1246>
  4059bc:	f109 0908 	add.w	r9, r9, #8
  4059c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4059c2:	1e5d      	subs	r5, r3, #1
  4059c4:	2d00      	cmp	r5, #0
  4059c6:	f77f ada5 	ble.w	405514 <_svfprintf_r+0x520>
  4059ca:	4a38      	ldr	r2, [pc, #224]	; (405aac <_svfprintf_r+0xab8>)
  4059cc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4059ce:	920f      	str	r2, [sp, #60]	; 0x3c
  4059d0:	2d10      	cmp	r5, #16
  4059d2:	f340 81e6 	ble.w	405da2 <_svfprintf_r+0xdae>
  4059d6:	2610      	movs	r6, #16
  4059d8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4059da:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  4059de:	e005      	b.n	4059ec <_svfprintf_r+0x9f8>
  4059e0:	f109 0908 	add.w	r9, r9, #8
  4059e4:	3d10      	subs	r5, #16
  4059e6:	2d10      	cmp	r5, #16
  4059e8:	f340 81db 	ble.w	405da2 <_svfprintf_r+0xdae>
  4059ec:	3301      	adds	r3, #1
  4059ee:	3410      	adds	r4, #16
  4059f0:	2b07      	cmp	r3, #7
  4059f2:	9425      	str	r4, [sp, #148]	; 0x94
  4059f4:	9324      	str	r3, [sp, #144]	; 0x90
  4059f6:	f8c9 a000 	str.w	sl, [r9]
  4059fa:	f8c9 6004 	str.w	r6, [r9, #4]
  4059fe:	ddef      	ble.n	4059e0 <_svfprintf_r+0x9ec>
  405a00:	aa23      	add	r2, sp, #140	; 0x8c
  405a02:	4659      	mov	r1, fp
  405a04:	4638      	mov	r0, r7
  405a06:	f004 fd03 	bl	40a410 <__ssprint_r>
  405a0a:	2800      	cmp	r0, #0
  405a0c:	f47f abeb 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  405a10:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405a12:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405a14:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405a18:	e7e4      	b.n	4059e4 <_svfprintf_r+0x9f0>
  405a1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405a1c:	9a08      	ldr	r2, [sp, #32]
  405a1e:	1a9f      	subs	r7, r3, r2
  405a20:	2f00      	cmp	r7, #0
  405a22:	f77f ad25 	ble.w	405470 <_svfprintf_r+0x47c>
  405a26:	4a21      	ldr	r2, [pc, #132]	; (405aac <_svfprintf_r+0xab8>)
  405a28:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405a2a:	920f      	str	r2, [sp, #60]	; 0x3c
  405a2c:	2f10      	cmp	r7, #16
  405a2e:	dd2b      	ble.n	405a88 <_svfprintf_r+0xa94>
  405a30:	464a      	mov	r2, r9
  405a32:	4621      	mov	r1, r4
  405a34:	46b9      	mov	r9, r7
  405a36:	2510      	movs	r5, #16
  405a38:	4637      	mov	r7, r6
  405a3a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405a3c:	9e09      	ldr	r6, [sp, #36]	; 0x24
  405a3e:	e006      	b.n	405a4e <_svfprintf_r+0xa5a>
  405a40:	f1a9 0910 	sub.w	r9, r9, #16
  405a44:	f1b9 0f10 	cmp.w	r9, #16
  405a48:	f102 0208 	add.w	r2, r2, #8
  405a4c:	dd18      	ble.n	405a80 <_svfprintf_r+0xa8c>
  405a4e:	3301      	adds	r3, #1
  405a50:	3110      	adds	r1, #16
  405a52:	2b07      	cmp	r3, #7
  405a54:	9125      	str	r1, [sp, #148]	; 0x94
  405a56:	9324      	str	r3, [sp, #144]	; 0x90
  405a58:	f8c2 a000 	str.w	sl, [r2]
  405a5c:	6055      	str	r5, [r2, #4]
  405a5e:	ddef      	ble.n	405a40 <_svfprintf_r+0xa4c>
  405a60:	aa23      	add	r2, sp, #140	; 0x8c
  405a62:	4631      	mov	r1, r6
  405a64:	4620      	mov	r0, r4
  405a66:	f004 fcd3 	bl	40a410 <__ssprint_r>
  405a6a:	2800      	cmp	r0, #0
  405a6c:	f47f abbb 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  405a70:	f1a9 0910 	sub.w	r9, r9, #16
  405a74:	f1b9 0f10 	cmp.w	r9, #16
  405a78:	9925      	ldr	r1, [sp, #148]	; 0x94
  405a7a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405a7c:	aa30      	add	r2, sp, #192	; 0xc0
  405a7e:	dce6      	bgt.n	405a4e <_svfprintf_r+0xa5a>
  405a80:	463e      	mov	r6, r7
  405a82:	460c      	mov	r4, r1
  405a84:	464f      	mov	r7, r9
  405a86:	4691      	mov	r9, r2
  405a88:	3301      	adds	r3, #1
  405a8a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405a8c:	9324      	str	r3, [sp, #144]	; 0x90
  405a8e:	443c      	add	r4, r7
  405a90:	2b07      	cmp	r3, #7
  405a92:	9425      	str	r4, [sp, #148]	; 0x94
  405a94:	e889 0084 	stmia.w	r9, {r2, r7}
  405a98:	f300 8245 	bgt.w	405f26 <_svfprintf_r+0xf32>
  405a9c:	f109 0908 	add.w	r9, r9, #8
  405aa0:	e4e6      	b.n	405470 <_svfprintf_r+0x47c>
  405aa2:	bf00      	nop
  405aa4:	0040c65c 	.word	0x0040c65c
  405aa8:	0040c678 	.word	0x0040c678
  405aac:	0040c628 	.word	0x0040c628
  405ab0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405ab2:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405ab4:	2b01      	cmp	r3, #1
  405ab6:	f340 8208 	ble.w	405eca <_svfprintf_r+0xed6>
  405aba:	3501      	adds	r5, #1
  405abc:	3401      	adds	r4, #1
  405abe:	2301      	movs	r3, #1
  405ac0:	2d07      	cmp	r5, #7
  405ac2:	9425      	str	r4, [sp, #148]	; 0x94
  405ac4:	9524      	str	r5, [sp, #144]	; 0x90
  405ac6:	f8c9 6000 	str.w	r6, [r9]
  405aca:	f8c9 3004 	str.w	r3, [r9, #4]
  405ace:	f300 820d 	bgt.w	405eec <_svfprintf_r+0xef8>
  405ad2:	f109 0908 	add.w	r9, r9, #8
  405ad6:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405ad8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  405ada:	f8c9 3000 	str.w	r3, [r9]
  405ade:	3501      	adds	r5, #1
  405ae0:	4414      	add	r4, r2
  405ae2:	2d07      	cmp	r5, #7
  405ae4:	9425      	str	r4, [sp, #148]	; 0x94
  405ae6:	9524      	str	r5, [sp, #144]	; 0x90
  405ae8:	f8c9 2004 	str.w	r2, [r9, #4]
  405aec:	f300 820e 	bgt.w	405f0c <_svfprintf_r+0xf18>
  405af0:	f109 0908 	add.w	r9, r9, #8
  405af4:	2300      	movs	r3, #0
  405af6:	9814      	ldr	r0, [sp, #80]	; 0x50
  405af8:	9915      	ldr	r1, [sp, #84]	; 0x54
  405afa:	2200      	movs	r2, #0
  405afc:	f005 faf4 	bl	40b0e8 <__aeabi_dcmpeq>
  405b00:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405b02:	2800      	cmp	r0, #0
  405b04:	f040 80c3 	bne.w	405c8e <_svfprintf_r+0xc9a>
  405b08:	3b01      	subs	r3, #1
  405b0a:	3501      	adds	r5, #1
  405b0c:	3601      	adds	r6, #1
  405b0e:	441c      	add	r4, r3
  405b10:	2d07      	cmp	r5, #7
  405b12:	9524      	str	r5, [sp, #144]	; 0x90
  405b14:	9425      	str	r4, [sp, #148]	; 0x94
  405b16:	f8c9 6000 	str.w	r6, [r9]
  405b1a:	f8c9 3004 	str.w	r3, [r9, #4]
  405b1e:	f300 80f5 	bgt.w	405d0c <_svfprintf_r+0xd18>
  405b22:	f109 0908 	add.w	r9, r9, #8
  405b26:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405b28:	f8c9 2004 	str.w	r2, [r9, #4]
  405b2c:	3501      	adds	r5, #1
  405b2e:	4414      	add	r4, r2
  405b30:	ab1f      	add	r3, sp, #124	; 0x7c
  405b32:	2d07      	cmp	r5, #7
  405b34:	9425      	str	r4, [sp, #148]	; 0x94
  405b36:	9524      	str	r5, [sp, #144]	; 0x90
  405b38:	f8c9 3000 	str.w	r3, [r9]
  405b3c:	f77f ace8 	ble.w	405510 <_svfprintf_r+0x51c>
  405b40:	aa23      	add	r2, sp, #140	; 0x8c
  405b42:	9909      	ldr	r1, [sp, #36]	; 0x24
  405b44:	980a      	ldr	r0, [sp, #40]	; 0x28
  405b46:	f004 fc63 	bl	40a410 <__ssprint_r>
  405b4a:	2800      	cmp	r0, #0
  405b4c:	f47f ab4b 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  405b50:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405b52:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405b56:	e4dd      	b.n	405514 <_svfprintf_r+0x520>
  405b58:	aa23      	add	r2, sp, #140	; 0x8c
  405b5a:	9909      	ldr	r1, [sp, #36]	; 0x24
  405b5c:	980a      	ldr	r0, [sp, #40]	; 0x28
  405b5e:	f004 fc57 	bl	40a410 <__ssprint_r>
  405b62:	2800      	cmp	r0, #0
  405b64:	f43f ad24 	beq.w	4055b0 <_svfprintf_r+0x5bc>
  405b68:	f7ff bb3d 	b.w	4051e6 <_svfprintf_r+0x1f2>
  405b6c:	aa23      	add	r2, sp, #140	; 0x8c
  405b6e:	9909      	ldr	r1, [sp, #36]	; 0x24
  405b70:	980a      	ldr	r0, [sp, #40]	; 0x28
  405b72:	f004 fc4d 	bl	40a410 <__ssprint_r>
  405b76:	2800      	cmp	r0, #0
  405b78:	f47f ab35 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  405b7c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405b7e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405b82:	e4b4      	b.n	4054ee <_svfprintf_r+0x4fa>
  405b84:	aa23      	add	r2, sp, #140	; 0x8c
  405b86:	9909      	ldr	r1, [sp, #36]	; 0x24
  405b88:	980a      	ldr	r0, [sp, #40]	; 0x28
  405b8a:	f004 fc41 	bl	40a410 <__ssprint_r>
  405b8e:	2800      	cmp	r0, #0
  405b90:	f47f ab29 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  405b94:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405b96:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405b9a:	e455      	b.n	405448 <_svfprintf_r+0x454>
  405b9c:	aa23      	add	r2, sp, #140	; 0x8c
  405b9e:	9909      	ldr	r1, [sp, #36]	; 0x24
  405ba0:	980a      	ldr	r0, [sp, #40]	; 0x28
  405ba2:	f004 fc35 	bl	40a410 <__ssprint_r>
  405ba6:	2800      	cmp	r0, #0
  405ba8:	f47f ab1d 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  405bac:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405bae:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405bb2:	e459      	b.n	405468 <_svfprintf_r+0x474>
  405bb4:	f1bb 0f00 	cmp.w	fp, #0
  405bb8:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  405bbc:	f2c0 82d8 	blt.w	406170 <_svfprintf_r+0x117c>
  405bc0:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  405bc4:	9307      	str	r3, [sp, #28]
  405bc6:	ea54 0305 	orrs.w	r3, r4, r5
  405bca:	f47f adcb 	bne.w	405764 <_svfprintf_r+0x770>
  405bce:	f1bb 0f00 	cmp.w	fp, #0
  405bd2:	f43f ae8d 	beq.w	4058f0 <_svfprintf_r+0x8fc>
  405bd6:	2700      	movs	r7, #0
  405bd8:	e6b8      	b.n	40594c <_svfprintf_r+0x958>
  405bda:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  405bdc:	2d00      	cmp	r5, #0
  405bde:	f340 82ca 	ble.w	406176 <_svfprintf_r+0x1182>
  405be2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405be4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405be6:	4293      	cmp	r3, r2
  405be8:	bfa8      	it	ge
  405bea:	4613      	movge	r3, r2
  405bec:	2b00      	cmp	r3, #0
  405bee:	461d      	mov	r5, r3
  405bf0:	dd0d      	ble.n	405c0e <_svfprintf_r+0xc1a>
  405bf2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405bf4:	f8c9 6000 	str.w	r6, [r9]
  405bf8:	3301      	adds	r3, #1
  405bfa:	442c      	add	r4, r5
  405bfc:	2b07      	cmp	r3, #7
  405bfe:	9425      	str	r4, [sp, #148]	; 0x94
  405c00:	f8c9 5004 	str.w	r5, [r9, #4]
  405c04:	9324      	str	r3, [sp, #144]	; 0x90
  405c06:	f300 839c 	bgt.w	406342 <_svfprintf_r+0x134e>
  405c0a:	f109 0908 	add.w	r9, r9, #8
  405c0e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405c10:	2d00      	cmp	r5, #0
  405c12:	bfa8      	it	ge
  405c14:	1b5b      	subge	r3, r3, r5
  405c16:	2b00      	cmp	r3, #0
  405c18:	461d      	mov	r5, r3
  405c1a:	f340 80f6 	ble.w	405e0a <_svfprintf_r+0xe16>
  405c1e:	4aba      	ldr	r2, [pc, #744]	; (405f08 <_svfprintf_r+0xf14>)
  405c20:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405c22:	920f      	str	r2, [sp, #60]	; 0x3c
  405c24:	2d10      	cmp	r5, #16
  405c26:	f340 828a 	ble.w	40613e <_svfprintf_r+0x114a>
  405c2a:	4622      	mov	r2, r4
  405c2c:	2710      	movs	r7, #16
  405c2e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405c32:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405c34:	e005      	b.n	405c42 <_svfprintf_r+0xc4e>
  405c36:	f109 0908 	add.w	r9, r9, #8
  405c3a:	3d10      	subs	r5, #16
  405c3c:	2d10      	cmp	r5, #16
  405c3e:	f340 827d 	ble.w	40613c <_svfprintf_r+0x1148>
  405c42:	3301      	adds	r3, #1
  405c44:	3210      	adds	r2, #16
  405c46:	2b07      	cmp	r3, #7
  405c48:	9225      	str	r2, [sp, #148]	; 0x94
  405c4a:	9324      	str	r3, [sp, #144]	; 0x90
  405c4c:	f8c9 a000 	str.w	sl, [r9]
  405c50:	f8c9 7004 	str.w	r7, [r9, #4]
  405c54:	ddef      	ble.n	405c36 <_svfprintf_r+0xc42>
  405c56:	aa23      	add	r2, sp, #140	; 0x8c
  405c58:	4621      	mov	r1, r4
  405c5a:	4658      	mov	r0, fp
  405c5c:	f004 fbd8 	bl	40a410 <__ssprint_r>
  405c60:	2800      	cmp	r0, #0
  405c62:	f47f aac0 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  405c66:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405c68:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405c6a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405c6e:	e7e4      	b.n	405c3a <_svfprintf_r+0xc46>
  405c70:	aa23      	add	r2, sp, #140	; 0x8c
  405c72:	9909      	ldr	r1, [sp, #36]	; 0x24
  405c74:	980a      	ldr	r0, [sp, #40]	; 0x28
  405c76:	f004 fbcb 	bl	40a410 <__ssprint_r>
  405c7a:	2800      	cmp	r0, #0
  405c7c:	f47f aab3 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  405c80:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  405c84:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405c86:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405c8a:	f7ff bbcd 	b.w	405428 <_svfprintf_r+0x434>
  405c8e:	1e5e      	subs	r6, r3, #1
  405c90:	2e00      	cmp	r6, #0
  405c92:	f77f af48 	ble.w	405b26 <_svfprintf_r+0xb32>
  405c96:	4b9c      	ldr	r3, [pc, #624]	; (405f08 <_svfprintf_r+0xf14>)
  405c98:	930f      	str	r3, [sp, #60]	; 0x3c
  405c9a:	2e10      	cmp	r6, #16
  405c9c:	dd2c      	ble.n	405cf8 <_svfprintf_r+0xd04>
  405c9e:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  405ca2:	2710      	movs	r7, #16
  405ca4:	46b0      	mov	r8, r6
  405ca6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405caa:	9e09      	ldr	r6, [sp, #36]	; 0x24
  405cac:	e006      	b.n	405cbc <_svfprintf_r+0xcc8>
  405cae:	f1a8 0810 	sub.w	r8, r8, #16
  405cb2:	f1b8 0f10 	cmp.w	r8, #16
  405cb6:	f109 0908 	add.w	r9, r9, #8
  405cba:	dd1a      	ble.n	405cf2 <_svfprintf_r+0xcfe>
  405cbc:	3501      	adds	r5, #1
  405cbe:	3410      	adds	r4, #16
  405cc0:	2d07      	cmp	r5, #7
  405cc2:	9425      	str	r4, [sp, #148]	; 0x94
  405cc4:	9524      	str	r5, [sp, #144]	; 0x90
  405cc6:	f8c9 a000 	str.w	sl, [r9]
  405cca:	f8c9 7004 	str.w	r7, [r9, #4]
  405cce:	ddee      	ble.n	405cae <_svfprintf_r+0xcba>
  405cd0:	aa23      	add	r2, sp, #140	; 0x8c
  405cd2:	4631      	mov	r1, r6
  405cd4:	4658      	mov	r0, fp
  405cd6:	f004 fb9b 	bl	40a410 <__ssprint_r>
  405cda:	2800      	cmp	r0, #0
  405cdc:	f47f aa83 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  405ce0:	f1a8 0810 	sub.w	r8, r8, #16
  405ce4:	f1b8 0f10 	cmp.w	r8, #16
  405ce8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405cea:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405cec:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405cf0:	dce4      	bgt.n	405cbc <_svfprintf_r+0xcc8>
  405cf2:	4646      	mov	r6, r8
  405cf4:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  405cf8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405cfa:	3501      	adds	r5, #1
  405cfc:	4434      	add	r4, r6
  405cfe:	2d07      	cmp	r5, #7
  405d00:	9425      	str	r4, [sp, #148]	; 0x94
  405d02:	9524      	str	r5, [sp, #144]	; 0x90
  405d04:	e889 0048 	stmia.w	r9, {r3, r6}
  405d08:	f77f af0b 	ble.w	405b22 <_svfprintf_r+0xb2e>
  405d0c:	aa23      	add	r2, sp, #140	; 0x8c
  405d0e:	9909      	ldr	r1, [sp, #36]	; 0x24
  405d10:	980a      	ldr	r0, [sp, #40]	; 0x28
  405d12:	f004 fb7d 	bl	40a410 <__ssprint_r>
  405d16:	2800      	cmp	r0, #0
  405d18:	f47f aa65 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  405d1c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405d1e:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405d20:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405d24:	e6ff      	b.n	405b26 <_svfprintf_r+0xb32>
  405d26:	9907      	ldr	r1, [sp, #28]
  405d28:	f011 0210 	ands.w	r2, r1, #16
  405d2c:	f000 8108 	beq.w	405f40 <_svfprintf_r+0xf4c>
  405d30:	980e      	ldr	r0, [sp, #56]	; 0x38
  405d32:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  405d36:	f1bb 0f00 	cmp.w	fp, #0
  405d3a:	6804      	ldr	r4, [r0, #0]
  405d3c:	f100 0704 	add.w	r7, r0, #4
  405d40:	f04f 0500 	mov.w	r5, #0
  405d44:	db26      	blt.n	405d94 <_svfprintf_r+0xda0>
  405d46:	460a      	mov	r2, r1
  405d48:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  405d4c:	9207      	str	r2, [sp, #28]
  405d4e:	ea54 0205 	orrs.w	r2, r4, r5
  405d52:	970e      	str	r7, [sp, #56]	; 0x38
  405d54:	461f      	mov	r7, r3
  405d56:	f47f aaef 	bne.w	405338 <_svfprintf_r+0x344>
  405d5a:	e4c8      	b.n	4056ee <_svfprintf_r+0x6fa>
  405d5c:	9b07      	ldr	r3, [sp, #28]
  405d5e:	06d9      	lsls	r1, r3, #27
  405d60:	d42a      	bmi.n	405db8 <_svfprintf_r+0xdc4>
  405d62:	9b07      	ldr	r3, [sp, #28]
  405d64:	065a      	lsls	r2, r3, #25
  405d66:	d527      	bpl.n	405db8 <_svfprintf_r+0xdc4>
  405d68:	990e      	ldr	r1, [sp, #56]	; 0x38
  405d6a:	f9b1 4000 	ldrsh.w	r4, [r1]
  405d6e:	3104      	adds	r1, #4
  405d70:	17e5      	asrs	r5, r4, #31
  405d72:	4622      	mov	r2, r4
  405d74:	462b      	mov	r3, r5
  405d76:	910e      	str	r1, [sp, #56]	; 0x38
  405d78:	f7ff bacb 	b.w	405312 <_svfprintf_r+0x31e>
  405d7c:	990e      	ldr	r1, [sp, #56]	; 0x38
  405d7e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  405d82:	f1bb 0f00 	cmp.w	fp, #0
  405d86:	680c      	ldr	r4, [r1, #0]
  405d88:	f101 0704 	add.w	r7, r1, #4
  405d8c:	f04f 0500 	mov.w	r5, #0
  405d90:	f280 8247 	bge.w	406222 <_svfprintf_r+0x122e>
  405d94:	970e      	str	r7, [sp, #56]	; 0x38
  405d96:	461f      	mov	r7, r3
  405d98:	ea54 0305 	orrs.w	r3, r4, r5
  405d9c:	f47f aacc 	bne.w	405338 <_svfprintf_r+0x344>
  405da0:	e4aa      	b.n	4056f8 <_svfprintf_r+0x704>
  405da2:	3301      	adds	r3, #1
  405da4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405da6:	9324      	str	r3, [sp, #144]	; 0x90
  405da8:	442c      	add	r4, r5
  405daa:	2b07      	cmp	r3, #7
  405dac:	9425      	str	r4, [sp, #148]	; 0x94
  405dae:	e889 0024 	stmia.w	r9, {r2, r5}
  405db2:	f77f abad 	ble.w	405510 <_svfprintf_r+0x51c>
  405db6:	e6c3      	b.n	405b40 <_svfprintf_r+0xb4c>
  405db8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405dba:	6814      	ldr	r4, [r2, #0]
  405dbc:	4613      	mov	r3, r2
  405dbe:	3304      	adds	r3, #4
  405dc0:	17e5      	asrs	r5, r4, #31
  405dc2:	4622      	mov	r2, r4
  405dc4:	930e      	str	r3, [sp, #56]	; 0x38
  405dc6:	2a00      	cmp	r2, #0
  405dc8:	462b      	mov	r3, r5
  405dca:	f173 0300 	sbcs.w	r3, r3, #0
  405dce:	f6bf aaa5 	bge.w	40531c <_svfprintf_r+0x328>
  405dd2:	4264      	negs	r4, r4
  405dd4:	f04f 072d 	mov.w	r7, #45	; 0x2d
  405dd8:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  405ddc:	f1bb 0f00 	cmp.w	fp, #0
  405de0:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  405de4:	f6ff aaa8 	blt.w	405338 <_svfprintf_r+0x344>
  405de8:	9b07      	ldr	r3, [sp, #28]
  405dea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405dee:	9307      	str	r3, [sp, #28]
  405df0:	f7ff baa2 	b.w	405338 <_svfprintf_r+0x344>
  405df4:	aa23      	add	r2, sp, #140	; 0x8c
  405df6:	9909      	ldr	r1, [sp, #36]	; 0x24
  405df8:	980a      	ldr	r0, [sp, #40]	; 0x28
  405dfa:	f004 fb09 	bl	40a410 <__ssprint_r>
  405dfe:	2800      	cmp	r0, #0
  405e00:	f47f a9f1 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  405e04:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405e06:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405e0a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405e0c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405e0e:	4432      	add	r2, r6
  405e10:	4617      	mov	r7, r2
  405e12:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405e14:	4293      	cmp	r3, r2
  405e16:	db47      	blt.n	405ea8 <_svfprintf_r+0xeb4>
  405e18:	9a07      	ldr	r2, [sp, #28]
  405e1a:	07d5      	lsls	r5, r2, #31
  405e1c:	d444      	bmi.n	405ea8 <_svfprintf_r+0xeb4>
  405e1e:	9912      	ldr	r1, [sp, #72]	; 0x48
  405e20:	440e      	add	r6, r1
  405e22:	1bf5      	subs	r5, r6, r7
  405e24:	1acb      	subs	r3, r1, r3
  405e26:	429d      	cmp	r5, r3
  405e28:	bfa8      	it	ge
  405e2a:	461d      	movge	r5, r3
  405e2c:	2d00      	cmp	r5, #0
  405e2e:	462e      	mov	r6, r5
  405e30:	dd0d      	ble.n	405e4e <_svfprintf_r+0xe5a>
  405e32:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405e34:	f8c9 7000 	str.w	r7, [r9]
  405e38:	3201      	adds	r2, #1
  405e3a:	442c      	add	r4, r5
  405e3c:	2a07      	cmp	r2, #7
  405e3e:	9425      	str	r4, [sp, #148]	; 0x94
  405e40:	f8c9 5004 	str.w	r5, [r9, #4]
  405e44:	9224      	str	r2, [sp, #144]	; 0x90
  405e46:	f300 830b 	bgt.w	406460 <_svfprintf_r+0x146c>
  405e4a:	f109 0908 	add.w	r9, r9, #8
  405e4e:	2e00      	cmp	r6, #0
  405e50:	bfac      	ite	ge
  405e52:	1b9d      	subge	r5, r3, r6
  405e54:	461d      	movlt	r5, r3
  405e56:	2d00      	cmp	r5, #0
  405e58:	f77f ab5c 	ble.w	405514 <_svfprintf_r+0x520>
  405e5c:	4a2a      	ldr	r2, [pc, #168]	; (405f08 <_svfprintf_r+0xf14>)
  405e5e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405e60:	920f      	str	r2, [sp, #60]	; 0x3c
  405e62:	2d10      	cmp	r5, #16
  405e64:	dd9d      	ble.n	405da2 <_svfprintf_r+0xdae>
  405e66:	2610      	movs	r6, #16
  405e68:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405e6a:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  405e6e:	e004      	b.n	405e7a <_svfprintf_r+0xe86>
  405e70:	f109 0908 	add.w	r9, r9, #8
  405e74:	3d10      	subs	r5, #16
  405e76:	2d10      	cmp	r5, #16
  405e78:	dd93      	ble.n	405da2 <_svfprintf_r+0xdae>
  405e7a:	3301      	adds	r3, #1
  405e7c:	3410      	adds	r4, #16
  405e7e:	2b07      	cmp	r3, #7
  405e80:	9425      	str	r4, [sp, #148]	; 0x94
  405e82:	9324      	str	r3, [sp, #144]	; 0x90
  405e84:	f8c9 a000 	str.w	sl, [r9]
  405e88:	f8c9 6004 	str.w	r6, [r9, #4]
  405e8c:	ddf0      	ble.n	405e70 <_svfprintf_r+0xe7c>
  405e8e:	aa23      	add	r2, sp, #140	; 0x8c
  405e90:	4659      	mov	r1, fp
  405e92:	4638      	mov	r0, r7
  405e94:	f004 fabc 	bl	40a410 <__ssprint_r>
  405e98:	2800      	cmp	r0, #0
  405e9a:	f47f a9a4 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  405e9e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405ea0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405ea2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405ea6:	e7e5      	b.n	405e74 <_svfprintf_r+0xe80>
  405ea8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405eaa:	9816      	ldr	r0, [sp, #88]	; 0x58
  405eac:	9917      	ldr	r1, [sp, #92]	; 0x5c
  405eae:	f8c9 1000 	str.w	r1, [r9]
  405eb2:	3201      	adds	r2, #1
  405eb4:	4404      	add	r4, r0
  405eb6:	2a07      	cmp	r2, #7
  405eb8:	9425      	str	r4, [sp, #148]	; 0x94
  405eba:	f8c9 0004 	str.w	r0, [r9, #4]
  405ebe:	9224      	str	r2, [sp, #144]	; 0x90
  405ec0:	f300 82a9 	bgt.w	406416 <_svfprintf_r+0x1422>
  405ec4:	f109 0908 	add.w	r9, r9, #8
  405ec8:	e7a9      	b.n	405e1e <_svfprintf_r+0xe2a>
  405eca:	9b07      	ldr	r3, [sp, #28]
  405ecc:	07d8      	lsls	r0, r3, #31
  405ece:	f53f adf4 	bmi.w	405aba <_svfprintf_r+0xac6>
  405ed2:	3501      	adds	r5, #1
  405ed4:	3401      	adds	r4, #1
  405ed6:	2301      	movs	r3, #1
  405ed8:	2d07      	cmp	r5, #7
  405eda:	9425      	str	r4, [sp, #148]	; 0x94
  405edc:	9524      	str	r5, [sp, #144]	; 0x90
  405ede:	f8c9 6000 	str.w	r6, [r9]
  405ee2:	f8c9 3004 	str.w	r3, [r9, #4]
  405ee6:	f77f ae1c 	ble.w	405b22 <_svfprintf_r+0xb2e>
  405eea:	e70f      	b.n	405d0c <_svfprintf_r+0xd18>
  405eec:	aa23      	add	r2, sp, #140	; 0x8c
  405eee:	9909      	ldr	r1, [sp, #36]	; 0x24
  405ef0:	980a      	ldr	r0, [sp, #40]	; 0x28
  405ef2:	f004 fa8d 	bl	40a410 <__ssprint_r>
  405ef6:	2800      	cmp	r0, #0
  405ef8:	f47f a975 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  405efc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405efe:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405f00:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405f04:	e5e7      	b.n	405ad6 <_svfprintf_r+0xae2>
  405f06:	bf00      	nop
  405f08:	0040c628 	.word	0x0040c628
  405f0c:	aa23      	add	r2, sp, #140	; 0x8c
  405f0e:	9909      	ldr	r1, [sp, #36]	; 0x24
  405f10:	980a      	ldr	r0, [sp, #40]	; 0x28
  405f12:	f004 fa7d 	bl	40a410 <__ssprint_r>
  405f16:	2800      	cmp	r0, #0
  405f18:	f47f a965 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  405f1c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405f1e:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405f20:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405f24:	e5e6      	b.n	405af4 <_svfprintf_r+0xb00>
  405f26:	aa23      	add	r2, sp, #140	; 0x8c
  405f28:	9909      	ldr	r1, [sp, #36]	; 0x24
  405f2a:	980a      	ldr	r0, [sp, #40]	; 0x28
  405f2c:	f004 fa70 	bl	40a410 <__ssprint_r>
  405f30:	2800      	cmp	r0, #0
  405f32:	f47f a958 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  405f36:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405f38:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405f3c:	f7ff ba98 	b.w	405470 <_svfprintf_r+0x47c>
  405f40:	9907      	ldr	r1, [sp, #28]
  405f42:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  405f46:	f43f af19 	beq.w	405d7c <_svfprintf_r+0xd88>
  405f4a:	980e      	ldr	r0, [sp, #56]	; 0x38
  405f4c:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  405f50:	f1bb 0f00 	cmp.w	fp, #0
  405f54:	8804      	ldrh	r4, [r0, #0]
  405f56:	f100 0704 	add.w	r7, r0, #4
  405f5a:	f04f 0500 	mov.w	r5, #0
  405f5e:	f2c0 81b9 	blt.w	4062d4 <_svfprintf_r+0x12e0>
  405f62:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  405f66:	9307      	str	r3, [sp, #28]
  405f68:	ea54 0305 	orrs.w	r3, r4, r5
  405f6c:	970e      	str	r7, [sp, #56]	; 0x38
  405f6e:	4617      	mov	r7, r2
  405f70:	f47f a9e2 	bne.w	405338 <_svfprintf_r+0x344>
  405f74:	f7ff bbbb 	b.w	4056ee <_svfprintf_r+0x6fa>
  405f78:	9c14      	ldr	r4, [sp, #80]	; 0x50
  405f7a:	4622      	mov	r2, r4
  405f7c:	4620      	mov	r0, r4
  405f7e:	9c15      	ldr	r4, [sp, #84]	; 0x54
  405f80:	4623      	mov	r3, r4
  405f82:	4621      	mov	r1, r4
  405f84:	f005 f8e2 	bl	40b14c <__aeabi_dcmpun>
  405f88:	2800      	cmp	r0, #0
  405f8a:	f040 8317 	bne.w	4065bc <_svfprintf_r+0x15c8>
  405f8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405f90:	f1bb 3fff 	cmp.w	fp, #4294967295
  405f94:	f023 0320 	bic.w	r3, r3, #32
  405f98:	930d      	str	r3, [sp, #52]	; 0x34
  405f9a:	f000 8270 	beq.w	40647e <_svfprintf_r+0x148a>
  405f9e:	2b47      	cmp	r3, #71	; 0x47
  405fa0:	f000 8192 	beq.w	4062c8 <_svfprintf_r+0x12d4>
  405fa4:	9b07      	ldr	r3, [sp, #28]
  405fa6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  405faa:	9310      	str	r3, [sp, #64]	; 0x40
  405fac:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405fae:	1e1f      	subs	r7, r3, #0
  405fb0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405fb2:	9308      	str	r3, [sp, #32]
  405fb4:	bfbb      	ittet	lt
  405fb6:	463b      	movlt	r3, r7
  405fb8:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  405fbc:	2300      	movge	r3, #0
  405fbe:	232d      	movlt	r3, #45	; 0x2d
  405fc0:	930f      	str	r3, [sp, #60]	; 0x3c
  405fc2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405fc4:	2b66      	cmp	r3, #102	; 0x66
  405fc6:	f000 825d 	beq.w	406484 <_svfprintf_r+0x1490>
  405fca:	2b46      	cmp	r3, #70	; 0x46
  405fcc:	f000 8151 	beq.w	406272 <_svfprintf_r+0x127e>
  405fd0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405fd2:	9a08      	ldr	r2, [sp, #32]
  405fd4:	2b45      	cmp	r3, #69	; 0x45
  405fd6:	a821      	add	r0, sp, #132	; 0x84
  405fd8:	a91e      	add	r1, sp, #120	; 0x78
  405fda:	bf0c      	ite	eq
  405fdc:	f10b 0501 	addeq.w	r5, fp, #1
  405fe0:	465d      	movne	r5, fp
  405fe2:	9004      	str	r0, [sp, #16]
  405fe4:	9103      	str	r1, [sp, #12]
  405fe6:	a81d      	add	r0, sp, #116	; 0x74
  405fe8:	2102      	movs	r1, #2
  405fea:	463b      	mov	r3, r7
  405fec:	9002      	str	r0, [sp, #8]
  405fee:	9501      	str	r5, [sp, #4]
  405ff0:	9100      	str	r1, [sp, #0]
  405ff2:	980a      	ldr	r0, [sp, #40]	; 0x28
  405ff4:	f001 fbc4 	bl	407780 <_dtoa_r>
  405ff8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405ffa:	2b67      	cmp	r3, #103	; 0x67
  405ffc:	4606      	mov	r6, r0
  405ffe:	f040 8290 	bne.w	406522 <_svfprintf_r+0x152e>
  406002:	9b07      	ldr	r3, [sp, #28]
  406004:	07da      	lsls	r2, r3, #31
  406006:	f140 82af 	bpl.w	406568 <_svfprintf_r+0x1574>
  40600a:	1974      	adds	r4, r6, r5
  40600c:	9808      	ldr	r0, [sp, #32]
  40600e:	4639      	mov	r1, r7
  406010:	2200      	movs	r2, #0
  406012:	2300      	movs	r3, #0
  406014:	f005 f868 	bl	40b0e8 <__aeabi_dcmpeq>
  406018:	2800      	cmp	r0, #0
  40601a:	f040 8190 	bne.w	40633e <_svfprintf_r+0x134a>
  40601e:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406020:	429c      	cmp	r4, r3
  406022:	d906      	bls.n	406032 <_svfprintf_r+0x103e>
  406024:	2130      	movs	r1, #48	; 0x30
  406026:	1c5a      	adds	r2, r3, #1
  406028:	9221      	str	r2, [sp, #132]	; 0x84
  40602a:	7019      	strb	r1, [r3, #0]
  40602c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40602e:	429c      	cmp	r4, r3
  406030:	d8f9      	bhi.n	406026 <_svfprintf_r+0x1032>
  406032:	1b9b      	subs	r3, r3, r6
  406034:	9312      	str	r3, [sp, #72]	; 0x48
  406036:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406038:	2b47      	cmp	r3, #71	; 0x47
  40603a:	f000 8179 	beq.w	406330 <_svfprintf_r+0x133c>
  40603e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406040:	2b65      	cmp	r3, #101	; 0x65
  406042:	f340 827d 	ble.w	406540 <_svfprintf_r+0x154c>
  406046:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406048:	2b66      	cmp	r3, #102	; 0x66
  40604a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40604c:	9313      	str	r3, [sp, #76]	; 0x4c
  40604e:	f000 825b 	beq.w	406508 <_svfprintf_r+0x1514>
  406052:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  406054:	9912      	ldr	r1, [sp, #72]	; 0x48
  406056:	428a      	cmp	r2, r1
  406058:	f2c0 8230 	blt.w	4064bc <_svfprintf_r+0x14c8>
  40605c:	9b07      	ldr	r3, [sp, #28]
  40605e:	07d9      	lsls	r1, r3, #31
  406060:	f100 8284 	bmi.w	40656c <_svfprintf_r+0x1578>
  406064:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  406068:	920d      	str	r2, [sp, #52]	; 0x34
  40606a:	2267      	movs	r2, #103	; 0x67
  40606c:	9211      	str	r2, [sp, #68]	; 0x44
  40606e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406070:	2a00      	cmp	r2, #0
  406072:	f040 8153 	bne.w	40631c <_svfprintf_r+0x1328>
  406076:	9308      	str	r3, [sp, #32]
  406078:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40607a:	9307      	str	r3, [sp, #28]
  40607c:	4693      	mov	fp, r2
  40607e:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  406082:	f7ff b97d 	b.w	405380 <_svfprintf_r+0x38c>
  406086:	9907      	ldr	r1, [sp, #28]
  406088:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  40608c:	d015      	beq.n	4060ba <_svfprintf_r+0x10c6>
  40608e:	980e      	ldr	r0, [sp, #56]	; 0x38
  406090:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  406094:	f1bb 0f00 	cmp.w	fp, #0
  406098:	8804      	ldrh	r4, [r0, #0]
  40609a:	f100 0704 	add.w	r7, r0, #4
  40609e:	f04f 0500 	mov.w	r5, #0
  4060a2:	db16      	blt.n	4060d2 <_svfprintf_r+0x10de>
  4060a4:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  4060a8:	9307      	str	r3, [sp, #28]
  4060aa:	ea54 0305 	orrs.w	r3, r4, r5
  4060ae:	970e      	str	r7, [sp, #56]	; 0x38
  4060b0:	f43f ac3a 	beq.w	405928 <_svfprintf_r+0x934>
  4060b4:	4617      	mov	r7, r2
  4060b6:	f7ff b8c2 	b.w	40523e <_svfprintf_r+0x24a>
  4060ba:	990e      	ldr	r1, [sp, #56]	; 0x38
  4060bc:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4060c0:	f1bb 0f00 	cmp.w	fp, #0
  4060c4:	680c      	ldr	r4, [r1, #0]
  4060c6:	f101 0704 	add.w	r7, r1, #4
  4060ca:	f04f 0500 	mov.w	r5, #0
  4060ce:	f280 80a5 	bge.w	40621c <_svfprintf_r+0x1228>
  4060d2:	970e      	str	r7, [sp, #56]	; 0x38
  4060d4:	2700      	movs	r7, #0
  4060d6:	f7ff b8b2 	b.w	40523e <_svfprintf_r+0x24a>
  4060da:	9b07      	ldr	r3, [sp, #28]
  4060dc:	06df      	lsls	r7, r3, #27
  4060de:	d40b      	bmi.n	4060f8 <_svfprintf_r+0x1104>
  4060e0:	9b07      	ldr	r3, [sp, #28]
  4060e2:	065e      	lsls	r6, r3, #25
  4060e4:	d508      	bpl.n	4060f8 <_svfprintf_r+0x1104>
  4060e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4060e8:	6813      	ldr	r3, [r2, #0]
  4060ea:	3204      	adds	r2, #4
  4060ec:	920e      	str	r2, [sp, #56]	; 0x38
  4060ee:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  4060f2:	801a      	strh	r2, [r3, #0]
  4060f4:	f7fe bfa4 	b.w	405040 <_svfprintf_r+0x4c>
  4060f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4060fa:	6813      	ldr	r3, [r2, #0]
  4060fc:	3204      	adds	r2, #4
  4060fe:	920e      	str	r2, [sp, #56]	; 0x38
  406100:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  406102:	601a      	str	r2, [r3, #0]
  406104:	f7fe bf9c 	b.w	405040 <_svfprintf_r+0x4c>
  406108:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40610a:	9b07      	ldr	r3, [sp, #28]
  40610c:	f013 0f40 	tst.w	r3, #64	; 0x40
  406110:	4613      	mov	r3, r2
  406112:	f103 0304 	add.w	r3, r3, #4
  406116:	bf0c      	ite	eq
  406118:	6814      	ldreq	r4, [r2, #0]
  40611a:	8814      	ldrhne	r4, [r2, #0]
  40611c:	930e      	str	r3, [sp, #56]	; 0x38
  40611e:	2500      	movs	r5, #0
  406120:	f7ff bb02 	b.w	405728 <_svfprintf_r+0x734>
  406124:	2700      	movs	r7, #0
  406126:	45bb      	cmp	fp, r7
  406128:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40612c:	f6ff ac0e 	blt.w	40594c <_svfprintf_r+0x958>
  406130:	9b07      	ldr	r3, [sp, #28]
  406132:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  406136:	9307      	str	r3, [sp, #28]
  406138:	f7ff bbd6 	b.w	4058e8 <_svfprintf_r+0x8f4>
  40613c:	4614      	mov	r4, r2
  40613e:	3301      	adds	r3, #1
  406140:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406142:	9324      	str	r3, [sp, #144]	; 0x90
  406144:	442c      	add	r4, r5
  406146:	2b07      	cmp	r3, #7
  406148:	9425      	str	r4, [sp, #148]	; 0x94
  40614a:	e889 0024 	stmia.w	r9, {r2, r5}
  40614e:	f73f ae51 	bgt.w	405df4 <_svfprintf_r+0xe00>
  406152:	f109 0908 	add.w	r9, r9, #8
  406156:	e658      	b.n	405e0a <_svfprintf_r+0xe16>
  406158:	aa23      	add	r2, sp, #140	; 0x8c
  40615a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40615c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40615e:	f004 f957 	bl	40a410 <__ssprint_r>
  406162:	2800      	cmp	r0, #0
  406164:	f47f a83f 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  406168:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40616a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40616e:	e40f      	b.n	405990 <_svfprintf_r+0x99c>
  406170:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  406172:	f7ff bbe4 	b.w	40593e <_svfprintf_r+0x94a>
  406176:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406178:	4ab5      	ldr	r2, [pc, #724]	; (406450 <_svfprintf_r+0x145c>)
  40617a:	f8c9 2000 	str.w	r2, [r9]
  40617e:	3301      	adds	r3, #1
  406180:	3401      	adds	r4, #1
  406182:	2201      	movs	r2, #1
  406184:	2b07      	cmp	r3, #7
  406186:	9425      	str	r4, [sp, #148]	; 0x94
  406188:	9324      	str	r3, [sp, #144]	; 0x90
  40618a:	f8c9 2004 	str.w	r2, [r9, #4]
  40618e:	f300 808e 	bgt.w	4062ae <_svfprintf_r+0x12ba>
  406192:	f109 0908 	add.w	r9, r9, #8
  406196:	b92d      	cbnz	r5, 4061a4 <_svfprintf_r+0x11b0>
  406198:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40619a:	b91b      	cbnz	r3, 4061a4 <_svfprintf_r+0x11b0>
  40619c:	9b07      	ldr	r3, [sp, #28]
  40619e:	07df      	lsls	r7, r3, #31
  4061a0:	f57f a9b8 	bpl.w	405514 <_svfprintf_r+0x520>
  4061a4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4061a6:	9916      	ldr	r1, [sp, #88]	; 0x58
  4061a8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  4061aa:	f8c9 2000 	str.w	r2, [r9]
  4061ae:	3301      	adds	r3, #1
  4061b0:	440c      	add	r4, r1
  4061b2:	2b07      	cmp	r3, #7
  4061b4:	9425      	str	r4, [sp, #148]	; 0x94
  4061b6:	f8c9 1004 	str.w	r1, [r9, #4]
  4061ba:	9324      	str	r3, [sp, #144]	; 0x90
  4061bc:	f300 81c2 	bgt.w	406544 <_svfprintf_r+0x1550>
  4061c0:	f109 0908 	add.w	r9, r9, #8
  4061c4:	426d      	negs	r5, r5
  4061c6:	2d00      	cmp	r5, #0
  4061c8:	f340 809b 	ble.w	406302 <_svfprintf_r+0x130e>
  4061cc:	4aa1      	ldr	r2, [pc, #644]	; (406454 <_svfprintf_r+0x1460>)
  4061ce:	920f      	str	r2, [sp, #60]	; 0x3c
  4061d0:	2d10      	cmp	r5, #16
  4061d2:	f340 80c3 	ble.w	40635c <_svfprintf_r+0x1368>
  4061d6:	4622      	mov	r2, r4
  4061d8:	2710      	movs	r7, #16
  4061da:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4061de:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4061e0:	e005      	b.n	4061ee <_svfprintf_r+0x11fa>
  4061e2:	f109 0908 	add.w	r9, r9, #8
  4061e6:	3d10      	subs	r5, #16
  4061e8:	2d10      	cmp	r5, #16
  4061ea:	f340 80b6 	ble.w	40635a <_svfprintf_r+0x1366>
  4061ee:	3301      	adds	r3, #1
  4061f0:	3210      	adds	r2, #16
  4061f2:	2b07      	cmp	r3, #7
  4061f4:	9225      	str	r2, [sp, #148]	; 0x94
  4061f6:	9324      	str	r3, [sp, #144]	; 0x90
  4061f8:	f8c9 a000 	str.w	sl, [r9]
  4061fc:	f8c9 7004 	str.w	r7, [r9, #4]
  406200:	ddef      	ble.n	4061e2 <_svfprintf_r+0x11ee>
  406202:	aa23      	add	r2, sp, #140	; 0x8c
  406204:	4621      	mov	r1, r4
  406206:	4658      	mov	r0, fp
  406208:	f004 f902 	bl	40a410 <__ssprint_r>
  40620c:	2800      	cmp	r0, #0
  40620e:	f47e afea 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  406212:	9a25      	ldr	r2, [sp, #148]	; 0x94
  406214:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406216:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40621a:	e7e4      	b.n	4061e6 <_svfprintf_r+0x11f2>
  40621c:	9a07      	ldr	r2, [sp, #28]
  40621e:	f7ff ba38 	b.w	405692 <_svfprintf_r+0x69e>
  406222:	9a07      	ldr	r2, [sp, #28]
  406224:	e590      	b.n	405d48 <_svfprintf_r+0xd54>
  406226:	9b07      	ldr	r3, [sp, #28]
  406228:	f043 0320 	orr.w	r3, r3, #32
  40622c:	9307      	str	r3, [sp, #28]
  40622e:	f108 0801 	add.w	r8, r8, #1
  406232:	f898 3000 	ldrb.w	r3, [r8]
  406236:	f7fe bf36 	b.w	4050a6 <_svfprintf_r+0xb2>
  40623a:	aa23      	add	r2, sp, #140	; 0x8c
  40623c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40623e:	980a      	ldr	r0, [sp, #40]	; 0x28
  406240:	f004 f8e6 	bl	40a410 <__ssprint_r>
  406244:	2800      	cmp	r0, #0
  406246:	f47e afce 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  40624a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40624c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  406250:	f7ff bbb6 	b.w	4059c0 <_svfprintf_r+0x9cc>
  406254:	2140      	movs	r1, #64	; 0x40
  406256:	980a      	ldr	r0, [sp, #40]	; 0x28
  406258:	f002 fede 	bl	409018 <_malloc_r>
  40625c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40625e:	6010      	str	r0, [r2, #0]
  406260:	6110      	str	r0, [r2, #16]
  406262:	2800      	cmp	r0, #0
  406264:	f000 81e5 	beq.w	406632 <_svfprintf_r+0x163e>
  406268:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40626a:	2340      	movs	r3, #64	; 0x40
  40626c:	6153      	str	r3, [r2, #20]
  40626e:	f7fe bed8 	b.w	405022 <_svfprintf_r+0x2e>
  406272:	a821      	add	r0, sp, #132	; 0x84
  406274:	a91e      	add	r1, sp, #120	; 0x78
  406276:	9004      	str	r0, [sp, #16]
  406278:	9103      	str	r1, [sp, #12]
  40627a:	a81d      	add	r0, sp, #116	; 0x74
  40627c:	2103      	movs	r1, #3
  40627e:	9002      	str	r0, [sp, #8]
  406280:	9a08      	ldr	r2, [sp, #32]
  406282:	f8cd b004 	str.w	fp, [sp, #4]
  406286:	463b      	mov	r3, r7
  406288:	9100      	str	r1, [sp, #0]
  40628a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40628c:	f001 fa78 	bl	407780 <_dtoa_r>
  406290:	465d      	mov	r5, fp
  406292:	4606      	mov	r6, r0
  406294:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406296:	2b46      	cmp	r3, #70	; 0x46
  406298:	eb06 0405 	add.w	r4, r6, r5
  40629c:	f47f aeb6 	bne.w	40600c <_svfprintf_r+0x1018>
  4062a0:	7833      	ldrb	r3, [r6, #0]
  4062a2:	2b30      	cmp	r3, #48	; 0x30
  4062a4:	f000 817c 	beq.w	4065a0 <_svfprintf_r+0x15ac>
  4062a8:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4062aa:	442c      	add	r4, r5
  4062ac:	e6ae      	b.n	40600c <_svfprintf_r+0x1018>
  4062ae:	aa23      	add	r2, sp, #140	; 0x8c
  4062b0:	9909      	ldr	r1, [sp, #36]	; 0x24
  4062b2:	980a      	ldr	r0, [sp, #40]	; 0x28
  4062b4:	f004 f8ac 	bl	40a410 <__ssprint_r>
  4062b8:	2800      	cmp	r0, #0
  4062ba:	f47e af94 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  4062be:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4062c0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4062c2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4062c6:	e766      	b.n	406196 <_svfprintf_r+0x11a2>
  4062c8:	f1bb 0f00 	cmp.w	fp, #0
  4062cc:	bf08      	it	eq
  4062ce:	f04f 0b01 	moveq.w	fp, #1
  4062d2:	e667      	b.n	405fa4 <_svfprintf_r+0xfb0>
  4062d4:	970e      	str	r7, [sp, #56]	; 0x38
  4062d6:	4617      	mov	r7, r2
  4062d8:	e55e      	b.n	405d98 <_svfprintf_r+0xda4>
  4062da:	4630      	mov	r0, r6
  4062dc:	f7fe fb10 	bl	404900 <strlen>
  4062e0:	46a3      	mov	fp, r4
  4062e2:	4603      	mov	r3, r0
  4062e4:	900d      	str	r0, [sp, #52]	; 0x34
  4062e6:	f7ff baf4 	b.w	4058d2 <_svfprintf_r+0x8de>
  4062ea:	aa23      	add	r2, sp, #140	; 0x8c
  4062ec:	9909      	ldr	r1, [sp, #36]	; 0x24
  4062ee:	980a      	ldr	r0, [sp, #40]	; 0x28
  4062f0:	f004 f88e 	bl	40a410 <__ssprint_r>
  4062f4:	2800      	cmp	r0, #0
  4062f6:	f47e af76 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  4062fa:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4062fc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4062fe:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  406302:	9912      	ldr	r1, [sp, #72]	; 0x48
  406304:	f8c9 6000 	str.w	r6, [r9]
  406308:	3301      	adds	r3, #1
  40630a:	440c      	add	r4, r1
  40630c:	2b07      	cmp	r3, #7
  40630e:	9425      	str	r4, [sp, #148]	; 0x94
  406310:	9324      	str	r3, [sp, #144]	; 0x90
  406312:	f8c9 1004 	str.w	r1, [r9, #4]
  406316:	f77f a8fb 	ble.w	405510 <_svfprintf_r+0x51c>
  40631a:	e411      	b.n	405b40 <_svfprintf_r+0xb4c>
  40631c:	272d      	movs	r7, #45	; 0x2d
  40631e:	9308      	str	r3, [sp, #32]
  406320:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406322:	9307      	str	r3, [sp, #28]
  406324:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  406328:	f04f 0b00 	mov.w	fp, #0
  40632c:	f7ff b829 	b.w	405382 <_svfprintf_r+0x38e>
  406330:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  406332:	1cdd      	adds	r5, r3, #3
  406334:	db1e      	blt.n	406374 <_svfprintf_r+0x1380>
  406336:	459b      	cmp	fp, r3
  406338:	db1c      	blt.n	406374 <_svfprintf_r+0x1380>
  40633a:	9313      	str	r3, [sp, #76]	; 0x4c
  40633c:	e689      	b.n	406052 <_svfprintf_r+0x105e>
  40633e:	4623      	mov	r3, r4
  406340:	e677      	b.n	406032 <_svfprintf_r+0x103e>
  406342:	aa23      	add	r2, sp, #140	; 0x8c
  406344:	9909      	ldr	r1, [sp, #36]	; 0x24
  406346:	980a      	ldr	r0, [sp, #40]	; 0x28
  406348:	f004 f862 	bl	40a410 <__ssprint_r>
  40634c:	2800      	cmp	r0, #0
  40634e:	f47e af4a 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  406352:	9c25      	ldr	r4, [sp, #148]	; 0x94
  406354:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  406358:	e459      	b.n	405c0e <_svfprintf_r+0xc1a>
  40635a:	4614      	mov	r4, r2
  40635c:	3301      	adds	r3, #1
  40635e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406360:	9324      	str	r3, [sp, #144]	; 0x90
  406362:	442c      	add	r4, r5
  406364:	2b07      	cmp	r3, #7
  406366:	9425      	str	r4, [sp, #148]	; 0x94
  406368:	e889 0024 	stmia.w	r9, {r2, r5}
  40636c:	dcbd      	bgt.n	4062ea <_svfprintf_r+0x12f6>
  40636e:	f109 0908 	add.w	r9, r9, #8
  406372:	e7c6      	b.n	406302 <_svfprintf_r+0x130e>
  406374:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406376:	3a02      	subs	r2, #2
  406378:	9211      	str	r2, [sp, #68]	; 0x44
  40637a:	3b01      	subs	r3, #1
  40637c:	2b00      	cmp	r3, #0
  40637e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  406382:	931d      	str	r3, [sp, #116]	; 0x74
  406384:	bfb8      	it	lt
  406386:	425b      	neglt	r3, r3
  406388:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
  40638c:	bfb4      	ite	lt
  40638e:	222d      	movlt	r2, #45	; 0x2d
  406390:	222b      	movge	r2, #43	; 0x2b
  406392:	2b09      	cmp	r3, #9
  406394:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  406398:	f340 80f1 	ble.w	40657e <_svfprintf_r+0x158a>
  40639c:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  4063a0:	4604      	mov	r4, r0
  4063a2:	4a2d      	ldr	r2, [pc, #180]	; (406458 <_svfprintf_r+0x1464>)
  4063a4:	fb82 2103 	smull	r2, r1, r2, r3
  4063a8:	17da      	asrs	r2, r3, #31
  4063aa:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  4063ae:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  4063b2:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  4063b6:	f103 0130 	add.w	r1, r3, #48	; 0x30
  4063ba:	2a09      	cmp	r2, #9
  4063bc:	4613      	mov	r3, r2
  4063be:	f804 1d01 	strb.w	r1, [r4, #-1]!
  4063c2:	dcee      	bgt.n	4063a2 <_svfprintf_r+0x13ae>
  4063c4:	4621      	mov	r1, r4
  4063c6:	3330      	adds	r3, #48	; 0x30
  4063c8:	b2da      	uxtb	r2, r3
  4063ca:	f801 2d01 	strb.w	r2, [r1, #-1]!
  4063ce:	4288      	cmp	r0, r1
  4063d0:	f240 813a 	bls.w	406648 <_svfprintf_r+0x1654>
  4063d4:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
  4063d8:	4623      	mov	r3, r4
  4063da:	e001      	b.n	4063e0 <_svfprintf_r+0x13ec>
  4063dc:	f813 2b01 	ldrb.w	r2, [r3], #1
  4063e0:	f801 2b01 	strb.w	r2, [r1], #1
  4063e4:	4298      	cmp	r0, r3
  4063e6:	d1f9      	bne.n	4063dc <_svfprintf_r+0x13e8>
  4063e8:	1c43      	adds	r3, r0, #1
  4063ea:	1b1b      	subs	r3, r3, r4
  4063ec:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  4063f0:	4413      	add	r3, r2
  4063f2:	aa1f      	add	r2, sp, #124	; 0x7c
  4063f4:	1a9b      	subs	r3, r3, r2
  4063f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4063f8:	9319      	str	r3, [sp, #100]	; 0x64
  4063fa:	2a01      	cmp	r2, #1
  4063fc:	4413      	add	r3, r2
  4063fe:	930d      	str	r3, [sp, #52]	; 0x34
  406400:	f340 80ea 	ble.w	4065d8 <_svfprintf_r+0x15e4>
  406404:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406406:	9a16      	ldr	r2, [sp, #88]	; 0x58
  406408:	4413      	add	r3, r2
  40640a:	2200      	movs	r2, #0
  40640c:	930d      	str	r3, [sp, #52]	; 0x34
  40640e:	9213      	str	r2, [sp, #76]	; 0x4c
  406410:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  406414:	e62b      	b.n	40606e <_svfprintf_r+0x107a>
  406416:	aa23      	add	r2, sp, #140	; 0x8c
  406418:	9909      	ldr	r1, [sp, #36]	; 0x24
  40641a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40641c:	f003 fff8 	bl	40a410 <__ssprint_r>
  406420:	2800      	cmp	r0, #0
  406422:	f47e aee0 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  406426:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  406428:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40642a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40642e:	e4f6      	b.n	405e1e <_svfprintf_r+0xe2a>
  406430:	2d06      	cmp	r5, #6
  406432:	462b      	mov	r3, r5
  406434:	bf28      	it	cs
  406436:	2306      	movcs	r3, #6
  406438:	930d      	str	r3, [sp, #52]	; 0x34
  40643a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40643e:	46b3      	mov	fp, r6
  406440:	970e      	str	r7, [sp, #56]	; 0x38
  406442:	9613      	str	r6, [sp, #76]	; 0x4c
  406444:	4637      	mov	r7, r6
  406446:	9308      	str	r3, [sp, #32]
  406448:	4e04      	ldr	r6, [pc, #16]	; (40645c <_svfprintf_r+0x1468>)
  40644a:	f7fe bf99 	b.w	405380 <_svfprintf_r+0x38c>
  40644e:	bf00      	nop
  406450:	0040c678 	.word	0x0040c678
  406454:	0040c628 	.word	0x0040c628
  406458:	66666667 	.word	0x66666667
  40645c:	0040c670 	.word	0x0040c670
  406460:	aa23      	add	r2, sp, #140	; 0x8c
  406462:	9909      	ldr	r1, [sp, #36]	; 0x24
  406464:	980a      	ldr	r0, [sp, #40]	; 0x28
  406466:	f003 ffd3 	bl	40a410 <__ssprint_r>
  40646a:	2800      	cmp	r0, #0
  40646c:	f47e aebb 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  406470:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  406472:	9a12      	ldr	r2, [sp, #72]	; 0x48
  406474:	9c25      	ldr	r4, [sp, #148]	; 0x94
  406476:	1ad3      	subs	r3, r2, r3
  406478:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40647c:	e4e7      	b.n	405e4e <_svfprintf_r+0xe5a>
  40647e:	f04f 0b06 	mov.w	fp, #6
  406482:	e58f      	b.n	405fa4 <_svfprintf_r+0xfb0>
  406484:	a821      	add	r0, sp, #132	; 0x84
  406486:	a91e      	add	r1, sp, #120	; 0x78
  406488:	9004      	str	r0, [sp, #16]
  40648a:	9103      	str	r1, [sp, #12]
  40648c:	a81d      	add	r0, sp, #116	; 0x74
  40648e:	2103      	movs	r1, #3
  406490:	9002      	str	r0, [sp, #8]
  406492:	9a08      	ldr	r2, [sp, #32]
  406494:	f8cd b004 	str.w	fp, [sp, #4]
  406498:	463b      	mov	r3, r7
  40649a:	9100      	str	r1, [sp, #0]
  40649c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40649e:	f001 f96f 	bl	407780 <_dtoa_r>
  4064a2:	465d      	mov	r5, fp
  4064a4:	4606      	mov	r6, r0
  4064a6:	eb00 040b 	add.w	r4, r0, fp
  4064aa:	e6f9      	b.n	4062a0 <_svfprintf_r+0x12ac>
  4064ac:	9307      	str	r3, [sp, #28]
  4064ae:	f7ff b959 	b.w	405764 <_svfprintf_r+0x770>
  4064b2:	272d      	movs	r7, #45	; 0x2d
  4064b4:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4064b8:	f7ff b8b2 	b.w	405620 <_svfprintf_r+0x62c>
  4064bc:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4064be:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4064c0:	4413      	add	r3, r2
  4064c2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4064c4:	930d      	str	r3, [sp, #52]	; 0x34
  4064c6:	2a00      	cmp	r2, #0
  4064c8:	dd7e      	ble.n	4065c8 <_svfprintf_r+0x15d4>
  4064ca:	2267      	movs	r2, #103	; 0x67
  4064cc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4064d0:	9211      	str	r2, [sp, #68]	; 0x44
  4064d2:	e5cc      	b.n	40606e <_svfprintf_r+0x107a>
  4064d4:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  4064d8:	970e      	str	r7, [sp, #56]	; 0x38
  4064da:	9308      	str	r3, [sp, #32]
  4064dc:	950d      	str	r5, [sp, #52]	; 0x34
  4064de:	4683      	mov	fp, r0
  4064e0:	9013      	str	r0, [sp, #76]	; 0x4c
  4064e2:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4064e6:	f7fe bf4b 	b.w	405380 <_svfprintf_r+0x38c>
  4064ea:	9b07      	ldr	r3, [sp, #28]
  4064ec:	07db      	lsls	r3, r3, #31
  4064ee:	465f      	mov	r7, fp
  4064f0:	d505      	bpl.n	4064fe <_svfprintf_r+0x150a>
  4064f2:	ae40      	add	r6, sp, #256	; 0x100
  4064f4:	2330      	movs	r3, #48	; 0x30
  4064f6:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4064fa:	f7fe bf37 	b.w	40536c <_svfprintf_r+0x378>
  4064fe:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  406502:	ae30      	add	r6, sp, #192	; 0xc0
  406504:	f7fe bf35 	b.w	405372 <_svfprintf_r+0x37e>
  406508:	2b00      	cmp	r3, #0
  40650a:	dd7d      	ble.n	406608 <_svfprintf_r+0x1614>
  40650c:	f1bb 0f00 	cmp.w	fp, #0
  406510:	d13d      	bne.n	40658e <_svfprintf_r+0x159a>
  406512:	9a07      	ldr	r2, [sp, #28]
  406514:	07d4      	lsls	r4, r2, #31
  406516:	d43a      	bmi.n	40658e <_svfprintf_r+0x159a>
  406518:	461a      	mov	r2, r3
  40651a:	920d      	str	r2, [sp, #52]	; 0x34
  40651c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  406520:	e5a5      	b.n	40606e <_svfprintf_r+0x107a>
  406522:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406524:	2b47      	cmp	r3, #71	; 0x47
  406526:	f47f ad70 	bne.w	40600a <_svfprintf_r+0x1016>
  40652a:	9b07      	ldr	r3, [sp, #28]
  40652c:	07db      	lsls	r3, r3, #31
  40652e:	f53f aeb1 	bmi.w	406294 <_svfprintf_r+0x12a0>
  406532:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406534:	1b9b      	subs	r3, r3, r6
  406536:	9312      	str	r3, [sp, #72]	; 0x48
  406538:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40653a:	2b47      	cmp	r3, #71	; 0x47
  40653c:	f43f aef8 	beq.w	406330 <_svfprintf_r+0x133c>
  406540:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  406542:	e71a      	b.n	40637a <_svfprintf_r+0x1386>
  406544:	aa23      	add	r2, sp, #140	; 0x8c
  406546:	9909      	ldr	r1, [sp, #36]	; 0x24
  406548:	980a      	ldr	r0, [sp, #40]	; 0x28
  40654a:	f003 ff61 	bl	40a410 <__ssprint_r>
  40654e:	2800      	cmp	r0, #0
  406550:	f47e ae49 	bne.w	4051e6 <_svfprintf_r+0x1f2>
  406554:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  406556:	9c25      	ldr	r4, [sp, #148]	; 0x94
  406558:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40655a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40655e:	e631      	b.n	4061c4 <_svfprintf_r+0x11d0>
  406560:	46a0      	mov	r8, r4
  406562:	2500      	movs	r5, #0
  406564:	f7fe bda1 	b.w	4050aa <_svfprintf_r+0xb6>
  406568:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40656a:	e562      	b.n	406032 <_svfprintf_r+0x103e>
  40656c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40656e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406570:	4413      	add	r3, r2
  406572:	2267      	movs	r2, #103	; 0x67
  406574:	930d      	str	r3, [sp, #52]	; 0x34
  406576:	9211      	str	r2, [sp, #68]	; 0x44
  406578:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40657c:	e577      	b.n	40606e <_svfprintf_r+0x107a>
  40657e:	3330      	adds	r3, #48	; 0x30
  406580:	2230      	movs	r2, #48	; 0x30
  406582:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  406586:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  40658a:	ab20      	add	r3, sp, #128	; 0x80
  40658c:	e731      	b.n	4063f2 <_svfprintf_r+0x13fe>
  40658e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406590:	9a16      	ldr	r2, [sp, #88]	; 0x58
  406592:	189d      	adds	r5, r3, r2
  406594:	eb05 030b 	add.w	r3, r5, fp
  406598:	930d      	str	r3, [sp, #52]	; 0x34
  40659a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40659e:	e566      	b.n	40606e <_svfprintf_r+0x107a>
  4065a0:	9808      	ldr	r0, [sp, #32]
  4065a2:	4639      	mov	r1, r7
  4065a4:	2200      	movs	r2, #0
  4065a6:	2300      	movs	r3, #0
  4065a8:	f004 fd9e 	bl	40b0e8 <__aeabi_dcmpeq>
  4065ac:	2800      	cmp	r0, #0
  4065ae:	f47f ae7b 	bne.w	4062a8 <_svfprintf_r+0x12b4>
  4065b2:	f1c5 0501 	rsb	r5, r5, #1
  4065b6:	951d      	str	r5, [sp, #116]	; 0x74
  4065b8:	442c      	add	r4, r5
  4065ba:	e527      	b.n	40600c <_svfprintf_r+0x1018>
  4065bc:	4e32      	ldr	r6, [pc, #200]	; (406688 <_svfprintf_r+0x1694>)
  4065be:	4b33      	ldr	r3, [pc, #204]	; (40668c <_svfprintf_r+0x1698>)
  4065c0:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4065c4:	f7ff b82e 	b.w	405624 <_svfprintf_r+0x630>
  4065c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4065ca:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4065cc:	f1c3 0301 	rsb	r3, r3, #1
  4065d0:	441a      	add	r2, r3
  4065d2:	4613      	mov	r3, r2
  4065d4:	920d      	str	r2, [sp, #52]	; 0x34
  4065d6:	e778      	b.n	4064ca <_svfprintf_r+0x14d6>
  4065d8:	9b07      	ldr	r3, [sp, #28]
  4065da:	f013 0301 	ands.w	r3, r3, #1
  4065de:	f47f af11 	bne.w	406404 <_svfprintf_r+0x1410>
  4065e2:	9313      	str	r3, [sp, #76]	; 0x4c
  4065e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4065e6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4065ea:	e540      	b.n	40606e <_svfprintf_r+0x107a>
  4065ec:	980e      	ldr	r0, [sp, #56]	; 0x38
  4065ee:	f898 3001 	ldrb.w	r3, [r8, #1]
  4065f2:	6805      	ldr	r5, [r0, #0]
  4065f4:	3004      	adds	r0, #4
  4065f6:	2d00      	cmp	r5, #0
  4065f8:	900e      	str	r0, [sp, #56]	; 0x38
  4065fa:	46a0      	mov	r8, r4
  4065fc:	f6be ad53 	bge.w	4050a6 <_svfprintf_r+0xb2>
  406600:	f04f 35ff 	mov.w	r5, #4294967295
  406604:	f7fe bd4f 	b.w	4050a6 <_svfprintf_r+0xb2>
  406608:	f1bb 0f00 	cmp.w	fp, #0
  40660c:	d102      	bne.n	406614 <_svfprintf_r+0x1620>
  40660e:	9b07      	ldr	r3, [sp, #28]
  406610:	07d8      	lsls	r0, r3, #31
  406612:	d507      	bpl.n	406624 <_svfprintf_r+0x1630>
  406614:	9b16      	ldr	r3, [sp, #88]	; 0x58
  406616:	1c5d      	adds	r5, r3, #1
  406618:	eb05 030b 	add.w	r3, r5, fp
  40661c:	930d      	str	r3, [sp, #52]	; 0x34
  40661e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  406622:	e524      	b.n	40606e <_svfprintf_r+0x107a>
  406624:	2301      	movs	r3, #1
  406626:	930d      	str	r3, [sp, #52]	; 0x34
  406628:	e521      	b.n	40606e <_svfprintf_r+0x107a>
  40662a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40662e:	f7ff b921 	b.w	405874 <_svfprintf_r+0x880>
  406632:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406634:	230c      	movs	r3, #12
  406636:	6013      	str	r3, [r2, #0]
  406638:	f04f 30ff 	mov.w	r0, #4294967295
  40663c:	f7fe bddc 	b.w	4051f8 <_svfprintf_r+0x204>
  406640:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  406644:	f7ff b8f9 	b.w	40583a <_svfprintf_r+0x846>
  406648:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  40664c:	e6d1      	b.n	4063f2 <_svfprintf_r+0x13fe>
  40664e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  406652:	f7fe bdd9 	b.w	405208 <_svfprintf_r+0x214>
  406656:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40665a:	f7ff b857 	b.w	40570c <_svfprintf_r+0x718>
  40665e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  406662:	f7ff b825 	b.w	4056b0 <_svfprintf_r+0x6bc>
  406666:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40666a:	f7ff b94c 	b.w	405906 <_svfprintf_r+0x912>
  40666e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  406672:	f7fe bff3 	b.w	40565c <_svfprintf_r+0x668>
  406676:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40667a:	f7fe bfa3 	b.w	4055c4 <_svfprintf_r+0x5d0>
  40667e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  406682:	f7fe be33 	b.w	4052ec <_svfprintf_r+0x2f8>
  406686:	bf00      	nop
  406688:	0040c644 	.word	0x0040c644
  40668c:	0040c640 	.word	0x0040c640

00406690 <__sprint_r.part.0>:
  406690:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  406692:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406696:	049c      	lsls	r4, r3, #18
  406698:	4692      	mov	sl, r2
  40669a:	d52c      	bpl.n	4066f6 <__sprint_r.part.0+0x66>
  40669c:	6893      	ldr	r3, [r2, #8]
  40669e:	6812      	ldr	r2, [r2, #0]
  4066a0:	b33b      	cbz	r3, 4066f2 <__sprint_r.part.0+0x62>
  4066a2:	460f      	mov	r7, r1
  4066a4:	4680      	mov	r8, r0
  4066a6:	f102 0908 	add.w	r9, r2, #8
  4066aa:	e919 0060 	ldmdb	r9, {r5, r6}
  4066ae:	08b6      	lsrs	r6, r6, #2
  4066b0:	d017      	beq.n	4066e2 <__sprint_r.part.0+0x52>
  4066b2:	3d04      	subs	r5, #4
  4066b4:	2400      	movs	r4, #0
  4066b6:	e001      	b.n	4066bc <__sprint_r.part.0+0x2c>
  4066b8:	42a6      	cmp	r6, r4
  4066ba:	d010      	beq.n	4066de <__sprint_r.part.0+0x4e>
  4066bc:	463a      	mov	r2, r7
  4066be:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4066c2:	4640      	mov	r0, r8
  4066c4:	f002 f92a 	bl	40891c <_fputwc_r>
  4066c8:	1c43      	adds	r3, r0, #1
  4066ca:	f104 0401 	add.w	r4, r4, #1
  4066ce:	d1f3      	bne.n	4066b8 <__sprint_r.part.0+0x28>
  4066d0:	2300      	movs	r3, #0
  4066d2:	f8ca 3008 	str.w	r3, [sl, #8]
  4066d6:	f8ca 3004 	str.w	r3, [sl, #4]
  4066da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4066de:	f8da 3008 	ldr.w	r3, [sl, #8]
  4066e2:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  4066e6:	f8ca 3008 	str.w	r3, [sl, #8]
  4066ea:	f109 0908 	add.w	r9, r9, #8
  4066ee:	2b00      	cmp	r3, #0
  4066f0:	d1db      	bne.n	4066aa <__sprint_r.part.0+0x1a>
  4066f2:	2000      	movs	r0, #0
  4066f4:	e7ec      	b.n	4066d0 <__sprint_r.part.0+0x40>
  4066f6:	f002 fa59 	bl	408bac <__sfvwrite_r>
  4066fa:	2300      	movs	r3, #0
  4066fc:	f8ca 3008 	str.w	r3, [sl, #8]
  406700:	f8ca 3004 	str.w	r3, [sl, #4]
  406704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00406708 <_vfiprintf_r>:
  406708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40670c:	b0ab      	sub	sp, #172	; 0xac
  40670e:	461c      	mov	r4, r3
  406710:	9100      	str	r1, [sp, #0]
  406712:	4690      	mov	r8, r2
  406714:	9304      	str	r3, [sp, #16]
  406716:	9005      	str	r0, [sp, #20]
  406718:	b118      	cbz	r0, 406722 <_vfiprintf_r+0x1a>
  40671a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40671c:	2b00      	cmp	r3, #0
  40671e:	f000 80de 	beq.w	4068de <_vfiprintf_r+0x1d6>
  406722:	9800      	ldr	r0, [sp, #0]
  406724:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  406728:	b28a      	uxth	r2, r1
  40672a:	0495      	lsls	r5, r2, #18
  40672c:	d407      	bmi.n	40673e <_vfiprintf_r+0x36>
  40672e:	6e43      	ldr	r3, [r0, #100]	; 0x64
  406730:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  406734:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  406738:	8182      	strh	r2, [r0, #12]
  40673a:	6643      	str	r3, [r0, #100]	; 0x64
  40673c:	b292      	uxth	r2, r2
  40673e:	0711      	lsls	r1, r2, #28
  406740:	f140 80b1 	bpl.w	4068a6 <_vfiprintf_r+0x19e>
  406744:	9b00      	ldr	r3, [sp, #0]
  406746:	691b      	ldr	r3, [r3, #16]
  406748:	2b00      	cmp	r3, #0
  40674a:	f000 80ac 	beq.w	4068a6 <_vfiprintf_r+0x19e>
  40674e:	f002 021a 	and.w	r2, r2, #26
  406752:	2a0a      	cmp	r2, #10
  406754:	f000 80b5 	beq.w	4068c2 <_vfiprintf_r+0x1ba>
  406758:	2300      	movs	r3, #0
  40675a:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  40675e:	9302      	str	r3, [sp, #8]
  406760:	930f      	str	r3, [sp, #60]	; 0x3c
  406762:	930e      	str	r3, [sp, #56]	; 0x38
  406764:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  406768:	46da      	mov	sl, fp
  40676a:	f898 3000 	ldrb.w	r3, [r8]
  40676e:	4644      	mov	r4, r8
  406770:	b1fb      	cbz	r3, 4067b2 <_vfiprintf_r+0xaa>
  406772:	2b25      	cmp	r3, #37	; 0x25
  406774:	d102      	bne.n	40677c <_vfiprintf_r+0x74>
  406776:	e01c      	b.n	4067b2 <_vfiprintf_r+0xaa>
  406778:	2b25      	cmp	r3, #37	; 0x25
  40677a:	d003      	beq.n	406784 <_vfiprintf_r+0x7c>
  40677c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  406780:	2b00      	cmp	r3, #0
  406782:	d1f9      	bne.n	406778 <_vfiprintf_r+0x70>
  406784:	ebc8 0504 	rsb	r5, r8, r4
  406788:	b19d      	cbz	r5, 4067b2 <_vfiprintf_r+0xaa>
  40678a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40678c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40678e:	f8ca 8000 	str.w	r8, [sl]
  406792:	3301      	adds	r3, #1
  406794:	442a      	add	r2, r5
  406796:	2b07      	cmp	r3, #7
  406798:	f8ca 5004 	str.w	r5, [sl, #4]
  40679c:	920f      	str	r2, [sp, #60]	; 0x3c
  40679e:	930e      	str	r3, [sp, #56]	; 0x38
  4067a0:	dd7b      	ble.n	40689a <_vfiprintf_r+0x192>
  4067a2:	2a00      	cmp	r2, #0
  4067a4:	f040 8528 	bne.w	4071f8 <_vfiprintf_r+0xaf0>
  4067a8:	9b02      	ldr	r3, [sp, #8]
  4067aa:	920e      	str	r2, [sp, #56]	; 0x38
  4067ac:	442b      	add	r3, r5
  4067ae:	46da      	mov	sl, fp
  4067b0:	9302      	str	r3, [sp, #8]
  4067b2:	7823      	ldrb	r3, [r4, #0]
  4067b4:	2b00      	cmp	r3, #0
  4067b6:	f000 843e 	beq.w	407036 <_vfiprintf_r+0x92e>
  4067ba:	2100      	movs	r1, #0
  4067bc:	f04f 0300 	mov.w	r3, #0
  4067c0:	f04f 32ff 	mov.w	r2, #4294967295
  4067c4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4067c8:	f104 0801 	add.w	r8, r4, #1
  4067cc:	7863      	ldrb	r3, [r4, #1]
  4067ce:	9201      	str	r2, [sp, #4]
  4067d0:	4608      	mov	r0, r1
  4067d2:	460e      	mov	r6, r1
  4067d4:	460c      	mov	r4, r1
  4067d6:	f108 0801 	add.w	r8, r8, #1
  4067da:	f1a3 0220 	sub.w	r2, r3, #32
  4067de:	2a58      	cmp	r2, #88	; 0x58
  4067e0:	f200 8393 	bhi.w	406f0a <_vfiprintf_r+0x802>
  4067e4:	e8df f012 	tbh	[pc, r2, lsl #1]
  4067e8:	03910346 	.word	0x03910346
  4067ec:	034e0391 	.word	0x034e0391
  4067f0:	03910391 	.word	0x03910391
  4067f4:	03910391 	.word	0x03910391
  4067f8:	03910391 	.word	0x03910391
  4067fc:	02670289 	.word	0x02670289
  406800:	00800391 	.word	0x00800391
  406804:	0391026c 	.word	0x0391026c
  406808:	025901c6 	.word	0x025901c6
  40680c:	02590259 	.word	0x02590259
  406810:	02590259 	.word	0x02590259
  406814:	02590259 	.word	0x02590259
  406818:	02590259 	.word	0x02590259
  40681c:	03910391 	.word	0x03910391
  406820:	03910391 	.word	0x03910391
  406824:	03910391 	.word	0x03910391
  406828:	03910391 	.word	0x03910391
  40682c:	03910391 	.word	0x03910391
  406830:	039101cb 	.word	0x039101cb
  406834:	03910391 	.word	0x03910391
  406838:	03910391 	.word	0x03910391
  40683c:	03910391 	.word	0x03910391
  406840:	03910391 	.word	0x03910391
  406844:	02140391 	.word	0x02140391
  406848:	03910391 	.word	0x03910391
  40684c:	03910391 	.word	0x03910391
  406850:	02ee0391 	.word	0x02ee0391
  406854:	03910391 	.word	0x03910391
  406858:	03910311 	.word	0x03910311
  40685c:	03910391 	.word	0x03910391
  406860:	03910391 	.word	0x03910391
  406864:	03910391 	.word	0x03910391
  406868:	03910391 	.word	0x03910391
  40686c:	03340391 	.word	0x03340391
  406870:	0391038a 	.word	0x0391038a
  406874:	03910391 	.word	0x03910391
  406878:	038a0367 	.word	0x038a0367
  40687c:	03910391 	.word	0x03910391
  406880:	0391036c 	.word	0x0391036c
  406884:	02950379 	.word	0x02950379
  406888:	02e90085 	.word	0x02e90085
  40688c:	029b0391 	.word	0x029b0391
  406890:	02ba0391 	.word	0x02ba0391
  406894:	03910391 	.word	0x03910391
  406898:	0353      	.short	0x0353
  40689a:	f10a 0a08 	add.w	sl, sl, #8
  40689e:	9b02      	ldr	r3, [sp, #8]
  4068a0:	442b      	add	r3, r5
  4068a2:	9302      	str	r3, [sp, #8]
  4068a4:	e785      	b.n	4067b2 <_vfiprintf_r+0xaa>
  4068a6:	9900      	ldr	r1, [sp, #0]
  4068a8:	9805      	ldr	r0, [sp, #20]
  4068aa:	f000 fe61 	bl	407570 <__swsetup_r>
  4068ae:	2800      	cmp	r0, #0
  4068b0:	f040 8558 	bne.w	407364 <_vfiprintf_r+0xc5c>
  4068b4:	9b00      	ldr	r3, [sp, #0]
  4068b6:	899a      	ldrh	r2, [r3, #12]
  4068b8:	f002 021a 	and.w	r2, r2, #26
  4068bc:	2a0a      	cmp	r2, #10
  4068be:	f47f af4b 	bne.w	406758 <_vfiprintf_r+0x50>
  4068c2:	9900      	ldr	r1, [sp, #0]
  4068c4:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  4068c8:	2b00      	cmp	r3, #0
  4068ca:	f6ff af45 	blt.w	406758 <_vfiprintf_r+0x50>
  4068ce:	4623      	mov	r3, r4
  4068d0:	4642      	mov	r2, r8
  4068d2:	9805      	ldr	r0, [sp, #20]
  4068d4:	f000 fe16 	bl	407504 <__sbprintf>
  4068d8:	b02b      	add	sp, #172	; 0xac
  4068da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4068de:	f001 ffb3 	bl	408848 <__sinit>
  4068e2:	e71e      	b.n	406722 <_vfiprintf_r+0x1a>
  4068e4:	4264      	negs	r4, r4
  4068e6:	9304      	str	r3, [sp, #16]
  4068e8:	f046 0604 	orr.w	r6, r6, #4
  4068ec:	f898 3000 	ldrb.w	r3, [r8]
  4068f0:	e771      	b.n	4067d6 <_vfiprintf_r+0xce>
  4068f2:	2130      	movs	r1, #48	; 0x30
  4068f4:	9804      	ldr	r0, [sp, #16]
  4068f6:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  4068fa:	9901      	ldr	r1, [sp, #4]
  4068fc:	9406      	str	r4, [sp, #24]
  4068fe:	f04f 0300 	mov.w	r3, #0
  406902:	2278      	movs	r2, #120	; 0x78
  406904:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  406908:	2900      	cmp	r1, #0
  40690a:	4603      	mov	r3, r0
  40690c:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  406910:	6804      	ldr	r4, [r0, #0]
  406912:	f103 0304 	add.w	r3, r3, #4
  406916:	f04f 0500 	mov.w	r5, #0
  40691a:	f046 0202 	orr.w	r2, r6, #2
  40691e:	f2c0 8525 	blt.w	40736c <_vfiprintf_r+0xc64>
  406922:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  406926:	ea54 0205 	orrs.w	r2, r4, r5
  40692a:	f046 0602 	orr.w	r6, r6, #2
  40692e:	9304      	str	r3, [sp, #16]
  406930:	f040 84bf 	bne.w	4072b2 <_vfiprintf_r+0xbaa>
  406934:	48b3      	ldr	r0, [pc, #716]	; (406c04 <_vfiprintf_r+0x4fc>)
  406936:	9b01      	ldr	r3, [sp, #4]
  406938:	2b00      	cmp	r3, #0
  40693a:	f040 841c 	bne.w	407176 <_vfiprintf_r+0xa6e>
  40693e:	4699      	mov	r9, r3
  406940:	2300      	movs	r3, #0
  406942:	9301      	str	r3, [sp, #4]
  406944:	9303      	str	r3, [sp, #12]
  406946:	465f      	mov	r7, fp
  406948:	9b01      	ldr	r3, [sp, #4]
  40694a:	9a03      	ldr	r2, [sp, #12]
  40694c:	4293      	cmp	r3, r2
  40694e:	bfb8      	it	lt
  406950:	4613      	movlt	r3, r2
  406952:	461d      	mov	r5, r3
  406954:	f1b9 0f00 	cmp.w	r9, #0
  406958:	d000      	beq.n	40695c <_vfiprintf_r+0x254>
  40695a:	3501      	adds	r5, #1
  40695c:	f016 0302 	ands.w	r3, r6, #2
  406960:	9307      	str	r3, [sp, #28]
  406962:	bf18      	it	ne
  406964:	3502      	addne	r5, #2
  406966:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  40696a:	9308      	str	r3, [sp, #32]
  40696c:	f040 82f1 	bne.w	406f52 <_vfiprintf_r+0x84a>
  406970:	9b06      	ldr	r3, [sp, #24]
  406972:	1b5c      	subs	r4, r3, r5
  406974:	2c00      	cmp	r4, #0
  406976:	f340 82ec 	ble.w	406f52 <_vfiprintf_r+0x84a>
  40697a:	2c10      	cmp	r4, #16
  40697c:	f340 8556 	ble.w	40742c <_vfiprintf_r+0xd24>
  406980:	f8df 9284 	ldr.w	r9, [pc, #644]	; 406c08 <_vfiprintf_r+0x500>
  406984:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  406988:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40698a:	46d4      	mov	ip, sl
  40698c:	2310      	movs	r3, #16
  40698e:	46c2      	mov	sl, r8
  406990:	4670      	mov	r0, lr
  406992:	46a8      	mov	r8, r5
  406994:	464d      	mov	r5, r9
  406996:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40699a:	e007      	b.n	4069ac <_vfiprintf_r+0x2a4>
  40699c:	f100 0e02 	add.w	lr, r0, #2
  4069a0:	f10c 0c08 	add.w	ip, ip, #8
  4069a4:	4608      	mov	r0, r1
  4069a6:	3c10      	subs	r4, #16
  4069a8:	2c10      	cmp	r4, #16
  4069aa:	dd13      	ble.n	4069d4 <_vfiprintf_r+0x2cc>
  4069ac:	1c41      	adds	r1, r0, #1
  4069ae:	3210      	adds	r2, #16
  4069b0:	2907      	cmp	r1, #7
  4069b2:	920f      	str	r2, [sp, #60]	; 0x3c
  4069b4:	f8cc 5000 	str.w	r5, [ip]
  4069b8:	f8cc 3004 	str.w	r3, [ip, #4]
  4069bc:	910e      	str	r1, [sp, #56]	; 0x38
  4069be:	dded      	ble.n	40699c <_vfiprintf_r+0x294>
  4069c0:	2a00      	cmp	r2, #0
  4069c2:	f040 82b7 	bne.w	406f34 <_vfiprintf_r+0x82c>
  4069c6:	3c10      	subs	r4, #16
  4069c8:	2c10      	cmp	r4, #16
  4069ca:	4610      	mov	r0, r2
  4069cc:	f04f 0e01 	mov.w	lr, #1
  4069d0:	46dc      	mov	ip, fp
  4069d2:	dceb      	bgt.n	4069ac <_vfiprintf_r+0x2a4>
  4069d4:	46a9      	mov	r9, r5
  4069d6:	4670      	mov	r0, lr
  4069d8:	4645      	mov	r5, r8
  4069da:	46d0      	mov	r8, sl
  4069dc:	46e2      	mov	sl, ip
  4069de:	4422      	add	r2, r4
  4069e0:	2807      	cmp	r0, #7
  4069e2:	920f      	str	r2, [sp, #60]	; 0x3c
  4069e4:	f8ca 9000 	str.w	r9, [sl]
  4069e8:	f8ca 4004 	str.w	r4, [sl, #4]
  4069ec:	900e      	str	r0, [sp, #56]	; 0x38
  4069ee:	f300 8375 	bgt.w	4070dc <_vfiprintf_r+0x9d4>
  4069f2:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  4069f6:	f10a 0a08 	add.w	sl, sl, #8
  4069fa:	f100 0e01 	add.w	lr, r0, #1
  4069fe:	2b00      	cmp	r3, #0
  406a00:	f040 82b0 	bne.w	406f64 <_vfiprintf_r+0x85c>
  406a04:	9b07      	ldr	r3, [sp, #28]
  406a06:	2b00      	cmp	r3, #0
  406a08:	f000 82c3 	beq.w	406f92 <_vfiprintf_r+0x88a>
  406a0c:	3202      	adds	r2, #2
  406a0e:	a90c      	add	r1, sp, #48	; 0x30
  406a10:	2302      	movs	r3, #2
  406a12:	f1be 0f07 	cmp.w	lr, #7
  406a16:	920f      	str	r2, [sp, #60]	; 0x3c
  406a18:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  406a1c:	e88a 000a 	stmia.w	sl, {r1, r3}
  406a20:	f340 8378 	ble.w	407114 <_vfiprintf_r+0xa0c>
  406a24:	2a00      	cmp	r2, #0
  406a26:	f040 840a 	bne.w	40723e <_vfiprintf_r+0xb36>
  406a2a:	9b08      	ldr	r3, [sp, #32]
  406a2c:	2b80      	cmp	r3, #128	; 0x80
  406a2e:	f04f 0e01 	mov.w	lr, #1
  406a32:	4610      	mov	r0, r2
  406a34:	46da      	mov	sl, fp
  406a36:	f040 82b0 	bne.w	406f9a <_vfiprintf_r+0x892>
  406a3a:	9b06      	ldr	r3, [sp, #24]
  406a3c:	1b5c      	subs	r4, r3, r5
  406a3e:	2c00      	cmp	r4, #0
  406a40:	f340 82ab 	ble.w	406f9a <_vfiprintf_r+0x892>
  406a44:	2c10      	cmp	r4, #16
  406a46:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 406c0c <_vfiprintf_r+0x504>
  406a4a:	f340 850b 	ble.w	407464 <_vfiprintf_r+0xd5c>
  406a4e:	46d6      	mov	lr, sl
  406a50:	2310      	movs	r3, #16
  406a52:	46c2      	mov	sl, r8
  406a54:	46a8      	mov	r8, r5
  406a56:	464d      	mov	r5, r9
  406a58:	f8dd 9014 	ldr.w	r9, [sp, #20]
  406a5c:	e007      	b.n	406a6e <_vfiprintf_r+0x366>
  406a5e:	f100 0c02 	add.w	ip, r0, #2
  406a62:	f10e 0e08 	add.w	lr, lr, #8
  406a66:	4608      	mov	r0, r1
  406a68:	3c10      	subs	r4, #16
  406a6a:	2c10      	cmp	r4, #16
  406a6c:	dd13      	ble.n	406a96 <_vfiprintf_r+0x38e>
  406a6e:	1c41      	adds	r1, r0, #1
  406a70:	3210      	adds	r2, #16
  406a72:	2907      	cmp	r1, #7
  406a74:	920f      	str	r2, [sp, #60]	; 0x3c
  406a76:	f8ce 5000 	str.w	r5, [lr]
  406a7a:	f8ce 3004 	str.w	r3, [lr, #4]
  406a7e:	910e      	str	r1, [sp, #56]	; 0x38
  406a80:	dded      	ble.n	406a5e <_vfiprintf_r+0x356>
  406a82:	2a00      	cmp	r2, #0
  406a84:	f040 8315 	bne.w	4070b2 <_vfiprintf_r+0x9aa>
  406a88:	3c10      	subs	r4, #16
  406a8a:	2c10      	cmp	r4, #16
  406a8c:	f04f 0c01 	mov.w	ip, #1
  406a90:	4610      	mov	r0, r2
  406a92:	46de      	mov	lr, fp
  406a94:	dceb      	bgt.n	406a6e <_vfiprintf_r+0x366>
  406a96:	46a9      	mov	r9, r5
  406a98:	4645      	mov	r5, r8
  406a9a:	46d0      	mov	r8, sl
  406a9c:	46f2      	mov	sl, lr
  406a9e:	4422      	add	r2, r4
  406aa0:	f1bc 0f07 	cmp.w	ip, #7
  406aa4:	920f      	str	r2, [sp, #60]	; 0x3c
  406aa6:	f8ca 9000 	str.w	r9, [sl]
  406aaa:	f8ca 4004 	str.w	r4, [sl, #4]
  406aae:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  406ab2:	f300 83d2 	bgt.w	40725a <_vfiprintf_r+0xb52>
  406ab6:	9b01      	ldr	r3, [sp, #4]
  406ab8:	9903      	ldr	r1, [sp, #12]
  406aba:	1a5c      	subs	r4, r3, r1
  406abc:	2c00      	cmp	r4, #0
  406abe:	f10a 0a08 	add.w	sl, sl, #8
  406ac2:	f10c 0e01 	add.w	lr, ip, #1
  406ac6:	4660      	mov	r0, ip
  406ac8:	f300 826d 	bgt.w	406fa6 <_vfiprintf_r+0x89e>
  406acc:	9903      	ldr	r1, [sp, #12]
  406ace:	f8ca 7000 	str.w	r7, [sl]
  406ad2:	440a      	add	r2, r1
  406ad4:	f1be 0f07 	cmp.w	lr, #7
  406ad8:	920f      	str	r2, [sp, #60]	; 0x3c
  406ada:	f8ca 1004 	str.w	r1, [sl, #4]
  406ade:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  406ae2:	f340 82ce 	ble.w	407082 <_vfiprintf_r+0x97a>
  406ae6:	2a00      	cmp	r2, #0
  406ae8:	f040 833a 	bne.w	407160 <_vfiprintf_r+0xa58>
  406aec:	0770      	lsls	r0, r6, #29
  406aee:	920e      	str	r2, [sp, #56]	; 0x38
  406af0:	d538      	bpl.n	406b64 <_vfiprintf_r+0x45c>
  406af2:	9b06      	ldr	r3, [sp, #24]
  406af4:	1b5c      	subs	r4, r3, r5
  406af6:	2c00      	cmp	r4, #0
  406af8:	dd34      	ble.n	406b64 <_vfiprintf_r+0x45c>
  406afa:	46da      	mov	sl, fp
  406afc:	2c10      	cmp	r4, #16
  406afe:	f340 84ab 	ble.w	407458 <_vfiprintf_r+0xd50>
  406b02:	f8df 9104 	ldr.w	r9, [pc, #260]	; 406c08 <_vfiprintf_r+0x500>
  406b06:	990e      	ldr	r1, [sp, #56]	; 0x38
  406b08:	464f      	mov	r7, r9
  406b0a:	2610      	movs	r6, #16
  406b0c:	f8dd 9014 	ldr.w	r9, [sp, #20]
  406b10:	e006      	b.n	406b20 <_vfiprintf_r+0x418>
  406b12:	1c88      	adds	r0, r1, #2
  406b14:	f10a 0a08 	add.w	sl, sl, #8
  406b18:	4619      	mov	r1, r3
  406b1a:	3c10      	subs	r4, #16
  406b1c:	2c10      	cmp	r4, #16
  406b1e:	dd13      	ble.n	406b48 <_vfiprintf_r+0x440>
  406b20:	1c4b      	adds	r3, r1, #1
  406b22:	3210      	adds	r2, #16
  406b24:	2b07      	cmp	r3, #7
  406b26:	920f      	str	r2, [sp, #60]	; 0x3c
  406b28:	f8ca 7000 	str.w	r7, [sl]
  406b2c:	f8ca 6004 	str.w	r6, [sl, #4]
  406b30:	930e      	str	r3, [sp, #56]	; 0x38
  406b32:	ddee      	ble.n	406b12 <_vfiprintf_r+0x40a>
  406b34:	2a00      	cmp	r2, #0
  406b36:	f040 828e 	bne.w	407056 <_vfiprintf_r+0x94e>
  406b3a:	3c10      	subs	r4, #16
  406b3c:	2c10      	cmp	r4, #16
  406b3e:	f04f 0001 	mov.w	r0, #1
  406b42:	4611      	mov	r1, r2
  406b44:	46da      	mov	sl, fp
  406b46:	dceb      	bgt.n	406b20 <_vfiprintf_r+0x418>
  406b48:	46b9      	mov	r9, r7
  406b4a:	4422      	add	r2, r4
  406b4c:	2807      	cmp	r0, #7
  406b4e:	920f      	str	r2, [sp, #60]	; 0x3c
  406b50:	f8ca 9000 	str.w	r9, [sl]
  406b54:	f8ca 4004 	str.w	r4, [sl, #4]
  406b58:	900e      	str	r0, [sp, #56]	; 0x38
  406b5a:	f340 829b 	ble.w	407094 <_vfiprintf_r+0x98c>
  406b5e:	2a00      	cmp	r2, #0
  406b60:	f040 8425 	bne.w	4073ae <_vfiprintf_r+0xca6>
  406b64:	9b02      	ldr	r3, [sp, #8]
  406b66:	9a06      	ldr	r2, [sp, #24]
  406b68:	42aa      	cmp	r2, r5
  406b6a:	bfac      	ite	ge
  406b6c:	189b      	addge	r3, r3, r2
  406b6e:	195b      	addlt	r3, r3, r5
  406b70:	9302      	str	r3, [sp, #8]
  406b72:	e299      	b.n	4070a8 <_vfiprintf_r+0x9a0>
  406b74:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  406b78:	f898 3000 	ldrb.w	r3, [r8]
  406b7c:	e62b      	b.n	4067d6 <_vfiprintf_r+0xce>
  406b7e:	9406      	str	r4, [sp, #24]
  406b80:	2900      	cmp	r1, #0
  406b82:	f040 84af 	bne.w	4074e4 <_vfiprintf_r+0xddc>
  406b86:	f046 0610 	orr.w	r6, r6, #16
  406b8a:	06b3      	lsls	r3, r6, #26
  406b8c:	f140 8312 	bpl.w	4071b4 <_vfiprintf_r+0xaac>
  406b90:	9904      	ldr	r1, [sp, #16]
  406b92:	3107      	adds	r1, #7
  406b94:	f021 0107 	bic.w	r1, r1, #7
  406b98:	e9d1 2300 	ldrd	r2, r3, [r1]
  406b9c:	3108      	adds	r1, #8
  406b9e:	9104      	str	r1, [sp, #16]
  406ba0:	4614      	mov	r4, r2
  406ba2:	461d      	mov	r5, r3
  406ba4:	2a00      	cmp	r2, #0
  406ba6:	f173 0300 	sbcs.w	r3, r3, #0
  406baa:	f2c0 8386 	blt.w	4072ba <_vfiprintf_r+0xbb2>
  406bae:	9b01      	ldr	r3, [sp, #4]
  406bb0:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  406bb4:	2b00      	cmp	r3, #0
  406bb6:	f2c0 831a 	blt.w	4071ee <_vfiprintf_r+0xae6>
  406bba:	ea54 0305 	orrs.w	r3, r4, r5
  406bbe:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  406bc2:	f000 80ed 	beq.w	406da0 <_vfiprintf_r+0x698>
  406bc6:	2d00      	cmp	r5, #0
  406bc8:	bf08      	it	eq
  406bca:	2c0a      	cmpeq	r4, #10
  406bcc:	f0c0 80ed 	bcc.w	406daa <_vfiprintf_r+0x6a2>
  406bd0:	465f      	mov	r7, fp
  406bd2:	4620      	mov	r0, r4
  406bd4:	4629      	mov	r1, r5
  406bd6:	220a      	movs	r2, #10
  406bd8:	2300      	movs	r3, #0
  406bda:	f004 faf5 	bl	40b1c8 <__aeabi_uldivmod>
  406bde:	3230      	adds	r2, #48	; 0x30
  406be0:	f807 2d01 	strb.w	r2, [r7, #-1]!
  406be4:	4620      	mov	r0, r4
  406be6:	4629      	mov	r1, r5
  406be8:	2300      	movs	r3, #0
  406bea:	220a      	movs	r2, #10
  406bec:	f004 faec 	bl	40b1c8 <__aeabi_uldivmod>
  406bf0:	4604      	mov	r4, r0
  406bf2:	460d      	mov	r5, r1
  406bf4:	ea54 0305 	orrs.w	r3, r4, r5
  406bf8:	d1eb      	bne.n	406bd2 <_vfiprintf_r+0x4ca>
  406bfa:	ebc7 030b 	rsb	r3, r7, fp
  406bfe:	9303      	str	r3, [sp, #12]
  406c00:	e6a2      	b.n	406948 <_vfiprintf_r+0x240>
  406c02:	bf00      	nop
  406c04:	0040c65c 	.word	0x0040c65c
  406c08:	0040c69c 	.word	0x0040c69c
  406c0c:	0040c68c 	.word	0x0040c68c
  406c10:	9406      	str	r4, [sp, #24]
  406c12:	2900      	cmp	r1, #0
  406c14:	f040 8462 	bne.w	4074dc <_vfiprintf_r+0xdd4>
  406c18:	f046 0610 	orr.w	r6, r6, #16
  406c1c:	f016 0320 	ands.w	r3, r6, #32
  406c20:	f000 82ae 	beq.w	407180 <_vfiprintf_r+0xa78>
  406c24:	9b04      	ldr	r3, [sp, #16]
  406c26:	3307      	adds	r3, #7
  406c28:	f023 0307 	bic.w	r3, r3, #7
  406c2c:	f04f 0200 	mov.w	r2, #0
  406c30:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  406c34:	e9d3 4500 	ldrd	r4, r5, [r3]
  406c38:	f103 0208 	add.w	r2, r3, #8
  406c3c:	9b01      	ldr	r3, [sp, #4]
  406c3e:	9204      	str	r2, [sp, #16]
  406c40:	2b00      	cmp	r3, #0
  406c42:	f2c0 8174 	blt.w	406f2e <_vfiprintf_r+0x826>
  406c46:	ea54 0305 	orrs.w	r3, r4, r5
  406c4a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  406c4e:	f040 816e 	bne.w	406f2e <_vfiprintf_r+0x826>
  406c52:	9b01      	ldr	r3, [sp, #4]
  406c54:	2b00      	cmp	r3, #0
  406c56:	f000 8430 	beq.w	4074ba <_vfiprintf_r+0xdb2>
  406c5a:	f04f 0900 	mov.w	r9, #0
  406c5e:	2400      	movs	r4, #0
  406c60:	2500      	movs	r5, #0
  406c62:	465f      	mov	r7, fp
  406c64:	08e2      	lsrs	r2, r4, #3
  406c66:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  406c6a:	08e9      	lsrs	r1, r5, #3
  406c6c:	f004 0307 	and.w	r3, r4, #7
  406c70:	460d      	mov	r5, r1
  406c72:	4614      	mov	r4, r2
  406c74:	3330      	adds	r3, #48	; 0x30
  406c76:	ea54 0205 	orrs.w	r2, r4, r5
  406c7a:	f807 3d01 	strb.w	r3, [r7, #-1]!
  406c7e:	d1f1      	bne.n	406c64 <_vfiprintf_r+0x55c>
  406c80:	07f4      	lsls	r4, r6, #31
  406c82:	d5ba      	bpl.n	406bfa <_vfiprintf_r+0x4f2>
  406c84:	2b30      	cmp	r3, #48	; 0x30
  406c86:	d0b8      	beq.n	406bfa <_vfiprintf_r+0x4f2>
  406c88:	2230      	movs	r2, #48	; 0x30
  406c8a:	1e7b      	subs	r3, r7, #1
  406c8c:	f807 2c01 	strb.w	r2, [r7, #-1]
  406c90:	ebc3 020b 	rsb	r2, r3, fp
  406c94:	9203      	str	r2, [sp, #12]
  406c96:	461f      	mov	r7, r3
  406c98:	e656      	b.n	406948 <_vfiprintf_r+0x240>
  406c9a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  406c9e:	2400      	movs	r4, #0
  406ca0:	f818 3b01 	ldrb.w	r3, [r8], #1
  406ca4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  406ca8:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  406cac:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  406cb0:	2a09      	cmp	r2, #9
  406cb2:	d9f5      	bls.n	406ca0 <_vfiprintf_r+0x598>
  406cb4:	e591      	b.n	4067da <_vfiprintf_r+0xd2>
  406cb6:	f898 3000 	ldrb.w	r3, [r8]
  406cba:	2101      	movs	r1, #1
  406cbc:	202b      	movs	r0, #43	; 0x2b
  406cbe:	e58a      	b.n	4067d6 <_vfiprintf_r+0xce>
  406cc0:	f898 3000 	ldrb.w	r3, [r8]
  406cc4:	2b2a      	cmp	r3, #42	; 0x2a
  406cc6:	f108 0501 	add.w	r5, r8, #1
  406cca:	f000 83dd 	beq.w	407488 <_vfiprintf_r+0xd80>
  406cce:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  406cd2:	2a09      	cmp	r2, #9
  406cd4:	46a8      	mov	r8, r5
  406cd6:	bf98      	it	ls
  406cd8:	2500      	movls	r5, #0
  406cda:	f200 83ce 	bhi.w	40747a <_vfiprintf_r+0xd72>
  406cde:	f818 3b01 	ldrb.w	r3, [r8], #1
  406ce2:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  406ce6:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  406cea:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  406cee:	2a09      	cmp	r2, #9
  406cf0:	d9f5      	bls.n	406cde <_vfiprintf_r+0x5d6>
  406cf2:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  406cf6:	9201      	str	r2, [sp, #4]
  406cf8:	e56f      	b.n	4067da <_vfiprintf_r+0xd2>
  406cfa:	9a04      	ldr	r2, [sp, #16]
  406cfc:	6814      	ldr	r4, [r2, #0]
  406cfe:	4613      	mov	r3, r2
  406d00:	2c00      	cmp	r4, #0
  406d02:	f103 0304 	add.w	r3, r3, #4
  406d06:	f6ff aded 	blt.w	4068e4 <_vfiprintf_r+0x1dc>
  406d0a:	9304      	str	r3, [sp, #16]
  406d0c:	f898 3000 	ldrb.w	r3, [r8]
  406d10:	e561      	b.n	4067d6 <_vfiprintf_r+0xce>
  406d12:	9406      	str	r4, [sp, #24]
  406d14:	2900      	cmp	r1, #0
  406d16:	d081      	beq.n	406c1c <_vfiprintf_r+0x514>
  406d18:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  406d1c:	e77e      	b.n	406c1c <_vfiprintf_r+0x514>
  406d1e:	9a04      	ldr	r2, [sp, #16]
  406d20:	9406      	str	r4, [sp, #24]
  406d22:	6817      	ldr	r7, [r2, #0]
  406d24:	f04f 0300 	mov.w	r3, #0
  406d28:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  406d2c:	1d14      	adds	r4, r2, #4
  406d2e:	9b01      	ldr	r3, [sp, #4]
  406d30:	2f00      	cmp	r7, #0
  406d32:	f000 8386 	beq.w	407442 <_vfiprintf_r+0xd3a>
  406d36:	2b00      	cmp	r3, #0
  406d38:	f2c0 835f 	blt.w	4073fa <_vfiprintf_r+0xcf2>
  406d3c:	461a      	mov	r2, r3
  406d3e:	2100      	movs	r1, #0
  406d40:	4638      	mov	r0, r7
  406d42:	f002 fc25 	bl	409590 <memchr>
  406d46:	2800      	cmp	r0, #0
  406d48:	f000 838f 	beq.w	40746a <_vfiprintf_r+0xd62>
  406d4c:	1bc3      	subs	r3, r0, r7
  406d4e:	9303      	str	r3, [sp, #12]
  406d50:	2300      	movs	r3, #0
  406d52:	9404      	str	r4, [sp, #16]
  406d54:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  406d58:	9301      	str	r3, [sp, #4]
  406d5a:	e5f5      	b.n	406948 <_vfiprintf_r+0x240>
  406d5c:	9406      	str	r4, [sp, #24]
  406d5e:	2900      	cmp	r1, #0
  406d60:	f040 83b9 	bne.w	4074d6 <_vfiprintf_r+0xdce>
  406d64:	f016 0920 	ands.w	r9, r6, #32
  406d68:	d135      	bne.n	406dd6 <_vfiprintf_r+0x6ce>
  406d6a:	f016 0310 	ands.w	r3, r6, #16
  406d6e:	d103      	bne.n	406d78 <_vfiprintf_r+0x670>
  406d70:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  406d74:	f040 832a 	bne.w	4073cc <_vfiprintf_r+0xcc4>
  406d78:	9a04      	ldr	r2, [sp, #16]
  406d7a:	4613      	mov	r3, r2
  406d7c:	6814      	ldr	r4, [r2, #0]
  406d7e:	9a01      	ldr	r2, [sp, #4]
  406d80:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  406d84:	2a00      	cmp	r2, #0
  406d86:	f103 0304 	add.w	r3, r3, #4
  406d8a:	f04f 0500 	mov.w	r5, #0
  406d8e:	f2c0 8332 	blt.w	4073f6 <_vfiprintf_r+0xcee>
  406d92:	ea54 0205 	orrs.w	r2, r4, r5
  406d96:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  406d9a:	9304      	str	r3, [sp, #16]
  406d9c:	f47f af13 	bne.w	406bc6 <_vfiprintf_r+0x4be>
  406da0:	9b01      	ldr	r3, [sp, #4]
  406da2:	2b00      	cmp	r3, #0
  406da4:	f43f adcc 	beq.w	406940 <_vfiprintf_r+0x238>
  406da8:	2400      	movs	r4, #0
  406daa:	af2a      	add	r7, sp, #168	; 0xa8
  406dac:	3430      	adds	r4, #48	; 0x30
  406dae:	f807 4d41 	strb.w	r4, [r7, #-65]!
  406db2:	ebc7 030b 	rsb	r3, r7, fp
  406db6:	9303      	str	r3, [sp, #12]
  406db8:	e5c6      	b.n	406948 <_vfiprintf_r+0x240>
  406dba:	f046 0620 	orr.w	r6, r6, #32
  406dbe:	f898 3000 	ldrb.w	r3, [r8]
  406dc2:	e508      	b.n	4067d6 <_vfiprintf_r+0xce>
  406dc4:	9406      	str	r4, [sp, #24]
  406dc6:	2900      	cmp	r1, #0
  406dc8:	f040 836e 	bne.w	4074a8 <_vfiprintf_r+0xda0>
  406dcc:	f046 0610 	orr.w	r6, r6, #16
  406dd0:	f016 0920 	ands.w	r9, r6, #32
  406dd4:	d0c9      	beq.n	406d6a <_vfiprintf_r+0x662>
  406dd6:	9b04      	ldr	r3, [sp, #16]
  406dd8:	3307      	adds	r3, #7
  406dda:	f023 0307 	bic.w	r3, r3, #7
  406dde:	f04f 0200 	mov.w	r2, #0
  406de2:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  406de6:	e9d3 4500 	ldrd	r4, r5, [r3]
  406dea:	f103 0208 	add.w	r2, r3, #8
  406dee:	9b01      	ldr	r3, [sp, #4]
  406df0:	9204      	str	r2, [sp, #16]
  406df2:	2b00      	cmp	r3, #0
  406df4:	f2c0 81f9 	blt.w	4071ea <_vfiprintf_r+0xae2>
  406df8:	ea54 0305 	orrs.w	r3, r4, r5
  406dfc:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  406e00:	f04f 0900 	mov.w	r9, #0
  406e04:	f47f aedf 	bne.w	406bc6 <_vfiprintf_r+0x4be>
  406e08:	e7ca      	b.n	406da0 <_vfiprintf_r+0x698>
  406e0a:	9406      	str	r4, [sp, #24]
  406e0c:	2900      	cmp	r1, #0
  406e0e:	f040 8351 	bne.w	4074b4 <_vfiprintf_r+0xdac>
  406e12:	06b2      	lsls	r2, r6, #26
  406e14:	48ae      	ldr	r0, [pc, #696]	; (4070d0 <_vfiprintf_r+0x9c8>)
  406e16:	d541      	bpl.n	406e9c <_vfiprintf_r+0x794>
  406e18:	9a04      	ldr	r2, [sp, #16]
  406e1a:	3207      	adds	r2, #7
  406e1c:	f022 0207 	bic.w	r2, r2, #7
  406e20:	e9d2 4500 	ldrd	r4, r5, [r2]
  406e24:	f102 0108 	add.w	r1, r2, #8
  406e28:	9104      	str	r1, [sp, #16]
  406e2a:	f016 0901 	ands.w	r9, r6, #1
  406e2e:	f000 8177 	beq.w	407120 <_vfiprintf_r+0xa18>
  406e32:	ea54 0205 	orrs.w	r2, r4, r5
  406e36:	f040 8226 	bne.w	407286 <_vfiprintf_r+0xb7e>
  406e3a:	f04f 0300 	mov.w	r3, #0
  406e3e:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  406e42:	9b01      	ldr	r3, [sp, #4]
  406e44:	2b00      	cmp	r3, #0
  406e46:	f2c0 8196 	blt.w	407176 <_vfiprintf_r+0xa6e>
  406e4a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  406e4e:	e572      	b.n	406936 <_vfiprintf_r+0x22e>
  406e50:	9a04      	ldr	r2, [sp, #16]
  406e52:	9406      	str	r4, [sp, #24]
  406e54:	6813      	ldr	r3, [r2, #0]
  406e56:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  406e5a:	4613      	mov	r3, r2
  406e5c:	f04f 0100 	mov.w	r1, #0
  406e60:	2501      	movs	r5, #1
  406e62:	3304      	adds	r3, #4
  406e64:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  406e68:	9304      	str	r3, [sp, #16]
  406e6a:	9503      	str	r5, [sp, #12]
  406e6c:	af10      	add	r7, sp, #64	; 0x40
  406e6e:	2300      	movs	r3, #0
  406e70:	9301      	str	r3, [sp, #4]
  406e72:	e573      	b.n	40695c <_vfiprintf_r+0x254>
  406e74:	f898 3000 	ldrb.w	r3, [r8]
  406e78:	2800      	cmp	r0, #0
  406e7a:	f47f acac 	bne.w	4067d6 <_vfiprintf_r+0xce>
  406e7e:	2101      	movs	r1, #1
  406e80:	2020      	movs	r0, #32
  406e82:	e4a8      	b.n	4067d6 <_vfiprintf_r+0xce>
  406e84:	f046 0601 	orr.w	r6, r6, #1
  406e88:	f898 3000 	ldrb.w	r3, [r8]
  406e8c:	e4a3      	b.n	4067d6 <_vfiprintf_r+0xce>
  406e8e:	9406      	str	r4, [sp, #24]
  406e90:	2900      	cmp	r1, #0
  406e92:	f040 830c 	bne.w	4074ae <_vfiprintf_r+0xda6>
  406e96:	06b2      	lsls	r2, r6, #26
  406e98:	488e      	ldr	r0, [pc, #568]	; (4070d4 <_vfiprintf_r+0x9cc>)
  406e9a:	d4bd      	bmi.n	406e18 <_vfiprintf_r+0x710>
  406e9c:	9904      	ldr	r1, [sp, #16]
  406e9e:	06f7      	lsls	r7, r6, #27
  406ea0:	460a      	mov	r2, r1
  406ea2:	f100 819d 	bmi.w	4071e0 <_vfiprintf_r+0xad8>
  406ea6:	0675      	lsls	r5, r6, #25
  406ea8:	f140 819a 	bpl.w	4071e0 <_vfiprintf_r+0xad8>
  406eac:	3204      	adds	r2, #4
  406eae:	880c      	ldrh	r4, [r1, #0]
  406eb0:	9204      	str	r2, [sp, #16]
  406eb2:	2500      	movs	r5, #0
  406eb4:	e7b9      	b.n	406e2a <_vfiprintf_r+0x722>
  406eb6:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  406eba:	f898 3000 	ldrb.w	r3, [r8]
  406ebe:	e48a      	b.n	4067d6 <_vfiprintf_r+0xce>
  406ec0:	f898 3000 	ldrb.w	r3, [r8]
  406ec4:	2b6c      	cmp	r3, #108	; 0x6c
  406ec6:	bf03      	ittte	eq
  406ec8:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  406ecc:	f046 0620 	orreq.w	r6, r6, #32
  406ed0:	f108 0801 	addeq.w	r8, r8, #1
  406ed4:	f046 0610 	orrne.w	r6, r6, #16
  406ed8:	e47d      	b.n	4067d6 <_vfiprintf_r+0xce>
  406eda:	2900      	cmp	r1, #0
  406edc:	f040 8309 	bne.w	4074f2 <_vfiprintf_r+0xdea>
  406ee0:	06b4      	lsls	r4, r6, #26
  406ee2:	f140 821c 	bpl.w	40731e <_vfiprintf_r+0xc16>
  406ee6:	9a04      	ldr	r2, [sp, #16]
  406ee8:	9902      	ldr	r1, [sp, #8]
  406eea:	6813      	ldr	r3, [r2, #0]
  406eec:	17cd      	asrs	r5, r1, #31
  406eee:	4608      	mov	r0, r1
  406ef0:	3204      	adds	r2, #4
  406ef2:	4629      	mov	r1, r5
  406ef4:	9204      	str	r2, [sp, #16]
  406ef6:	e9c3 0100 	strd	r0, r1, [r3]
  406efa:	e436      	b.n	40676a <_vfiprintf_r+0x62>
  406efc:	9406      	str	r4, [sp, #24]
  406efe:	2900      	cmp	r1, #0
  406f00:	f43f ae43 	beq.w	406b8a <_vfiprintf_r+0x482>
  406f04:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  406f08:	e63f      	b.n	406b8a <_vfiprintf_r+0x482>
  406f0a:	9406      	str	r4, [sp, #24]
  406f0c:	2900      	cmp	r1, #0
  406f0e:	f040 82ed 	bne.w	4074ec <_vfiprintf_r+0xde4>
  406f12:	2b00      	cmp	r3, #0
  406f14:	f000 808f 	beq.w	407036 <_vfiprintf_r+0x92e>
  406f18:	2501      	movs	r5, #1
  406f1a:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  406f1e:	f04f 0300 	mov.w	r3, #0
  406f22:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  406f26:	9503      	str	r5, [sp, #12]
  406f28:	af10      	add	r7, sp, #64	; 0x40
  406f2a:	e7a0      	b.n	406e6e <_vfiprintf_r+0x766>
  406f2c:	9304      	str	r3, [sp, #16]
  406f2e:	f04f 0900 	mov.w	r9, #0
  406f32:	e696      	b.n	406c62 <_vfiprintf_r+0x55a>
  406f34:	aa0d      	add	r2, sp, #52	; 0x34
  406f36:	9900      	ldr	r1, [sp, #0]
  406f38:	9309      	str	r3, [sp, #36]	; 0x24
  406f3a:	4648      	mov	r0, r9
  406f3c:	f7ff fba8 	bl	406690 <__sprint_r.part.0>
  406f40:	2800      	cmp	r0, #0
  406f42:	d17f      	bne.n	407044 <_vfiprintf_r+0x93c>
  406f44:	980e      	ldr	r0, [sp, #56]	; 0x38
  406f46:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406f48:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406f4a:	f100 0e01 	add.w	lr, r0, #1
  406f4e:	46dc      	mov	ip, fp
  406f50:	e529      	b.n	4069a6 <_vfiprintf_r+0x29e>
  406f52:	980e      	ldr	r0, [sp, #56]	; 0x38
  406f54:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406f56:	f100 0e01 	add.w	lr, r0, #1
  406f5a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  406f5e:	2b00      	cmp	r3, #0
  406f60:	f43f ad50 	beq.w	406a04 <_vfiprintf_r+0x2fc>
  406f64:	3201      	adds	r2, #1
  406f66:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  406f6a:	2301      	movs	r3, #1
  406f6c:	f1be 0f07 	cmp.w	lr, #7
  406f70:	920f      	str	r2, [sp, #60]	; 0x3c
  406f72:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  406f76:	e88a 000a 	stmia.w	sl, {r1, r3}
  406f7a:	f340 80bf 	ble.w	4070fc <_vfiprintf_r+0x9f4>
  406f7e:	2a00      	cmp	r2, #0
  406f80:	f040 814e 	bne.w	407220 <_vfiprintf_r+0xb18>
  406f84:	9907      	ldr	r1, [sp, #28]
  406f86:	2900      	cmp	r1, #0
  406f88:	f040 80be 	bne.w	407108 <_vfiprintf_r+0xa00>
  406f8c:	469e      	mov	lr, r3
  406f8e:	4610      	mov	r0, r2
  406f90:	46da      	mov	sl, fp
  406f92:	9b08      	ldr	r3, [sp, #32]
  406f94:	2b80      	cmp	r3, #128	; 0x80
  406f96:	f43f ad50 	beq.w	406a3a <_vfiprintf_r+0x332>
  406f9a:	9b01      	ldr	r3, [sp, #4]
  406f9c:	9903      	ldr	r1, [sp, #12]
  406f9e:	1a5c      	subs	r4, r3, r1
  406fa0:	2c00      	cmp	r4, #0
  406fa2:	f77f ad93 	ble.w	406acc <_vfiprintf_r+0x3c4>
  406fa6:	2c10      	cmp	r4, #16
  406fa8:	f8df 912c 	ldr.w	r9, [pc, #300]	; 4070d8 <_vfiprintf_r+0x9d0>
  406fac:	dd25      	ble.n	406ffa <_vfiprintf_r+0x8f2>
  406fae:	46d4      	mov	ip, sl
  406fb0:	2310      	movs	r3, #16
  406fb2:	46c2      	mov	sl, r8
  406fb4:	46a8      	mov	r8, r5
  406fb6:	464d      	mov	r5, r9
  406fb8:	f8dd 9014 	ldr.w	r9, [sp, #20]
  406fbc:	e007      	b.n	406fce <_vfiprintf_r+0x8c6>
  406fbe:	f100 0e02 	add.w	lr, r0, #2
  406fc2:	f10c 0c08 	add.w	ip, ip, #8
  406fc6:	4608      	mov	r0, r1
  406fc8:	3c10      	subs	r4, #16
  406fca:	2c10      	cmp	r4, #16
  406fcc:	dd11      	ble.n	406ff2 <_vfiprintf_r+0x8ea>
  406fce:	1c41      	adds	r1, r0, #1
  406fd0:	3210      	adds	r2, #16
  406fd2:	2907      	cmp	r1, #7
  406fd4:	920f      	str	r2, [sp, #60]	; 0x3c
  406fd6:	f8cc 5000 	str.w	r5, [ip]
  406fda:	f8cc 3004 	str.w	r3, [ip, #4]
  406fde:	910e      	str	r1, [sp, #56]	; 0x38
  406fe0:	dded      	ble.n	406fbe <_vfiprintf_r+0x8b6>
  406fe2:	b9d2      	cbnz	r2, 40701a <_vfiprintf_r+0x912>
  406fe4:	3c10      	subs	r4, #16
  406fe6:	2c10      	cmp	r4, #16
  406fe8:	f04f 0e01 	mov.w	lr, #1
  406fec:	4610      	mov	r0, r2
  406fee:	46dc      	mov	ip, fp
  406ff0:	dced      	bgt.n	406fce <_vfiprintf_r+0x8c6>
  406ff2:	46a9      	mov	r9, r5
  406ff4:	4645      	mov	r5, r8
  406ff6:	46d0      	mov	r8, sl
  406ff8:	46e2      	mov	sl, ip
  406ffa:	4422      	add	r2, r4
  406ffc:	f1be 0f07 	cmp.w	lr, #7
  407000:	920f      	str	r2, [sp, #60]	; 0x3c
  407002:	f8ca 9000 	str.w	r9, [sl]
  407006:	f8ca 4004 	str.w	r4, [sl, #4]
  40700a:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40700e:	dc2e      	bgt.n	40706e <_vfiprintf_r+0x966>
  407010:	f10a 0a08 	add.w	sl, sl, #8
  407014:	f10e 0e01 	add.w	lr, lr, #1
  407018:	e558      	b.n	406acc <_vfiprintf_r+0x3c4>
  40701a:	aa0d      	add	r2, sp, #52	; 0x34
  40701c:	9900      	ldr	r1, [sp, #0]
  40701e:	9301      	str	r3, [sp, #4]
  407020:	4648      	mov	r0, r9
  407022:	f7ff fb35 	bl	406690 <__sprint_r.part.0>
  407026:	b968      	cbnz	r0, 407044 <_vfiprintf_r+0x93c>
  407028:	980e      	ldr	r0, [sp, #56]	; 0x38
  40702a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40702c:	9b01      	ldr	r3, [sp, #4]
  40702e:	f100 0e01 	add.w	lr, r0, #1
  407032:	46dc      	mov	ip, fp
  407034:	e7c8      	b.n	406fc8 <_vfiprintf_r+0x8c0>
  407036:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  407038:	b123      	cbz	r3, 407044 <_vfiprintf_r+0x93c>
  40703a:	9805      	ldr	r0, [sp, #20]
  40703c:	9900      	ldr	r1, [sp, #0]
  40703e:	aa0d      	add	r2, sp, #52	; 0x34
  407040:	f7ff fb26 	bl	406690 <__sprint_r.part.0>
  407044:	9b00      	ldr	r3, [sp, #0]
  407046:	899b      	ldrh	r3, [r3, #12]
  407048:	065a      	lsls	r2, r3, #25
  40704a:	f100 818b 	bmi.w	407364 <_vfiprintf_r+0xc5c>
  40704e:	9802      	ldr	r0, [sp, #8]
  407050:	b02b      	add	sp, #172	; 0xac
  407052:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407056:	aa0d      	add	r2, sp, #52	; 0x34
  407058:	9900      	ldr	r1, [sp, #0]
  40705a:	4648      	mov	r0, r9
  40705c:	f7ff fb18 	bl	406690 <__sprint_r.part.0>
  407060:	2800      	cmp	r0, #0
  407062:	d1ef      	bne.n	407044 <_vfiprintf_r+0x93c>
  407064:	990e      	ldr	r1, [sp, #56]	; 0x38
  407066:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  407068:	1c48      	adds	r0, r1, #1
  40706a:	46da      	mov	sl, fp
  40706c:	e555      	b.n	406b1a <_vfiprintf_r+0x412>
  40706e:	2a00      	cmp	r2, #0
  407070:	f040 80fb 	bne.w	40726a <_vfiprintf_r+0xb62>
  407074:	9a03      	ldr	r2, [sp, #12]
  407076:	921b      	str	r2, [sp, #108]	; 0x6c
  407078:	2301      	movs	r3, #1
  40707a:	920f      	str	r2, [sp, #60]	; 0x3c
  40707c:	971a      	str	r7, [sp, #104]	; 0x68
  40707e:	930e      	str	r3, [sp, #56]	; 0x38
  407080:	46da      	mov	sl, fp
  407082:	f10a 0a08 	add.w	sl, sl, #8
  407086:	0771      	lsls	r1, r6, #29
  407088:	d504      	bpl.n	407094 <_vfiprintf_r+0x98c>
  40708a:	9b06      	ldr	r3, [sp, #24]
  40708c:	1b5c      	subs	r4, r3, r5
  40708e:	2c00      	cmp	r4, #0
  407090:	f73f ad34 	bgt.w	406afc <_vfiprintf_r+0x3f4>
  407094:	9b02      	ldr	r3, [sp, #8]
  407096:	9906      	ldr	r1, [sp, #24]
  407098:	42a9      	cmp	r1, r5
  40709a:	bfac      	ite	ge
  40709c:	185b      	addge	r3, r3, r1
  40709e:	195b      	addlt	r3, r3, r5
  4070a0:	9302      	str	r3, [sp, #8]
  4070a2:	2a00      	cmp	r2, #0
  4070a4:	f040 80b3 	bne.w	40720e <_vfiprintf_r+0xb06>
  4070a8:	2300      	movs	r3, #0
  4070aa:	930e      	str	r3, [sp, #56]	; 0x38
  4070ac:	46da      	mov	sl, fp
  4070ae:	f7ff bb5c 	b.w	40676a <_vfiprintf_r+0x62>
  4070b2:	aa0d      	add	r2, sp, #52	; 0x34
  4070b4:	9900      	ldr	r1, [sp, #0]
  4070b6:	9307      	str	r3, [sp, #28]
  4070b8:	4648      	mov	r0, r9
  4070ba:	f7ff fae9 	bl	406690 <__sprint_r.part.0>
  4070be:	2800      	cmp	r0, #0
  4070c0:	d1c0      	bne.n	407044 <_vfiprintf_r+0x93c>
  4070c2:	980e      	ldr	r0, [sp, #56]	; 0x38
  4070c4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4070c6:	9b07      	ldr	r3, [sp, #28]
  4070c8:	f100 0c01 	add.w	ip, r0, #1
  4070cc:	46de      	mov	lr, fp
  4070ce:	e4cb      	b.n	406a68 <_vfiprintf_r+0x360>
  4070d0:	0040c648 	.word	0x0040c648
  4070d4:	0040c65c 	.word	0x0040c65c
  4070d8:	0040c68c 	.word	0x0040c68c
  4070dc:	2a00      	cmp	r2, #0
  4070de:	f040 8133 	bne.w	407348 <_vfiprintf_r+0xc40>
  4070e2:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  4070e6:	2b00      	cmp	r3, #0
  4070e8:	f000 80f5 	beq.w	4072d6 <_vfiprintf_r+0xbce>
  4070ec:	2301      	movs	r3, #1
  4070ee:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  4070f2:	461a      	mov	r2, r3
  4070f4:	931b      	str	r3, [sp, #108]	; 0x6c
  4070f6:	469e      	mov	lr, r3
  4070f8:	911a      	str	r1, [sp, #104]	; 0x68
  4070fa:	46da      	mov	sl, fp
  4070fc:	4670      	mov	r0, lr
  4070fe:	f10a 0a08 	add.w	sl, sl, #8
  407102:	f10e 0e01 	add.w	lr, lr, #1
  407106:	e47d      	b.n	406a04 <_vfiprintf_r+0x2fc>
  407108:	a90c      	add	r1, sp, #48	; 0x30
  40710a:	2202      	movs	r2, #2
  40710c:	469e      	mov	lr, r3
  40710e:	911a      	str	r1, [sp, #104]	; 0x68
  407110:	921b      	str	r2, [sp, #108]	; 0x6c
  407112:	46da      	mov	sl, fp
  407114:	4670      	mov	r0, lr
  407116:	f10a 0a08 	add.w	sl, sl, #8
  40711a:	f10e 0e01 	add.w	lr, lr, #1
  40711e:	e738      	b.n	406f92 <_vfiprintf_r+0x88a>
  407120:	9b01      	ldr	r3, [sp, #4]
  407122:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  407126:	2b00      	cmp	r3, #0
  407128:	f2c0 812a 	blt.w	407380 <_vfiprintf_r+0xc78>
  40712c:	ea54 0305 	orrs.w	r3, r4, r5
  407130:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  407134:	f43f abff 	beq.w	406936 <_vfiprintf_r+0x22e>
  407138:	465f      	mov	r7, fp
  40713a:	0923      	lsrs	r3, r4, #4
  40713c:	f004 010f 	and.w	r1, r4, #15
  407140:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  407144:	092a      	lsrs	r2, r5, #4
  407146:	461c      	mov	r4, r3
  407148:	4615      	mov	r5, r2
  40714a:	5c43      	ldrb	r3, [r0, r1]
  40714c:	f807 3d01 	strb.w	r3, [r7, #-1]!
  407150:	ea54 0305 	orrs.w	r3, r4, r5
  407154:	d1f1      	bne.n	40713a <_vfiprintf_r+0xa32>
  407156:	ebc7 030b 	rsb	r3, r7, fp
  40715a:	9303      	str	r3, [sp, #12]
  40715c:	f7ff bbf4 	b.w	406948 <_vfiprintf_r+0x240>
  407160:	aa0d      	add	r2, sp, #52	; 0x34
  407162:	9900      	ldr	r1, [sp, #0]
  407164:	9805      	ldr	r0, [sp, #20]
  407166:	f7ff fa93 	bl	406690 <__sprint_r.part.0>
  40716a:	2800      	cmp	r0, #0
  40716c:	f47f af6a 	bne.w	407044 <_vfiprintf_r+0x93c>
  407170:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  407172:	46da      	mov	sl, fp
  407174:	e787      	b.n	407086 <_vfiprintf_r+0x97e>
  407176:	f04f 0900 	mov.w	r9, #0
  40717a:	2400      	movs	r4, #0
  40717c:	2500      	movs	r5, #0
  40717e:	e7db      	b.n	407138 <_vfiprintf_r+0xa30>
  407180:	f016 0210 	ands.w	r2, r6, #16
  407184:	f000 80b2 	beq.w	4072ec <_vfiprintf_r+0xbe4>
  407188:	9904      	ldr	r1, [sp, #16]
  40718a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40718e:	460a      	mov	r2, r1
  407190:	680c      	ldr	r4, [r1, #0]
  407192:	9901      	ldr	r1, [sp, #4]
  407194:	2900      	cmp	r1, #0
  407196:	f102 0204 	add.w	r2, r2, #4
  40719a:	f04f 0500 	mov.w	r5, #0
  40719e:	f2c0 8159 	blt.w	407454 <_vfiprintf_r+0xd4c>
  4071a2:	ea54 0105 	orrs.w	r1, r4, r5
  4071a6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4071aa:	9204      	str	r2, [sp, #16]
  4071ac:	f43f ad51 	beq.w	406c52 <_vfiprintf_r+0x54a>
  4071b0:	4699      	mov	r9, r3
  4071b2:	e556      	b.n	406c62 <_vfiprintf_r+0x55a>
  4071b4:	06f7      	lsls	r7, r6, #27
  4071b6:	d40a      	bmi.n	4071ce <_vfiprintf_r+0xac6>
  4071b8:	0675      	lsls	r5, r6, #25
  4071ba:	d508      	bpl.n	4071ce <_vfiprintf_r+0xac6>
  4071bc:	9904      	ldr	r1, [sp, #16]
  4071be:	f9b1 4000 	ldrsh.w	r4, [r1]
  4071c2:	3104      	adds	r1, #4
  4071c4:	17e5      	asrs	r5, r4, #31
  4071c6:	4622      	mov	r2, r4
  4071c8:	462b      	mov	r3, r5
  4071ca:	9104      	str	r1, [sp, #16]
  4071cc:	e4ea      	b.n	406ba4 <_vfiprintf_r+0x49c>
  4071ce:	9a04      	ldr	r2, [sp, #16]
  4071d0:	6814      	ldr	r4, [r2, #0]
  4071d2:	4613      	mov	r3, r2
  4071d4:	3304      	adds	r3, #4
  4071d6:	17e5      	asrs	r5, r4, #31
  4071d8:	9304      	str	r3, [sp, #16]
  4071da:	4622      	mov	r2, r4
  4071dc:	462b      	mov	r3, r5
  4071de:	e4e1      	b.n	406ba4 <_vfiprintf_r+0x49c>
  4071e0:	6814      	ldr	r4, [r2, #0]
  4071e2:	3204      	adds	r2, #4
  4071e4:	9204      	str	r2, [sp, #16]
  4071e6:	2500      	movs	r5, #0
  4071e8:	e61f      	b.n	406e2a <_vfiprintf_r+0x722>
  4071ea:	f04f 0900 	mov.w	r9, #0
  4071ee:	ea54 0305 	orrs.w	r3, r4, r5
  4071f2:	f47f ace8 	bne.w	406bc6 <_vfiprintf_r+0x4be>
  4071f6:	e5d8      	b.n	406daa <_vfiprintf_r+0x6a2>
  4071f8:	aa0d      	add	r2, sp, #52	; 0x34
  4071fa:	9900      	ldr	r1, [sp, #0]
  4071fc:	9805      	ldr	r0, [sp, #20]
  4071fe:	f7ff fa47 	bl	406690 <__sprint_r.part.0>
  407202:	2800      	cmp	r0, #0
  407204:	f47f af1e 	bne.w	407044 <_vfiprintf_r+0x93c>
  407208:	46da      	mov	sl, fp
  40720a:	f7ff bb48 	b.w	40689e <_vfiprintf_r+0x196>
  40720e:	aa0d      	add	r2, sp, #52	; 0x34
  407210:	9900      	ldr	r1, [sp, #0]
  407212:	9805      	ldr	r0, [sp, #20]
  407214:	f7ff fa3c 	bl	406690 <__sprint_r.part.0>
  407218:	2800      	cmp	r0, #0
  40721a:	f43f af45 	beq.w	4070a8 <_vfiprintf_r+0x9a0>
  40721e:	e711      	b.n	407044 <_vfiprintf_r+0x93c>
  407220:	aa0d      	add	r2, sp, #52	; 0x34
  407222:	9900      	ldr	r1, [sp, #0]
  407224:	9805      	ldr	r0, [sp, #20]
  407226:	f7ff fa33 	bl	406690 <__sprint_r.part.0>
  40722a:	2800      	cmp	r0, #0
  40722c:	f47f af0a 	bne.w	407044 <_vfiprintf_r+0x93c>
  407230:	980e      	ldr	r0, [sp, #56]	; 0x38
  407232:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  407234:	f100 0e01 	add.w	lr, r0, #1
  407238:	46da      	mov	sl, fp
  40723a:	f7ff bbe3 	b.w	406a04 <_vfiprintf_r+0x2fc>
  40723e:	aa0d      	add	r2, sp, #52	; 0x34
  407240:	9900      	ldr	r1, [sp, #0]
  407242:	9805      	ldr	r0, [sp, #20]
  407244:	f7ff fa24 	bl	406690 <__sprint_r.part.0>
  407248:	2800      	cmp	r0, #0
  40724a:	f47f aefb 	bne.w	407044 <_vfiprintf_r+0x93c>
  40724e:	980e      	ldr	r0, [sp, #56]	; 0x38
  407250:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  407252:	f100 0e01 	add.w	lr, r0, #1
  407256:	46da      	mov	sl, fp
  407258:	e69b      	b.n	406f92 <_vfiprintf_r+0x88a>
  40725a:	2a00      	cmp	r2, #0
  40725c:	f040 80d8 	bne.w	407410 <_vfiprintf_r+0xd08>
  407260:	f04f 0e01 	mov.w	lr, #1
  407264:	4610      	mov	r0, r2
  407266:	46da      	mov	sl, fp
  407268:	e697      	b.n	406f9a <_vfiprintf_r+0x892>
  40726a:	aa0d      	add	r2, sp, #52	; 0x34
  40726c:	9900      	ldr	r1, [sp, #0]
  40726e:	9805      	ldr	r0, [sp, #20]
  407270:	f7ff fa0e 	bl	406690 <__sprint_r.part.0>
  407274:	2800      	cmp	r0, #0
  407276:	f47f aee5 	bne.w	407044 <_vfiprintf_r+0x93c>
  40727a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40727c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40727e:	f103 0e01 	add.w	lr, r3, #1
  407282:	46da      	mov	sl, fp
  407284:	e422      	b.n	406acc <_vfiprintf_r+0x3c4>
  407286:	2230      	movs	r2, #48	; 0x30
  407288:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  40728c:	9a01      	ldr	r2, [sp, #4]
  40728e:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  407292:	2a00      	cmp	r2, #0
  407294:	f04f 0300 	mov.w	r3, #0
  407298:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40729c:	f046 0302 	orr.w	r3, r6, #2
  4072a0:	f2c0 80cb 	blt.w	40743a <_vfiprintf_r+0xd32>
  4072a4:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4072a8:	f046 0602 	orr.w	r6, r6, #2
  4072ac:	f04f 0900 	mov.w	r9, #0
  4072b0:	e742      	b.n	407138 <_vfiprintf_r+0xa30>
  4072b2:	f04f 0900 	mov.w	r9, #0
  4072b6:	4890      	ldr	r0, [pc, #576]	; (4074f8 <_vfiprintf_r+0xdf0>)
  4072b8:	e73e      	b.n	407138 <_vfiprintf_r+0xa30>
  4072ba:	9b01      	ldr	r3, [sp, #4]
  4072bc:	4264      	negs	r4, r4
  4072be:	f04f 092d 	mov.w	r9, #45	; 0x2d
  4072c2:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4072c6:	2b00      	cmp	r3, #0
  4072c8:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4072cc:	f6ff ac7b 	blt.w	406bc6 <_vfiprintf_r+0x4be>
  4072d0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4072d4:	e477      	b.n	406bc6 <_vfiprintf_r+0x4be>
  4072d6:	9b07      	ldr	r3, [sp, #28]
  4072d8:	2b00      	cmp	r3, #0
  4072da:	d072      	beq.n	4073c2 <_vfiprintf_r+0xcba>
  4072dc:	ab0c      	add	r3, sp, #48	; 0x30
  4072de:	2202      	movs	r2, #2
  4072e0:	931a      	str	r3, [sp, #104]	; 0x68
  4072e2:	921b      	str	r2, [sp, #108]	; 0x6c
  4072e4:	f04f 0e01 	mov.w	lr, #1
  4072e8:	46da      	mov	sl, fp
  4072ea:	e713      	b.n	407114 <_vfiprintf_r+0xa0c>
  4072ec:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  4072f0:	d048      	beq.n	407384 <_vfiprintf_r+0xc7c>
  4072f2:	9904      	ldr	r1, [sp, #16]
  4072f4:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  4072f8:	460b      	mov	r3, r1
  4072fa:	880c      	ldrh	r4, [r1, #0]
  4072fc:	9901      	ldr	r1, [sp, #4]
  4072fe:	2900      	cmp	r1, #0
  407300:	f103 0304 	add.w	r3, r3, #4
  407304:	f04f 0500 	mov.w	r5, #0
  407308:	f6ff ae10 	blt.w	406f2c <_vfiprintf_r+0x824>
  40730c:	ea54 0105 	orrs.w	r1, r4, r5
  407310:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  407314:	9304      	str	r3, [sp, #16]
  407316:	f43f ac9c 	beq.w	406c52 <_vfiprintf_r+0x54a>
  40731a:	4691      	mov	r9, r2
  40731c:	e4a1      	b.n	406c62 <_vfiprintf_r+0x55a>
  40731e:	06f0      	lsls	r0, r6, #27
  407320:	d40a      	bmi.n	407338 <_vfiprintf_r+0xc30>
  407322:	0671      	lsls	r1, r6, #25
  407324:	d508      	bpl.n	407338 <_vfiprintf_r+0xc30>
  407326:	9a04      	ldr	r2, [sp, #16]
  407328:	6813      	ldr	r3, [r2, #0]
  40732a:	3204      	adds	r2, #4
  40732c:	9204      	str	r2, [sp, #16]
  40732e:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  407332:	801a      	strh	r2, [r3, #0]
  407334:	f7ff ba19 	b.w	40676a <_vfiprintf_r+0x62>
  407338:	9a04      	ldr	r2, [sp, #16]
  40733a:	6813      	ldr	r3, [r2, #0]
  40733c:	3204      	adds	r2, #4
  40733e:	9204      	str	r2, [sp, #16]
  407340:	9a02      	ldr	r2, [sp, #8]
  407342:	601a      	str	r2, [r3, #0]
  407344:	f7ff ba11 	b.w	40676a <_vfiprintf_r+0x62>
  407348:	aa0d      	add	r2, sp, #52	; 0x34
  40734a:	9900      	ldr	r1, [sp, #0]
  40734c:	9805      	ldr	r0, [sp, #20]
  40734e:	f7ff f99f 	bl	406690 <__sprint_r.part.0>
  407352:	2800      	cmp	r0, #0
  407354:	f47f ae76 	bne.w	407044 <_vfiprintf_r+0x93c>
  407358:	980e      	ldr	r0, [sp, #56]	; 0x38
  40735a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40735c:	f100 0e01 	add.w	lr, r0, #1
  407360:	46da      	mov	sl, fp
  407362:	e5fa      	b.n	406f5a <_vfiprintf_r+0x852>
  407364:	f04f 30ff 	mov.w	r0, #4294967295
  407368:	f7ff bab6 	b.w	4068d8 <_vfiprintf_r+0x1d0>
  40736c:	4862      	ldr	r0, [pc, #392]	; (4074f8 <_vfiprintf_r+0xdf0>)
  40736e:	4616      	mov	r6, r2
  407370:	ea54 0205 	orrs.w	r2, r4, r5
  407374:	9304      	str	r3, [sp, #16]
  407376:	f04f 0900 	mov.w	r9, #0
  40737a:	f47f aedd 	bne.w	407138 <_vfiprintf_r+0xa30>
  40737e:	e6fc      	b.n	40717a <_vfiprintf_r+0xa72>
  407380:	9b04      	ldr	r3, [sp, #16]
  407382:	e7f5      	b.n	407370 <_vfiprintf_r+0xc68>
  407384:	9a04      	ldr	r2, [sp, #16]
  407386:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  40738a:	4613      	mov	r3, r2
  40738c:	6814      	ldr	r4, [r2, #0]
  40738e:	9a01      	ldr	r2, [sp, #4]
  407390:	2a00      	cmp	r2, #0
  407392:	f103 0304 	add.w	r3, r3, #4
  407396:	f04f 0500 	mov.w	r5, #0
  40739a:	f6ff adc7 	blt.w	406f2c <_vfiprintf_r+0x824>
  40739e:	ea54 0205 	orrs.w	r2, r4, r5
  4073a2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4073a6:	9304      	str	r3, [sp, #16]
  4073a8:	f47f ac5b 	bne.w	406c62 <_vfiprintf_r+0x55a>
  4073ac:	e451      	b.n	406c52 <_vfiprintf_r+0x54a>
  4073ae:	aa0d      	add	r2, sp, #52	; 0x34
  4073b0:	9900      	ldr	r1, [sp, #0]
  4073b2:	9805      	ldr	r0, [sp, #20]
  4073b4:	f7ff f96c 	bl	406690 <__sprint_r.part.0>
  4073b8:	2800      	cmp	r0, #0
  4073ba:	f47f ae43 	bne.w	407044 <_vfiprintf_r+0x93c>
  4073be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4073c0:	e668      	b.n	407094 <_vfiprintf_r+0x98c>
  4073c2:	4610      	mov	r0, r2
  4073c4:	f04f 0e01 	mov.w	lr, #1
  4073c8:	46da      	mov	sl, fp
  4073ca:	e5e6      	b.n	406f9a <_vfiprintf_r+0x892>
  4073cc:	9904      	ldr	r1, [sp, #16]
  4073ce:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4073d2:	460a      	mov	r2, r1
  4073d4:	880c      	ldrh	r4, [r1, #0]
  4073d6:	9901      	ldr	r1, [sp, #4]
  4073d8:	2900      	cmp	r1, #0
  4073da:	f102 0204 	add.w	r2, r2, #4
  4073de:	f04f 0500 	mov.w	r5, #0
  4073e2:	db4e      	blt.n	407482 <_vfiprintf_r+0xd7a>
  4073e4:	ea54 0105 	orrs.w	r1, r4, r5
  4073e8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4073ec:	9204      	str	r2, [sp, #16]
  4073ee:	4699      	mov	r9, r3
  4073f0:	f47f abe9 	bne.w	406bc6 <_vfiprintf_r+0x4be>
  4073f4:	e4d4      	b.n	406da0 <_vfiprintf_r+0x698>
  4073f6:	9304      	str	r3, [sp, #16]
  4073f8:	e6f9      	b.n	4071ee <_vfiprintf_r+0xae6>
  4073fa:	4638      	mov	r0, r7
  4073fc:	9404      	str	r4, [sp, #16]
  4073fe:	f7fd fa7f 	bl	404900 <strlen>
  407402:	2300      	movs	r3, #0
  407404:	9003      	str	r0, [sp, #12]
  407406:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40740a:	9301      	str	r3, [sp, #4]
  40740c:	f7ff ba9c 	b.w	406948 <_vfiprintf_r+0x240>
  407410:	aa0d      	add	r2, sp, #52	; 0x34
  407412:	9900      	ldr	r1, [sp, #0]
  407414:	9805      	ldr	r0, [sp, #20]
  407416:	f7ff f93b 	bl	406690 <__sprint_r.part.0>
  40741a:	2800      	cmp	r0, #0
  40741c:	f47f ae12 	bne.w	407044 <_vfiprintf_r+0x93c>
  407420:	980e      	ldr	r0, [sp, #56]	; 0x38
  407422:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  407424:	f100 0e01 	add.w	lr, r0, #1
  407428:	46da      	mov	sl, fp
  40742a:	e5b6      	b.n	406f9a <_vfiprintf_r+0x892>
  40742c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40742e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  407430:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 407500 <_vfiprintf_r+0xdf8>
  407434:	3001      	adds	r0, #1
  407436:	f7ff bad2 	b.w	4069de <_vfiprintf_r+0x2d6>
  40743a:	461e      	mov	r6, r3
  40743c:	f04f 0900 	mov.w	r9, #0
  407440:	e67a      	b.n	407138 <_vfiprintf_r+0xa30>
  407442:	2b06      	cmp	r3, #6
  407444:	bf28      	it	cs
  407446:	2306      	movcs	r3, #6
  407448:	9303      	str	r3, [sp, #12]
  40744a:	9404      	str	r4, [sp, #16]
  40744c:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  407450:	4f2a      	ldr	r7, [pc, #168]	; (4074fc <_vfiprintf_r+0xdf4>)
  407452:	e50c      	b.n	406e6e <_vfiprintf_r+0x766>
  407454:	9204      	str	r2, [sp, #16]
  407456:	e56a      	b.n	406f2e <_vfiprintf_r+0x826>
  407458:	980e      	ldr	r0, [sp, #56]	; 0x38
  40745a:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 407500 <_vfiprintf_r+0xdf8>
  40745e:	3001      	adds	r0, #1
  407460:	f7ff bb73 	b.w	406b4a <_vfiprintf_r+0x442>
  407464:	46f4      	mov	ip, lr
  407466:	f7ff bb1a 	b.w	406a9e <_vfiprintf_r+0x396>
  40746a:	9b01      	ldr	r3, [sp, #4]
  40746c:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  407470:	9303      	str	r3, [sp, #12]
  407472:	9404      	str	r4, [sp, #16]
  407474:	9001      	str	r0, [sp, #4]
  407476:	f7ff ba67 	b.w	406948 <_vfiprintf_r+0x240>
  40747a:	2200      	movs	r2, #0
  40747c:	9201      	str	r2, [sp, #4]
  40747e:	f7ff b9ac 	b.w	4067da <_vfiprintf_r+0xd2>
  407482:	9204      	str	r2, [sp, #16]
  407484:	4699      	mov	r9, r3
  407486:	e6b2      	b.n	4071ee <_vfiprintf_r+0xae6>
  407488:	9a04      	ldr	r2, [sp, #16]
  40748a:	6813      	ldr	r3, [r2, #0]
  40748c:	9301      	str	r3, [sp, #4]
  40748e:	3204      	adds	r2, #4
  407490:	2b00      	cmp	r3, #0
  407492:	9204      	str	r2, [sp, #16]
  407494:	f898 3001 	ldrb.w	r3, [r8, #1]
  407498:	46a8      	mov	r8, r5
  40749a:	f6bf a99c 	bge.w	4067d6 <_vfiprintf_r+0xce>
  40749e:	f04f 32ff 	mov.w	r2, #4294967295
  4074a2:	9201      	str	r2, [sp, #4]
  4074a4:	f7ff b997 	b.w	4067d6 <_vfiprintf_r+0xce>
  4074a8:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4074ac:	e48e      	b.n	406dcc <_vfiprintf_r+0x6c4>
  4074ae:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4074b2:	e4f0      	b.n	406e96 <_vfiprintf_r+0x78e>
  4074b4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4074b8:	e4ab      	b.n	406e12 <_vfiprintf_r+0x70a>
  4074ba:	4699      	mov	r9, r3
  4074bc:	07f3      	lsls	r3, r6, #31
  4074be:	d505      	bpl.n	4074cc <_vfiprintf_r+0xdc4>
  4074c0:	af2a      	add	r7, sp, #168	; 0xa8
  4074c2:	2330      	movs	r3, #48	; 0x30
  4074c4:	f807 3d41 	strb.w	r3, [r7, #-65]!
  4074c8:	f7ff bb97 	b.w	406bfa <_vfiprintf_r+0x4f2>
  4074cc:	9b01      	ldr	r3, [sp, #4]
  4074ce:	9303      	str	r3, [sp, #12]
  4074d0:	465f      	mov	r7, fp
  4074d2:	f7ff ba39 	b.w	406948 <_vfiprintf_r+0x240>
  4074d6:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4074da:	e443      	b.n	406d64 <_vfiprintf_r+0x65c>
  4074dc:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4074e0:	f7ff bb9a 	b.w	406c18 <_vfiprintf_r+0x510>
  4074e4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4074e8:	f7ff bb4d 	b.w	406b86 <_vfiprintf_r+0x47e>
  4074ec:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4074f0:	e50f      	b.n	406f12 <_vfiprintf_r+0x80a>
  4074f2:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4074f6:	e4f3      	b.n	406ee0 <_vfiprintf_r+0x7d8>
  4074f8:	0040c65c 	.word	0x0040c65c
  4074fc:	0040c670 	.word	0x0040c670
  407500:	0040c69c 	.word	0x0040c69c

00407504 <__sbprintf>:
  407504:	b5f0      	push	{r4, r5, r6, r7, lr}
  407506:	460c      	mov	r4, r1
  407508:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  40750c:	8989      	ldrh	r1, [r1, #12]
  40750e:	6e66      	ldr	r6, [r4, #100]	; 0x64
  407510:	89e5      	ldrh	r5, [r4, #14]
  407512:	9619      	str	r6, [sp, #100]	; 0x64
  407514:	f021 0102 	bic.w	r1, r1, #2
  407518:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40751a:	f8ad 500e 	strh.w	r5, [sp, #14]
  40751e:	2500      	movs	r5, #0
  407520:	69e7      	ldr	r7, [r4, #28]
  407522:	f8ad 100c 	strh.w	r1, [sp, #12]
  407526:	9609      	str	r6, [sp, #36]	; 0x24
  407528:	9506      	str	r5, [sp, #24]
  40752a:	ae1a      	add	r6, sp, #104	; 0x68
  40752c:	f44f 6580 	mov.w	r5, #1024	; 0x400
  407530:	4669      	mov	r1, sp
  407532:	9600      	str	r6, [sp, #0]
  407534:	9604      	str	r6, [sp, #16]
  407536:	9502      	str	r5, [sp, #8]
  407538:	9505      	str	r5, [sp, #20]
  40753a:	9707      	str	r7, [sp, #28]
  40753c:	4606      	mov	r6, r0
  40753e:	f7ff f8e3 	bl	406708 <_vfiprintf_r>
  407542:	1e05      	subs	r5, r0, #0
  407544:	db07      	blt.n	407556 <__sbprintf+0x52>
  407546:	4630      	mov	r0, r6
  407548:	4669      	mov	r1, sp
  40754a:	f001 f8e9 	bl	408720 <_fflush_r>
  40754e:	2800      	cmp	r0, #0
  407550:	bf18      	it	ne
  407552:	f04f 35ff 	movne.w	r5, #4294967295
  407556:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40755a:	065b      	lsls	r3, r3, #25
  40755c:	d503      	bpl.n	407566 <__sbprintf+0x62>
  40755e:	89a3      	ldrh	r3, [r4, #12]
  407560:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407564:	81a3      	strh	r3, [r4, #12]
  407566:	4628      	mov	r0, r5
  407568:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  40756c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40756e:	bf00      	nop

00407570 <__swsetup_r>:
  407570:	b538      	push	{r3, r4, r5, lr}
  407572:	4b30      	ldr	r3, [pc, #192]	; (407634 <__swsetup_r+0xc4>)
  407574:	681b      	ldr	r3, [r3, #0]
  407576:	4605      	mov	r5, r0
  407578:	460c      	mov	r4, r1
  40757a:	b113      	cbz	r3, 407582 <__swsetup_r+0x12>
  40757c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40757e:	2a00      	cmp	r2, #0
  407580:	d038      	beq.n	4075f4 <__swsetup_r+0x84>
  407582:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407586:	b293      	uxth	r3, r2
  407588:	0718      	lsls	r0, r3, #28
  40758a:	d50c      	bpl.n	4075a6 <__swsetup_r+0x36>
  40758c:	6920      	ldr	r0, [r4, #16]
  40758e:	b1a8      	cbz	r0, 4075bc <__swsetup_r+0x4c>
  407590:	f013 0201 	ands.w	r2, r3, #1
  407594:	d01e      	beq.n	4075d4 <__swsetup_r+0x64>
  407596:	6963      	ldr	r3, [r4, #20]
  407598:	2200      	movs	r2, #0
  40759a:	425b      	negs	r3, r3
  40759c:	61a3      	str	r3, [r4, #24]
  40759e:	60a2      	str	r2, [r4, #8]
  4075a0:	b1f0      	cbz	r0, 4075e0 <__swsetup_r+0x70>
  4075a2:	2000      	movs	r0, #0
  4075a4:	bd38      	pop	{r3, r4, r5, pc}
  4075a6:	06d9      	lsls	r1, r3, #27
  4075a8:	d53c      	bpl.n	407624 <__swsetup_r+0xb4>
  4075aa:	0758      	lsls	r0, r3, #29
  4075ac:	d426      	bmi.n	4075fc <__swsetup_r+0x8c>
  4075ae:	6920      	ldr	r0, [r4, #16]
  4075b0:	f042 0308 	orr.w	r3, r2, #8
  4075b4:	81a3      	strh	r3, [r4, #12]
  4075b6:	b29b      	uxth	r3, r3
  4075b8:	2800      	cmp	r0, #0
  4075ba:	d1e9      	bne.n	407590 <__swsetup_r+0x20>
  4075bc:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4075c0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4075c4:	d0e4      	beq.n	407590 <__swsetup_r+0x20>
  4075c6:	4628      	mov	r0, r5
  4075c8:	4621      	mov	r1, r4
  4075ca:	f001 fcd9 	bl	408f80 <__smakebuf_r>
  4075ce:	89a3      	ldrh	r3, [r4, #12]
  4075d0:	6920      	ldr	r0, [r4, #16]
  4075d2:	e7dd      	b.n	407590 <__swsetup_r+0x20>
  4075d4:	0799      	lsls	r1, r3, #30
  4075d6:	bf58      	it	pl
  4075d8:	6962      	ldrpl	r2, [r4, #20]
  4075da:	60a2      	str	r2, [r4, #8]
  4075dc:	2800      	cmp	r0, #0
  4075de:	d1e0      	bne.n	4075a2 <__swsetup_r+0x32>
  4075e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4075e4:	061a      	lsls	r2, r3, #24
  4075e6:	d5dd      	bpl.n	4075a4 <__swsetup_r+0x34>
  4075e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4075ec:	81a3      	strh	r3, [r4, #12]
  4075ee:	f04f 30ff 	mov.w	r0, #4294967295
  4075f2:	bd38      	pop	{r3, r4, r5, pc}
  4075f4:	4618      	mov	r0, r3
  4075f6:	f001 f927 	bl	408848 <__sinit>
  4075fa:	e7c2      	b.n	407582 <__swsetup_r+0x12>
  4075fc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4075fe:	b151      	cbz	r1, 407616 <__swsetup_r+0xa6>
  407600:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407604:	4299      	cmp	r1, r3
  407606:	d004      	beq.n	407612 <__swsetup_r+0xa2>
  407608:	4628      	mov	r0, r5
  40760a:	f001 f9e7 	bl	4089dc <_free_r>
  40760e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407612:	2300      	movs	r3, #0
  407614:	6323      	str	r3, [r4, #48]	; 0x30
  407616:	2300      	movs	r3, #0
  407618:	6920      	ldr	r0, [r4, #16]
  40761a:	6063      	str	r3, [r4, #4]
  40761c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  407620:	6020      	str	r0, [r4, #0]
  407622:	e7c5      	b.n	4075b0 <__swsetup_r+0x40>
  407624:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  407628:	2309      	movs	r3, #9
  40762a:	602b      	str	r3, [r5, #0]
  40762c:	f04f 30ff 	mov.w	r0, #4294967295
  407630:	81a2      	strh	r2, [r4, #12]
  407632:	bd38      	pop	{r3, r4, r5, pc}
  407634:	20400448 	.word	0x20400448

00407638 <register_fini>:
  407638:	4b02      	ldr	r3, [pc, #8]	; (407644 <register_fini+0xc>)
  40763a:	b113      	cbz	r3, 407642 <register_fini+0xa>
  40763c:	4802      	ldr	r0, [pc, #8]	; (407648 <register_fini+0x10>)
  40763e:	f000 b805 	b.w	40764c <atexit>
  407642:	4770      	bx	lr
  407644:	00000000 	.word	0x00000000
  407648:	0040885d 	.word	0x0040885d

0040764c <atexit>:
  40764c:	2300      	movs	r3, #0
  40764e:	4601      	mov	r1, r0
  407650:	461a      	mov	r2, r3
  407652:	4618      	mov	r0, r3
  407654:	f003 b800 	b.w	40a658 <__register_exitproc>

00407658 <quorem>:
  407658:	6902      	ldr	r2, [r0, #16]
  40765a:	690b      	ldr	r3, [r1, #16]
  40765c:	4293      	cmp	r3, r2
  40765e:	f300 808d 	bgt.w	40777c <quorem+0x124>
  407662:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407666:	f103 38ff 	add.w	r8, r3, #4294967295
  40766a:	f101 0714 	add.w	r7, r1, #20
  40766e:	f100 0b14 	add.w	fp, r0, #20
  407672:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  407676:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40767a:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40767e:	b083      	sub	sp, #12
  407680:	3201      	adds	r2, #1
  407682:	fbb3 f9f2 	udiv	r9, r3, r2
  407686:	eb0b 0304 	add.w	r3, fp, r4
  40768a:	9400      	str	r4, [sp, #0]
  40768c:	eb07 0a04 	add.w	sl, r7, r4
  407690:	9301      	str	r3, [sp, #4]
  407692:	f1b9 0f00 	cmp.w	r9, #0
  407696:	d039      	beq.n	40770c <quorem+0xb4>
  407698:	2500      	movs	r5, #0
  40769a:	46bc      	mov	ip, r7
  40769c:	46de      	mov	lr, fp
  40769e:	462b      	mov	r3, r5
  4076a0:	f85c 6b04 	ldr.w	r6, [ip], #4
  4076a4:	f8de 2000 	ldr.w	r2, [lr]
  4076a8:	b2b4      	uxth	r4, r6
  4076aa:	fb09 5504 	mla	r5, r9, r4, r5
  4076ae:	0c36      	lsrs	r6, r6, #16
  4076b0:	0c2c      	lsrs	r4, r5, #16
  4076b2:	fb09 4406 	mla	r4, r9, r6, r4
  4076b6:	b2ad      	uxth	r5, r5
  4076b8:	1b5b      	subs	r3, r3, r5
  4076ba:	b2a6      	uxth	r6, r4
  4076bc:	fa13 f382 	uxtah	r3, r3, r2
  4076c0:	ebc6 4612 	rsb	r6, r6, r2, lsr #16
  4076c4:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4076c8:	b29b      	uxth	r3, r3
  4076ca:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4076ce:	45e2      	cmp	sl, ip
  4076d0:	f84e 3b04 	str.w	r3, [lr], #4
  4076d4:	ea4f 4514 	mov.w	r5, r4, lsr #16
  4076d8:	ea4f 4326 	mov.w	r3, r6, asr #16
  4076dc:	d2e0      	bcs.n	4076a0 <quorem+0x48>
  4076de:	9b00      	ldr	r3, [sp, #0]
  4076e0:	f85b 3003 	ldr.w	r3, [fp, r3]
  4076e4:	b993      	cbnz	r3, 40770c <quorem+0xb4>
  4076e6:	9c01      	ldr	r4, [sp, #4]
  4076e8:	1f23      	subs	r3, r4, #4
  4076ea:	459b      	cmp	fp, r3
  4076ec:	d20c      	bcs.n	407708 <quorem+0xb0>
  4076ee:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4076f2:	b94b      	cbnz	r3, 407708 <quorem+0xb0>
  4076f4:	f1a4 0308 	sub.w	r3, r4, #8
  4076f8:	e002      	b.n	407700 <quorem+0xa8>
  4076fa:	681a      	ldr	r2, [r3, #0]
  4076fc:	3b04      	subs	r3, #4
  4076fe:	b91a      	cbnz	r2, 407708 <quorem+0xb0>
  407700:	459b      	cmp	fp, r3
  407702:	f108 38ff 	add.w	r8, r8, #4294967295
  407706:	d3f8      	bcc.n	4076fa <quorem+0xa2>
  407708:	f8c0 8010 	str.w	r8, [r0, #16]
  40770c:	4604      	mov	r4, r0
  40770e:	f002 facb 	bl	409ca8 <__mcmp>
  407712:	2800      	cmp	r0, #0
  407714:	db2e      	blt.n	407774 <quorem+0x11c>
  407716:	f109 0901 	add.w	r9, r9, #1
  40771a:	465d      	mov	r5, fp
  40771c:	2300      	movs	r3, #0
  40771e:	f857 1b04 	ldr.w	r1, [r7], #4
  407722:	6828      	ldr	r0, [r5, #0]
  407724:	b28a      	uxth	r2, r1
  407726:	1a9a      	subs	r2, r3, r2
  407728:	0c09      	lsrs	r1, r1, #16
  40772a:	fa12 f280 	uxtah	r2, r2, r0
  40772e:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  407732:	eb03 4322 	add.w	r3, r3, r2, asr #16
  407736:	b291      	uxth	r1, r2
  407738:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  40773c:	45ba      	cmp	sl, r7
  40773e:	f845 1b04 	str.w	r1, [r5], #4
  407742:	ea4f 4323 	mov.w	r3, r3, asr #16
  407746:	d2ea      	bcs.n	40771e <quorem+0xc6>
  407748:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40774c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  407750:	b982      	cbnz	r2, 407774 <quorem+0x11c>
  407752:	1f1a      	subs	r2, r3, #4
  407754:	4593      	cmp	fp, r2
  407756:	d20b      	bcs.n	407770 <quorem+0x118>
  407758:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40775c:	b942      	cbnz	r2, 407770 <quorem+0x118>
  40775e:	3b08      	subs	r3, #8
  407760:	e002      	b.n	407768 <quorem+0x110>
  407762:	681a      	ldr	r2, [r3, #0]
  407764:	3b04      	subs	r3, #4
  407766:	b91a      	cbnz	r2, 407770 <quorem+0x118>
  407768:	459b      	cmp	fp, r3
  40776a:	f108 38ff 	add.w	r8, r8, #4294967295
  40776e:	d3f8      	bcc.n	407762 <quorem+0x10a>
  407770:	f8c4 8010 	str.w	r8, [r4, #16]
  407774:	4648      	mov	r0, r9
  407776:	b003      	add	sp, #12
  407778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40777c:	2000      	movs	r0, #0
  40777e:	4770      	bx	lr

00407780 <_dtoa_r>:
  407780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407784:	6c01      	ldr	r1, [r0, #64]	; 0x40
  407786:	b097      	sub	sp, #92	; 0x5c
  407788:	4681      	mov	r9, r0
  40778a:	9c23      	ldr	r4, [sp, #140]	; 0x8c
  40778c:	4692      	mov	sl, r2
  40778e:	469b      	mov	fp, r3
  407790:	b149      	cbz	r1, 4077a6 <_dtoa_r+0x26>
  407792:	6c42      	ldr	r2, [r0, #68]	; 0x44
  407794:	604a      	str	r2, [r1, #4]
  407796:	2301      	movs	r3, #1
  407798:	4093      	lsls	r3, r2
  40779a:	608b      	str	r3, [r1, #8]
  40779c:	f002 f8a2 	bl	4098e4 <_Bfree>
  4077a0:	2300      	movs	r3, #0
  4077a2:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
  4077a6:	f1bb 0f00 	cmp.w	fp, #0
  4077aa:	46d8      	mov	r8, fp
  4077ac:	db33      	blt.n	407816 <_dtoa_r+0x96>
  4077ae:	2300      	movs	r3, #0
  4077b0:	6023      	str	r3, [r4, #0]
  4077b2:	4ba5      	ldr	r3, [pc, #660]	; (407a48 <_dtoa_r+0x2c8>)
  4077b4:	461a      	mov	r2, r3
  4077b6:	ea08 0303 	and.w	r3, r8, r3
  4077ba:	4293      	cmp	r3, r2
  4077bc:	d014      	beq.n	4077e8 <_dtoa_r+0x68>
  4077be:	4650      	mov	r0, sl
  4077c0:	4659      	mov	r1, fp
  4077c2:	2200      	movs	r2, #0
  4077c4:	2300      	movs	r3, #0
  4077c6:	f003 fc8f 	bl	40b0e8 <__aeabi_dcmpeq>
  4077ca:	4605      	mov	r5, r0
  4077cc:	b348      	cbz	r0, 407822 <_dtoa_r+0xa2>
  4077ce:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4077d0:	2301      	movs	r3, #1
  4077d2:	6013      	str	r3, [r2, #0]
  4077d4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4077d6:	2b00      	cmp	r3, #0
  4077d8:	f000 80c5 	beq.w	407966 <_dtoa_r+0x1e6>
  4077dc:	489b      	ldr	r0, [pc, #620]	; (407a4c <_dtoa_r+0x2cc>)
  4077de:	6018      	str	r0, [r3, #0]
  4077e0:	3801      	subs	r0, #1
  4077e2:	b017      	add	sp, #92	; 0x5c
  4077e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4077e8:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4077ea:	f242 730f 	movw	r3, #9999	; 0x270f
  4077ee:	6013      	str	r3, [r2, #0]
  4077f0:	f1ba 0f00 	cmp.w	sl, #0
  4077f4:	f000 80a2 	beq.w	40793c <_dtoa_r+0x1bc>
  4077f8:	4895      	ldr	r0, [pc, #596]	; (407a50 <_dtoa_r+0x2d0>)
  4077fa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4077fc:	2b00      	cmp	r3, #0
  4077fe:	d0f0      	beq.n	4077e2 <_dtoa_r+0x62>
  407800:	78c3      	ldrb	r3, [r0, #3]
  407802:	2b00      	cmp	r3, #0
  407804:	f000 80b1 	beq.w	40796a <_dtoa_r+0x1ea>
  407808:	f100 0308 	add.w	r3, r0, #8
  40780c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40780e:	6013      	str	r3, [r2, #0]
  407810:	b017      	add	sp, #92	; 0x5c
  407812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407816:	2301      	movs	r3, #1
  407818:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
  40781c:	6023      	str	r3, [r4, #0]
  40781e:	46c3      	mov	fp, r8
  407820:	e7c7      	b.n	4077b2 <_dtoa_r+0x32>
  407822:	aa14      	add	r2, sp, #80	; 0x50
  407824:	ab15      	add	r3, sp, #84	; 0x54
  407826:	9201      	str	r2, [sp, #4]
  407828:	9300      	str	r3, [sp, #0]
  40782a:	4652      	mov	r2, sl
  40782c:	465b      	mov	r3, fp
  40782e:	4648      	mov	r0, r9
  407830:	f002 fae4 	bl	409dfc <__d2b>
  407834:	ea5f 5418 	movs.w	r4, r8, lsr #20
  407838:	9008      	str	r0, [sp, #32]
  40783a:	f040 8088 	bne.w	40794e <_dtoa_r+0x1ce>
  40783e:	9d14      	ldr	r5, [sp, #80]	; 0x50
  407840:	9c15      	ldr	r4, [sp, #84]	; 0x54
  407842:	442c      	add	r4, r5
  407844:	f204 4332 	addw	r3, r4, #1074	; 0x432
  407848:	2b20      	cmp	r3, #32
  40784a:	f340 8291 	ble.w	407d70 <_dtoa_r+0x5f0>
  40784e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  407852:	f204 4012 	addw	r0, r4, #1042	; 0x412
  407856:	fa08 f803 	lsl.w	r8, r8, r3
  40785a:	fa2a f000 	lsr.w	r0, sl, r0
  40785e:	ea40 0008 	orr.w	r0, r0, r8
  407862:	f003 f963 	bl	40ab2c <__aeabi_ui2d>
  407866:	2301      	movs	r3, #1
  407868:	3c01      	subs	r4, #1
  40786a:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40786e:	9310      	str	r3, [sp, #64]	; 0x40
  407870:	2200      	movs	r2, #0
  407872:	4b78      	ldr	r3, [pc, #480]	; (407a54 <_dtoa_r+0x2d4>)
  407874:	f003 f81c 	bl	40a8b0 <__aeabi_dsub>
  407878:	a36d      	add	r3, pc, #436	; (adr r3, 407a30 <_dtoa_r+0x2b0>)
  40787a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40787e:	f003 f9cb 	bl	40ac18 <__aeabi_dmul>
  407882:	a36d      	add	r3, pc, #436	; (adr r3, 407a38 <_dtoa_r+0x2b8>)
  407884:	e9d3 2300 	ldrd	r2, r3, [r3]
  407888:	f003 f814 	bl	40a8b4 <__adddf3>
  40788c:	4606      	mov	r6, r0
  40788e:	4620      	mov	r0, r4
  407890:	460f      	mov	r7, r1
  407892:	f003 f95b 	bl	40ab4c <__aeabi_i2d>
  407896:	a36a      	add	r3, pc, #424	; (adr r3, 407a40 <_dtoa_r+0x2c0>)
  407898:	e9d3 2300 	ldrd	r2, r3, [r3]
  40789c:	f003 f9bc 	bl	40ac18 <__aeabi_dmul>
  4078a0:	4602      	mov	r2, r0
  4078a2:	460b      	mov	r3, r1
  4078a4:	4630      	mov	r0, r6
  4078a6:	4639      	mov	r1, r7
  4078a8:	f003 f804 	bl	40a8b4 <__adddf3>
  4078ac:	4606      	mov	r6, r0
  4078ae:	460f      	mov	r7, r1
  4078b0:	f003 fc62 	bl	40b178 <__aeabi_d2iz>
  4078b4:	2200      	movs	r2, #0
  4078b6:	9004      	str	r0, [sp, #16]
  4078b8:	2300      	movs	r3, #0
  4078ba:	4630      	mov	r0, r6
  4078bc:	4639      	mov	r1, r7
  4078be:	f003 fc1d 	bl	40b0fc <__aeabi_dcmplt>
  4078c2:	2800      	cmp	r0, #0
  4078c4:	f040 8230 	bne.w	407d28 <_dtoa_r+0x5a8>
  4078c8:	9e04      	ldr	r6, [sp, #16]
  4078ca:	2e16      	cmp	r6, #22
  4078cc:	f200 8229 	bhi.w	407d22 <_dtoa_r+0x5a2>
  4078d0:	4b61      	ldr	r3, [pc, #388]	; (407a58 <_dtoa_r+0x2d8>)
  4078d2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  4078d6:	e9d3 0100 	ldrd	r0, r1, [r3]
  4078da:	4652      	mov	r2, sl
  4078dc:	465b      	mov	r3, fp
  4078de:	f003 fc2b 	bl	40b138 <__aeabi_dcmpgt>
  4078e2:	2800      	cmp	r0, #0
  4078e4:	f000 8249 	beq.w	407d7a <_dtoa_r+0x5fa>
  4078e8:	1e73      	subs	r3, r6, #1
  4078ea:	9304      	str	r3, [sp, #16]
  4078ec:	2300      	movs	r3, #0
  4078ee:	930c      	str	r3, [sp, #48]	; 0x30
  4078f0:	1b2c      	subs	r4, r5, r4
  4078f2:	1e63      	subs	r3, r4, #1
  4078f4:	9302      	str	r3, [sp, #8]
  4078f6:	f100 8232 	bmi.w	407d5e <_dtoa_r+0x5de>
  4078fa:	2300      	movs	r3, #0
  4078fc:	9305      	str	r3, [sp, #20]
  4078fe:	9b04      	ldr	r3, [sp, #16]
  407900:	2b00      	cmp	r3, #0
  407902:	f2c0 8223 	blt.w	407d4c <_dtoa_r+0x5cc>
  407906:	9a02      	ldr	r2, [sp, #8]
  407908:	930b      	str	r3, [sp, #44]	; 0x2c
  40790a:	4611      	mov	r1, r2
  40790c:	4419      	add	r1, r3
  40790e:	2300      	movs	r3, #0
  407910:	9102      	str	r1, [sp, #8]
  407912:	930a      	str	r3, [sp, #40]	; 0x28
  407914:	9b20      	ldr	r3, [sp, #128]	; 0x80
  407916:	2b09      	cmp	r3, #9
  407918:	d829      	bhi.n	40796e <_dtoa_r+0x1ee>
  40791a:	2b05      	cmp	r3, #5
  40791c:	f340 8658 	ble.w	4085d0 <_dtoa_r+0xe50>
  407920:	3b04      	subs	r3, #4
  407922:	9320      	str	r3, [sp, #128]	; 0x80
  407924:	2500      	movs	r5, #0
  407926:	9b20      	ldr	r3, [sp, #128]	; 0x80
  407928:	3b02      	subs	r3, #2
  40792a:	2b03      	cmp	r3, #3
  40792c:	f200 8635 	bhi.w	40859a <_dtoa_r+0xe1a>
  407930:	e8df f013 	tbh	[pc, r3, lsl #1]
  407934:	0228032c 	.word	0x0228032c
  407938:	04590337 	.word	0x04590337
  40793c:	4b44      	ldr	r3, [pc, #272]	; (407a50 <_dtoa_r+0x2d0>)
  40793e:	4a47      	ldr	r2, [pc, #284]	; (407a5c <_dtoa_r+0x2dc>)
  407940:	f3c8 0013 	ubfx	r0, r8, #0, #20
  407944:	2800      	cmp	r0, #0
  407946:	bf14      	ite	ne
  407948:	4618      	movne	r0, r3
  40794a:	4610      	moveq	r0, r2
  40794c:	e755      	b.n	4077fa <_dtoa_r+0x7a>
  40794e:	f3cb 0313 	ubfx	r3, fp, #0, #20
  407952:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  407956:	9510      	str	r5, [sp, #64]	; 0x40
  407958:	4650      	mov	r0, sl
  40795a:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  40795e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  407962:	9d14      	ldr	r5, [sp, #80]	; 0x50
  407964:	e784      	b.n	407870 <_dtoa_r+0xf0>
  407966:	483e      	ldr	r0, [pc, #248]	; (407a60 <_dtoa_r+0x2e0>)
  407968:	e73b      	b.n	4077e2 <_dtoa_r+0x62>
  40796a:	1cc3      	adds	r3, r0, #3
  40796c:	e74e      	b.n	40780c <_dtoa_r+0x8c>
  40796e:	2100      	movs	r1, #0
  407970:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  407974:	4648      	mov	r0, r9
  407976:	9120      	str	r1, [sp, #128]	; 0x80
  407978:	f001 ff8e 	bl	409898 <_Balloc>
  40797c:	f04f 33ff 	mov.w	r3, #4294967295
  407980:	9306      	str	r3, [sp, #24]
  407982:	9a20      	ldr	r2, [sp, #128]	; 0x80
  407984:	930d      	str	r3, [sp, #52]	; 0x34
  407986:	2301      	movs	r3, #1
  407988:	9007      	str	r0, [sp, #28]
  40798a:	9221      	str	r2, [sp, #132]	; 0x84
  40798c:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  407990:	9309      	str	r3, [sp, #36]	; 0x24
  407992:	9b15      	ldr	r3, [sp, #84]	; 0x54
  407994:	2b00      	cmp	r3, #0
  407996:	f2c0 80d1 	blt.w	407b3c <_dtoa_r+0x3bc>
  40799a:	9a04      	ldr	r2, [sp, #16]
  40799c:	2a0e      	cmp	r2, #14
  40799e:	f300 80cd 	bgt.w	407b3c <_dtoa_r+0x3bc>
  4079a2:	4b2d      	ldr	r3, [pc, #180]	; (407a58 <_dtoa_r+0x2d8>)
  4079a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4079a8:	e9d3 3400 	ldrd	r3, r4, [r3]
  4079ac:	e9cd 3402 	strd	r3, r4, [sp, #8]
  4079b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4079b2:	2b00      	cmp	r3, #0
  4079b4:	f2c0 8300 	blt.w	407fb8 <_dtoa_r+0x838>
  4079b8:	4656      	mov	r6, sl
  4079ba:	465f      	mov	r7, fp
  4079bc:	4650      	mov	r0, sl
  4079be:	4659      	mov	r1, fp
  4079c0:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  4079c4:	4652      	mov	r2, sl
  4079c6:	465b      	mov	r3, fp
  4079c8:	f003 fa50 	bl	40ae6c <__aeabi_ddiv>
  4079cc:	f003 fbd4 	bl	40b178 <__aeabi_d2iz>
  4079d0:	4604      	mov	r4, r0
  4079d2:	f003 f8bb 	bl	40ab4c <__aeabi_i2d>
  4079d6:	4652      	mov	r2, sl
  4079d8:	465b      	mov	r3, fp
  4079da:	f003 f91d 	bl	40ac18 <__aeabi_dmul>
  4079de:	460b      	mov	r3, r1
  4079e0:	4602      	mov	r2, r0
  4079e2:	4639      	mov	r1, r7
  4079e4:	4630      	mov	r0, r6
  4079e6:	f002 ff63 	bl	40a8b0 <__aeabi_dsub>
  4079ea:	9d07      	ldr	r5, [sp, #28]
  4079ec:	f104 0330 	add.w	r3, r4, #48	; 0x30
  4079f0:	702b      	strb	r3, [r5, #0]
  4079f2:	9b06      	ldr	r3, [sp, #24]
  4079f4:	2b01      	cmp	r3, #1
  4079f6:	4606      	mov	r6, r0
  4079f8:	460f      	mov	r7, r1
  4079fa:	f105 0501 	add.w	r5, r5, #1
  4079fe:	d062      	beq.n	407ac6 <_dtoa_r+0x346>
  407a00:	2200      	movs	r2, #0
  407a02:	4b18      	ldr	r3, [pc, #96]	; (407a64 <_dtoa_r+0x2e4>)
  407a04:	f003 f908 	bl	40ac18 <__aeabi_dmul>
  407a08:	2200      	movs	r2, #0
  407a0a:	2300      	movs	r3, #0
  407a0c:	4606      	mov	r6, r0
  407a0e:	460f      	mov	r7, r1
  407a10:	f003 fb6a 	bl	40b0e8 <__aeabi_dcmpeq>
  407a14:	2800      	cmp	r0, #0
  407a16:	d17e      	bne.n	407b16 <_dtoa_r+0x396>
  407a18:	f8cd 9014 	str.w	r9, [sp, #20]
  407a1c:	f8dd a018 	ldr.w	sl, [sp, #24]
  407a20:	f8dd b01c 	ldr.w	fp, [sp, #28]
  407a24:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  407a28:	e029      	b.n	407a7e <_dtoa_r+0x2fe>
  407a2a:	bf00      	nop
  407a2c:	f3af 8000 	nop.w
  407a30:	636f4361 	.word	0x636f4361
  407a34:	3fd287a7 	.word	0x3fd287a7
  407a38:	8b60c8b3 	.word	0x8b60c8b3
  407a3c:	3fc68a28 	.word	0x3fc68a28
  407a40:	509f79fb 	.word	0x509f79fb
  407a44:	3fd34413 	.word	0x3fd34413
  407a48:	7ff00000 	.word	0x7ff00000
  407a4c:	0040c679 	.word	0x0040c679
  407a50:	0040c7bc 	.word	0x0040c7bc
  407a54:	3ff80000 	.word	0x3ff80000
  407a58:	0040c7d0 	.word	0x0040c7d0
  407a5c:	0040c7b0 	.word	0x0040c7b0
  407a60:	0040c678 	.word	0x0040c678
  407a64:	40240000 	.word	0x40240000
  407a68:	f003 f8d6 	bl	40ac18 <__aeabi_dmul>
  407a6c:	2200      	movs	r2, #0
  407a6e:	2300      	movs	r3, #0
  407a70:	4606      	mov	r6, r0
  407a72:	460f      	mov	r7, r1
  407a74:	f003 fb38 	bl	40b0e8 <__aeabi_dcmpeq>
  407a78:	2800      	cmp	r0, #0
  407a7a:	f040 83b7 	bne.w	4081ec <_dtoa_r+0xa6c>
  407a7e:	4642      	mov	r2, r8
  407a80:	464b      	mov	r3, r9
  407a82:	4630      	mov	r0, r6
  407a84:	4639      	mov	r1, r7
  407a86:	f003 f9f1 	bl	40ae6c <__aeabi_ddiv>
  407a8a:	f003 fb75 	bl	40b178 <__aeabi_d2iz>
  407a8e:	4604      	mov	r4, r0
  407a90:	f003 f85c 	bl	40ab4c <__aeabi_i2d>
  407a94:	4642      	mov	r2, r8
  407a96:	464b      	mov	r3, r9
  407a98:	f003 f8be 	bl	40ac18 <__aeabi_dmul>
  407a9c:	4602      	mov	r2, r0
  407a9e:	460b      	mov	r3, r1
  407aa0:	4630      	mov	r0, r6
  407aa2:	4639      	mov	r1, r7
  407aa4:	f002 ff04 	bl	40a8b0 <__aeabi_dsub>
  407aa8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  407aac:	f805 eb01 	strb.w	lr, [r5], #1
  407ab0:	ebcb 0e05 	rsb	lr, fp, r5
  407ab4:	45d6      	cmp	lr, sl
  407ab6:	4606      	mov	r6, r0
  407ab8:	460f      	mov	r7, r1
  407aba:	f04f 0200 	mov.w	r2, #0
  407abe:	4bb0      	ldr	r3, [pc, #704]	; (407d80 <_dtoa_r+0x600>)
  407ac0:	d1d2      	bne.n	407a68 <_dtoa_r+0x2e8>
  407ac2:	f8dd 9014 	ldr.w	r9, [sp, #20]
  407ac6:	4632      	mov	r2, r6
  407ac8:	463b      	mov	r3, r7
  407aca:	4630      	mov	r0, r6
  407acc:	4639      	mov	r1, r7
  407ace:	f002 fef1 	bl	40a8b4 <__adddf3>
  407ad2:	4606      	mov	r6, r0
  407ad4:	460f      	mov	r7, r1
  407ad6:	4602      	mov	r2, r0
  407ad8:	460b      	mov	r3, r1
  407ada:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407ade:	f003 fb0d 	bl	40b0fc <__aeabi_dcmplt>
  407ae2:	b940      	cbnz	r0, 407af6 <_dtoa_r+0x376>
  407ae4:	4632      	mov	r2, r6
  407ae6:	463b      	mov	r3, r7
  407ae8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407aec:	f003 fafc 	bl	40b0e8 <__aeabi_dcmpeq>
  407af0:	b188      	cbz	r0, 407b16 <_dtoa_r+0x396>
  407af2:	07e3      	lsls	r3, r4, #31
  407af4:	d50f      	bpl.n	407b16 <_dtoa_r+0x396>
  407af6:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  407afa:	9a07      	ldr	r2, [sp, #28]
  407afc:	1e6b      	subs	r3, r5, #1
  407afe:	e004      	b.n	407b0a <_dtoa_r+0x38a>
  407b00:	429a      	cmp	r2, r3
  407b02:	f000 842c 	beq.w	40835e <_dtoa_r+0xbde>
  407b06:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  407b0a:	2c39      	cmp	r4, #57	; 0x39
  407b0c:	f103 0501 	add.w	r5, r3, #1
  407b10:	d0f6      	beq.n	407b00 <_dtoa_r+0x380>
  407b12:	3401      	adds	r4, #1
  407b14:	701c      	strb	r4, [r3, #0]
  407b16:	9908      	ldr	r1, [sp, #32]
  407b18:	4648      	mov	r0, r9
  407b1a:	f001 fee3 	bl	4098e4 <_Bfree>
  407b1e:	2200      	movs	r2, #0
  407b20:	9b04      	ldr	r3, [sp, #16]
  407b22:	702a      	strb	r2, [r5, #0]
  407b24:	9a22      	ldr	r2, [sp, #136]	; 0x88
  407b26:	3301      	adds	r3, #1
  407b28:	6013      	str	r3, [r2, #0]
  407b2a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407b2c:	2b00      	cmp	r3, #0
  407b2e:	f000 83a7 	beq.w	408280 <_dtoa_r+0xb00>
  407b32:	9807      	ldr	r0, [sp, #28]
  407b34:	601d      	str	r5, [r3, #0]
  407b36:	b017      	add	sp, #92	; 0x5c
  407b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407b3c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  407b3e:	2a00      	cmp	r2, #0
  407b40:	f000 8112 	beq.w	407d68 <_dtoa_r+0x5e8>
  407b44:	9a20      	ldr	r2, [sp, #128]	; 0x80
  407b46:	2a01      	cmp	r2, #1
  407b48:	f340 8258 	ble.w	407ffc <_dtoa_r+0x87c>
  407b4c:	9b06      	ldr	r3, [sp, #24]
  407b4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  407b50:	1e5f      	subs	r7, r3, #1
  407b52:	42ba      	cmp	r2, r7
  407b54:	f2c0 8397 	blt.w	408286 <_dtoa_r+0xb06>
  407b58:	1bd7      	subs	r7, r2, r7
  407b5a:	9b06      	ldr	r3, [sp, #24]
  407b5c:	2b00      	cmp	r3, #0
  407b5e:	f2c0 848a 	blt.w	408476 <_dtoa_r+0xcf6>
  407b62:	9d05      	ldr	r5, [sp, #20]
  407b64:	9b06      	ldr	r3, [sp, #24]
  407b66:	9a05      	ldr	r2, [sp, #20]
  407b68:	441a      	add	r2, r3
  407b6a:	9205      	str	r2, [sp, #20]
  407b6c:	9a02      	ldr	r2, [sp, #8]
  407b6e:	2101      	movs	r1, #1
  407b70:	441a      	add	r2, r3
  407b72:	4648      	mov	r0, r9
  407b74:	9202      	str	r2, [sp, #8]
  407b76:	f001 ff4d 	bl	409a14 <__i2b>
  407b7a:	4606      	mov	r6, r0
  407b7c:	b165      	cbz	r5, 407b98 <_dtoa_r+0x418>
  407b7e:	9902      	ldr	r1, [sp, #8]
  407b80:	2900      	cmp	r1, #0
  407b82:	460b      	mov	r3, r1
  407b84:	dd08      	ble.n	407b98 <_dtoa_r+0x418>
  407b86:	42a9      	cmp	r1, r5
  407b88:	9a05      	ldr	r2, [sp, #20]
  407b8a:	bfa8      	it	ge
  407b8c:	462b      	movge	r3, r5
  407b8e:	1ad2      	subs	r2, r2, r3
  407b90:	1aed      	subs	r5, r5, r3
  407b92:	1acb      	subs	r3, r1, r3
  407b94:	9205      	str	r2, [sp, #20]
  407b96:	9302      	str	r3, [sp, #8]
  407b98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407b9a:	2b00      	cmp	r3, #0
  407b9c:	f340 82fc 	ble.w	408198 <_dtoa_r+0xa18>
  407ba0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  407ba2:	2a00      	cmp	r2, #0
  407ba4:	f000 8201 	beq.w	407faa <_dtoa_r+0x82a>
  407ba8:	2f00      	cmp	r7, #0
  407baa:	f000 81fe 	beq.w	407faa <_dtoa_r+0x82a>
  407bae:	4631      	mov	r1, r6
  407bb0:	463a      	mov	r2, r7
  407bb2:	4648      	mov	r0, r9
  407bb4:	f001 ffd0 	bl	409b58 <__pow5mult>
  407bb8:	f8dd 8020 	ldr.w	r8, [sp, #32]
  407bbc:	4601      	mov	r1, r0
  407bbe:	4642      	mov	r2, r8
  407bc0:	4606      	mov	r6, r0
  407bc2:	4648      	mov	r0, r9
  407bc4:	f001 ff30 	bl	409a28 <__multiply>
  407bc8:	4641      	mov	r1, r8
  407bca:	4604      	mov	r4, r0
  407bcc:	4648      	mov	r0, r9
  407bce:	f001 fe89 	bl	4098e4 <_Bfree>
  407bd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407bd4:	1bdb      	subs	r3, r3, r7
  407bd6:	930a      	str	r3, [sp, #40]	; 0x28
  407bd8:	f040 81e6 	bne.w	407fa8 <_dtoa_r+0x828>
  407bdc:	2101      	movs	r1, #1
  407bde:	4648      	mov	r0, r9
  407be0:	f001 ff18 	bl	409a14 <__i2b>
  407be4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407be6:	4680      	mov	r8, r0
  407be8:	2b00      	cmp	r3, #0
  407bea:	f000 8219 	beq.w	408020 <_dtoa_r+0x8a0>
  407bee:	4601      	mov	r1, r0
  407bf0:	461a      	mov	r2, r3
  407bf2:	4648      	mov	r0, r9
  407bf4:	f001 ffb0 	bl	409b58 <__pow5mult>
  407bf8:	9b20      	ldr	r3, [sp, #128]	; 0x80
  407bfa:	2b01      	cmp	r3, #1
  407bfc:	4680      	mov	r8, r0
  407bfe:	f340 82f8 	ble.w	4081f2 <_dtoa_r+0xa72>
  407c02:	2700      	movs	r7, #0
  407c04:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407c08:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  407c0c:	6918      	ldr	r0, [r3, #16]
  407c0e:	f001 feb3 	bl	409978 <__hi0bits>
  407c12:	f1c0 0020 	rsb	r0, r0, #32
  407c16:	9a02      	ldr	r2, [sp, #8]
  407c18:	4410      	add	r0, r2
  407c1a:	f010 001f 	ands.w	r0, r0, #31
  407c1e:	f000 81f6 	beq.w	40800e <_dtoa_r+0x88e>
  407c22:	f1c0 0320 	rsb	r3, r0, #32
  407c26:	2b04      	cmp	r3, #4
  407c28:	f340 84ca 	ble.w	4085c0 <_dtoa_r+0xe40>
  407c2c:	9b05      	ldr	r3, [sp, #20]
  407c2e:	f1c0 001c 	rsb	r0, r0, #28
  407c32:	4403      	add	r3, r0
  407c34:	9305      	str	r3, [sp, #20]
  407c36:	4613      	mov	r3, r2
  407c38:	4403      	add	r3, r0
  407c3a:	4405      	add	r5, r0
  407c3c:	9302      	str	r3, [sp, #8]
  407c3e:	9b05      	ldr	r3, [sp, #20]
  407c40:	2b00      	cmp	r3, #0
  407c42:	dd05      	ble.n	407c50 <_dtoa_r+0x4d0>
  407c44:	4621      	mov	r1, r4
  407c46:	461a      	mov	r2, r3
  407c48:	4648      	mov	r0, r9
  407c4a:	f001 ffd5 	bl	409bf8 <__lshift>
  407c4e:	4604      	mov	r4, r0
  407c50:	9b02      	ldr	r3, [sp, #8]
  407c52:	2b00      	cmp	r3, #0
  407c54:	dd05      	ble.n	407c62 <_dtoa_r+0x4e2>
  407c56:	4641      	mov	r1, r8
  407c58:	461a      	mov	r2, r3
  407c5a:	4648      	mov	r0, r9
  407c5c:	f001 ffcc 	bl	409bf8 <__lshift>
  407c60:	4680      	mov	r8, r0
  407c62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407c64:	2b00      	cmp	r3, #0
  407c66:	f040 827c 	bne.w	408162 <_dtoa_r+0x9e2>
  407c6a:	9b06      	ldr	r3, [sp, #24]
  407c6c:	2b00      	cmp	r3, #0
  407c6e:	f340 8295 	ble.w	40819c <_dtoa_r+0xa1c>
  407c72:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407c74:	2b00      	cmp	r3, #0
  407c76:	f040 81f5 	bne.w	408064 <_dtoa_r+0x8e4>
  407c7a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  407c7e:	9f06      	ldr	r7, [sp, #24]
  407c80:	465d      	mov	r5, fp
  407c82:	e002      	b.n	407c8a <_dtoa_r+0x50a>
  407c84:	f001 fe38 	bl	4098f8 <__multadd>
  407c88:	4604      	mov	r4, r0
  407c8a:	4641      	mov	r1, r8
  407c8c:	4620      	mov	r0, r4
  407c8e:	f7ff fce3 	bl	407658 <quorem>
  407c92:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  407c96:	f805 ab01 	strb.w	sl, [r5], #1
  407c9a:	ebcb 0305 	rsb	r3, fp, r5
  407c9e:	42bb      	cmp	r3, r7
  407ca0:	f04f 020a 	mov.w	r2, #10
  407ca4:	f04f 0300 	mov.w	r3, #0
  407ca8:	4621      	mov	r1, r4
  407caa:	4648      	mov	r0, r9
  407cac:	dbea      	blt.n	407c84 <_dtoa_r+0x504>
  407cae:	9b07      	ldr	r3, [sp, #28]
  407cb0:	9a06      	ldr	r2, [sp, #24]
  407cb2:	2a01      	cmp	r2, #1
  407cb4:	bfac      	ite	ge
  407cb6:	189b      	addge	r3, r3, r2
  407cb8:	3301      	addlt	r3, #1
  407cba:	461d      	mov	r5, r3
  407cbc:	f04f 0b00 	mov.w	fp, #0
  407cc0:	4621      	mov	r1, r4
  407cc2:	2201      	movs	r2, #1
  407cc4:	4648      	mov	r0, r9
  407cc6:	f001 ff97 	bl	409bf8 <__lshift>
  407cca:	4641      	mov	r1, r8
  407ccc:	9008      	str	r0, [sp, #32]
  407cce:	f001 ffeb 	bl	409ca8 <__mcmp>
  407cd2:	2800      	cmp	r0, #0
  407cd4:	f340 830d 	ble.w	4082f2 <_dtoa_r+0xb72>
  407cd8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  407cdc:	9907      	ldr	r1, [sp, #28]
  407cde:	1e6b      	subs	r3, r5, #1
  407ce0:	e004      	b.n	407cec <_dtoa_r+0x56c>
  407ce2:	428b      	cmp	r3, r1
  407ce4:	f000 8278 	beq.w	4081d8 <_dtoa_r+0xa58>
  407ce8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  407cec:	2a39      	cmp	r2, #57	; 0x39
  407cee:	f103 0501 	add.w	r5, r3, #1
  407cf2:	d0f6      	beq.n	407ce2 <_dtoa_r+0x562>
  407cf4:	3201      	adds	r2, #1
  407cf6:	701a      	strb	r2, [r3, #0]
  407cf8:	4641      	mov	r1, r8
  407cfa:	4648      	mov	r0, r9
  407cfc:	f001 fdf2 	bl	4098e4 <_Bfree>
  407d00:	2e00      	cmp	r6, #0
  407d02:	f43f af08 	beq.w	407b16 <_dtoa_r+0x396>
  407d06:	f1bb 0f00 	cmp.w	fp, #0
  407d0a:	d005      	beq.n	407d18 <_dtoa_r+0x598>
  407d0c:	45b3      	cmp	fp, r6
  407d0e:	d003      	beq.n	407d18 <_dtoa_r+0x598>
  407d10:	4659      	mov	r1, fp
  407d12:	4648      	mov	r0, r9
  407d14:	f001 fde6 	bl	4098e4 <_Bfree>
  407d18:	4631      	mov	r1, r6
  407d1a:	4648      	mov	r0, r9
  407d1c:	f001 fde2 	bl	4098e4 <_Bfree>
  407d20:	e6f9      	b.n	407b16 <_dtoa_r+0x396>
  407d22:	2301      	movs	r3, #1
  407d24:	930c      	str	r3, [sp, #48]	; 0x30
  407d26:	e5e3      	b.n	4078f0 <_dtoa_r+0x170>
  407d28:	f8dd 8010 	ldr.w	r8, [sp, #16]
  407d2c:	4640      	mov	r0, r8
  407d2e:	f002 ff0d 	bl	40ab4c <__aeabi_i2d>
  407d32:	4602      	mov	r2, r0
  407d34:	460b      	mov	r3, r1
  407d36:	4630      	mov	r0, r6
  407d38:	4639      	mov	r1, r7
  407d3a:	f003 f9d5 	bl	40b0e8 <__aeabi_dcmpeq>
  407d3e:	2800      	cmp	r0, #0
  407d40:	f47f adc2 	bne.w	4078c8 <_dtoa_r+0x148>
  407d44:	f108 33ff 	add.w	r3, r8, #4294967295
  407d48:	9304      	str	r3, [sp, #16]
  407d4a:	e5bd      	b.n	4078c8 <_dtoa_r+0x148>
  407d4c:	9a05      	ldr	r2, [sp, #20]
  407d4e:	9b04      	ldr	r3, [sp, #16]
  407d50:	1ad2      	subs	r2, r2, r3
  407d52:	425b      	negs	r3, r3
  407d54:	930a      	str	r3, [sp, #40]	; 0x28
  407d56:	2300      	movs	r3, #0
  407d58:	9205      	str	r2, [sp, #20]
  407d5a:	930b      	str	r3, [sp, #44]	; 0x2c
  407d5c:	e5da      	b.n	407914 <_dtoa_r+0x194>
  407d5e:	425b      	negs	r3, r3
  407d60:	9305      	str	r3, [sp, #20]
  407d62:	2300      	movs	r3, #0
  407d64:	9302      	str	r3, [sp, #8]
  407d66:	e5ca      	b.n	4078fe <_dtoa_r+0x17e>
  407d68:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  407d6a:	9d05      	ldr	r5, [sp, #20]
  407d6c:	9e09      	ldr	r6, [sp, #36]	; 0x24
  407d6e:	e705      	b.n	407b7c <_dtoa_r+0x3fc>
  407d70:	f1c3 0820 	rsb	r8, r3, #32
  407d74:	fa0a f008 	lsl.w	r0, sl, r8
  407d78:	e573      	b.n	407862 <_dtoa_r+0xe2>
  407d7a:	900c      	str	r0, [sp, #48]	; 0x30
  407d7c:	e5b8      	b.n	4078f0 <_dtoa_r+0x170>
  407d7e:	bf00      	nop
  407d80:	40240000 	.word	0x40240000
  407d84:	2300      	movs	r3, #0
  407d86:	9309      	str	r3, [sp, #36]	; 0x24
  407d88:	9b04      	ldr	r3, [sp, #16]
  407d8a:	9a21      	ldr	r2, [sp, #132]	; 0x84
  407d8c:	4413      	add	r3, r2
  407d8e:	930d      	str	r3, [sp, #52]	; 0x34
  407d90:	3301      	adds	r3, #1
  407d92:	2b00      	cmp	r3, #0
  407d94:	9306      	str	r3, [sp, #24]
  407d96:	f340 8283 	ble.w	4082a0 <_dtoa_r+0xb20>
  407d9a:	9c06      	ldr	r4, [sp, #24]
  407d9c:	4626      	mov	r6, r4
  407d9e:	2100      	movs	r1, #0
  407da0:	2e17      	cmp	r6, #23
  407da2:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  407da6:	d90b      	bls.n	407dc0 <_dtoa_r+0x640>
  407da8:	2201      	movs	r2, #1
  407daa:	2304      	movs	r3, #4
  407dac:	005b      	lsls	r3, r3, #1
  407dae:	f103 0014 	add.w	r0, r3, #20
  407db2:	42b0      	cmp	r0, r6
  407db4:	4611      	mov	r1, r2
  407db6:	f102 0201 	add.w	r2, r2, #1
  407dba:	d9f7      	bls.n	407dac <_dtoa_r+0x62c>
  407dbc:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  407dc0:	4648      	mov	r0, r9
  407dc2:	f001 fd69 	bl	409898 <_Balloc>
  407dc6:	2c0e      	cmp	r4, #14
  407dc8:	9007      	str	r0, [sp, #28]
  407dca:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  407dce:	f63f ade0 	bhi.w	407992 <_dtoa_r+0x212>
  407dd2:	2d00      	cmp	r5, #0
  407dd4:	f43f addd 	beq.w	407992 <_dtoa_r+0x212>
  407dd8:	9904      	ldr	r1, [sp, #16]
  407dda:	4657      	mov	r7, sl
  407ddc:	46d8      	mov	r8, fp
  407dde:	2900      	cmp	r1, #0
  407de0:	e9cd 780e 	strd	r7, r8, [sp, #56]	; 0x38
  407de4:	f340 8292 	ble.w	40830c <_dtoa_r+0xb8c>
  407de8:	4b91      	ldr	r3, [pc, #580]	; (408030 <_dtoa_r+0x8b0>)
  407dea:	f001 020f 	and.w	r2, r1, #15
  407dee:	110e      	asrs	r6, r1, #4
  407df0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  407df4:	06f0      	lsls	r0, r6, #27
  407df6:	e9d3 4500 	ldrd	r4, r5, [r3]
  407dfa:	f140 824c 	bpl.w	408296 <_dtoa_r+0xb16>
  407dfe:	4b8d      	ldr	r3, [pc, #564]	; (408034 <_dtoa_r+0x8b4>)
  407e00:	4650      	mov	r0, sl
  407e02:	4659      	mov	r1, fp
  407e04:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  407e08:	f003 f830 	bl	40ae6c <__aeabi_ddiv>
  407e0c:	f006 060f 	and.w	r6, r6, #15
  407e10:	4682      	mov	sl, r0
  407e12:	468b      	mov	fp, r1
  407e14:	f04f 0803 	mov.w	r8, #3
  407e18:	b186      	cbz	r6, 407e3c <_dtoa_r+0x6bc>
  407e1a:	4f86      	ldr	r7, [pc, #536]	; (408034 <_dtoa_r+0x8b4>)
  407e1c:	07f1      	lsls	r1, r6, #31
  407e1e:	d509      	bpl.n	407e34 <_dtoa_r+0x6b4>
  407e20:	4620      	mov	r0, r4
  407e22:	4629      	mov	r1, r5
  407e24:	e9d7 2300 	ldrd	r2, r3, [r7]
  407e28:	f002 fef6 	bl	40ac18 <__aeabi_dmul>
  407e2c:	f108 0801 	add.w	r8, r8, #1
  407e30:	4604      	mov	r4, r0
  407e32:	460d      	mov	r5, r1
  407e34:	1076      	asrs	r6, r6, #1
  407e36:	f107 0708 	add.w	r7, r7, #8
  407e3a:	d1ef      	bne.n	407e1c <_dtoa_r+0x69c>
  407e3c:	4622      	mov	r2, r4
  407e3e:	462b      	mov	r3, r5
  407e40:	4650      	mov	r0, sl
  407e42:	4659      	mov	r1, fp
  407e44:	f003 f812 	bl	40ae6c <__aeabi_ddiv>
  407e48:	4606      	mov	r6, r0
  407e4a:	460f      	mov	r7, r1
  407e4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407e4e:	b143      	cbz	r3, 407e62 <_dtoa_r+0x6e2>
  407e50:	2200      	movs	r2, #0
  407e52:	4b79      	ldr	r3, [pc, #484]	; (408038 <_dtoa_r+0x8b8>)
  407e54:	4630      	mov	r0, r6
  407e56:	4639      	mov	r1, r7
  407e58:	f003 f950 	bl	40b0fc <__aeabi_dcmplt>
  407e5c:	2800      	cmp	r0, #0
  407e5e:	f040 8320 	bne.w	4084a2 <_dtoa_r+0xd22>
  407e62:	4640      	mov	r0, r8
  407e64:	f002 fe72 	bl	40ab4c <__aeabi_i2d>
  407e68:	4632      	mov	r2, r6
  407e6a:	463b      	mov	r3, r7
  407e6c:	f002 fed4 	bl	40ac18 <__aeabi_dmul>
  407e70:	4b72      	ldr	r3, [pc, #456]	; (40803c <_dtoa_r+0x8bc>)
  407e72:	2200      	movs	r2, #0
  407e74:	f002 fd1e 	bl	40a8b4 <__adddf3>
  407e78:	9b06      	ldr	r3, [sp, #24]
  407e7a:	4604      	mov	r4, r0
  407e7c:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  407e80:	2b00      	cmp	r3, #0
  407e82:	f000 81df 	beq.w	408244 <_dtoa_r+0xac4>
  407e86:	9b04      	ldr	r3, [sp, #16]
  407e88:	f8dd 8018 	ldr.w	r8, [sp, #24]
  407e8c:	9311      	str	r3, [sp, #68]	; 0x44
  407e8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407e90:	2b00      	cmp	r3, #0
  407e92:	f000 8297 	beq.w	4083c4 <_dtoa_r+0xc44>
  407e96:	4b66      	ldr	r3, [pc, #408]	; (408030 <_dtoa_r+0x8b0>)
  407e98:	4969      	ldr	r1, [pc, #420]	; (408040 <_dtoa_r+0x8c0>)
  407e9a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  407e9e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  407ea2:	2000      	movs	r0, #0
  407ea4:	f002 ffe2 	bl	40ae6c <__aeabi_ddiv>
  407ea8:	4622      	mov	r2, r4
  407eaa:	462b      	mov	r3, r5
  407eac:	f002 fd00 	bl	40a8b0 <__aeabi_dsub>
  407eb0:	4682      	mov	sl, r0
  407eb2:	468b      	mov	fp, r1
  407eb4:	4630      	mov	r0, r6
  407eb6:	4639      	mov	r1, r7
  407eb8:	f003 f95e 	bl	40b178 <__aeabi_d2iz>
  407ebc:	4604      	mov	r4, r0
  407ebe:	f002 fe45 	bl	40ab4c <__aeabi_i2d>
  407ec2:	4602      	mov	r2, r0
  407ec4:	460b      	mov	r3, r1
  407ec6:	4630      	mov	r0, r6
  407ec8:	4639      	mov	r1, r7
  407eca:	f002 fcf1 	bl	40a8b0 <__aeabi_dsub>
  407ece:	3430      	adds	r4, #48	; 0x30
  407ed0:	9d07      	ldr	r5, [sp, #28]
  407ed2:	b2e4      	uxtb	r4, r4
  407ed4:	4606      	mov	r6, r0
  407ed6:	460f      	mov	r7, r1
  407ed8:	702c      	strb	r4, [r5, #0]
  407eda:	4602      	mov	r2, r0
  407edc:	460b      	mov	r3, r1
  407ede:	4650      	mov	r0, sl
  407ee0:	4659      	mov	r1, fp
  407ee2:	3501      	adds	r5, #1
  407ee4:	f003 f928 	bl	40b138 <__aeabi_dcmpgt>
  407ee8:	2800      	cmp	r0, #0
  407eea:	d14c      	bne.n	407f86 <_dtoa_r+0x806>
  407eec:	4632      	mov	r2, r6
  407eee:	463b      	mov	r3, r7
  407ef0:	2000      	movs	r0, #0
  407ef2:	4951      	ldr	r1, [pc, #324]	; (408038 <_dtoa_r+0x8b8>)
  407ef4:	f002 fcdc 	bl	40a8b0 <__aeabi_dsub>
  407ef8:	4602      	mov	r2, r0
  407efa:	460b      	mov	r3, r1
  407efc:	4650      	mov	r0, sl
  407efe:	4659      	mov	r1, fp
  407f00:	f003 f91a 	bl	40b138 <__aeabi_dcmpgt>
  407f04:	2800      	cmp	r0, #0
  407f06:	f040 830d 	bne.w	408524 <_dtoa_r+0xda4>
  407f0a:	f1b8 0f01 	cmp.w	r8, #1
  407f0e:	f340 81b3 	ble.w	408278 <_dtoa_r+0xaf8>
  407f12:	9b07      	ldr	r3, [sp, #28]
  407f14:	4498      	add	r8, r3
  407f16:	e00d      	b.n	407f34 <_dtoa_r+0x7b4>
  407f18:	2000      	movs	r0, #0
  407f1a:	4947      	ldr	r1, [pc, #284]	; (408038 <_dtoa_r+0x8b8>)
  407f1c:	f002 fcc8 	bl	40a8b0 <__aeabi_dsub>
  407f20:	4652      	mov	r2, sl
  407f22:	465b      	mov	r3, fp
  407f24:	f003 f8ea 	bl	40b0fc <__aeabi_dcmplt>
  407f28:	2800      	cmp	r0, #0
  407f2a:	f040 82fb 	bne.w	408524 <_dtoa_r+0xda4>
  407f2e:	4545      	cmp	r5, r8
  407f30:	f000 81a2 	beq.w	408278 <_dtoa_r+0xaf8>
  407f34:	4650      	mov	r0, sl
  407f36:	4659      	mov	r1, fp
  407f38:	2200      	movs	r2, #0
  407f3a:	4b42      	ldr	r3, [pc, #264]	; (408044 <_dtoa_r+0x8c4>)
  407f3c:	f002 fe6c 	bl	40ac18 <__aeabi_dmul>
  407f40:	2200      	movs	r2, #0
  407f42:	4b40      	ldr	r3, [pc, #256]	; (408044 <_dtoa_r+0x8c4>)
  407f44:	4682      	mov	sl, r0
  407f46:	468b      	mov	fp, r1
  407f48:	4630      	mov	r0, r6
  407f4a:	4639      	mov	r1, r7
  407f4c:	f002 fe64 	bl	40ac18 <__aeabi_dmul>
  407f50:	460f      	mov	r7, r1
  407f52:	4606      	mov	r6, r0
  407f54:	f003 f910 	bl	40b178 <__aeabi_d2iz>
  407f58:	4604      	mov	r4, r0
  407f5a:	f002 fdf7 	bl	40ab4c <__aeabi_i2d>
  407f5e:	4602      	mov	r2, r0
  407f60:	460b      	mov	r3, r1
  407f62:	4630      	mov	r0, r6
  407f64:	4639      	mov	r1, r7
  407f66:	f002 fca3 	bl	40a8b0 <__aeabi_dsub>
  407f6a:	3430      	adds	r4, #48	; 0x30
  407f6c:	b2e4      	uxtb	r4, r4
  407f6e:	4652      	mov	r2, sl
  407f70:	465b      	mov	r3, fp
  407f72:	f805 4b01 	strb.w	r4, [r5], #1
  407f76:	4606      	mov	r6, r0
  407f78:	460f      	mov	r7, r1
  407f7a:	f003 f8bf 	bl	40b0fc <__aeabi_dcmplt>
  407f7e:	4632      	mov	r2, r6
  407f80:	463b      	mov	r3, r7
  407f82:	2800      	cmp	r0, #0
  407f84:	d0c8      	beq.n	407f18 <_dtoa_r+0x798>
  407f86:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407f88:	9304      	str	r3, [sp, #16]
  407f8a:	e5c4      	b.n	407b16 <_dtoa_r+0x396>
  407f8c:	2300      	movs	r3, #0
  407f8e:	9309      	str	r3, [sp, #36]	; 0x24
  407f90:	9b21      	ldr	r3, [sp, #132]	; 0x84
  407f92:	2b00      	cmp	r3, #0
  407f94:	f340 8189 	ble.w	4082aa <_dtoa_r+0xb2a>
  407f98:	461e      	mov	r6, r3
  407f9a:	461c      	mov	r4, r3
  407f9c:	930d      	str	r3, [sp, #52]	; 0x34
  407f9e:	9306      	str	r3, [sp, #24]
  407fa0:	e6fd      	b.n	407d9e <_dtoa_r+0x61e>
  407fa2:	2301      	movs	r3, #1
  407fa4:	9309      	str	r3, [sp, #36]	; 0x24
  407fa6:	e7f3      	b.n	407f90 <_dtoa_r+0x810>
  407fa8:	9408      	str	r4, [sp, #32]
  407faa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  407fac:	9908      	ldr	r1, [sp, #32]
  407fae:	4648      	mov	r0, r9
  407fb0:	f001 fdd2 	bl	409b58 <__pow5mult>
  407fb4:	4604      	mov	r4, r0
  407fb6:	e611      	b.n	407bdc <_dtoa_r+0x45c>
  407fb8:	9b06      	ldr	r3, [sp, #24]
  407fba:	2b00      	cmp	r3, #0
  407fbc:	f73f acfc 	bgt.w	4079b8 <_dtoa_r+0x238>
  407fc0:	f040 82da 	bne.w	408578 <_dtoa_r+0xdf8>
  407fc4:	2200      	movs	r2, #0
  407fc6:	4b20      	ldr	r3, [pc, #128]	; (408048 <_dtoa_r+0x8c8>)
  407fc8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407fcc:	f002 fe24 	bl	40ac18 <__aeabi_dmul>
  407fd0:	4652      	mov	r2, sl
  407fd2:	465b      	mov	r3, fp
  407fd4:	f003 f8a6 	bl	40b124 <__aeabi_dcmpge>
  407fd8:	f8dd 8018 	ldr.w	r8, [sp, #24]
  407fdc:	4646      	mov	r6, r8
  407fde:	2800      	cmp	r0, #0
  407fe0:	f000 80f2 	beq.w	4081c8 <_dtoa_r+0xa48>
  407fe4:	9b21      	ldr	r3, [sp, #132]	; 0x84
  407fe6:	9d07      	ldr	r5, [sp, #28]
  407fe8:	43db      	mvns	r3, r3
  407fea:	9304      	str	r3, [sp, #16]
  407fec:	4641      	mov	r1, r8
  407fee:	4648      	mov	r0, r9
  407ff0:	f001 fc78 	bl	4098e4 <_Bfree>
  407ff4:	2e00      	cmp	r6, #0
  407ff6:	f43f ad8e 	beq.w	407b16 <_dtoa_r+0x396>
  407ffa:	e68d      	b.n	407d18 <_dtoa_r+0x598>
  407ffc:	9a10      	ldr	r2, [sp, #64]	; 0x40
  407ffe:	2a00      	cmp	r2, #0
  408000:	f000 8241 	beq.w	408486 <_dtoa_r+0xd06>
  408004:	f203 4333 	addw	r3, r3, #1075	; 0x433
  408008:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40800a:	9d05      	ldr	r5, [sp, #20]
  40800c:	e5ab      	b.n	407b66 <_dtoa_r+0x3e6>
  40800e:	201c      	movs	r0, #28
  408010:	9b05      	ldr	r3, [sp, #20]
  408012:	4403      	add	r3, r0
  408014:	9305      	str	r3, [sp, #20]
  408016:	9b02      	ldr	r3, [sp, #8]
  408018:	4403      	add	r3, r0
  40801a:	4405      	add	r5, r0
  40801c:	9302      	str	r3, [sp, #8]
  40801e:	e60e      	b.n	407c3e <_dtoa_r+0x4be>
  408020:	9b20      	ldr	r3, [sp, #128]	; 0x80
  408022:	2b01      	cmp	r3, #1
  408024:	f340 8282 	ble.w	40852c <_dtoa_r+0xdac>
  408028:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  40802a:	2001      	movs	r0, #1
  40802c:	e5f3      	b.n	407c16 <_dtoa_r+0x496>
  40802e:	bf00      	nop
  408030:	0040c7d0 	.word	0x0040c7d0
  408034:	0040c898 	.word	0x0040c898
  408038:	3ff00000 	.word	0x3ff00000
  40803c:	401c0000 	.word	0x401c0000
  408040:	3fe00000 	.word	0x3fe00000
  408044:	40240000 	.word	0x40240000
  408048:	40140000 	.word	0x40140000
  40804c:	4631      	mov	r1, r6
  40804e:	2300      	movs	r3, #0
  408050:	220a      	movs	r2, #10
  408052:	4648      	mov	r0, r9
  408054:	f001 fc50 	bl	4098f8 <__multadd>
  408058:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40805a:	2b00      	cmp	r3, #0
  40805c:	4606      	mov	r6, r0
  40805e:	f340 8297 	ble.w	408590 <_dtoa_r+0xe10>
  408062:	9306      	str	r3, [sp, #24]
  408064:	2d00      	cmp	r5, #0
  408066:	dd05      	ble.n	408074 <_dtoa_r+0x8f4>
  408068:	4631      	mov	r1, r6
  40806a:	462a      	mov	r2, r5
  40806c:	4648      	mov	r0, r9
  40806e:	f001 fdc3 	bl	409bf8 <__lshift>
  408072:	4606      	mov	r6, r0
  408074:	2f00      	cmp	r7, #0
  408076:	f040 817c 	bne.w	408372 <_dtoa_r+0xbf2>
  40807a:	9605      	str	r6, [sp, #20]
  40807c:	9b06      	ldr	r3, [sp, #24]
  40807e:	9a07      	ldr	r2, [sp, #28]
  408080:	f8dd b014 	ldr.w	fp, [sp, #20]
  408084:	3b01      	subs	r3, #1
  408086:	18d3      	adds	r3, r2, r3
  408088:	9308      	str	r3, [sp, #32]
  40808a:	f00a 0301 	and.w	r3, sl, #1
  40808e:	9309      	str	r3, [sp, #36]	; 0x24
  408090:	4617      	mov	r7, r2
  408092:	46c2      	mov	sl, r8
  408094:	4651      	mov	r1, sl
  408096:	4620      	mov	r0, r4
  408098:	f7ff fade 	bl	407658 <quorem>
  40809c:	4631      	mov	r1, r6
  40809e:	4605      	mov	r5, r0
  4080a0:	4620      	mov	r0, r4
  4080a2:	f001 fe01 	bl	409ca8 <__mcmp>
  4080a6:	465a      	mov	r2, fp
  4080a8:	9002      	str	r0, [sp, #8]
  4080aa:	4651      	mov	r1, sl
  4080ac:	4648      	mov	r0, r9
  4080ae:	f001 fe1b 	bl	409ce8 <__mdiff>
  4080b2:	68c2      	ldr	r2, [r0, #12]
  4080b4:	4680      	mov	r8, r0
  4080b6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4080ba:	2a00      	cmp	r2, #0
  4080bc:	d149      	bne.n	408152 <_dtoa_r+0x9d2>
  4080be:	4601      	mov	r1, r0
  4080c0:	4620      	mov	r0, r4
  4080c2:	9306      	str	r3, [sp, #24]
  4080c4:	f001 fdf0 	bl	409ca8 <__mcmp>
  4080c8:	4641      	mov	r1, r8
  4080ca:	9005      	str	r0, [sp, #20]
  4080cc:	4648      	mov	r0, r9
  4080ce:	f001 fc09 	bl	4098e4 <_Bfree>
  4080d2:	9a05      	ldr	r2, [sp, #20]
  4080d4:	9b06      	ldr	r3, [sp, #24]
  4080d6:	b92a      	cbnz	r2, 4080e4 <_dtoa_r+0x964>
  4080d8:	9920      	ldr	r1, [sp, #128]	; 0x80
  4080da:	b919      	cbnz	r1, 4080e4 <_dtoa_r+0x964>
  4080dc:	9909      	ldr	r1, [sp, #36]	; 0x24
  4080de:	2900      	cmp	r1, #0
  4080e0:	f000 8236 	beq.w	408550 <_dtoa_r+0xdd0>
  4080e4:	9902      	ldr	r1, [sp, #8]
  4080e6:	2900      	cmp	r1, #0
  4080e8:	f2c0 80e4 	blt.w	4082b4 <_dtoa_r+0xb34>
  4080ec:	d105      	bne.n	4080fa <_dtoa_r+0x97a>
  4080ee:	9920      	ldr	r1, [sp, #128]	; 0x80
  4080f0:	b919      	cbnz	r1, 4080fa <_dtoa_r+0x97a>
  4080f2:	9909      	ldr	r1, [sp, #36]	; 0x24
  4080f4:	2900      	cmp	r1, #0
  4080f6:	f000 80dd 	beq.w	4082b4 <_dtoa_r+0xb34>
  4080fa:	2a00      	cmp	r2, #0
  4080fc:	f300 814d 	bgt.w	40839a <_dtoa_r+0xc1a>
  408100:	9a08      	ldr	r2, [sp, #32]
  408102:	703b      	strb	r3, [r7, #0]
  408104:	f107 0801 	add.w	r8, r7, #1
  408108:	4297      	cmp	r7, r2
  40810a:	4645      	mov	r5, r8
  40810c:	f000 8154 	beq.w	4083b8 <_dtoa_r+0xc38>
  408110:	4621      	mov	r1, r4
  408112:	2300      	movs	r3, #0
  408114:	220a      	movs	r2, #10
  408116:	4648      	mov	r0, r9
  408118:	f001 fbee 	bl	4098f8 <__multadd>
  40811c:	455e      	cmp	r6, fp
  40811e:	4604      	mov	r4, r0
  408120:	4631      	mov	r1, r6
  408122:	f04f 0300 	mov.w	r3, #0
  408126:	f04f 020a 	mov.w	r2, #10
  40812a:	4648      	mov	r0, r9
  40812c:	d00b      	beq.n	408146 <_dtoa_r+0x9c6>
  40812e:	f001 fbe3 	bl	4098f8 <__multadd>
  408132:	4659      	mov	r1, fp
  408134:	4606      	mov	r6, r0
  408136:	2300      	movs	r3, #0
  408138:	220a      	movs	r2, #10
  40813a:	4648      	mov	r0, r9
  40813c:	f001 fbdc 	bl	4098f8 <__multadd>
  408140:	4647      	mov	r7, r8
  408142:	4683      	mov	fp, r0
  408144:	e7a6      	b.n	408094 <_dtoa_r+0x914>
  408146:	f001 fbd7 	bl	4098f8 <__multadd>
  40814a:	4647      	mov	r7, r8
  40814c:	4606      	mov	r6, r0
  40814e:	4683      	mov	fp, r0
  408150:	e7a0      	b.n	408094 <_dtoa_r+0x914>
  408152:	4601      	mov	r1, r0
  408154:	4648      	mov	r0, r9
  408156:	9305      	str	r3, [sp, #20]
  408158:	f001 fbc4 	bl	4098e4 <_Bfree>
  40815c:	2201      	movs	r2, #1
  40815e:	9b05      	ldr	r3, [sp, #20]
  408160:	e7c0      	b.n	4080e4 <_dtoa_r+0x964>
  408162:	4641      	mov	r1, r8
  408164:	4620      	mov	r0, r4
  408166:	f001 fd9f 	bl	409ca8 <__mcmp>
  40816a:	2800      	cmp	r0, #0
  40816c:	f6bf ad7d 	bge.w	407c6a <_dtoa_r+0x4ea>
  408170:	4621      	mov	r1, r4
  408172:	9c04      	ldr	r4, [sp, #16]
  408174:	2300      	movs	r3, #0
  408176:	3c01      	subs	r4, #1
  408178:	220a      	movs	r2, #10
  40817a:	4648      	mov	r0, r9
  40817c:	9404      	str	r4, [sp, #16]
  40817e:	f001 fbbb 	bl	4098f8 <__multadd>
  408182:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408184:	4604      	mov	r4, r0
  408186:	2b00      	cmp	r3, #0
  408188:	f47f af60 	bne.w	40804c <_dtoa_r+0x8cc>
  40818c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40818e:	2b00      	cmp	r3, #0
  408190:	f340 81f6 	ble.w	408580 <_dtoa_r+0xe00>
  408194:	9306      	str	r3, [sp, #24]
  408196:	e570      	b.n	407c7a <_dtoa_r+0x4fa>
  408198:	9c08      	ldr	r4, [sp, #32]
  40819a:	e51f      	b.n	407bdc <_dtoa_r+0x45c>
  40819c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40819e:	2b02      	cmp	r3, #2
  4081a0:	f77f ad67 	ble.w	407c72 <_dtoa_r+0x4f2>
  4081a4:	9b06      	ldr	r3, [sp, #24]
  4081a6:	2b00      	cmp	r3, #0
  4081a8:	f040 8179 	bne.w	40849e <_dtoa_r+0xd1e>
  4081ac:	4641      	mov	r1, r8
  4081ae:	2205      	movs	r2, #5
  4081b0:	4648      	mov	r0, r9
  4081b2:	f001 fba1 	bl	4098f8 <__multadd>
  4081b6:	4601      	mov	r1, r0
  4081b8:	4680      	mov	r8, r0
  4081ba:	4620      	mov	r0, r4
  4081bc:	f001 fd74 	bl	409ca8 <__mcmp>
  4081c0:	2800      	cmp	r0, #0
  4081c2:	9408      	str	r4, [sp, #32]
  4081c4:	f77f af0e 	ble.w	407fe4 <_dtoa_r+0x864>
  4081c8:	9a04      	ldr	r2, [sp, #16]
  4081ca:	9907      	ldr	r1, [sp, #28]
  4081cc:	2331      	movs	r3, #49	; 0x31
  4081ce:	3201      	adds	r2, #1
  4081d0:	9204      	str	r2, [sp, #16]
  4081d2:	700b      	strb	r3, [r1, #0]
  4081d4:	1c4d      	adds	r5, r1, #1
  4081d6:	e709      	b.n	407fec <_dtoa_r+0x86c>
  4081d8:	9a04      	ldr	r2, [sp, #16]
  4081da:	3201      	adds	r2, #1
  4081dc:	9204      	str	r2, [sp, #16]
  4081de:	9a07      	ldr	r2, [sp, #28]
  4081e0:	2331      	movs	r3, #49	; 0x31
  4081e2:	7013      	strb	r3, [r2, #0]
  4081e4:	e588      	b.n	407cf8 <_dtoa_r+0x578>
  4081e6:	2301      	movs	r3, #1
  4081e8:	9309      	str	r3, [sp, #36]	; 0x24
  4081ea:	e5cd      	b.n	407d88 <_dtoa_r+0x608>
  4081ec:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4081f0:	e491      	b.n	407b16 <_dtoa_r+0x396>
  4081f2:	f1ba 0f00 	cmp.w	sl, #0
  4081f6:	f47f ad04 	bne.w	407c02 <_dtoa_r+0x482>
  4081fa:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4081fe:	2b00      	cmp	r3, #0
  408200:	f040 813f 	bne.w	408482 <_dtoa_r+0xd02>
  408204:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  408208:	0d3f      	lsrs	r7, r7, #20
  40820a:	053f      	lsls	r7, r7, #20
  40820c:	b137      	cbz	r7, 40821c <_dtoa_r+0xa9c>
  40820e:	9b05      	ldr	r3, [sp, #20]
  408210:	3301      	adds	r3, #1
  408212:	9305      	str	r3, [sp, #20]
  408214:	9b02      	ldr	r3, [sp, #8]
  408216:	3301      	adds	r3, #1
  408218:	9302      	str	r3, [sp, #8]
  40821a:	2701      	movs	r7, #1
  40821c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40821e:	2001      	movs	r0, #1
  408220:	2b00      	cmp	r3, #0
  408222:	f43f acf8 	beq.w	407c16 <_dtoa_r+0x496>
  408226:	e4ed      	b.n	407c04 <_dtoa_r+0x484>
  408228:	4640      	mov	r0, r8
  40822a:	f002 fc8f 	bl	40ab4c <__aeabi_i2d>
  40822e:	4632      	mov	r2, r6
  408230:	463b      	mov	r3, r7
  408232:	f002 fcf1 	bl	40ac18 <__aeabi_dmul>
  408236:	2200      	movs	r2, #0
  408238:	4bbf      	ldr	r3, [pc, #764]	; (408538 <_dtoa_r+0xdb8>)
  40823a:	f002 fb3b 	bl	40a8b4 <__adddf3>
  40823e:	4604      	mov	r4, r0
  408240:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  408244:	4630      	mov	r0, r6
  408246:	4639      	mov	r1, r7
  408248:	2200      	movs	r2, #0
  40824a:	4bbc      	ldr	r3, [pc, #752]	; (40853c <_dtoa_r+0xdbc>)
  40824c:	f002 fb30 	bl	40a8b0 <__aeabi_dsub>
  408250:	4622      	mov	r2, r4
  408252:	462b      	mov	r3, r5
  408254:	4606      	mov	r6, r0
  408256:	460f      	mov	r7, r1
  408258:	f002 ff6e 	bl	40b138 <__aeabi_dcmpgt>
  40825c:	4680      	mov	r8, r0
  40825e:	2800      	cmp	r0, #0
  408260:	f040 8105 	bne.w	40846e <_dtoa_r+0xcee>
  408264:	4622      	mov	r2, r4
  408266:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  40826a:	4630      	mov	r0, r6
  40826c:	4639      	mov	r1, r7
  40826e:	f002 ff45 	bl	40b0fc <__aeabi_dcmplt>
  408272:	b108      	cbz	r0, 408278 <_dtoa_r+0xaf8>
  408274:	4646      	mov	r6, r8
  408276:	e6b5      	b.n	407fe4 <_dtoa_r+0x864>
  408278:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  40827c:	f7ff bb89 	b.w	407992 <_dtoa_r+0x212>
  408280:	9807      	ldr	r0, [sp, #28]
  408282:	f7ff baae 	b.w	4077e2 <_dtoa_r+0x62>
  408286:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408288:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40828a:	970a      	str	r7, [sp, #40]	; 0x28
  40828c:	1afb      	subs	r3, r7, r3
  40828e:	441a      	add	r2, r3
  408290:	920b      	str	r2, [sp, #44]	; 0x2c
  408292:	2700      	movs	r7, #0
  408294:	e461      	b.n	407b5a <_dtoa_r+0x3da>
  408296:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  40829a:	f04f 0802 	mov.w	r8, #2
  40829e:	e5bb      	b.n	407e18 <_dtoa_r+0x698>
  4082a0:	461c      	mov	r4, r3
  4082a2:	2100      	movs	r1, #0
  4082a4:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  4082a8:	e58a      	b.n	407dc0 <_dtoa_r+0x640>
  4082aa:	2401      	movs	r4, #1
  4082ac:	9421      	str	r4, [sp, #132]	; 0x84
  4082ae:	940d      	str	r4, [sp, #52]	; 0x34
  4082b0:	9406      	str	r4, [sp, #24]
  4082b2:	e7f6      	b.n	4082a2 <_dtoa_r+0xb22>
  4082b4:	2a00      	cmp	r2, #0
  4082b6:	46d0      	mov	r8, sl
  4082b8:	f8cd b014 	str.w	fp, [sp, #20]
  4082bc:	469a      	mov	sl, r3
  4082be:	dd11      	ble.n	4082e4 <_dtoa_r+0xb64>
  4082c0:	4621      	mov	r1, r4
  4082c2:	2201      	movs	r2, #1
  4082c4:	4648      	mov	r0, r9
  4082c6:	f001 fc97 	bl	409bf8 <__lshift>
  4082ca:	4641      	mov	r1, r8
  4082cc:	4604      	mov	r4, r0
  4082ce:	f001 fceb 	bl	409ca8 <__mcmp>
  4082d2:	2800      	cmp	r0, #0
  4082d4:	f340 8149 	ble.w	40856a <_dtoa_r+0xdea>
  4082d8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4082dc:	f000 8106 	beq.w	4084ec <_dtoa_r+0xd6c>
  4082e0:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4082e4:	46b3      	mov	fp, r6
  4082e6:	f887 a000 	strb.w	sl, [r7]
  4082ea:	1c7d      	adds	r5, r7, #1
  4082ec:	9e05      	ldr	r6, [sp, #20]
  4082ee:	9408      	str	r4, [sp, #32]
  4082f0:	e502      	b.n	407cf8 <_dtoa_r+0x578>
  4082f2:	d104      	bne.n	4082fe <_dtoa_r+0xb7e>
  4082f4:	f01a 0f01 	tst.w	sl, #1
  4082f8:	d001      	beq.n	4082fe <_dtoa_r+0xb7e>
  4082fa:	e4ed      	b.n	407cd8 <_dtoa_r+0x558>
  4082fc:	4615      	mov	r5, r2
  4082fe:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  408302:	2b30      	cmp	r3, #48	; 0x30
  408304:	f105 32ff 	add.w	r2, r5, #4294967295
  408308:	d0f8      	beq.n	4082fc <_dtoa_r+0xb7c>
  40830a:	e4f5      	b.n	407cf8 <_dtoa_r+0x578>
  40830c:	9b04      	ldr	r3, [sp, #16]
  40830e:	425c      	negs	r4, r3
  408310:	2c00      	cmp	r4, #0
  408312:	f000 80bf 	beq.w	408494 <_dtoa_r+0xd14>
  408316:	4b8a      	ldr	r3, [pc, #552]	; (408540 <_dtoa_r+0xdc0>)
  408318:	f004 020f 	and.w	r2, r4, #15
  40831c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  408320:	e9d3 2300 	ldrd	r2, r3, [r3]
  408324:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  408328:	f002 fc76 	bl	40ac18 <__aeabi_dmul>
  40832c:	1124      	asrs	r4, r4, #4
  40832e:	4606      	mov	r6, r0
  408330:	460f      	mov	r7, r1
  408332:	f000 812a 	beq.w	40858a <_dtoa_r+0xe0a>
  408336:	4d83      	ldr	r5, [pc, #524]	; (408544 <_dtoa_r+0xdc4>)
  408338:	f04f 0802 	mov.w	r8, #2
  40833c:	07e2      	lsls	r2, r4, #31
  40833e:	d509      	bpl.n	408354 <_dtoa_r+0xbd4>
  408340:	4630      	mov	r0, r6
  408342:	4639      	mov	r1, r7
  408344:	e9d5 2300 	ldrd	r2, r3, [r5]
  408348:	f002 fc66 	bl	40ac18 <__aeabi_dmul>
  40834c:	f108 0801 	add.w	r8, r8, #1
  408350:	4606      	mov	r6, r0
  408352:	460f      	mov	r7, r1
  408354:	1064      	asrs	r4, r4, #1
  408356:	f105 0508 	add.w	r5, r5, #8
  40835a:	d1ef      	bne.n	40833c <_dtoa_r+0xbbc>
  40835c:	e576      	b.n	407e4c <_dtoa_r+0x6cc>
  40835e:	9907      	ldr	r1, [sp, #28]
  408360:	2230      	movs	r2, #48	; 0x30
  408362:	700a      	strb	r2, [r1, #0]
  408364:	9a04      	ldr	r2, [sp, #16]
  408366:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  40836a:	3201      	adds	r2, #1
  40836c:	9204      	str	r2, [sp, #16]
  40836e:	f7ff bbd0 	b.w	407b12 <_dtoa_r+0x392>
  408372:	6871      	ldr	r1, [r6, #4]
  408374:	4648      	mov	r0, r9
  408376:	f001 fa8f 	bl	409898 <_Balloc>
  40837a:	6933      	ldr	r3, [r6, #16]
  40837c:	1c9a      	adds	r2, r3, #2
  40837e:	4605      	mov	r5, r0
  408380:	0092      	lsls	r2, r2, #2
  408382:	f106 010c 	add.w	r1, r6, #12
  408386:	300c      	adds	r0, #12
  408388:	f001 f984 	bl	409694 <memcpy>
  40838c:	4629      	mov	r1, r5
  40838e:	2201      	movs	r2, #1
  408390:	4648      	mov	r0, r9
  408392:	f001 fc31 	bl	409bf8 <__lshift>
  408396:	9005      	str	r0, [sp, #20]
  408398:	e670      	b.n	40807c <_dtoa_r+0x8fc>
  40839a:	2b39      	cmp	r3, #57	; 0x39
  40839c:	f8cd b014 	str.w	fp, [sp, #20]
  4083a0:	46d0      	mov	r8, sl
  4083a2:	f000 80a3 	beq.w	4084ec <_dtoa_r+0xd6c>
  4083a6:	f103 0a01 	add.w	sl, r3, #1
  4083aa:	46b3      	mov	fp, r6
  4083ac:	f887 a000 	strb.w	sl, [r7]
  4083b0:	1c7d      	adds	r5, r7, #1
  4083b2:	9e05      	ldr	r6, [sp, #20]
  4083b4:	9408      	str	r4, [sp, #32]
  4083b6:	e49f      	b.n	407cf8 <_dtoa_r+0x578>
  4083b8:	465a      	mov	r2, fp
  4083ba:	46d0      	mov	r8, sl
  4083bc:	46b3      	mov	fp, r6
  4083be:	469a      	mov	sl, r3
  4083c0:	4616      	mov	r6, r2
  4083c2:	e47d      	b.n	407cc0 <_dtoa_r+0x540>
  4083c4:	495e      	ldr	r1, [pc, #376]	; (408540 <_dtoa_r+0xdc0>)
  4083c6:	f108 3aff 	add.w	sl, r8, #4294967295
  4083ca:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
  4083ce:	4622      	mov	r2, r4
  4083d0:	462b      	mov	r3, r5
  4083d2:	e9d1 0100 	ldrd	r0, r1, [r1]
  4083d6:	f002 fc1f 	bl	40ac18 <__aeabi_dmul>
  4083da:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4083de:	4639      	mov	r1, r7
  4083e0:	4630      	mov	r0, r6
  4083e2:	f002 fec9 	bl	40b178 <__aeabi_d2iz>
  4083e6:	4604      	mov	r4, r0
  4083e8:	f002 fbb0 	bl	40ab4c <__aeabi_i2d>
  4083ec:	4602      	mov	r2, r0
  4083ee:	460b      	mov	r3, r1
  4083f0:	4630      	mov	r0, r6
  4083f2:	4639      	mov	r1, r7
  4083f4:	f002 fa5c 	bl	40a8b0 <__aeabi_dsub>
  4083f8:	9a07      	ldr	r2, [sp, #28]
  4083fa:	3430      	adds	r4, #48	; 0x30
  4083fc:	f1b8 0f01 	cmp.w	r8, #1
  408400:	4606      	mov	r6, r0
  408402:	460f      	mov	r7, r1
  408404:	7014      	strb	r4, [r2, #0]
  408406:	f102 0501 	add.w	r5, r2, #1
  40840a:	d01e      	beq.n	40844a <_dtoa_r+0xcca>
  40840c:	9b07      	ldr	r3, [sp, #28]
  40840e:	eb03 0b08 	add.w	fp, r3, r8
  408412:	46a8      	mov	r8, r5
  408414:	2200      	movs	r2, #0
  408416:	4b4c      	ldr	r3, [pc, #304]	; (408548 <_dtoa_r+0xdc8>)
  408418:	4630      	mov	r0, r6
  40841a:	4639      	mov	r1, r7
  40841c:	f002 fbfc 	bl	40ac18 <__aeabi_dmul>
  408420:	460f      	mov	r7, r1
  408422:	4606      	mov	r6, r0
  408424:	f002 fea8 	bl	40b178 <__aeabi_d2iz>
  408428:	4604      	mov	r4, r0
  40842a:	f002 fb8f 	bl	40ab4c <__aeabi_i2d>
  40842e:	3430      	adds	r4, #48	; 0x30
  408430:	4602      	mov	r2, r0
  408432:	460b      	mov	r3, r1
  408434:	4630      	mov	r0, r6
  408436:	4639      	mov	r1, r7
  408438:	f002 fa3a 	bl	40a8b0 <__aeabi_dsub>
  40843c:	f808 4b01 	strb.w	r4, [r8], #1
  408440:	45c3      	cmp	fp, r8
  408442:	4606      	mov	r6, r0
  408444:	460f      	mov	r7, r1
  408446:	d1e5      	bne.n	408414 <_dtoa_r+0xc94>
  408448:	4455      	add	r5, sl
  40844a:	2200      	movs	r2, #0
  40844c:	4b3f      	ldr	r3, [pc, #252]	; (40854c <_dtoa_r+0xdcc>)
  40844e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  408452:	f002 fa2f 	bl	40a8b4 <__adddf3>
  408456:	4632      	mov	r2, r6
  408458:	463b      	mov	r3, r7
  40845a:	f002 fe4f 	bl	40b0fc <__aeabi_dcmplt>
  40845e:	2800      	cmp	r0, #0
  408460:	d04c      	beq.n	4084fc <_dtoa_r+0xd7c>
  408462:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408464:	9304      	str	r3, [sp, #16]
  408466:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  40846a:	f7ff bb46 	b.w	407afa <_dtoa_r+0x37a>
  40846e:	f04f 0800 	mov.w	r8, #0
  408472:	4646      	mov	r6, r8
  408474:	e6a8      	b.n	4081c8 <_dtoa_r+0xa48>
  408476:	9b05      	ldr	r3, [sp, #20]
  408478:	9a06      	ldr	r2, [sp, #24]
  40847a:	1a9d      	subs	r5, r3, r2
  40847c:	2300      	movs	r3, #0
  40847e:	f7ff bb72 	b.w	407b66 <_dtoa_r+0x3e6>
  408482:	2700      	movs	r7, #0
  408484:	e6ca      	b.n	40821c <_dtoa_r+0xa9c>
  408486:	9b14      	ldr	r3, [sp, #80]	; 0x50
  408488:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40848a:	9d05      	ldr	r5, [sp, #20]
  40848c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  408490:	f7ff bb69 	b.w	407b66 <_dtoa_r+0x3e6>
  408494:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
  408498:	f04f 0802 	mov.w	r8, #2
  40849c:	e4d6      	b.n	407e4c <_dtoa_r+0x6cc>
  40849e:	9408      	str	r4, [sp, #32]
  4084a0:	e5a0      	b.n	407fe4 <_dtoa_r+0x864>
  4084a2:	9b06      	ldr	r3, [sp, #24]
  4084a4:	2b00      	cmp	r3, #0
  4084a6:	f43f aebf 	beq.w	408228 <_dtoa_r+0xaa8>
  4084aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4084ac:	2b00      	cmp	r3, #0
  4084ae:	f77f aee3 	ble.w	408278 <_dtoa_r+0xaf8>
  4084b2:	2200      	movs	r2, #0
  4084b4:	4b24      	ldr	r3, [pc, #144]	; (408548 <_dtoa_r+0xdc8>)
  4084b6:	4630      	mov	r0, r6
  4084b8:	4639      	mov	r1, r7
  4084ba:	f002 fbad 	bl	40ac18 <__aeabi_dmul>
  4084be:	4606      	mov	r6, r0
  4084c0:	460f      	mov	r7, r1
  4084c2:	f108 0001 	add.w	r0, r8, #1
  4084c6:	f002 fb41 	bl	40ab4c <__aeabi_i2d>
  4084ca:	4632      	mov	r2, r6
  4084cc:	463b      	mov	r3, r7
  4084ce:	f002 fba3 	bl	40ac18 <__aeabi_dmul>
  4084d2:	2200      	movs	r2, #0
  4084d4:	4b18      	ldr	r3, [pc, #96]	; (408538 <_dtoa_r+0xdb8>)
  4084d6:	f002 f9ed 	bl	40a8b4 <__adddf3>
  4084da:	9a04      	ldr	r2, [sp, #16]
  4084dc:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  4084e0:	3a01      	subs	r2, #1
  4084e2:	4604      	mov	r4, r0
  4084e4:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  4084e8:	9211      	str	r2, [sp, #68]	; 0x44
  4084ea:	e4d0      	b.n	407e8e <_dtoa_r+0x70e>
  4084ec:	2239      	movs	r2, #57	; 0x39
  4084ee:	46b3      	mov	fp, r6
  4084f0:	9408      	str	r4, [sp, #32]
  4084f2:	9e05      	ldr	r6, [sp, #20]
  4084f4:	703a      	strb	r2, [r7, #0]
  4084f6:	1c7d      	adds	r5, r7, #1
  4084f8:	f7ff bbf0 	b.w	407cdc <_dtoa_r+0x55c>
  4084fc:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  408500:	2000      	movs	r0, #0
  408502:	4912      	ldr	r1, [pc, #72]	; (40854c <_dtoa_r+0xdcc>)
  408504:	f002 f9d4 	bl	40a8b0 <__aeabi_dsub>
  408508:	4632      	mov	r2, r6
  40850a:	463b      	mov	r3, r7
  40850c:	f002 fe14 	bl	40b138 <__aeabi_dcmpgt>
  408510:	b908      	cbnz	r0, 408516 <_dtoa_r+0xd96>
  408512:	e6b1      	b.n	408278 <_dtoa_r+0xaf8>
  408514:	4615      	mov	r5, r2
  408516:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40851a:	2b30      	cmp	r3, #48	; 0x30
  40851c:	f105 32ff 	add.w	r2, r5, #4294967295
  408520:	d0f8      	beq.n	408514 <_dtoa_r+0xd94>
  408522:	e530      	b.n	407f86 <_dtoa_r+0x806>
  408524:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408526:	9304      	str	r3, [sp, #16]
  408528:	f7ff bae7 	b.w	407afa <_dtoa_r+0x37a>
  40852c:	f1ba 0f00 	cmp.w	sl, #0
  408530:	f47f ad7a 	bne.w	408028 <_dtoa_r+0x8a8>
  408534:	e661      	b.n	4081fa <_dtoa_r+0xa7a>
  408536:	bf00      	nop
  408538:	401c0000 	.word	0x401c0000
  40853c:	40140000 	.word	0x40140000
  408540:	0040c7d0 	.word	0x0040c7d0
  408544:	0040c898 	.word	0x0040c898
  408548:	40240000 	.word	0x40240000
  40854c:	3fe00000 	.word	0x3fe00000
  408550:	2b39      	cmp	r3, #57	; 0x39
  408552:	f8cd b014 	str.w	fp, [sp, #20]
  408556:	46d0      	mov	r8, sl
  408558:	f8dd b008 	ldr.w	fp, [sp, #8]
  40855c:	469a      	mov	sl, r3
  40855e:	d0c5      	beq.n	4084ec <_dtoa_r+0xd6c>
  408560:	f1bb 0f00 	cmp.w	fp, #0
  408564:	f73f aebc 	bgt.w	4082e0 <_dtoa_r+0xb60>
  408568:	e6bc      	b.n	4082e4 <_dtoa_r+0xb64>
  40856a:	f47f aebb 	bne.w	4082e4 <_dtoa_r+0xb64>
  40856e:	f01a 0f01 	tst.w	sl, #1
  408572:	f43f aeb7 	beq.w	4082e4 <_dtoa_r+0xb64>
  408576:	e6af      	b.n	4082d8 <_dtoa_r+0xb58>
  408578:	f04f 0800 	mov.w	r8, #0
  40857c:	4646      	mov	r6, r8
  40857e:	e531      	b.n	407fe4 <_dtoa_r+0x864>
  408580:	9b20      	ldr	r3, [sp, #128]	; 0x80
  408582:	2b02      	cmp	r3, #2
  408584:	dc21      	bgt.n	4085ca <_dtoa_r+0xe4a>
  408586:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408588:	e604      	b.n	408194 <_dtoa_r+0xa14>
  40858a:	f04f 0802 	mov.w	r8, #2
  40858e:	e45d      	b.n	407e4c <_dtoa_r+0x6cc>
  408590:	9b20      	ldr	r3, [sp, #128]	; 0x80
  408592:	2b02      	cmp	r3, #2
  408594:	dc19      	bgt.n	4085ca <_dtoa_r+0xe4a>
  408596:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408598:	e563      	b.n	408062 <_dtoa_r+0x8e2>
  40859a:	2400      	movs	r4, #0
  40859c:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
  4085a0:	4621      	mov	r1, r4
  4085a2:	4648      	mov	r0, r9
  4085a4:	f001 f978 	bl	409898 <_Balloc>
  4085a8:	f04f 33ff 	mov.w	r3, #4294967295
  4085ac:	9306      	str	r3, [sp, #24]
  4085ae:	930d      	str	r3, [sp, #52]	; 0x34
  4085b0:	2301      	movs	r3, #1
  4085b2:	9007      	str	r0, [sp, #28]
  4085b4:	9421      	str	r4, [sp, #132]	; 0x84
  4085b6:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  4085ba:	9309      	str	r3, [sp, #36]	; 0x24
  4085bc:	f7ff b9e9 	b.w	407992 <_dtoa_r+0x212>
  4085c0:	f43f ab3d 	beq.w	407c3e <_dtoa_r+0x4be>
  4085c4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4085c8:	e522      	b.n	408010 <_dtoa_r+0x890>
  4085ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4085cc:	9306      	str	r3, [sp, #24]
  4085ce:	e5e9      	b.n	4081a4 <_dtoa_r+0xa24>
  4085d0:	2501      	movs	r5, #1
  4085d2:	f7ff b9a8 	b.w	407926 <_dtoa_r+0x1a6>
  4085d6:	bf00      	nop

004085d8 <__sflush_r>:
  4085d8:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4085dc:	b29a      	uxth	r2, r3
  4085de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4085e2:	460d      	mov	r5, r1
  4085e4:	0711      	lsls	r1, r2, #28
  4085e6:	4680      	mov	r8, r0
  4085e8:	d43c      	bmi.n	408664 <__sflush_r+0x8c>
  4085ea:	686a      	ldr	r2, [r5, #4]
  4085ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4085f0:	2a00      	cmp	r2, #0
  4085f2:	81ab      	strh	r3, [r5, #12]
  4085f4:	dd73      	ble.n	4086de <__sflush_r+0x106>
  4085f6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4085f8:	2c00      	cmp	r4, #0
  4085fa:	d04b      	beq.n	408694 <__sflush_r+0xbc>
  4085fc:	b29b      	uxth	r3, r3
  4085fe:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  408602:	2100      	movs	r1, #0
  408604:	b292      	uxth	r2, r2
  408606:	f8d8 6000 	ldr.w	r6, [r8]
  40860a:	f8c8 1000 	str.w	r1, [r8]
  40860e:	2a00      	cmp	r2, #0
  408610:	d069      	beq.n	4086e6 <__sflush_r+0x10e>
  408612:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  408614:	075f      	lsls	r7, r3, #29
  408616:	d505      	bpl.n	408624 <__sflush_r+0x4c>
  408618:	6869      	ldr	r1, [r5, #4]
  40861a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40861c:	1a52      	subs	r2, r2, r1
  40861e:	b10b      	cbz	r3, 408624 <__sflush_r+0x4c>
  408620:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  408622:	1ad2      	subs	r2, r2, r3
  408624:	2300      	movs	r3, #0
  408626:	69e9      	ldr	r1, [r5, #28]
  408628:	4640      	mov	r0, r8
  40862a:	47a0      	blx	r4
  40862c:	1c44      	adds	r4, r0, #1
  40862e:	d03c      	beq.n	4086aa <__sflush_r+0xd2>
  408630:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  408634:	692a      	ldr	r2, [r5, #16]
  408636:	602a      	str	r2, [r5, #0]
  408638:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40863c:	2200      	movs	r2, #0
  40863e:	81ab      	strh	r3, [r5, #12]
  408640:	04db      	lsls	r3, r3, #19
  408642:	606a      	str	r2, [r5, #4]
  408644:	d449      	bmi.n	4086da <__sflush_r+0x102>
  408646:	6b29      	ldr	r1, [r5, #48]	; 0x30
  408648:	f8c8 6000 	str.w	r6, [r8]
  40864c:	b311      	cbz	r1, 408694 <__sflush_r+0xbc>
  40864e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  408652:	4299      	cmp	r1, r3
  408654:	d002      	beq.n	40865c <__sflush_r+0x84>
  408656:	4640      	mov	r0, r8
  408658:	f000 f9c0 	bl	4089dc <_free_r>
  40865c:	2000      	movs	r0, #0
  40865e:	6328      	str	r0, [r5, #48]	; 0x30
  408660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408664:	692e      	ldr	r6, [r5, #16]
  408666:	b1ae      	cbz	r6, 408694 <__sflush_r+0xbc>
  408668:	682c      	ldr	r4, [r5, #0]
  40866a:	602e      	str	r6, [r5, #0]
  40866c:	0790      	lsls	r0, r2, #30
  40866e:	bf0c      	ite	eq
  408670:	696b      	ldreq	r3, [r5, #20]
  408672:	2300      	movne	r3, #0
  408674:	1ba4      	subs	r4, r4, r6
  408676:	60ab      	str	r3, [r5, #8]
  408678:	e00a      	b.n	408690 <__sflush_r+0xb8>
  40867a:	4623      	mov	r3, r4
  40867c:	4632      	mov	r2, r6
  40867e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  408680:	69e9      	ldr	r1, [r5, #28]
  408682:	4640      	mov	r0, r8
  408684:	47b8      	blx	r7
  408686:	2800      	cmp	r0, #0
  408688:	eba4 0400 	sub.w	r4, r4, r0
  40868c:	4406      	add	r6, r0
  40868e:	dd04      	ble.n	40869a <__sflush_r+0xc2>
  408690:	2c00      	cmp	r4, #0
  408692:	dcf2      	bgt.n	40867a <__sflush_r+0xa2>
  408694:	2000      	movs	r0, #0
  408696:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40869a:	89ab      	ldrh	r3, [r5, #12]
  40869c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4086a0:	81ab      	strh	r3, [r5, #12]
  4086a2:	f04f 30ff 	mov.w	r0, #4294967295
  4086a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4086aa:	f8d8 2000 	ldr.w	r2, [r8]
  4086ae:	2a1d      	cmp	r2, #29
  4086b0:	d8f3      	bhi.n	40869a <__sflush_r+0xc2>
  4086b2:	4b1a      	ldr	r3, [pc, #104]	; (40871c <__sflush_r+0x144>)
  4086b4:	40d3      	lsrs	r3, r2
  4086b6:	f003 0301 	and.w	r3, r3, #1
  4086ba:	f083 0401 	eor.w	r4, r3, #1
  4086be:	2b00      	cmp	r3, #0
  4086c0:	d0eb      	beq.n	40869a <__sflush_r+0xc2>
  4086c2:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4086c6:	6929      	ldr	r1, [r5, #16]
  4086c8:	6029      	str	r1, [r5, #0]
  4086ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4086ce:	04d9      	lsls	r1, r3, #19
  4086d0:	606c      	str	r4, [r5, #4]
  4086d2:	81ab      	strh	r3, [r5, #12]
  4086d4:	d5b7      	bpl.n	408646 <__sflush_r+0x6e>
  4086d6:	2a00      	cmp	r2, #0
  4086d8:	d1b5      	bne.n	408646 <__sflush_r+0x6e>
  4086da:	6528      	str	r0, [r5, #80]	; 0x50
  4086dc:	e7b3      	b.n	408646 <__sflush_r+0x6e>
  4086de:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4086e0:	2a00      	cmp	r2, #0
  4086e2:	dc88      	bgt.n	4085f6 <__sflush_r+0x1e>
  4086e4:	e7d6      	b.n	408694 <__sflush_r+0xbc>
  4086e6:	2301      	movs	r3, #1
  4086e8:	69e9      	ldr	r1, [r5, #28]
  4086ea:	4640      	mov	r0, r8
  4086ec:	47a0      	blx	r4
  4086ee:	1c43      	adds	r3, r0, #1
  4086f0:	4602      	mov	r2, r0
  4086f2:	d002      	beq.n	4086fa <__sflush_r+0x122>
  4086f4:	89ab      	ldrh	r3, [r5, #12]
  4086f6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4086f8:	e78c      	b.n	408614 <__sflush_r+0x3c>
  4086fa:	f8d8 3000 	ldr.w	r3, [r8]
  4086fe:	2b00      	cmp	r3, #0
  408700:	d0f8      	beq.n	4086f4 <__sflush_r+0x11c>
  408702:	2b1d      	cmp	r3, #29
  408704:	d001      	beq.n	40870a <__sflush_r+0x132>
  408706:	2b16      	cmp	r3, #22
  408708:	d102      	bne.n	408710 <__sflush_r+0x138>
  40870a:	f8c8 6000 	str.w	r6, [r8]
  40870e:	e7c1      	b.n	408694 <__sflush_r+0xbc>
  408710:	89ab      	ldrh	r3, [r5, #12]
  408712:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408716:	81ab      	strh	r3, [r5, #12]
  408718:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40871c:	20400001 	.word	0x20400001

00408720 <_fflush_r>:
  408720:	b510      	push	{r4, lr}
  408722:	4604      	mov	r4, r0
  408724:	b082      	sub	sp, #8
  408726:	b108      	cbz	r0, 40872c <_fflush_r+0xc>
  408728:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40872a:	b153      	cbz	r3, 408742 <_fflush_r+0x22>
  40872c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  408730:	b908      	cbnz	r0, 408736 <_fflush_r+0x16>
  408732:	b002      	add	sp, #8
  408734:	bd10      	pop	{r4, pc}
  408736:	4620      	mov	r0, r4
  408738:	b002      	add	sp, #8
  40873a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40873e:	f7ff bf4b 	b.w	4085d8 <__sflush_r>
  408742:	9101      	str	r1, [sp, #4]
  408744:	f000 f880 	bl	408848 <__sinit>
  408748:	9901      	ldr	r1, [sp, #4]
  40874a:	e7ef      	b.n	40872c <_fflush_r+0xc>

0040874c <_cleanup_r>:
  40874c:	4901      	ldr	r1, [pc, #4]	; (408754 <_cleanup_r+0x8>)
  40874e:	f000 bbaf 	b.w	408eb0 <_fwalk_reent>
  408752:	bf00      	nop
  408754:	0040a781 	.word	0x0040a781

00408758 <__sinit.part.1>:
  408758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40875c:	4b35      	ldr	r3, [pc, #212]	; (408834 <__sinit.part.1+0xdc>)
  40875e:	6845      	ldr	r5, [r0, #4]
  408760:	63c3      	str	r3, [r0, #60]	; 0x3c
  408762:	2400      	movs	r4, #0
  408764:	4607      	mov	r7, r0
  408766:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  40876a:	2304      	movs	r3, #4
  40876c:	2103      	movs	r1, #3
  40876e:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  408772:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  408776:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  40877a:	b083      	sub	sp, #12
  40877c:	602c      	str	r4, [r5, #0]
  40877e:	606c      	str	r4, [r5, #4]
  408780:	60ac      	str	r4, [r5, #8]
  408782:	666c      	str	r4, [r5, #100]	; 0x64
  408784:	81ec      	strh	r4, [r5, #14]
  408786:	612c      	str	r4, [r5, #16]
  408788:	616c      	str	r4, [r5, #20]
  40878a:	61ac      	str	r4, [r5, #24]
  40878c:	81ab      	strh	r3, [r5, #12]
  40878e:	4621      	mov	r1, r4
  408790:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  408794:	2208      	movs	r2, #8
  408796:	f7fb ff79 	bl	40468c <memset>
  40879a:	68be      	ldr	r6, [r7, #8]
  40879c:	f8df b098 	ldr.w	fp, [pc, #152]	; 408838 <__sinit.part.1+0xe0>
  4087a0:	f8df a098 	ldr.w	sl, [pc, #152]	; 40883c <__sinit.part.1+0xe4>
  4087a4:	f8df 9098 	ldr.w	r9, [pc, #152]	; 408840 <__sinit.part.1+0xe8>
  4087a8:	f8df 8098 	ldr.w	r8, [pc, #152]	; 408844 <__sinit.part.1+0xec>
  4087ac:	f8c5 b020 	str.w	fp, [r5, #32]
  4087b0:	2301      	movs	r3, #1
  4087b2:	2209      	movs	r2, #9
  4087b4:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4087b8:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4087bc:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4087c0:	61ed      	str	r5, [r5, #28]
  4087c2:	4621      	mov	r1, r4
  4087c4:	81f3      	strh	r3, [r6, #14]
  4087c6:	81b2      	strh	r2, [r6, #12]
  4087c8:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4087cc:	6034      	str	r4, [r6, #0]
  4087ce:	6074      	str	r4, [r6, #4]
  4087d0:	60b4      	str	r4, [r6, #8]
  4087d2:	6674      	str	r4, [r6, #100]	; 0x64
  4087d4:	6134      	str	r4, [r6, #16]
  4087d6:	6174      	str	r4, [r6, #20]
  4087d8:	61b4      	str	r4, [r6, #24]
  4087da:	2208      	movs	r2, #8
  4087dc:	9301      	str	r3, [sp, #4]
  4087de:	f7fb ff55 	bl	40468c <memset>
  4087e2:	68fd      	ldr	r5, [r7, #12]
  4087e4:	61f6      	str	r6, [r6, #28]
  4087e6:	2012      	movs	r0, #18
  4087e8:	2202      	movs	r2, #2
  4087ea:	f8c6 b020 	str.w	fp, [r6, #32]
  4087ee:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4087f2:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4087f6:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  4087fa:	4621      	mov	r1, r4
  4087fc:	81a8      	strh	r0, [r5, #12]
  4087fe:	81ea      	strh	r2, [r5, #14]
  408800:	602c      	str	r4, [r5, #0]
  408802:	606c      	str	r4, [r5, #4]
  408804:	60ac      	str	r4, [r5, #8]
  408806:	666c      	str	r4, [r5, #100]	; 0x64
  408808:	612c      	str	r4, [r5, #16]
  40880a:	616c      	str	r4, [r5, #20]
  40880c:	61ac      	str	r4, [r5, #24]
  40880e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  408812:	2208      	movs	r2, #8
  408814:	f7fb ff3a 	bl	40468c <memset>
  408818:	9b01      	ldr	r3, [sp, #4]
  40881a:	61ed      	str	r5, [r5, #28]
  40881c:	f8c5 b020 	str.w	fp, [r5, #32]
  408820:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  408824:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  408828:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40882c:	63bb      	str	r3, [r7, #56]	; 0x38
  40882e:	b003      	add	sp, #12
  408830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408834:	0040874d 	.word	0x0040874d
  408838:	0040a2b9 	.word	0x0040a2b9
  40883c:	0040a2dd 	.word	0x0040a2dd
  408840:	0040a319 	.word	0x0040a319
  408844:	0040a339 	.word	0x0040a339

00408848 <__sinit>:
  408848:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40884a:	b103      	cbz	r3, 40884e <__sinit+0x6>
  40884c:	4770      	bx	lr
  40884e:	f7ff bf83 	b.w	408758 <__sinit.part.1>
  408852:	bf00      	nop

00408854 <__sfp_lock_acquire>:
  408854:	4770      	bx	lr
  408856:	bf00      	nop

00408858 <__sfp_lock_release>:
  408858:	4770      	bx	lr
  40885a:	bf00      	nop

0040885c <__libc_fini_array>:
  40885c:	b538      	push	{r3, r4, r5, lr}
  40885e:	4d07      	ldr	r5, [pc, #28]	; (40887c <__libc_fini_array+0x20>)
  408860:	4c07      	ldr	r4, [pc, #28]	; (408880 <__libc_fini_array+0x24>)
  408862:	1b2c      	subs	r4, r5, r4
  408864:	10a4      	asrs	r4, r4, #2
  408866:	d005      	beq.n	408874 <__libc_fini_array+0x18>
  408868:	3c01      	subs	r4, #1
  40886a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40886e:	4798      	blx	r3
  408870:	2c00      	cmp	r4, #0
  408872:	d1f9      	bne.n	408868 <__libc_fini_array+0xc>
  408874:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  408878:	f004 b832 	b.w	40c8e0 <_fini>
  40887c:	0040c8f0 	.word	0x0040c8f0
  408880:	0040c8ec 	.word	0x0040c8ec

00408884 <__fputwc>:
  408884:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408888:	b082      	sub	sp, #8
  40888a:	4680      	mov	r8, r0
  40888c:	4689      	mov	r9, r1
  40888e:	4614      	mov	r4, r2
  408890:	f000 fb3c 	bl	408f0c <__locale_mb_cur_max>
  408894:	2801      	cmp	r0, #1
  408896:	d033      	beq.n	408900 <__fputwc+0x7c>
  408898:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40889c:	464a      	mov	r2, r9
  40889e:	a901      	add	r1, sp, #4
  4088a0:	4640      	mov	r0, r8
  4088a2:	f001 fe8b 	bl	40a5bc <_wcrtomb_r>
  4088a6:	f1b0 3fff 	cmp.w	r0, #4294967295
  4088aa:	4682      	mov	sl, r0
  4088ac:	d021      	beq.n	4088f2 <__fputwc+0x6e>
  4088ae:	b388      	cbz	r0, 408914 <__fputwc+0x90>
  4088b0:	f89d 6004 	ldrb.w	r6, [sp, #4]
  4088b4:	2500      	movs	r5, #0
  4088b6:	e008      	b.n	4088ca <__fputwc+0x46>
  4088b8:	6823      	ldr	r3, [r4, #0]
  4088ba:	1c5a      	adds	r2, r3, #1
  4088bc:	6022      	str	r2, [r4, #0]
  4088be:	701e      	strb	r6, [r3, #0]
  4088c0:	3501      	adds	r5, #1
  4088c2:	4555      	cmp	r5, sl
  4088c4:	d226      	bcs.n	408914 <__fputwc+0x90>
  4088c6:	ab01      	add	r3, sp, #4
  4088c8:	5d5e      	ldrb	r6, [r3, r5]
  4088ca:	68a3      	ldr	r3, [r4, #8]
  4088cc:	3b01      	subs	r3, #1
  4088ce:	2b00      	cmp	r3, #0
  4088d0:	60a3      	str	r3, [r4, #8]
  4088d2:	daf1      	bge.n	4088b8 <__fputwc+0x34>
  4088d4:	69a7      	ldr	r7, [r4, #24]
  4088d6:	42bb      	cmp	r3, r7
  4088d8:	4631      	mov	r1, r6
  4088da:	4622      	mov	r2, r4
  4088dc:	4640      	mov	r0, r8
  4088de:	db01      	blt.n	4088e4 <__fputwc+0x60>
  4088e0:	2e0a      	cmp	r6, #10
  4088e2:	d1e9      	bne.n	4088b8 <__fputwc+0x34>
  4088e4:	f001 fe14 	bl	40a510 <__swbuf_r>
  4088e8:	1c43      	adds	r3, r0, #1
  4088ea:	d1e9      	bne.n	4088c0 <__fputwc+0x3c>
  4088ec:	b002      	add	sp, #8
  4088ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4088f2:	89a3      	ldrh	r3, [r4, #12]
  4088f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4088f8:	81a3      	strh	r3, [r4, #12]
  4088fa:	b002      	add	sp, #8
  4088fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408900:	f109 33ff 	add.w	r3, r9, #4294967295
  408904:	2bfe      	cmp	r3, #254	; 0xfe
  408906:	d8c7      	bhi.n	408898 <__fputwc+0x14>
  408908:	fa5f f689 	uxtb.w	r6, r9
  40890c:	4682      	mov	sl, r0
  40890e:	f88d 6004 	strb.w	r6, [sp, #4]
  408912:	e7cf      	b.n	4088b4 <__fputwc+0x30>
  408914:	4648      	mov	r0, r9
  408916:	b002      	add	sp, #8
  408918:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040891c <_fputwc_r>:
  40891c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  408920:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  408924:	d10a      	bne.n	40893c <_fputwc_r+0x20>
  408926:	b410      	push	{r4}
  408928:	6e54      	ldr	r4, [r2, #100]	; 0x64
  40892a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40892e:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  408932:	6654      	str	r4, [r2, #100]	; 0x64
  408934:	8193      	strh	r3, [r2, #12]
  408936:	bc10      	pop	{r4}
  408938:	f7ff bfa4 	b.w	408884 <__fputwc>
  40893c:	f7ff bfa2 	b.w	408884 <__fputwc>

00408940 <_malloc_trim_r>:
  408940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408942:	4f23      	ldr	r7, [pc, #140]	; (4089d0 <_malloc_trim_r+0x90>)
  408944:	460c      	mov	r4, r1
  408946:	4606      	mov	r6, r0
  408948:	f000 ffa2 	bl	409890 <__malloc_lock>
  40894c:	68bb      	ldr	r3, [r7, #8]
  40894e:	685d      	ldr	r5, [r3, #4]
  408950:	f025 0503 	bic.w	r5, r5, #3
  408954:	1b29      	subs	r1, r5, r4
  408956:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40895a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40895e:	f021 010f 	bic.w	r1, r1, #15
  408962:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  408966:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40896a:	db07      	blt.n	40897c <_malloc_trim_r+0x3c>
  40896c:	2100      	movs	r1, #0
  40896e:	4630      	mov	r0, r6
  408970:	f001 fc90 	bl	40a294 <_sbrk_r>
  408974:	68bb      	ldr	r3, [r7, #8]
  408976:	442b      	add	r3, r5
  408978:	4298      	cmp	r0, r3
  40897a:	d004      	beq.n	408986 <_malloc_trim_r+0x46>
  40897c:	4630      	mov	r0, r6
  40897e:	f000 ff89 	bl	409894 <__malloc_unlock>
  408982:	2000      	movs	r0, #0
  408984:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408986:	4261      	negs	r1, r4
  408988:	4630      	mov	r0, r6
  40898a:	f001 fc83 	bl	40a294 <_sbrk_r>
  40898e:	3001      	adds	r0, #1
  408990:	d00d      	beq.n	4089ae <_malloc_trim_r+0x6e>
  408992:	4b10      	ldr	r3, [pc, #64]	; (4089d4 <_malloc_trim_r+0x94>)
  408994:	68ba      	ldr	r2, [r7, #8]
  408996:	6819      	ldr	r1, [r3, #0]
  408998:	1b2d      	subs	r5, r5, r4
  40899a:	f045 0501 	orr.w	r5, r5, #1
  40899e:	4630      	mov	r0, r6
  4089a0:	1b09      	subs	r1, r1, r4
  4089a2:	6055      	str	r5, [r2, #4]
  4089a4:	6019      	str	r1, [r3, #0]
  4089a6:	f000 ff75 	bl	409894 <__malloc_unlock>
  4089aa:	2001      	movs	r0, #1
  4089ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4089ae:	2100      	movs	r1, #0
  4089b0:	4630      	mov	r0, r6
  4089b2:	f001 fc6f 	bl	40a294 <_sbrk_r>
  4089b6:	68ba      	ldr	r2, [r7, #8]
  4089b8:	1a83      	subs	r3, r0, r2
  4089ba:	2b0f      	cmp	r3, #15
  4089bc:	ddde      	ble.n	40897c <_malloc_trim_r+0x3c>
  4089be:	4c06      	ldr	r4, [pc, #24]	; (4089d8 <_malloc_trim_r+0x98>)
  4089c0:	4904      	ldr	r1, [pc, #16]	; (4089d4 <_malloc_trim_r+0x94>)
  4089c2:	6824      	ldr	r4, [r4, #0]
  4089c4:	f043 0301 	orr.w	r3, r3, #1
  4089c8:	1b00      	subs	r0, r0, r4
  4089ca:	6053      	str	r3, [r2, #4]
  4089cc:	6008      	str	r0, [r1, #0]
  4089ce:	e7d5      	b.n	40897c <_malloc_trim_r+0x3c>
  4089d0:	204004ac 	.word	0x204004ac
  4089d4:	20400f2c 	.word	0x20400f2c
  4089d8:	204008b8 	.word	0x204008b8

004089dc <_free_r>:
  4089dc:	2900      	cmp	r1, #0
  4089de:	d045      	beq.n	408a6c <_free_r+0x90>
  4089e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4089e4:	460d      	mov	r5, r1
  4089e6:	4680      	mov	r8, r0
  4089e8:	f000 ff52 	bl	409890 <__malloc_lock>
  4089ec:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4089f0:	496a      	ldr	r1, [pc, #424]	; (408b9c <_free_r+0x1c0>)
  4089f2:	f027 0301 	bic.w	r3, r7, #1
  4089f6:	f1a5 0408 	sub.w	r4, r5, #8
  4089fa:	18e2      	adds	r2, r4, r3
  4089fc:	688e      	ldr	r6, [r1, #8]
  4089fe:	6850      	ldr	r0, [r2, #4]
  408a00:	42b2      	cmp	r2, r6
  408a02:	f020 0003 	bic.w	r0, r0, #3
  408a06:	d062      	beq.n	408ace <_free_r+0xf2>
  408a08:	07fe      	lsls	r6, r7, #31
  408a0a:	6050      	str	r0, [r2, #4]
  408a0c:	d40b      	bmi.n	408a26 <_free_r+0x4a>
  408a0e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  408a12:	1be4      	subs	r4, r4, r7
  408a14:	f101 0e08 	add.w	lr, r1, #8
  408a18:	68a5      	ldr	r5, [r4, #8]
  408a1a:	4575      	cmp	r5, lr
  408a1c:	443b      	add	r3, r7
  408a1e:	d06f      	beq.n	408b00 <_free_r+0x124>
  408a20:	68e7      	ldr	r7, [r4, #12]
  408a22:	60ef      	str	r7, [r5, #12]
  408a24:	60bd      	str	r5, [r7, #8]
  408a26:	1815      	adds	r5, r2, r0
  408a28:	686d      	ldr	r5, [r5, #4]
  408a2a:	07ed      	lsls	r5, r5, #31
  408a2c:	d542      	bpl.n	408ab4 <_free_r+0xd8>
  408a2e:	f043 0201 	orr.w	r2, r3, #1
  408a32:	6062      	str	r2, [r4, #4]
  408a34:	50e3      	str	r3, [r4, r3]
  408a36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  408a3a:	d218      	bcs.n	408a6e <_free_r+0x92>
  408a3c:	08db      	lsrs	r3, r3, #3
  408a3e:	1c5a      	adds	r2, r3, #1
  408a40:	684d      	ldr	r5, [r1, #4]
  408a42:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  408a46:	60a7      	str	r7, [r4, #8]
  408a48:	2001      	movs	r0, #1
  408a4a:	109b      	asrs	r3, r3, #2
  408a4c:	fa00 f303 	lsl.w	r3, r0, r3
  408a50:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  408a54:	431d      	orrs	r5, r3
  408a56:	3808      	subs	r0, #8
  408a58:	60e0      	str	r0, [r4, #12]
  408a5a:	604d      	str	r5, [r1, #4]
  408a5c:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  408a60:	60fc      	str	r4, [r7, #12]
  408a62:	4640      	mov	r0, r8
  408a64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408a68:	f000 bf14 	b.w	409894 <__malloc_unlock>
  408a6c:	4770      	bx	lr
  408a6e:	0a5a      	lsrs	r2, r3, #9
  408a70:	2a04      	cmp	r2, #4
  408a72:	d853      	bhi.n	408b1c <_free_r+0x140>
  408a74:	099a      	lsrs	r2, r3, #6
  408a76:	f102 0739 	add.w	r7, r2, #57	; 0x39
  408a7a:	007f      	lsls	r7, r7, #1
  408a7c:	f102 0538 	add.w	r5, r2, #56	; 0x38
  408a80:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  408a84:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  408a88:	4944      	ldr	r1, [pc, #272]	; (408b9c <_free_r+0x1c0>)
  408a8a:	3808      	subs	r0, #8
  408a8c:	4290      	cmp	r0, r2
  408a8e:	d04d      	beq.n	408b2c <_free_r+0x150>
  408a90:	6851      	ldr	r1, [r2, #4]
  408a92:	f021 0103 	bic.w	r1, r1, #3
  408a96:	428b      	cmp	r3, r1
  408a98:	d202      	bcs.n	408aa0 <_free_r+0xc4>
  408a9a:	6892      	ldr	r2, [r2, #8]
  408a9c:	4290      	cmp	r0, r2
  408a9e:	d1f7      	bne.n	408a90 <_free_r+0xb4>
  408aa0:	68d0      	ldr	r0, [r2, #12]
  408aa2:	60e0      	str	r0, [r4, #12]
  408aa4:	60a2      	str	r2, [r4, #8]
  408aa6:	6084      	str	r4, [r0, #8]
  408aa8:	60d4      	str	r4, [r2, #12]
  408aaa:	4640      	mov	r0, r8
  408aac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408ab0:	f000 bef0 	b.w	409894 <__malloc_unlock>
  408ab4:	6895      	ldr	r5, [r2, #8]
  408ab6:	4f3a      	ldr	r7, [pc, #232]	; (408ba0 <_free_r+0x1c4>)
  408ab8:	42bd      	cmp	r5, r7
  408aba:	4403      	add	r3, r0
  408abc:	d03f      	beq.n	408b3e <_free_r+0x162>
  408abe:	68d0      	ldr	r0, [r2, #12]
  408ac0:	60e8      	str	r0, [r5, #12]
  408ac2:	f043 0201 	orr.w	r2, r3, #1
  408ac6:	6085      	str	r5, [r0, #8]
  408ac8:	6062      	str	r2, [r4, #4]
  408aca:	50e3      	str	r3, [r4, r3]
  408acc:	e7b3      	b.n	408a36 <_free_r+0x5a>
  408ace:	07ff      	lsls	r7, r7, #31
  408ad0:	4403      	add	r3, r0
  408ad2:	d407      	bmi.n	408ae4 <_free_r+0x108>
  408ad4:	f855 2c08 	ldr.w	r2, [r5, #-8]
  408ad8:	1aa4      	subs	r4, r4, r2
  408ada:	4413      	add	r3, r2
  408adc:	68a0      	ldr	r0, [r4, #8]
  408ade:	68e2      	ldr	r2, [r4, #12]
  408ae0:	60c2      	str	r2, [r0, #12]
  408ae2:	6090      	str	r0, [r2, #8]
  408ae4:	4a2f      	ldr	r2, [pc, #188]	; (408ba4 <_free_r+0x1c8>)
  408ae6:	6812      	ldr	r2, [r2, #0]
  408ae8:	f043 0001 	orr.w	r0, r3, #1
  408aec:	4293      	cmp	r3, r2
  408aee:	6060      	str	r0, [r4, #4]
  408af0:	608c      	str	r4, [r1, #8]
  408af2:	d3b6      	bcc.n	408a62 <_free_r+0x86>
  408af4:	4b2c      	ldr	r3, [pc, #176]	; (408ba8 <_free_r+0x1cc>)
  408af6:	4640      	mov	r0, r8
  408af8:	6819      	ldr	r1, [r3, #0]
  408afa:	f7ff ff21 	bl	408940 <_malloc_trim_r>
  408afe:	e7b0      	b.n	408a62 <_free_r+0x86>
  408b00:	1811      	adds	r1, r2, r0
  408b02:	6849      	ldr	r1, [r1, #4]
  408b04:	07c9      	lsls	r1, r1, #31
  408b06:	d444      	bmi.n	408b92 <_free_r+0x1b6>
  408b08:	6891      	ldr	r1, [r2, #8]
  408b0a:	68d2      	ldr	r2, [r2, #12]
  408b0c:	60ca      	str	r2, [r1, #12]
  408b0e:	4403      	add	r3, r0
  408b10:	f043 0001 	orr.w	r0, r3, #1
  408b14:	6091      	str	r1, [r2, #8]
  408b16:	6060      	str	r0, [r4, #4]
  408b18:	50e3      	str	r3, [r4, r3]
  408b1a:	e7a2      	b.n	408a62 <_free_r+0x86>
  408b1c:	2a14      	cmp	r2, #20
  408b1e:	d817      	bhi.n	408b50 <_free_r+0x174>
  408b20:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  408b24:	007f      	lsls	r7, r7, #1
  408b26:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  408b2a:	e7a9      	b.n	408a80 <_free_r+0xa4>
  408b2c:	10aa      	asrs	r2, r5, #2
  408b2e:	684b      	ldr	r3, [r1, #4]
  408b30:	2501      	movs	r5, #1
  408b32:	fa05 f202 	lsl.w	r2, r5, r2
  408b36:	4313      	orrs	r3, r2
  408b38:	604b      	str	r3, [r1, #4]
  408b3a:	4602      	mov	r2, r0
  408b3c:	e7b1      	b.n	408aa2 <_free_r+0xc6>
  408b3e:	f043 0201 	orr.w	r2, r3, #1
  408b42:	614c      	str	r4, [r1, #20]
  408b44:	610c      	str	r4, [r1, #16]
  408b46:	60e5      	str	r5, [r4, #12]
  408b48:	60a5      	str	r5, [r4, #8]
  408b4a:	6062      	str	r2, [r4, #4]
  408b4c:	50e3      	str	r3, [r4, r3]
  408b4e:	e788      	b.n	408a62 <_free_r+0x86>
  408b50:	2a54      	cmp	r2, #84	; 0x54
  408b52:	d806      	bhi.n	408b62 <_free_r+0x186>
  408b54:	0b1a      	lsrs	r2, r3, #12
  408b56:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  408b5a:	007f      	lsls	r7, r7, #1
  408b5c:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  408b60:	e78e      	b.n	408a80 <_free_r+0xa4>
  408b62:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  408b66:	d806      	bhi.n	408b76 <_free_r+0x19a>
  408b68:	0bda      	lsrs	r2, r3, #15
  408b6a:	f102 0778 	add.w	r7, r2, #120	; 0x78
  408b6e:	007f      	lsls	r7, r7, #1
  408b70:	f102 0577 	add.w	r5, r2, #119	; 0x77
  408b74:	e784      	b.n	408a80 <_free_r+0xa4>
  408b76:	f240 5054 	movw	r0, #1364	; 0x554
  408b7a:	4282      	cmp	r2, r0
  408b7c:	d806      	bhi.n	408b8c <_free_r+0x1b0>
  408b7e:	0c9a      	lsrs	r2, r3, #18
  408b80:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  408b84:	007f      	lsls	r7, r7, #1
  408b86:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  408b8a:	e779      	b.n	408a80 <_free_r+0xa4>
  408b8c:	27fe      	movs	r7, #254	; 0xfe
  408b8e:	257e      	movs	r5, #126	; 0x7e
  408b90:	e776      	b.n	408a80 <_free_r+0xa4>
  408b92:	f043 0201 	orr.w	r2, r3, #1
  408b96:	6062      	str	r2, [r4, #4]
  408b98:	50e3      	str	r3, [r4, r3]
  408b9a:	e762      	b.n	408a62 <_free_r+0x86>
  408b9c:	204004ac 	.word	0x204004ac
  408ba0:	204004b4 	.word	0x204004b4
  408ba4:	204008b4 	.word	0x204008b4
  408ba8:	20400f28 	.word	0x20400f28

00408bac <__sfvwrite_r>:
  408bac:	6893      	ldr	r3, [r2, #8]
  408bae:	2b00      	cmp	r3, #0
  408bb0:	d076      	beq.n	408ca0 <__sfvwrite_r+0xf4>
  408bb2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408bb6:	898b      	ldrh	r3, [r1, #12]
  408bb8:	b085      	sub	sp, #20
  408bba:	460c      	mov	r4, r1
  408bbc:	0719      	lsls	r1, r3, #28
  408bbe:	9001      	str	r0, [sp, #4]
  408bc0:	4616      	mov	r6, r2
  408bc2:	d529      	bpl.n	408c18 <__sfvwrite_r+0x6c>
  408bc4:	6922      	ldr	r2, [r4, #16]
  408bc6:	b33a      	cbz	r2, 408c18 <__sfvwrite_r+0x6c>
  408bc8:	f003 0802 	and.w	r8, r3, #2
  408bcc:	fa1f f088 	uxth.w	r0, r8
  408bd0:	6835      	ldr	r5, [r6, #0]
  408bd2:	2800      	cmp	r0, #0
  408bd4:	d02f      	beq.n	408c36 <__sfvwrite_r+0x8a>
  408bd6:	f04f 0900 	mov.w	r9, #0
  408bda:	4fb4      	ldr	r7, [pc, #720]	; (408eac <__sfvwrite_r+0x300>)
  408bdc:	46c8      	mov	r8, r9
  408bde:	46b2      	mov	sl, r6
  408be0:	45b8      	cmp	r8, r7
  408be2:	4643      	mov	r3, r8
  408be4:	464a      	mov	r2, r9
  408be6:	bf28      	it	cs
  408be8:	463b      	movcs	r3, r7
  408bea:	9801      	ldr	r0, [sp, #4]
  408bec:	f1b8 0f00 	cmp.w	r8, #0
  408bf0:	d050      	beq.n	408c94 <__sfvwrite_r+0xe8>
  408bf2:	69e1      	ldr	r1, [r4, #28]
  408bf4:	6a66      	ldr	r6, [r4, #36]	; 0x24
  408bf6:	47b0      	blx	r6
  408bf8:	2800      	cmp	r0, #0
  408bfa:	dd71      	ble.n	408ce0 <__sfvwrite_r+0x134>
  408bfc:	f8da 3008 	ldr.w	r3, [sl, #8]
  408c00:	1a1b      	subs	r3, r3, r0
  408c02:	4481      	add	r9, r0
  408c04:	ebc0 0808 	rsb	r8, r0, r8
  408c08:	f8ca 3008 	str.w	r3, [sl, #8]
  408c0c:	2b00      	cmp	r3, #0
  408c0e:	d1e7      	bne.n	408be0 <__sfvwrite_r+0x34>
  408c10:	2000      	movs	r0, #0
  408c12:	b005      	add	sp, #20
  408c14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408c18:	4621      	mov	r1, r4
  408c1a:	9801      	ldr	r0, [sp, #4]
  408c1c:	f7fe fca8 	bl	407570 <__swsetup_r>
  408c20:	2800      	cmp	r0, #0
  408c22:	f040 813a 	bne.w	408e9a <__sfvwrite_r+0x2ee>
  408c26:	89a3      	ldrh	r3, [r4, #12]
  408c28:	6835      	ldr	r5, [r6, #0]
  408c2a:	f003 0802 	and.w	r8, r3, #2
  408c2e:	fa1f f088 	uxth.w	r0, r8
  408c32:	2800      	cmp	r0, #0
  408c34:	d1cf      	bne.n	408bd6 <__sfvwrite_r+0x2a>
  408c36:	f013 0901 	ands.w	r9, r3, #1
  408c3a:	d15b      	bne.n	408cf4 <__sfvwrite_r+0x148>
  408c3c:	464f      	mov	r7, r9
  408c3e:	9602      	str	r6, [sp, #8]
  408c40:	b31f      	cbz	r7, 408c8a <__sfvwrite_r+0xde>
  408c42:	059a      	lsls	r2, r3, #22
  408c44:	f8d4 8008 	ldr.w	r8, [r4, #8]
  408c48:	d52c      	bpl.n	408ca4 <__sfvwrite_r+0xf8>
  408c4a:	4547      	cmp	r7, r8
  408c4c:	46c2      	mov	sl, r8
  408c4e:	f0c0 80a4 	bcc.w	408d9a <__sfvwrite_r+0x1ee>
  408c52:	f413 6f90 	tst.w	r3, #1152	; 0x480
  408c56:	f040 80b1 	bne.w	408dbc <__sfvwrite_r+0x210>
  408c5a:	6820      	ldr	r0, [r4, #0]
  408c5c:	4652      	mov	r2, sl
  408c5e:	4649      	mov	r1, r9
  408c60:	f000 fdb2 	bl	4097c8 <memmove>
  408c64:	68a0      	ldr	r0, [r4, #8]
  408c66:	6823      	ldr	r3, [r4, #0]
  408c68:	ebc8 0000 	rsb	r0, r8, r0
  408c6c:	4453      	add	r3, sl
  408c6e:	60a0      	str	r0, [r4, #8]
  408c70:	6023      	str	r3, [r4, #0]
  408c72:	4638      	mov	r0, r7
  408c74:	9a02      	ldr	r2, [sp, #8]
  408c76:	6893      	ldr	r3, [r2, #8]
  408c78:	1a1b      	subs	r3, r3, r0
  408c7a:	4481      	add	r9, r0
  408c7c:	1a3f      	subs	r7, r7, r0
  408c7e:	6093      	str	r3, [r2, #8]
  408c80:	2b00      	cmp	r3, #0
  408c82:	d0c5      	beq.n	408c10 <__sfvwrite_r+0x64>
  408c84:	89a3      	ldrh	r3, [r4, #12]
  408c86:	2f00      	cmp	r7, #0
  408c88:	d1db      	bne.n	408c42 <__sfvwrite_r+0x96>
  408c8a:	f8d5 9000 	ldr.w	r9, [r5]
  408c8e:	686f      	ldr	r7, [r5, #4]
  408c90:	3508      	adds	r5, #8
  408c92:	e7d5      	b.n	408c40 <__sfvwrite_r+0x94>
  408c94:	f8d5 9000 	ldr.w	r9, [r5]
  408c98:	f8d5 8004 	ldr.w	r8, [r5, #4]
  408c9c:	3508      	adds	r5, #8
  408c9e:	e79f      	b.n	408be0 <__sfvwrite_r+0x34>
  408ca0:	2000      	movs	r0, #0
  408ca2:	4770      	bx	lr
  408ca4:	6820      	ldr	r0, [r4, #0]
  408ca6:	6923      	ldr	r3, [r4, #16]
  408ca8:	4298      	cmp	r0, r3
  408caa:	d803      	bhi.n	408cb4 <__sfvwrite_r+0x108>
  408cac:	6961      	ldr	r1, [r4, #20]
  408cae:	428f      	cmp	r7, r1
  408cb0:	f080 80b7 	bcs.w	408e22 <__sfvwrite_r+0x276>
  408cb4:	45b8      	cmp	r8, r7
  408cb6:	bf28      	it	cs
  408cb8:	46b8      	movcs	r8, r7
  408cba:	4642      	mov	r2, r8
  408cbc:	4649      	mov	r1, r9
  408cbe:	f000 fd83 	bl	4097c8 <memmove>
  408cc2:	68a3      	ldr	r3, [r4, #8]
  408cc4:	6822      	ldr	r2, [r4, #0]
  408cc6:	ebc8 0303 	rsb	r3, r8, r3
  408cca:	4442      	add	r2, r8
  408ccc:	60a3      	str	r3, [r4, #8]
  408cce:	6022      	str	r2, [r4, #0]
  408cd0:	2b00      	cmp	r3, #0
  408cd2:	d149      	bne.n	408d68 <__sfvwrite_r+0x1bc>
  408cd4:	4621      	mov	r1, r4
  408cd6:	9801      	ldr	r0, [sp, #4]
  408cd8:	f7ff fd22 	bl	408720 <_fflush_r>
  408cdc:	2800      	cmp	r0, #0
  408cde:	d043      	beq.n	408d68 <__sfvwrite_r+0x1bc>
  408ce0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408ce4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408ce8:	f04f 30ff 	mov.w	r0, #4294967295
  408cec:	81a3      	strh	r3, [r4, #12]
  408cee:	b005      	add	sp, #20
  408cf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408cf4:	4680      	mov	r8, r0
  408cf6:	9002      	str	r0, [sp, #8]
  408cf8:	4682      	mov	sl, r0
  408cfa:	4681      	mov	r9, r0
  408cfc:	f1b9 0f00 	cmp.w	r9, #0
  408d00:	d02a      	beq.n	408d58 <__sfvwrite_r+0x1ac>
  408d02:	9b02      	ldr	r3, [sp, #8]
  408d04:	2b00      	cmp	r3, #0
  408d06:	d04c      	beq.n	408da2 <__sfvwrite_r+0x1f6>
  408d08:	6820      	ldr	r0, [r4, #0]
  408d0a:	6923      	ldr	r3, [r4, #16]
  408d0c:	6962      	ldr	r2, [r4, #20]
  408d0e:	45c8      	cmp	r8, r9
  408d10:	46c3      	mov	fp, r8
  408d12:	bf28      	it	cs
  408d14:	46cb      	movcs	fp, r9
  408d16:	4298      	cmp	r0, r3
  408d18:	465f      	mov	r7, fp
  408d1a:	d904      	bls.n	408d26 <__sfvwrite_r+0x17a>
  408d1c:	68a3      	ldr	r3, [r4, #8]
  408d1e:	4413      	add	r3, r2
  408d20:	459b      	cmp	fp, r3
  408d22:	f300 8090 	bgt.w	408e46 <__sfvwrite_r+0x29a>
  408d26:	4593      	cmp	fp, r2
  408d28:	db20      	blt.n	408d6c <__sfvwrite_r+0x1c0>
  408d2a:	4613      	mov	r3, r2
  408d2c:	6a67      	ldr	r7, [r4, #36]	; 0x24
  408d2e:	69e1      	ldr	r1, [r4, #28]
  408d30:	9801      	ldr	r0, [sp, #4]
  408d32:	4652      	mov	r2, sl
  408d34:	47b8      	blx	r7
  408d36:	1e07      	subs	r7, r0, #0
  408d38:	ddd2      	ble.n	408ce0 <__sfvwrite_r+0x134>
  408d3a:	ebb8 0807 	subs.w	r8, r8, r7
  408d3e:	d023      	beq.n	408d88 <__sfvwrite_r+0x1dc>
  408d40:	68b3      	ldr	r3, [r6, #8]
  408d42:	1bdb      	subs	r3, r3, r7
  408d44:	44ba      	add	sl, r7
  408d46:	ebc7 0909 	rsb	r9, r7, r9
  408d4a:	60b3      	str	r3, [r6, #8]
  408d4c:	2b00      	cmp	r3, #0
  408d4e:	f43f af5f 	beq.w	408c10 <__sfvwrite_r+0x64>
  408d52:	f1b9 0f00 	cmp.w	r9, #0
  408d56:	d1d4      	bne.n	408d02 <__sfvwrite_r+0x156>
  408d58:	2300      	movs	r3, #0
  408d5a:	f8d5 a000 	ldr.w	sl, [r5]
  408d5e:	f8d5 9004 	ldr.w	r9, [r5, #4]
  408d62:	9302      	str	r3, [sp, #8]
  408d64:	3508      	adds	r5, #8
  408d66:	e7c9      	b.n	408cfc <__sfvwrite_r+0x150>
  408d68:	4640      	mov	r0, r8
  408d6a:	e783      	b.n	408c74 <__sfvwrite_r+0xc8>
  408d6c:	465a      	mov	r2, fp
  408d6e:	4651      	mov	r1, sl
  408d70:	f000 fd2a 	bl	4097c8 <memmove>
  408d74:	68a2      	ldr	r2, [r4, #8]
  408d76:	6823      	ldr	r3, [r4, #0]
  408d78:	ebcb 0202 	rsb	r2, fp, r2
  408d7c:	445b      	add	r3, fp
  408d7e:	ebb8 0807 	subs.w	r8, r8, r7
  408d82:	60a2      	str	r2, [r4, #8]
  408d84:	6023      	str	r3, [r4, #0]
  408d86:	d1db      	bne.n	408d40 <__sfvwrite_r+0x194>
  408d88:	4621      	mov	r1, r4
  408d8a:	9801      	ldr	r0, [sp, #4]
  408d8c:	f7ff fcc8 	bl	408720 <_fflush_r>
  408d90:	2800      	cmp	r0, #0
  408d92:	d1a5      	bne.n	408ce0 <__sfvwrite_r+0x134>
  408d94:	f8cd 8008 	str.w	r8, [sp, #8]
  408d98:	e7d2      	b.n	408d40 <__sfvwrite_r+0x194>
  408d9a:	6820      	ldr	r0, [r4, #0]
  408d9c:	46b8      	mov	r8, r7
  408d9e:	46ba      	mov	sl, r7
  408da0:	e75c      	b.n	408c5c <__sfvwrite_r+0xb0>
  408da2:	464a      	mov	r2, r9
  408da4:	210a      	movs	r1, #10
  408da6:	4650      	mov	r0, sl
  408da8:	f000 fbf2 	bl	409590 <memchr>
  408dac:	2800      	cmp	r0, #0
  408dae:	d06f      	beq.n	408e90 <__sfvwrite_r+0x2e4>
  408db0:	3001      	adds	r0, #1
  408db2:	2301      	movs	r3, #1
  408db4:	ebca 0800 	rsb	r8, sl, r0
  408db8:	9302      	str	r3, [sp, #8]
  408dba:	e7a5      	b.n	408d08 <__sfvwrite_r+0x15c>
  408dbc:	6962      	ldr	r2, [r4, #20]
  408dbe:	6820      	ldr	r0, [r4, #0]
  408dc0:	6921      	ldr	r1, [r4, #16]
  408dc2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  408dc6:	ebc1 0a00 	rsb	sl, r1, r0
  408dca:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  408dce:	f10a 0001 	add.w	r0, sl, #1
  408dd2:	ea4f 0868 	mov.w	r8, r8, asr #1
  408dd6:	4438      	add	r0, r7
  408dd8:	4540      	cmp	r0, r8
  408dda:	4642      	mov	r2, r8
  408ddc:	bf84      	itt	hi
  408dde:	4680      	movhi	r8, r0
  408de0:	4642      	movhi	r2, r8
  408de2:	055b      	lsls	r3, r3, #21
  408de4:	d542      	bpl.n	408e6c <__sfvwrite_r+0x2c0>
  408de6:	4611      	mov	r1, r2
  408de8:	9801      	ldr	r0, [sp, #4]
  408dea:	f000 f915 	bl	409018 <_malloc_r>
  408dee:	4683      	mov	fp, r0
  408df0:	2800      	cmp	r0, #0
  408df2:	d055      	beq.n	408ea0 <__sfvwrite_r+0x2f4>
  408df4:	4652      	mov	r2, sl
  408df6:	6921      	ldr	r1, [r4, #16]
  408df8:	f000 fc4c 	bl	409694 <memcpy>
  408dfc:	89a3      	ldrh	r3, [r4, #12]
  408dfe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  408e02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  408e06:	81a3      	strh	r3, [r4, #12]
  408e08:	ebca 0308 	rsb	r3, sl, r8
  408e0c:	eb0b 000a 	add.w	r0, fp, sl
  408e10:	f8c4 8014 	str.w	r8, [r4, #20]
  408e14:	f8c4 b010 	str.w	fp, [r4, #16]
  408e18:	6020      	str	r0, [r4, #0]
  408e1a:	60a3      	str	r3, [r4, #8]
  408e1c:	46b8      	mov	r8, r7
  408e1e:	46ba      	mov	sl, r7
  408e20:	e71c      	b.n	408c5c <__sfvwrite_r+0xb0>
  408e22:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  408e26:	42bb      	cmp	r3, r7
  408e28:	bf28      	it	cs
  408e2a:	463b      	movcs	r3, r7
  408e2c:	464a      	mov	r2, r9
  408e2e:	fb93 f3f1 	sdiv	r3, r3, r1
  408e32:	9801      	ldr	r0, [sp, #4]
  408e34:	6a66      	ldr	r6, [r4, #36]	; 0x24
  408e36:	fb01 f303 	mul.w	r3, r1, r3
  408e3a:	69e1      	ldr	r1, [r4, #28]
  408e3c:	47b0      	blx	r6
  408e3e:	2800      	cmp	r0, #0
  408e40:	f73f af18 	bgt.w	408c74 <__sfvwrite_r+0xc8>
  408e44:	e74c      	b.n	408ce0 <__sfvwrite_r+0x134>
  408e46:	461a      	mov	r2, r3
  408e48:	4651      	mov	r1, sl
  408e4a:	9303      	str	r3, [sp, #12]
  408e4c:	f000 fcbc 	bl	4097c8 <memmove>
  408e50:	6822      	ldr	r2, [r4, #0]
  408e52:	9b03      	ldr	r3, [sp, #12]
  408e54:	9801      	ldr	r0, [sp, #4]
  408e56:	441a      	add	r2, r3
  408e58:	6022      	str	r2, [r4, #0]
  408e5a:	4621      	mov	r1, r4
  408e5c:	f7ff fc60 	bl	408720 <_fflush_r>
  408e60:	9b03      	ldr	r3, [sp, #12]
  408e62:	2800      	cmp	r0, #0
  408e64:	f47f af3c 	bne.w	408ce0 <__sfvwrite_r+0x134>
  408e68:	461f      	mov	r7, r3
  408e6a:	e766      	b.n	408d3a <__sfvwrite_r+0x18e>
  408e6c:	9801      	ldr	r0, [sp, #4]
  408e6e:	f001 f821 	bl	409eb4 <_realloc_r>
  408e72:	4683      	mov	fp, r0
  408e74:	2800      	cmp	r0, #0
  408e76:	d1c7      	bne.n	408e08 <__sfvwrite_r+0x25c>
  408e78:	9d01      	ldr	r5, [sp, #4]
  408e7a:	6921      	ldr	r1, [r4, #16]
  408e7c:	4628      	mov	r0, r5
  408e7e:	f7ff fdad 	bl	4089dc <_free_r>
  408e82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408e86:	220c      	movs	r2, #12
  408e88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  408e8c:	602a      	str	r2, [r5, #0]
  408e8e:	e729      	b.n	408ce4 <__sfvwrite_r+0x138>
  408e90:	2301      	movs	r3, #1
  408e92:	f109 0801 	add.w	r8, r9, #1
  408e96:	9302      	str	r3, [sp, #8]
  408e98:	e736      	b.n	408d08 <__sfvwrite_r+0x15c>
  408e9a:	f04f 30ff 	mov.w	r0, #4294967295
  408e9e:	e6b8      	b.n	408c12 <__sfvwrite_r+0x66>
  408ea0:	9a01      	ldr	r2, [sp, #4]
  408ea2:	230c      	movs	r3, #12
  408ea4:	6013      	str	r3, [r2, #0]
  408ea6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408eaa:	e71b      	b.n	408ce4 <__sfvwrite_r+0x138>
  408eac:	7ffffc00 	.word	0x7ffffc00

00408eb0 <_fwalk_reent>:
  408eb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  408eb4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  408eb8:	d01f      	beq.n	408efa <_fwalk_reent+0x4a>
  408eba:	4688      	mov	r8, r1
  408ebc:	4606      	mov	r6, r0
  408ebe:	f04f 0900 	mov.w	r9, #0
  408ec2:	687d      	ldr	r5, [r7, #4]
  408ec4:	68bc      	ldr	r4, [r7, #8]
  408ec6:	3d01      	subs	r5, #1
  408ec8:	d411      	bmi.n	408eee <_fwalk_reent+0x3e>
  408eca:	89a3      	ldrh	r3, [r4, #12]
  408ecc:	2b01      	cmp	r3, #1
  408ece:	f105 35ff 	add.w	r5, r5, #4294967295
  408ed2:	d908      	bls.n	408ee6 <_fwalk_reent+0x36>
  408ed4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  408ed8:	3301      	adds	r3, #1
  408eda:	4621      	mov	r1, r4
  408edc:	4630      	mov	r0, r6
  408ede:	d002      	beq.n	408ee6 <_fwalk_reent+0x36>
  408ee0:	47c0      	blx	r8
  408ee2:	ea49 0900 	orr.w	r9, r9, r0
  408ee6:	1c6b      	adds	r3, r5, #1
  408ee8:	f104 0468 	add.w	r4, r4, #104	; 0x68
  408eec:	d1ed      	bne.n	408eca <_fwalk_reent+0x1a>
  408eee:	683f      	ldr	r7, [r7, #0]
  408ef0:	2f00      	cmp	r7, #0
  408ef2:	d1e6      	bne.n	408ec2 <_fwalk_reent+0x12>
  408ef4:	4648      	mov	r0, r9
  408ef6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408efa:	46b9      	mov	r9, r7
  408efc:	4648      	mov	r0, r9
  408efe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408f02:	bf00      	nop

00408f04 <__locale_charset>:
  408f04:	4800      	ldr	r0, [pc, #0]	; (408f08 <__locale_charset+0x4>)
  408f06:	4770      	bx	lr
  408f08:	20400488 	.word	0x20400488

00408f0c <__locale_mb_cur_max>:
  408f0c:	4b01      	ldr	r3, [pc, #4]	; (408f14 <__locale_mb_cur_max+0x8>)
  408f0e:	6818      	ldr	r0, [r3, #0]
  408f10:	4770      	bx	lr
  408f12:	bf00      	nop
  408f14:	204004a8 	.word	0x204004a8

00408f18 <_localeconv_r>:
  408f18:	4800      	ldr	r0, [pc, #0]	; (408f1c <_localeconv_r+0x4>)
  408f1a:	4770      	bx	lr
  408f1c:	20400450 	.word	0x20400450

00408f20 <__swhatbuf_r>:
  408f20:	b570      	push	{r4, r5, r6, lr}
  408f22:	460d      	mov	r5, r1
  408f24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408f28:	2900      	cmp	r1, #0
  408f2a:	b090      	sub	sp, #64	; 0x40
  408f2c:	4614      	mov	r4, r2
  408f2e:	461e      	mov	r6, r3
  408f30:	db14      	blt.n	408f5c <__swhatbuf_r+0x3c>
  408f32:	aa01      	add	r2, sp, #4
  408f34:	f001 fc66 	bl	40a804 <_fstat_r>
  408f38:	2800      	cmp	r0, #0
  408f3a:	db0f      	blt.n	408f5c <__swhatbuf_r+0x3c>
  408f3c:	9a02      	ldr	r2, [sp, #8]
  408f3e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  408f42:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  408f46:	fab2 f282 	clz	r2, r2
  408f4a:	0952      	lsrs	r2, r2, #5
  408f4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  408f50:	f44f 6000 	mov.w	r0, #2048	; 0x800
  408f54:	6032      	str	r2, [r6, #0]
  408f56:	6023      	str	r3, [r4, #0]
  408f58:	b010      	add	sp, #64	; 0x40
  408f5a:	bd70      	pop	{r4, r5, r6, pc}
  408f5c:	89a8      	ldrh	r0, [r5, #12]
  408f5e:	f000 0080 	and.w	r0, r0, #128	; 0x80
  408f62:	b282      	uxth	r2, r0
  408f64:	2000      	movs	r0, #0
  408f66:	6030      	str	r0, [r6, #0]
  408f68:	b11a      	cbz	r2, 408f72 <__swhatbuf_r+0x52>
  408f6a:	2340      	movs	r3, #64	; 0x40
  408f6c:	6023      	str	r3, [r4, #0]
  408f6e:	b010      	add	sp, #64	; 0x40
  408f70:	bd70      	pop	{r4, r5, r6, pc}
  408f72:	f44f 6380 	mov.w	r3, #1024	; 0x400
  408f76:	4610      	mov	r0, r2
  408f78:	6023      	str	r3, [r4, #0]
  408f7a:	b010      	add	sp, #64	; 0x40
  408f7c:	bd70      	pop	{r4, r5, r6, pc}
  408f7e:	bf00      	nop

00408f80 <__smakebuf_r>:
  408f80:	898a      	ldrh	r2, [r1, #12]
  408f82:	0792      	lsls	r2, r2, #30
  408f84:	460b      	mov	r3, r1
  408f86:	d506      	bpl.n	408f96 <__smakebuf_r+0x16>
  408f88:	f101 0243 	add.w	r2, r1, #67	; 0x43
  408f8c:	2101      	movs	r1, #1
  408f8e:	601a      	str	r2, [r3, #0]
  408f90:	611a      	str	r2, [r3, #16]
  408f92:	6159      	str	r1, [r3, #20]
  408f94:	4770      	bx	lr
  408f96:	b5f0      	push	{r4, r5, r6, r7, lr}
  408f98:	b083      	sub	sp, #12
  408f9a:	ab01      	add	r3, sp, #4
  408f9c:	466a      	mov	r2, sp
  408f9e:	460c      	mov	r4, r1
  408fa0:	4605      	mov	r5, r0
  408fa2:	f7ff ffbd 	bl	408f20 <__swhatbuf_r>
  408fa6:	9900      	ldr	r1, [sp, #0]
  408fa8:	4606      	mov	r6, r0
  408faa:	4628      	mov	r0, r5
  408fac:	f000 f834 	bl	409018 <_malloc_r>
  408fb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408fb4:	b1d0      	cbz	r0, 408fec <__smakebuf_r+0x6c>
  408fb6:	9a01      	ldr	r2, [sp, #4]
  408fb8:	4f12      	ldr	r7, [pc, #72]	; (409004 <__smakebuf_r+0x84>)
  408fba:	9900      	ldr	r1, [sp, #0]
  408fbc:	63ef      	str	r7, [r5, #60]	; 0x3c
  408fbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  408fc2:	81a3      	strh	r3, [r4, #12]
  408fc4:	6020      	str	r0, [r4, #0]
  408fc6:	6120      	str	r0, [r4, #16]
  408fc8:	6161      	str	r1, [r4, #20]
  408fca:	b91a      	cbnz	r2, 408fd4 <__smakebuf_r+0x54>
  408fcc:	4333      	orrs	r3, r6
  408fce:	81a3      	strh	r3, [r4, #12]
  408fd0:	b003      	add	sp, #12
  408fd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408fd4:	4628      	mov	r0, r5
  408fd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  408fda:	f001 fc27 	bl	40a82c <_isatty_r>
  408fde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408fe2:	2800      	cmp	r0, #0
  408fe4:	d0f2      	beq.n	408fcc <__smakebuf_r+0x4c>
  408fe6:	f043 0301 	orr.w	r3, r3, #1
  408fea:	e7ef      	b.n	408fcc <__smakebuf_r+0x4c>
  408fec:	059a      	lsls	r2, r3, #22
  408fee:	d4ef      	bmi.n	408fd0 <__smakebuf_r+0x50>
  408ff0:	f104 0243 	add.w	r2, r4, #67	; 0x43
  408ff4:	f043 0302 	orr.w	r3, r3, #2
  408ff8:	2101      	movs	r1, #1
  408ffa:	81a3      	strh	r3, [r4, #12]
  408ffc:	6022      	str	r2, [r4, #0]
  408ffe:	6122      	str	r2, [r4, #16]
  409000:	6161      	str	r1, [r4, #20]
  409002:	e7e5      	b.n	408fd0 <__smakebuf_r+0x50>
  409004:	0040874d 	.word	0x0040874d

00409008 <malloc>:
  409008:	4b02      	ldr	r3, [pc, #8]	; (409014 <malloc+0xc>)
  40900a:	4601      	mov	r1, r0
  40900c:	6818      	ldr	r0, [r3, #0]
  40900e:	f000 b803 	b.w	409018 <_malloc_r>
  409012:	bf00      	nop
  409014:	20400448 	.word	0x20400448

00409018 <_malloc_r>:
  409018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40901c:	f101 050b 	add.w	r5, r1, #11
  409020:	2d16      	cmp	r5, #22
  409022:	b083      	sub	sp, #12
  409024:	4606      	mov	r6, r0
  409026:	f240 809f 	bls.w	409168 <_malloc_r+0x150>
  40902a:	f035 0507 	bics.w	r5, r5, #7
  40902e:	f100 80bf 	bmi.w	4091b0 <_malloc_r+0x198>
  409032:	42a9      	cmp	r1, r5
  409034:	f200 80bc 	bhi.w	4091b0 <_malloc_r+0x198>
  409038:	f000 fc2a 	bl	409890 <__malloc_lock>
  40903c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  409040:	f0c0 829c 	bcc.w	40957c <_malloc_r+0x564>
  409044:	0a6b      	lsrs	r3, r5, #9
  409046:	f000 80ba 	beq.w	4091be <_malloc_r+0x1a6>
  40904a:	2b04      	cmp	r3, #4
  40904c:	f200 8183 	bhi.w	409356 <_malloc_r+0x33e>
  409050:	09a8      	lsrs	r0, r5, #6
  409052:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  409056:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40905a:	3038      	adds	r0, #56	; 0x38
  40905c:	4fc4      	ldr	r7, [pc, #784]	; (409370 <_malloc_r+0x358>)
  40905e:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  409062:	f1a3 0108 	sub.w	r1, r3, #8
  409066:	685c      	ldr	r4, [r3, #4]
  409068:	42a1      	cmp	r1, r4
  40906a:	d107      	bne.n	40907c <_malloc_r+0x64>
  40906c:	e0ac      	b.n	4091c8 <_malloc_r+0x1b0>
  40906e:	2a00      	cmp	r2, #0
  409070:	f280 80ac 	bge.w	4091cc <_malloc_r+0x1b4>
  409074:	68e4      	ldr	r4, [r4, #12]
  409076:	42a1      	cmp	r1, r4
  409078:	f000 80a6 	beq.w	4091c8 <_malloc_r+0x1b0>
  40907c:	6863      	ldr	r3, [r4, #4]
  40907e:	f023 0303 	bic.w	r3, r3, #3
  409082:	1b5a      	subs	r2, r3, r5
  409084:	2a0f      	cmp	r2, #15
  409086:	ddf2      	ble.n	40906e <_malloc_r+0x56>
  409088:	49b9      	ldr	r1, [pc, #740]	; (409370 <_malloc_r+0x358>)
  40908a:	693c      	ldr	r4, [r7, #16]
  40908c:	f101 0e08 	add.w	lr, r1, #8
  409090:	4574      	cmp	r4, lr
  409092:	f000 81b3 	beq.w	4093fc <_malloc_r+0x3e4>
  409096:	6863      	ldr	r3, [r4, #4]
  409098:	f023 0303 	bic.w	r3, r3, #3
  40909c:	1b5a      	subs	r2, r3, r5
  40909e:	2a0f      	cmp	r2, #15
  4090a0:	f300 8199 	bgt.w	4093d6 <_malloc_r+0x3be>
  4090a4:	2a00      	cmp	r2, #0
  4090a6:	f8c1 e014 	str.w	lr, [r1, #20]
  4090aa:	f8c1 e010 	str.w	lr, [r1, #16]
  4090ae:	f280 809e 	bge.w	4091ee <_malloc_r+0x1d6>
  4090b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4090b6:	f080 8167 	bcs.w	409388 <_malloc_r+0x370>
  4090ba:	08db      	lsrs	r3, r3, #3
  4090bc:	f103 0c01 	add.w	ip, r3, #1
  4090c0:	2201      	movs	r2, #1
  4090c2:	109b      	asrs	r3, r3, #2
  4090c4:	fa02 f303 	lsl.w	r3, r2, r3
  4090c8:	684a      	ldr	r2, [r1, #4]
  4090ca:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  4090ce:	f8c4 8008 	str.w	r8, [r4, #8]
  4090d2:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  4090d6:	431a      	orrs	r2, r3
  4090d8:	f1a9 0308 	sub.w	r3, r9, #8
  4090dc:	60e3      	str	r3, [r4, #12]
  4090de:	604a      	str	r2, [r1, #4]
  4090e0:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  4090e4:	f8c8 400c 	str.w	r4, [r8, #12]
  4090e8:	1083      	asrs	r3, r0, #2
  4090ea:	2401      	movs	r4, #1
  4090ec:	409c      	lsls	r4, r3
  4090ee:	4294      	cmp	r4, r2
  4090f0:	f200 808a 	bhi.w	409208 <_malloc_r+0x1f0>
  4090f4:	4214      	tst	r4, r2
  4090f6:	d106      	bne.n	409106 <_malloc_r+0xee>
  4090f8:	f020 0003 	bic.w	r0, r0, #3
  4090fc:	0064      	lsls	r4, r4, #1
  4090fe:	4214      	tst	r4, r2
  409100:	f100 0004 	add.w	r0, r0, #4
  409104:	d0fa      	beq.n	4090fc <_malloc_r+0xe4>
  409106:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40910a:	46cc      	mov	ip, r9
  40910c:	4680      	mov	r8, r0
  40910e:	f8dc 100c 	ldr.w	r1, [ip, #12]
  409112:	458c      	cmp	ip, r1
  409114:	d107      	bne.n	409126 <_malloc_r+0x10e>
  409116:	e173      	b.n	409400 <_malloc_r+0x3e8>
  409118:	2a00      	cmp	r2, #0
  40911a:	f280 8181 	bge.w	409420 <_malloc_r+0x408>
  40911e:	68c9      	ldr	r1, [r1, #12]
  409120:	458c      	cmp	ip, r1
  409122:	f000 816d 	beq.w	409400 <_malloc_r+0x3e8>
  409126:	684b      	ldr	r3, [r1, #4]
  409128:	f023 0303 	bic.w	r3, r3, #3
  40912c:	1b5a      	subs	r2, r3, r5
  40912e:	2a0f      	cmp	r2, #15
  409130:	ddf2      	ble.n	409118 <_malloc_r+0x100>
  409132:	460c      	mov	r4, r1
  409134:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  409138:	f854 8f08 	ldr.w	r8, [r4, #8]!
  40913c:	194b      	adds	r3, r1, r5
  40913e:	f045 0501 	orr.w	r5, r5, #1
  409142:	604d      	str	r5, [r1, #4]
  409144:	f042 0101 	orr.w	r1, r2, #1
  409148:	f8c8 c00c 	str.w	ip, [r8, #12]
  40914c:	4630      	mov	r0, r6
  40914e:	f8cc 8008 	str.w	r8, [ip, #8]
  409152:	617b      	str	r3, [r7, #20]
  409154:	613b      	str	r3, [r7, #16]
  409156:	f8c3 e00c 	str.w	lr, [r3, #12]
  40915a:	f8c3 e008 	str.w	lr, [r3, #8]
  40915e:	6059      	str	r1, [r3, #4]
  409160:	509a      	str	r2, [r3, r2]
  409162:	f000 fb97 	bl	409894 <__malloc_unlock>
  409166:	e01f      	b.n	4091a8 <_malloc_r+0x190>
  409168:	2910      	cmp	r1, #16
  40916a:	d821      	bhi.n	4091b0 <_malloc_r+0x198>
  40916c:	f000 fb90 	bl	409890 <__malloc_lock>
  409170:	2510      	movs	r5, #16
  409172:	2306      	movs	r3, #6
  409174:	2002      	movs	r0, #2
  409176:	4f7e      	ldr	r7, [pc, #504]	; (409370 <_malloc_r+0x358>)
  409178:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  40917c:	f1a3 0208 	sub.w	r2, r3, #8
  409180:	685c      	ldr	r4, [r3, #4]
  409182:	4294      	cmp	r4, r2
  409184:	f000 8145 	beq.w	409412 <_malloc_r+0x3fa>
  409188:	6863      	ldr	r3, [r4, #4]
  40918a:	68e1      	ldr	r1, [r4, #12]
  40918c:	68a5      	ldr	r5, [r4, #8]
  40918e:	f023 0303 	bic.w	r3, r3, #3
  409192:	4423      	add	r3, r4
  409194:	4630      	mov	r0, r6
  409196:	685a      	ldr	r2, [r3, #4]
  409198:	60e9      	str	r1, [r5, #12]
  40919a:	f042 0201 	orr.w	r2, r2, #1
  40919e:	608d      	str	r5, [r1, #8]
  4091a0:	605a      	str	r2, [r3, #4]
  4091a2:	f000 fb77 	bl	409894 <__malloc_unlock>
  4091a6:	3408      	adds	r4, #8
  4091a8:	4620      	mov	r0, r4
  4091aa:	b003      	add	sp, #12
  4091ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4091b0:	2400      	movs	r4, #0
  4091b2:	230c      	movs	r3, #12
  4091b4:	4620      	mov	r0, r4
  4091b6:	6033      	str	r3, [r6, #0]
  4091b8:	b003      	add	sp, #12
  4091ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4091be:	2380      	movs	r3, #128	; 0x80
  4091c0:	f04f 0e40 	mov.w	lr, #64	; 0x40
  4091c4:	203f      	movs	r0, #63	; 0x3f
  4091c6:	e749      	b.n	40905c <_malloc_r+0x44>
  4091c8:	4670      	mov	r0, lr
  4091ca:	e75d      	b.n	409088 <_malloc_r+0x70>
  4091cc:	4423      	add	r3, r4
  4091ce:	68e1      	ldr	r1, [r4, #12]
  4091d0:	685a      	ldr	r2, [r3, #4]
  4091d2:	68a5      	ldr	r5, [r4, #8]
  4091d4:	f042 0201 	orr.w	r2, r2, #1
  4091d8:	60e9      	str	r1, [r5, #12]
  4091da:	4630      	mov	r0, r6
  4091dc:	608d      	str	r5, [r1, #8]
  4091de:	605a      	str	r2, [r3, #4]
  4091e0:	f000 fb58 	bl	409894 <__malloc_unlock>
  4091e4:	3408      	adds	r4, #8
  4091e6:	4620      	mov	r0, r4
  4091e8:	b003      	add	sp, #12
  4091ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4091ee:	4423      	add	r3, r4
  4091f0:	4630      	mov	r0, r6
  4091f2:	685a      	ldr	r2, [r3, #4]
  4091f4:	f042 0201 	orr.w	r2, r2, #1
  4091f8:	605a      	str	r2, [r3, #4]
  4091fa:	f000 fb4b 	bl	409894 <__malloc_unlock>
  4091fe:	3408      	adds	r4, #8
  409200:	4620      	mov	r0, r4
  409202:	b003      	add	sp, #12
  409204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409208:	68bc      	ldr	r4, [r7, #8]
  40920a:	6863      	ldr	r3, [r4, #4]
  40920c:	f023 0803 	bic.w	r8, r3, #3
  409210:	45a8      	cmp	r8, r5
  409212:	d304      	bcc.n	40921e <_malloc_r+0x206>
  409214:	ebc5 0308 	rsb	r3, r5, r8
  409218:	2b0f      	cmp	r3, #15
  40921a:	f300 808c 	bgt.w	409336 <_malloc_r+0x31e>
  40921e:	4b55      	ldr	r3, [pc, #340]	; (409374 <_malloc_r+0x35c>)
  409220:	f8df 9160 	ldr.w	r9, [pc, #352]	; 409384 <_malloc_r+0x36c>
  409224:	681a      	ldr	r2, [r3, #0]
  409226:	f8d9 3000 	ldr.w	r3, [r9]
  40922a:	3301      	adds	r3, #1
  40922c:	442a      	add	r2, r5
  40922e:	eb04 0a08 	add.w	sl, r4, r8
  409232:	f000 8160 	beq.w	4094f6 <_malloc_r+0x4de>
  409236:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  40923a:	320f      	adds	r2, #15
  40923c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  409240:	f022 020f 	bic.w	r2, r2, #15
  409244:	4611      	mov	r1, r2
  409246:	4630      	mov	r0, r6
  409248:	9201      	str	r2, [sp, #4]
  40924a:	f001 f823 	bl	40a294 <_sbrk_r>
  40924e:	f1b0 3fff 	cmp.w	r0, #4294967295
  409252:	4683      	mov	fp, r0
  409254:	9a01      	ldr	r2, [sp, #4]
  409256:	f000 8158 	beq.w	40950a <_malloc_r+0x4f2>
  40925a:	4582      	cmp	sl, r0
  40925c:	f200 80fc 	bhi.w	409458 <_malloc_r+0x440>
  409260:	4b45      	ldr	r3, [pc, #276]	; (409378 <_malloc_r+0x360>)
  409262:	6819      	ldr	r1, [r3, #0]
  409264:	45da      	cmp	sl, fp
  409266:	4411      	add	r1, r2
  409268:	6019      	str	r1, [r3, #0]
  40926a:	f000 8153 	beq.w	409514 <_malloc_r+0x4fc>
  40926e:	f8d9 0000 	ldr.w	r0, [r9]
  409272:	f8df e110 	ldr.w	lr, [pc, #272]	; 409384 <_malloc_r+0x36c>
  409276:	3001      	adds	r0, #1
  409278:	bf1b      	ittet	ne
  40927a:	ebca 0a0b 	rsbne	sl, sl, fp
  40927e:	4451      	addne	r1, sl
  409280:	f8ce b000 	streq.w	fp, [lr]
  409284:	6019      	strne	r1, [r3, #0]
  409286:	f01b 0107 	ands.w	r1, fp, #7
  40928a:	f000 8117 	beq.w	4094bc <_malloc_r+0x4a4>
  40928e:	f1c1 0008 	rsb	r0, r1, #8
  409292:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  409296:	4483      	add	fp, r0
  409298:	3108      	adds	r1, #8
  40929a:	445a      	add	r2, fp
  40929c:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4092a0:	ebc2 0901 	rsb	r9, r2, r1
  4092a4:	4649      	mov	r1, r9
  4092a6:	4630      	mov	r0, r6
  4092a8:	9301      	str	r3, [sp, #4]
  4092aa:	f000 fff3 	bl	40a294 <_sbrk_r>
  4092ae:	1c43      	adds	r3, r0, #1
  4092b0:	9b01      	ldr	r3, [sp, #4]
  4092b2:	f000 813f 	beq.w	409534 <_malloc_r+0x51c>
  4092b6:	ebcb 0200 	rsb	r2, fp, r0
  4092ba:	444a      	add	r2, r9
  4092bc:	f042 0201 	orr.w	r2, r2, #1
  4092c0:	6819      	ldr	r1, [r3, #0]
  4092c2:	f8c7 b008 	str.w	fp, [r7, #8]
  4092c6:	4449      	add	r1, r9
  4092c8:	42bc      	cmp	r4, r7
  4092ca:	f8cb 2004 	str.w	r2, [fp, #4]
  4092ce:	6019      	str	r1, [r3, #0]
  4092d0:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 409378 <_malloc_r+0x360>
  4092d4:	d016      	beq.n	409304 <_malloc_r+0x2ec>
  4092d6:	f1b8 0f0f 	cmp.w	r8, #15
  4092da:	f240 80fd 	bls.w	4094d8 <_malloc_r+0x4c0>
  4092de:	6862      	ldr	r2, [r4, #4]
  4092e0:	f1a8 030c 	sub.w	r3, r8, #12
  4092e4:	f023 0307 	bic.w	r3, r3, #7
  4092e8:	18e0      	adds	r0, r4, r3
  4092ea:	f002 0201 	and.w	r2, r2, #1
  4092ee:	f04f 0e05 	mov.w	lr, #5
  4092f2:	431a      	orrs	r2, r3
  4092f4:	2b0f      	cmp	r3, #15
  4092f6:	6062      	str	r2, [r4, #4]
  4092f8:	f8c0 e004 	str.w	lr, [r0, #4]
  4092fc:	f8c0 e008 	str.w	lr, [r0, #8]
  409300:	f200 811c 	bhi.w	40953c <_malloc_r+0x524>
  409304:	4b1d      	ldr	r3, [pc, #116]	; (40937c <_malloc_r+0x364>)
  409306:	68bc      	ldr	r4, [r7, #8]
  409308:	681a      	ldr	r2, [r3, #0]
  40930a:	4291      	cmp	r1, r2
  40930c:	bf88      	it	hi
  40930e:	6019      	strhi	r1, [r3, #0]
  409310:	4b1b      	ldr	r3, [pc, #108]	; (409380 <_malloc_r+0x368>)
  409312:	681a      	ldr	r2, [r3, #0]
  409314:	4291      	cmp	r1, r2
  409316:	6862      	ldr	r2, [r4, #4]
  409318:	bf88      	it	hi
  40931a:	6019      	strhi	r1, [r3, #0]
  40931c:	f022 0203 	bic.w	r2, r2, #3
  409320:	4295      	cmp	r5, r2
  409322:	eba2 0305 	sub.w	r3, r2, r5
  409326:	d801      	bhi.n	40932c <_malloc_r+0x314>
  409328:	2b0f      	cmp	r3, #15
  40932a:	dc04      	bgt.n	409336 <_malloc_r+0x31e>
  40932c:	4630      	mov	r0, r6
  40932e:	f000 fab1 	bl	409894 <__malloc_unlock>
  409332:	2400      	movs	r4, #0
  409334:	e738      	b.n	4091a8 <_malloc_r+0x190>
  409336:	1962      	adds	r2, r4, r5
  409338:	f043 0301 	orr.w	r3, r3, #1
  40933c:	f045 0501 	orr.w	r5, r5, #1
  409340:	6065      	str	r5, [r4, #4]
  409342:	4630      	mov	r0, r6
  409344:	60ba      	str	r2, [r7, #8]
  409346:	6053      	str	r3, [r2, #4]
  409348:	f000 faa4 	bl	409894 <__malloc_unlock>
  40934c:	3408      	adds	r4, #8
  40934e:	4620      	mov	r0, r4
  409350:	b003      	add	sp, #12
  409352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409356:	2b14      	cmp	r3, #20
  409358:	d971      	bls.n	40943e <_malloc_r+0x426>
  40935a:	2b54      	cmp	r3, #84	; 0x54
  40935c:	f200 80a4 	bhi.w	4094a8 <_malloc_r+0x490>
  409360:	0b28      	lsrs	r0, r5, #12
  409362:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  409366:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40936a:	306e      	adds	r0, #110	; 0x6e
  40936c:	e676      	b.n	40905c <_malloc_r+0x44>
  40936e:	bf00      	nop
  409370:	204004ac 	.word	0x204004ac
  409374:	20400f28 	.word	0x20400f28
  409378:	20400f2c 	.word	0x20400f2c
  40937c:	20400f24 	.word	0x20400f24
  409380:	20400f20 	.word	0x20400f20
  409384:	204008b8 	.word	0x204008b8
  409388:	0a5a      	lsrs	r2, r3, #9
  40938a:	2a04      	cmp	r2, #4
  40938c:	d95e      	bls.n	40944c <_malloc_r+0x434>
  40938e:	2a14      	cmp	r2, #20
  409390:	f200 80b3 	bhi.w	4094fa <_malloc_r+0x4e2>
  409394:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  409398:	0049      	lsls	r1, r1, #1
  40939a:	325b      	adds	r2, #91	; 0x5b
  40939c:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  4093a0:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  4093a4:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 409584 <_malloc_r+0x56c>
  4093a8:	f1ac 0c08 	sub.w	ip, ip, #8
  4093ac:	458c      	cmp	ip, r1
  4093ae:	f000 8088 	beq.w	4094c2 <_malloc_r+0x4aa>
  4093b2:	684a      	ldr	r2, [r1, #4]
  4093b4:	f022 0203 	bic.w	r2, r2, #3
  4093b8:	4293      	cmp	r3, r2
  4093ba:	d202      	bcs.n	4093c2 <_malloc_r+0x3aa>
  4093bc:	6889      	ldr	r1, [r1, #8]
  4093be:	458c      	cmp	ip, r1
  4093c0:	d1f7      	bne.n	4093b2 <_malloc_r+0x39a>
  4093c2:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4093c6:	687a      	ldr	r2, [r7, #4]
  4093c8:	f8c4 c00c 	str.w	ip, [r4, #12]
  4093cc:	60a1      	str	r1, [r4, #8]
  4093ce:	f8cc 4008 	str.w	r4, [ip, #8]
  4093d2:	60cc      	str	r4, [r1, #12]
  4093d4:	e688      	b.n	4090e8 <_malloc_r+0xd0>
  4093d6:	1963      	adds	r3, r4, r5
  4093d8:	f042 0701 	orr.w	r7, r2, #1
  4093dc:	f045 0501 	orr.w	r5, r5, #1
  4093e0:	6065      	str	r5, [r4, #4]
  4093e2:	4630      	mov	r0, r6
  4093e4:	614b      	str	r3, [r1, #20]
  4093e6:	610b      	str	r3, [r1, #16]
  4093e8:	f8c3 e00c 	str.w	lr, [r3, #12]
  4093ec:	f8c3 e008 	str.w	lr, [r3, #8]
  4093f0:	605f      	str	r7, [r3, #4]
  4093f2:	509a      	str	r2, [r3, r2]
  4093f4:	3408      	adds	r4, #8
  4093f6:	f000 fa4d 	bl	409894 <__malloc_unlock>
  4093fa:	e6d5      	b.n	4091a8 <_malloc_r+0x190>
  4093fc:	684a      	ldr	r2, [r1, #4]
  4093fe:	e673      	b.n	4090e8 <_malloc_r+0xd0>
  409400:	f108 0801 	add.w	r8, r8, #1
  409404:	f018 0f03 	tst.w	r8, #3
  409408:	f10c 0c08 	add.w	ip, ip, #8
  40940c:	f47f ae7f 	bne.w	40910e <_malloc_r+0xf6>
  409410:	e030      	b.n	409474 <_malloc_r+0x45c>
  409412:	68dc      	ldr	r4, [r3, #12]
  409414:	42a3      	cmp	r3, r4
  409416:	bf08      	it	eq
  409418:	3002      	addeq	r0, #2
  40941a:	f43f ae35 	beq.w	409088 <_malloc_r+0x70>
  40941e:	e6b3      	b.n	409188 <_malloc_r+0x170>
  409420:	440b      	add	r3, r1
  409422:	460c      	mov	r4, r1
  409424:	685a      	ldr	r2, [r3, #4]
  409426:	68c9      	ldr	r1, [r1, #12]
  409428:	f854 5f08 	ldr.w	r5, [r4, #8]!
  40942c:	f042 0201 	orr.w	r2, r2, #1
  409430:	605a      	str	r2, [r3, #4]
  409432:	4630      	mov	r0, r6
  409434:	60e9      	str	r1, [r5, #12]
  409436:	608d      	str	r5, [r1, #8]
  409438:	f000 fa2c 	bl	409894 <__malloc_unlock>
  40943c:	e6b4      	b.n	4091a8 <_malloc_r+0x190>
  40943e:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  409442:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  409446:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40944a:	e607      	b.n	40905c <_malloc_r+0x44>
  40944c:	099a      	lsrs	r2, r3, #6
  40944e:	f102 0139 	add.w	r1, r2, #57	; 0x39
  409452:	0049      	lsls	r1, r1, #1
  409454:	3238      	adds	r2, #56	; 0x38
  409456:	e7a1      	b.n	40939c <_malloc_r+0x384>
  409458:	42bc      	cmp	r4, r7
  40945a:	4b4a      	ldr	r3, [pc, #296]	; (409584 <_malloc_r+0x56c>)
  40945c:	f43f af00 	beq.w	409260 <_malloc_r+0x248>
  409460:	689c      	ldr	r4, [r3, #8]
  409462:	6862      	ldr	r2, [r4, #4]
  409464:	f022 0203 	bic.w	r2, r2, #3
  409468:	e75a      	b.n	409320 <_malloc_r+0x308>
  40946a:	f859 3908 	ldr.w	r3, [r9], #-8
  40946e:	4599      	cmp	r9, r3
  409470:	f040 8082 	bne.w	409578 <_malloc_r+0x560>
  409474:	f010 0f03 	tst.w	r0, #3
  409478:	f100 30ff 	add.w	r0, r0, #4294967295
  40947c:	d1f5      	bne.n	40946a <_malloc_r+0x452>
  40947e:	687b      	ldr	r3, [r7, #4]
  409480:	ea23 0304 	bic.w	r3, r3, r4
  409484:	607b      	str	r3, [r7, #4]
  409486:	0064      	lsls	r4, r4, #1
  409488:	429c      	cmp	r4, r3
  40948a:	f63f aebd 	bhi.w	409208 <_malloc_r+0x1f0>
  40948e:	2c00      	cmp	r4, #0
  409490:	f43f aeba 	beq.w	409208 <_malloc_r+0x1f0>
  409494:	421c      	tst	r4, r3
  409496:	4640      	mov	r0, r8
  409498:	f47f ae35 	bne.w	409106 <_malloc_r+0xee>
  40949c:	0064      	lsls	r4, r4, #1
  40949e:	421c      	tst	r4, r3
  4094a0:	f100 0004 	add.w	r0, r0, #4
  4094a4:	d0fa      	beq.n	40949c <_malloc_r+0x484>
  4094a6:	e62e      	b.n	409106 <_malloc_r+0xee>
  4094a8:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4094ac:	d818      	bhi.n	4094e0 <_malloc_r+0x4c8>
  4094ae:	0be8      	lsrs	r0, r5, #15
  4094b0:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  4094b4:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4094b8:	3077      	adds	r0, #119	; 0x77
  4094ba:	e5cf      	b.n	40905c <_malloc_r+0x44>
  4094bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4094c0:	e6eb      	b.n	40929a <_malloc_r+0x282>
  4094c2:	2101      	movs	r1, #1
  4094c4:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4094c8:	1092      	asrs	r2, r2, #2
  4094ca:	fa01 f202 	lsl.w	r2, r1, r2
  4094ce:	431a      	orrs	r2, r3
  4094d0:	f8c8 2004 	str.w	r2, [r8, #4]
  4094d4:	4661      	mov	r1, ip
  4094d6:	e777      	b.n	4093c8 <_malloc_r+0x3b0>
  4094d8:	2301      	movs	r3, #1
  4094da:	f8cb 3004 	str.w	r3, [fp, #4]
  4094de:	e725      	b.n	40932c <_malloc_r+0x314>
  4094e0:	f240 5254 	movw	r2, #1364	; 0x554
  4094e4:	4293      	cmp	r3, r2
  4094e6:	d820      	bhi.n	40952a <_malloc_r+0x512>
  4094e8:	0ca8      	lsrs	r0, r5, #18
  4094ea:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  4094ee:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4094f2:	307c      	adds	r0, #124	; 0x7c
  4094f4:	e5b2      	b.n	40905c <_malloc_r+0x44>
  4094f6:	3210      	adds	r2, #16
  4094f8:	e6a4      	b.n	409244 <_malloc_r+0x22c>
  4094fa:	2a54      	cmp	r2, #84	; 0x54
  4094fc:	d826      	bhi.n	40954c <_malloc_r+0x534>
  4094fe:	0b1a      	lsrs	r2, r3, #12
  409500:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  409504:	0049      	lsls	r1, r1, #1
  409506:	326e      	adds	r2, #110	; 0x6e
  409508:	e748      	b.n	40939c <_malloc_r+0x384>
  40950a:	68bc      	ldr	r4, [r7, #8]
  40950c:	6862      	ldr	r2, [r4, #4]
  40950e:	f022 0203 	bic.w	r2, r2, #3
  409512:	e705      	b.n	409320 <_malloc_r+0x308>
  409514:	f3ca 000b 	ubfx	r0, sl, #0, #12
  409518:	2800      	cmp	r0, #0
  40951a:	f47f aea8 	bne.w	40926e <_malloc_r+0x256>
  40951e:	4442      	add	r2, r8
  409520:	68bb      	ldr	r3, [r7, #8]
  409522:	f042 0201 	orr.w	r2, r2, #1
  409526:	605a      	str	r2, [r3, #4]
  409528:	e6ec      	b.n	409304 <_malloc_r+0x2ec>
  40952a:	23fe      	movs	r3, #254	; 0xfe
  40952c:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  409530:	207e      	movs	r0, #126	; 0x7e
  409532:	e593      	b.n	40905c <_malloc_r+0x44>
  409534:	2201      	movs	r2, #1
  409536:	f04f 0900 	mov.w	r9, #0
  40953a:	e6c1      	b.n	4092c0 <_malloc_r+0x2a8>
  40953c:	f104 0108 	add.w	r1, r4, #8
  409540:	4630      	mov	r0, r6
  409542:	f7ff fa4b 	bl	4089dc <_free_r>
  409546:	f8d9 1000 	ldr.w	r1, [r9]
  40954a:	e6db      	b.n	409304 <_malloc_r+0x2ec>
  40954c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  409550:	d805      	bhi.n	40955e <_malloc_r+0x546>
  409552:	0bda      	lsrs	r2, r3, #15
  409554:	f102 0178 	add.w	r1, r2, #120	; 0x78
  409558:	0049      	lsls	r1, r1, #1
  40955a:	3277      	adds	r2, #119	; 0x77
  40955c:	e71e      	b.n	40939c <_malloc_r+0x384>
  40955e:	f240 5154 	movw	r1, #1364	; 0x554
  409562:	428a      	cmp	r2, r1
  409564:	d805      	bhi.n	409572 <_malloc_r+0x55a>
  409566:	0c9a      	lsrs	r2, r3, #18
  409568:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40956c:	0049      	lsls	r1, r1, #1
  40956e:	327c      	adds	r2, #124	; 0x7c
  409570:	e714      	b.n	40939c <_malloc_r+0x384>
  409572:	21fe      	movs	r1, #254	; 0xfe
  409574:	227e      	movs	r2, #126	; 0x7e
  409576:	e711      	b.n	40939c <_malloc_r+0x384>
  409578:	687b      	ldr	r3, [r7, #4]
  40957a:	e784      	b.n	409486 <_malloc_r+0x46e>
  40957c:	08e8      	lsrs	r0, r5, #3
  40957e:	1c43      	adds	r3, r0, #1
  409580:	005b      	lsls	r3, r3, #1
  409582:	e5f8      	b.n	409176 <_malloc_r+0x15e>
  409584:	204004ac 	.word	0x204004ac
	...

00409590 <memchr>:
  409590:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  409594:	2a10      	cmp	r2, #16
  409596:	db2b      	blt.n	4095f0 <memchr+0x60>
  409598:	f010 0f07 	tst.w	r0, #7
  40959c:	d008      	beq.n	4095b0 <memchr+0x20>
  40959e:	f810 3b01 	ldrb.w	r3, [r0], #1
  4095a2:	3a01      	subs	r2, #1
  4095a4:	428b      	cmp	r3, r1
  4095a6:	d02d      	beq.n	409604 <memchr+0x74>
  4095a8:	f010 0f07 	tst.w	r0, #7
  4095ac:	b342      	cbz	r2, 409600 <memchr+0x70>
  4095ae:	d1f6      	bne.n	40959e <memchr+0xe>
  4095b0:	b4f0      	push	{r4, r5, r6, r7}
  4095b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4095b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4095ba:	f022 0407 	bic.w	r4, r2, #7
  4095be:	f07f 0700 	mvns.w	r7, #0
  4095c2:	2300      	movs	r3, #0
  4095c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4095c8:	3c08      	subs	r4, #8
  4095ca:	ea85 0501 	eor.w	r5, r5, r1
  4095ce:	ea86 0601 	eor.w	r6, r6, r1
  4095d2:	fa85 f547 	uadd8	r5, r5, r7
  4095d6:	faa3 f587 	sel	r5, r3, r7
  4095da:	fa86 f647 	uadd8	r6, r6, r7
  4095de:	faa5 f687 	sel	r6, r5, r7
  4095e2:	b98e      	cbnz	r6, 409608 <memchr+0x78>
  4095e4:	d1ee      	bne.n	4095c4 <memchr+0x34>
  4095e6:	bcf0      	pop	{r4, r5, r6, r7}
  4095e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4095ec:	f002 0207 	and.w	r2, r2, #7
  4095f0:	b132      	cbz	r2, 409600 <memchr+0x70>
  4095f2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4095f6:	3a01      	subs	r2, #1
  4095f8:	ea83 0301 	eor.w	r3, r3, r1
  4095fc:	b113      	cbz	r3, 409604 <memchr+0x74>
  4095fe:	d1f8      	bne.n	4095f2 <memchr+0x62>
  409600:	2000      	movs	r0, #0
  409602:	4770      	bx	lr
  409604:	3801      	subs	r0, #1
  409606:	4770      	bx	lr
  409608:	2d00      	cmp	r5, #0
  40960a:	bf06      	itte	eq
  40960c:	4635      	moveq	r5, r6
  40960e:	3803      	subeq	r0, #3
  409610:	3807      	subne	r0, #7
  409612:	f015 0f01 	tst.w	r5, #1
  409616:	d107      	bne.n	409628 <memchr+0x98>
  409618:	3001      	adds	r0, #1
  40961a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40961e:	bf02      	ittt	eq
  409620:	3001      	addeq	r0, #1
  409622:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  409626:	3001      	addeq	r0, #1
  409628:	bcf0      	pop	{r4, r5, r6, r7}
  40962a:	3801      	subs	r0, #1
  40962c:	4770      	bx	lr
  40962e:	bf00      	nop

00409630 <memcmp>:
  409630:	2a03      	cmp	r2, #3
  409632:	b470      	push	{r4, r5, r6}
  409634:	d926      	bls.n	409684 <memcmp+0x54>
  409636:	ea40 0301 	orr.w	r3, r0, r1
  40963a:	079b      	lsls	r3, r3, #30
  40963c:	d011      	beq.n	409662 <memcmp+0x32>
  40963e:	7804      	ldrb	r4, [r0, #0]
  409640:	780d      	ldrb	r5, [r1, #0]
  409642:	42ac      	cmp	r4, r5
  409644:	d122      	bne.n	40968c <memcmp+0x5c>
  409646:	4402      	add	r2, r0
  409648:	1c43      	adds	r3, r0, #1
  40964a:	e005      	b.n	409658 <memcmp+0x28>
  40964c:	f813 4b01 	ldrb.w	r4, [r3], #1
  409650:	f811 5f01 	ldrb.w	r5, [r1, #1]!
  409654:	42ac      	cmp	r4, r5
  409656:	d119      	bne.n	40968c <memcmp+0x5c>
  409658:	4293      	cmp	r3, r2
  40965a:	d1f7      	bne.n	40964c <memcmp+0x1c>
  40965c:	2000      	movs	r0, #0
  40965e:	bc70      	pop	{r4, r5, r6}
  409660:	4770      	bx	lr
  409662:	460c      	mov	r4, r1
  409664:	4603      	mov	r3, r0
  409666:	681e      	ldr	r6, [r3, #0]
  409668:	6825      	ldr	r5, [r4, #0]
  40966a:	42ae      	cmp	r6, r5
  40966c:	4618      	mov	r0, r3
  40966e:	4621      	mov	r1, r4
  409670:	f103 0304 	add.w	r3, r3, #4
  409674:	f104 0404 	add.w	r4, r4, #4
  409678:	d1e1      	bne.n	40963e <memcmp+0xe>
  40967a:	3a04      	subs	r2, #4
  40967c:	2a03      	cmp	r2, #3
  40967e:	4618      	mov	r0, r3
  409680:	4621      	mov	r1, r4
  409682:	d8f0      	bhi.n	409666 <memcmp+0x36>
  409684:	2a00      	cmp	r2, #0
  409686:	d1da      	bne.n	40963e <memcmp+0xe>
  409688:	4610      	mov	r0, r2
  40968a:	e7e8      	b.n	40965e <memcmp+0x2e>
  40968c:	1b60      	subs	r0, r4, r5
  40968e:	bc70      	pop	{r4, r5, r6}
  409690:	4770      	bx	lr
  409692:	bf00      	nop

00409694 <memcpy>:
  409694:	4684      	mov	ip, r0
  409696:	ea41 0300 	orr.w	r3, r1, r0
  40969a:	f013 0303 	ands.w	r3, r3, #3
  40969e:	d16d      	bne.n	40977c <memcpy+0xe8>
  4096a0:	3a40      	subs	r2, #64	; 0x40
  4096a2:	d341      	bcc.n	409728 <memcpy+0x94>
  4096a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4096a8:	f840 3b04 	str.w	r3, [r0], #4
  4096ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4096b0:	f840 3b04 	str.w	r3, [r0], #4
  4096b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4096b8:	f840 3b04 	str.w	r3, [r0], #4
  4096bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4096c0:	f840 3b04 	str.w	r3, [r0], #4
  4096c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4096c8:	f840 3b04 	str.w	r3, [r0], #4
  4096cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4096d0:	f840 3b04 	str.w	r3, [r0], #4
  4096d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4096d8:	f840 3b04 	str.w	r3, [r0], #4
  4096dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4096e0:	f840 3b04 	str.w	r3, [r0], #4
  4096e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4096e8:	f840 3b04 	str.w	r3, [r0], #4
  4096ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4096f0:	f840 3b04 	str.w	r3, [r0], #4
  4096f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4096f8:	f840 3b04 	str.w	r3, [r0], #4
  4096fc:	f851 3b04 	ldr.w	r3, [r1], #4
  409700:	f840 3b04 	str.w	r3, [r0], #4
  409704:	f851 3b04 	ldr.w	r3, [r1], #4
  409708:	f840 3b04 	str.w	r3, [r0], #4
  40970c:	f851 3b04 	ldr.w	r3, [r1], #4
  409710:	f840 3b04 	str.w	r3, [r0], #4
  409714:	f851 3b04 	ldr.w	r3, [r1], #4
  409718:	f840 3b04 	str.w	r3, [r0], #4
  40971c:	f851 3b04 	ldr.w	r3, [r1], #4
  409720:	f840 3b04 	str.w	r3, [r0], #4
  409724:	3a40      	subs	r2, #64	; 0x40
  409726:	d2bd      	bcs.n	4096a4 <memcpy+0x10>
  409728:	3230      	adds	r2, #48	; 0x30
  40972a:	d311      	bcc.n	409750 <memcpy+0xbc>
  40972c:	f851 3b04 	ldr.w	r3, [r1], #4
  409730:	f840 3b04 	str.w	r3, [r0], #4
  409734:	f851 3b04 	ldr.w	r3, [r1], #4
  409738:	f840 3b04 	str.w	r3, [r0], #4
  40973c:	f851 3b04 	ldr.w	r3, [r1], #4
  409740:	f840 3b04 	str.w	r3, [r0], #4
  409744:	f851 3b04 	ldr.w	r3, [r1], #4
  409748:	f840 3b04 	str.w	r3, [r0], #4
  40974c:	3a10      	subs	r2, #16
  40974e:	d2ed      	bcs.n	40972c <memcpy+0x98>
  409750:	320c      	adds	r2, #12
  409752:	d305      	bcc.n	409760 <memcpy+0xcc>
  409754:	f851 3b04 	ldr.w	r3, [r1], #4
  409758:	f840 3b04 	str.w	r3, [r0], #4
  40975c:	3a04      	subs	r2, #4
  40975e:	d2f9      	bcs.n	409754 <memcpy+0xc0>
  409760:	3204      	adds	r2, #4
  409762:	d008      	beq.n	409776 <memcpy+0xe2>
  409764:	07d2      	lsls	r2, r2, #31
  409766:	bf1c      	itt	ne
  409768:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40976c:	f800 3b01 	strbne.w	r3, [r0], #1
  409770:	d301      	bcc.n	409776 <memcpy+0xe2>
  409772:	880b      	ldrh	r3, [r1, #0]
  409774:	8003      	strh	r3, [r0, #0]
  409776:	4660      	mov	r0, ip
  409778:	4770      	bx	lr
  40977a:	bf00      	nop
  40977c:	2a08      	cmp	r2, #8
  40977e:	d313      	bcc.n	4097a8 <memcpy+0x114>
  409780:	078b      	lsls	r3, r1, #30
  409782:	d08d      	beq.n	4096a0 <memcpy+0xc>
  409784:	f010 0303 	ands.w	r3, r0, #3
  409788:	d08a      	beq.n	4096a0 <memcpy+0xc>
  40978a:	f1c3 0304 	rsb	r3, r3, #4
  40978e:	1ad2      	subs	r2, r2, r3
  409790:	07db      	lsls	r3, r3, #31
  409792:	bf1c      	itt	ne
  409794:	f811 3b01 	ldrbne.w	r3, [r1], #1
  409798:	f800 3b01 	strbne.w	r3, [r0], #1
  40979c:	d380      	bcc.n	4096a0 <memcpy+0xc>
  40979e:	f831 3b02 	ldrh.w	r3, [r1], #2
  4097a2:	f820 3b02 	strh.w	r3, [r0], #2
  4097a6:	e77b      	b.n	4096a0 <memcpy+0xc>
  4097a8:	3a04      	subs	r2, #4
  4097aa:	d3d9      	bcc.n	409760 <memcpy+0xcc>
  4097ac:	3a01      	subs	r2, #1
  4097ae:	f811 3b01 	ldrb.w	r3, [r1], #1
  4097b2:	f800 3b01 	strb.w	r3, [r0], #1
  4097b6:	d2f9      	bcs.n	4097ac <memcpy+0x118>
  4097b8:	780b      	ldrb	r3, [r1, #0]
  4097ba:	7003      	strb	r3, [r0, #0]
  4097bc:	784b      	ldrb	r3, [r1, #1]
  4097be:	7043      	strb	r3, [r0, #1]
  4097c0:	788b      	ldrb	r3, [r1, #2]
  4097c2:	7083      	strb	r3, [r0, #2]
  4097c4:	4660      	mov	r0, ip
  4097c6:	4770      	bx	lr

004097c8 <memmove>:
  4097c8:	4288      	cmp	r0, r1
  4097ca:	b5f0      	push	{r4, r5, r6, r7, lr}
  4097cc:	d90d      	bls.n	4097ea <memmove+0x22>
  4097ce:	188b      	adds	r3, r1, r2
  4097d0:	4298      	cmp	r0, r3
  4097d2:	d20a      	bcs.n	4097ea <memmove+0x22>
  4097d4:	1881      	adds	r1, r0, r2
  4097d6:	2a00      	cmp	r2, #0
  4097d8:	d051      	beq.n	40987e <memmove+0xb6>
  4097da:	1a9a      	subs	r2, r3, r2
  4097dc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4097e0:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4097e4:	4293      	cmp	r3, r2
  4097e6:	d1f9      	bne.n	4097dc <memmove+0x14>
  4097e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4097ea:	2a0f      	cmp	r2, #15
  4097ec:	d948      	bls.n	409880 <memmove+0xb8>
  4097ee:	ea41 0300 	orr.w	r3, r1, r0
  4097f2:	079b      	lsls	r3, r3, #30
  4097f4:	d146      	bne.n	409884 <memmove+0xbc>
  4097f6:	f100 0410 	add.w	r4, r0, #16
  4097fa:	f101 0310 	add.w	r3, r1, #16
  4097fe:	4615      	mov	r5, r2
  409800:	f853 6c10 	ldr.w	r6, [r3, #-16]
  409804:	f844 6c10 	str.w	r6, [r4, #-16]
  409808:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  40980c:	f844 6c0c 	str.w	r6, [r4, #-12]
  409810:	f853 6c08 	ldr.w	r6, [r3, #-8]
  409814:	f844 6c08 	str.w	r6, [r4, #-8]
  409818:	3d10      	subs	r5, #16
  40981a:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40981e:	f844 6c04 	str.w	r6, [r4, #-4]
  409822:	2d0f      	cmp	r5, #15
  409824:	f103 0310 	add.w	r3, r3, #16
  409828:	f104 0410 	add.w	r4, r4, #16
  40982c:	d8e8      	bhi.n	409800 <memmove+0x38>
  40982e:	f1a2 0310 	sub.w	r3, r2, #16
  409832:	f023 030f 	bic.w	r3, r3, #15
  409836:	f002 0e0f 	and.w	lr, r2, #15
  40983a:	3310      	adds	r3, #16
  40983c:	f1be 0f03 	cmp.w	lr, #3
  409840:	4419      	add	r1, r3
  409842:	4403      	add	r3, r0
  409844:	d921      	bls.n	40988a <memmove+0xc2>
  409846:	1f1e      	subs	r6, r3, #4
  409848:	460d      	mov	r5, r1
  40984a:	4674      	mov	r4, lr
  40984c:	3c04      	subs	r4, #4
  40984e:	f855 7b04 	ldr.w	r7, [r5], #4
  409852:	f846 7f04 	str.w	r7, [r6, #4]!
  409856:	2c03      	cmp	r4, #3
  409858:	d8f8      	bhi.n	40984c <memmove+0x84>
  40985a:	f1ae 0404 	sub.w	r4, lr, #4
  40985e:	f024 0403 	bic.w	r4, r4, #3
  409862:	3404      	adds	r4, #4
  409864:	4423      	add	r3, r4
  409866:	4421      	add	r1, r4
  409868:	f002 0203 	and.w	r2, r2, #3
  40986c:	b162      	cbz	r2, 409888 <memmove+0xc0>
  40986e:	3b01      	subs	r3, #1
  409870:	440a      	add	r2, r1
  409872:	f811 4b01 	ldrb.w	r4, [r1], #1
  409876:	f803 4f01 	strb.w	r4, [r3, #1]!
  40987a:	428a      	cmp	r2, r1
  40987c:	d1f9      	bne.n	409872 <memmove+0xaa>
  40987e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409880:	4603      	mov	r3, r0
  409882:	e7f3      	b.n	40986c <memmove+0xa4>
  409884:	4603      	mov	r3, r0
  409886:	e7f2      	b.n	40986e <memmove+0xa6>
  409888:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40988a:	4672      	mov	r2, lr
  40988c:	e7ee      	b.n	40986c <memmove+0xa4>
  40988e:	bf00      	nop

00409890 <__malloc_lock>:
  409890:	4770      	bx	lr
  409892:	bf00      	nop

00409894 <__malloc_unlock>:
  409894:	4770      	bx	lr
  409896:	bf00      	nop

00409898 <_Balloc>:
  409898:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40989a:	b570      	push	{r4, r5, r6, lr}
  40989c:	4605      	mov	r5, r0
  40989e:	460c      	mov	r4, r1
  4098a0:	b14b      	cbz	r3, 4098b6 <_Balloc+0x1e>
  4098a2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4098a6:	b180      	cbz	r0, 4098ca <_Balloc+0x32>
  4098a8:	6802      	ldr	r2, [r0, #0]
  4098aa:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4098ae:	2300      	movs	r3, #0
  4098b0:	6103      	str	r3, [r0, #16]
  4098b2:	60c3      	str	r3, [r0, #12]
  4098b4:	bd70      	pop	{r4, r5, r6, pc}
  4098b6:	2221      	movs	r2, #33	; 0x21
  4098b8:	2104      	movs	r1, #4
  4098ba:	f000 ff1f 	bl	40a6fc <_calloc_r>
  4098be:	64e8      	str	r0, [r5, #76]	; 0x4c
  4098c0:	4603      	mov	r3, r0
  4098c2:	2800      	cmp	r0, #0
  4098c4:	d1ed      	bne.n	4098a2 <_Balloc+0xa>
  4098c6:	2000      	movs	r0, #0
  4098c8:	bd70      	pop	{r4, r5, r6, pc}
  4098ca:	2101      	movs	r1, #1
  4098cc:	fa01 f604 	lsl.w	r6, r1, r4
  4098d0:	1d72      	adds	r2, r6, #5
  4098d2:	4628      	mov	r0, r5
  4098d4:	0092      	lsls	r2, r2, #2
  4098d6:	f000 ff11 	bl	40a6fc <_calloc_r>
  4098da:	2800      	cmp	r0, #0
  4098dc:	d0f3      	beq.n	4098c6 <_Balloc+0x2e>
  4098de:	6044      	str	r4, [r0, #4]
  4098e0:	6086      	str	r6, [r0, #8]
  4098e2:	e7e4      	b.n	4098ae <_Balloc+0x16>

004098e4 <_Bfree>:
  4098e4:	b131      	cbz	r1, 4098f4 <_Bfree+0x10>
  4098e6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4098e8:	684a      	ldr	r2, [r1, #4]
  4098ea:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4098ee:	6008      	str	r0, [r1, #0]
  4098f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4098f4:	4770      	bx	lr
  4098f6:	bf00      	nop

004098f8 <__multadd>:
  4098f8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4098fa:	690c      	ldr	r4, [r1, #16]
  4098fc:	b083      	sub	sp, #12
  4098fe:	460d      	mov	r5, r1
  409900:	4606      	mov	r6, r0
  409902:	f101 0e14 	add.w	lr, r1, #20
  409906:	2700      	movs	r7, #0
  409908:	f8de 0000 	ldr.w	r0, [lr]
  40990c:	b281      	uxth	r1, r0
  40990e:	fb02 3101 	mla	r1, r2, r1, r3
  409912:	0c0b      	lsrs	r3, r1, #16
  409914:	0c00      	lsrs	r0, r0, #16
  409916:	fb02 3300 	mla	r3, r2, r0, r3
  40991a:	b289      	uxth	r1, r1
  40991c:	3701      	adds	r7, #1
  40991e:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  409922:	42bc      	cmp	r4, r7
  409924:	f84e 1b04 	str.w	r1, [lr], #4
  409928:	ea4f 4313 	mov.w	r3, r3, lsr #16
  40992c:	dcec      	bgt.n	409908 <__multadd+0x10>
  40992e:	b13b      	cbz	r3, 409940 <__multadd+0x48>
  409930:	68aa      	ldr	r2, [r5, #8]
  409932:	4294      	cmp	r4, r2
  409934:	da07      	bge.n	409946 <__multadd+0x4e>
  409936:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40993a:	3401      	adds	r4, #1
  40993c:	6153      	str	r3, [r2, #20]
  40993e:	612c      	str	r4, [r5, #16]
  409940:	4628      	mov	r0, r5
  409942:	b003      	add	sp, #12
  409944:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409946:	6869      	ldr	r1, [r5, #4]
  409948:	9301      	str	r3, [sp, #4]
  40994a:	3101      	adds	r1, #1
  40994c:	4630      	mov	r0, r6
  40994e:	f7ff ffa3 	bl	409898 <_Balloc>
  409952:	692a      	ldr	r2, [r5, #16]
  409954:	3202      	adds	r2, #2
  409956:	f105 010c 	add.w	r1, r5, #12
  40995a:	4607      	mov	r7, r0
  40995c:	0092      	lsls	r2, r2, #2
  40995e:	300c      	adds	r0, #12
  409960:	f7ff fe98 	bl	409694 <memcpy>
  409964:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  409966:	6869      	ldr	r1, [r5, #4]
  409968:	9b01      	ldr	r3, [sp, #4]
  40996a:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40996e:	6028      	str	r0, [r5, #0]
  409970:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  409974:	463d      	mov	r5, r7
  409976:	e7de      	b.n	409936 <__multadd+0x3e>

00409978 <__hi0bits>:
  409978:	0c03      	lsrs	r3, r0, #16
  40997a:	041b      	lsls	r3, r3, #16
  40997c:	b9b3      	cbnz	r3, 4099ac <__hi0bits+0x34>
  40997e:	0400      	lsls	r0, r0, #16
  409980:	2310      	movs	r3, #16
  409982:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  409986:	bf04      	itt	eq
  409988:	0200      	lsleq	r0, r0, #8
  40998a:	3308      	addeq	r3, #8
  40998c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  409990:	bf04      	itt	eq
  409992:	0100      	lsleq	r0, r0, #4
  409994:	3304      	addeq	r3, #4
  409996:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  40999a:	bf04      	itt	eq
  40999c:	0080      	lsleq	r0, r0, #2
  40999e:	3302      	addeq	r3, #2
  4099a0:	2800      	cmp	r0, #0
  4099a2:	db07      	blt.n	4099b4 <__hi0bits+0x3c>
  4099a4:	0042      	lsls	r2, r0, #1
  4099a6:	d403      	bmi.n	4099b0 <__hi0bits+0x38>
  4099a8:	2020      	movs	r0, #32
  4099aa:	4770      	bx	lr
  4099ac:	2300      	movs	r3, #0
  4099ae:	e7e8      	b.n	409982 <__hi0bits+0xa>
  4099b0:	1c58      	adds	r0, r3, #1
  4099b2:	4770      	bx	lr
  4099b4:	4618      	mov	r0, r3
  4099b6:	4770      	bx	lr

004099b8 <__lo0bits>:
  4099b8:	6803      	ldr	r3, [r0, #0]
  4099ba:	f013 0207 	ands.w	r2, r3, #7
  4099be:	d007      	beq.n	4099d0 <__lo0bits+0x18>
  4099c0:	07d9      	lsls	r1, r3, #31
  4099c2:	d420      	bmi.n	409a06 <__lo0bits+0x4e>
  4099c4:	079a      	lsls	r2, r3, #30
  4099c6:	d420      	bmi.n	409a0a <__lo0bits+0x52>
  4099c8:	089b      	lsrs	r3, r3, #2
  4099ca:	6003      	str	r3, [r0, #0]
  4099cc:	2002      	movs	r0, #2
  4099ce:	4770      	bx	lr
  4099d0:	b299      	uxth	r1, r3
  4099d2:	b909      	cbnz	r1, 4099d8 <__lo0bits+0x20>
  4099d4:	0c1b      	lsrs	r3, r3, #16
  4099d6:	2210      	movs	r2, #16
  4099d8:	f013 0fff 	tst.w	r3, #255	; 0xff
  4099dc:	bf04      	itt	eq
  4099de:	0a1b      	lsreq	r3, r3, #8
  4099e0:	3208      	addeq	r2, #8
  4099e2:	0719      	lsls	r1, r3, #28
  4099e4:	bf04      	itt	eq
  4099e6:	091b      	lsreq	r3, r3, #4
  4099e8:	3204      	addeq	r2, #4
  4099ea:	0799      	lsls	r1, r3, #30
  4099ec:	bf04      	itt	eq
  4099ee:	089b      	lsreq	r3, r3, #2
  4099f0:	3202      	addeq	r2, #2
  4099f2:	07d9      	lsls	r1, r3, #31
  4099f4:	d404      	bmi.n	409a00 <__lo0bits+0x48>
  4099f6:	085b      	lsrs	r3, r3, #1
  4099f8:	d101      	bne.n	4099fe <__lo0bits+0x46>
  4099fa:	2020      	movs	r0, #32
  4099fc:	4770      	bx	lr
  4099fe:	3201      	adds	r2, #1
  409a00:	6003      	str	r3, [r0, #0]
  409a02:	4610      	mov	r0, r2
  409a04:	4770      	bx	lr
  409a06:	2000      	movs	r0, #0
  409a08:	4770      	bx	lr
  409a0a:	085b      	lsrs	r3, r3, #1
  409a0c:	6003      	str	r3, [r0, #0]
  409a0e:	2001      	movs	r0, #1
  409a10:	4770      	bx	lr
  409a12:	bf00      	nop

00409a14 <__i2b>:
  409a14:	b510      	push	{r4, lr}
  409a16:	460c      	mov	r4, r1
  409a18:	2101      	movs	r1, #1
  409a1a:	f7ff ff3d 	bl	409898 <_Balloc>
  409a1e:	2201      	movs	r2, #1
  409a20:	6144      	str	r4, [r0, #20]
  409a22:	6102      	str	r2, [r0, #16]
  409a24:	bd10      	pop	{r4, pc}
  409a26:	bf00      	nop

00409a28 <__multiply>:
  409a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409a2c:	690d      	ldr	r5, [r1, #16]
  409a2e:	6917      	ldr	r7, [r2, #16]
  409a30:	42bd      	cmp	r5, r7
  409a32:	b083      	sub	sp, #12
  409a34:	460c      	mov	r4, r1
  409a36:	4616      	mov	r6, r2
  409a38:	da04      	bge.n	409a44 <__multiply+0x1c>
  409a3a:	462a      	mov	r2, r5
  409a3c:	4634      	mov	r4, r6
  409a3e:	463d      	mov	r5, r7
  409a40:	460e      	mov	r6, r1
  409a42:	4617      	mov	r7, r2
  409a44:	68a3      	ldr	r3, [r4, #8]
  409a46:	6861      	ldr	r1, [r4, #4]
  409a48:	eb05 0807 	add.w	r8, r5, r7
  409a4c:	4598      	cmp	r8, r3
  409a4e:	bfc8      	it	gt
  409a50:	3101      	addgt	r1, #1
  409a52:	f7ff ff21 	bl	409898 <_Balloc>
  409a56:	f100 0c14 	add.w	ip, r0, #20
  409a5a:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  409a5e:	45cc      	cmp	ip, r9
  409a60:	9000      	str	r0, [sp, #0]
  409a62:	d205      	bcs.n	409a70 <__multiply+0x48>
  409a64:	4663      	mov	r3, ip
  409a66:	2100      	movs	r1, #0
  409a68:	f843 1b04 	str.w	r1, [r3], #4
  409a6c:	4599      	cmp	r9, r3
  409a6e:	d8fb      	bhi.n	409a68 <__multiply+0x40>
  409a70:	f106 0214 	add.w	r2, r6, #20
  409a74:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  409a78:	f104 0314 	add.w	r3, r4, #20
  409a7c:	4552      	cmp	r2, sl
  409a7e:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
  409a82:	d254      	bcs.n	409b2e <__multiply+0x106>
  409a84:	f8cd 9004 	str.w	r9, [sp, #4]
  409a88:	4699      	mov	r9, r3
  409a8a:	f852 3b04 	ldr.w	r3, [r2], #4
  409a8e:	fa1f fb83 	uxth.w	fp, r3
  409a92:	f1bb 0f00 	cmp.w	fp, #0
  409a96:	d020      	beq.n	409ada <__multiply+0xb2>
  409a98:	2000      	movs	r0, #0
  409a9a:	464f      	mov	r7, r9
  409a9c:	4666      	mov	r6, ip
  409a9e:	4605      	mov	r5, r0
  409aa0:	e000      	b.n	409aa4 <__multiply+0x7c>
  409aa2:	461e      	mov	r6, r3
  409aa4:	f857 4b04 	ldr.w	r4, [r7], #4
  409aa8:	6830      	ldr	r0, [r6, #0]
  409aaa:	b2a1      	uxth	r1, r4
  409aac:	b283      	uxth	r3, r0
  409aae:	fb0b 3101 	mla	r1, fp, r1, r3
  409ab2:	0c24      	lsrs	r4, r4, #16
  409ab4:	0c00      	lsrs	r0, r0, #16
  409ab6:	194b      	adds	r3, r1, r5
  409ab8:	fb0b 0004 	mla	r0, fp, r4, r0
  409abc:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  409ac0:	b299      	uxth	r1, r3
  409ac2:	4633      	mov	r3, r6
  409ac4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  409ac8:	45be      	cmp	lr, r7
  409aca:	ea4f 4510 	mov.w	r5, r0, lsr #16
  409ace:	f843 1b04 	str.w	r1, [r3], #4
  409ad2:	d8e6      	bhi.n	409aa2 <__multiply+0x7a>
  409ad4:	6075      	str	r5, [r6, #4]
  409ad6:	f852 3c04 	ldr.w	r3, [r2, #-4]
  409ada:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  409ade:	d020      	beq.n	409b22 <__multiply+0xfa>
  409ae0:	f8dc 3000 	ldr.w	r3, [ip]
  409ae4:	4667      	mov	r7, ip
  409ae6:	4618      	mov	r0, r3
  409ae8:	464d      	mov	r5, r9
  409aea:	2100      	movs	r1, #0
  409aec:	e000      	b.n	409af0 <__multiply+0xc8>
  409aee:	4637      	mov	r7, r6
  409af0:	882c      	ldrh	r4, [r5, #0]
  409af2:	0c00      	lsrs	r0, r0, #16
  409af4:	fb0b 0004 	mla	r0, fp, r4, r0
  409af8:	4401      	add	r1, r0
  409afa:	b29c      	uxth	r4, r3
  409afc:	463e      	mov	r6, r7
  409afe:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  409b02:	f846 3b04 	str.w	r3, [r6], #4
  409b06:	6878      	ldr	r0, [r7, #4]
  409b08:	f855 4b04 	ldr.w	r4, [r5], #4
  409b0c:	b283      	uxth	r3, r0
  409b0e:	0c24      	lsrs	r4, r4, #16
  409b10:	fb0b 3404 	mla	r4, fp, r4, r3
  409b14:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  409b18:	45ae      	cmp	lr, r5
  409b1a:	ea4f 4113 	mov.w	r1, r3, lsr #16
  409b1e:	d8e6      	bhi.n	409aee <__multiply+0xc6>
  409b20:	607b      	str	r3, [r7, #4]
  409b22:	4592      	cmp	sl, r2
  409b24:	f10c 0c04 	add.w	ip, ip, #4
  409b28:	d8af      	bhi.n	409a8a <__multiply+0x62>
  409b2a:	f8dd 9004 	ldr.w	r9, [sp, #4]
  409b2e:	f1b8 0f00 	cmp.w	r8, #0
  409b32:	dd0b      	ble.n	409b4c <__multiply+0x124>
  409b34:	f859 3c04 	ldr.w	r3, [r9, #-4]
  409b38:	f1a9 0904 	sub.w	r9, r9, #4
  409b3c:	b11b      	cbz	r3, 409b46 <__multiply+0x11e>
  409b3e:	e005      	b.n	409b4c <__multiply+0x124>
  409b40:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  409b44:	b913      	cbnz	r3, 409b4c <__multiply+0x124>
  409b46:	f1b8 0801 	subs.w	r8, r8, #1
  409b4a:	d1f9      	bne.n	409b40 <__multiply+0x118>
  409b4c:	9800      	ldr	r0, [sp, #0]
  409b4e:	f8c0 8010 	str.w	r8, [r0, #16]
  409b52:	b003      	add	sp, #12
  409b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00409b58 <__pow5mult>:
  409b58:	f012 0303 	ands.w	r3, r2, #3
  409b5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409b60:	4614      	mov	r4, r2
  409b62:	4607      	mov	r7, r0
  409b64:	d12e      	bne.n	409bc4 <__pow5mult+0x6c>
  409b66:	460e      	mov	r6, r1
  409b68:	10a4      	asrs	r4, r4, #2
  409b6a:	d01c      	beq.n	409ba6 <__pow5mult+0x4e>
  409b6c:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  409b6e:	b395      	cbz	r5, 409bd6 <__pow5mult+0x7e>
  409b70:	07e3      	lsls	r3, r4, #31
  409b72:	f04f 0800 	mov.w	r8, #0
  409b76:	d406      	bmi.n	409b86 <__pow5mult+0x2e>
  409b78:	1064      	asrs	r4, r4, #1
  409b7a:	d014      	beq.n	409ba6 <__pow5mult+0x4e>
  409b7c:	6828      	ldr	r0, [r5, #0]
  409b7e:	b1a8      	cbz	r0, 409bac <__pow5mult+0x54>
  409b80:	4605      	mov	r5, r0
  409b82:	07e3      	lsls	r3, r4, #31
  409b84:	d5f8      	bpl.n	409b78 <__pow5mult+0x20>
  409b86:	462a      	mov	r2, r5
  409b88:	4631      	mov	r1, r6
  409b8a:	4638      	mov	r0, r7
  409b8c:	f7ff ff4c 	bl	409a28 <__multiply>
  409b90:	b1b6      	cbz	r6, 409bc0 <__pow5mult+0x68>
  409b92:	6872      	ldr	r2, [r6, #4]
  409b94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  409b96:	1064      	asrs	r4, r4, #1
  409b98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  409b9c:	6031      	str	r1, [r6, #0]
  409b9e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  409ba2:	4606      	mov	r6, r0
  409ba4:	d1ea      	bne.n	409b7c <__pow5mult+0x24>
  409ba6:	4630      	mov	r0, r6
  409ba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409bac:	462a      	mov	r2, r5
  409bae:	4629      	mov	r1, r5
  409bb0:	4638      	mov	r0, r7
  409bb2:	f7ff ff39 	bl	409a28 <__multiply>
  409bb6:	6028      	str	r0, [r5, #0]
  409bb8:	f8c0 8000 	str.w	r8, [r0]
  409bbc:	4605      	mov	r5, r0
  409bbe:	e7e0      	b.n	409b82 <__pow5mult+0x2a>
  409bc0:	4606      	mov	r6, r0
  409bc2:	e7d9      	b.n	409b78 <__pow5mult+0x20>
  409bc4:	1e5a      	subs	r2, r3, #1
  409bc6:	4d0b      	ldr	r5, [pc, #44]	; (409bf4 <__pow5mult+0x9c>)
  409bc8:	2300      	movs	r3, #0
  409bca:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  409bce:	f7ff fe93 	bl	4098f8 <__multadd>
  409bd2:	4606      	mov	r6, r0
  409bd4:	e7c8      	b.n	409b68 <__pow5mult+0x10>
  409bd6:	2101      	movs	r1, #1
  409bd8:	4638      	mov	r0, r7
  409bda:	f7ff fe5d 	bl	409898 <_Balloc>
  409bde:	f240 2171 	movw	r1, #625	; 0x271
  409be2:	2201      	movs	r2, #1
  409be4:	2300      	movs	r3, #0
  409be6:	6141      	str	r1, [r0, #20]
  409be8:	6102      	str	r2, [r0, #16]
  409bea:	4605      	mov	r5, r0
  409bec:	64b8      	str	r0, [r7, #72]	; 0x48
  409bee:	6003      	str	r3, [r0, #0]
  409bf0:	e7be      	b.n	409b70 <__pow5mult+0x18>
  409bf2:	bf00      	nop
  409bf4:	0040c8c0 	.word	0x0040c8c0

00409bf8 <__lshift>:
  409bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  409bfc:	4691      	mov	r9, r2
  409bfe:	690a      	ldr	r2, [r1, #16]
  409c00:	688b      	ldr	r3, [r1, #8]
  409c02:	ea4f 1469 	mov.w	r4, r9, asr #5
  409c06:	eb04 0802 	add.w	r8, r4, r2
  409c0a:	f108 0501 	add.w	r5, r8, #1
  409c0e:	429d      	cmp	r5, r3
  409c10:	460e      	mov	r6, r1
  409c12:	4682      	mov	sl, r0
  409c14:	6849      	ldr	r1, [r1, #4]
  409c16:	dd04      	ble.n	409c22 <__lshift+0x2a>
  409c18:	005b      	lsls	r3, r3, #1
  409c1a:	429d      	cmp	r5, r3
  409c1c:	f101 0101 	add.w	r1, r1, #1
  409c20:	dcfa      	bgt.n	409c18 <__lshift+0x20>
  409c22:	4650      	mov	r0, sl
  409c24:	f7ff fe38 	bl	409898 <_Balloc>
  409c28:	2c00      	cmp	r4, #0
  409c2a:	f100 0214 	add.w	r2, r0, #20
  409c2e:	dd38      	ble.n	409ca2 <__lshift+0xaa>
  409c30:	eb02 0384 	add.w	r3, r2, r4, lsl #2
  409c34:	2100      	movs	r1, #0
  409c36:	f842 1b04 	str.w	r1, [r2], #4
  409c3a:	4293      	cmp	r3, r2
  409c3c:	d1fb      	bne.n	409c36 <__lshift+0x3e>
  409c3e:	6934      	ldr	r4, [r6, #16]
  409c40:	f106 0114 	add.w	r1, r6, #20
  409c44:	f019 091f 	ands.w	r9, r9, #31
  409c48:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  409c4c:	d021      	beq.n	409c92 <__lshift+0x9a>
  409c4e:	f1c9 0220 	rsb	r2, r9, #32
  409c52:	2400      	movs	r4, #0
  409c54:	680f      	ldr	r7, [r1, #0]
  409c56:	fa07 fc09 	lsl.w	ip, r7, r9
  409c5a:	ea4c 0404 	orr.w	r4, ip, r4
  409c5e:	469c      	mov	ip, r3
  409c60:	f843 4b04 	str.w	r4, [r3], #4
  409c64:	f851 4b04 	ldr.w	r4, [r1], #4
  409c68:	458e      	cmp	lr, r1
  409c6a:	fa24 f402 	lsr.w	r4, r4, r2
  409c6e:	d8f1      	bhi.n	409c54 <__lshift+0x5c>
  409c70:	f8cc 4004 	str.w	r4, [ip, #4]
  409c74:	b10c      	cbz	r4, 409c7a <__lshift+0x82>
  409c76:	f108 0502 	add.w	r5, r8, #2
  409c7a:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
  409c7e:	6872      	ldr	r2, [r6, #4]
  409c80:	3d01      	subs	r5, #1
  409c82:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  409c86:	6105      	str	r5, [r0, #16]
  409c88:	6031      	str	r1, [r6, #0]
  409c8a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  409c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409c92:	3b04      	subs	r3, #4
  409c94:	f851 2b04 	ldr.w	r2, [r1], #4
  409c98:	f843 2f04 	str.w	r2, [r3, #4]!
  409c9c:	458e      	cmp	lr, r1
  409c9e:	d8f9      	bhi.n	409c94 <__lshift+0x9c>
  409ca0:	e7eb      	b.n	409c7a <__lshift+0x82>
  409ca2:	4613      	mov	r3, r2
  409ca4:	e7cb      	b.n	409c3e <__lshift+0x46>
  409ca6:	bf00      	nop

00409ca8 <__mcmp>:
  409ca8:	6902      	ldr	r2, [r0, #16]
  409caa:	690b      	ldr	r3, [r1, #16]
  409cac:	1ad2      	subs	r2, r2, r3
  409cae:	d112      	bne.n	409cd6 <__mcmp+0x2e>
  409cb0:	009b      	lsls	r3, r3, #2
  409cb2:	3014      	adds	r0, #20
  409cb4:	3114      	adds	r1, #20
  409cb6:	4419      	add	r1, r3
  409cb8:	b410      	push	{r4}
  409cba:	4403      	add	r3, r0
  409cbc:	e001      	b.n	409cc2 <__mcmp+0x1a>
  409cbe:	4298      	cmp	r0, r3
  409cc0:	d20b      	bcs.n	409cda <__mcmp+0x32>
  409cc2:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  409cc6:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  409cca:	4294      	cmp	r4, r2
  409ccc:	d0f7      	beq.n	409cbe <__mcmp+0x16>
  409cce:	d307      	bcc.n	409ce0 <__mcmp+0x38>
  409cd0:	2001      	movs	r0, #1
  409cd2:	bc10      	pop	{r4}
  409cd4:	4770      	bx	lr
  409cd6:	4610      	mov	r0, r2
  409cd8:	4770      	bx	lr
  409cda:	2000      	movs	r0, #0
  409cdc:	bc10      	pop	{r4}
  409cde:	4770      	bx	lr
  409ce0:	f04f 30ff 	mov.w	r0, #4294967295
  409ce4:	e7f5      	b.n	409cd2 <__mcmp+0x2a>
  409ce6:	bf00      	nop

00409ce8 <__mdiff>:
  409ce8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  409cec:	690b      	ldr	r3, [r1, #16]
  409cee:	460f      	mov	r7, r1
  409cf0:	6911      	ldr	r1, [r2, #16]
  409cf2:	1a5b      	subs	r3, r3, r1
  409cf4:	2b00      	cmp	r3, #0
  409cf6:	4690      	mov	r8, r2
  409cf8:	d117      	bne.n	409d2a <__mdiff+0x42>
  409cfa:	0089      	lsls	r1, r1, #2
  409cfc:	f107 0214 	add.w	r2, r7, #20
  409d00:	f108 0514 	add.w	r5, r8, #20
  409d04:	1853      	adds	r3, r2, r1
  409d06:	4429      	add	r1, r5
  409d08:	e001      	b.n	409d0e <__mdiff+0x26>
  409d0a:	429a      	cmp	r2, r3
  409d0c:	d25e      	bcs.n	409dcc <__mdiff+0xe4>
  409d0e:	f853 6d04 	ldr.w	r6, [r3, #-4]!
  409d12:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  409d16:	42a6      	cmp	r6, r4
  409d18:	d0f7      	beq.n	409d0a <__mdiff+0x22>
  409d1a:	d260      	bcs.n	409dde <__mdiff+0xf6>
  409d1c:	463b      	mov	r3, r7
  409d1e:	4614      	mov	r4, r2
  409d20:	4647      	mov	r7, r8
  409d22:	f04f 0901 	mov.w	r9, #1
  409d26:	4698      	mov	r8, r3
  409d28:	e006      	b.n	409d38 <__mdiff+0x50>
  409d2a:	db5d      	blt.n	409de8 <__mdiff+0x100>
  409d2c:	f107 0514 	add.w	r5, r7, #20
  409d30:	f102 0414 	add.w	r4, r2, #20
  409d34:	f04f 0900 	mov.w	r9, #0
  409d38:	6879      	ldr	r1, [r7, #4]
  409d3a:	f7ff fdad 	bl	409898 <_Balloc>
  409d3e:	f8d8 3010 	ldr.w	r3, [r8, #16]
  409d42:	693e      	ldr	r6, [r7, #16]
  409d44:	f8c0 900c 	str.w	r9, [r0, #12]
  409d48:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  409d4c:	46a6      	mov	lr, r4
  409d4e:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  409d52:	f100 0414 	add.w	r4, r0, #20
  409d56:	2300      	movs	r3, #0
  409d58:	f85e 1b04 	ldr.w	r1, [lr], #4
  409d5c:	f855 8b04 	ldr.w	r8, [r5], #4
  409d60:	b28a      	uxth	r2, r1
  409d62:	fa13 f388 	uxtah	r3, r3, r8
  409d66:	0c09      	lsrs	r1, r1, #16
  409d68:	1a9a      	subs	r2, r3, r2
  409d6a:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  409d6e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  409d72:	b292      	uxth	r2, r2
  409d74:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  409d78:	45f4      	cmp	ip, lr
  409d7a:	f844 2b04 	str.w	r2, [r4], #4
  409d7e:	ea4f 4323 	mov.w	r3, r3, asr #16
  409d82:	d8e9      	bhi.n	409d58 <__mdiff+0x70>
  409d84:	42af      	cmp	r7, r5
  409d86:	d917      	bls.n	409db8 <__mdiff+0xd0>
  409d88:	46a4      	mov	ip, r4
  409d8a:	4629      	mov	r1, r5
  409d8c:	f851 eb04 	ldr.w	lr, [r1], #4
  409d90:	fa13 f28e 	uxtah	r2, r3, lr
  409d94:	1413      	asrs	r3, r2, #16
  409d96:	eb03 431e 	add.w	r3, r3, lr, lsr #16
  409d9a:	b292      	uxth	r2, r2
  409d9c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  409da0:	428f      	cmp	r7, r1
  409da2:	f84c 2b04 	str.w	r2, [ip], #4
  409da6:	ea4f 4323 	mov.w	r3, r3, asr #16
  409daa:	d8ef      	bhi.n	409d8c <__mdiff+0xa4>
  409dac:	43ed      	mvns	r5, r5
  409dae:	443d      	add	r5, r7
  409db0:	f025 0503 	bic.w	r5, r5, #3
  409db4:	3504      	adds	r5, #4
  409db6:	442c      	add	r4, r5
  409db8:	3c04      	subs	r4, #4
  409dba:	b922      	cbnz	r2, 409dc6 <__mdiff+0xde>
  409dbc:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  409dc0:	3e01      	subs	r6, #1
  409dc2:	2b00      	cmp	r3, #0
  409dc4:	d0fa      	beq.n	409dbc <__mdiff+0xd4>
  409dc6:	6106      	str	r6, [r0, #16]
  409dc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  409dcc:	2100      	movs	r1, #0
  409dce:	f7ff fd63 	bl	409898 <_Balloc>
  409dd2:	2201      	movs	r2, #1
  409dd4:	2300      	movs	r3, #0
  409dd6:	6102      	str	r2, [r0, #16]
  409dd8:	6143      	str	r3, [r0, #20]
  409dda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  409dde:	462c      	mov	r4, r5
  409de0:	f04f 0900 	mov.w	r9, #0
  409de4:	4615      	mov	r5, r2
  409de6:	e7a7      	b.n	409d38 <__mdiff+0x50>
  409de8:	463b      	mov	r3, r7
  409dea:	f107 0414 	add.w	r4, r7, #20
  409dee:	f108 0514 	add.w	r5, r8, #20
  409df2:	4647      	mov	r7, r8
  409df4:	f04f 0901 	mov.w	r9, #1
  409df8:	4698      	mov	r8, r3
  409dfa:	e79d      	b.n	409d38 <__mdiff+0x50>

00409dfc <__d2b>:
  409dfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409e00:	b082      	sub	sp, #8
  409e02:	2101      	movs	r1, #1
  409e04:	461c      	mov	r4, r3
  409e06:	f3c3 570a 	ubfx	r7, r3, #20, #11
  409e0a:	4615      	mov	r5, r2
  409e0c:	9e08      	ldr	r6, [sp, #32]
  409e0e:	f7ff fd43 	bl	409898 <_Balloc>
  409e12:	f3c4 0413 	ubfx	r4, r4, #0, #20
  409e16:	4680      	mov	r8, r0
  409e18:	b10f      	cbz	r7, 409e1e <__d2b+0x22>
  409e1a:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  409e1e:	9401      	str	r4, [sp, #4]
  409e20:	b31d      	cbz	r5, 409e6a <__d2b+0x6e>
  409e22:	a802      	add	r0, sp, #8
  409e24:	f840 5d08 	str.w	r5, [r0, #-8]!
  409e28:	f7ff fdc6 	bl	4099b8 <__lo0bits>
  409e2c:	2800      	cmp	r0, #0
  409e2e:	d134      	bne.n	409e9a <__d2b+0x9e>
  409e30:	e89d 000c 	ldmia.w	sp, {r2, r3}
  409e34:	f8c8 2014 	str.w	r2, [r8, #20]
  409e38:	2b00      	cmp	r3, #0
  409e3a:	bf0c      	ite	eq
  409e3c:	2101      	moveq	r1, #1
  409e3e:	2102      	movne	r1, #2
  409e40:	f8c8 3018 	str.w	r3, [r8, #24]
  409e44:	f8c8 1010 	str.w	r1, [r8, #16]
  409e48:	b9df      	cbnz	r7, 409e82 <__d2b+0x86>
  409e4a:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  409e4e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  409e52:	6030      	str	r0, [r6, #0]
  409e54:	6918      	ldr	r0, [r3, #16]
  409e56:	f7ff fd8f 	bl	409978 <__hi0bits>
  409e5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  409e5c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  409e60:	6018      	str	r0, [r3, #0]
  409e62:	4640      	mov	r0, r8
  409e64:	b002      	add	sp, #8
  409e66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409e6a:	a801      	add	r0, sp, #4
  409e6c:	f7ff fda4 	bl	4099b8 <__lo0bits>
  409e70:	9b01      	ldr	r3, [sp, #4]
  409e72:	f8c8 3014 	str.w	r3, [r8, #20]
  409e76:	2101      	movs	r1, #1
  409e78:	3020      	adds	r0, #32
  409e7a:	f8c8 1010 	str.w	r1, [r8, #16]
  409e7e:	2f00      	cmp	r7, #0
  409e80:	d0e3      	beq.n	409e4a <__d2b+0x4e>
  409e82:	9b09      	ldr	r3, [sp, #36]	; 0x24
  409e84:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  409e88:	4407      	add	r7, r0
  409e8a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  409e8e:	6037      	str	r7, [r6, #0]
  409e90:	6018      	str	r0, [r3, #0]
  409e92:	4640      	mov	r0, r8
  409e94:	b002      	add	sp, #8
  409e96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409e9a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  409e9e:	f1c0 0120 	rsb	r1, r0, #32
  409ea2:	fa03 f101 	lsl.w	r1, r3, r1
  409ea6:	430a      	orrs	r2, r1
  409ea8:	40c3      	lsrs	r3, r0
  409eaa:	9301      	str	r3, [sp, #4]
  409eac:	f8c8 2014 	str.w	r2, [r8, #20]
  409eb0:	e7c2      	b.n	409e38 <__d2b+0x3c>
  409eb2:	bf00      	nop

00409eb4 <_realloc_r>:
  409eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409eb8:	4617      	mov	r7, r2
  409eba:	b083      	sub	sp, #12
  409ebc:	2900      	cmp	r1, #0
  409ebe:	f000 80c1 	beq.w	40a044 <_realloc_r+0x190>
  409ec2:	460e      	mov	r6, r1
  409ec4:	4681      	mov	r9, r0
  409ec6:	f107 050b 	add.w	r5, r7, #11
  409eca:	f7ff fce1 	bl	409890 <__malloc_lock>
  409ece:	f856 ec04 	ldr.w	lr, [r6, #-4]
  409ed2:	2d16      	cmp	r5, #22
  409ed4:	f02e 0403 	bic.w	r4, lr, #3
  409ed8:	f1a6 0808 	sub.w	r8, r6, #8
  409edc:	d840      	bhi.n	409f60 <_realloc_r+0xac>
  409ede:	2210      	movs	r2, #16
  409ee0:	4615      	mov	r5, r2
  409ee2:	42af      	cmp	r7, r5
  409ee4:	d841      	bhi.n	409f6a <_realloc_r+0xb6>
  409ee6:	4294      	cmp	r4, r2
  409ee8:	da75      	bge.n	409fd6 <_realloc_r+0x122>
  409eea:	4bc9      	ldr	r3, [pc, #804]	; (40a210 <_realloc_r+0x35c>)
  409eec:	6899      	ldr	r1, [r3, #8]
  409eee:	eb08 0004 	add.w	r0, r8, r4
  409ef2:	4288      	cmp	r0, r1
  409ef4:	6841      	ldr	r1, [r0, #4]
  409ef6:	f000 80d9 	beq.w	40a0ac <_realloc_r+0x1f8>
  409efa:	f021 0301 	bic.w	r3, r1, #1
  409efe:	4403      	add	r3, r0
  409f00:	685b      	ldr	r3, [r3, #4]
  409f02:	07db      	lsls	r3, r3, #31
  409f04:	d57d      	bpl.n	40a002 <_realloc_r+0x14e>
  409f06:	f01e 0f01 	tst.w	lr, #1
  409f0a:	d035      	beq.n	409f78 <_realloc_r+0xc4>
  409f0c:	4639      	mov	r1, r7
  409f0e:	4648      	mov	r0, r9
  409f10:	f7ff f882 	bl	409018 <_malloc_r>
  409f14:	4607      	mov	r7, r0
  409f16:	b1e0      	cbz	r0, 409f52 <_realloc_r+0x9e>
  409f18:	f856 3c04 	ldr.w	r3, [r6, #-4]
  409f1c:	f023 0301 	bic.w	r3, r3, #1
  409f20:	4443      	add	r3, r8
  409f22:	f1a0 0208 	sub.w	r2, r0, #8
  409f26:	429a      	cmp	r2, r3
  409f28:	f000 8144 	beq.w	40a1b4 <_realloc_r+0x300>
  409f2c:	1f22      	subs	r2, r4, #4
  409f2e:	2a24      	cmp	r2, #36	; 0x24
  409f30:	f200 8131 	bhi.w	40a196 <_realloc_r+0x2e2>
  409f34:	2a13      	cmp	r2, #19
  409f36:	f200 8104 	bhi.w	40a142 <_realloc_r+0x28e>
  409f3a:	4603      	mov	r3, r0
  409f3c:	4632      	mov	r2, r6
  409f3e:	6811      	ldr	r1, [r2, #0]
  409f40:	6019      	str	r1, [r3, #0]
  409f42:	6851      	ldr	r1, [r2, #4]
  409f44:	6059      	str	r1, [r3, #4]
  409f46:	6892      	ldr	r2, [r2, #8]
  409f48:	609a      	str	r2, [r3, #8]
  409f4a:	4631      	mov	r1, r6
  409f4c:	4648      	mov	r0, r9
  409f4e:	f7fe fd45 	bl	4089dc <_free_r>
  409f52:	4648      	mov	r0, r9
  409f54:	f7ff fc9e 	bl	409894 <__malloc_unlock>
  409f58:	4638      	mov	r0, r7
  409f5a:	b003      	add	sp, #12
  409f5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409f60:	f025 0507 	bic.w	r5, r5, #7
  409f64:	2d00      	cmp	r5, #0
  409f66:	462a      	mov	r2, r5
  409f68:	dabb      	bge.n	409ee2 <_realloc_r+0x2e>
  409f6a:	230c      	movs	r3, #12
  409f6c:	2000      	movs	r0, #0
  409f6e:	f8c9 3000 	str.w	r3, [r9]
  409f72:	b003      	add	sp, #12
  409f74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409f78:	f856 3c08 	ldr.w	r3, [r6, #-8]
  409f7c:	ebc3 0a08 	rsb	sl, r3, r8
  409f80:	f8da 3004 	ldr.w	r3, [sl, #4]
  409f84:	f023 0c03 	bic.w	ip, r3, #3
  409f88:	eb04 030c 	add.w	r3, r4, ip
  409f8c:	4293      	cmp	r3, r2
  409f8e:	dbbd      	blt.n	409f0c <_realloc_r+0x58>
  409f90:	4657      	mov	r7, sl
  409f92:	f8da 100c 	ldr.w	r1, [sl, #12]
  409f96:	f857 0f08 	ldr.w	r0, [r7, #8]!
  409f9a:	1f22      	subs	r2, r4, #4
  409f9c:	2a24      	cmp	r2, #36	; 0x24
  409f9e:	60c1      	str	r1, [r0, #12]
  409fa0:	6088      	str	r0, [r1, #8]
  409fa2:	f200 8117 	bhi.w	40a1d4 <_realloc_r+0x320>
  409fa6:	2a13      	cmp	r2, #19
  409fa8:	f240 8112 	bls.w	40a1d0 <_realloc_r+0x31c>
  409fac:	6831      	ldr	r1, [r6, #0]
  409fae:	f8ca 1008 	str.w	r1, [sl, #8]
  409fb2:	6871      	ldr	r1, [r6, #4]
  409fb4:	f8ca 100c 	str.w	r1, [sl, #12]
  409fb8:	2a1b      	cmp	r2, #27
  409fba:	f200 812b 	bhi.w	40a214 <_realloc_r+0x360>
  409fbe:	3608      	adds	r6, #8
  409fc0:	f10a 0210 	add.w	r2, sl, #16
  409fc4:	6831      	ldr	r1, [r6, #0]
  409fc6:	6011      	str	r1, [r2, #0]
  409fc8:	6871      	ldr	r1, [r6, #4]
  409fca:	6051      	str	r1, [r2, #4]
  409fcc:	68b1      	ldr	r1, [r6, #8]
  409fce:	6091      	str	r1, [r2, #8]
  409fd0:	463e      	mov	r6, r7
  409fd2:	461c      	mov	r4, r3
  409fd4:	46d0      	mov	r8, sl
  409fd6:	1b63      	subs	r3, r4, r5
  409fd8:	2b0f      	cmp	r3, #15
  409fda:	d81d      	bhi.n	40a018 <_realloc_r+0x164>
  409fdc:	f8d8 3004 	ldr.w	r3, [r8, #4]
  409fe0:	f003 0301 	and.w	r3, r3, #1
  409fe4:	4323      	orrs	r3, r4
  409fe6:	4444      	add	r4, r8
  409fe8:	f8c8 3004 	str.w	r3, [r8, #4]
  409fec:	6863      	ldr	r3, [r4, #4]
  409fee:	f043 0301 	orr.w	r3, r3, #1
  409ff2:	6063      	str	r3, [r4, #4]
  409ff4:	4648      	mov	r0, r9
  409ff6:	f7ff fc4d 	bl	409894 <__malloc_unlock>
  409ffa:	4630      	mov	r0, r6
  409ffc:	b003      	add	sp, #12
  409ffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a002:	f021 0103 	bic.w	r1, r1, #3
  40a006:	4421      	add	r1, r4
  40a008:	4291      	cmp	r1, r2
  40a00a:	db21      	blt.n	40a050 <_realloc_r+0x19c>
  40a00c:	68c3      	ldr	r3, [r0, #12]
  40a00e:	6882      	ldr	r2, [r0, #8]
  40a010:	460c      	mov	r4, r1
  40a012:	60d3      	str	r3, [r2, #12]
  40a014:	609a      	str	r2, [r3, #8]
  40a016:	e7de      	b.n	409fd6 <_realloc_r+0x122>
  40a018:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40a01c:	eb08 0105 	add.w	r1, r8, r5
  40a020:	f002 0201 	and.w	r2, r2, #1
  40a024:	4315      	orrs	r5, r2
  40a026:	f043 0201 	orr.w	r2, r3, #1
  40a02a:	440b      	add	r3, r1
  40a02c:	f8c8 5004 	str.w	r5, [r8, #4]
  40a030:	604a      	str	r2, [r1, #4]
  40a032:	685a      	ldr	r2, [r3, #4]
  40a034:	f042 0201 	orr.w	r2, r2, #1
  40a038:	3108      	adds	r1, #8
  40a03a:	605a      	str	r2, [r3, #4]
  40a03c:	4648      	mov	r0, r9
  40a03e:	f7fe fccd 	bl	4089dc <_free_r>
  40a042:	e7d7      	b.n	409ff4 <_realloc_r+0x140>
  40a044:	4611      	mov	r1, r2
  40a046:	b003      	add	sp, #12
  40a048:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a04c:	f7fe bfe4 	b.w	409018 <_malloc_r>
  40a050:	f01e 0f01 	tst.w	lr, #1
  40a054:	f47f af5a 	bne.w	409f0c <_realloc_r+0x58>
  40a058:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40a05c:	ebc3 0a08 	rsb	sl, r3, r8
  40a060:	f8da 3004 	ldr.w	r3, [sl, #4]
  40a064:	f023 0c03 	bic.w	ip, r3, #3
  40a068:	eb01 0e0c 	add.w	lr, r1, ip
  40a06c:	4596      	cmp	lr, r2
  40a06e:	db8b      	blt.n	409f88 <_realloc_r+0xd4>
  40a070:	68c3      	ldr	r3, [r0, #12]
  40a072:	6882      	ldr	r2, [r0, #8]
  40a074:	4657      	mov	r7, sl
  40a076:	60d3      	str	r3, [r2, #12]
  40a078:	609a      	str	r2, [r3, #8]
  40a07a:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40a07e:	f8da 300c 	ldr.w	r3, [sl, #12]
  40a082:	60cb      	str	r3, [r1, #12]
  40a084:	1f22      	subs	r2, r4, #4
  40a086:	2a24      	cmp	r2, #36	; 0x24
  40a088:	6099      	str	r1, [r3, #8]
  40a08a:	f200 8099 	bhi.w	40a1c0 <_realloc_r+0x30c>
  40a08e:	2a13      	cmp	r2, #19
  40a090:	d962      	bls.n	40a158 <_realloc_r+0x2a4>
  40a092:	6833      	ldr	r3, [r6, #0]
  40a094:	f8ca 3008 	str.w	r3, [sl, #8]
  40a098:	6873      	ldr	r3, [r6, #4]
  40a09a:	f8ca 300c 	str.w	r3, [sl, #12]
  40a09e:	2a1b      	cmp	r2, #27
  40a0a0:	f200 80a0 	bhi.w	40a1e4 <_realloc_r+0x330>
  40a0a4:	3608      	adds	r6, #8
  40a0a6:	f10a 0310 	add.w	r3, sl, #16
  40a0aa:	e056      	b.n	40a15a <_realloc_r+0x2a6>
  40a0ac:	f021 0b03 	bic.w	fp, r1, #3
  40a0b0:	44a3      	add	fp, r4
  40a0b2:	f105 0010 	add.w	r0, r5, #16
  40a0b6:	4583      	cmp	fp, r0
  40a0b8:	da59      	bge.n	40a16e <_realloc_r+0x2ba>
  40a0ba:	f01e 0f01 	tst.w	lr, #1
  40a0be:	f47f af25 	bne.w	409f0c <_realloc_r+0x58>
  40a0c2:	f856 1c08 	ldr.w	r1, [r6, #-8]
  40a0c6:	ebc1 0a08 	rsb	sl, r1, r8
  40a0ca:	f8da 1004 	ldr.w	r1, [sl, #4]
  40a0ce:	f021 0c03 	bic.w	ip, r1, #3
  40a0d2:	44e3      	add	fp, ip
  40a0d4:	4558      	cmp	r0, fp
  40a0d6:	f73f af57 	bgt.w	409f88 <_realloc_r+0xd4>
  40a0da:	4657      	mov	r7, sl
  40a0dc:	f8da 100c 	ldr.w	r1, [sl, #12]
  40a0e0:	f857 0f08 	ldr.w	r0, [r7, #8]!
  40a0e4:	1f22      	subs	r2, r4, #4
  40a0e6:	2a24      	cmp	r2, #36	; 0x24
  40a0e8:	60c1      	str	r1, [r0, #12]
  40a0ea:	6088      	str	r0, [r1, #8]
  40a0ec:	f200 80b4 	bhi.w	40a258 <_realloc_r+0x3a4>
  40a0f0:	2a13      	cmp	r2, #19
  40a0f2:	f240 80a5 	bls.w	40a240 <_realloc_r+0x38c>
  40a0f6:	6831      	ldr	r1, [r6, #0]
  40a0f8:	f8ca 1008 	str.w	r1, [sl, #8]
  40a0fc:	6871      	ldr	r1, [r6, #4]
  40a0fe:	f8ca 100c 	str.w	r1, [sl, #12]
  40a102:	2a1b      	cmp	r2, #27
  40a104:	f200 80af 	bhi.w	40a266 <_realloc_r+0x3b2>
  40a108:	3608      	adds	r6, #8
  40a10a:	f10a 0210 	add.w	r2, sl, #16
  40a10e:	6831      	ldr	r1, [r6, #0]
  40a110:	6011      	str	r1, [r2, #0]
  40a112:	6871      	ldr	r1, [r6, #4]
  40a114:	6051      	str	r1, [r2, #4]
  40a116:	68b1      	ldr	r1, [r6, #8]
  40a118:	6091      	str	r1, [r2, #8]
  40a11a:	eb0a 0105 	add.w	r1, sl, r5
  40a11e:	ebc5 020b 	rsb	r2, r5, fp
  40a122:	f042 0201 	orr.w	r2, r2, #1
  40a126:	6099      	str	r1, [r3, #8]
  40a128:	604a      	str	r2, [r1, #4]
  40a12a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40a12e:	f003 0301 	and.w	r3, r3, #1
  40a132:	431d      	orrs	r5, r3
  40a134:	4648      	mov	r0, r9
  40a136:	f8ca 5004 	str.w	r5, [sl, #4]
  40a13a:	f7ff fbab 	bl	409894 <__malloc_unlock>
  40a13e:	4638      	mov	r0, r7
  40a140:	e75c      	b.n	409ffc <_realloc_r+0x148>
  40a142:	6833      	ldr	r3, [r6, #0]
  40a144:	6003      	str	r3, [r0, #0]
  40a146:	6873      	ldr	r3, [r6, #4]
  40a148:	6043      	str	r3, [r0, #4]
  40a14a:	2a1b      	cmp	r2, #27
  40a14c:	d827      	bhi.n	40a19e <_realloc_r+0x2ea>
  40a14e:	f100 0308 	add.w	r3, r0, #8
  40a152:	f106 0208 	add.w	r2, r6, #8
  40a156:	e6f2      	b.n	409f3e <_realloc_r+0x8a>
  40a158:	463b      	mov	r3, r7
  40a15a:	6832      	ldr	r2, [r6, #0]
  40a15c:	601a      	str	r2, [r3, #0]
  40a15e:	6872      	ldr	r2, [r6, #4]
  40a160:	605a      	str	r2, [r3, #4]
  40a162:	68b2      	ldr	r2, [r6, #8]
  40a164:	609a      	str	r2, [r3, #8]
  40a166:	463e      	mov	r6, r7
  40a168:	4674      	mov	r4, lr
  40a16a:	46d0      	mov	r8, sl
  40a16c:	e733      	b.n	409fd6 <_realloc_r+0x122>
  40a16e:	eb08 0105 	add.w	r1, r8, r5
  40a172:	ebc5 0b0b 	rsb	fp, r5, fp
  40a176:	f04b 0201 	orr.w	r2, fp, #1
  40a17a:	6099      	str	r1, [r3, #8]
  40a17c:	604a      	str	r2, [r1, #4]
  40a17e:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40a182:	f003 0301 	and.w	r3, r3, #1
  40a186:	431d      	orrs	r5, r3
  40a188:	4648      	mov	r0, r9
  40a18a:	f846 5c04 	str.w	r5, [r6, #-4]
  40a18e:	f7ff fb81 	bl	409894 <__malloc_unlock>
  40a192:	4630      	mov	r0, r6
  40a194:	e732      	b.n	409ffc <_realloc_r+0x148>
  40a196:	4631      	mov	r1, r6
  40a198:	f7ff fb16 	bl	4097c8 <memmove>
  40a19c:	e6d5      	b.n	409f4a <_realloc_r+0x96>
  40a19e:	68b3      	ldr	r3, [r6, #8]
  40a1a0:	6083      	str	r3, [r0, #8]
  40a1a2:	68f3      	ldr	r3, [r6, #12]
  40a1a4:	60c3      	str	r3, [r0, #12]
  40a1a6:	2a24      	cmp	r2, #36	; 0x24
  40a1a8:	d028      	beq.n	40a1fc <_realloc_r+0x348>
  40a1aa:	f100 0310 	add.w	r3, r0, #16
  40a1ae:	f106 0210 	add.w	r2, r6, #16
  40a1b2:	e6c4      	b.n	409f3e <_realloc_r+0x8a>
  40a1b4:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40a1b8:	f023 0303 	bic.w	r3, r3, #3
  40a1bc:	441c      	add	r4, r3
  40a1be:	e70a      	b.n	409fd6 <_realloc_r+0x122>
  40a1c0:	4631      	mov	r1, r6
  40a1c2:	4638      	mov	r0, r7
  40a1c4:	4674      	mov	r4, lr
  40a1c6:	46d0      	mov	r8, sl
  40a1c8:	f7ff fafe 	bl	4097c8 <memmove>
  40a1cc:	463e      	mov	r6, r7
  40a1ce:	e702      	b.n	409fd6 <_realloc_r+0x122>
  40a1d0:	463a      	mov	r2, r7
  40a1d2:	e6f7      	b.n	409fc4 <_realloc_r+0x110>
  40a1d4:	4631      	mov	r1, r6
  40a1d6:	4638      	mov	r0, r7
  40a1d8:	461c      	mov	r4, r3
  40a1da:	46d0      	mov	r8, sl
  40a1dc:	f7ff faf4 	bl	4097c8 <memmove>
  40a1e0:	463e      	mov	r6, r7
  40a1e2:	e6f8      	b.n	409fd6 <_realloc_r+0x122>
  40a1e4:	68b3      	ldr	r3, [r6, #8]
  40a1e6:	f8ca 3010 	str.w	r3, [sl, #16]
  40a1ea:	68f3      	ldr	r3, [r6, #12]
  40a1ec:	f8ca 3014 	str.w	r3, [sl, #20]
  40a1f0:	2a24      	cmp	r2, #36	; 0x24
  40a1f2:	d01b      	beq.n	40a22c <_realloc_r+0x378>
  40a1f4:	3610      	adds	r6, #16
  40a1f6:	f10a 0318 	add.w	r3, sl, #24
  40a1fa:	e7ae      	b.n	40a15a <_realloc_r+0x2a6>
  40a1fc:	6933      	ldr	r3, [r6, #16]
  40a1fe:	6103      	str	r3, [r0, #16]
  40a200:	6973      	ldr	r3, [r6, #20]
  40a202:	6143      	str	r3, [r0, #20]
  40a204:	f106 0218 	add.w	r2, r6, #24
  40a208:	f100 0318 	add.w	r3, r0, #24
  40a20c:	e697      	b.n	409f3e <_realloc_r+0x8a>
  40a20e:	bf00      	nop
  40a210:	204004ac 	.word	0x204004ac
  40a214:	68b1      	ldr	r1, [r6, #8]
  40a216:	f8ca 1010 	str.w	r1, [sl, #16]
  40a21a:	68f1      	ldr	r1, [r6, #12]
  40a21c:	f8ca 1014 	str.w	r1, [sl, #20]
  40a220:	2a24      	cmp	r2, #36	; 0x24
  40a222:	d00f      	beq.n	40a244 <_realloc_r+0x390>
  40a224:	3610      	adds	r6, #16
  40a226:	f10a 0218 	add.w	r2, sl, #24
  40a22a:	e6cb      	b.n	409fc4 <_realloc_r+0x110>
  40a22c:	6933      	ldr	r3, [r6, #16]
  40a22e:	f8ca 3018 	str.w	r3, [sl, #24]
  40a232:	6973      	ldr	r3, [r6, #20]
  40a234:	f8ca 301c 	str.w	r3, [sl, #28]
  40a238:	3618      	adds	r6, #24
  40a23a:	f10a 0320 	add.w	r3, sl, #32
  40a23e:	e78c      	b.n	40a15a <_realloc_r+0x2a6>
  40a240:	463a      	mov	r2, r7
  40a242:	e764      	b.n	40a10e <_realloc_r+0x25a>
  40a244:	6932      	ldr	r2, [r6, #16]
  40a246:	f8ca 2018 	str.w	r2, [sl, #24]
  40a24a:	6972      	ldr	r2, [r6, #20]
  40a24c:	f8ca 201c 	str.w	r2, [sl, #28]
  40a250:	3618      	adds	r6, #24
  40a252:	f10a 0220 	add.w	r2, sl, #32
  40a256:	e6b5      	b.n	409fc4 <_realloc_r+0x110>
  40a258:	4631      	mov	r1, r6
  40a25a:	4638      	mov	r0, r7
  40a25c:	9301      	str	r3, [sp, #4]
  40a25e:	f7ff fab3 	bl	4097c8 <memmove>
  40a262:	9b01      	ldr	r3, [sp, #4]
  40a264:	e759      	b.n	40a11a <_realloc_r+0x266>
  40a266:	68b1      	ldr	r1, [r6, #8]
  40a268:	f8ca 1010 	str.w	r1, [sl, #16]
  40a26c:	68f1      	ldr	r1, [r6, #12]
  40a26e:	f8ca 1014 	str.w	r1, [sl, #20]
  40a272:	2a24      	cmp	r2, #36	; 0x24
  40a274:	d003      	beq.n	40a27e <_realloc_r+0x3ca>
  40a276:	3610      	adds	r6, #16
  40a278:	f10a 0218 	add.w	r2, sl, #24
  40a27c:	e747      	b.n	40a10e <_realloc_r+0x25a>
  40a27e:	6932      	ldr	r2, [r6, #16]
  40a280:	f8ca 2018 	str.w	r2, [sl, #24]
  40a284:	6972      	ldr	r2, [r6, #20]
  40a286:	f8ca 201c 	str.w	r2, [sl, #28]
  40a28a:	3618      	adds	r6, #24
  40a28c:	f10a 0220 	add.w	r2, sl, #32
  40a290:	e73d      	b.n	40a10e <_realloc_r+0x25a>
  40a292:	bf00      	nop

0040a294 <_sbrk_r>:
  40a294:	b538      	push	{r3, r4, r5, lr}
  40a296:	4c07      	ldr	r4, [pc, #28]	; (40a2b4 <_sbrk_r+0x20>)
  40a298:	2300      	movs	r3, #0
  40a29a:	4605      	mov	r5, r0
  40a29c:	4608      	mov	r0, r1
  40a29e:	6023      	str	r3, [r4, #0]
  40a2a0:	f7f9 fd3a 	bl	403d18 <_sbrk>
  40a2a4:	1c43      	adds	r3, r0, #1
  40a2a6:	d000      	beq.n	40a2aa <_sbrk_r+0x16>
  40a2a8:	bd38      	pop	{r3, r4, r5, pc}
  40a2aa:	6823      	ldr	r3, [r4, #0]
  40a2ac:	2b00      	cmp	r3, #0
  40a2ae:	d0fb      	beq.n	40a2a8 <_sbrk_r+0x14>
  40a2b0:	602b      	str	r3, [r5, #0]
  40a2b2:	bd38      	pop	{r3, r4, r5, pc}
  40a2b4:	204010a8 	.word	0x204010a8

0040a2b8 <__sread>:
  40a2b8:	b510      	push	{r4, lr}
  40a2ba:	460c      	mov	r4, r1
  40a2bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a2c0:	f000 fadc 	bl	40a87c <_read_r>
  40a2c4:	2800      	cmp	r0, #0
  40a2c6:	db03      	blt.n	40a2d0 <__sread+0x18>
  40a2c8:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40a2ca:	4403      	add	r3, r0
  40a2cc:	6523      	str	r3, [r4, #80]	; 0x50
  40a2ce:	bd10      	pop	{r4, pc}
  40a2d0:	89a3      	ldrh	r3, [r4, #12]
  40a2d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40a2d6:	81a3      	strh	r3, [r4, #12]
  40a2d8:	bd10      	pop	{r4, pc}
  40a2da:	bf00      	nop

0040a2dc <__swrite>:
  40a2dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a2e0:	4616      	mov	r6, r2
  40a2e2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40a2e6:	461f      	mov	r7, r3
  40a2e8:	05d3      	lsls	r3, r2, #23
  40a2ea:	460c      	mov	r4, r1
  40a2ec:	4605      	mov	r5, r0
  40a2ee:	d507      	bpl.n	40a300 <__swrite+0x24>
  40a2f0:	2200      	movs	r2, #0
  40a2f2:	2302      	movs	r3, #2
  40a2f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a2f8:	f000 faaa 	bl	40a850 <_lseek_r>
  40a2fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40a300:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40a304:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40a308:	81a2      	strh	r2, [r4, #12]
  40a30a:	463b      	mov	r3, r7
  40a30c:	4632      	mov	r2, r6
  40a30e:	4628      	mov	r0, r5
  40a310:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40a314:	f000 b98a 	b.w	40a62c <_write_r>

0040a318 <__sseek>:
  40a318:	b510      	push	{r4, lr}
  40a31a:	460c      	mov	r4, r1
  40a31c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a320:	f000 fa96 	bl	40a850 <_lseek_r>
  40a324:	89a3      	ldrh	r3, [r4, #12]
  40a326:	1c42      	adds	r2, r0, #1
  40a328:	bf0e      	itee	eq
  40a32a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40a32e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40a332:	6520      	strne	r0, [r4, #80]	; 0x50
  40a334:	81a3      	strh	r3, [r4, #12]
  40a336:	bd10      	pop	{r4, pc}

0040a338 <__sclose>:
  40a338:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a33c:	f000 ba0e 	b.w	40a75c <_close_r>

0040a340 <strchr>:
  40a340:	b470      	push	{r4, r5, r6}
  40a342:	f011 04ff 	ands.w	r4, r1, #255	; 0xff
  40a346:	d034      	beq.n	40a3b2 <strchr+0x72>
  40a348:	0785      	lsls	r5, r0, #30
  40a34a:	d00f      	beq.n	40a36c <strchr+0x2c>
  40a34c:	7803      	ldrb	r3, [r0, #0]
  40a34e:	2b00      	cmp	r3, #0
  40a350:	d05a      	beq.n	40a408 <strchr+0xc8>
  40a352:	429c      	cmp	r4, r3
  40a354:	d02b      	beq.n	40a3ae <strchr+0x6e>
  40a356:	1c43      	adds	r3, r0, #1
  40a358:	e005      	b.n	40a366 <strchr+0x26>
  40a35a:	f813 2b01 	ldrb.w	r2, [r3], #1
  40a35e:	2a00      	cmp	r2, #0
  40a360:	d04f      	beq.n	40a402 <strchr+0xc2>
  40a362:	4294      	cmp	r4, r2
  40a364:	d023      	beq.n	40a3ae <strchr+0x6e>
  40a366:	079a      	lsls	r2, r3, #30
  40a368:	4618      	mov	r0, r3
  40a36a:	d1f6      	bne.n	40a35a <strchr+0x1a>
  40a36c:	020e      	lsls	r6, r1, #8
  40a36e:	f406 467f 	and.w	r6, r6, #65280	; 0xff00
  40a372:	4326      	orrs	r6, r4
  40a374:	6803      	ldr	r3, [r0, #0]
  40a376:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40a37a:	e001      	b.n	40a380 <strchr+0x40>
  40a37c:	f850 3f04 	ldr.w	r3, [r0, #4]!
  40a380:	ea86 0503 	eor.w	r5, r6, r3
  40a384:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
  40a388:	f1a3 3101 	sub.w	r1, r3, #16843009	; 0x1010101
  40a38c:	ea22 0205 	bic.w	r2, r2, r5
  40a390:	ea21 0303 	bic.w	r3, r1, r3
  40a394:	4313      	orrs	r3, r2
  40a396:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40a39a:	d0ef      	beq.n	40a37c <strchr+0x3c>
  40a39c:	7803      	ldrb	r3, [r0, #0]
  40a39e:	b923      	cbnz	r3, 40a3aa <strchr+0x6a>
  40a3a0:	e032      	b.n	40a408 <strchr+0xc8>
  40a3a2:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  40a3a6:	2b00      	cmp	r3, #0
  40a3a8:	d02e      	beq.n	40a408 <strchr+0xc8>
  40a3aa:	429c      	cmp	r4, r3
  40a3ac:	d1f9      	bne.n	40a3a2 <strchr+0x62>
  40a3ae:	bc70      	pop	{r4, r5, r6}
  40a3b0:	4770      	bx	lr
  40a3b2:	0784      	lsls	r4, r0, #30
  40a3b4:	d00b      	beq.n	40a3ce <strchr+0x8e>
  40a3b6:	7803      	ldrb	r3, [r0, #0]
  40a3b8:	2b00      	cmp	r3, #0
  40a3ba:	d0f8      	beq.n	40a3ae <strchr+0x6e>
  40a3bc:	1c43      	adds	r3, r0, #1
  40a3be:	e003      	b.n	40a3c8 <strchr+0x88>
  40a3c0:	7802      	ldrb	r2, [r0, #0]
  40a3c2:	3301      	adds	r3, #1
  40a3c4:	2a00      	cmp	r2, #0
  40a3c6:	d0f2      	beq.n	40a3ae <strchr+0x6e>
  40a3c8:	0799      	lsls	r1, r3, #30
  40a3ca:	4618      	mov	r0, r3
  40a3cc:	d1f8      	bne.n	40a3c0 <strchr+0x80>
  40a3ce:	6802      	ldr	r2, [r0, #0]
  40a3d0:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
  40a3d4:	ea23 0302 	bic.w	r3, r3, r2
  40a3d8:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40a3dc:	d108      	bne.n	40a3f0 <strchr+0xb0>
  40a3de:	f850 2f04 	ldr.w	r2, [r0, #4]!
  40a3e2:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
  40a3e6:	ea23 0302 	bic.w	r3, r3, r2
  40a3ea:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40a3ee:	d0f6      	beq.n	40a3de <strchr+0x9e>
  40a3f0:	7803      	ldrb	r3, [r0, #0]
  40a3f2:	2b00      	cmp	r3, #0
  40a3f4:	d0db      	beq.n	40a3ae <strchr+0x6e>
  40a3f6:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  40a3fa:	2b00      	cmp	r3, #0
  40a3fc:	d1fb      	bne.n	40a3f6 <strchr+0xb6>
  40a3fe:	bc70      	pop	{r4, r5, r6}
  40a400:	4770      	bx	lr
  40a402:	4610      	mov	r0, r2
  40a404:	bc70      	pop	{r4, r5, r6}
  40a406:	4770      	bx	lr
  40a408:	4618      	mov	r0, r3
  40a40a:	bc70      	pop	{r4, r5, r6}
  40a40c:	4770      	bx	lr
  40a40e:	bf00      	nop

0040a410 <__ssprint_r>:
  40a410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a414:	6893      	ldr	r3, [r2, #8]
  40a416:	b083      	sub	sp, #12
  40a418:	4690      	mov	r8, r2
  40a41a:	2b00      	cmp	r3, #0
  40a41c:	d072      	beq.n	40a504 <__ssprint_r+0xf4>
  40a41e:	4683      	mov	fp, r0
  40a420:	f04f 0900 	mov.w	r9, #0
  40a424:	6816      	ldr	r6, [r2, #0]
  40a426:	6808      	ldr	r0, [r1, #0]
  40a428:	688b      	ldr	r3, [r1, #8]
  40a42a:	460d      	mov	r5, r1
  40a42c:	464c      	mov	r4, r9
  40a42e:	2c00      	cmp	r4, #0
  40a430:	d045      	beq.n	40a4be <__ssprint_r+0xae>
  40a432:	429c      	cmp	r4, r3
  40a434:	461f      	mov	r7, r3
  40a436:	469a      	mov	sl, r3
  40a438:	d346      	bcc.n	40a4c8 <__ssprint_r+0xb8>
  40a43a:	89ab      	ldrh	r3, [r5, #12]
  40a43c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40a440:	d02d      	beq.n	40a49e <__ssprint_r+0x8e>
  40a442:	696f      	ldr	r7, [r5, #20]
  40a444:	6929      	ldr	r1, [r5, #16]
  40a446:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40a44a:	ebc1 0a00 	rsb	sl, r1, r0
  40a44e:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40a452:	1c60      	adds	r0, r4, #1
  40a454:	107f      	asrs	r7, r7, #1
  40a456:	4450      	add	r0, sl
  40a458:	42b8      	cmp	r0, r7
  40a45a:	463a      	mov	r2, r7
  40a45c:	bf84      	itt	hi
  40a45e:	4607      	movhi	r7, r0
  40a460:	463a      	movhi	r2, r7
  40a462:	055b      	lsls	r3, r3, #21
  40a464:	d533      	bpl.n	40a4ce <__ssprint_r+0xbe>
  40a466:	4611      	mov	r1, r2
  40a468:	4658      	mov	r0, fp
  40a46a:	f7fe fdd5 	bl	409018 <_malloc_r>
  40a46e:	2800      	cmp	r0, #0
  40a470:	d037      	beq.n	40a4e2 <__ssprint_r+0xd2>
  40a472:	4652      	mov	r2, sl
  40a474:	6929      	ldr	r1, [r5, #16]
  40a476:	9001      	str	r0, [sp, #4]
  40a478:	f7ff f90c 	bl	409694 <memcpy>
  40a47c:	89aa      	ldrh	r2, [r5, #12]
  40a47e:	9b01      	ldr	r3, [sp, #4]
  40a480:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40a484:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40a488:	81aa      	strh	r2, [r5, #12]
  40a48a:	ebca 0207 	rsb	r2, sl, r7
  40a48e:	eb03 000a 	add.w	r0, r3, sl
  40a492:	616f      	str	r7, [r5, #20]
  40a494:	612b      	str	r3, [r5, #16]
  40a496:	6028      	str	r0, [r5, #0]
  40a498:	60aa      	str	r2, [r5, #8]
  40a49a:	4627      	mov	r7, r4
  40a49c:	46a2      	mov	sl, r4
  40a49e:	4652      	mov	r2, sl
  40a4a0:	4649      	mov	r1, r9
  40a4a2:	f7ff f991 	bl	4097c8 <memmove>
  40a4a6:	f8d8 2008 	ldr.w	r2, [r8, #8]
  40a4aa:	68ab      	ldr	r3, [r5, #8]
  40a4ac:	6828      	ldr	r0, [r5, #0]
  40a4ae:	1bdb      	subs	r3, r3, r7
  40a4b0:	4450      	add	r0, sl
  40a4b2:	1b14      	subs	r4, r2, r4
  40a4b4:	60ab      	str	r3, [r5, #8]
  40a4b6:	6028      	str	r0, [r5, #0]
  40a4b8:	f8c8 4008 	str.w	r4, [r8, #8]
  40a4bc:	b314      	cbz	r4, 40a504 <__ssprint_r+0xf4>
  40a4be:	f8d6 9000 	ldr.w	r9, [r6]
  40a4c2:	6874      	ldr	r4, [r6, #4]
  40a4c4:	3608      	adds	r6, #8
  40a4c6:	e7b2      	b.n	40a42e <__ssprint_r+0x1e>
  40a4c8:	4627      	mov	r7, r4
  40a4ca:	46a2      	mov	sl, r4
  40a4cc:	e7e7      	b.n	40a49e <__ssprint_r+0x8e>
  40a4ce:	4658      	mov	r0, fp
  40a4d0:	f7ff fcf0 	bl	409eb4 <_realloc_r>
  40a4d4:	4603      	mov	r3, r0
  40a4d6:	2800      	cmp	r0, #0
  40a4d8:	d1d7      	bne.n	40a48a <__ssprint_r+0x7a>
  40a4da:	6929      	ldr	r1, [r5, #16]
  40a4dc:	4658      	mov	r0, fp
  40a4de:	f7fe fa7d 	bl	4089dc <_free_r>
  40a4e2:	230c      	movs	r3, #12
  40a4e4:	f8cb 3000 	str.w	r3, [fp]
  40a4e8:	89ab      	ldrh	r3, [r5, #12]
  40a4ea:	2200      	movs	r2, #0
  40a4ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a4f0:	f04f 30ff 	mov.w	r0, #4294967295
  40a4f4:	81ab      	strh	r3, [r5, #12]
  40a4f6:	f8c8 2008 	str.w	r2, [r8, #8]
  40a4fa:	f8c8 2004 	str.w	r2, [r8, #4]
  40a4fe:	b003      	add	sp, #12
  40a500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a504:	2000      	movs	r0, #0
  40a506:	f8c8 0004 	str.w	r0, [r8, #4]
  40a50a:	b003      	add	sp, #12
  40a50c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040a510 <__swbuf_r>:
  40a510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40a512:	460e      	mov	r6, r1
  40a514:	4614      	mov	r4, r2
  40a516:	4607      	mov	r7, r0
  40a518:	b110      	cbz	r0, 40a520 <__swbuf_r+0x10>
  40a51a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40a51c:	2b00      	cmp	r3, #0
  40a51e:	d04a      	beq.n	40a5b6 <__swbuf_r+0xa6>
  40a520:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40a524:	69a3      	ldr	r3, [r4, #24]
  40a526:	60a3      	str	r3, [r4, #8]
  40a528:	b291      	uxth	r1, r2
  40a52a:	0708      	lsls	r0, r1, #28
  40a52c:	d538      	bpl.n	40a5a0 <__swbuf_r+0x90>
  40a52e:	6923      	ldr	r3, [r4, #16]
  40a530:	2b00      	cmp	r3, #0
  40a532:	d035      	beq.n	40a5a0 <__swbuf_r+0x90>
  40a534:	0489      	lsls	r1, r1, #18
  40a536:	b2f5      	uxtb	r5, r6
  40a538:	d515      	bpl.n	40a566 <__swbuf_r+0x56>
  40a53a:	6822      	ldr	r2, [r4, #0]
  40a53c:	6961      	ldr	r1, [r4, #20]
  40a53e:	1ad3      	subs	r3, r2, r3
  40a540:	428b      	cmp	r3, r1
  40a542:	da1c      	bge.n	40a57e <__swbuf_r+0x6e>
  40a544:	3301      	adds	r3, #1
  40a546:	68a1      	ldr	r1, [r4, #8]
  40a548:	1c50      	adds	r0, r2, #1
  40a54a:	3901      	subs	r1, #1
  40a54c:	60a1      	str	r1, [r4, #8]
  40a54e:	6020      	str	r0, [r4, #0]
  40a550:	7016      	strb	r6, [r2, #0]
  40a552:	6962      	ldr	r2, [r4, #20]
  40a554:	429a      	cmp	r2, r3
  40a556:	d01a      	beq.n	40a58e <__swbuf_r+0x7e>
  40a558:	89a3      	ldrh	r3, [r4, #12]
  40a55a:	07db      	lsls	r3, r3, #31
  40a55c:	d501      	bpl.n	40a562 <__swbuf_r+0x52>
  40a55e:	2d0a      	cmp	r5, #10
  40a560:	d015      	beq.n	40a58e <__swbuf_r+0x7e>
  40a562:	4628      	mov	r0, r5
  40a564:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40a566:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40a568:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40a56c:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40a570:	81a2      	strh	r2, [r4, #12]
  40a572:	6822      	ldr	r2, [r4, #0]
  40a574:	6661      	str	r1, [r4, #100]	; 0x64
  40a576:	6961      	ldr	r1, [r4, #20]
  40a578:	1ad3      	subs	r3, r2, r3
  40a57a:	428b      	cmp	r3, r1
  40a57c:	dbe2      	blt.n	40a544 <__swbuf_r+0x34>
  40a57e:	4621      	mov	r1, r4
  40a580:	4638      	mov	r0, r7
  40a582:	f7fe f8cd 	bl	408720 <_fflush_r>
  40a586:	b940      	cbnz	r0, 40a59a <__swbuf_r+0x8a>
  40a588:	6822      	ldr	r2, [r4, #0]
  40a58a:	2301      	movs	r3, #1
  40a58c:	e7db      	b.n	40a546 <__swbuf_r+0x36>
  40a58e:	4621      	mov	r1, r4
  40a590:	4638      	mov	r0, r7
  40a592:	f7fe f8c5 	bl	408720 <_fflush_r>
  40a596:	2800      	cmp	r0, #0
  40a598:	d0e3      	beq.n	40a562 <__swbuf_r+0x52>
  40a59a:	f04f 30ff 	mov.w	r0, #4294967295
  40a59e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40a5a0:	4621      	mov	r1, r4
  40a5a2:	4638      	mov	r0, r7
  40a5a4:	f7fc ffe4 	bl	407570 <__swsetup_r>
  40a5a8:	2800      	cmp	r0, #0
  40a5aa:	d1f6      	bne.n	40a59a <__swbuf_r+0x8a>
  40a5ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40a5b0:	6923      	ldr	r3, [r4, #16]
  40a5b2:	b291      	uxth	r1, r2
  40a5b4:	e7be      	b.n	40a534 <__swbuf_r+0x24>
  40a5b6:	f7fe f947 	bl	408848 <__sinit>
  40a5ba:	e7b1      	b.n	40a520 <__swbuf_r+0x10>

0040a5bc <_wcrtomb_r>:
  40a5bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a5c0:	4605      	mov	r5, r0
  40a5c2:	b086      	sub	sp, #24
  40a5c4:	461e      	mov	r6, r3
  40a5c6:	460c      	mov	r4, r1
  40a5c8:	b1a1      	cbz	r1, 40a5f4 <_wcrtomb_r+0x38>
  40a5ca:	4b10      	ldr	r3, [pc, #64]	; (40a60c <_wcrtomb_r+0x50>)
  40a5cc:	4617      	mov	r7, r2
  40a5ce:	f8d3 8000 	ldr.w	r8, [r3]
  40a5d2:	f7fe fc97 	bl	408f04 <__locale_charset>
  40a5d6:	9600      	str	r6, [sp, #0]
  40a5d8:	4603      	mov	r3, r0
  40a5da:	463a      	mov	r2, r7
  40a5dc:	4621      	mov	r1, r4
  40a5de:	4628      	mov	r0, r5
  40a5e0:	47c0      	blx	r8
  40a5e2:	1c43      	adds	r3, r0, #1
  40a5e4:	d103      	bne.n	40a5ee <_wcrtomb_r+0x32>
  40a5e6:	2200      	movs	r2, #0
  40a5e8:	238a      	movs	r3, #138	; 0x8a
  40a5ea:	6032      	str	r2, [r6, #0]
  40a5ec:	602b      	str	r3, [r5, #0]
  40a5ee:	b006      	add	sp, #24
  40a5f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a5f4:	4b05      	ldr	r3, [pc, #20]	; (40a60c <_wcrtomb_r+0x50>)
  40a5f6:	681f      	ldr	r7, [r3, #0]
  40a5f8:	f7fe fc84 	bl	408f04 <__locale_charset>
  40a5fc:	9600      	str	r6, [sp, #0]
  40a5fe:	4603      	mov	r3, r0
  40a600:	4622      	mov	r2, r4
  40a602:	a903      	add	r1, sp, #12
  40a604:	4628      	mov	r0, r5
  40a606:	47b8      	blx	r7
  40a608:	e7eb      	b.n	40a5e2 <_wcrtomb_r+0x26>
  40a60a:	bf00      	nop
  40a60c:	204008bc 	.word	0x204008bc

0040a610 <__ascii_wctomb>:
  40a610:	b121      	cbz	r1, 40a61c <__ascii_wctomb+0xc>
  40a612:	2aff      	cmp	r2, #255	; 0xff
  40a614:	d804      	bhi.n	40a620 <__ascii_wctomb+0x10>
  40a616:	700a      	strb	r2, [r1, #0]
  40a618:	2001      	movs	r0, #1
  40a61a:	4770      	bx	lr
  40a61c:	4608      	mov	r0, r1
  40a61e:	4770      	bx	lr
  40a620:	238a      	movs	r3, #138	; 0x8a
  40a622:	6003      	str	r3, [r0, #0]
  40a624:	f04f 30ff 	mov.w	r0, #4294967295
  40a628:	4770      	bx	lr
  40a62a:	bf00      	nop

0040a62c <_write_r>:
  40a62c:	b570      	push	{r4, r5, r6, lr}
  40a62e:	460d      	mov	r5, r1
  40a630:	4c08      	ldr	r4, [pc, #32]	; (40a654 <_write_r+0x28>)
  40a632:	4611      	mov	r1, r2
  40a634:	4606      	mov	r6, r0
  40a636:	461a      	mov	r2, r3
  40a638:	4628      	mov	r0, r5
  40a63a:	2300      	movs	r3, #0
  40a63c:	6023      	str	r3, [r4, #0]
  40a63e:	f7f8 fcd5 	bl	402fec <_write>
  40a642:	1c43      	adds	r3, r0, #1
  40a644:	d000      	beq.n	40a648 <_write_r+0x1c>
  40a646:	bd70      	pop	{r4, r5, r6, pc}
  40a648:	6823      	ldr	r3, [r4, #0]
  40a64a:	2b00      	cmp	r3, #0
  40a64c:	d0fb      	beq.n	40a646 <_write_r+0x1a>
  40a64e:	6033      	str	r3, [r6, #0]
  40a650:	bd70      	pop	{r4, r5, r6, pc}
  40a652:	bf00      	nop
  40a654:	204010a8 	.word	0x204010a8

0040a658 <__register_exitproc>:
  40a658:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40a65c:	4c25      	ldr	r4, [pc, #148]	; (40a6f4 <__register_exitproc+0x9c>)
  40a65e:	6825      	ldr	r5, [r4, #0]
  40a660:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  40a664:	4606      	mov	r6, r0
  40a666:	4688      	mov	r8, r1
  40a668:	4692      	mov	sl, r2
  40a66a:	4699      	mov	r9, r3
  40a66c:	b3c4      	cbz	r4, 40a6e0 <__register_exitproc+0x88>
  40a66e:	6860      	ldr	r0, [r4, #4]
  40a670:	281f      	cmp	r0, #31
  40a672:	dc17      	bgt.n	40a6a4 <__register_exitproc+0x4c>
  40a674:	1c43      	adds	r3, r0, #1
  40a676:	b176      	cbz	r6, 40a696 <__register_exitproc+0x3e>
  40a678:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40a67c:	2201      	movs	r2, #1
  40a67e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40a682:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  40a686:	4082      	lsls	r2, r0
  40a688:	4311      	orrs	r1, r2
  40a68a:	2e02      	cmp	r6, #2
  40a68c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  40a690:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  40a694:	d01e      	beq.n	40a6d4 <__register_exitproc+0x7c>
  40a696:	3002      	adds	r0, #2
  40a698:	6063      	str	r3, [r4, #4]
  40a69a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40a69e:	2000      	movs	r0, #0
  40a6a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a6a4:	4b14      	ldr	r3, [pc, #80]	; (40a6f8 <__register_exitproc+0xa0>)
  40a6a6:	b303      	cbz	r3, 40a6ea <__register_exitproc+0x92>
  40a6a8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40a6ac:	f7fe fcac 	bl	409008 <malloc>
  40a6b0:	4604      	mov	r4, r0
  40a6b2:	b1d0      	cbz	r0, 40a6ea <__register_exitproc+0x92>
  40a6b4:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40a6b8:	2700      	movs	r7, #0
  40a6ba:	e880 0088 	stmia.w	r0, {r3, r7}
  40a6be:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40a6c2:	4638      	mov	r0, r7
  40a6c4:	2301      	movs	r3, #1
  40a6c6:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40a6ca:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40a6ce:	2e00      	cmp	r6, #0
  40a6d0:	d0e1      	beq.n	40a696 <__register_exitproc+0x3e>
  40a6d2:	e7d1      	b.n	40a678 <__register_exitproc+0x20>
  40a6d4:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  40a6d8:	430a      	orrs	r2, r1
  40a6da:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40a6de:	e7da      	b.n	40a696 <__register_exitproc+0x3e>
  40a6e0:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  40a6e4:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40a6e8:	e7c1      	b.n	40a66e <__register_exitproc+0x16>
  40a6ea:	f04f 30ff 	mov.w	r0, #4294967295
  40a6ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a6f2:	bf00      	nop
  40a6f4:	0040c624 	.word	0x0040c624
  40a6f8:	00409009 	.word	0x00409009

0040a6fc <_calloc_r>:
  40a6fc:	b510      	push	{r4, lr}
  40a6fe:	fb02 f101 	mul.w	r1, r2, r1
  40a702:	f7fe fc89 	bl	409018 <_malloc_r>
  40a706:	4604      	mov	r4, r0
  40a708:	b1d8      	cbz	r0, 40a742 <_calloc_r+0x46>
  40a70a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40a70e:	f022 0203 	bic.w	r2, r2, #3
  40a712:	3a04      	subs	r2, #4
  40a714:	2a24      	cmp	r2, #36	; 0x24
  40a716:	d818      	bhi.n	40a74a <_calloc_r+0x4e>
  40a718:	2a13      	cmp	r2, #19
  40a71a:	d914      	bls.n	40a746 <_calloc_r+0x4a>
  40a71c:	2300      	movs	r3, #0
  40a71e:	2a1b      	cmp	r2, #27
  40a720:	6003      	str	r3, [r0, #0]
  40a722:	6043      	str	r3, [r0, #4]
  40a724:	d916      	bls.n	40a754 <_calloc_r+0x58>
  40a726:	2a24      	cmp	r2, #36	; 0x24
  40a728:	6083      	str	r3, [r0, #8]
  40a72a:	60c3      	str	r3, [r0, #12]
  40a72c:	bf11      	iteee	ne
  40a72e:	f100 0210 	addne.w	r2, r0, #16
  40a732:	6103      	streq	r3, [r0, #16]
  40a734:	6143      	streq	r3, [r0, #20]
  40a736:	f100 0218 	addeq.w	r2, r0, #24
  40a73a:	2300      	movs	r3, #0
  40a73c:	6013      	str	r3, [r2, #0]
  40a73e:	6053      	str	r3, [r2, #4]
  40a740:	6093      	str	r3, [r2, #8]
  40a742:	4620      	mov	r0, r4
  40a744:	bd10      	pop	{r4, pc}
  40a746:	4602      	mov	r2, r0
  40a748:	e7f7      	b.n	40a73a <_calloc_r+0x3e>
  40a74a:	2100      	movs	r1, #0
  40a74c:	f7f9 ff9e 	bl	40468c <memset>
  40a750:	4620      	mov	r0, r4
  40a752:	bd10      	pop	{r4, pc}
  40a754:	f100 0208 	add.w	r2, r0, #8
  40a758:	e7ef      	b.n	40a73a <_calloc_r+0x3e>
  40a75a:	bf00      	nop

0040a75c <_close_r>:
  40a75c:	b538      	push	{r3, r4, r5, lr}
  40a75e:	4c07      	ldr	r4, [pc, #28]	; (40a77c <_close_r+0x20>)
  40a760:	2300      	movs	r3, #0
  40a762:	4605      	mov	r5, r0
  40a764:	4608      	mov	r0, r1
  40a766:	6023      	str	r3, [r4, #0]
  40a768:	f7f9 faf0 	bl	403d4c <_close>
  40a76c:	1c43      	adds	r3, r0, #1
  40a76e:	d000      	beq.n	40a772 <_close_r+0x16>
  40a770:	bd38      	pop	{r3, r4, r5, pc}
  40a772:	6823      	ldr	r3, [r4, #0]
  40a774:	2b00      	cmp	r3, #0
  40a776:	d0fb      	beq.n	40a770 <_close_r+0x14>
  40a778:	602b      	str	r3, [r5, #0]
  40a77a:	bd38      	pop	{r3, r4, r5, pc}
  40a77c:	204010a8 	.word	0x204010a8

0040a780 <_fclose_r>:
  40a780:	2900      	cmp	r1, #0
  40a782:	d03d      	beq.n	40a800 <_fclose_r+0x80>
  40a784:	b570      	push	{r4, r5, r6, lr}
  40a786:	4605      	mov	r5, r0
  40a788:	460c      	mov	r4, r1
  40a78a:	b108      	cbz	r0, 40a790 <_fclose_r+0x10>
  40a78c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40a78e:	b37b      	cbz	r3, 40a7f0 <_fclose_r+0x70>
  40a790:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a794:	b90b      	cbnz	r3, 40a79a <_fclose_r+0x1a>
  40a796:	2000      	movs	r0, #0
  40a798:	bd70      	pop	{r4, r5, r6, pc}
  40a79a:	4621      	mov	r1, r4
  40a79c:	4628      	mov	r0, r5
  40a79e:	f7fd ff1b 	bl	4085d8 <__sflush_r>
  40a7a2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40a7a4:	4606      	mov	r6, r0
  40a7a6:	b133      	cbz	r3, 40a7b6 <_fclose_r+0x36>
  40a7a8:	69e1      	ldr	r1, [r4, #28]
  40a7aa:	4628      	mov	r0, r5
  40a7ac:	4798      	blx	r3
  40a7ae:	2800      	cmp	r0, #0
  40a7b0:	bfb8      	it	lt
  40a7b2:	f04f 36ff 	movlt.w	r6, #4294967295
  40a7b6:	89a3      	ldrh	r3, [r4, #12]
  40a7b8:	061b      	lsls	r3, r3, #24
  40a7ba:	d41c      	bmi.n	40a7f6 <_fclose_r+0x76>
  40a7bc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40a7be:	b141      	cbz	r1, 40a7d2 <_fclose_r+0x52>
  40a7c0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40a7c4:	4299      	cmp	r1, r3
  40a7c6:	d002      	beq.n	40a7ce <_fclose_r+0x4e>
  40a7c8:	4628      	mov	r0, r5
  40a7ca:	f7fe f907 	bl	4089dc <_free_r>
  40a7ce:	2300      	movs	r3, #0
  40a7d0:	6323      	str	r3, [r4, #48]	; 0x30
  40a7d2:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40a7d4:	b121      	cbz	r1, 40a7e0 <_fclose_r+0x60>
  40a7d6:	4628      	mov	r0, r5
  40a7d8:	f7fe f900 	bl	4089dc <_free_r>
  40a7dc:	2300      	movs	r3, #0
  40a7de:	6463      	str	r3, [r4, #68]	; 0x44
  40a7e0:	f7fe f838 	bl	408854 <__sfp_lock_acquire>
  40a7e4:	2300      	movs	r3, #0
  40a7e6:	81a3      	strh	r3, [r4, #12]
  40a7e8:	f7fe f836 	bl	408858 <__sfp_lock_release>
  40a7ec:	4630      	mov	r0, r6
  40a7ee:	bd70      	pop	{r4, r5, r6, pc}
  40a7f0:	f7fe f82a 	bl	408848 <__sinit>
  40a7f4:	e7cc      	b.n	40a790 <_fclose_r+0x10>
  40a7f6:	6921      	ldr	r1, [r4, #16]
  40a7f8:	4628      	mov	r0, r5
  40a7fa:	f7fe f8ef 	bl	4089dc <_free_r>
  40a7fe:	e7dd      	b.n	40a7bc <_fclose_r+0x3c>
  40a800:	2000      	movs	r0, #0
  40a802:	4770      	bx	lr

0040a804 <_fstat_r>:
  40a804:	b538      	push	{r3, r4, r5, lr}
  40a806:	460b      	mov	r3, r1
  40a808:	4c07      	ldr	r4, [pc, #28]	; (40a828 <_fstat_r+0x24>)
  40a80a:	4605      	mov	r5, r0
  40a80c:	4611      	mov	r1, r2
  40a80e:	4618      	mov	r0, r3
  40a810:	2300      	movs	r3, #0
  40a812:	6023      	str	r3, [r4, #0]
  40a814:	f7f9 fa9e 	bl	403d54 <_fstat>
  40a818:	1c43      	adds	r3, r0, #1
  40a81a:	d000      	beq.n	40a81e <_fstat_r+0x1a>
  40a81c:	bd38      	pop	{r3, r4, r5, pc}
  40a81e:	6823      	ldr	r3, [r4, #0]
  40a820:	2b00      	cmp	r3, #0
  40a822:	d0fb      	beq.n	40a81c <_fstat_r+0x18>
  40a824:	602b      	str	r3, [r5, #0]
  40a826:	bd38      	pop	{r3, r4, r5, pc}
  40a828:	204010a8 	.word	0x204010a8

0040a82c <_isatty_r>:
  40a82c:	b538      	push	{r3, r4, r5, lr}
  40a82e:	4c07      	ldr	r4, [pc, #28]	; (40a84c <_isatty_r+0x20>)
  40a830:	2300      	movs	r3, #0
  40a832:	4605      	mov	r5, r0
  40a834:	4608      	mov	r0, r1
  40a836:	6023      	str	r3, [r4, #0]
  40a838:	f7f9 fa92 	bl	403d60 <_isatty>
  40a83c:	1c43      	adds	r3, r0, #1
  40a83e:	d000      	beq.n	40a842 <_isatty_r+0x16>
  40a840:	bd38      	pop	{r3, r4, r5, pc}
  40a842:	6823      	ldr	r3, [r4, #0]
  40a844:	2b00      	cmp	r3, #0
  40a846:	d0fb      	beq.n	40a840 <_isatty_r+0x14>
  40a848:	602b      	str	r3, [r5, #0]
  40a84a:	bd38      	pop	{r3, r4, r5, pc}
  40a84c:	204010a8 	.word	0x204010a8

0040a850 <_lseek_r>:
  40a850:	b570      	push	{r4, r5, r6, lr}
  40a852:	460d      	mov	r5, r1
  40a854:	4c08      	ldr	r4, [pc, #32]	; (40a878 <_lseek_r+0x28>)
  40a856:	4611      	mov	r1, r2
  40a858:	4606      	mov	r6, r0
  40a85a:	461a      	mov	r2, r3
  40a85c:	4628      	mov	r0, r5
  40a85e:	2300      	movs	r3, #0
  40a860:	6023      	str	r3, [r4, #0]
  40a862:	f7f9 fa7f 	bl	403d64 <_lseek>
  40a866:	1c43      	adds	r3, r0, #1
  40a868:	d000      	beq.n	40a86c <_lseek_r+0x1c>
  40a86a:	bd70      	pop	{r4, r5, r6, pc}
  40a86c:	6823      	ldr	r3, [r4, #0]
  40a86e:	2b00      	cmp	r3, #0
  40a870:	d0fb      	beq.n	40a86a <_lseek_r+0x1a>
  40a872:	6033      	str	r3, [r6, #0]
  40a874:	bd70      	pop	{r4, r5, r6, pc}
  40a876:	bf00      	nop
  40a878:	204010a8 	.word	0x204010a8

0040a87c <_read_r>:
  40a87c:	b570      	push	{r4, r5, r6, lr}
  40a87e:	460d      	mov	r5, r1
  40a880:	4c08      	ldr	r4, [pc, #32]	; (40a8a4 <_read_r+0x28>)
  40a882:	4611      	mov	r1, r2
  40a884:	4606      	mov	r6, r0
  40a886:	461a      	mov	r2, r3
  40a888:	4628      	mov	r0, r5
  40a88a:	2300      	movs	r3, #0
  40a88c:	6023      	str	r3, [r4, #0]
  40a88e:	f7f8 fb8f 	bl	402fb0 <_read>
  40a892:	1c43      	adds	r3, r0, #1
  40a894:	d000      	beq.n	40a898 <_read_r+0x1c>
  40a896:	bd70      	pop	{r4, r5, r6, pc}
  40a898:	6823      	ldr	r3, [r4, #0]
  40a89a:	2b00      	cmp	r3, #0
  40a89c:	d0fb      	beq.n	40a896 <_read_r+0x1a>
  40a89e:	6033      	str	r3, [r6, #0]
  40a8a0:	bd70      	pop	{r4, r5, r6, pc}
  40a8a2:	bf00      	nop
  40a8a4:	204010a8 	.word	0x204010a8

0040a8a8 <__aeabi_drsub>:
  40a8a8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40a8ac:	e002      	b.n	40a8b4 <__adddf3>
  40a8ae:	bf00      	nop

0040a8b0 <__aeabi_dsub>:
  40a8b0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040a8b4 <__adddf3>:
  40a8b4:	b530      	push	{r4, r5, lr}
  40a8b6:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40a8ba:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40a8be:	ea94 0f05 	teq	r4, r5
  40a8c2:	bf08      	it	eq
  40a8c4:	ea90 0f02 	teqeq	r0, r2
  40a8c8:	bf1f      	itttt	ne
  40a8ca:	ea54 0c00 	orrsne.w	ip, r4, r0
  40a8ce:	ea55 0c02 	orrsne.w	ip, r5, r2
  40a8d2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40a8d6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40a8da:	f000 80e2 	beq.w	40aaa2 <__adddf3+0x1ee>
  40a8de:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40a8e2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40a8e6:	bfb8      	it	lt
  40a8e8:	426d      	neglt	r5, r5
  40a8ea:	dd0c      	ble.n	40a906 <__adddf3+0x52>
  40a8ec:	442c      	add	r4, r5
  40a8ee:	ea80 0202 	eor.w	r2, r0, r2
  40a8f2:	ea81 0303 	eor.w	r3, r1, r3
  40a8f6:	ea82 0000 	eor.w	r0, r2, r0
  40a8fa:	ea83 0101 	eor.w	r1, r3, r1
  40a8fe:	ea80 0202 	eor.w	r2, r0, r2
  40a902:	ea81 0303 	eor.w	r3, r1, r3
  40a906:	2d36      	cmp	r5, #54	; 0x36
  40a908:	bf88      	it	hi
  40a90a:	bd30      	pophi	{r4, r5, pc}
  40a90c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40a910:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40a914:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40a918:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40a91c:	d002      	beq.n	40a924 <__adddf3+0x70>
  40a91e:	4240      	negs	r0, r0
  40a920:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40a924:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40a928:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40a92c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40a930:	d002      	beq.n	40a938 <__adddf3+0x84>
  40a932:	4252      	negs	r2, r2
  40a934:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40a938:	ea94 0f05 	teq	r4, r5
  40a93c:	f000 80a7 	beq.w	40aa8e <__adddf3+0x1da>
  40a940:	f1a4 0401 	sub.w	r4, r4, #1
  40a944:	f1d5 0e20 	rsbs	lr, r5, #32
  40a948:	db0d      	blt.n	40a966 <__adddf3+0xb2>
  40a94a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40a94e:	fa22 f205 	lsr.w	r2, r2, r5
  40a952:	1880      	adds	r0, r0, r2
  40a954:	f141 0100 	adc.w	r1, r1, #0
  40a958:	fa03 f20e 	lsl.w	r2, r3, lr
  40a95c:	1880      	adds	r0, r0, r2
  40a95e:	fa43 f305 	asr.w	r3, r3, r5
  40a962:	4159      	adcs	r1, r3
  40a964:	e00e      	b.n	40a984 <__adddf3+0xd0>
  40a966:	f1a5 0520 	sub.w	r5, r5, #32
  40a96a:	f10e 0e20 	add.w	lr, lr, #32
  40a96e:	2a01      	cmp	r2, #1
  40a970:	fa03 fc0e 	lsl.w	ip, r3, lr
  40a974:	bf28      	it	cs
  40a976:	f04c 0c02 	orrcs.w	ip, ip, #2
  40a97a:	fa43 f305 	asr.w	r3, r3, r5
  40a97e:	18c0      	adds	r0, r0, r3
  40a980:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40a984:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40a988:	d507      	bpl.n	40a99a <__adddf3+0xe6>
  40a98a:	f04f 0e00 	mov.w	lr, #0
  40a98e:	f1dc 0c00 	rsbs	ip, ip, #0
  40a992:	eb7e 0000 	sbcs.w	r0, lr, r0
  40a996:	eb6e 0101 	sbc.w	r1, lr, r1
  40a99a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40a99e:	d31b      	bcc.n	40a9d8 <__adddf3+0x124>
  40a9a0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40a9a4:	d30c      	bcc.n	40a9c0 <__adddf3+0x10c>
  40a9a6:	0849      	lsrs	r1, r1, #1
  40a9a8:	ea5f 0030 	movs.w	r0, r0, rrx
  40a9ac:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40a9b0:	f104 0401 	add.w	r4, r4, #1
  40a9b4:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40a9b8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40a9bc:	f080 809a 	bcs.w	40aaf4 <__adddf3+0x240>
  40a9c0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40a9c4:	bf08      	it	eq
  40a9c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40a9ca:	f150 0000 	adcs.w	r0, r0, #0
  40a9ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40a9d2:	ea41 0105 	orr.w	r1, r1, r5
  40a9d6:	bd30      	pop	{r4, r5, pc}
  40a9d8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40a9dc:	4140      	adcs	r0, r0
  40a9de:	eb41 0101 	adc.w	r1, r1, r1
  40a9e2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40a9e6:	f1a4 0401 	sub.w	r4, r4, #1
  40a9ea:	d1e9      	bne.n	40a9c0 <__adddf3+0x10c>
  40a9ec:	f091 0f00 	teq	r1, #0
  40a9f0:	bf04      	itt	eq
  40a9f2:	4601      	moveq	r1, r0
  40a9f4:	2000      	moveq	r0, #0
  40a9f6:	fab1 f381 	clz	r3, r1
  40a9fa:	bf08      	it	eq
  40a9fc:	3320      	addeq	r3, #32
  40a9fe:	f1a3 030b 	sub.w	r3, r3, #11
  40aa02:	f1b3 0220 	subs.w	r2, r3, #32
  40aa06:	da0c      	bge.n	40aa22 <__adddf3+0x16e>
  40aa08:	320c      	adds	r2, #12
  40aa0a:	dd08      	ble.n	40aa1e <__adddf3+0x16a>
  40aa0c:	f102 0c14 	add.w	ip, r2, #20
  40aa10:	f1c2 020c 	rsb	r2, r2, #12
  40aa14:	fa01 f00c 	lsl.w	r0, r1, ip
  40aa18:	fa21 f102 	lsr.w	r1, r1, r2
  40aa1c:	e00c      	b.n	40aa38 <__adddf3+0x184>
  40aa1e:	f102 0214 	add.w	r2, r2, #20
  40aa22:	bfd8      	it	le
  40aa24:	f1c2 0c20 	rsble	ip, r2, #32
  40aa28:	fa01 f102 	lsl.w	r1, r1, r2
  40aa2c:	fa20 fc0c 	lsr.w	ip, r0, ip
  40aa30:	bfdc      	itt	le
  40aa32:	ea41 010c 	orrle.w	r1, r1, ip
  40aa36:	4090      	lslle	r0, r2
  40aa38:	1ae4      	subs	r4, r4, r3
  40aa3a:	bfa2      	ittt	ge
  40aa3c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40aa40:	4329      	orrge	r1, r5
  40aa42:	bd30      	popge	{r4, r5, pc}
  40aa44:	ea6f 0404 	mvn.w	r4, r4
  40aa48:	3c1f      	subs	r4, #31
  40aa4a:	da1c      	bge.n	40aa86 <__adddf3+0x1d2>
  40aa4c:	340c      	adds	r4, #12
  40aa4e:	dc0e      	bgt.n	40aa6e <__adddf3+0x1ba>
  40aa50:	f104 0414 	add.w	r4, r4, #20
  40aa54:	f1c4 0220 	rsb	r2, r4, #32
  40aa58:	fa20 f004 	lsr.w	r0, r0, r4
  40aa5c:	fa01 f302 	lsl.w	r3, r1, r2
  40aa60:	ea40 0003 	orr.w	r0, r0, r3
  40aa64:	fa21 f304 	lsr.w	r3, r1, r4
  40aa68:	ea45 0103 	orr.w	r1, r5, r3
  40aa6c:	bd30      	pop	{r4, r5, pc}
  40aa6e:	f1c4 040c 	rsb	r4, r4, #12
  40aa72:	f1c4 0220 	rsb	r2, r4, #32
  40aa76:	fa20 f002 	lsr.w	r0, r0, r2
  40aa7a:	fa01 f304 	lsl.w	r3, r1, r4
  40aa7e:	ea40 0003 	orr.w	r0, r0, r3
  40aa82:	4629      	mov	r1, r5
  40aa84:	bd30      	pop	{r4, r5, pc}
  40aa86:	fa21 f004 	lsr.w	r0, r1, r4
  40aa8a:	4629      	mov	r1, r5
  40aa8c:	bd30      	pop	{r4, r5, pc}
  40aa8e:	f094 0f00 	teq	r4, #0
  40aa92:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40aa96:	bf06      	itte	eq
  40aa98:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40aa9c:	3401      	addeq	r4, #1
  40aa9e:	3d01      	subne	r5, #1
  40aaa0:	e74e      	b.n	40a940 <__adddf3+0x8c>
  40aaa2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40aaa6:	bf18      	it	ne
  40aaa8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40aaac:	d029      	beq.n	40ab02 <__adddf3+0x24e>
  40aaae:	ea94 0f05 	teq	r4, r5
  40aab2:	bf08      	it	eq
  40aab4:	ea90 0f02 	teqeq	r0, r2
  40aab8:	d005      	beq.n	40aac6 <__adddf3+0x212>
  40aaba:	ea54 0c00 	orrs.w	ip, r4, r0
  40aabe:	bf04      	itt	eq
  40aac0:	4619      	moveq	r1, r3
  40aac2:	4610      	moveq	r0, r2
  40aac4:	bd30      	pop	{r4, r5, pc}
  40aac6:	ea91 0f03 	teq	r1, r3
  40aaca:	bf1e      	ittt	ne
  40aacc:	2100      	movne	r1, #0
  40aace:	2000      	movne	r0, #0
  40aad0:	bd30      	popne	{r4, r5, pc}
  40aad2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40aad6:	d105      	bne.n	40aae4 <__adddf3+0x230>
  40aad8:	0040      	lsls	r0, r0, #1
  40aada:	4149      	adcs	r1, r1
  40aadc:	bf28      	it	cs
  40aade:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40aae2:	bd30      	pop	{r4, r5, pc}
  40aae4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40aae8:	bf3c      	itt	cc
  40aaea:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40aaee:	bd30      	popcc	{r4, r5, pc}
  40aaf0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40aaf4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40aaf8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40aafc:	f04f 0000 	mov.w	r0, #0
  40ab00:	bd30      	pop	{r4, r5, pc}
  40ab02:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40ab06:	bf1a      	itte	ne
  40ab08:	4619      	movne	r1, r3
  40ab0a:	4610      	movne	r0, r2
  40ab0c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40ab10:	bf1c      	itt	ne
  40ab12:	460b      	movne	r3, r1
  40ab14:	4602      	movne	r2, r0
  40ab16:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40ab1a:	bf06      	itte	eq
  40ab1c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40ab20:	ea91 0f03 	teqeq	r1, r3
  40ab24:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40ab28:	bd30      	pop	{r4, r5, pc}
  40ab2a:	bf00      	nop

0040ab2c <__aeabi_ui2d>:
  40ab2c:	f090 0f00 	teq	r0, #0
  40ab30:	bf04      	itt	eq
  40ab32:	2100      	moveq	r1, #0
  40ab34:	4770      	bxeq	lr
  40ab36:	b530      	push	{r4, r5, lr}
  40ab38:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40ab3c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40ab40:	f04f 0500 	mov.w	r5, #0
  40ab44:	f04f 0100 	mov.w	r1, #0
  40ab48:	e750      	b.n	40a9ec <__adddf3+0x138>
  40ab4a:	bf00      	nop

0040ab4c <__aeabi_i2d>:
  40ab4c:	f090 0f00 	teq	r0, #0
  40ab50:	bf04      	itt	eq
  40ab52:	2100      	moveq	r1, #0
  40ab54:	4770      	bxeq	lr
  40ab56:	b530      	push	{r4, r5, lr}
  40ab58:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40ab5c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40ab60:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40ab64:	bf48      	it	mi
  40ab66:	4240      	negmi	r0, r0
  40ab68:	f04f 0100 	mov.w	r1, #0
  40ab6c:	e73e      	b.n	40a9ec <__adddf3+0x138>
  40ab6e:	bf00      	nop

0040ab70 <__aeabi_f2d>:
  40ab70:	0042      	lsls	r2, r0, #1
  40ab72:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40ab76:	ea4f 0131 	mov.w	r1, r1, rrx
  40ab7a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40ab7e:	bf1f      	itttt	ne
  40ab80:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40ab84:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40ab88:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40ab8c:	4770      	bxne	lr
  40ab8e:	f092 0f00 	teq	r2, #0
  40ab92:	bf14      	ite	ne
  40ab94:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40ab98:	4770      	bxeq	lr
  40ab9a:	b530      	push	{r4, r5, lr}
  40ab9c:	f44f 7460 	mov.w	r4, #896	; 0x380
  40aba0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40aba4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40aba8:	e720      	b.n	40a9ec <__adddf3+0x138>
  40abaa:	bf00      	nop

0040abac <__aeabi_ul2d>:
  40abac:	ea50 0201 	orrs.w	r2, r0, r1
  40abb0:	bf08      	it	eq
  40abb2:	4770      	bxeq	lr
  40abb4:	b530      	push	{r4, r5, lr}
  40abb6:	f04f 0500 	mov.w	r5, #0
  40abba:	e00a      	b.n	40abd2 <__aeabi_l2d+0x16>

0040abbc <__aeabi_l2d>:
  40abbc:	ea50 0201 	orrs.w	r2, r0, r1
  40abc0:	bf08      	it	eq
  40abc2:	4770      	bxeq	lr
  40abc4:	b530      	push	{r4, r5, lr}
  40abc6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40abca:	d502      	bpl.n	40abd2 <__aeabi_l2d+0x16>
  40abcc:	4240      	negs	r0, r0
  40abce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40abd2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40abd6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40abda:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40abde:	f43f aedc 	beq.w	40a99a <__adddf3+0xe6>
  40abe2:	f04f 0203 	mov.w	r2, #3
  40abe6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40abea:	bf18      	it	ne
  40abec:	3203      	addne	r2, #3
  40abee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40abf2:	bf18      	it	ne
  40abf4:	3203      	addne	r2, #3
  40abf6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40abfa:	f1c2 0320 	rsb	r3, r2, #32
  40abfe:	fa00 fc03 	lsl.w	ip, r0, r3
  40ac02:	fa20 f002 	lsr.w	r0, r0, r2
  40ac06:	fa01 fe03 	lsl.w	lr, r1, r3
  40ac0a:	ea40 000e 	orr.w	r0, r0, lr
  40ac0e:	fa21 f102 	lsr.w	r1, r1, r2
  40ac12:	4414      	add	r4, r2
  40ac14:	e6c1      	b.n	40a99a <__adddf3+0xe6>
  40ac16:	bf00      	nop

0040ac18 <__aeabi_dmul>:
  40ac18:	b570      	push	{r4, r5, r6, lr}
  40ac1a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40ac1e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40ac22:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40ac26:	bf1d      	ittte	ne
  40ac28:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40ac2c:	ea94 0f0c 	teqne	r4, ip
  40ac30:	ea95 0f0c 	teqne	r5, ip
  40ac34:	f000 f8de 	bleq	40adf4 <__aeabi_dmul+0x1dc>
  40ac38:	442c      	add	r4, r5
  40ac3a:	ea81 0603 	eor.w	r6, r1, r3
  40ac3e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40ac42:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40ac46:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40ac4a:	bf18      	it	ne
  40ac4c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40ac50:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40ac54:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40ac58:	d038      	beq.n	40accc <__aeabi_dmul+0xb4>
  40ac5a:	fba0 ce02 	umull	ip, lr, r0, r2
  40ac5e:	f04f 0500 	mov.w	r5, #0
  40ac62:	fbe1 e502 	umlal	lr, r5, r1, r2
  40ac66:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40ac6a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40ac6e:	f04f 0600 	mov.w	r6, #0
  40ac72:	fbe1 5603 	umlal	r5, r6, r1, r3
  40ac76:	f09c 0f00 	teq	ip, #0
  40ac7a:	bf18      	it	ne
  40ac7c:	f04e 0e01 	orrne.w	lr, lr, #1
  40ac80:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40ac84:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40ac88:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40ac8c:	d204      	bcs.n	40ac98 <__aeabi_dmul+0x80>
  40ac8e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40ac92:	416d      	adcs	r5, r5
  40ac94:	eb46 0606 	adc.w	r6, r6, r6
  40ac98:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40ac9c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40aca0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40aca4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40aca8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40acac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40acb0:	bf88      	it	hi
  40acb2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40acb6:	d81e      	bhi.n	40acf6 <__aeabi_dmul+0xde>
  40acb8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40acbc:	bf08      	it	eq
  40acbe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40acc2:	f150 0000 	adcs.w	r0, r0, #0
  40acc6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40acca:	bd70      	pop	{r4, r5, r6, pc}
  40accc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40acd0:	ea46 0101 	orr.w	r1, r6, r1
  40acd4:	ea40 0002 	orr.w	r0, r0, r2
  40acd8:	ea81 0103 	eor.w	r1, r1, r3
  40acdc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40ace0:	bfc2      	ittt	gt
  40ace2:	ebd4 050c 	rsbsgt	r5, r4, ip
  40ace6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40acea:	bd70      	popgt	{r4, r5, r6, pc}
  40acec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40acf0:	f04f 0e00 	mov.w	lr, #0
  40acf4:	3c01      	subs	r4, #1
  40acf6:	f300 80ab 	bgt.w	40ae50 <__aeabi_dmul+0x238>
  40acfa:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40acfe:	bfde      	ittt	le
  40ad00:	2000      	movle	r0, #0
  40ad02:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40ad06:	bd70      	pople	{r4, r5, r6, pc}
  40ad08:	f1c4 0400 	rsb	r4, r4, #0
  40ad0c:	3c20      	subs	r4, #32
  40ad0e:	da35      	bge.n	40ad7c <__aeabi_dmul+0x164>
  40ad10:	340c      	adds	r4, #12
  40ad12:	dc1b      	bgt.n	40ad4c <__aeabi_dmul+0x134>
  40ad14:	f104 0414 	add.w	r4, r4, #20
  40ad18:	f1c4 0520 	rsb	r5, r4, #32
  40ad1c:	fa00 f305 	lsl.w	r3, r0, r5
  40ad20:	fa20 f004 	lsr.w	r0, r0, r4
  40ad24:	fa01 f205 	lsl.w	r2, r1, r5
  40ad28:	ea40 0002 	orr.w	r0, r0, r2
  40ad2c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40ad30:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40ad34:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40ad38:	fa21 f604 	lsr.w	r6, r1, r4
  40ad3c:	eb42 0106 	adc.w	r1, r2, r6
  40ad40:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40ad44:	bf08      	it	eq
  40ad46:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40ad4a:	bd70      	pop	{r4, r5, r6, pc}
  40ad4c:	f1c4 040c 	rsb	r4, r4, #12
  40ad50:	f1c4 0520 	rsb	r5, r4, #32
  40ad54:	fa00 f304 	lsl.w	r3, r0, r4
  40ad58:	fa20 f005 	lsr.w	r0, r0, r5
  40ad5c:	fa01 f204 	lsl.w	r2, r1, r4
  40ad60:	ea40 0002 	orr.w	r0, r0, r2
  40ad64:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40ad68:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40ad6c:	f141 0100 	adc.w	r1, r1, #0
  40ad70:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40ad74:	bf08      	it	eq
  40ad76:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40ad7a:	bd70      	pop	{r4, r5, r6, pc}
  40ad7c:	f1c4 0520 	rsb	r5, r4, #32
  40ad80:	fa00 f205 	lsl.w	r2, r0, r5
  40ad84:	ea4e 0e02 	orr.w	lr, lr, r2
  40ad88:	fa20 f304 	lsr.w	r3, r0, r4
  40ad8c:	fa01 f205 	lsl.w	r2, r1, r5
  40ad90:	ea43 0302 	orr.w	r3, r3, r2
  40ad94:	fa21 f004 	lsr.w	r0, r1, r4
  40ad98:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40ad9c:	fa21 f204 	lsr.w	r2, r1, r4
  40ada0:	ea20 0002 	bic.w	r0, r0, r2
  40ada4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40ada8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40adac:	bf08      	it	eq
  40adae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40adb2:	bd70      	pop	{r4, r5, r6, pc}
  40adb4:	f094 0f00 	teq	r4, #0
  40adb8:	d10f      	bne.n	40adda <__aeabi_dmul+0x1c2>
  40adba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40adbe:	0040      	lsls	r0, r0, #1
  40adc0:	eb41 0101 	adc.w	r1, r1, r1
  40adc4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40adc8:	bf08      	it	eq
  40adca:	3c01      	subeq	r4, #1
  40adcc:	d0f7      	beq.n	40adbe <__aeabi_dmul+0x1a6>
  40adce:	ea41 0106 	orr.w	r1, r1, r6
  40add2:	f095 0f00 	teq	r5, #0
  40add6:	bf18      	it	ne
  40add8:	4770      	bxne	lr
  40adda:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40adde:	0052      	lsls	r2, r2, #1
  40ade0:	eb43 0303 	adc.w	r3, r3, r3
  40ade4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40ade8:	bf08      	it	eq
  40adea:	3d01      	subeq	r5, #1
  40adec:	d0f7      	beq.n	40adde <__aeabi_dmul+0x1c6>
  40adee:	ea43 0306 	orr.w	r3, r3, r6
  40adf2:	4770      	bx	lr
  40adf4:	ea94 0f0c 	teq	r4, ip
  40adf8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40adfc:	bf18      	it	ne
  40adfe:	ea95 0f0c 	teqne	r5, ip
  40ae02:	d00c      	beq.n	40ae1e <__aeabi_dmul+0x206>
  40ae04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40ae08:	bf18      	it	ne
  40ae0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40ae0e:	d1d1      	bne.n	40adb4 <__aeabi_dmul+0x19c>
  40ae10:	ea81 0103 	eor.w	r1, r1, r3
  40ae14:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40ae18:	f04f 0000 	mov.w	r0, #0
  40ae1c:	bd70      	pop	{r4, r5, r6, pc}
  40ae1e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40ae22:	bf06      	itte	eq
  40ae24:	4610      	moveq	r0, r2
  40ae26:	4619      	moveq	r1, r3
  40ae28:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40ae2c:	d019      	beq.n	40ae62 <__aeabi_dmul+0x24a>
  40ae2e:	ea94 0f0c 	teq	r4, ip
  40ae32:	d102      	bne.n	40ae3a <__aeabi_dmul+0x222>
  40ae34:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40ae38:	d113      	bne.n	40ae62 <__aeabi_dmul+0x24a>
  40ae3a:	ea95 0f0c 	teq	r5, ip
  40ae3e:	d105      	bne.n	40ae4c <__aeabi_dmul+0x234>
  40ae40:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40ae44:	bf1c      	itt	ne
  40ae46:	4610      	movne	r0, r2
  40ae48:	4619      	movne	r1, r3
  40ae4a:	d10a      	bne.n	40ae62 <__aeabi_dmul+0x24a>
  40ae4c:	ea81 0103 	eor.w	r1, r1, r3
  40ae50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40ae54:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40ae58:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40ae5c:	f04f 0000 	mov.w	r0, #0
  40ae60:	bd70      	pop	{r4, r5, r6, pc}
  40ae62:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40ae66:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40ae6a:	bd70      	pop	{r4, r5, r6, pc}

0040ae6c <__aeabi_ddiv>:
  40ae6c:	b570      	push	{r4, r5, r6, lr}
  40ae6e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40ae72:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40ae76:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40ae7a:	bf1d      	ittte	ne
  40ae7c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40ae80:	ea94 0f0c 	teqne	r4, ip
  40ae84:	ea95 0f0c 	teqne	r5, ip
  40ae88:	f000 f8a7 	bleq	40afda <__aeabi_ddiv+0x16e>
  40ae8c:	eba4 0405 	sub.w	r4, r4, r5
  40ae90:	ea81 0e03 	eor.w	lr, r1, r3
  40ae94:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40ae98:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40ae9c:	f000 8088 	beq.w	40afb0 <__aeabi_ddiv+0x144>
  40aea0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40aea4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40aea8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40aeac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40aeb0:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40aeb4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40aeb8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40aebc:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40aec0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40aec4:	429d      	cmp	r5, r3
  40aec6:	bf08      	it	eq
  40aec8:	4296      	cmpeq	r6, r2
  40aeca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40aece:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40aed2:	d202      	bcs.n	40aeda <__aeabi_ddiv+0x6e>
  40aed4:	085b      	lsrs	r3, r3, #1
  40aed6:	ea4f 0232 	mov.w	r2, r2, rrx
  40aeda:	1ab6      	subs	r6, r6, r2
  40aedc:	eb65 0503 	sbc.w	r5, r5, r3
  40aee0:	085b      	lsrs	r3, r3, #1
  40aee2:	ea4f 0232 	mov.w	r2, r2, rrx
  40aee6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40aeea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40aeee:	ebb6 0e02 	subs.w	lr, r6, r2
  40aef2:	eb75 0e03 	sbcs.w	lr, r5, r3
  40aef6:	bf22      	ittt	cs
  40aef8:	1ab6      	subcs	r6, r6, r2
  40aefa:	4675      	movcs	r5, lr
  40aefc:	ea40 000c 	orrcs.w	r0, r0, ip
  40af00:	085b      	lsrs	r3, r3, #1
  40af02:	ea4f 0232 	mov.w	r2, r2, rrx
  40af06:	ebb6 0e02 	subs.w	lr, r6, r2
  40af0a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40af0e:	bf22      	ittt	cs
  40af10:	1ab6      	subcs	r6, r6, r2
  40af12:	4675      	movcs	r5, lr
  40af14:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40af18:	085b      	lsrs	r3, r3, #1
  40af1a:	ea4f 0232 	mov.w	r2, r2, rrx
  40af1e:	ebb6 0e02 	subs.w	lr, r6, r2
  40af22:	eb75 0e03 	sbcs.w	lr, r5, r3
  40af26:	bf22      	ittt	cs
  40af28:	1ab6      	subcs	r6, r6, r2
  40af2a:	4675      	movcs	r5, lr
  40af2c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40af30:	085b      	lsrs	r3, r3, #1
  40af32:	ea4f 0232 	mov.w	r2, r2, rrx
  40af36:	ebb6 0e02 	subs.w	lr, r6, r2
  40af3a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40af3e:	bf22      	ittt	cs
  40af40:	1ab6      	subcs	r6, r6, r2
  40af42:	4675      	movcs	r5, lr
  40af44:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40af48:	ea55 0e06 	orrs.w	lr, r5, r6
  40af4c:	d018      	beq.n	40af80 <__aeabi_ddiv+0x114>
  40af4e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40af52:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40af56:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40af5a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40af5e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40af62:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40af66:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40af6a:	d1c0      	bne.n	40aeee <__aeabi_ddiv+0x82>
  40af6c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40af70:	d10b      	bne.n	40af8a <__aeabi_ddiv+0x11e>
  40af72:	ea41 0100 	orr.w	r1, r1, r0
  40af76:	f04f 0000 	mov.w	r0, #0
  40af7a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40af7e:	e7b6      	b.n	40aeee <__aeabi_ddiv+0x82>
  40af80:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40af84:	bf04      	itt	eq
  40af86:	4301      	orreq	r1, r0
  40af88:	2000      	moveq	r0, #0
  40af8a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40af8e:	bf88      	it	hi
  40af90:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40af94:	f63f aeaf 	bhi.w	40acf6 <__aeabi_dmul+0xde>
  40af98:	ebb5 0c03 	subs.w	ip, r5, r3
  40af9c:	bf04      	itt	eq
  40af9e:	ebb6 0c02 	subseq.w	ip, r6, r2
  40afa2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40afa6:	f150 0000 	adcs.w	r0, r0, #0
  40afaa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40afae:	bd70      	pop	{r4, r5, r6, pc}
  40afb0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40afb4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40afb8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40afbc:	bfc2      	ittt	gt
  40afbe:	ebd4 050c 	rsbsgt	r5, r4, ip
  40afc2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40afc6:	bd70      	popgt	{r4, r5, r6, pc}
  40afc8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40afcc:	f04f 0e00 	mov.w	lr, #0
  40afd0:	3c01      	subs	r4, #1
  40afd2:	e690      	b.n	40acf6 <__aeabi_dmul+0xde>
  40afd4:	ea45 0e06 	orr.w	lr, r5, r6
  40afd8:	e68d      	b.n	40acf6 <__aeabi_dmul+0xde>
  40afda:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40afde:	ea94 0f0c 	teq	r4, ip
  40afe2:	bf08      	it	eq
  40afe4:	ea95 0f0c 	teqeq	r5, ip
  40afe8:	f43f af3b 	beq.w	40ae62 <__aeabi_dmul+0x24a>
  40afec:	ea94 0f0c 	teq	r4, ip
  40aff0:	d10a      	bne.n	40b008 <__aeabi_ddiv+0x19c>
  40aff2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40aff6:	f47f af34 	bne.w	40ae62 <__aeabi_dmul+0x24a>
  40affa:	ea95 0f0c 	teq	r5, ip
  40affe:	f47f af25 	bne.w	40ae4c <__aeabi_dmul+0x234>
  40b002:	4610      	mov	r0, r2
  40b004:	4619      	mov	r1, r3
  40b006:	e72c      	b.n	40ae62 <__aeabi_dmul+0x24a>
  40b008:	ea95 0f0c 	teq	r5, ip
  40b00c:	d106      	bne.n	40b01c <__aeabi_ddiv+0x1b0>
  40b00e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40b012:	f43f aefd 	beq.w	40ae10 <__aeabi_dmul+0x1f8>
  40b016:	4610      	mov	r0, r2
  40b018:	4619      	mov	r1, r3
  40b01a:	e722      	b.n	40ae62 <__aeabi_dmul+0x24a>
  40b01c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40b020:	bf18      	it	ne
  40b022:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40b026:	f47f aec5 	bne.w	40adb4 <__aeabi_dmul+0x19c>
  40b02a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40b02e:	f47f af0d 	bne.w	40ae4c <__aeabi_dmul+0x234>
  40b032:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40b036:	f47f aeeb 	bne.w	40ae10 <__aeabi_dmul+0x1f8>
  40b03a:	e712      	b.n	40ae62 <__aeabi_dmul+0x24a>

0040b03c <__gedf2>:
  40b03c:	f04f 3cff 	mov.w	ip, #4294967295
  40b040:	e006      	b.n	40b050 <__cmpdf2+0x4>
  40b042:	bf00      	nop

0040b044 <__ledf2>:
  40b044:	f04f 0c01 	mov.w	ip, #1
  40b048:	e002      	b.n	40b050 <__cmpdf2+0x4>
  40b04a:	bf00      	nop

0040b04c <__cmpdf2>:
  40b04c:	f04f 0c01 	mov.w	ip, #1
  40b050:	f84d cd04 	str.w	ip, [sp, #-4]!
  40b054:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40b058:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40b05c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40b060:	bf18      	it	ne
  40b062:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40b066:	d01b      	beq.n	40b0a0 <__cmpdf2+0x54>
  40b068:	b001      	add	sp, #4
  40b06a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40b06e:	bf0c      	ite	eq
  40b070:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40b074:	ea91 0f03 	teqne	r1, r3
  40b078:	bf02      	ittt	eq
  40b07a:	ea90 0f02 	teqeq	r0, r2
  40b07e:	2000      	moveq	r0, #0
  40b080:	4770      	bxeq	lr
  40b082:	f110 0f00 	cmn.w	r0, #0
  40b086:	ea91 0f03 	teq	r1, r3
  40b08a:	bf58      	it	pl
  40b08c:	4299      	cmppl	r1, r3
  40b08e:	bf08      	it	eq
  40b090:	4290      	cmpeq	r0, r2
  40b092:	bf2c      	ite	cs
  40b094:	17d8      	asrcs	r0, r3, #31
  40b096:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40b09a:	f040 0001 	orr.w	r0, r0, #1
  40b09e:	4770      	bx	lr
  40b0a0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40b0a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40b0a8:	d102      	bne.n	40b0b0 <__cmpdf2+0x64>
  40b0aa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40b0ae:	d107      	bne.n	40b0c0 <__cmpdf2+0x74>
  40b0b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40b0b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40b0b8:	d1d6      	bne.n	40b068 <__cmpdf2+0x1c>
  40b0ba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40b0be:	d0d3      	beq.n	40b068 <__cmpdf2+0x1c>
  40b0c0:	f85d 0b04 	ldr.w	r0, [sp], #4
  40b0c4:	4770      	bx	lr
  40b0c6:	bf00      	nop

0040b0c8 <__aeabi_cdrcmple>:
  40b0c8:	4684      	mov	ip, r0
  40b0ca:	4610      	mov	r0, r2
  40b0cc:	4662      	mov	r2, ip
  40b0ce:	468c      	mov	ip, r1
  40b0d0:	4619      	mov	r1, r3
  40b0d2:	4663      	mov	r3, ip
  40b0d4:	e000      	b.n	40b0d8 <__aeabi_cdcmpeq>
  40b0d6:	bf00      	nop

0040b0d8 <__aeabi_cdcmpeq>:
  40b0d8:	b501      	push	{r0, lr}
  40b0da:	f7ff ffb7 	bl	40b04c <__cmpdf2>
  40b0de:	2800      	cmp	r0, #0
  40b0e0:	bf48      	it	mi
  40b0e2:	f110 0f00 	cmnmi.w	r0, #0
  40b0e6:	bd01      	pop	{r0, pc}

0040b0e8 <__aeabi_dcmpeq>:
  40b0e8:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b0ec:	f7ff fff4 	bl	40b0d8 <__aeabi_cdcmpeq>
  40b0f0:	bf0c      	ite	eq
  40b0f2:	2001      	moveq	r0, #1
  40b0f4:	2000      	movne	r0, #0
  40b0f6:	f85d fb08 	ldr.w	pc, [sp], #8
  40b0fa:	bf00      	nop

0040b0fc <__aeabi_dcmplt>:
  40b0fc:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b100:	f7ff ffea 	bl	40b0d8 <__aeabi_cdcmpeq>
  40b104:	bf34      	ite	cc
  40b106:	2001      	movcc	r0, #1
  40b108:	2000      	movcs	r0, #0
  40b10a:	f85d fb08 	ldr.w	pc, [sp], #8
  40b10e:	bf00      	nop

0040b110 <__aeabi_dcmple>:
  40b110:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b114:	f7ff ffe0 	bl	40b0d8 <__aeabi_cdcmpeq>
  40b118:	bf94      	ite	ls
  40b11a:	2001      	movls	r0, #1
  40b11c:	2000      	movhi	r0, #0
  40b11e:	f85d fb08 	ldr.w	pc, [sp], #8
  40b122:	bf00      	nop

0040b124 <__aeabi_dcmpge>:
  40b124:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b128:	f7ff ffce 	bl	40b0c8 <__aeabi_cdrcmple>
  40b12c:	bf94      	ite	ls
  40b12e:	2001      	movls	r0, #1
  40b130:	2000      	movhi	r0, #0
  40b132:	f85d fb08 	ldr.w	pc, [sp], #8
  40b136:	bf00      	nop

0040b138 <__aeabi_dcmpgt>:
  40b138:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b13c:	f7ff ffc4 	bl	40b0c8 <__aeabi_cdrcmple>
  40b140:	bf34      	ite	cc
  40b142:	2001      	movcc	r0, #1
  40b144:	2000      	movcs	r0, #0
  40b146:	f85d fb08 	ldr.w	pc, [sp], #8
  40b14a:	bf00      	nop

0040b14c <__aeabi_dcmpun>:
  40b14c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40b150:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40b154:	d102      	bne.n	40b15c <__aeabi_dcmpun+0x10>
  40b156:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40b15a:	d10a      	bne.n	40b172 <__aeabi_dcmpun+0x26>
  40b15c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40b160:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40b164:	d102      	bne.n	40b16c <__aeabi_dcmpun+0x20>
  40b166:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40b16a:	d102      	bne.n	40b172 <__aeabi_dcmpun+0x26>
  40b16c:	f04f 0000 	mov.w	r0, #0
  40b170:	4770      	bx	lr
  40b172:	f04f 0001 	mov.w	r0, #1
  40b176:	4770      	bx	lr

0040b178 <__aeabi_d2iz>:
  40b178:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40b17c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40b180:	d215      	bcs.n	40b1ae <__aeabi_d2iz+0x36>
  40b182:	d511      	bpl.n	40b1a8 <__aeabi_d2iz+0x30>
  40b184:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40b188:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40b18c:	d912      	bls.n	40b1b4 <__aeabi_d2iz+0x3c>
  40b18e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40b192:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40b196:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40b19a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40b19e:	fa23 f002 	lsr.w	r0, r3, r2
  40b1a2:	bf18      	it	ne
  40b1a4:	4240      	negne	r0, r0
  40b1a6:	4770      	bx	lr
  40b1a8:	f04f 0000 	mov.w	r0, #0
  40b1ac:	4770      	bx	lr
  40b1ae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40b1b2:	d105      	bne.n	40b1c0 <__aeabi_d2iz+0x48>
  40b1b4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40b1b8:	bf08      	it	eq
  40b1ba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40b1be:	4770      	bx	lr
  40b1c0:	f04f 0000 	mov.w	r0, #0
  40b1c4:	4770      	bx	lr
  40b1c6:	bf00      	nop

0040b1c8 <__aeabi_uldivmod>:
  40b1c8:	b953      	cbnz	r3, 40b1e0 <__aeabi_uldivmod+0x18>
  40b1ca:	b94a      	cbnz	r2, 40b1e0 <__aeabi_uldivmod+0x18>
  40b1cc:	2900      	cmp	r1, #0
  40b1ce:	bf08      	it	eq
  40b1d0:	2800      	cmpeq	r0, #0
  40b1d2:	bf1c      	itt	ne
  40b1d4:	f04f 31ff 	movne.w	r1, #4294967295
  40b1d8:	f04f 30ff 	movne.w	r0, #4294967295
  40b1dc:	f000 b97e 	b.w	40b4dc <__aeabi_idiv0>
  40b1e0:	f1ad 0c08 	sub.w	ip, sp, #8
  40b1e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40b1e8:	f000 f806 	bl	40b1f8 <__udivmoddi4>
  40b1ec:	f8dd e004 	ldr.w	lr, [sp, #4]
  40b1f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40b1f4:	b004      	add	sp, #16
  40b1f6:	4770      	bx	lr

0040b1f8 <__udivmoddi4>:
  40b1f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40b1fc:	468c      	mov	ip, r1
  40b1fe:	460e      	mov	r6, r1
  40b200:	4604      	mov	r4, r0
  40b202:	9d08      	ldr	r5, [sp, #32]
  40b204:	2b00      	cmp	r3, #0
  40b206:	d150      	bne.n	40b2aa <__udivmoddi4+0xb2>
  40b208:	428a      	cmp	r2, r1
  40b20a:	4617      	mov	r7, r2
  40b20c:	d96c      	bls.n	40b2e8 <__udivmoddi4+0xf0>
  40b20e:	fab2 fe82 	clz	lr, r2
  40b212:	f1be 0f00 	cmp.w	lr, #0
  40b216:	d00b      	beq.n	40b230 <__udivmoddi4+0x38>
  40b218:	f1ce 0420 	rsb	r4, lr, #32
  40b21c:	fa20 f404 	lsr.w	r4, r0, r4
  40b220:	fa01 f60e 	lsl.w	r6, r1, lr
  40b224:	ea44 0c06 	orr.w	ip, r4, r6
  40b228:	fa02 f70e 	lsl.w	r7, r2, lr
  40b22c:	fa00 f40e 	lsl.w	r4, r0, lr
  40b230:	ea4f 4917 	mov.w	r9, r7, lsr #16
  40b234:	0c22      	lsrs	r2, r4, #16
  40b236:	fbbc f0f9 	udiv	r0, ip, r9
  40b23a:	fa1f f887 	uxth.w	r8, r7
  40b23e:	fb09 c610 	mls	r6, r9, r0, ip
  40b242:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  40b246:	fb00 f308 	mul.w	r3, r0, r8
  40b24a:	42b3      	cmp	r3, r6
  40b24c:	d909      	bls.n	40b262 <__udivmoddi4+0x6a>
  40b24e:	19f6      	adds	r6, r6, r7
  40b250:	f100 32ff 	add.w	r2, r0, #4294967295
  40b254:	f080 8122 	bcs.w	40b49c <__udivmoddi4+0x2a4>
  40b258:	42b3      	cmp	r3, r6
  40b25a:	f240 811f 	bls.w	40b49c <__udivmoddi4+0x2a4>
  40b25e:	3802      	subs	r0, #2
  40b260:	443e      	add	r6, r7
  40b262:	1af6      	subs	r6, r6, r3
  40b264:	b2a2      	uxth	r2, r4
  40b266:	fbb6 f3f9 	udiv	r3, r6, r9
  40b26a:	fb09 6613 	mls	r6, r9, r3, r6
  40b26e:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  40b272:	fb03 f808 	mul.w	r8, r3, r8
  40b276:	45a0      	cmp	r8, r4
  40b278:	d909      	bls.n	40b28e <__udivmoddi4+0x96>
  40b27a:	19e4      	adds	r4, r4, r7
  40b27c:	f103 32ff 	add.w	r2, r3, #4294967295
  40b280:	f080 810a 	bcs.w	40b498 <__udivmoddi4+0x2a0>
  40b284:	45a0      	cmp	r8, r4
  40b286:	f240 8107 	bls.w	40b498 <__udivmoddi4+0x2a0>
  40b28a:	3b02      	subs	r3, #2
  40b28c:	443c      	add	r4, r7
  40b28e:	ebc8 0404 	rsb	r4, r8, r4
  40b292:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40b296:	2100      	movs	r1, #0
  40b298:	2d00      	cmp	r5, #0
  40b29a:	d062      	beq.n	40b362 <__udivmoddi4+0x16a>
  40b29c:	fa24 f40e 	lsr.w	r4, r4, lr
  40b2a0:	2300      	movs	r3, #0
  40b2a2:	602c      	str	r4, [r5, #0]
  40b2a4:	606b      	str	r3, [r5, #4]
  40b2a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b2aa:	428b      	cmp	r3, r1
  40b2ac:	d907      	bls.n	40b2be <__udivmoddi4+0xc6>
  40b2ae:	2d00      	cmp	r5, #0
  40b2b0:	d055      	beq.n	40b35e <__udivmoddi4+0x166>
  40b2b2:	2100      	movs	r1, #0
  40b2b4:	e885 0041 	stmia.w	r5, {r0, r6}
  40b2b8:	4608      	mov	r0, r1
  40b2ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b2be:	fab3 f183 	clz	r1, r3
  40b2c2:	2900      	cmp	r1, #0
  40b2c4:	f040 8090 	bne.w	40b3e8 <__udivmoddi4+0x1f0>
  40b2c8:	42b3      	cmp	r3, r6
  40b2ca:	d302      	bcc.n	40b2d2 <__udivmoddi4+0xda>
  40b2cc:	4282      	cmp	r2, r0
  40b2ce:	f200 80f8 	bhi.w	40b4c2 <__udivmoddi4+0x2ca>
  40b2d2:	1a84      	subs	r4, r0, r2
  40b2d4:	eb66 0603 	sbc.w	r6, r6, r3
  40b2d8:	2001      	movs	r0, #1
  40b2da:	46b4      	mov	ip, r6
  40b2dc:	2d00      	cmp	r5, #0
  40b2de:	d040      	beq.n	40b362 <__udivmoddi4+0x16a>
  40b2e0:	e885 1010 	stmia.w	r5, {r4, ip}
  40b2e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b2e8:	b912      	cbnz	r2, 40b2f0 <__udivmoddi4+0xf8>
  40b2ea:	2701      	movs	r7, #1
  40b2ec:	fbb7 f7f2 	udiv	r7, r7, r2
  40b2f0:	fab7 fe87 	clz	lr, r7
  40b2f4:	f1be 0f00 	cmp.w	lr, #0
  40b2f8:	d135      	bne.n	40b366 <__udivmoddi4+0x16e>
  40b2fa:	1bf3      	subs	r3, r6, r7
  40b2fc:	ea4f 4817 	mov.w	r8, r7, lsr #16
  40b300:	fa1f fc87 	uxth.w	ip, r7
  40b304:	2101      	movs	r1, #1
  40b306:	fbb3 f0f8 	udiv	r0, r3, r8
  40b30a:	0c22      	lsrs	r2, r4, #16
  40b30c:	fb08 3610 	mls	r6, r8, r0, r3
  40b310:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  40b314:	fb0c f300 	mul.w	r3, ip, r0
  40b318:	42b3      	cmp	r3, r6
  40b31a:	d907      	bls.n	40b32c <__udivmoddi4+0x134>
  40b31c:	19f6      	adds	r6, r6, r7
  40b31e:	f100 32ff 	add.w	r2, r0, #4294967295
  40b322:	d202      	bcs.n	40b32a <__udivmoddi4+0x132>
  40b324:	42b3      	cmp	r3, r6
  40b326:	f200 80ce 	bhi.w	40b4c6 <__udivmoddi4+0x2ce>
  40b32a:	4610      	mov	r0, r2
  40b32c:	1af6      	subs	r6, r6, r3
  40b32e:	b2a2      	uxth	r2, r4
  40b330:	fbb6 f3f8 	udiv	r3, r6, r8
  40b334:	fb08 6613 	mls	r6, r8, r3, r6
  40b338:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  40b33c:	fb0c fc03 	mul.w	ip, ip, r3
  40b340:	45a4      	cmp	ip, r4
  40b342:	d907      	bls.n	40b354 <__udivmoddi4+0x15c>
  40b344:	19e4      	adds	r4, r4, r7
  40b346:	f103 32ff 	add.w	r2, r3, #4294967295
  40b34a:	d202      	bcs.n	40b352 <__udivmoddi4+0x15a>
  40b34c:	45a4      	cmp	ip, r4
  40b34e:	f200 80b5 	bhi.w	40b4bc <__udivmoddi4+0x2c4>
  40b352:	4613      	mov	r3, r2
  40b354:	ebcc 0404 	rsb	r4, ip, r4
  40b358:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40b35c:	e79c      	b.n	40b298 <__udivmoddi4+0xa0>
  40b35e:	4629      	mov	r1, r5
  40b360:	4628      	mov	r0, r5
  40b362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b366:	f1ce 0120 	rsb	r1, lr, #32
  40b36a:	fa06 f30e 	lsl.w	r3, r6, lr
  40b36e:	fa07 f70e 	lsl.w	r7, r7, lr
  40b372:	fa20 f901 	lsr.w	r9, r0, r1
  40b376:	ea4f 4817 	mov.w	r8, r7, lsr #16
  40b37a:	40ce      	lsrs	r6, r1
  40b37c:	ea49 0903 	orr.w	r9, r9, r3
  40b380:	fbb6 faf8 	udiv	sl, r6, r8
  40b384:	ea4f 4419 	mov.w	r4, r9, lsr #16
  40b388:	fb08 661a 	mls	r6, r8, sl, r6
  40b38c:	fa1f fc87 	uxth.w	ip, r7
  40b390:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  40b394:	fb0a f20c 	mul.w	r2, sl, ip
  40b398:	429a      	cmp	r2, r3
  40b39a:	fa00 f40e 	lsl.w	r4, r0, lr
  40b39e:	d90a      	bls.n	40b3b6 <__udivmoddi4+0x1be>
  40b3a0:	19db      	adds	r3, r3, r7
  40b3a2:	f10a 31ff 	add.w	r1, sl, #4294967295
  40b3a6:	f080 8087 	bcs.w	40b4b8 <__udivmoddi4+0x2c0>
  40b3aa:	429a      	cmp	r2, r3
  40b3ac:	f240 8084 	bls.w	40b4b8 <__udivmoddi4+0x2c0>
  40b3b0:	f1aa 0a02 	sub.w	sl, sl, #2
  40b3b4:	443b      	add	r3, r7
  40b3b6:	1a9b      	subs	r3, r3, r2
  40b3b8:	fa1f f989 	uxth.w	r9, r9
  40b3bc:	fbb3 f1f8 	udiv	r1, r3, r8
  40b3c0:	fb08 3311 	mls	r3, r8, r1, r3
  40b3c4:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  40b3c8:	fb01 f60c 	mul.w	r6, r1, ip
  40b3cc:	429e      	cmp	r6, r3
  40b3ce:	d907      	bls.n	40b3e0 <__udivmoddi4+0x1e8>
  40b3d0:	19db      	adds	r3, r3, r7
  40b3d2:	f101 32ff 	add.w	r2, r1, #4294967295
  40b3d6:	d26b      	bcs.n	40b4b0 <__udivmoddi4+0x2b8>
  40b3d8:	429e      	cmp	r6, r3
  40b3da:	d969      	bls.n	40b4b0 <__udivmoddi4+0x2b8>
  40b3dc:	3902      	subs	r1, #2
  40b3de:	443b      	add	r3, r7
  40b3e0:	1b9b      	subs	r3, r3, r6
  40b3e2:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  40b3e6:	e78e      	b.n	40b306 <__udivmoddi4+0x10e>
  40b3e8:	f1c1 0e20 	rsb	lr, r1, #32
  40b3ec:	fa22 f40e 	lsr.w	r4, r2, lr
  40b3f0:	408b      	lsls	r3, r1
  40b3f2:	4323      	orrs	r3, r4
  40b3f4:	fa20 f70e 	lsr.w	r7, r0, lr
  40b3f8:	fa06 f401 	lsl.w	r4, r6, r1
  40b3fc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40b400:	fa26 f60e 	lsr.w	r6, r6, lr
  40b404:	433c      	orrs	r4, r7
  40b406:	fbb6 f9fc 	udiv	r9, r6, ip
  40b40a:	0c27      	lsrs	r7, r4, #16
  40b40c:	fb0c 6619 	mls	r6, ip, r9, r6
  40b410:	fa1f f883 	uxth.w	r8, r3
  40b414:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  40b418:	fb09 f708 	mul.w	r7, r9, r8
  40b41c:	42b7      	cmp	r7, r6
  40b41e:	fa02 f201 	lsl.w	r2, r2, r1
  40b422:	fa00 fa01 	lsl.w	sl, r0, r1
  40b426:	d908      	bls.n	40b43a <__udivmoddi4+0x242>
  40b428:	18f6      	adds	r6, r6, r3
  40b42a:	f109 30ff 	add.w	r0, r9, #4294967295
  40b42e:	d241      	bcs.n	40b4b4 <__udivmoddi4+0x2bc>
  40b430:	42b7      	cmp	r7, r6
  40b432:	d93f      	bls.n	40b4b4 <__udivmoddi4+0x2bc>
  40b434:	f1a9 0902 	sub.w	r9, r9, #2
  40b438:	441e      	add	r6, r3
  40b43a:	1bf6      	subs	r6, r6, r7
  40b43c:	b2a0      	uxth	r0, r4
  40b43e:	fbb6 f4fc 	udiv	r4, r6, ip
  40b442:	fb0c 6614 	mls	r6, ip, r4, r6
  40b446:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  40b44a:	fb04 f808 	mul.w	r8, r4, r8
  40b44e:	45b8      	cmp	r8, r7
  40b450:	d907      	bls.n	40b462 <__udivmoddi4+0x26a>
  40b452:	18ff      	adds	r7, r7, r3
  40b454:	f104 30ff 	add.w	r0, r4, #4294967295
  40b458:	d228      	bcs.n	40b4ac <__udivmoddi4+0x2b4>
  40b45a:	45b8      	cmp	r8, r7
  40b45c:	d926      	bls.n	40b4ac <__udivmoddi4+0x2b4>
  40b45e:	3c02      	subs	r4, #2
  40b460:	441f      	add	r7, r3
  40b462:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  40b466:	ebc8 0707 	rsb	r7, r8, r7
  40b46a:	fba0 8902 	umull	r8, r9, r0, r2
  40b46e:	454f      	cmp	r7, r9
  40b470:	4644      	mov	r4, r8
  40b472:	464e      	mov	r6, r9
  40b474:	d314      	bcc.n	40b4a0 <__udivmoddi4+0x2a8>
  40b476:	d029      	beq.n	40b4cc <__udivmoddi4+0x2d4>
  40b478:	b365      	cbz	r5, 40b4d4 <__udivmoddi4+0x2dc>
  40b47a:	ebba 0304 	subs.w	r3, sl, r4
  40b47e:	eb67 0706 	sbc.w	r7, r7, r6
  40b482:	fa07 fe0e 	lsl.w	lr, r7, lr
  40b486:	40cb      	lsrs	r3, r1
  40b488:	40cf      	lsrs	r7, r1
  40b48a:	ea4e 0303 	orr.w	r3, lr, r3
  40b48e:	e885 0088 	stmia.w	r5, {r3, r7}
  40b492:	2100      	movs	r1, #0
  40b494:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b498:	4613      	mov	r3, r2
  40b49a:	e6f8      	b.n	40b28e <__udivmoddi4+0x96>
  40b49c:	4610      	mov	r0, r2
  40b49e:	e6e0      	b.n	40b262 <__udivmoddi4+0x6a>
  40b4a0:	ebb8 0402 	subs.w	r4, r8, r2
  40b4a4:	eb69 0603 	sbc.w	r6, r9, r3
  40b4a8:	3801      	subs	r0, #1
  40b4aa:	e7e5      	b.n	40b478 <__udivmoddi4+0x280>
  40b4ac:	4604      	mov	r4, r0
  40b4ae:	e7d8      	b.n	40b462 <__udivmoddi4+0x26a>
  40b4b0:	4611      	mov	r1, r2
  40b4b2:	e795      	b.n	40b3e0 <__udivmoddi4+0x1e8>
  40b4b4:	4681      	mov	r9, r0
  40b4b6:	e7c0      	b.n	40b43a <__udivmoddi4+0x242>
  40b4b8:	468a      	mov	sl, r1
  40b4ba:	e77c      	b.n	40b3b6 <__udivmoddi4+0x1be>
  40b4bc:	3b02      	subs	r3, #2
  40b4be:	443c      	add	r4, r7
  40b4c0:	e748      	b.n	40b354 <__udivmoddi4+0x15c>
  40b4c2:	4608      	mov	r0, r1
  40b4c4:	e70a      	b.n	40b2dc <__udivmoddi4+0xe4>
  40b4c6:	3802      	subs	r0, #2
  40b4c8:	443e      	add	r6, r7
  40b4ca:	e72f      	b.n	40b32c <__udivmoddi4+0x134>
  40b4cc:	45c2      	cmp	sl, r8
  40b4ce:	d3e7      	bcc.n	40b4a0 <__udivmoddi4+0x2a8>
  40b4d0:	463e      	mov	r6, r7
  40b4d2:	e7d1      	b.n	40b478 <__udivmoddi4+0x280>
  40b4d4:	4629      	mov	r1, r5
  40b4d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b4da:	bf00      	nop

0040b4dc <__aeabi_idiv0>:
  40b4dc:	4770      	bx	lr
  40b4de:	bf00      	nop

0040b4e0 <__FUNCTION__.9947>:
  40b4e0:	6d6e 625f 7375 695f 636f 6c74 0000 0000     nm_bus_ioctl....
  40b4f0:	4128 5050 2829 5245 2952 255b 5d73 255b     (APP)(ERR)[%s][%
  40b500:	5d64 0000 6e49 6176 696c 2064 4f49 5443     d]..Invalid IOCT
  40b510:	204c 6f63 6d6d 6e61 2164 000a 000d 0000     L command!......

0040b520 <__FUNCTION__.8784>:
  40b520:	6968 5f66 7369 0072                         hif_isr.

0040b528 <__FUNCTION__.8805>:
  40b528:	6968 5f66 6572 6563 7669 0065 4828 4649     hif_receive.(HIF
  40b538:	4629 6961 206c 6f74 7720 6b61 7075 7420     )Fail to wakup t
  40b548:	6568 6320 6968 0a70 0000 0000 6828 6669     he chip.....(hif
  40b558:	2029 4957 4946 485f 534f 5f54 4352 5f56     ) WIFI_HOST_RCV_
  40b568:	5443 4c52 315f 6220 7375 6620 6961 0a6c     CTRL_1 bus fail.
  40b578:	0000 0000 6828 6669 2029 6461 7264 7365     ....(hif) addres
  40b588:	2073 7562 2073 6166 6c69 000a 6828 6669     s bus fail..(hif
  40b598:	2029 6f43 7272 7075 6574 2064 6170 6b63     ) Corrupted pack
  40b5a8:	7465 5320 7a69 2065 203d 7525 3c20 204c     et Size = %u <L 
  40b5b8:	203d 7525 202c 2047 203d 7525 202c 504f     = %u, G = %u, OP
  40b5c8:	3d20 2520 3230 3e58 000a 0000 6828 6669      = %02X>....(hif
  40b5d8:	2029 6e69 6176 696c 2064 7267 756f 2070     ) invalid group 
  40b5e8:	4449 000a 6828 6669 2029 6f68 7473 6120     ID..(hif) host a
  40b5f8:	7070 6420 6469 276e 2074 6573 2074 5852     pp didn't set RX
  40b608:	4420 6e6f 0a65 0000 6828 6669 2029 7257      Done...(hif) Wr
  40b618:	6e6f 2067 6953 657a 000a 0000 6828 6669     ong Size....(hif
  40b628:	2029 6146 736c 2065 6e69 6574 7272 7075     ) False interrup
  40b638:	2074 6c25 0078 0000 6828 6669 2029 6146     t %lx...(hif) Fa
  40b648:	6c69 7420 206f 6552 6461 6920 746e 7265     il to Read inter
  40b658:	7572 7470 7220 6765 000a 0000 6828 6669     rupt reg....(hif
  40b668:	2029 4146 4c49 7420 206f 6177 656b 7075     ) FAIL to wakeup
  40b678:	7420 6568 6320 6968 0a70 0000 4828 4649      the chip...(HIF
  40b688:	2029 6146 6c69 7420 206f 6168 646e 656c     ) Fail to handle
  40b698:	6920 746e 7265 7572 7470 2520 2064 7274      interrupt %d tr
  40b6a8:	2079 6741 6961 2e6e 0a2e 0000 6820 6669     y Again..... hif
  40b6b8:	725f 6365 6965 6576 203a 6e49 6176 696c     _receive: Invali
  40b6c8:	2064 7261 7567 656d 746e 000a 5041 2050     d argument..APP 
  40b6d8:	6552 7571 7365 6574 2064 6953 657a 6920     Requested Size i
  40b6e8:	2073 616c 6772 7265 7420 6168 206e 6874     s larger than th
  40b6f8:	2065 6572 6963 6576 2064 7562 6666 7265     e recived buffer
  40b708:	7320 7a69 2065 253c 3e64 253c 3e64 000a      size <%d><%d>..
  40b718:	5041 2050 6552 7571 7365 6574 2064 6441     APP Requested Ad
  40b728:	7264 7365 2073 6562 6f79 646e 7420 6568     dress beyond the
  40b738:	7220 6365 7669 6465 6220 6675 6566 2072      recived buffer 
  40b748:	6461 7264 7365 2073 6e61 2064 656c 676e     address and leng
  40b758:	6874 000a 5247 2070 203f 6425 000a 0000     th..GRp ? %d....

0040b768 <__FUNCTION__.8820>:
  40b768:	6968 5f66 6572 6967 7473 7265 635f 0062     hif_register_cb.

0040b778 <__FUNCTION__.8774>:
  40b778:	6968 5f66 6573 646e 0000 0000               hif_send....

0040b784 <__FUNCTION__.8790>:
  40b784:	6968 5f66 6168 646e 656c 695f 7273 0000     hif_handle_isr..

0040b794 <__FUNCTION__.8799>:
  40b794:	326d 5f6d 6977 6966 635f 6e6f 656e 7463     m2m_wifi_connect
  40b7a4:	735f 0063                                   _sc.

0040b7a8 <__FUNCTION__.8747>:
  40b7a8:	326d 5f6d 6977 6966 635f 0062 4128 5050     m2m_wifi_cb.(APP
  40b7b8:	2829 4e49 4f46 0029 6f43 666e 696c 7463     )(INFO).Conflict
  40b7c8:	6465 4920 2050 2022 7525 252e 2e75 7525     ed IP " %u.%u.%u
  40b7d8:	252e 2075 2022 000a 4552 2051 6f4e 2074     .%u " ..REQ Not 
  40b7e8:	6564 6966 656e 2064 6425 000a 4e49 4156     defined %d..INVA
  40b7f8:	494c 2044 4f50 4e49 4554 0a52 0000 0000     LID POINTER.....
  40b808:	4e49 4156 494c 2044 5353 4449 000a 0000     INVALID SSID....
  40b818:	4e49 4156 494c 2044 4843 000a 4e49 4156     INVALID CH..INVA
  40b828:	494c 2044 4844 5043 5320 5245 4556 2052     LID DHCP SERVER 
  40b838:	5049 000a 4e49 4156 494c 2044 454b 2059     IP..INVALID KEY 
  40b848:	4e49 4544 0a58 0000 4e49 4156 494c 2044     INDEX...INVALID 
  40b858:	454b 2059 4953 455a 000a 0000 4e49 4156     KEY SIZE....INVA
  40b868:	494c 2044 4557 2050 454b 0a59 0000 0000     LID WEP KEY.....
  40b878:	4e49 4156 494c 2044 5541 4854 4e45 4954     INVALID AUTHENTI
  40b888:	4143 4954 4e4f 4d20 444f 0a45 0000 0000     CATION MODE.....
  40b898:	6946 6d72 6177 6572 7620 7265 2020 3a20     Firmware ver   :
  40b8a8:	2520 2e75 7525 252e 0a75 0000 694d 206e      %u.%u.%u...Min 
  40b8b8:	7264 7669 7265 7620 7265 3a20 2520 2e75     driver ver : %u.
  40b8c8:	7525 252e 0a75 0000 7543 7272 6420 6972     %u.%u...Curr dri
  40b8d8:	6576 2072 6576 3a72 2520 2e75 7525 252e     ver ver: %u.%u.%
  40b8e8:	0a75 0000 694d 6d73 7461 6863 4620 7269     u...Mismatch Fir
  40b8f8:	616d 7277 2065 6556 7372 6f69 0a6e 0000     mawre Version...
  40b908:	654b 2079 7369 6e20 746f 7620 6c61 6469     Key is not valid
  40b918:	000a 0000 6e49 6176 696c 2064 654b 0a79     ....Invalid Key.
  40b928:	0000 0000 5353 4449 4c20 4e45 4920 564e     ....SSID LEN INV
  40b938:	4c41 4449 000a 0000 4843 4920 564e 4c41     ALID....CH INVAL
  40b948:	4449 000a 6e49 6176 696c 2064 6557 2070     ID..Invalid Wep 
  40b958:	656b 2079 6e69 6564 2078 6425 000a 0000     key index %d....
  40b968:	6e49 6176 696c 2064 6557 2070 656b 2079     Invalid Wep key 
  40b978:	656c 676e 6874 2520 0a64 0000 6e49 6f63     length %d...Inco
  40b988:	7272 6365 2074 5350 204b 656b 2079 656c     rrect PSK key le
  40b998:	676e 6874 000a 0000 6e75 6564 6966 656e     ngth....undefine
  40b9a8:	2064 6573 2063 7974 6570 000a 4e49 4156     d sec type..INVA
  40b9b8:	494c 2044 6f4e 6f20 2066 6373 6e61 7320     LID No of scan s
  40b9c8:	6f6c 7374 0a21 0000 4e49 4156 494c 2044     lots!...INVALID 
  40b9d8:	6373 6e61 7320 6f6c 2074 6974 656d 0a21     scan slot time!.
  40b9e8:	0000 0000 4e49 4156 494c 2044 6f4e 6f20     ....INVALID No o
  40b9f8:	2066 7270 626f 2065 6572 7571 7365 7374     f probe requests
  40ba08:	7020 7265 7320 6163 206e 6c73 746f 000a      per scan slot..
  40ba18:	4e49 4156 494c 2044 5352 4953 7420 7268     INVALID RSSI thr
  40ba28:	7365 6f68 646c 2520 2064 000a 505f 5f53     eshold %d .._PS_
  40ba38:	4553 5652 5245 205f 7369 6e20 746f 6420     SERVER_ is not d
  40ba48:	6665 6e69 6465 000a 694c 7473 6e65 6320     efined..Listen c
  40ba58:	6168 6e6e 6c65 7320 6f68 6c75 2064 6e6f     hannel should on
  40ba68:	796c 6220 2065 2c31 3620 6f20 2072 3131     ly be 1, 6 or 11
  40ba78:	000a 0000 4f50 4557 2052 4153 4556 2520     ....POWER SAVE %
  40ba88:	0a64 0000 4e49 4156 494c 2044 4f44 414d     d...INVALID DOMA
  40ba98:	4e49 4e20 4d41 0a45 0000 0000 5250 474e     IN NAME.....PRNG
  40baa8:	4220 6675 6566 2072 7865 6563 6465 6465      Buffer exceeded
  40bab8:	6d20 7861 6d69 6d75 7320 7a69 2065 6425      maximum size %d
  40bac8:	6f20 2072 554e 4c4c 4220 6675 6566 0a72      or NULL Buffer.
  40bad8:	0000 0000                                   ....

0040badc <__FUNCTION__.8771>:
  40badc:	326d 5f6d 6977 6966 695f 696e 0074 0000     m2m_wifi_init...

0040baec <__FUNCTION__.8678>:
  40baec:	6863 7069 645f 6965 696e 0074               chip_deinit.

0040baf8 <__FUNCTION__.8584>:
  40baf8:	6d6e 635f 6b6c 656c 7373 775f 6b61 0065     nm_clkless_wake.
  40bb08:	7542 2073 7265 6f72 2072 3128 2e29 5720     Bus error (1). W
  40bb18:	6b61 2065 7075 6620 6961 656c 0a64 0000     ake up failed...
  40bb28:	7542 2073 7265 6f72 2072 3228 2e29 5720     Bus error (2). W
  40bb38:	6b61 2065 7075 6620 6961 656c 0a64 0000     ake up failed...
  40bb48:	6c63 636f 736b 7320 6974 6c6c 4f20 4646     clocks still OFF
  40bb58:	202e 6157 656b 7520 2070 6166 6c69 6465     . Wake up failed
  40bb68:	000a 0000 6e5b 696d 7320 6174 7472 3a5d     ....[nmi start]:
  40bb78:	6620 6961 206c 6572 6461 7220 6765 3020      fail read reg 0
  40bb88:	3178 3131 2038 2e2e 0a2e 0000 6572 3a67     x1118 ......reg:
  40bb98:	7825 2f20 2520 2078 000a 0000 6166 6c69     %x / %x ....fail
  40bba8:	6465 7420 206f 6564 692d 696e 6974 6c61     ed to de-initial
  40bbb8:	7a69 0a65 0000 0000 7245 6f72 2072 6877     ize.....Error wh
  40bbc8:	6c69 2065 7277 7469 6e69 2067 6572 0a67     ile writing reg.
  40bbd8:	0000 0000 7245 6f72 2072 6877 6c69 2065     ....Error while 
  40bbe8:	6572 6461 6e69 2067 6572 0a67 0000 0000     reading reg.....
  40bbf8:	705b 6c75 756c 5f70 7463 6c72 3a5d 6620     [pullup_ctrl]: f
  40bc08:	6961 656c 2064 6f74 7220 6165 0a64 0000     ailed to read...
  40bc18:	705b 6c75 756c 5f70 7463 6c72 3a5d 6620     [pullup_ctrl]: f
  40bc28:	6961 656c 2064 6f74 7720 6972 6574 000a     ailed to write..
  40bc38:	6e5b 696d 7320 6174 7472 3a5d 6620 6961     [nmi start]: fai
  40bc48:	206c 6e69 7469 6220 7375 000a 6843 7069     l init bus..Chip
  40bc58:	4920 2044 6c25 0a78 0000 0000 6166 6c69      ID %lx.....fail
  40bc68:	6465 7420 206f 6e65 6261 656c 6920 746e     ed to enable int
  40bc78:	7265 7572 7470 2e73 0a2e 0000 6e5b 696d     errupts.....[nmi
  40bc88:	7320 6f74 5d70 203a 6863 7069 645f 6965      stop]: chip_dei
  40bc98:	696e 2074 6166 6c69 000a 0000 6e5b 696d     nit fail....[nmi
  40bca8:	7320 6f74 5d70 203a 5053 2049 6c66 7361      stop]: SPI flas
  40bcb8:	2068 6964 6173 6c62 2065 6166 6c69 000a     h disable fail..
  40bcc8:	6e5b 696d 7320 6f74 5d70 203a 6166 6c69     [nmi stop]: fail
  40bcd8:	6920 696e 2074 7562 0a73 0000                init bus...

0040bce4 <__FUNCTION__.8665>:
  40bce4:	6d6e 645f 7672 695f 696e 0074               nm_drv_init.

0040bcf0 <__FUNCTION__.8672>:
  40bcf0:	6d6e 645f 7672 645f 6965 696e 0074 0000     nm_drv_deinit...

0040bd00 <__FUNCTION__.8073>:
  40bd00:	7073 5f69 6164 6174 725f 6165 0064 0000     spi_data_read...

0040bd10 <crc7_syndrome_table>:
  40bd10:	0900 1b12 2d24 3f36 4148 535a 656c 777e     ....$-6?HAZSle~w
  40bd20:	1019 020b 343d 262f 5851 4a43 7c75 6e67     ....=4/&QXCJu|gn
  40bd30:	3b32 2920 1f16 0d04 737a 6168 575e 454c     2; )....zsha^WLE
  40bd40:	222b 3039 060f 141d 6a63 7871 4e47 5c55     +"90....cjqxGNU\
  40bd50:	6d64 7f76 4940 5b52 252c 373e 0108 131a     dmv.@IR[,%>7....
  40bd60:	747d 666f 5059 424b 3c35 2e27 1811 0a03     }tofYPKB5<'.....
  40bd70:	5f56 4d44 7b72 6960 171e 050c 333a 2128     V_DMr{`i....:3(!
  40bd80:	464f 545d 626b 7079 0e07 1c15 2a23 3831     OF]Tkbyp....#*18
  40bd90:	4841 5a53 6c65 7e77 0009 121b 242d 363f     AHSZelw~....-$?6
  40bda0:	5158 434a 757c 676e 1910 0b02 3d34 2f26     XQJC|ung....4=&/
  40bdb0:	7a73 6861 5e57 4c45 323b 2029 161f 040d     szahW^EL;2) ....
  40bdc0:	636a 7178 474e 555c 2b22 3930 0f06 1d14     jcxqNG\U"+09....
  40bdd0:	2c25 3e37 0801 1a13 646d 767f 4049 525b     %,7>....md.vI@[R
  40bde0:	353c 272e 1118 030a 7d74 6f66 5950 4b42     <5.'....t}foPYBK
  40bdf0:	1e17 0c05 3a33 2821 565f 444d 727b 6069     ....3:!(_VMD{ri`
  40be00:	070e 151c 232a 3138 4f46 5d54 6b62 7970     ....*#81FOT]bkpy

0040be10 <__FUNCTION__.8140>:
  40be10:	6d6e 735f 6970 695f 696e 0074               nm_spi_init.

0040be1c <__FUNCTION__.8088>:
  40be1c:	7073 5f69 6164 6174 775f 6972 6574 0000     spi_data_write..

0040be2c <__FUNCTION__.8123>:
  40be2c:	6d6e 735f 6970 725f 6165 0064 6e5b 696d     nm_spi_read.[nmi
  40be3c:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
  40be4c:	2064 6572 7073 6e6f 6573 7220 6165 2c64     d response read,
  40be5c:	6220 7375 6520 7272 726f 2e2e 0a2e 0000      bus error......
  40be6c:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  40be7c:	2064 6164 6174 7220 7365 6f70 736e 2065     d data response 
  40be8c:	6572 6461 202c 7562 2073 7265 6f72 2e72     read, bus error.
  40be9c:	2e2e 000a 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
  40beac:	6961 656c 2064 6164 6174 7220 7365 6f70     ailed data respo
  40bebc:	736e 2065 6572 6461 2e2e 282e 3025 7832     nse read...(%02x
  40becc:	0a29 0000 6e5b 696d 7320 6970 3a5d 4620     )...[nmi spi]: F
  40bedc:	6961 656c 2064 6164 6174 6220 6f6c 6b63     ailed data block
  40beec:	7220 6165 2c64 6220 7375 6520 7272 726f      read, bus error
  40befc:	2e2e 0a2e 0000 0000 6e5b 696d 7320 6970     ........[nmi spi
  40bf0c:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
  40bf1c:	6f6c 6b63 6320 6372 7220 6165 2c64 6220     lock crc read, b
  40bf2c:	7375 6520 7272 726f 2e2e 0a2e 0000 0000     us error........
  40bf3c:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  40bf4c:	2064 6d63 2064 7277 7469 2c65 6220 7375     d cmd write, bus
  40bf5c:	6520 7272 726f 2e2e 0a2e 0000 6e5b 696d      error......[nmi
  40bf6c:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
  40bf7c:	2c64 7720 6972 6574 7220 6765 2820 3025     d, write reg (%0
  40bf8c:	7838 2e29 2e2e 000a 6e5b 696d 7320 6970     8x).....[nmi spi
  40bf9c:	3a5d 4620 6961 656c 2064 6d63 2064 6572     ]: Failed cmd re
  40bfac:	7073 6e6f 6573 202c 7277 7469 2065 6572     sponse, write re
  40bfbc:	2067 2528 3830 2978 2e2e 0a2e 0000 0000     g (%08x)........
  40bfcc:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  40bfdc:	2064 6d63 2c64 7220 6165 2064 6572 2067     d cmd, read reg 
  40bfec:	2528 3830 2978 2e2e 0a2e 0000 6e5b 696d     (%08x)......[nmi
  40bffc:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
  40c00c:	2064 6572 7073 6e6f 6573 202c 6572 6461     d response, read
  40c01c:	7220 6765 2820 3025 7838 2e29 2e2e 000a      reg (%08x).....
  40c02c:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  40c03c:	2064 6164 6174 7220 6165 2e64 2e2e 000a     d data read.....
  40c04c:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  40c05c:	2064 6e69 6574 6e72 6c61 7220 6165 2064     d internal read 
  40c06c:	7270 746f 636f 6c6f 7720 7469 2068 5243     protocol with CR
  40c07c:	2043 6e6f 202c 6572 7974 6972 676e 7720     C on, retyring w
  40c08c:	7469 2068 5243 2043 666f 2e66 2e2e 000a     ith CRC off.....
  40c09c:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  40c0ac:	2064 6e69 6574 6e72 6c61 7220 6165 2064     d internal read 
  40c0bc:	7270 746f 636f 6c6f 2e2e 0a2e 0000 0000     protocol........
  40c0cc:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  40c0dc:	2064 6e69 6574 6e72 6c61 7720 6972 6574     d internal write
  40c0ec:	7020 6f72 6f74 6f63 206c 6572 2e67 2e2e      protocol reg...
  40c0fc:	000a 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
  40c10c:	6961 206c 6d63 2064 6572 6461 6320 6968     ail cmd read chi
  40c11c:	2070 6469 2e2e 0a2e 0000 0000 6e5b 696d     p id........[nmi
  40c12c:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
  40c13c:	2c64 7220 6165 2064 6c62 636f 206b 2528     d, read block (%
  40c14c:	3830 2978 2e2e 0a2e 0000 0000 6e5b 696d     08x)........[nmi
  40c15c:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
  40c16c:	2064 6572 7073 6e6f 6573 202c 6572 6461     d response, read
  40c17c:	6220 6f6c 6b63 2820 3025 7838 2e29 2e2e      block (%08x)...
  40c18c:	000a 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
  40c19c:	6961 656c 2064 6c62 636f 206b 6164 6174     ailed block data
  40c1ac:	7220 6165 2e64 2e2e 000a 0000 6e5b 696d      read.......[nmi
  40c1bc:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
  40c1cc:	2c64 7720 6972 6574 6220 6f6c 6b63 2820     d, write block (
  40c1dc:	3025 7838 2e29 2e2e 000a 0000 6e5b 696d     %08x).......[nmi
  40c1ec:	7320 6970 5d20 203a 6146 6c69 6465 6320      spi ]: Failed c
  40c1fc:	646d 7220 7365 6f70 736e 2c65 7720 6972     md response, wri
  40c20c:	6574 6220 6f6c 6b63 2820 3025 7838 2e29     te block (%08x).
  40c21c:	2e2e 000a 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
  40c22c:	6961 656c 2064 6164 6174 6220 6f6c 6b63     ailed data block
  40c23c:	6320 646d 7720 6972 6574 202c 7562 2073      cmd write, bus 
  40c24c:	7265 6f72 2e72 2e2e 000a 0000 6e5b 696d     error.......[nmi
  40c25c:	7320 6970 3a5d 4620 6961 656c 2064 6164      spi]: Failed da
  40c26c:	6174 6220 6f6c 6b63 7720 6972 6574 202c     ta block write, 
  40c27c:	7562 2073 7265 6f72 2e72 2e2e 000a 0000     bus error.......
  40c28c:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  40c29c:	2064 6164 6174 6220 6f6c 6b63 6320 6372     d data block crc
  40c2ac:	7720 6972 6574 202c 7562 2073 7265 6f72      write, bus erro
  40c2bc:	2e72 2e2e 000a 0000 6e5b 696d 7320 6970     r.......[nmi spi
  40c2cc:	3a5d 4620 6961 656c 2064 6c62 636f 206b     ]: Failed block 
  40c2dc:	6164 6174 7720 6972 6574 2e2e 0a2e 0000     data write......

0040c2ec <__FUNCTION__.8098>:
  40c2ec:	7073 5f69 7277 7469 5f65 6572 0067 0000     spi_write_reg...

0040c2fc <__FUNCTION__.8049>:
  40c2fc:	7073 5f69 6d63 0064                         spi_cmd.

0040c304 <__FUNCTION__.8106>:
  40c304:	6d6e 735f 6970 775f 6972 6574 0000 0000     nm_spi_write....

0040c314 <__FUNCTION__.8057>:
  40c314:	7073 5f69 6d63 5f64 7372 0070               spi_cmd_rsp.

0040c320 <__FUNCTION__.8115>:
  40c320:	7073 5f69 6572 6461 725f 6765 0000 0000     spi_read_reg....
  40c330:	4528 5252 2952 7543 7272 6e65 2074 253c     (ERRR)Current <%
  40c340:	3e64 000a 4e53 2049 7845 6563 6465 2073     d>..SNI Exceeds 
  40c350:	614d 2078 654c 676e 6874 000a 6e55 6e6b     Max Length..Unkn
  40c360:	776f 206e 5353 204c 6f53 6b63 7465 4f20     own SSL Socket O
  40c370:	7470 6f69 206e 6425 000a 0000 6f4e 2074     ption %d....Not 
  40c380:	5353 204c 6f53 6b63 7465 000a 6572 6f73     SSL Socket..reso
  40c390:	766c 5f65 6263 203a 7325 4920 2050 6461     lve_cb: %s IP ad
  40c3a0:	7264 7365 2073 7369 2520 2e64 6425 252e     dress is %d.%d.%
  40c3b0:	2e64 6425 0a0d 0a0d 0000 0000 4547 2054     d.%d........GET 
  40c3c0:	742f 6d65 6570 6172 7574 6572 2073 5448     /temperatures HT
  40c3d0:	5054 312f 312e 0a0d 4120 6363 7065 3a74     TP/1.1.. Accept:
  40c3e0:	2a20 2a2f 0a0d 0a0d 0000 0000 6f73 6b63      */*........sock
  40c3f0:	7465 635f 3a62 6320 6e6f 656e 7463 6520     et_cb: connect e
  40c400:	7272 726f 0d21 000a 2d2d 2d2d 2d2d 2d2d     rror!...--------
  40c410:	2d2d 2d2d 2d2d 0a20 0000 0000 703c 743e     ------ .....<p>t
  40c420:	6d65 3a70 0000 0000 6325 6325 0000 0000     emp:....%c%c....
  40c430:	6554 706d 3120 3d20 2520 0a64 0000 0000     Temp 1 = %d.....
  40c440:	6554 706d 3220 3d20 2520 0a64 0000 0000     Temp 2 = %d.....
  40c450:	6554 706d 3320 3d20 2520 0a64 0000 0000     Temp 3 = %d.....
  40c460:	6f73 6b63 7465 635f 3a62 7220 6365 2076     socket_cb: recv 
  40c470:	7265 6f72 2172 0a0d 0000 0000 6977 6966     error!......wifi
  40c480:	635f 3a62 4d20 4d32 575f 4649 5f49 4f43     _cb: M2M_WIFI_CO
  40c490:	4e4e 4345 4554 0d44 000a 0000 6977 6966     NNECTED.....wifi
  40c4a0:	635f 3a62 4d20 4d32 575f 4649 5f49 4944     _cb: M2M_WIFI_DI
  40c4b0:	4353 4e4f 454e 5443 4445 0a0d 0000 0000     SCONNECTED......
  40c4c0:	6977 6966 635f 3a62 4920 2050 6461 7264     wifi_cb: IP addr
  40c4d0:	7365 2073 7369 2520 2e75 7525 252e 2e75     ess is %u.%u.%u.
  40c4e0:	7525 0a0d 0000 0000 6573 646e 3a20 2520     %u......send : %
  40c4f0:	2064 000a 2d2d 5720 4e49 3143 3035 2030     d ..-- WINC1500 
  40c500:	6577 7461 6568 2072 6c63 6569 746e 6520     weather client e
  40c510:	6178 706d 656c 2d20 0d2d 2d0a 202d 4153     xample --..-- SA
  40c520:	454d 3037 582d 4c50 2044 2d2d 0a0d 2d2d     ME70-XPLD --..--
  40c530:	4320 6d6f 6970 656c 3a64 4420 6365 2020      Compiled: Dec  
  40c540:	2037 3032 3731 3120 3a32 3530 323a 2036     7 2017 12:05:26 
  40c550:	2d2d 0a0d 0000 0000 616d 6e69 203a 326d     --......main: m2
  40c560:	5f6d 6977 6966 695f 696e 2074 6163 6c6c     m_wifi_init call
  40c570:	6520 7272 726f 2821 6425 0d29 000a 0000      error!(%d).....
  40c580:	6f63 706d 7475 6361 6f61 0000 6f43 706d     computacao..Comp
  40c590:	7475 6361 6f61 6d45 6162 6372 6461 0061     utacaoEmbarcada.
  40c5a0:	616d 6e69 203a 6166 6c69 6465 7420 206f     main: failed to 
  40c5b0:	7263 6165 6574 5420 5043 6320 696c 6e65     create TCP clien
  40c5c0:	2074 6f73 6b63 7465 6520 7272 726f 0d21     t socket error!.
  40c5d0:	000a 0000 3433 322e 3833 382e 2e30 3332     ....34.238.80.23
  40c5e0:	0036 0000 6e69 7465 615f 6f74 206e 203a     6...inet_aton : 
  40c5f0:	7830 5825 0a20 0000 616d 6e69 203a 6166     0x%X ...main: fa
  40c600:	6c69 6465 7420 206f 6f63 6e6e 6365 2074     iled to connect 
  40c610:	6f73 6b63 7465 6520 7272 726f 0d21 000a     socket error!...
  40c620:	0043 0000                                   C...

0040c624 <_global_impure_ptr>:
  40c624:	0020 2040                                    .@ 

0040c628 <zeroes.7035>:
  40c628:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  40c638:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  40c648:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  40c658:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  40c668:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  40c678:	0030 0000                                   0...

0040c67c <blanks.7034>:
  40c67c:	2020 2020 2020 2020 2020 2020 2020 2020                     

0040c68c <zeroes.6993>:
  40c68c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

0040c69c <blanks.6992>:
  40c69c:	2020 2020 2020 2020 2020 2020 2020 2020                     

0040c6ac <_ctype_>:
  40c6ac:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  40c6bc:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40c6cc:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  40c6dc:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  40c6ec:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  40c6fc:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  40c70c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  40c71c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  40c72c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...
  40c7b0:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  40c7c0:	4f50 4953 0058 0000 002e 0000 0000 0000     POSIX...........

0040c7d0 <__mprec_tens>:
  40c7d0:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  40c7e0:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  40c7f0:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  40c800:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  40c810:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  40c820:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  40c830:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  40c840:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  40c850:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  40c860:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  40c870:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  40c880:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  40c890:	9db4 79d9 7843 44ea                         ...yCx.D

0040c898 <__mprec_bigtens>:
  40c898:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  40c8a8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  40c8b8:	bf3c 7f73 4fdd 7515                         <.s..O.u

0040c8c0 <p05.5373>:
  40c8c0:	0005 0000 0019 0000 007d 0000               ........}...

0040c8cc <_init>:
  40c8cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40c8ce:	bf00      	nop
  40c8d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40c8d2:	bc08      	pop	{r3}
  40c8d4:	469e      	mov	lr, r3
  40c8d6:	4770      	bx	lr

0040c8d8 <__init_array_start>:
  40c8d8:	00407639 	.word	0x00407639

0040c8dc <__frame_dummy_init_array_entry>:
  40c8dc:	00400165                                e.@.

0040c8e0 <_fini>:
  40c8e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40c8e2:	bf00      	nop
  40c8e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40c8e6:	bc08      	pop	{r3}
  40c8e8:	469e      	mov	lr, r3
  40c8ea:	4770      	bx	lr

0040c8ec <__fini_array_start>:
  40c8ec:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
2040000a:	bf00      	nop

2040000c <egstrNmBusCapabilities>:
2040000c:	1000 0000                                   ....

20400010 <clk_status_reg_adr>:
20400010:	000f 0000                                   ....

20400014 <g_interrupt_enabled>:
20400014:	0001 0000                                   ....

20400018 <SystemCoreClock>:
20400018:	0900 003d                                   ..=.

2040001c <tcp_client_socket>:
2040001c:	22ff                                             .

2040001d <globalTemp1>:
2040001d:	2422                                             "

2040001e <globalTemp2>:
2040001e:	2524                                             $

2040001f <globalTemp3>:
2040001f:	0025                                             %

20400020 <impure_data>:
20400020:	0000 0000 030c 2040 0374 2040 03dc 2040     ......@ t.@ ..@ 
	...
20400054:	c620 0040 0000 0000 0000 0000 0000 0000      .@.............
	...
204000c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400448 <_impure_ptr>:
20400448:	0020 2040                                    .@ 

2040044c <__ctype_ptr__>:
2040044c:	c6ac 0040                                   ..@.

20400450 <lconv>:
20400450:	c7c8 0040 c3e8 0040 c3e8 0040 c3e8 0040     ..@...@...@...@.
20400460:	c3e8 0040 c3e8 0040 c3e8 0040 c3e8 0040     ..@...@...@...@.
20400470:	c3e8 0040 c3e8 0040 ffff ffff ffff ffff     ..@...@.........
20400480:	ffff ffff ffff 0000                         ........

20400488 <lc_ctype_charset>:
20400488:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

204004a8 <__mb_cur_max>:
204004a8:	0001 0000                                   ....

204004ac <__malloc_av_>:
	...
204004b4:	04ac 2040 04ac 2040 04b4 2040 04b4 2040     ..@ ..@ ..@ ..@ 
204004c4:	04bc 2040 04bc 2040 04c4 2040 04c4 2040     ..@ ..@ ..@ ..@ 
204004d4:	04cc 2040 04cc 2040 04d4 2040 04d4 2040     ..@ ..@ ..@ ..@ 
204004e4:	04dc 2040 04dc 2040 04e4 2040 04e4 2040     ..@ ..@ ..@ ..@ 
204004f4:	04ec 2040 04ec 2040 04f4 2040 04f4 2040     ..@ ..@ ..@ ..@ 
20400504:	04fc 2040 04fc 2040 0504 2040 0504 2040     ..@ ..@ ..@ ..@ 
20400514:	050c 2040 050c 2040 0514 2040 0514 2040     ..@ ..@ ..@ ..@ 
20400524:	051c 2040 051c 2040 0524 2040 0524 2040     ..@ ..@ $.@ $.@ 
20400534:	052c 2040 052c 2040 0534 2040 0534 2040     ,.@ ,.@ 4.@ 4.@ 
20400544:	053c 2040 053c 2040 0544 2040 0544 2040     <.@ <.@ D.@ D.@ 
20400554:	054c 2040 054c 2040 0554 2040 0554 2040     L.@ L.@ T.@ T.@ 
20400564:	055c 2040 055c 2040 0564 2040 0564 2040     \.@ \.@ d.@ d.@ 
20400574:	056c 2040 056c 2040 0574 2040 0574 2040     l.@ l.@ t.@ t.@ 
20400584:	057c 2040 057c 2040 0584 2040 0584 2040     |.@ |.@ ..@ ..@ 
20400594:	058c 2040 058c 2040 0594 2040 0594 2040     ..@ ..@ ..@ ..@ 
204005a4:	059c 2040 059c 2040 05a4 2040 05a4 2040     ..@ ..@ ..@ ..@ 
204005b4:	05ac 2040 05ac 2040 05b4 2040 05b4 2040     ..@ ..@ ..@ ..@ 
204005c4:	05bc 2040 05bc 2040 05c4 2040 05c4 2040     ..@ ..@ ..@ ..@ 
204005d4:	05cc 2040 05cc 2040 05d4 2040 05d4 2040     ..@ ..@ ..@ ..@ 
204005e4:	05dc 2040 05dc 2040 05e4 2040 05e4 2040     ..@ ..@ ..@ ..@ 
204005f4:	05ec 2040 05ec 2040 05f4 2040 05f4 2040     ..@ ..@ ..@ ..@ 
20400604:	05fc 2040 05fc 2040 0604 2040 0604 2040     ..@ ..@ ..@ ..@ 
20400614:	060c 2040 060c 2040 0614 2040 0614 2040     ..@ ..@ ..@ ..@ 
20400624:	061c 2040 061c 2040 0624 2040 0624 2040     ..@ ..@ $.@ $.@ 
20400634:	062c 2040 062c 2040 0634 2040 0634 2040     ,.@ ,.@ 4.@ 4.@ 
20400644:	063c 2040 063c 2040 0644 2040 0644 2040     <.@ <.@ D.@ D.@ 
20400654:	064c 2040 064c 2040 0654 2040 0654 2040     L.@ L.@ T.@ T.@ 
20400664:	065c 2040 065c 2040 0664 2040 0664 2040     \.@ \.@ d.@ d.@ 
20400674:	066c 2040 066c 2040 0674 2040 0674 2040     l.@ l.@ t.@ t.@ 
20400684:	067c 2040 067c 2040 0684 2040 0684 2040     |.@ |.@ ..@ ..@ 
20400694:	068c 2040 068c 2040 0694 2040 0694 2040     ..@ ..@ ..@ ..@ 
204006a4:	069c 2040 069c 2040 06a4 2040 06a4 2040     ..@ ..@ ..@ ..@ 
204006b4:	06ac 2040 06ac 2040 06b4 2040 06b4 2040     ..@ ..@ ..@ ..@ 
204006c4:	06bc 2040 06bc 2040 06c4 2040 06c4 2040     ..@ ..@ ..@ ..@ 
204006d4:	06cc 2040 06cc 2040 06d4 2040 06d4 2040     ..@ ..@ ..@ ..@ 
204006e4:	06dc 2040 06dc 2040 06e4 2040 06e4 2040     ..@ ..@ ..@ ..@ 
204006f4:	06ec 2040 06ec 2040 06f4 2040 06f4 2040     ..@ ..@ ..@ ..@ 
20400704:	06fc 2040 06fc 2040 0704 2040 0704 2040     ..@ ..@ ..@ ..@ 
20400714:	070c 2040 070c 2040 0714 2040 0714 2040     ..@ ..@ ..@ ..@ 
20400724:	071c 2040 071c 2040 0724 2040 0724 2040     ..@ ..@ $.@ $.@ 
20400734:	072c 2040 072c 2040 0734 2040 0734 2040     ,.@ ,.@ 4.@ 4.@ 
20400744:	073c 2040 073c 2040 0744 2040 0744 2040     <.@ <.@ D.@ D.@ 
20400754:	074c 2040 074c 2040 0754 2040 0754 2040     L.@ L.@ T.@ T.@ 
20400764:	075c 2040 075c 2040 0764 2040 0764 2040     \.@ \.@ d.@ d.@ 
20400774:	076c 2040 076c 2040 0774 2040 0774 2040     l.@ l.@ t.@ t.@ 
20400784:	077c 2040 077c 2040 0784 2040 0784 2040     |.@ |.@ ..@ ..@ 
20400794:	078c 2040 078c 2040 0794 2040 0794 2040     ..@ ..@ ..@ ..@ 
204007a4:	079c 2040 079c 2040 07a4 2040 07a4 2040     ..@ ..@ ..@ ..@ 
204007b4:	07ac 2040 07ac 2040 07b4 2040 07b4 2040     ..@ ..@ ..@ ..@ 
204007c4:	07bc 2040 07bc 2040 07c4 2040 07c4 2040     ..@ ..@ ..@ ..@ 
204007d4:	07cc 2040 07cc 2040 07d4 2040 07d4 2040     ..@ ..@ ..@ ..@ 
204007e4:	07dc 2040 07dc 2040 07e4 2040 07e4 2040     ..@ ..@ ..@ ..@ 
204007f4:	07ec 2040 07ec 2040 07f4 2040 07f4 2040     ..@ ..@ ..@ ..@ 
20400804:	07fc 2040 07fc 2040 0804 2040 0804 2040     ..@ ..@ ..@ ..@ 
20400814:	080c 2040 080c 2040 0814 2040 0814 2040     ..@ ..@ ..@ ..@ 
20400824:	081c 2040 081c 2040 0824 2040 0824 2040     ..@ ..@ $.@ $.@ 
20400834:	082c 2040 082c 2040 0834 2040 0834 2040     ,.@ ,.@ 4.@ 4.@ 
20400844:	083c 2040 083c 2040 0844 2040 0844 2040     <.@ <.@ D.@ D.@ 
20400854:	084c 2040 084c 2040 0854 2040 0854 2040     L.@ L.@ T.@ T.@ 
20400864:	085c 2040 085c 2040 0864 2040 0864 2040     \.@ \.@ d.@ d.@ 
20400874:	086c 2040 086c 2040 0874 2040 0874 2040     l.@ l.@ t.@ t.@ 
20400884:	087c 2040 087c 2040 0884 2040 0884 2040     |.@ |.@ ..@ ..@ 
20400894:	088c 2040 088c 2040 0894 2040 0894 2040     ..@ ..@ ..@ ..@ 
204008a4:	089c 2040 089c 2040 08a4 2040 08a4 2040     ..@ ..@ ..@ ..@ 

204008b4 <__malloc_trim_threshold>:
204008b4:	0000 0002                                   ....

204008b8 <__malloc_sbrk_base>:
204008b8:	ffff ffff                                   ....

204008bc <__wctomb>:
204008bc:	a611 0040                                   ..@.
