{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@164:174@HdlIdDef", "localparam HW = 2*NUM_LANES;\n\nwire [7:0] cfg_beats_per_multiframe = cfg_octets_per_multiframe >> DPW_LOG2;\nwire [7:0] device_cfg_beats_per_multiframe_s;\n\nwire [NUM_LANES-1:0] cgs_reset;\nwire [NUM_LANES-1:0] cgs_ready;\nwire [NUM_LANES-1:0] ifs_reset;\n\nreg buffer_release_n = 1'b1;\nreg buffer_release_d1 = 1'b0;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@162:172", "localparam ODW = 8*TPL_DATA_PATH_WIDTH*NUM_LANES;\nlocalparam CW = DATA_PATH_WIDTH*NUM_LANES;\nlocalparam HW = 2*NUM_LANES;\n\nwire [7:0] cfg_beats_per_multiframe = cfg_octets_per_multiframe >> DPW_LOG2;\nwire [7:0] device_cfg_beats_per_multiframe_s;\n\nwire [NUM_LANES-1:0] cgs_reset;\nwire [NUM_LANES-1:0] cgs_ready;\nwire [NUM_LANES-1:0] ifs_reset;\n\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@166:176", "wire [7:0] cfg_beats_per_multiframe = cfg_octets_per_multiframe >> DPW_LOG2;\nwire [7:0] device_cfg_beats_per_multiframe_s;\n\nwire [NUM_LANES-1:0] cgs_reset;\nwire [NUM_LANES-1:0] cgs_ready;\nwire [NUM_LANES-1:0] ifs_reset;\n\nreg buffer_release_n = 1'b1;\nreg buffer_release_d1 = 1'b0;\nwire [NUM_LANES-1:0] buffer_ready_n;\nwire all_buffer_ready_n;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@161:171", "localparam DW = 8*DATA_PATH_WIDTH*NUM_LANES;\nlocalparam ODW = 8*TPL_DATA_PATH_WIDTH*NUM_LANES;\nlocalparam CW = DATA_PATH_WIDTH*NUM_LANES;\nlocalparam HW = 2*NUM_LANES;\n\nwire [7:0] cfg_beats_per_multiframe = cfg_octets_per_multiframe >> DPW_LOG2;\nwire [7:0] device_cfg_beats_per_multiframe_s;\n\nwire [NUM_LANES-1:0] cgs_reset;\nwire [NUM_LANES-1:0] cgs_ready;\nwire [NUM_LANES-1:0] ifs_reset;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@165:175", "\nwire [7:0] cfg_beats_per_multiframe = cfg_octets_per_multiframe >> DPW_LOG2;\nwire [7:0] device_cfg_beats_per_multiframe_s;\n\nwire [NUM_LANES-1:0] cgs_reset;\nwire [NUM_LANES-1:0] cgs_ready;\nwire [NUM_LANES-1:0] ifs_reset;\n\nreg buffer_release_n = 1'b1;\nreg buffer_release_d1 = 1'b0;\nwire [NUM_LANES-1:0] buffer_ready_n;\n"]], "Diff Content": {"Delete": [[169, "wire [NUM_LANES-1:0] cgs_reset;\n"]], "Add": []}}