

================================================================
== Vivado HLS Report for 'Softmax_layer'
================================================================
* Date:           Thu Aug 24 04:13:47 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.578 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1053|     1053| 10.530 us | 10.530 us |  1053|  1053|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |       12|       12|         1|          -|          -|    12|    no    |
        |- l_exp_sum_i2_l_j4  |      874|      874|        17|          6|          1|   144|    yes   |
        |- l_update_i3_l_j5   |      162|      162|        20|          1|          1|   144|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    234|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      9|    1243|   2308|    -|
|Memory           |        0|      -|      64|      6|    0|
|Multiplexer      |        -|      -|       -|    242|    -|
|Register         |        0|      -|     425|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      9|    1732|   2886|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|       1|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Bert_layer_fadd_3bkb_U16  |Bert_layer_fadd_3bkb  |        0|      2|  205|  390|    0|
    |Bert_layer_fdiv_3eOg_U17  |Bert_layer_fdiv_3eOg  |        0|      0|  761|  994|    0|
    |Bert_layer_fexp_3fYi_U18  |Bert_layer_fexp_3fYi  |        0|      7|  277|  924|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      9| 1243| 2308|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |inp_sumRow_U  |Softmax_layer_inpdEe  |        0|  64|   6|    0|    12|   32|     1|          384|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                      |        0|  64|   6|    0|    12|   32|     1|          384|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln108_fu_251_p2       |     +    |      0|  0|  15|           8|           1|
    |add_ln111_fu_316_p2       |     +    |      0|  0|  17|           9|           9|
    |add_ln120_fu_342_p2       |     +    |      0|  0|  15|           8|           1|
    |add_ln123_fu_413_p2       |     +    |      0|  0|  17|           9|           9|
    |i2_fu_257_p2              |     +    |      0|  0|  13|           4|           1|
    |i3_fu_348_p2              |     +    |      0|  0|  13|           4|           1|
    |j4_fu_327_p2              |     +    |      0|  0|  13|           4|           1|
    |j5_fu_376_p2              |     +    |      0|  0|  13|           4|           1|
    |v45_fu_234_p2             |     +    |      0|  0|  13|           4|           1|
    |sub_ln111_fu_307_p2       |     -    |      0|  0|  17|           9|           9|
    |sub_ln123_fu_404_p2       |     -    |      0|  0|  17|           9|           9|
    |icmp_ln105_fu_228_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln108_fu_245_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln109_fu_263_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln120_fu_336_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln121_fu_354_p2      |   icmp   |      0|  0|   9|           4|           4|
    |select_ln111_1_fu_277_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln111_fu_269_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln123_2_fu_368_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln123_fu_360_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 234|         108|          86|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter19                 |   9|          2|    1|          2|
    |ap_phi_mux_i2_0_phi_fu_149_p4            |   9|          2|    4|          8|
    |ap_phi_mux_i3_0_phi_fu_182_p4            |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_138_p4  |   9|          2|    8|         16|
    |ap_phi_mux_j4_0_phi_fu_160_p4            |   9|          2|    4|          8|
    |i2_0_reg_145                             |   9|          2|    4|          8|
    |i3_0_reg_178                             |   9|          2|    4|          8|
    |indvar_flatten14_reg_167                 |   9|          2|    8|         16|
    |indvar_flatten_reg_134                   |   9|          2|    8|         16|
    |inp_sumRow_address0                      |  27|          5|    4|         20|
    |inp_sumRow_d0                            |  15|          3|   32|         96|
    |j4_0_reg_156                             |   9|          2|    4|          8|
    |j5_0_reg_189                             |   9|          2|    4|          8|
    |v42_address0                             |  21|          4|    8|         32|
    |v45_0_reg_123                            |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 242|         52|  104|        278|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln108_reg_441                     |   8|   0|    8|          0|
    |ap_CS_fsm                             |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9               |   1|   0|    1|          0|
    |i2_0_reg_145                          |   4|   0|    4|          0|
    |i3_0_reg_178                          |   4|   0|    4|          0|
    |icmp_ln108_reg_437                    |   1|   0|    1|          0|
    |icmp_ln120_reg_481                    |   1|   0|    1|          0|
    |indvar_flatten14_reg_167              |   8|   0|    8|          0|
    |indvar_flatten_reg_134                |   8|   0|    8|          0|
    |inp_sumRow_addr_1_reg_476             |   4|   0|    4|          0|
    |j4_0_reg_156                          |   4|   0|    4|          0|
    |j4_reg_465                            |   4|   0|    4|          0|
    |j5_0_reg_189                          |   4|   0|    4|          0|
    |reg_216                               |  32|   0|   32|          0|
    |select_ln111_1_reg_452                |   4|   0|    4|          0|
    |select_ln111_1_reg_452_pp0_iter1_reg  |   4|   0|    4|          0|
    |select_ln111_reg_446                  |   4|   0|    4|          0|
    |select_ln123_2_reg_495                |   4|   0|    4|          0|
    |select_ln123_2_reg_495_pp1_iter1_reg  |   4|   0|    4|          0|
    |select_ln123_reg_490                  |   4|   0|    4|          0|
    |v42_addr_reg_460                      |   8|   0|    8|          0|
    |v42_addr_reg_460_pp0_iter1_reg        |   8|   0|    8|          0|
    |v45_0_reg_123                         |   4|   0|    4|          0|
    |v49_reg_470                           |  32|   0|   32|          0|
    |v57_reg_523                           |  32|   0|   32|          0|
    |zext_ln123_4_reg_508                  |   9|   0|   64|         55|
    |icmp_ln108_reg_437                    |  64|  32|    1|          0|
    |icmp_ln120_reg_481                    |  64|  32|    1|          0|
    |zext_ln123_4_reg_508                  |  64|  32|   64|         55|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 425|  96|  354|        110|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | Softmax_layer | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | Softmax_layer | return value |
|ap_start      |  in |    1| ap_ctrl_hs | Softmax_layer | return value |
|ap_done       | out |    1| ap_ctrl_hs | Softmax_layer | return value |
|ap_idle       | out |    1| ap_ctrl_hs | Softmax_layer | return value |
|ap_ready      | out |    1| ap_ctrl_hs | Softmax_layer | return value |
|v42_address0  | out |    8|  ap_memory |      v42      |     array    |
|v42_ce0       | out |    1|  ap_memory |      v42      |     array    |
|v42_we0       | out |    1|  ap_memory |      v42      |     array    |
|v42_d0        | out |   32|  ap_memory |      v42      |     array    |
|v42_q0        |  in |   32|  ap_memory |      v42      |     array    |
|v43_address0  | out |    8|  ap_memory |      v43      |     array    |
|v43_ce0       | out |    1|  ap_memory |      v43      |     array    |
|v43_we0       | out |    1|  ap_memory |      v43      |     array    |
|v43_d0        | out |   32|  ap_memory |      v43      |     array    |
+--------------+-----+-----+------------+---------------+--------------+

