/*
 * Copyright (c) Huawei Technologies Co., Ltd. 2019-2019. All rights reserved.
 * Description: hal para
 * Author: zhangjunyu
 * Create: 2019/11/01
 */

#ifndef __VPSS_HAL_PARA_H__
#define __VPSS_HAL_PARA_H__

#include "hal_vpss_reg.h"

hi_void vpss_hal_set_para_addr_vhd_chn00(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn00);
hi_void vpss_hal_set_para_addr_vhd_chn01(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn01);
hi_void vpss_hal_set_para_addr_vhd_chn02(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn02);
hi_void vpss_hal_set_para_addr_vhd_chn03(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn03);
hi_void vpss_hal_set_para_addr_vhd_chn04(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn04);
hi_void vpss_hal_set_para_addr_vhd_chn05(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn05);
hi_void vpss_hal_set_para_addr_vhd_chn06(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn06);
hi_void vpss_hal_set_para_addr_vhd_chn07(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn07);
hi_void vpss_hal_set_para_addr_vhd_chn08(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn08);
hi_void vpss_hal_set_para_addr_vhd_chn09(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn09);
hi_void vpss_hal_set_para_addr_vhd_chn10(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn10);
hi_void vpss_hal_set_para_addr_vhd_chn11(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn11);
hi_void vpss_hal_set_para_addr_vhd_chn12(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn12);
hi_void vpss_hal_set_para_addr_vhd_chn13(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn13);
hi_void vpss_hal_set_para_addr_vhd_chn14(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn14);
hi_void vpss_hal_set_para_addr_vhd_chn15(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn15);
hi_void vpss_hal_set_para_addr_vhd_chn16(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn16);
hi_void vpss_hal_set_para_addr_vhd_chn17(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn17);
hi_void vpss_hal_set_para_addr_vhd_chn18(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn18);
hi_void vpss_hal_set_para_addr_vhd_chn19(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn19);
hi_void vpss_hal_set_para_addr_vhd_chn20(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn20);
hi_void vpss_hal_set_para_addr_vhd_chn21(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn21);
hi_void vpss_hal_set_para_addr_vhd_chn22(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn22);
hi_void vpss_hal_set_para_addr_vhd_chn23(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn23);
hi_void vpss_hal_set_para_addr_vhd_chn24(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn24);
hi_void vpss_hal_set_para_addr_vhd_chn25(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn25);
hi_void vpss_hal_set_para_addr_vhd_chn26(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn26);
hi_void vpss_hal_set_para_addr_vhd_chn27(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn27);
hi_void vpss_hal_set_para_addr_vhd_chn28(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn28);
hi_void vpss_hal_set_para_addr_vhd_chn29(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn29);
hi_void vpss_hal_set_para_addr_vhd_chn30(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn30);
hi_void vpss_hal_set_para_addr_vhd_chn31(vpss_reg_type *vpss_regs, hi_u32 para_addr_vhd_chn31);

hi_void vpss_hal_set_para_haddr_vhd_chn00(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn00);
hi_void vpss_hal_set_para_haddr_vhd_chn01(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn01);
hi_void vpss_hal_set_para_haddr_vhd_chn02(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn02);
hi_void vpss_hal_set_para_haddr_vhd_chn03(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn03);
hi_void vpss_hal_set_para_haddr_vhd_chn04(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn04);
hi_void vpss_hal_set_para_haddr_vhd_chn05(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn05);
hi_void vpss_hal_set_para_haddr_vhd_chn06(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn06);
hi_void vpss_hal_set_para_haddr_vhd_chn07(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn07);
hi_void vpss_hal_set_para_haddr_vhd_chn08(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn08);
hi_void vpss_hal_set_para_haddr_vhd_chn09(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn09);
hi_void vpss_hal_set_para_haddr_vhd_chn10(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn10);
hi_void vpss_hal_set_para_haddr_vhd_chn11(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn11);
hi_void vpss_hal_set_para_haddr_vhd_chn12(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn12);
hi_void vpss_hal_set_para_haddr_vhd_chn13(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn13);
hi_void vpss_hal_set_para_haddr_vhd_chn14(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn14);
hi_void vpss_hal_set_para_haddr_vhd_chn15(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn15);
hi_void vpss_hal_set_para_haddr_vhd_chn16(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn16);
hi_void vpss_hal_set_para_haddr_vhd_chn17(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn17);
hi_void vpss_hal_set_para_haddr_vhd_chn18(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn18);
hi_void vpss_hal_set_para_haddr_vhd_chn19(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn19);
hi_void vpss_hal_set_para_haddr_vhd_chn20(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn20);
hi_void vpss_hal_set_para_haddr_vhd_chn21(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn21);
hi_void vpss_hal_set_para_haddr_vhd_chn22(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn22);
hi_void vpss_hal_set_para_haddr_vhd_chn23(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn23);
hi_void vpss_hal_set_para_haddr_vhd_chn24(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn24);
hi_void vpss_hal_set_para_haddr_vhd_chn25(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn25);
hi_void vpss_hal_set_para_haddr_vhd_chn26(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn26);
hi_void vpss_hal_set_para_haddr_vhd_chn27(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn27);
hi_void vpss_hal_set_para_haddr_vhd_chn28(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn28);
hi_void vpss_hal_set_para_haddr_vhd_chn29(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn29);
hi_void vpss_hal_set_para_haddr_vhd_chn30(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn30);
hi_void vpss_hal_set_para_haddr_vhd_chn31(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vhd_chn31);

hi_void vpss_hal_set_para_up_vhd_chn(vpss_reg_type *vpss_regs, hi_u32 chn_num);
hi_void vpss_hal_set_para_up_vhd_chn_all(vpss_reg_type *vpss_regs);

hi_void vpss_hal_set_para_addr_vsd_chn00(vpss_reg_type *vpss_regs, hi_u32 para_addr_vsd_chn00);
hi_void vpss_hal_set_para_addr_vsd_chn01(vpss_reg_type *vpss_regs, hi_u32 para_addr_vsd_chn01);
hi_void vpss_hal_set_para_addr_vsd_chn02(vpss_reg_type *vpss_regs, hi_u32 para_addr_vsd_chn02);
hi_void vpss_hal_set_para_addr_vsd_chn03(vpss_reg_type *vpss_regs, hi_u32 para_addr_vsd_chn03);
hi_void vpss_hal_set_para_addr_vsd_chn04(vpss_reg_type *vpss_regs, hi_u32 para_addr_vsd_chn04);
hi_void vpss_hal_set_para_addr_vsd_chn05(vpss_reg_type *vpss_regs, hi_u32 para_addr_vsd_chn05);
hi_void vpss_hal_set_para_addr_vsd_chn06(vpss_reg_type *vpss_regs, hi_u32 para_addr_vsd_chn06);
hi_void vpss_hal_set_para_addr_vsd_chn07(vpss_reg_type *vpss_regs, hi_u32 para_addr_vsd_chn07);

hi_void vpss_hal_set_para_haddr_vsd_chn00(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vsd_chn00);
hi_void vpss_hal_set_para_haddr_vsd_chn01(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vsd_chn01);
hi_void vpss_hal_set_para_haddr_vsd_chn02(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vsd_chn02);
hi_void vpss_hal_set_para_haddr_vsd_chn03(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vsd_chn03);
hi_void vpss_hal_set_para_haddr_vsd_chn04(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vsd_chn04);
hi_void vpss_hal_set_para_haddr_vsd_chn05(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vsd_chn05);
hi_void vpss_hal_set_para_haddr_vsd_chn06(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vsd_chn06);
hi_void vpss_hal_set_para_haddr_vsd_chn07(vpss_reg_type *vpss_regs, hi_u32 para_haddr_vsd_chn07);

hi_void vpss_hal_set_para_up_vsd_chn(vpss_reg_type *vpss_regs, hi_u32 chn_num);
hi_void vpss_hal_set_para_up_vsd_chn_all(vpss_reg_type *vpss_regs);

#endif

