// Seed: 1306828398
module module_0 (
    input tri0 id_0
    , id_19,
    input uwire id_1,
    input tri0 module_0,
    output supply0 id_3,
    input wand id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input wire id_8,
    input tri1 id_9
    , id_20,
    output uwire id_10,
    output supply0 id_11,
    input uwire id_12,
    output wand id_13,
    output supply1 id_14,
    output tri1 id_15,
    output wand id_16,
    input supply0 id_17
);
  supply1 id_21 = id_1, id_22;
  wire id_23;
endmodule
module module_1 (
    output uwire id_0,
    output wire  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    output tri1  id_4,
    input  tri0  id_5,
    output uwire id_6
);
  wire  id_8;
  uwire id_9;
  specify
    if (1'h0) (negedge id_10 => (id_11 +: id_9)) = (1, 1);
  endspecify module_0(
      id_2,
      id_2,
      id_3,
      id_6,
      id_3,
      id_5,
      id_5,
      id_5,
      id_2,
      id_5,
      id_1,
      id_4,
      id_5,
      id_0,
      id_1,
      id_6,
      id_6,
      id_2
  );
endmodule
