{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 12:10:53 2018 " "Info: Processing started: Mon Nov 05 12:10:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LightPU -c LightPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LightPU -c LightPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_ANALYZE_DFFEA_LATCHES" "" "Info: Timing Analysis is analyzing one or more registers as latches" { { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more registers as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1584 -808 -640 -1568 "clk" "" } { -1408 -224 -168 -1392 "clk" "" } { -1160 -224 -168 -1144 "clk" "" } { -968 -224 -168 -952 "clk" "" } { -1592 -624 -512 -1576 "clk" "" } { -1040 -760 -728 -1024 "clk" "" } { -1408 -872 -840 -1392 "clk" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ControllUnit:inst\|inst67~2 " "Info: Detected gated clock \"ControllUnit:inst\|inst67~2\" as buffer" {  } { { "ControllUnit.bdf" "" { Schematic "C:/Quartus/lab_4/ControllUnit.bdf" { { -2656 -312 -264 -2592 "inst67" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControllUnit:inst\|inst67~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControllUnit:inst\|inst67~1 " "Info: Detected gated clock \"ControllUnit:inst\|inst67~1\" as buffer" {  } { { "ControllUnit.bdf" "" { Schematic "C:/Quartus/lab_4/ControllUnit.bdf" { { -2656 -312 -264 -2592 "inst67" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControllUnit:inst\|inst67~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_6oi.tdf" "" { Text "C:/Quartus/lab_4/db/cntr_6oi.tdf" 55 8 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_6oi.tdf" "" { Text "C:/Quartus/lab_4/db/cntr_6oi.tdf" 55 8 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControllUnit:inst\|inst23 " "Info: Detected gated clock \"ControllUnit:inst\|inst23\" as buffer" {  } { { "ControllUnit.bdf" "" { Schematic "C:/Quartus/lab_4/ControllUnit.bdf" { { -2656 -440 -392 -2592 "inst23" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControllUnit:inst\|inst23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ControllUnit:inst\|lpm_dff3:inst22\|lpm_ff:lpm_ff_component\|dffs\[2\] register GPR:inst134\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] 66.04 MHz 15.142 ns Internal " "Info: Clock \"clk\" has Internal fmax of 66.04 MHz between source register \"ControllUnit:inst\|lpm_dff3:inst22\|lpm_ff:lpm_ff_component\|dffs\[2\]\" and destination register \"GPR:inst134\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (period= 15.142 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.206 ns + Longest register register " "Info: + Longest register to register delay is 3.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControllUnit:inst\|lpm_dff3:inst22\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X22_Y18_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y18_N3; Fanout = 5; REG Node = 'ControllUnit:inst\|lpm_dff3:inst22\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.371 ns) 0.739 ns ControllUnit:inst\|lpm_add_sub2:inst79\|lpm_add_sub:lpm_add_sub_component\|add_sub_flh:auto_generated\|op_1~5 2 COMB LCCOMB_X22_Y18_N18 1 " "Info: 2: + IC(0.368 ns) + CELL(0.371 ns) = 0.739 ns; Loc. = LCCOMB_X22_Y18_N18; Fanout = 1; COMB Node = 'ControllUnit:inst\|lpm_add_sub2:inst79\|lpm_add_sub:lpm_add_sub_component\|add_sub_flh:auto_generated\|op_1~5'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[2] ControllUnit:inst|lpm_add_sub2:inst79|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.053 ns) 1.328 ns ControllUnit:inst\|inst84\[2\]~0 3 COMB LCCOMB_X18_Y18_N30 11 " "Info: 3: + IC(0.536 ns) + CELL(0.053 ns) = 1.328 ns; Loc. = LCCOMB_X18_Y18_N30; Fanout = 11; COMB Node = 'ControllUnit:inst\|inst84\[2\]~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { ControllUnit:inst|lpm_add_sub2:inst79|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~5 ControllUnit:inst|inst84[2]~0 } "NODE_NAME" } } { "ControllUnit.bdf" "" { Schematic "C:/Quartus/lab_4/ControllUnit.bdf" { { -2776 800 864 -2728 "inst84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.228 ns) 1.855 ns GPR:inst134\|inst28~0 4 COMB LCCOMB_X18_Y18_N28 8 " "Info: 4: + IC(0.299 ns) + CELL(0.228 ns) = 1.855 ns; Loc. = LCCOMB_X18_Y18_N28; Fanout = 8; COMB Node = 'GPR:inst134\|inst28~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { ControllUnit:inst|inst84[2]~0 GPR:inst134|inst28~0 } "NODE_NAME" } } { "GPR.bdf" "" { Schematic "C:/Quartus/lab_4/GPR.bdf" { { 344 272 336 392 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.746 ns) 3.206 ns GPR:inst134\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] 5 REG LCFF_X17_Y17_N17 2 " "Info: 5: + IC(0.605 ns) + CELL(0.746 ns) = 3.206 ns; Loc. = LCFF_X17_Y17_N17; Fanout = 2; REG Node = 'GPR:inst134\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { GPR:inst134|inst28~0 GPR:inst134|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.398 ns ( 43.61 % ) " "Info: Total cell delay = 1.398 ns ( 43.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.808 ns ( 56.39 % ) " "Info: Total interconnect delay = 1.808 ns ( 56.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.206 ns" { ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[2] ControllUnit:inst|lpm_add_sub2:inst79|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~5 ControllUnit:inst|inst84[2]~0 GPR:inst134|inst28~0 GPR:inst134|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "3.206 ns" { ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[2] {} ControllUnit:inst|lpm_add_sub2:inst79|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~5 {} ControllUnit:inst|inst84[2]~0 {} GPR:inst134|inst28~0 {} GPR:inst134|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.368ns 0.536ns 0.299ns 0.605ns } { 0.000ns 0.371ns 0.053ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.181 ns - Smallest " "Info: - Smallest clock skew is -4.181 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.456 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1584 -808 -640 -1568 "clk" "" } { -1408 -224 -168 -1392 "clk" "" } { -1160 -224 -168 -1144 "clk" "" } { -968 -224 -168 -952 "clk" "" } { -1592 -624 -512 -1576 "clk" "" } { -1040 -760 -728 -1024 "clk" "" } { -1408 -872 -840 -1392 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 106 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 106; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1584 -808 -640 -1568 "clk" "" } { -1408 -224 -168 -1392 "clk" "" } { -1160 -224 -168 -1144 "clk" "" } { -968 -224 -168 -952 "clk" "" } { -1592 -624 -512 -1576 "clk" "" } { -1040 -760 -728 -1024 "clk" "" } { -1408 -872 -840 -1392 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.618 ns) 2.456 ns GPR:inst134\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X17_Y17_N17 2 " "Info: 3: + IC(0.641 ns) + CELL(0.618 ns) = 2.456 ns; Loc. = LCFF_X17_Y17_N17; Fanout = 2; REG Node = 'GPR:inst134\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clk~clkctrl GPR:inst134|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.93 % ) " "Info: Total cell delay = 1.472 ns ( 59.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 40.07 % ) " "Info: Total interconnect delay = 0.984 ns ( 40.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { clk clk~clkctrl GPR:inst134|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { clk {} clk~combout {} clk~clkctrl {} GPR:inst134|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.637 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1584 -808 -640 -1568 "clk" "" } { -1408 -224 -168 -1392 "clk" "" } { -1160 -224 -168 -1144 "clk" "" } { -968 -224 -168 -952 "clk" "" } { -1592 -624 -512 -1576 "clk" "" } { -1040 -760 -728 -1024 "clk" "" } { -1408 -872 -840 -1392 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.625 ns) + CELL(0.712 ns) 3.191 ns ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[1\] 2 REG LCFF_X21_Y18_N19 6 " "Info: 2: + IC(1.625 ns) + CELL(0.712 ns) = 3.191 ns; Loc. = LCFF_X21_Y18_N19; Fanout = 6; REG Node = 'ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { clk ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_6oi.tdf" "" { Text "C:/Quartus/lab_4/db/cntr_6oi.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.228 ns) 4.032 ns ControllUnit:inst\|inst23 3 COMB LCCOMB_X18_Y18_N22 37 " "Info: 3: + IC(0.613 ns) + CELL(0.228 ns) = 4.032 ns; Loc. = LCCOMB_X18_Y18_N22; Fanout = 37; COMB Node = 'ControllUnit:inst\|inst23'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] ControllUnit:inst|inst23 } "NODE_NAME" } } { "ControllUnit.bdf" "" { Schematic "C:/Quartus/lab_4/ControllUnit.bdf" { { -2656 -440 -392 -2592 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.000 ns) 5.377 ns ControllUnit:inst\|inst23~clkctrl 4 COMB CLKCTRL_G15 11 " "Info: 4: + IC(1.345 ns) + CELL(0.000 ns) = 5.377 ns; Loc. = CLKCTRL_G15; Fanout = 11; COMB Node = 'ControllUnit:inst\|inst23~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { ControllUnit:inst|inst23 ControllUnit:inst|inst23~clkctrl } "NODE_NAME" } } { "ControllUnit.bdf" "" { Schematic "C:/Quartus/lab_4/ControllUnit.bdf" { { -2656 -440 -392 -2592 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 6.637 ns ControllUnit:inst\|lpm_dff3:inst22\|lpm_ff:lpm_ff_component\|dffs\[2\] 5 REG LCFF_X22_Y18_N3 5 " "Info: 5: + IC(0.642 ns) + CELL(0.618 ns) = 6.637 ns; Loc. = LCFF_X22_Y18_N3; Fanout = 5; REG Node = 'ControllUnit:inst\|lpm_dff3:inst22\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { ControllUnit:inst|inst23~clkctrl ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.412 ns ( 36.34 % ) " "Info: Total cell delay = 2.412 ns ( 36.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.225 ns ( 63.66 % ) " "Info: Total interconnect delay = 4.225 ns ( 63.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.637 ns" { clk ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] ControllUnit:inst|inst23 ControllUnit:inst|inst23~clkctrl ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.637 ns" { clk {} clk~combout {} ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] {} ControllUnit:inst|inst23 {} ControllUnit:inst|inst23~clkctrl {} ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.625ns 0.613ns 1.345ns 0.642ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { clk clk~clkctrl GPR:inst134|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { clk {} clk~combout {} clk~clkctrl {} GPR:inst134|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.637 ns" { clk ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] ControllUnit:inst|inst23 ControllUnit:inst|inst23~clkctrl ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.637 ns" { clk {} clk~combout {} ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] {} ControllUnit:inst|inst23 {} ControllUnit:inst|inst23~clkctrl {} ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.625ns 0.613ns 1.345ns 0.642ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.206 ns" { ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[2] ControllUnit:inst|lpm_add_sub2:inst79|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~5 ControllUnit:inst|inst84[2]~0 GPR:inst134|inst28~0 GPR:inst134|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "3.206 ns" { ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[2] {} ControllUnit:inst|lpm_add_sub2:inst79|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~5 {} ControllUnit:inst|inst84[2]~0 {} GPR:inst134|inst28~0 {} GPR:inst134|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.368ns 0.536ns 0.299ns 0.605ns } { 0.000ns 0.371ns 0.053ns 0.228ns 0.746ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { clk clk~clkctrl GPR:inst134|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { clk {} clk~combout {} clk~clkctrl {} GPR:inst134|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.637 ns" { clk ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] ControllUnit:inst|inst23 ControllUnit:inst|inst23~clkctrl ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.637 ns" { clk {} clk~combout {} ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] {} ControllUnit:inst|inst23 {} ControllUnit:inst|inst23~clkctrl {} ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.625ns 0.613ns 1.345ns 0.642ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "GPR:inst134\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[3\] clk 2.591 ns " "Info: Found hold time violation between source  pin or register \"GPR:inst134\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]\" and destination pin or register \"ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[3\]\" for clock \"clk\" (Hold time is 2.591 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.630 ns + Largest " "Info: + Largest clock skew is 4.630 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.088 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1584 -808 -640 -1568 "clk" "" } { -1408 -224 -168 -1392 "clk" "" } { -1160 -224 -168 -1144 "clk" "" } { -968 -224 -168 -952 "clk" "" } { -1592 -624 -512 -1576 "clk" "" } { -1040 -760 -728 -1024 "clk" "" } { -1408 -872 -840 -1392 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.625 ns) + CELL(0.712 ns) 3.191 ns ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[1\] 2 REG LCFF_X21_Y18_N19 6 " "Info: 2: + IC(1.625 ns) + CELL(0.712 ns) = 3.191 ns; Loc. = LCFF_X21_Y18_N19; Fanout = 6; REG Node = 'ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { clk ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_6oi.tdf" "" { Text "C:/Quartus/lab_4/db/cntr_6oi.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.225 ns) 3.651 ns ControllUnit:inst\|inst67~2 3 COMB LCCOMB_X21_Y18_N12 1 " "Info: 3: + IC(0.235 ns) + CELL(0.225 ns) = 3.651 ns; Loc. = LCCOMB_X21_Y18_N12; Fanout = 1; COMB Node = 'ControllUnit:inst\|inst67~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] ControllUnit:inst|inst67~2 } "NODE_NAME" } } { "ControllUnit.bdf" "" { Schematic "C:/Quartus/lab_4/ControllUnit.bdf" { { -2656 -312 -264 -2592 "inst67" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.000 ns) 5.523 ns ControllUnit:inst\|inst67~2clkctrl 4 COMB CLKCTRL_G10 8 " "Info: 4: + IC(1.872 ns) + CELL(0.000 ns) = 5.523 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'ControllUnit:inst\|inst67~2clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { ControllUnit:inst|inst67~2 ControllUnit:inst|inst67~2clkctrl } "NODE_NAME" } } { "ControllUnit.bdf" "" { Schematic "C:/Quartus/lab_4/ControllUnit.bdf" { { -2656 -312 -264 -2592 "inst67" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.667 ns) 7.088 ns ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[3\] 5 REG LCFF_X19_Y19_N17 2 " "Info: 5: + IC(0.898 ns) + CELL(0.667 ns) = 7.088 ns; Loc. = LCFF_X19_Y19_N17; Fanout = 2; REG Node = 'ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { ControllUnit:inst|inst67~2clkctrl ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.458 ns ( 34.68 % ) " "Info: Total cell delay = 2.458 ns ( 34.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.630 ns ( 65.32 % ) " "Info: Total interconnect delay = 4.630 ns ( 65.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.088 ns" { clk ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] ControllUnit:inst|inst67~2 ControllUnit:inst|inst67~2clkctrl ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "7.088 ns" { clk {} clk~combout {} ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] {} ControllUnit:inst|inst67~2 {} ControllUnit:inst|inst67~2clkctrl {} ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.625ns 0.235ns 1.872ns 0.898ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.667ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.458 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1584 -808 -640 -1568 "clk" "" } { -1408 -224 -168 -1392 "clk" "" } { -1160 -224 -168 -1144 "clk" "" } { -968 -224 -168 -952 "clk" "" } { -1592 -624 -512 -1576 "clk" "" } { -1040 -760 -728 -1024 "clk" "" } { -1408 -872 -840 -1392 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 106 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 106; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1584 -808 -640 -1568 "clk" "" } { -1408 -224 -168 -1392 "clk" "" } { -1160 -224 -168 -1144 "clk" "" } { -968 -224 -168 -952 "clk" "" } { -1592 -624 -512 -1576 "clk" "" } { -1040 -760 -728 -1024 "clk" "" } { -1408 -872 -840 -1392 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.618 ns) 2.458 ns GPR:inst134\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X18_Y19_N15 2 " "Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X18_Y19_N15; Fanout = 2; REG Node = 'GPR:inst134\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { clk~clkctrl GPR:inst134|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.89 % ) " "Info: Total cell delay = 1.472 ns ( 59.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 40.11 % ) " "Info: Total interconnect delay = 0.986 ns ( 40.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clk clk~clkctrl GPR:inst134|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clk {} clk~combout {} clk~clkctrl {} GPR:inst134|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.088 ns" { clk ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] ControllUnit:inst|inst67~2 ControllUnit:inst|inst67~2clkctrl ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "7.088 ns" { clk {} clk~combout {} ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] {} ControllUnit:inst|inst67~2 {} ControllUnit:inst|inst67~2clkctrl {} ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.625ns 0.235ns 1.872ns 0.898ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.667ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clk clk~clkctrl GPR:inst134|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clk {} clk~combout {} clk~clkctrl {} GPR:inst134|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.094 ns - Shortest register register " "Info: - Shortest register to register delay is 2.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPR:inst134\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] 1 REG LCFF_X18_Y19_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y19_N15; Fanout = 2; REG Node = 'GPR:inst134\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR:inst134|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns GPR:inst134\|lpm_mux0:inst10\|lpm_mux:lpm_mux_component\|mux_6oc:auto_generated\|l3_w3_n0_mux_dataout~0 2 COMB LCCOMB_X18_Y19_N14 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X18_Y19_N14; Fanout = 1; COMB Node = 'GPR:inst134\|lpm_mux0:inst10\|lpm_mux:lpm_mux_component\|mux_6oc:auto_generated\|l3_w3_n0_mux_dataout~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { GPR:inst134|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] GPR:inst134|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_6oc:auto_generated|l3_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_6oc.tdf" "" { Text "C:/Quartus/lab_4/db/mux_6oc.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 0.497 ns lpm_bustri0:inst121\|lpm_bustri:lpm_bustri_component\|dout\[3\]~20 3 COMB LCCOMB_X18_Y19_N16 4 " "Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 0.497 ns; Loc. = LCCOMB_X18_Y19_N16; Fanout = 4; COMB Node = 'lpm_bustri0:inst121\|lpm_bustri:lpm_bustri_component\|dout\[3\]~20'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.256 ns" { GPR:inst134|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_6oc:auto_generated|l3_w3_n0_mux_dataout~0 lpm_bustri0:inst121|lpm_bustri:lpm_bustri_component|dout[3]~20 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.053 ns) 1.015 ns inst122\[3\]~17 4 COMB LCCOMB_X17_Y19_N8 4 " "Info: 4: + IC(0.465 ns) + CELL(0.053 ns) = 1.015 ns; Loc. = LCCOMB_X17_Y19_N8; Fanout = 4; COMB Node = 'inst122\[3\]~17'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { lpm_bustri0:inst121|lpm_bustri:lpm_bustri_component|dout[3]~20 inst122[3]~17 } "NODE_NAME" } } { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1480 -144 -96 -1448 "inst122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.546 ns) 2.094 ns ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[3\] 5 REG LCFF_X19_Y19_N17 2 " "Info: 5: + IC(0.533 ns) + CELL(0.546 ns) = 2.094 ns; Loc. = LCFF_X19_Y19_N17; Fanout = 2; REG Node = 'ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { inst122[3]~17 ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.893 ns ( 42.65 % ) " "Info: Total cell delay = 0.893 ns ( 42.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.201 ns ( 57.35 % ) " "Info: Total interconnect delay = 1.201 ns ( 57.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.094 ns" { GPR:inst134|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] GPR:inst134|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_6oc:auto_generated|l3_w3_n0_mux_dataout~0 lpm_bustri0:inst121|lpm_bustri:lpm_bustri_component|dout[3]~20 inst122[3]~17 ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.094 ns" { GPR:inst134|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] {} GPR:inst134|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_6oc:auto_generated|l3_w3_n0_mux_dataout~0 {} lpm_bustri0:inst121|lpm_bustri:lpm_bustri_component|dout[3]~20 {} inst122[3]~17 {} ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.203ns 0.465ns 0.533ns } { 0.000ns 0.241ns 0.053ns 0.053ns 0.546ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.088 ns" { clk ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] ControllUnit:inst|inst67~2 ControllUnit:inst|inst67~2clkctrl ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "7.088 ns" { clk {} clk~combout {} ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] {} ControllUnit:inst|inst67~2 {} ControllUnit:inst|inst67~2clkctrl {} ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.625ns 0.235ns 1.872ns 0.898ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.667ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clk clk~clkctrl GPR:inst134|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clk {} clk~combout {} clk~clkctrl {} GPR:inst134|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.094 ns" { GPR:inst134|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] GPR:inst134|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_6oc:auto_generated|l3_w3_n0_mux_dataout~0 lpm_bustri0:inst121|lpm_bustri:lpm_bustri_component|dout[3]~20 inst122[3]~17 ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.094 ns" { GPR:inst134|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] {} GPR:inst134|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_6oc:auto_generated|l3_w3_n0_mux_dataout~0 {} lpm_bustri0:inst121|lpm_bustri:lpm_bustri_component|dout[3]~20 {} inst122[3]~17 {} ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.203ns 0.465ns 0.533ns } { 0.000ns 0.241ns 0.053ns 0.053ns 0.546ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data\[0\] ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[3\] 13.189 ns register " "Info: tco from clock \"clk\" to destination pin \"data\[0\]\" through register \"ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[3\]\" is 13.189 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.088 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1584 -808 -640 -1568 "clk" "" } { -1408 -224 -168 -1392 "clk" "" } { -1160 -224 -168 -1144 "clk" "" } { -968 -224 -168 -952 "clk" "" } { -1592 -624 -512 -1576 "clk" "" } { -1040 -760 -728 -1024 "clk" "" } { -1408 -872 -840 -1392 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.625 ns) + CELL(0.712 ns) 3.191 ns ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[1\] 2 REG LCFF_X21_Y18_N19 6 " "Info: 2: + IC(1.625 ns) + CELL(0.712 ns) = 3.191 ns; Loc. = LCFF_X21_Y18_N19; Fanout = 6; REG Node = 'ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { clk ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_6oi.tdf" "" { Text "C:/Quartus/lab_4/db/cntr_6oi.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.225 ns) 3.651 ns ControllUnit:inst\|inst67~2 3 COMB LCCOMB_X21_Y18_N12 1 " "Info: 3: + IC(0.235 ns) + CELL(0.225 ns) = 3.651 ns; Loc. = LCCOMB_X21_Y18_N12; Fanout = 1; COMB Node = 'ControllUnit:inst\|inst67~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] ControllUnit:inst|inst67~2 } "NODE_NAME" } } { "ControllUnit.bdf" "" { Schematic "C:/Quartus/lab_4/ControllUnit.bdf" { { -2656 -312 -264 -2592 "inst67" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.000 ns) 5.523 ns ControllUnit:inst\|inst67~2clkctrl 4 COMB CLKCTRL_G10 8 " "Info: 4: + IC(1.872 ns) + CELL(0.000 ns) = 5.523 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'ControllUnit:inst\|inst67~2clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { ControllUnit:inst|inst67~2 ControllUnit:inst|inst67~2clkctrl } "NODE_NAME" } } { "ControllUnit.bdf" "" { Schematic "C:/Quartus/lab_4/ControllUnit.bdf" { { -2656 -312 -264 -2592 "inst67" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.667 ns) 7.088 ns ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[3\] 5 REG LCFF_X19_Y19_N17 2 " "Info: 5: + IC(0.898 ns) + CELL(0.667 ns) = 7.088 ns; Loc. = LCFF_X19_Y19_N17; Fanout = 2; REG Node = 'ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { ControllUnit:inst|inst67~2clkctrl ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.458 ns ( 34.68 % ) " "Info: Total cell delay = 2.458 ns ( 34.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.630 ns ( 65.32 % ) " "Info: Total interconnect delay = 4.630 ns ( 65.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.088 ns" { clk ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] ControllUnit:inst|inst67~2 ControllUnit:inst|inst67~2clkctrl ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "7.088 ns" { clk {} clk~combout {} ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] {} ControllUnit:inst|inst67~2 {} ControllUnit:inst|inst67~2clkctrl {} ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.625ns 0.235ns 1.872ns 0.898ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.667ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.007 ns + Longest register pin " "Info: + Longest register to pin delay is 6.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[3\] 1 REG LCFF_X19_Y19_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y19_N17; Fanout = 2; REG Node = 'ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.053 ns) 0.652 ns ControllUnit:inst\|inst43\[0\]~7 2 COMB LCCOMB_X19_Y18_N30 4 " "Info: 2: + IC(0.599 ns) + CELL(0.053 ns) = 0.652 ns; Loc. = LCCOMB_X19_Y18_N30; Fanout = 4; COMB Node = 'ControllUnit:inst\|inst43\[0\]~7'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] ControllUnit:inst|inst43[0]~7 } "NODE_NAME" } } { "ControllUnit.bdf" "" { Schematic "C:/Quartus/lab_4/ControllUnit.bdf" { { -2640 728 792 -2592 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.272 ns) 2.322 ns inst122\[0\]~23 3 COMB LCCOMB_X19_Y15_N16 4 " "Info: 3: + IC(1.398 ns) + CELL(0.272 ns) = 2.322 ns; Loc. = LCCOMB_X19_Y15_N16; Fanout = 4; COMB Node = 'inst122\[0\]~23'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { ControllUnit:inst|inst43[0]~7 inst122[0]~23 } "NODE_NAME" } } { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1480 -144 -96 -1448 "inst122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(2.154 ns) 6.007 ns data\[0\] 4 PIN PIN_R22 0 " "Info: 4: + IC(1.531 ns) + CELL(2.154 ns) = 6.007 ns; Loc. = PIN_R22; Fanout = 0; PIN Node = 'data\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.685 ns" { inst122[0]~23 data[0] } "NODE_NAME" } } { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1560 -160 16 -1544 "data\[7..0\]" "" } { -1568 -272 -160 -1552 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.479 ns ( 41.27 % ) " "Info: Total cell delay = 2.479 ns ( 41.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.528 ns ( 58.73 % ) " "Info: Total interconnect delay = 3.528 ns ( 58.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.007 ns" { ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] ControllUnit:inst|inst43[0]~7 inst122[0]~23 data[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.007 ns" { ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] {} ControllUnit:inst|inst43[0]~7 {} inst122[0]~23 {} data[0] {} } { 0.000ns 0.599ns 1.398ns 1.531ns } { 0.000ns 0.053ns 0.272ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.088 ns" { clk ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] ControllUnit:inst|inst67~2 ControllUnit:inst|inst67~2clkctrl ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "7.088 ns" { clk {} clk~combout {} ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] {} ControllUnit:inst|inst67~2 {} ControllUnit:inst|inst67~2clkctrl {} ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.625ns 0.235ns 1.872ns 0.898ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.667ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.007 ns" { ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] ControllUnit:inst|inst43[0]~7 inst122[0]~23 data[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.007 ns" { ControllUnit:inst|lpm_dff2:inst17|lpm_ff:lpm_ff_component|dffs[3] {} ControllUnit:inst|inst43[0]~7 {} inst122[0]~23 {} data[0] {} } { 0.000ns 0.599ns 1.398ns 1.531ns } { 0.000ns 0.053ns 0.272ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 05 12:10:53 2018 " "Info: Processing ended: Mon Nov 05 12:10:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
