{"sha": "02c0ac4584fdd3cb7cce69148cd06a4374ae9e65", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MDJjMGFjNDU4NGZkZDNjYjdjY2U2OTE0OGNkMDZhNDM3NGFlOWU2NQ==", "commit": {"author": {"name": "Tejas Belagod", "email": "belagod@gcc.gnu.org", "date": "2014-11-12T08:46:05Z"}, "committer": {"name": "Tejas Belagod", "email": "belagod@gcc.gnu.org", "date": "2014-11-12T08:46:05Z"}, "message": "[AArch64] Remove unnecessary files.\n\n2014-11-12  Tejas Belagod  <tejas.belagod@arm.com>\n\n        * Makefile.in (TEXI_GCC_FILES): Remove arm-acle-intrinsics.texi,\n        arm-neon-intrinsics.texi, aarch64-acle-intrinsics.texi.\n        * doc/aarch64-acle-intrinsics.texi: Remove.\n        * doc/arm-acle-intrinsics.texi: Remove.\n        * doc/arm-neon-intrinsics.texi: Remove.\n        * doc/extend.texi: Consolidate sections AArch64 intrinsics,\n        ARM NEON Intrinsics, ARM ACLE Intrinsics into one ARM C Language\n        Extension section. Add references to public ACLE specification.\n\nFrom-SVN: r217406", "tree": {"sha": "17c7bd8e9f166f59cec55d3a44df251e538e120c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/17c7bd8e9f166f59cec55d3a44df251e538e120c"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/02c0ac4584fdd3cb7cce69148cd06a4374ae9e65", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/02c0ac4584fdd3cb7cce69148cd06a4374ae9e65", "html_url": "https://github.com/Rust-GCC/gccrs/commit/02c0ac4584fdd3cb7cce69148cd06a4374ae9e65", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/02c0ac4584fdd3cb7cce69148cd06a4374ae9e65/comments", "author": null, "committer": null, "parents": [{"sha": "3f15527337a273242dd1a6314d5c2d6e69cf1afe", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3f15527337a273242dd1a6314d5c2d6e69cf1afe", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3f15527337a273242dd1a6314d5c2d6e69cf1afe"}], "stats": {"total": 12118, "additions": 0, "deletions": 12118}, "files": [{"sha": "3194511a8d6e022327737cc62190fe0bf3cb4ee1", "filename": "gcc/doc/aarch64-acle-intrinsics.texi", "status": "removed", "additions": 0, "deletions": 55, "changes": 55, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3f15527337a273242dd1a6314d5c2d6e69cf1afe/gcc%2Fdoc%2Faarch64-acle-intrinsics.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3f15527337a273242dd1a6314d5c2d6e69cf1afe/gcc%2Fdoc%2Faarch64-acle-intrinsics.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Faarch64-acle-intrinsics.texi?ref=3f15527337a273242dd1a6314d5c2d6e69cf1afe", "patch": "@@ -1,55 +0,0 @@\n-@c Copyright (C) 2014 Free Software Foundation, Inc.\n-@c This is part of the GCC manual.\n-@c For copying conditions, see the file gcc.texi.\n-\n-@subsubsection CRC32 intrinsics\n-\n-These intrinsics are available when the CRC32 architecture extension is\n-specified, e.g. when the @option{-march=armv8-a+crc} switch is used, or when\n-the target processor specified with @option{-mcpu} supports it.\n-\n-@itemize @bullet\n-@item uint32_t __crc32b (uint32_t, uint8_t)\n-@*@emph{Form of expected instruction(s):} @code{crc32b @var{w0}, @var{w1}, @var{w2}}\n-@end itemize\n-\n-\n-@itemize @bullet\n-@item uint32_t __crc32h (uint32_t, uint16_t)\n-@*@emph{Form of expected instruction(s):} @code{crc32h @var{w0}, @var{w1}, @var{w2}}\n-@end itemize\n-\n-\n-@itemize @bullet\n-@item uint32_t __crc32w (uint32_t, uint32_t)\n-@*@emph{Form of expected instruction(s):} @code{crc32w @var{w0}, @var{w1}, @var{w2}}\n-@end itemize\n-\n-\n-@itemize @bullet\n-@item uint32_t __crc32d (uint32_t, uint64_t)\n-@*@emph{Form of expected instruction(s):} @code{crc32x @var{w0}, @var{w1}, @var{x2}}\n-@end itemize\n-\n-@itemize @bullet\n-@item uint32_t __crc32cb (uint32_t, uint8_t)\n-@*@emph{Form of expected instruction(s):} @code{crc32cb @var{w0}, @var{w1}, @var{w2}}\n-@end itemize\n-\n-\n-@itemize @bullet\n-@item uint32_t __crc32ch (uint32_t, uint16_t)\n-@*@emph{Form of expected instruction(s):} @code{crc32ch @var{w0}, @var{w1}, @var{w2}}\n-@end itemize\n-\n-\n-@itemize @bullet\n-@item uint32_t __crc32cw (uint32_t, uint32_t)\n-@*@emph{Form of expected instruction(s):} @code{crc32cw @var{w0}, @var{w1}, @var{w2}}\n-@end itemize\n-\n-\n-@itemize @bullet\n-@item uint32_t __crc32cd (uint32_t, uint64_t)\n-@*@emph{Form of expected instruction(s):} @code{crc32cx @var{w0}, @var{w1}, @var{x2}}\n-@end itemize"}, {"sha": "8c5523ed57eccb98c6753d422abcccd0c05f9286", "filename": "gcc/doc/arm-acle-intrinsics.texi", "status": "removed", "additions": 0, "deletions": 57, "changes": 57, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3f15527337a273242dd1a6314d5c2d6e69cf1afe/gcc%2Fdoc%2Farm-acle-intrinsics.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3f15527337a273242dd1a6314d5c2d6e69cf1afe/gcc%2Fdoc%2Farm-acle-intrinsics.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Farm-acle-intrinsics.texi?ref=3f15527337a273242dd1a6314d5c2d6e69cf1afe", "patch": "@@ -1,57 +0,0 @@\n-@c Copyright (C) 2013-2014 Free Software Foundation, Inc.\n-@c This is part of the GCC manual.\n-@c For copying conditions, see the file gcc.texi.\n-\n-@subsubsection CRC32 intrinsics\n-\n-These intrinsics are available when the CRC32 architecture extension is\n-specified, e.g. when the @option{-march=armv8-a+crc} switch is used, or when\n-the target processor specified with @option{-mcpu} supports it.\n-\n-@itemize @bullet\n-@item uint32_t __crc32b (uint32_t, uint8_t)\n-@*@emph{Form of expected instruction(s):} @code{crc32b @var{r0}, @var{r0}, @var{r0}}\n-@end itemize\n-\n-\n-@itemize @bullet\n-@item uint32_t __crc32h (uint32_t, uint16_t)\n-@*@emph{Form of expected instruction(s):} @code{crc32h @var{r0}, @var{r0}, @var{r0}}\n-@end itemize\n-\n-\n-@itemize @bullet\n-@item uint32_t __crc32w (uint32_t, uint32_t)\n-@*@emph{Form of expected instruction(s):} @code{crc32w @var{r0}, @var{r0}, @var{r0}}\n-@end itemize\n-\n-\n-@itemize @bullet\n-@item uint32_t __crc32d (uint32_t, uint64_t)\n-@*@emph{Form of expected instruction(s):} Two @code{crc32w @var{r0}, @var{r0}, @var{r0}}\n-instructions.\n-@end itemize\n-\n-@itemize @bullet\n-@item uint32_t __crc32cb (uint32_t, uint8_t)\n-@*@emph{Form of expected instruction(s):} @code{crc32cb @var{r0}, @var{r0}, @var{r0}}\n-@end itemize\n-\n-\n-@itemize @bullet\n-@item uint32_t __crc32ch (uint32_t, uint16_t)\n-@*@emph{Form of expected instruction(s):} @code{crc32ch @var{r0}, @var{r0}, @var{r0}}\n-@end itemize\n-\n-\n-@itemize @bullet\n-@item uint32_t __crc32cw (uint32_t, uint32_t)\n-@*@emph{Form of expected instruction(s):} @code{crc32cw @var{r0}, @var{r0}, @var{r0}}\n-@end itemize\n-\n-\n-@itemize @bullet\n-@item uint32_t __crc32cd (uint32_t, uint64_t)\n-@*@emph{Form of expected instruction(s):} Two @code{crc32cw @var{r0}, @var{r0}, @var{r0}}\n-instructions.\n-@end itemize"}, {"sha": "56987e4a68639b83b861df97f2de2485d18316aa", "filename": "gcc/doc/arm-neon-intrinsics.texi", "status": "removed", "additions": 0, "deletions": 12006, "changes": 12006, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3f15527337a273242dd1a6314d5c2d6e69cf1afe/gcc%2Fdoc%2Farm-neon-intrinsics.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3f15527337a273242dd1a6314d5c2d6e69cf1afe/gcc%2Fdoc%2Farm-neon-intrinsics.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Farm-neon-intrinsics.texi?ref=3f15527337a273242dd1a6314d5c2d6e69cf1afe"}]}