/- Exact-counter adaptation of ShiftLslImmediate.lean at Flapjack
034bb5a1ed0b757082768d5406206bd2f8e31b7c. Original proof below, with
its existential witness 0 exposed. Dependency files remain unchanged. -/
import Flapjack.RiscV.CorrectnessEncoding.BinopRegister
import Flapjack.RiscV.CorrectnessEncoding.DecodeShift
import Flapjack.RiscV.CorrectnessEncoding.ShiftRun

namespace InitECandidate.Solver.ShiftLslImmediateCost
open Flapjack.RiscV.TargetProof
open Flapjack RiscV.L3 RiscV.L3.Step Compiler.Encoders.Asm
  Compiler.Encoders.AsmProps Compiler.Encoders.AsmSem Compiler.Encoders.RiscV.Target
set_option autoImplicit false
set_option maxRecDepth 200000
set_option maxHeartbeats 2000000

private def shiftWord (rd rs1 : BitVec 5) (c : BitVec 64) : BitVec 32 :=
  Encode (.Shift (.SLLI (rd, rs1, BitVec.ofNat 6 c.toNat)))

private theorem shift_low (rd rs1 : BitVec 5) (c : BitVec 64) :
    (shiftWord rd rs1 c).getLsbD 0 = true ∧
      (shiftWord rd rs1 c).getLsbD 1 = true := by
  simp only [shiftWord, Encode, Itype, opc, BitVec.setWidth_eq,
    BitVec.getLsbD_append]
  simp

private theorem reg_nonzero (r : Nat) (guard : asmRegOkExact r riscvConfig = true) :
    BitVec.ofNat 5 r ≠ 0#5 := by
  have g : r < 32 ∧ r ≠ 0 := by
    have g := guard
    simp [asmRegOkExact, riscvConfig] at g
    exact ⟨of_decide_eq_true g.1, g.2.1⟩
  intro eq
  have n := congrArg BitVec.toNat eq
  simp only [BitVec.toNat_ofNat] at n
  norm_num at n
  rw [Nat.mod_eq_of_lt g.1] at n
  exact g.2 n

private theorem reg_read (r : Nat) (s : AsmState 64) (ms : riscv_state)
    (guard : asmRegOkExact r riscvConfig = true)
    (rel : targetStateRel riscvTarget s ms) :
    GPR (BitVec.ofNat 5 r) ms = readReg r s := by
  have g : r < riscvConfig.regCount ∧ riscvConfig.avoidRegs.contains r = false := by
    simpa [asmRegOkExact] using guard
  have before := rel.2.2.2.1 r g
  change ms.c_gpr ms.procID (BitVec.ofNat 5 r) = s.regs r at before
  simpa [GPR, gpr, reg_nonzero r guard, readReg] using before

/-- Original Shift Imm/Lsl case560-620. Sole original asmStep/initial relation
and full existential/interference/asserts/asserts2 conclusion are retained.
The source immediate count bound and actual fetched Decode/Run/Next are derived, never
input assumptions. The other Shift cases are sibling pieces, all assembled by
riscv_encoder_correct_shift (Shift.lean). Native state/Run inherits
reals_as_rational_cuts, SOUNDNESS item8. -/
theorem encoder_exact (rd rs1 : Nat) (c : BitVec 64) (s1 s2 : AsmState 64) (ms : riscv_state)
    (h : asmStep riscvTarget.config s1 (.inst (.arith (.shift .lsl rd rs1 (.imm c)))) s2 ∧
      targetStateRel riscvTarget s1 ms) :
    let n := 0; ∀ env : Nat → riscv_state → riscv_state,
      interferenceOk env (riscvTarget.proj s1.memDomain) →
      let pcs := allPcs (riscvTarget.config.encode (.inst (.arith (.shift .lsl rd rs1 (.imm c))))).length s1.pc
      asserts n (fun k s => env (n - k) (riscvTarget.next s)) ms
        (fun ms' => riscvTarget.stateOk ms' = true ∧
          (∀ pc, pc ∈ pcs 0 → riscvTarget.getByte ms' pc = riscvTarget.getByte ms pc) ∧
          riscvTarget.getPc ms' ∈ pcs riscvTarget.config.codeAlignment)
        (fun ms' => targetStateRel riscvTarget s2 ms') ∧
      asserts2 (n + 1) (fun k => env (n + 1 - k)) riscvTarget.next ms
        (fun ms1 ms2 => ∀ x, ¬ s1.memDomain x →
          riscvTarget.getByte ms1 x = riscvTarget.getByte ms2 x) := by
  dsimp only
  have hs := h.1
  change asmStep riscvConfig s1 (.inst (.arith (.shift .lsl rd rs1 (.imm c)))) s2 at hs
  have guards : asmRegOkExact rd riscvConfig = true ∧
      asmRegOkExact rs1 riscvConfig = true ∧ c.toNat < 64 := by
    have valid := hs.2.2.2.2.2.2
    simp [asmOkExact, asmInstOkExact, asmArithOkExact, riscvConfig,
      Bool.and_eq_true, and_assoc] at valid
    exact ⟨valid.1, valid.2.1, valid.2.2⟩
  have bound : rd < 32 := by
    have g := guards.1
    simp [asmRegOkExact, riscvConfig] at g
    exact of_decide_eq_true g.1
  let value := (readReg rs1 s1) <<< c.toNat
  have source : s2 = updPc (s1.pc + 4) (updReg rd value s1) := by
    rw [shift_source_post .lsl rd rs1 (.imm c) s1 s2 hs]
    rfl
  have enc : riscvConfig.encode (.inst (.arith (.shift .lsl rd rs1 (.imm c)))) =
      [RiscV.L3.holWordExtract 8 7 0 (shiftWord (BitVec.ofNat 5 rd) (BitVec.ofNat 5 rs1) c),
       RiscV.L3.holWordExtract 8 15 8 (shiftWord (BitVec.ofNat 5 rd) (BitVec.ofNat 5 rs1) c),
       RiscV.L3.holWordExtract 8 23 16 (shiftWord (BitVec.ofNat 5 rd) (BitVec.ofNat 5 rs1) c),
       RiscV.L3.holWordExtract 8 31 24 (shiftWord (BitVec.ofNat 5 rd) (BitVec.ofNat 5 rs1) c)] := rfl
  have hb := hs.1
  rw [enc] at hb
  have bytes := bytes_in_memory_thm () s1 ms _ _ _ _ ⟨h.2, hb⟩
  have left := reg_read rs1 s1 ms guards.2.1 h.2
  let fetched : riscv_state := {ms with c_Skip := holUpdate ms.procID 4 ms.c_Skip}
  have run : Run (.Shift (.SLLI (BitVec.ofNat 5 rd, BitVec.ofNat 5 rs1, BitVec.ofNat 6 c.toNat))) fetched =
      «write'GPR» (value, BitVec.ofNat 5 rd) fetched := by
    have ok : riscvOk fetched = true := by
      have original : riscvOk ms = true := h.2.1
      simpa [fetched, riscvOk, MCSR, NextFetch, PC] using original
    rw [shift_run_slli _ _ _ fetched ok]
    have amount : (BitVec.ofNat 6 c.toNat).toNat = c.toNat := by
      simp [Nat.mod_eq_of_lt guards.2.2]
    have leftf : GPR (BitVec.ofNat 5 rs1) fetched = readReg rs1 s1 := by
      simpa [fetched, GPR, gpr] using left
    rw [leftf, amount]
  have low := shift_low (BitVec.ofNat 5 rd) (BitVec.ofNat 5 rs1) c
  have hn := write_next ms _ _ (BitVec.ofNat 5 rd) value (reg_nonzero rd guards.1)
    h.2.1 (decode_encode_slli _ _ _) run low.1 low.2
    bytes.2.2.2.2.2.1 bytes.2.2.2.2.2.2.1
    bytes.2.2.2.2.2.2.2.1 bytes.2.2.2.2.2.2.2.2.1
  have next : riscvTarget.next ms = writePost ms (BitVec.ofNat 5 rd) value := by
    change holThe (NextRISCV ms) = _
    rw [hn]
    rfl
  rw [source]
  intro env interference
  have hp := write_post_rel s1 ms rd value bound h.2
  have projection := interference 0 (writePost ms (BitVec.ofNat 5 rd) value)
  have transport := (riscv_target_ok.2 (env 0 (writePost ms (BitVec.ofNat 5 rd) value))
    (writePost ms (BitVec.ofNat 5 rd) value) (updPc (s1.pc + 4) (updReg rd value s1)) projection).1
  constructor
  · simpa [asserts, next] using transport.mpr hp
  · simp only [asserts2]
    rw [next]
    exact ⟨fun _ _ => rfl, trivial⟩

end InitECandidate.Solver.ShiftLslImmediateCost

#print axioms InitECandidate.Solver.ShiftLslImmediateCost.encoder_exact
