// Seed: 816173742
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  assign id_3[1 : 1] = id_7 * id_10 == id_12 * 1;
  type_16(
      1, 1, id_11
  );
  logic id_14;
  assign id_1 = id_7;
endmodule
