// Seed: 22141178
module module_0;
  assign id_1 = id_1;
  wire id_2;
  assign id_1 = id_2;
  wand id_3 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire   id_1
);
  logic [7:0] id_3;
  module_0 modCall_1 ();
  assign id_3[1] = 1;
  tri1 id_4;
  assign id_4 = id_1;
endmodule
module module_2;
  assign id_1 = id_1;
  initial begin : LABEL_0
    assert (1);
    id_1 <= 1;
    if (1'b0 != 1'd0) begin : LABEL_0
      if (id_1)
        if (1 - 1'h0) id_1 <= 1;
        else if (id_1) disable id_2;
    end
  end
  module_0 modCall_1 ();
  wire id_3;
endmodule
