#-----------------------------------------------------------
# Webtalk v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jun 20 16:21:16 2017
# Process ID: 13604
# Log file: D:/FPGA_basys3/sync_d_tri/sync_d_tri.sim/sim_1/behav/webtalk.log
# Journal file: D:/FPGA_basys3/sync_d_tri/sync_d_tri.sim/sim_1/behav\webtalk.jou
#-----------------------------------------------------------
source D:/FPGA_basys3/sync_d_tri/sync_d_tri.sim/sim_1/behav/xsim.dir/sync_dd_tri_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/FPGA_basys3/sync_d_tri/sync_d_tri.sim/sim_1/behav/xsim.dir/sync_dd_tri_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 20 16:21:19 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 20 16:21:19 2017...
