<head>
  <style>
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: real edge event tests
should_fail: 1
tags: 6.12
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-6
top_module: 
files: <a href="../../../tests/chapter-6/6.12--real_edge.sv.html" target="file-frame">tests/chapter-6/6.12--real_edge.sv</a>
time_elapsed: 0.094s
</pre>
<pre>

%Error: <a href="../../../tests/chapter-6/6.12--real_edge.sv.html#l-9" target="file-frame">tests/chapter-6/6.12--real_edge.sv:9</a>: Unsupported: Non-single bit wide signal pos/negedge sensitivity: top.a
%Error: <a href="../../../tests/chapter-6/6.12--real_edge.sv.html#l-8" target="file-frame">tests/chapter-6/6.12--real_edge.sv:8</a>: Unsupported: Clock edge on non-single bit signal: top.a
%Error: Exiting due to 2 error(s)
%Error: See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc -I/home/travis/build/SymbiFlow/sv-tests/tests/chapter-6 <a href="../../../tests/chapter-6/6.12--real_edge.sv.html" target="file-frame">tests/chapter-6/6.12--real_edge.sv</a>

</pre>
</body>