Analysis & Synthesis report for DE0_CV
Sat May 20 16:25:44 2023
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component|scfifo_7ld1:auto_generated|a_dpfifo_00a1:dpfifo|altsyncram_04t1:FIFOram
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Source assignments for SPI:SPI|REGISTER_FILE:register_file_module|altsyncram:register_file_rtl_0|altsyncram_k3q1:auto_generated
 18. Parameter Settings for User Entity Instance: pll:the_pll|pll_0002:pll_inst|altera_pll:altera_pll_i
 19. Parameter Settings for User Entity Instance: SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. Parameter Settings for Inferred Entity Instance: SPI:SPI|REGISTER_FILE:register_file_module|altsyncram:register_file_rtl_0
 22. scfifo Parameter Settings by Entity Instance
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "SPI:SPI|fifo:fifo_inst"
 25. Port Connectivity Checks: "SPI:SPI|SPI_tx:tx_module|EDGE_DETECTOR:sclk_neg_edge_detector"
 26. Port Connectivity Checks: "SPI:SPI|SPI_rx:rx_moule|EDGE_DETECTOR:sclk_pos_edge_detector"
 27. Port Connectivity Checks: "SPI:SPI|SPI_rx:rx_moule|EDGE_DETECTOR:ssn_neg_edge_detector"
 28. Port Connectivity Checks: "SPI:SPI"
 29. Signal Tap Logic Analyzer Settings
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Connections to In-System Debugging Instance "auto_signaltap_0"
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat May 20 16:25:44 2023       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; DE0_CV                                      ;
; Top-level Entity Name           ; DE0_CV                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 763                                         ;
; Total pins                      ; 149                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 430,080                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; DE0_CV             ; DE0_CV             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+
; design/REGISTER_FILE.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/REGISTER_FILE.sv                                            ;             ;
; design/SPI_tx.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/SPI_tx.sv                                                   ;             ;
; design/SPI_rx.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/SPI_rx.sv                                                   ;             ;
; design/EDGE_DETECTOR.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/EDGE_DETECTOR.sv                                            ;             ;
; design/SPI.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/SPI.sv                                                      ;             ;
; design/DE0_CV.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv                                                   ;             ;
; pll.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/pll.v                                                              ; pll         ;
; pll/pll_0002.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/pll/pll_0002.v                                                     ; pll         ;
; design/fifo.v                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/fifo.v                                                      ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v                                                                 ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf                                                                   ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                 ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                 ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                 ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                 ;             ;
; aglobal191.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                               ;             ;
; db/scfifo_7ld1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/scfifo_7ld1.tdf                                                 ;             ;
; db/a_dpfifo_00a1.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/a_dpfifo_00a1.tdf                                               ;             ;
; db/a_fefifo_raf.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/a_fefifo_raf.tdf                                                ;             ;
; db/cntr_bi7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/cntr_bi7.tdf                                                    ;             ;
; db/altsyncram_04t1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/altsyncram_04t1.tdf                                             ;             ;
; db/cntr_vhb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/cntr_vhb.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                            ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                       ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                          ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                             ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                                                             ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffeea.inc                                                                   ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                 ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                                               ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                        ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                  ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                                               ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                                                   ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                                                   ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                                                 ;             ;
; db/altsyncram_8l84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/altsyncram_8l84.tdf                                             ;             ;
; db/decode_8la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/decode_8la.tdf                                                  ;             ;
; db/mux_3hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/mux_3hb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.tdf                                                                 ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/memmodes.inc                                                               ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                  ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                          ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.inc                                                               ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                  ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muxlut.inc                                                                   ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                                                 ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                                                 ;             ;
; db/mux_clc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/mux_clc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                               ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/declut.inc                                                                   ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                                                              ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                              ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                              ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc                                                                 ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                                                              ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                      ;             ;
; db/cntr_t8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/cntr_t8i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_24j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/cntr_24j.tdf                                                    ;             ;
; db/cntr_v8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/cntr_v8i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                            ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                  ; altera_sld  ;
; db/ip/slde51157c7/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/ip/slde51157c7/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                             ;             ;
; db/altsyncram_k3q1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/altsyncram_k3q1.tdf                                             ;             ;
; design/rs232/rs232_tx.sv                                           ; yes             ; User SystemVerilog HDL File                  ; design/rs232/rs232_tx.sv                                                                                                            ;             ;
; design/rs232/rs232_rx.sv                                           ; yes             ; User SystemVerilog HDL File                  ; design/rs232/rs232_rx.sv                                                                                                            ;             ;
; design/rs232/rs232.sv                                              ; yes             ; User SystemVerilog HDL File                  ; design/rs232/rs232.sv                                                                                                               ;             ;
; design/rs232/memory.sv                                             ; yes             ; User SystemVerilog HDL File                  ; design/rs232/memory.sv                                                                                                              ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 444                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 496                      ;
;     -- 7 input functions                    ; 2                        ;
;     -- 6 input functions                    ; 105                      ;
;     -- 5 input functions                    ; 78                       ;
;     -- 4 input functions                    ; 48                       ;
;     -- <=3 input functions                  ; 263                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 763                      ;
;                                             ;                          ;
; I/O pins                                    ; 149                      ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 430080                   ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 417                      ;
; Total fan-out                               ; 6940                     ;
; Average fan-out                             ; 4.02                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE0_CV                                                                                                                                 ; 496 (1)             ; 763 (0)                   ; 430080            ; 0          ; 149  ; 0            ; |DE0_CV                                                                                                                                                                                                                                                                                                                                            ; DE0_CV                            ; work         ;
;    |SPI:SPI|                                                                                                                            ; 126 (0)             ; 123 (0)                   ; 36864             ; 0          ; 0    ; 0            ; |DE0_CV|SPI:SPI                                                                                                                                                                                                                                                                                                                                    ; SPI                               ; work         ;
;       |REGISTER_FILE:register_file_module|                                                                                              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |DE0_CV|SPI:SPI|REGISTER_FILE:register_file_module                                                                                                                                                                                                                                                                                                 ; REGISTER_FILE                     ; work         ;
;          |altsyncram:register_file_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |DE0_CV|SPI:SPI|REGISTER_FILE:register_file_module|altsyncram:register_file_rtl_0                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_k3q1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |DE0_CV|SPI:SPI|REGISTER_FILE:register_file_module|altsyncram:register_file_rtl_0|altsyncram_k3q1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_k3q1                   ; work         ;
;       |SPI_rx:rx_moule|                                                                                                                 ; 34 (30)             ; 61 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|SPI:SPI|SPI_rx:rx_moule                                                                                                                                                                                                                                                                                                                    ; SPI_rx                            ; work         ;
;          |EDGE_DETECTOR:sclk_pos_edge_detector|                                                                                         ; 2 (2)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|SPI:SPI|SPI_rx:rx_moule|EDGE_DETECTOR:sclk_pos_edge_detector                                                                                                                                                                                                                                                                               ; EDGE_DETECTOR                     ; work         ;
;          |EDGE_DETECTOR:ssn_neg_edge_detector|                                                                                          ; 2 (2)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|SPI:SPI|SPI_rx:rx_moule|EDGE_DETECTOR:ssn_neg_edge_detector                                                                                                                                                                                                                                                                                ; EDGE_DETECTOR                     ; work         ;
;       |SPI_tx:tx_module|                                                                                                                ; 37 (36)             ; 27 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|SPI:SPI|SPI_tx:tx_module                                                                                                                                                                                                                                                                                                                   ; SPI_tx                            ; work         ;
;          |EDGE_DETECTOR:sclk_neg_edge_detector|                                                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|SPI:SPI|SPI_tx:tx_module|EDGE_DETECTOR:sclk_neg_edge_detector                                                                                                                                                                                                                                                                              ; EDGE_DETECTOR                     ; work         ;
;       |fifo:fifo_inst|                                                                                                                  ; 55 (0)              ; 35 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |DE0_CV|SPI:SPI|fifo:fifo_inst                                                                                                                                                                                                                                                                                                                     ; fifo                              ; work         ;
;          |scfifo:scfifo_component|                                                                                                      ; 55 (0)              ; 35 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |DE0_CV|SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component                                                                                                                                                                                                                                                                                             ; scfifo                            ; work         ;
;             |scfifo_7ld1:auto_generated|                                                                                                ; 55 (0)              ; 35 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |DE0_CV|SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component|scfifo_7ld1:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_7ld1                       ; work         ;
;                |a_dpfifo_00a1:dpfifo|                                                                                                   ; 55 (13)             ; 35 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |DE0_CV|SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component|scfifo_7ld1:auto_generated|a_dpfifo_00a1:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_00a1                     ; work         ;
;                   |a_fefifo_raf:fifo_state|                                                                                             ; 19 (7)              ; 13 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component|scfifo_7ld1:auto_generated|a_dpfifo_00a1:dpfifo|a_fefifo_raf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_raf                      ; work         ;
;                      |cntr_bi7:count_usedw|                                                                                             ; 12 (12)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component|scfifo_7ld1:auto_generated|a_dpfifo_00a1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw                                                                                                                                                                                                ; cntr_bi7                          ; work         ;
;                   |altsyncram_04t1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE0_CV|SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component|scfifo_7ld1:auto_generated|a_dpfifo_00a1:dpfifo|altsyncram_04t1:FIFOram                                                                                                                                                                                                                     ; altsyncram_04t1                   ; work         ;
;                   |cntr_vhb:rd_ptr_count|                                                                                               ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component|scfifo_7ld1:auto_generated|a_dpfifo_00a1:dpfifo|cntr_vhb:rd_ptr_count                                                                                                                                                                                                                       ; cntr_vhb                          ; work         ;
;                   |cntr_vhb:wr_ptr|                                                                                                     ; 12 (12)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component|scfifo_7ld1:auto_generated|a_dpfifo_00a1:dpfifo|cntr_vhb:wr_ptr                                                                                                                                                                                                                             ; cntr_vhb                          ; work         ;
;    |pll:the_pll|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|pll:the_pll                                                                                                                                                                                                                                                                                                                                ; pll                               ; pll          ;
;       |pll_0002:pll_inst|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|pll:the_pll|pll_0002:pll_inst                                                                                                                                                                                                                                                                                                              ; pll_0002                          ; pll          ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|pll:the_pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                      ; altera_pll                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 278 (2)             ; 550 (13)                  ; 393216            ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 276 (0)             ; 537 (0)                   ; 393216            ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 276 (68)            ; 537 (184)                 ; 393216            ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 5 (0)               ; 2 (0)                     ; 393216            ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_8l84:auto_generated|                                                                                         ; 5 (0)               ; 2 (2)                     ; 393216            ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8l84:auto_generated                                                                                                                                                 ; altsyncram_8l84                   ; work         ;
;                   |decode_8la:decode2|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8l84:auto_generated|decode_8la:decode2                                                                                                                              ; decode_8la                        ; work         ;
;                   |mux_3hb:mux3|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8l84:auto_generated|mux_3hb:mux3                                                                                                                                    ; mux_3hb                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 102 (102)           ; 84 (84)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 3 (1)               ; 21 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 1 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 55 (11)             ; 99 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_t8i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_t8i:auto_generated                                                             ; cntr_t8i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 15 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_24j:auto_generated|                                                                                             ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_24j:auto_generated                                                                                      ; cntr_24j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_v8i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_v8i:auto_generated                                                                            ; cntr_v8i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; SPI:SPI|REGISTER_FILE:register_file_module|altsyncram:register_file_rtl_0|altsyncram_k3q1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None ;
; SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component|scfifo_7ld1:auto_generated|a_dpfifo_00a1:dpfifo|altsyncram_04t1:FIFOram|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8l84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32768        ; 12           ; 32768        ; 12           ; 393216 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |DE0_CV|SPI:SPI|fifo:fifo_inst                                                                                                                                                                                                                                              ; design/fifo.v   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_CV|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_CV|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_CV|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_CV|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_CV|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll   ; 19.1    ; N/A          ; N/A          ; |DE0_CV|pll:the_pll                                                                                                                                                                                                                                                         ; pll.v           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                       ;
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Register name                                                                         ; Reason for Removal                                                                               ;
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; SPI:SPI|SPI_rx:rx_moule|access_location[1..30]                                        ; Merged with SPI:SPI|SPI_rx:rx_moule|access_location[31]                                          ;
; SPI:SPI|SPI_rx:rx_moule|current_state[4..9,11..31]                                    ; Merged with SPI:SPI|SPI_rx:rx_moule|current_state[10]                                            ;
; SPI:SPI|SPI_tx:tx_module|current_state[2..9,11..31]                                   ; Merged with SPI:SPI|SPI_tx:tx_module|current_state[10]                                           ;
; SPI:SPI|SPI_tx:tx_module|EDGE_DETECTOR:sclk_neg_edge_detector|prev_prev_detect_signal ; Merged with SPI:SPI|SPI_rx:rx_moule|EDGE_DETECTOR:sclk_pos_edge_detector|prev_prev_detect_signal ;
; SPI:SPI|SPI_tx:tx_module|EDGE_DETECTOR:sclk_neg_edge_detector|prev_detect_signal      ; Merged with SPI:SPI|SPI_rx:rx_moule|EDGE_DETECTOR:sclk_pos_edge_detector|prev_detect_signal      ;
; SPI:SPI|SPI_rx:rx_moule|access_location[31]                                           ; Stuck at GND due to stuck port data_in                                                           ;
; SPI:SPI|SPI_tx:tx_module|current_state[10]                                            ; Stuck at GND due to stuck port data_in                                                           ;
; SPI:SPI|SPI_rx:rx_moule|current_state[10]                                             ; Stuck at GND due to stuck port data_in                                                           ;
; SPI:SPI|SPI_rx:rx_moule|address[7]                                                    ; Merged with SPI:SPI|SPI_rx:rx_moule|access_location[0]                                           ;
; Total Number of Removed Registers = 92                                                ;                                                                                                  ;
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 763   ;
; Number of registers using Synchronous Clear  ; 219   ;
; Number of registers using Synchronous Load   ; 168   ;
; Number of registers using Asynchronous Clear ; 303   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 479   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SPI:SPI|SPI_rx:rx_moule|EDGE_DETECTOR:sclk_pos_edge_detector|prev_prev_detect_signal                                                                                                                                                                                                                                            ; 2       ;
; SPI:SPI|SPI_rx:rx_moule|EDGE_DETECTOR:sclk_pos_edge_detector|prev_detect_signal                                                                                                                                                                                                                                                 ; 3       ;
; SPI:SPI|SPI_rx:rx_moule|EDGE_DETECTOR:ssn_neg_edge_detector|prev_prev_detect_signal                                                                                                                                                                                                                                             ; 1       ;
; SPI:SPI|SPI_rx:rx_moule|EDGE_DETECTOR:ssn_neg_edge_detector|prev_detect_signal                                                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 22                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                       ;
+------------------------------------------------------------+----------------------------------------------------------------+------+
; Register Name                                              ; Megafunction                                                   ; Type ;
+------------------------------------------------------------+----------------------------------------------------------------+------+
; SPI:SPI|REGISTER_FILE:register_file_module|data_out[0..15] ; SPI:SPI|REGISTER_FILE:register_file_module|register_file_rtl_0 ; RAM  ;
+------------------------------------------------------------+----------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE0_CV|SPI:SPI|SPI_rx:rx_moule|shift_register[8]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE0_CV|SPI:SPI|SPI_rx:rx_moule|bit_counter[7]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE0_CV|SPI:SPI|SPI_tx:tx_module|send_counter[1]    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |DE0_CV|SPI:SPI|SPI_tx:tx_module|shift_register[13] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component|scfifo_7ld1:auto_generated|a_dpfifo_00a1:dpfifo|altsyncram_04t1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SPI:SPI|REGISTER_FILE:register_file_module|altsyncram:register_file_rtl_0|altsyncram_k3q1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:the_pll|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------+
; Parameter Name                       ; Value                  ; Type                               ;
+--------------------------------------+------------------------+------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                             ;
; fractional_vco_multiplier            ; false                  ; String                             ;
; pll_type                             ; General                ; String                             ;
; pll_subtype                          ; General                ; String                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                     ;
; operation_mode                       ; direct                 ; String                             ;
; deserialization_factor               ; 4                      ; Signed Integer                     ;
; data_rate                            ; 0                      ; Signed Integer                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                     ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                             ;
; phase_shift0                         ; 0 ps                   ; String                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                             ;
; phase_shift1                         ; 0 ps                   ; String                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                             ;
; phase_shift2                         ; 0 ps                   ; String                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                             ;
; phase_shift3                         ; 0 ps                   ; String                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                             ;
; phase_shift4                         ; 0 ps                   ; String                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                             ;
; phase_shift5                         ; 0 ps                   ; String                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                             ;
; phase_shift6                         ; 0 ps                   ; String                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                             ;
; phase_shift7                         ; 0 ps                   ; String                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                             ;
; phase_shift8                         ; 0 ps                   ; String                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                             ;
; phase_shift9                         ; 0 ps                   ; String                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                             ;
; phase_shift10                        ; 0 ps                   ; String                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                             ;
; phase_shift11                        ; 0 ps                   ; String                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                             ;
; phase_shift12                        ; 0 ps                   ; String                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                             ;
; phase_shift13                        ; 0 ps                   ; String                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                             ;
; phase_shift14                        ; 0 ps                   ; String                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                             ;
; phase_shift15                        ; 0 ps                   ; String                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                             ;
; phase_shift16                        ; 0 ps                   ; String                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                             ;
; phase_shift17                        ; 0 ps                   ; String                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                     ;
; clock_name_0                         ;                        ; String                             ;
; clock_name_1                         ;                        ; String                             ;
; clock_name_2                         ;                        ; String                             ;
; clock_name_3                         ;                        ; String                             ;
; clock_name_4                         ;                        ; String                             ;
; clock_name_5                         ;                        ; String                             ;
; clock_name_6                         ;                        ; String                             ;
; clock_name_7                         ;                        ; String                             ;
; clock_name_8                         ;                        ; String                             ;
; clock_name_global_0                  ; false                  ; String                             ;
; clock_name_global_1                  ; false                  ; String                             ;
; clock_name_global_2                  ; false                  ; String                             ;
; clock_name_global_3                  ; false                  ; String                             ;
; clock_name_global_4                  ; false                  ; String                             ;
; clock_name_global_5                  ; false                  ; String                             ;
; clock_name_global_6                  ; false                  ; String                             ;
; clock_name_global_7                  ; false                  ; String                             ;
; clock_name_global_8                  ; false                  ; String                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_bypass_en                      ; false                  ; String                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_bypass_en                      ; false                  ; String                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en0                     ; false                  ; String                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en1                     ; false                  ; String                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en2                     ; false                  ; String                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en3                     ; false                  ; String                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en4                     ; false                  ; String                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en5                     ; false                  ; String                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en6                     ; false                  ; String                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en7                     ; false                  ; String                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en8                     ; false                  ; String                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en9                     ; false                  ; String                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en10                    ; false                  ; String                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en11                    ; false                  ; String                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en12                    ; false                  ; String                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en13                    ; false                  ; String                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en14                    ; false                  ; String                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en15                    ; false                  ; String                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en16                    ; false                  ; String                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en17                    ; false                  ; String                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                     ;
; pll_slf_rst                          ; false                  ; String                             ;
; pll_bw_sel                           ; low                    ; String                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                             ;
; mimic_fbclk_type                     ; gclk                   ; String                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
+--------------------------------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                ;
+-------------------------+-------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                      ;
; lpm_width               ; 16          ; Signed Integer                                      ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                      ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                             ;
; ALMOST_EMPTY_VALUE      ; 50          ; Signed Integer                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                             ;
; USE_EAB                 ; ON          ; Untyped                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                             ;
; CBXI_PARAMETER          ; scfifo_7ld1 ; Untyped                                             ;
+-------------------------+-------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                     ;
+-------------------------------------------------+----------------------------------+----------------+
; Parameter Name                                  ; Value                            ; Type           ;
+-------------------------------------------------+----------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                    ; String         ;
; sld_node_info                                   ; 805334528                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                ; Signed Integer ;
; sld_data_bits                                   ; 12                               ; Untyped        ;
; sld_trigger_bits                                ; 1                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                ; Untyped        ;
; sld_sample_depth                                ; 32768                            ; Untyped        ;
; sld_segment_size                                ; 32768                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                             ; Untyped        ;
; sld_state_bits                                  ; 11                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                ; Untyped        ;
; sld_ram_pipeline                                ; 1                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                             ; String         ;
; sld_inversion_mask_length                       ; 32                               ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd        ; String         ;
; sld_state_flow_use_generated                    ; 0                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 12                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                ; Signed Integer ;
+-------------------------------------------------+----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SPI:SPI|REGISTER_FILE:register_file_module|altsyncram:register_file_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 16                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 16                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_k3q1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                ;
+----------------------------+------------------------------------------------+
; Name                       ; Value                                          ;
+----------------------------+------------------------------------------------+
; Number of entity instances ; 1                                              ;
; Entity Instance            ; SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                   ;
;     -- lpm_width           ; 16                                             ;
;     -- LPM_NUMWORDS        ; 2048                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                            ;
;     -- USE_EAB             ; ON                                             ;
+----------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                         ;
; Entity Instance                           ; SPI:SPI|REGISTER_FILE:register_file_module|altsyncram:register_file_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 16                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 16                                                                        ;
;     -- NUMWORDS_B                         ; 256                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SPI:SPI|fifo:fifo_inst"                                                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; empty        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; full         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; usedw        ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (1 bits) it drives; bit(s) "usedw[10..1]" have no fanouts ;
; usedw        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SPI:SPI|SPI_tx:tx_module|EDGE_DETECTOR:sclk_neg_edge_detector"                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pos_edge_detected ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SPI:SPI|SPI_rx:rx_moule|EDGE_DETECTOR:sclk_pos_edge_detector"                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; neg_edge_detected ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SPI:SPI|SPI_rx:rx_moule|EDGE_DETECTOR:ssn_neg_edge_detector"                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pos_edge_detected ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SPI:SPI"                                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_debug[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 12               ; 32768        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 123                         ;
;     CLR               ; 17                          ;
;     ENA CLR           ; 24                          ;
;     ENA CLR SCLR      ; 47                          ;
;     ENA SCLR          ; 33                          ;
;     SCLR              ; 1                           ;
;     plain             ; 1                           ;
; arriav_io_obuf        ; 78                          ;
; arriav_lcell_comb     ; 127                         ;
;     arith             ; 49                          ;
;         1 data inputs ; 39                          ;
;         2 data inputs ; 10                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 77                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 15                          ;
;         4 data inputs ; 10                          ;
;         5 data inputs ; 9                           ;
;         6 data inputs ; 32                          ;
; boundary_port         ; 149                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.26                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK2_50                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK2_50                           ; N/A                                                                                                                                                            ;
; rs232:rs232_1|clk                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rs232:rs232_1|rs232_rx:receiver|addr[0]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rs232:rs232_1|rs232_rx:receiver|addr[1]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rs232:rs232_1|rs232_rx:receiver|addr[2]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rs232:rs232_1|rs232_rx:receiver|addr[3]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rs232:rs232_1|rs232_rx:receiver|addr[4]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rs232:rs232_1|rs232_rx:receiver|addr[5]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rs232:rs232_1|rs232_rx:receiver|addr[6]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rs232:rs232_1|rs232_rx:receiver|addr[7]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rs232:rs232_1|rs232_rx:receiver|pkg_ready ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rs232:rs232_1|rs232_rx:receiver|pkg_ready ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rs232:rs232_1|rst                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rs232:rs232_1|rx                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sat May 20 16:25:08 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file design/register_file.sv
    Info (12023): Found entity 1: REGISTER_FILE File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/REGISTER_FILE.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file design/spi_tx.sv
    Info (12023): Found entity 1: SPI_tx File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/SPI_tx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file design/spi_rx.sv
    Info (12023): Found entity 1: SPI_rx File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/SPI_rx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file design/edge_detector.sv
    Info (12023): Found entity 1: EDGE_DETECTOR File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/EDGE_DETECTOR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file design/spi.sv
    Info (12023): Found entity 1: SPI File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/SPI.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file design/low_pass_filter.sv
    Info (12023): Found entity 1: Low_Pass_Filter File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/Low_Pass_Filter.sv Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file design/de0_cv.sv
    Info (12023): Found entity 1: DE0_CV File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file design/fifo.v
    Info (12023): Found entity 1: fifo File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/fifo.v Line: 40
Info (12127): Elaborating entity "DE0_CV" for the top level hierarchy
Warning (10034): Output port "HEX0" at DE0_CV.sv(15) has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 15
Warning (10034): Output port "HEX1" at DE0_CV.sv(16) has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 16
Warning (10034): Output port "HEX2" at DE0_CV.sv(17) has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 17
Warning (10034): Output port "HEX3" at DE0_CV.sv(18) has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 18
Warning (10034): Output port "HEX4" at DE0_CV.sv(19) has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 19
Warning (10034): Output port "HEX5" at DE0_CV.sv(20) has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 20
Warning (10034): Output port "SD_CLK" at DE0_CV.sv(31) has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 31
Info (12128): Elaborating entity "pll" for hierarchy "pll:the_pll" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 88
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:the_pll|pll_0002:pll_inst" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:the_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:the_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:the_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "SPI" for hierarchy "SPI:SPI" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 101
Info (12128): Elaborating entity "SPI_rx" for hierarchy "SPI:SPI|SPI_rx:rx_moule" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/SPI.sv Line: 80
Warning (10036): Verilog HDL or VHDL warning at SPI_rx.sv(57): object "rx_finish" assigned a value but never read File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/SPI_rx.sv Line: 57
Warning (10230): Verilog HDL assignment warning at SPI_rx.sv(74): truncated value with size 32 to match size of target (1) File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/SPI_rx.sv Line: 74
Warning (10230): Verilog HDL assignment warning at SPI_rx.sv(108): truncated value with size 32 to match size of target (8) File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/SPI_rx.sv Line: 108
Info (12128): Elaborating entity "EDGE_DETECTOR" for hierarchy "SPI:SPI|SPI_rx:rx_moule|EDGE_DETECTOR:ssn_neg_edge_detector" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/SPI_rx.sv Line: 32
Info (12128): Elaborating entity "SPI_tx" for hierarchy "SPI:SPI|SPI_tx:tx_module" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/SPI.sv Line: 92
Info (12128): Elaborating entity "REGISTER_FILE" for hierarchy "SPI:SPI|REGISTER_FILE:register_file_module" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/SPI.sv Line: 101
Info (12128): Elaborating entity "fifo" for hierarchy "SPI:SPI|fifo:fifo_inst" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/SPI.sv Line: 115
Info (12128): Elaborating entity "scfifo" for hierarchy "SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/fifo.v Line: 87
Info (12130): Elaborated megafunction instantiation "SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/fifo.v Line: 87
Info (12133): Instantiated megafunction "SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component" with the following parameter: File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/fifo.v Line: 87
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "50"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ld1.tdf
    Info (12023): Found entity 1: scfifo_7ld1 File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/scfifo_7ld1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_7ld1" for hierarchy "SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component|scfifo_7ld1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_00a1.tdf
    Info (12023): Found entity 1: a_dpfifo_00a1 File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/a_dpfifo_00a1.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_00a1" for hierarchy "SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component|scfifo_7ld1:auto_generated|a_dpfifo_00a1:dpfifo" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/scfifo_7ld1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_raf.tdf
    Info (12023): Found entity 1: a_fefifo_raf File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/a_fefifo_raf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_raf" for hierarchy "SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component|scfifo_7ld1:auto_generated|a_dpfifo_00a1:dpfifo|a_fefifo_raf:fifo_state" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/a_dpfifo_00a1.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bi7.tdf
    Info (12023): Found entity 1: cntr_bi7 File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/cntr_bi7.tdf Line: 26
Info (12128): Elaborating entity "cntr_bi7" for hierarchy "SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component|scfifo_7ld1:auto_generated|a_dpfifo_00a1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/a_fefifo_raf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_04t1.tdf
    Info (12023): Found entity 1: altsyncram_04t1 File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/altsyncram_04t1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_04t1" for hierarchy "SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component|scfifo_7ld1:auto_generated|a_dpfifo_00a1:dpfifo|altsyncram_04t1:FIFOram" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/a_dpfifo_00a1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vhb.tdf
    Info (12023): Found entity 1: cntr_vhb File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/cntr_vhb.tdf Line: 26
Info (12128): Elaborating entity "cntr_vhb" for hierarchy "SPI:SPI|fifo:fifo_inst|scfifo:scfifo_component|scfifo_7ld1:auto_generated|a_dpfifo_00a1:dpfifo|cntr_vhb:rd_ptr_count" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/a_dpfifo_00a1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8l84.tdf
    Info (12023): Found entity 1: altsyncram_8l84 File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/altsyncram_8l84.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/decode_8la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3hb.tdf
    Info (12023): Found entity 1: mux_3hb File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/mux_3hb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_clc.tdf
    Info (12023): Found entity 1: mux_clc File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/mux_clc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t8i.tdf
    Info (12023): Found entity 1: cntr_t8i File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/cntr_t8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf
    Info (12023): Found entity 1: cntr_24j File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/cntr_24j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf
    Info (12023): Found entity 1: cntr_v8i File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/cntr_v8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.05.20.16:25:28 Progress: Loading slde51157c7/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/ip/slde51157c7/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SPI:SPI|REGISTER_FILE:register_file_module|register_file_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "SPI:SPI|REGISTER_FILE:register_file_module|altsyncram:register_file_rtl_0"
Info (12133): Instantiated megafunction "SPI:SPI|REGISTER_FILE:register_file_module|altsyncram:register_file_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k3q1.tdf
    Info (12023): Found entity 1: altsyncram_k3q1 File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/db/altsyncram_k3q1.tdf Line: 28
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[3]" and its non-tri-state driver. File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "CLOCK4_50" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 11
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 32
    Warning (13040): bidirectional pin "SD_DATA[0]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 33
    Warning (13040): bidirectional pin "SD_DATA[1]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 33
    Warning (13040): bidirectional pin "SD_DATA[2]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 33
    Warning (13040): bidirectional pin "SD_DATA[3]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 33
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 44
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[3]~synth" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 40
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 15
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 15
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 15
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 15
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 15
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 15
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 15
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 16
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 16
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 16
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 16
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 16
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 16
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 16
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 17
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 17
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 17
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 17
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 17
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 17
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 17
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 18
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 18
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 18
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 18
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 18
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 18
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 18
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 19
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 19
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 19
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 19
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 19
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 19
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 19
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 20
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 20
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 20
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 20
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 20
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 20
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 20
    Warning (13410): Pin "SD_CLK" is stuck at GND File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 31
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 33 of its 46 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 13 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 10
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 23
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 23
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 23
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 23
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 36
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 36
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 36
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 36
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 36
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 36
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 36
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 36
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 36
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/choug/reconfigurable-soc/LAB10/SPI_plus_fifo/DE0_CV_SPI/design/DE0_CV.sv Line: 36
Info (21057): Implemented 1217 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 54 output pins
    Info (21060): Implemented 78 bidirectional pins
    Info (21061): Implemented 982 logic cells
    Info (21064): Implemented 80 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 155 warnings
    Info: Peak virtual memory: 4916 megabytes
    Info: Processing ended: Sat May 20 16:25:44 2023
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:28


