Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:27:40 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : paj_boundtop_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 boundcont01/addrind_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.457%)  route 0.233ns (64.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X108Y151       net (fo=1489, unset)         0.615     1.870    boundcont01/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDRE (Prop_fdre_C_Q)         0.100     1.970    boundcont01/addrind_reg[2]/Q
    SLICE_X108Y149       net (fo=1, unset)            0.067     2.037    offsettable/ramblock/single_port_ram/O18[2]
    SLICE_X108Y149       LUT6 (Prop_lut6_I5_O)        0.028     2.065    offsettable/ramblock/single_port_ram/mem_reg_i_8/O
    RAMB36_X7Y28         net (fo=1, unset)            0.166     2.231    offsettable/ramblock/single_port_ram/saddr[2]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X7Y28         net (fo=1489, unset)         0.884     2.381    offsettable/ramblock/single_port_ram/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.249     2.131    
    RAMB36_X7Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.314    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.059ns  (arrival time - required time)
  Source:                 boundcont10/addrind_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.247%)  route 0.257ns (66.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X108Y150       net (fo=1489, unset)         0.615     1.870    boundcont10/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y150       FDRE (Prop_fdre_C_Q)         0.100     1.970    boundcont10/addrind_reg[1]/Q
    SLICE_X108Y148       net (fo=1, unset)            0.091     2.061    offsettable/ramblock/single_port_ram/O19[1]
    SLICE_X108Y148       LUT6 (Prop_lut6_I4_O)        0.028     2.089    offsettable/ramblock/single_port_ram/mem_reg_i_9/O
    RAMB36_X7Y28         net (fo=1, unset)            0.166     2.255    offsettable/ramblock/single_port_ram/saddr[1]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X7Y28         net (fo=1489, unset)         0.884     2.381    offsettable/ramblock/single_port_ram/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.249     2.131    
    RAMB36_X7Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.314    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                 -0.059    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 boundcont10/addrind_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.146ns (32.809%)  route 0.299ns (67.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X110Y152       net (fo=1489, unset)         0.617     1.872    boundcont10/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y152       FDRE (Prop_fdre_C_Q)         0.118     1.990    boundcont10/addrind_reg[0]/Q
    SLICE_X108Y148       net (fo=1, unset)            0.136     2.126    offsettable/ramblock/single_port_ram/O19[0]
    SLICE_X108Y148       LUT6 (Prop_lut6_I4_O)        0.028     2.154    offsettable/ramblock/single_port_ram/mem_reg_i_10/O
    RAMB36_X7Y28         net (fo=1, unset)            0.163     2.317    offsettable/ramblock/single_port_ram/saddr[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X7Y28         net (fo=1489, unset)         0.884     2.381    offsettable/ramblock/single_port_ram/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.249     2.131    
    RAMB36_X7Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.314    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rayint/rgAddrValidl_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            rayint/rgDone_reg/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.128ns (79.503%)  route 0.033ns (20.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X111Y155       net (fo=1489, unset)         0.616     1.871    rayint/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDRE (Prop_fdre_C_Q)         0.100     1.971    rayint/rgAddrValidl_reg/Q
    SLICE_X110Y155       net (fo=5, unset)            0.033     2.004    rayint/rgAddrValidl
    SLICE_X110Y155       LUT5 (Prop_lut5_I3_O)        0.028     2.032    rayint/rgDone_i_1/O
    SLICE_X110Y155       net (fo=1, routed)           0.000     2.032    rayint/n_24_rgDone_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X110Y155       net (fo=1489, unset)         0.819     2.316    rayint/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.429     1.886    
    SLICE_X110Y155       FDRE (Hold_fdre_C_D)         0.087     1.973    rayint/rgDone_reg
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ri/t1b_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key5_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.663%)  route 0.083ns (39.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X121Y181       net (fo=1489, unset)         0.623     1.878    ri/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y181       FDRE (Prop_fdre_C_Q)         0.100     1.978    ri/t1b_reg[21]/Q
    SLICE_X122Y181       net (fo=21, unset)           0.083     2.061    st/O18[21]
    SLICE_X122Y181       LUT3 (Prop_lut3_I0_O)        0.028     2.089    st/key5[21]_i_1/O
    SLICE_X122Y181       net (fo=1, routed)           0.000     2.089    st/n_24_key5[21]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X122Y181       net (fo=1489, unset)         0.853     2.350    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.409     1.940    
    SLICE_X122Y181       FDRE (Hold_fdre_C_D)         0.087     2.027    st/key5_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ri/resultID_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.641%)  route 0.067ns (34.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X125Y186       net (fo=1489, unset)         0.656     1.911    ri/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y186       FDRE (Prop_fdre_C_Q)         0.100     2.011    ri/resultID_reg[1]/Q
    SLICE_X122Y185       net (fo=69, unset)           0.067     2.078    ri/Q[1]
    SLICE_X122Y185       LUT6 (Prop_lut6_I3_O)        0.028     2.106    ri/data4[3]_i_1/O
    SLICE_X122Y185       net (fo=1, routed)           0.000     2.106    st/I35[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X122Y185       net (fo=1489, unset)         0.857     2.354    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.409     1.944    
    SLICE_X122Y185       FDRE (Hold_fdre_C_D)         0.087     2.031    st/data4_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 st/data0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.306%)  route 0.068ns (34.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X117Y177       net (fo=1489, unset)         0.619     1.874    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y177       FDRE (Prop_fdre_C_Q)         0.100     1.974    st/data0_reg[3]/Q
    SLICE_X118Y178       net (fo=2, unset)            0.068     2.042    ri/I39[0]
    SLICE_X118Y178       LUT6 (Prop_lut6_I5_O)        0.028     2.070    ri/data1[3]_i_1/O
    SLICE_X118Y178       net (fo=1, routed)           0.000     2.070    st/I32[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X118Y178       net (fo=1489, unset)         0.821     2.318    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.409     1.908    
    SLICE_X118Y178       FDRE (Hold_fdre_C_D)         0.087     1.995    st/data1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 st/key2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.646%)  route 0.070ns (35.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X116Y188       net (fo=1489, unset)         0.628     1.883    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y188       FDRE (Prop_fdre_C_Q)         0.100     1.983    st/key2_reg[2]/Q
    SLICE_X118Y189       net (fo=3, unset)            0.070     2.053    st/O12[2]
    SLICE_X118Y189       LUT3 (Prop_lut3_I2_O)        0.028     2.081    st/key3[2]_i_1/O
    SLICE_X118Y189       net (fo=1, routed)           0.000     2.081    st/n_24_key3[2]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X118Y189       net (fo=1489, unset)         0.831     2.328    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.409     1.918    
    SLICE_X118Y189       FDRE (Hold_fdre_C_D)         0.087     2.005    st/key3_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ri/t1b_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key5_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.782%)  route 0.110ns (46.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X120Y181       net (fo=1489, unset)         0.623     1.878    ri/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y181       FDRE (Prop_fdre_C_Q)         0.100     1.978    ri/t1b_reg[17]/Q
    SLICE_X122Y182       net (fo=21, unset)           0.110     2.088    st/O18[17]
    SLICE_X122Y182       LUT3 (Prop_lut3_I0_O)        0.028     2.116    st/key5[17]_i_1/O
    SLICE_X122Y182       net (fo=1, routed)           0.000     2.116    st/n_24_key5[17]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X122Y182       net (fo=1489, unset)         0.854     2.351    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.409     1.941    
    SLICE_X122Y182       FDRE (Hold_fdre_C_D)         0.087     2.028    st/key5_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 rayint/rgDatal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            rayint/raydata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.128ns (79.503%)  route 0.033ns (20.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X113Y183       net (fo=1489, unset)         0.611     1.866    rayint/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y183       FDRE (Prop_fdre_C_Q)         0.100     1.966    rayint/rgDatal_reg[5]/Q
    SLICE_X112Y183       net (fo=1, unset)            0.033     1.999    rayint/rgDatal[5]
    SLICE_X112Y183       LUT3 (Prop_lut3_I0_O)        0.028     2.027    rayint/raydata[5]_i_1/O
    SLICE_X112Y183       net (fo=1, routed)           0.000     2.027    rayint/p_1_in[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X112Y183       net (fo=1489, unset)         0.811     2.308    rayint/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.429     1.878    
    SLICE_X112Y183       FDRE (Hold_fdre_C_D)         0.060     1.938    rayint/raydata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ri/t1b_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key5_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.556%)  route 0.111ns (46.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X121Y181       net (fo=1489, unset)         0.623     1.878    ri/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y181       FDRE (Prop_fdre_C_Q)         0.100     1.978    ri/t1b_reg[25]/Q
    SLICE_X122Y182       net (fo=21, unset)           0.111     2.089    st/O18[25]
    SLICE_X122Y182       LUT3 (Prop_lut3_I0_O)        0.028     2.117    st/key5[25]_i_1/O
    SLICE_X122Y182       net (fo=1, routed)           0.000     2.117    st/n_24_key5[25]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X122Y182       net (fo=1489, unset)         0.854     2.351    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.409     1.941    
    SLICE_X122Y182       FDRE (Hold_fdre_C_D)         0.087     2.028    st/key5_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 st/key4_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key5_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.556%)  route 0.111ns (46.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X121Y185       net (fo=1489, unset)         0.626     1.881    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y185       FDRE (Prop_fdre_C_Q)         0.100     1.981    st/key4_reg[29]/Q
    SLICE_X122Y186       net (fo=3, unset)            0.111     2.092    st/O4[29]
    SLICE_X122Y186       LUT3 (Prop_lut3_I2_O)        0.028     2.120    st/key5[29]_i_1/O
    SLICE_X122Y186       net (fo=1, routed)           0.000     2.120    st/n_24_key5[29]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X122Y186       net (fo=1489, unset)         0.857     2.354    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.409     1.944    
    SLICE_X122Y186       FDRE (Hold_fdre_C_D)         0.087     2.031    st/key5_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ri/t1b_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key6_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.556%)  route 0.111ns (46.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X120Y182       net (fo=1489, unset)         0.624     1.879    ri/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y182       FDRE (Prop_fdre_C_Q)         0.100     1.979    ri/t1b_reg[29]/Q
    SLICE_X122Y183       net (fo=21, unset)           0.111     2.090    st/O18[29]
    SLICE_X122Y183       LUT3 (Prop_lut3_I0_O)        0.028     2.118    st/key6[29]_i_1/O
    SLICE_X122Y183       net (fo=1, routed)           0.000     2.118    st/n_24_key6[29]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X122Y183       net (fo=1489, unset)         0.855     2.352    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.409     1.942    
    SLICE_X122Y183       FDRE (Hold_fdre_C_D)         0.087     2.029    st/key6_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 st/data5_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data6_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.128ns (79.012%)  route 0.034ns (20.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X125Y182       net (fo=1489, unset)         0.654     1.909    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y182       FDRE (Prop_fdre_C_Q)         0.100     2.009    st/data5_reg[5]/Q
    SLICE_X124Y182       net (fo=2, unset)            0.034     2.043    ri/I38[2]
    SLICE_X124Y182       LUT6 (Prop_lut6_I5_O)        0.028     2.071    ri/data6[5]_i_1/O
    SLICE_X124Y182       net (fo=1, routed)           0.000     2.071    st/I37[2]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X124Y182       net (fo=1489, unset)         0.855     2.352    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.431     1.920    
    SLICE_X124Y182       FDRE (Hold_fdre_C_D)         0.061     1.981    st/data6_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 st/key2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.667%)  route 0.064ns (33.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X116Y185       net (fo=1489, unset)         0.626     1.881    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y185       FDRE (Prop_fdre_C_Q)         0.100     1.981    st/key2_reg[11]/Q
    SLICE_X114Y185       net (fo=3, unset)            0.064     2.045    st/O12[11]
    SLICE_X114Y185       LUT3 (Prop_lut3_I2_O)        0.028     2.073    st/key3[11]_i_1/O
    SLICE_X114Y185       net (fo=1, routed)           0.000     2.073    st/n_24_key3[11]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X114Y185       net (fo=1489, unset)         0.828     2.325    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.430     1.894    
    SLICE_X114Y185       FDRE (Hold_fdre_C_D)         0.087     1.981    st/key3_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 st/key4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.016%)  route 0.063ns (32.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X120Y180       net (fo=1489, unset)         0.622     1.877    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y180       FDRE (Prop_fdre_C_Q)         0.100     1.977    st/key4_reg[3]/Q
    SLICE_X118Y180       net (fo=3, unset)            0.063     2.040    st/O4[3]
    SLICE_X118Y180       LUT3 (Prop_lut3_I2_O)        0.028     2.068    st/key5[3]_i_1/O
    SLICE_X118Y180       net (fo=1, routed)           0.000     2.068    st/n_24_key5[3]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X118Y180       net (fo=1489, unset)         0.823     2.320    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.430     1.889    
    SLICE_X118Y180       FDRE (Hold_fdre_C_D)         0.087     1.976    st/key5_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 st/data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.128ns (59.813%)  route 0.086ns (40.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X117Y177       net (fo=1489, unset)         0.619     1.874    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y177       FDRE (Prop_fdre_C_Q)         0.100     1.974    st/data0_reg[6]/Q
    SLICE_X118Y178       net (fo=2, unset)            0.086     2.060    ri/I39[3]
    SLICE_X118Y178       LUT6 (Prop_lut6_I5_O)        0.028     2.088    ri/data1[6]_i_1/O
    SLICE_X118Y178       net (fo=1, routed)           0.000     2.088    st/I32[3]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X118Y178       net (fo=1489, unset)         0.821     2.318    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.409     1.908    
    SLICE_X118Y178       FDRE (Hold_fdre_C_D)         0.087     1.995    st/data1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 st/data5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data6_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.667%)  route 0.064ns (33.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X124Y184       net (fo=1489, unset)         0.656     1.911    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y184       FDRE (Prop_fdre_C_Q)         0.100     2.011    st/data5_reg[8]/Q
    SLICE_X126Y184       net (fo=2, unset)            0.064     2.075    ri/I38[5]
    SLICE_X126Y184       LUT6 (Prop_lut6_I5_O)        0.028     2.103    ri/data6[8]_i_1/O
    SLICE_X126Y184       net (fo=1, routed)           0.000     2.103    st/I37[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X126Y184       net (fo=1489, unset)         0.857     2.354    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.431     1.922    
    SLICE_X126Y184       FDRE (Hold_fdre_C_D)         0.087     2.009    st/data6_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 st/data2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.128ns (65.979%)  route 0.066ns (34.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X117Y185       net (fo=1489, unset)         0.626     1.881    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y185       FDRE (Prop_fdre_C_Q)         0.100     1.981    st/data2_reg[5]/Q
    SLICE_X114Y186       net (fo=2, unset)            0.066     2.047    ri/I31[2]
    SLICE_X114Y186       LUT6 (Prop_lut6_I5_O)        0.028     2.075    ri/data3[5]_i_1/O
    SLICE_X114Y186       net (fo=1, routed)           0.000     2.075    st/I34[2]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X114Y186       net (fo=1489, unset)         0.828     2.325    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.430     1.894    
    SLICE_X114Y186       FDRE (Hold_fdre_C_D)         0.087     1.981    st/data3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 rayint/rgAddrValidl_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            rayint/raywe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.128ns (67.725%)  route 0.061ns (32.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X111Y155       net (fo=1489, unset)         0.616     1.871    rayint/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDRE (Prop_fdre_C_Q)         0.100     1.971    rayint/rgAddrValidl_reg/Q
    SLICE_X109Y155       net (fo=5, unset)            0.061     2.032    rayint/rgAddrValidl
    SLICE_X109Y155       LUT5 (Prop_lut5_I3_O)        0.028     2.060    rayint/raywe[0]_i_1/O
    SLICE_X109Y155       net (fo=1, routed)           0.000     2.060    rayint/n_24_raywe[0]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X109Y155       net (fo=1489, unset)         0.817     2.314    rayint/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.409     1.904    
    SLICE_X109Y155       FDRE (Hold_fdre_C_D)         0.061     1.965    rayint/raywe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 st/data2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.306%)  route 0.068ns (34.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X116Y186       net (fo=1489, unset)         0.626     1.881    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y186       FDRE (Prop_fdre_C_Q)         0.100     1.981    st/data2_reg[6]/Q
    SLICE_X114Y187       net (fo=2, unset)            0.068     2.049    ri/I31[3]
    SLICE_X114Y187       LUT6 (Prop_lut6_I5_O)        0.028     2.077    ri/data3[6]_i_1/O
    SLICE_X114Y187       net (fo=1, routed)           0.000     2.077    st/I34[3]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X114Y187       net (fo=1489, unset)         0.829     2.326    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.430     1.895    
    SLICE_X114Y187       FDRE (Hold_fdre_C_D)         0.087     1.982    st/data3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 st/key4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.641%)  route 0.067ns (34.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X121Y179       net (fo=1489, unset)         0.621     1.876    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y179       FDRE (Prop_fdre_C_Q)         0.100     1.976    st/key4_reg[5]/Q
    SLICE_X118Y180       net (fo=3, unset)            0.067     2.043    st/O4[5]
    SLICE_X118Y180       LUT3 (Prop_lut3_I2_O)        0.028     2.071    st/key5[5]_i_1/O
    SLICE_X118Y180       net (fo=1, routed)           0.000     2.071    st/n_24_key5[5]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X118Y180       net (fo=1489, unset)         0.823     2.320    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.430     1.889    
    SLICE_X118Y180       FDRE (Hold_fdre_C_D)         0.087     1.976    st/key5_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 st/key2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.667%)  route 0.064ns (33.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X116Y187       net (fo=1489, unset)         0.627     1.882    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y187       FDRE (Prop_fdre_C_Q)         0.100     1.982    st/key2_reg[16]/Q
    SLICE_X119Y187       net (fo=3, unset)            0.064     2.046    st/O12[16]
    SLICE_X119Y187       LUT3 (Prop_lut3_I2_O)        0.028     2.074    st/key3[16]_i_1/O
    SLICE_X119Y187       net (fo=1, routed)           0.000     2.074    st/n_24_key3[16]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X119Y187       net (fo=1489, unset)         0.829     2.326    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.409     1.916    
    SLICE_X119Y187       FDRE (Hold_fdre_C_D)         0.061     1.977    st/key3_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ri/resultID_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.667%)  route 0.064ns (33.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X125Y186       net (fo=1489, unset)         0.656     1.911    ri/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y186       FDRE (Prop_fdre_C_Q)         0.100     2.011    ri/resultID_reg[0]/Q
    SLICE_X123Y186       net (fo=69, unset)           0.064     2.075    ri/Q[0]
    SLICE_X123Y186       LUT6 (Prop_lut6_I2_O)        0.028     2.103    ri/data5[3]_i_1/O
    SLICE_X123Y186       net (fo=1, routed)           0.000     2.103    st/I36[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y186       net (fo=1489, unset)         0.857     2.354    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.409     1.944    
    SLICE_X123Y186       FDRE (Hold_fdre_C_D)         0.061     2.005    st/data5_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ri/resultID_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data5_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.016%)  route 0.063ns (32.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X125Y186       net (fo=1489, unset)         0.656     1.911    ri/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y186       FDRE (Prop_fdre_C_Q)         0.100     2.011    ri/resultID_reg[1]/Q
    SLICE_X123Y186       net (fo=69, unset)           0.063     2.074    ri/Q[1]
    SLICE_X123Y186       LUT6 (Prop_lut6_I3_O)        0.028     2.102    ri/data5[9]_i_1/O
    SLICE_X123Y186       net (fo=1, routed)           0.000     2.102    st/I36[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y186       net (fo=1489, unset)         0.857     2.354    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.409     1.944    
    SLICE_X123Y186       FDRE (Hold_fdre_C_D)         0.060     2.004    st/data5_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ri/resultID_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data5_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.667%)  route 0.064ns (33.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X125Y186       net (fo=1489, unset)         0.656     1.911    ri/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y186       FDRE (Prop_fdre_C_Q)         0.100     2.011    ri/resultID_reg[1]/Q
    SLICE_X123Y186       net (fo=69, unset)           0.064     2.075    ri/Q[1]
    SLICE_X123Y186       LUT6 (Prop_lut6_I3_O)        0.028     2.103    ri/data5[6]_i_1/O
    SLICE_X123Y186       net (fo=1, routed)           0.000     2.103    st/I36[3]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y186       net (fo=1489, unset)         0.857     2.354    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.409     1.944    
    SLICE_X123Y186       FDRE (Hold_fdre_C_D)         0.060     2.004    st/data5_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 st/data2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (57.919%)  route 0.093ns (42.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X116Y188       net (fo=1489, unset)         0.628     1.883    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y188       FDRE (Prop_fdre_C_Q)         0.100     1.983    st/data2_reg[10]/Q
    SLICE_X118Y187       net (fo=2, unset)            0.093     2.076    st/data2[10]
    SLICE_X118Y187       LUT3 (Prop_lut3_I2_O)        0.028     2.104    st/data3[10]_i_1/O
    SLICE_X118Y187       net (fo=1, routed)           0.000     2.104    st/n_24_data3[10]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X118Y187       net (fo=1489, unset)         0.829     2.326    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.409     1.916    
    SLICE_X118Y187       FDRE (Hold_fdre_C_D)         0.087     2.003    st/data3_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ri/t1b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.393%)  route 0.111ns (52.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X120Y178       net (fo=1489, unset)         0.620     1.875    ri/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y178       FDRE (Prop_fdre_C_Q)         0.100     1.975    ri/t1b_reg[7]/Q
    SLICE_X123Y177       net (fo=21, unset)           0.111     2.086    st/O18[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X123Y177       net (fo=1489, unset)         0.849     2.346    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.409     1.936    
    SLICE_X123Y177       FDRE (Hold_fdre_C_D)         0.049     1.985    st/key0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 st/data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.399%)  route 0.095ns (42.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X116Y178       net (fo=1489, unset)         0.620     1.875    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y178       FDRE (Prop_fdre_C_Q)         0.100     1.975    st/data0_reg[7]/Q
    SLICE_X118Y179       net (fo=2, unset)            0.095     2.070    ri/I39[4]
    SLICE_X118Y179       LUT6 (Prop_lut6_I5_O)        0.028     2.098    ri/data1[7]_i_1/O
    SLICE_X118Y179       net (fo=1, routed)           0.000     2.098    st/I32[4]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X118Y179       net (fo=1489, unset)         0.822     2.319    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.409     1.909    
    SLICE_X118Y179       FDRE (Hold_fdre_C_D)         0.087     1.996    st/data1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 st/key2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.399%)  route 0.095ns (42.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X117Y187       net (fo=1489, unset)         0.627     1.882    st/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y187       FDRE (Prop_fdre_C_Q)         0.100     1.982    st/key2_reg[22]/Q
    SLICE_X118Y187       net (fo=3, unset)            0.095     2.077    st/O12[22]
    SLICE_X118Y187       LUT3 (Prop_lut3_I2_O)        0.028     2.105    st/key3[22]_i_1/O
    SLICE_X118Y187       net (fo=1, routed)           0.000     2.105    st/n_24_key3[22]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AL31                                              0.000     0.000    tm3_clk_v0
    AL31                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X118Y187       net (fo=1489, unset)         0.829     2.326    st/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.409     1.916    
    SLICE_X118Y187       FDRE (Hold_fdre_C_D)         0.087     2.003    st/key3_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.102    




