Analysis & Synthesis Status : Successful - Wed May 07 16:05:38 2025
Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition
Revision Name : hw3
Top-level Entity Name : dual_port_ram_LE
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 0
    Dedicated logic registers : 0
Total registers : 0
Total pins : 84
Total virtual pins : 0
Total block memory bits : 16,384
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
