<?xml version="1.0" ?>
<FitData version="" layout_name="Intel(R) MeteorLake S and ArrowLake S Chipsets - Corporate - SPI">
   <GlobalSettings label="Global Settings">
      <ImageSettings label="Image Settings">
         <BuildOutputFilename value="$DestDir$/image.bin" label="Output Path" help_text="Name of the output binary file. In case of multiple binaries, their names will be exactly as the name of the first binary with a suffix number, for example: image.bin (1st binary) ,image1.bin, image2.bin etc." key="GlobalData:ImageInfoDataBucket:BuildOutputFilename"/>
         <OutputConfigXmlFileName value="$DestDir$/Untitled.xml" label="Output Config XML Path" help_text="" key="GlobalData:ImageInfoDataBucket:OutputConfigXmlFileName"/>
         <NumberOfImageSubdivisions value="1" label="Number of Image Subdivisions" help_text="Number of output binaries. In case of multiple binaries, their names will be exactly as the name of the first binary with a suffix number, for example: image.bin (1st binary) ,image1.bin, image2.bin etc." key="GlobalData:ImageInfoDataBucket:NumberOfImageSubdivisions"/>
         <ImageSubdivisionsSizes value="32" label="Image Subdivisions Sizes" help_text="Size of each output binary, the values should be separated by ',' (comma). For example if Number of Image Subdivisions is 2 then a possible value would be '32,8'. Use NA to build without size restriction and set NumberOfImageSubdivisions to 1." key="GlobalData:ImageInfoDataBucket:ImageSubdivisionsSizes"/>
         <ImageSubdivisionsSizesUnit value="MB" value_list="['Bytes', 'KB', 'MB', 'GB']" label="Image Subdivisions Sizes Unit" help_text="Units for output binaries sizes" key="GlobalData:ImageInfoDataBucket:ImageSubdivisionsSizesUnit"/>
      </ImageSettings>
      <IfwiSettings label="Ifwi Settings">
         <MeuToolPath value="" label="Intel(R) Manifest Extension Utility Path" help_text="" key="ManifestSigningUtilPlugin:SigningContainer:MeuToolPath"/>
         <OpenSSLToolPath value="" label="Open SSL Signing Tool Path" help_text="" key="ManifestSigningUtilPlugin:SigningContainer:OpenSSLToolPath"/>
         <SigningEnabled value="Disabled" value_list="['Disabled', 'Enabled']" label="Signing Enabled" help_text="" key="ManifestSigningUtilPlugin:SigningContainer:SigningEnabled"/>
         <RegionOrder value="536241" label="Region Order" help_text="1=BiosRegion, 2=CseRegion, 3=GbeRegion, 4=PdrRegion, 5=EcRegion, 6=EseRbRegion  It is important to note that there is an additional region called the Padding region where all unused space in the IFWI is stored. The region resides either before BIOS's default location or at the end of the IFWI if BIOS's location is changed by the user." key="GlobalData:ImageInfoDataBucket:RegionOrder"/>
         <IfwiBuildVersion value="0x0" label="Ifwi Image Version" help_text="32-bit value to use as the IFWI build version number" key="GlobalData:ImageInfoDataBucket:IfwiBuildVersion"/>
      </IfwiSettings>
      <PathVars label="Path Vars">
         <WorkingDir value="." label="$WorkingDir$" help_text="Path for environment variable $WorkingDir$" key="GlobalData:EnvironmentVariablesDataBucket:WorkingDir"/>
         <SourceDir value="." label="$SourceDir$" help_text="Path for environment variable $SourceDir$" key="GlobalData:EnvironmentVariablesDataBucket:SourceDir"/>
         <DestDir value="." label="$DestDir$" help_text="Path for environment variable $DestDir$" key="GlobalData:EnvironmentVariablesDataBucket:DestDir"/>
         <UserVar1 value="." label="$UserVar1$" help_text="Path for environment variable $UserVar1$" key="GlobalData:EnvironmentVariablesDataBucket:UserVar1"/>
         <UserVar2 value="." label="$UserVar2$" help_text="Path for environment variable $UserVar2$" key="GlobalData:EnvironmentVariablesDataBucket:UserVar2"/>
         <UserVar3 value="." label="$UserVar3$" help_text="Path for environment variable $UserVar3$" key="GlobalData:EnvironmentVariablesDataBucket:UserVar3"/>
      </PathVars>
   </GlobalSettings>
   <FlashLayout label="Flash Layout">
      <DescriptorRegion label="Descriptor Region">
         <DescriptorHashCalc value="Enabled" value_list="['Disabled', 'Enabled']" label="Descriptor Hash calculation" help_text="Enabling this feature will allow MFIT and FPT tools to calculate and set descriptor hash. Hash is required when SPI descriptor resiliency is enabled on platform. Disabling this setting will result in skipping the descriptor hash calculation process" key="DescriptorPlugin:DescriptorHash:DescriptorHashCalc"/>
         <DescSigningKey value="" label="Descriptor Debug Signing Key" help_text="This is the path to the private debug key used to sign the Descriptor, while public key hash of it is included in the OEM hash manifest.  This setting is operative only when Flash Descriptor Verification is enabled (See DescConfiguration/FdvEnabled)." key="DescriptorPlugin:FdvManifest:DescSigningKey"/>
         <OemBinary value="" label="OEM Section Binary" help_text="This loads the OEM Section binary that will be merged into the output image generated by the Intel(R) FIT tool." key="DescriptorPlugin:OEM:input_file_path"/>
         <HarnessGlobalData label="Harness Global Data">
            <StrapConfigurations value="MTP-S Strap Configurations v36" label="Strap Configurations" help_text="" key="DescriptorPlugin:HarnessGlobalData:StrapConfigurations"/>
            <HarnessProject value="MTP-S A0 PCH (w/ ARL-S + MTL-S CPU) RDL v1.0.0.9 SMIP Change" label="Harness Project" help_text="" key="DescriptorPlugin:HarnessGlobalData:HarnessProject"/>
            <HarnessLabel value="v0.65 MTP-S w/MTL-S and ARL-S (Harness #120)" label="Harness Label" help_text="" key="DescriptorPlugin:HarnessGlobalData:HarnessLabel"/>
            <HarnessRevision value="120" label="Harness Revision" help_text="" key="DescriptorPlugin:HarnessGlobalData:HarnessRevision"/>
            <SelectedRvp value="Simics" value_list="['HFPGA', 'ARL-S Hx SODIMM 2DPC (MTP-S + ARL-S)', 'ARL-S SBGA SODIMM 1DPC (MTP-S + ARL-S)', 'MTL-S SODIMM 1DPC (MTP-S + MTL-S)', 'MTL-S UDIMM 1DPC (MTP-S + MTL-S)', 'MTL-S UDIMM 1DPC OC ( MTP-S + MTL-S)', 'MTL-S UDIMM 2DPC (MTP-S + MTL-S)', 'Simics', 'SLE']" label="Selected RVP" help_text="specify platform RVP for getting Soft Straps default values. supported rvps: HFPGA,ARL-S Hx SODIMM 2DPC (MTP-S + ARL-S),ARL-S SBGA SODIMM 1DPC (MTP-S + ARL-S),MTL-S SODIMM 1DPC (MTP-S + MTL-S),MTL-S UDIMM 1DPC (MTP-S + MTL-S),MTL-S UDIMM 1DPC OC ( MTP-S + MTL-S),MTL-S UDIMM 2DPC (MTP-S + MTL-S),Simics,SLE" key="DescriptorPlugin:HarnessGlobalData:SelectedRvp"/>
         </HarnessGlobalData>
      </DescriptorRegion>
      <BiosRegion label="BIOS Region">
         <InputFile value="" label="BIOS Binary File" help_text="This loads the BIOS binary that will be merged into the output image generated by the Intel (R) FIT tool." key="SystemPlugin:BiosRegion:input_file_path"/>
         <Length value="0x0" label="BIOS Length" help_text="" key="SystemPlugin:BiosRegion:length"/>
      </BiosRegion>
      <Ifwi_IntelMePmcRegion label="Ifwi: Intel(R) Me and Pmc Region">
         <MeRegionFile value="" label="Intel(R) ME Binary File" help_text="This loads the Intel(R) ME binary that will be merged into the output image generated by the Intel(R) FIT tool." key="CsePlugin:CseRegion:MeRegionFile"/>
         <Length value="0x0" label="Length" help_text="" key="CsePlugin:CseRegion:Length"/>
         <PmcBinary value="" label="PMC Binary  File" help_text="This loads the PMC binary that will be merged into the output image generated by Intel(R) FIT tool." key="CsePlugin:PMC:PmcBinary_path"/>
         <OEM_CSI_Version value="" label="OEM Chipset Initialization Package Identifier" help_text="Identifies the target product family, platform and stepping of the OEM Chipset Initialization Package." key="CsiPlugin:CsiNvar:OEM_CSI_Version"/>
         <OEM_CSI_Build_Version value="0" label="OEM Chipset Initialization Package Build Number" help_text="Build number to use for the OEM Chipset Initialization Package.  The build number must be any whole number from 0 to 65535." key="CsiPlugin:CsiNvar:OEM_CSI_Build_Version"/>
         <SOC_CSI_Version value="" label="OEM SOC Chipset Initialization Version" help_text="This displays the current System On Chip Chipset Initialization version container in the currently loaded Intel(R) ME binary.." key="CsiPlugin:CsiNvar:SOC_CSI_Version"/>
         <IOE_CSI_Version value="" label="OEM IOE Chipset Initialization Version" help_text="This displays the current IO Expander Chipset Initialization version container in the currently loaded Intel(R) ME binary.." key="CsiPlugin:CsiNvar:IOE_CSI_Version"/>
         <PCH_CSI_Version value="" label="OEM PCH Chipset Initialization Version" help_text="This displays the current IO Expander Chipset Initialization version container in the currently loaded Intel(R) ME binary.." key="CsiPlugin:CsiNvar:PCH_CSI_Version"/>
         <DataResiliency value="Disabled" value_list="['Disabled', 'Enabled']" label="Data Resiliency" help_text="Enable data restore to manufacturing defaults" key="CsePlugin:FDCR:DataResiliency"/>
         <ResizeNftpForFtpr value="Enabled" value_list="['Disabled', 'Enabled']" label="Enables NFTP resize for FTPR loading" help_text="Used to enable NFTP resize for FTPR loading to perform FWU process. Disable for SKU's and platforms with limited image size, without FWU support only." key="CsePlugin:NFTP:ResizeNftpForFtpr"/>
         <IfwiCodeResiliencyEnabled value="false" value_list="['false', 'true']" label="Code Resiliency Enabled" help_text="Enable Code Resiliency support for critical layout components" key="GlobalData:ImageInfoDataBucket:IfwiCodeResiliencyEnabled"/>
      </Ifwi_IntelMePmcRegion>
      <EcRegion label="EC Region">
         <EcRegionPointer value="" label="EC Region Pointer File" help_text="This loads a binary containing the 16 byte value to be written in the Embedded Controller Pointer region." key="DescriptorPlugin:EcRegionPointer:input_file_path"/>
         <InputFile value="" label="EC Binary File" help_text="This loads the Embedded Controller binary used for eSPI that will be merged into the output image generated by the Intel (R) FIT tool." key="SystemPlugin:EcRegion:input_file_path"/>
         <Enabled value="Disabled" value_list="['Disabled', 'Enabled']" label="EC Region Enable" help_text="This option allows the user to enable or disable the Embedded Controller Data Region." key="SystemPlugin:EcRegion:enabled"/>
         <Length value="0x0" label="EC Length" help_text="" key="SystemPlugin:EcRegion:length"/>
      </EcRegion>
      <GbeRegion label="GbE Region">
         <InputFile value="" label="GbE Binary File" help_text="This loads the Intel(R) Integrated LAN binary that will be merged into the output image generated by the Intel (R) FIT tool." key="SystemPlugin:GbeRegion:input_file_path"/>
         <Enabled value="Disabled" value_list="['Disabled', 'Enabled']" label="GbE Region Enable" help_text="This option allows the user to enable or disable the GbE Region" key="SystemPlugin:GbeRegion:enabled"/>
         <Length value="0x0" label="GbE Length" help_text="" key="SystemPlugin:GbeRegion:length"/>
      </GbeRegion>
      <PdrRegion label="PDR Region">
         <InputFile value="" label="PDR Binary File" help_text="This loads the Platform Data region binary that will be merged into the output image generated by the Intel (R) FIT tool." key="SystemPlugin:PdrRegion:input_file_path"/>
         <Enabled value="Disabled" value_list="['Disabled', 'Enabled']" label="PDR Region Enable" help_text="This option allows the user to enable or disable the Platform Data Region." key="SystemPlugin:PdrRegion:enabled"/>
         <Length value="0x0" label="PDR Length" help_text="" key="SystemPlugin:PdrRegion:length"/>
      </PdrRegion>
      <SubPartitions label="Sub Partitions">
         <PchcSubPartitionData label="PCH Configuration Sub-Partition">
            <InputFile value="" label="PCH Configuration  File" help_text="This loads the PCH Configuration binary that will be merged into the output image generated by Intel(R) FIT tool." key="CsePlugin:PCHC:InputFile_path"/>
         </PchcSubPartitionData>
         <SoccSubPartitionData label="SOC Configuration Sub-Partition">
            <InputFile value="" label="SOC Configuration  File" help_text="This loads the SOC Configuration binary that will be merged into the output image generated by Intel(R) FIT tool." key="ESEPlugin:SOCC:InputFile_path"/>
         </SoccSubPartitionData>
         <AceSubPartition label="ACE Sub-Partition">
            <InputFile value="" label="ACE Binary  File" help_text="This loads the ACE binary that will be merged into the output image generated by Intel(R) FIT tool." key="CsePlugin:ACE:InputFile_path"/>
         </AceSubPartition>
         <EsePackage label="Intel(R) Silicon Security Engine Package">
            <EseSubPartition label="Intel(R) Silicon Security Engine Sub-Partition">
               <ESEBinary value="" label="SSE Section  Binary" help_text="This loads the Intel(R) Silicon Security Engine section binary that will be merged into the output image generated by the Intel(R) FIT tool." key="ESEPlugin:ESEP:ESEBinary_path"/>
            </EseSubPartition>
            <DmuSubPartition label="DMU Sub-Partition">
               <num_of_instance_DMUBinary_path value="1" label="Number Of Inputs" help_text="Number of requested instances to add to image" key="ESEPlugin:DMUP:num_of_instance_DMUBinary_path"/>
               <DMUBinary value="" label="DMU Section  Binary" help_text="This loads the DMU Section binary that will be merged into the output image generated by the Intel(R) FIT tool." key="ESEPlugin:DMUP:DMUBinary_path"/>
            </DmuSubPartition>
            <PunitSubPartition label="PUNIT Sub-Partition">
               <num_of_instance_PUNITBinary_path value="1" label="Number Of Inputs" help_text="Number of requested instances to add to image" key="ESEPlugin:PUNIT:num_of_instance_PUNITBinary_path"/>
               <PUNITBinary value="" label="PUNIT Section  Binary" help_text="This loads the PUNIT Section binary that will be merged into the output image generated by the Intel(R) FIT tool." key="ESEPlugin:PUNIT:PUNITBinary_path"/>
            </PunitSubPartition>
            <AunitSubPartition label="AUNIT Sub-Partition">
               <AUNITBinary value="" label="AUNIT Section  Binary" help_text="This loads the AUNIT Section binary that will be merged into the output image generated by the Intel(R) FIT tool. AUNIT is required for ARL only" key="ESEPlugin:AUNIT:AUNITBinary_path"/>
            </AunitSubPartition>
            <SocEseSubPartition label="SOC Intel(R) Silicon Security Engine Sub-Partition">
               <SocEseBinary value="" label="SOC SSE Section  Binary" help_text="This loads the SOC Intel(R) Silicon Security Engine section binary that will be merged into the output image generated by the Intel(R) FIT tool." key="ESEPlugin:SocEse:SocEseBinary_path"/>
            </SocEseSubPartition>
            <SocSphySubPartition label="SOC SPHY Sub-Partition">
               <SocSphyBinary value="" label="SOC SPHY Section  Binary" help_text="This loads the SOC SPHY Section binary that will be merged into the output image generated by the Intel(R) FIT tool." key="ESEPlugin:SocSphy:SocSphyBinary_path"/>
            </SocSphySubPartition>
            <SocPmcSubPartition label="SOC PMC Sub-Partition">
               <SocPmcBinary value="" label="SOC PMC Section  Binary" help_text="This loads the SOC PMC Section binary that will be merged into the output image generated by the Intel(R) FIT tool." key="ESEPlugin:SocPmc:SocPmcBinary_path"/>
            </SocPmcSubPartition>
         </EsePackage>
      </SubPartitions>
   </FlashLayout>
   <FlashSettings label="Flash Settings">
      <FlashComponents label="Flash Components">
         <PchSpiResHldDelay value="8us" value_list="['0us', '2us', '4us', '6us', '8us', '10us', '12us', '14us']" label="PCH SPI Resume Hold-off Delay" help_text="Specifies the time after the completion of a pri_op before the flash controller sends the resume instruction. If a new pri_op is eligible to be issued prior to the end of this delay time then the pri_op is issued and the timer is reinitialized to tRHD. 3-bit field encodes count with range 0-7. tRHD = count * 2us." key="DescriptorPlugin:PCH:PchSpiResHldDelay"/>
         <PchSpiSusResEn value="Yes" value_list="['Yes', 'No']" label="PCH SPI Suspend / Resume Enabled" help_text="When this setting is enabled writes and erases may be suspended to allow a read to be issued on the flash device. When this setting is disabled no transaction will be allowed to the busy flash device." key="DescriptorPlugin:PCH:PchSpiSusResEn"/>
         <PchSpiOooEnable value="Yes" value_list="['Yes', 'No']" label="PCH SPI Out of Order operation Enabled" help_text="When this setting is enabled priority operations may be issued while waiting for write / erase operations to complete on the flash device. When this setting is disabled all write / erase type operations in order." key="DescriptorPlugin:PCH:PchSpiOooEnable"/>
         <PchSpiMxWrErResSusInt value="No Ceiling" value_list="['128us', '256us', '512us', 'No Ceiling']" label="PCH SPI Max write / erase Resume to  Suspend intervals" help_text="This setting specifies the maximum value for the write and erase Resume to Suspend intervals." key="DescriptorPlugin:PCH:PchSpiMxWrErResSusInt"/>
         <PchSpiIdlDpdwntimeout value="0x5" label="PCH SPI Idle to Deep Power Down Timeout" help_text="SPI Idle to Deep Power Down Timeout Default Specifies the time in microseconds that the Flash Controller waits after all activity is idle before commanding the flash devices to Deep Power down, time = 2^N microseconds." key="DescriptorPlugin:PCH:PchSpiIdlDpdwntimeout"/>
         <PchSpiGblProtRng value="0x0" label="PCH SPI Global Protected Range" help_text="Sets the default value of the Global Protected Range register in the SPI Flash Controller." key="DescriptorPlugin:PCH:PchSpiGblProtRng"/>
         <SoftReBindEnable value="No" value_list="['No', 'Yes']" label="Software Re-Binding Enabled" help_text="When enabled this settings will allow for SPI re-binding to a new PCH during manufacturing and remanufacturing flows prior to platform EOM. Note: Re-binding to a replacement PCH can only be done a maximum of 5 times before the SPI part needs to be re-flashed." key="DescriptorPlugin:PCH:SoftReBindEnable"/>
         <SocSpiResHldDelay value="4us" value_list="['0us', '2us', '4us', '6us', '8us', '10us', '12us', '14us']" label="SoC SPI Resume Hold-off Delay" help_text="Specifies the time after the completion of a pri_op before the flash controller sends the resume instruction. If a new pri_op is eligible to be issued prior to the end of this delay time then the pri_op is issued and the timer is reinitialized to tRHD. 3-bit field encodes count with range 0-7. tRHD = count * 2us." key="DescriptorPlugin:SoC:SocSpiResHldDelay"/>
         <SocSpiSusResEn value="Yes" value_list="['Yes', 'No']" label="SoC SPI Suspend / Resume Enabled" help_text="When this setting is enabled writes and erases may be suspended to allow a read to be issued on the flash device. When this setting is disabled no transaction will be allowed to the busy flash device." key="DescriptorPlugin:SoC:SocSpiSusResEn"/>
         <SocSpiOooEnable value="Yes" value_list="['Yes', 'No']" label="SoC SPI Out of Order operation Enabled" help_text="When this setting is enabled priority operations may be issued while waiting for write / erase operations to complete on the flash device. When this setting is disabled all write / erase type operations in order." key="DescriptorPlugin:SoC:SocSpiOooEnable"/>
         <SocSpiMxWrErResSusInt value="No Ceiling" value_list="['128us', '256us', '512us', 'No Ceiling']" label="SoC SPI Max write / erase Resume to Suspend intervals" help_text="This setting specifies the maximum value for the write and erase Resume to Suspend intervals." key="DescriptorPlugin:SoC:SocSpiMxWrErResSusInt"/>
         <SocSpiIdlDpdwntimeout value="0x5" label="SoC SPI Idle to Deep Power Down Timeout" help_text="SPI Idle to Deep Power Down Timeout Default Specifies the time in microseconds that the Flash Controller waits after all activity is idle before commanding the flash devices to Deep Power down, time = 2^N microseconds." key="DescriptorPlugin:SoC:SocSpiIdlDpdwntimeout"/>
         <SocSpiGblProtRng value="0x0" label="SoC SPI Global Protected Range" help_text="Sets the default value of the Global Protected Range register in the SPI Flash Controller." key="DescriptorPlugin:SoC:SocSpiGblProtRng"/>
      </FlashComponents>
      <HostCpuBiosMasterAccess label="Host CPU / BIOS Master Access">
         <HostCpuWriteAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x011A', '0x000A', '0x010A', '0x001A', 'Custom']" label="Host CPU / BIOS Write Access Intel Recommended" help_text="This setting determines write access control for the Host CPU / BIOS. For further details on Region Access Control see the Alder Lake SPI Programming Guide." key="DescriptorPlugin:MasterAccessPermissions:HostCpuWriteAccessIntelRecommended"/>
         <HostCpuWriteAccessCustom value="0x0000" label="Host CPU / BIOS Write Access Custom" help_text="This setting determines Host CPU / BIOS write access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see the SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:HostCpuWriteAccessCustom"/>
         <HostCpuReadAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x000F', '0x001F', '0x010F', '0x011F', '0x020F', '0x021F', '0x030F', '0x031F', '0x040F', '0x041F', '0x050F', '0x051F', '0x060F', '0x061F', '0x070F', '0x071F', 'Custom']" label="Host CPU / BIOS Read Access Intel Recommended" help_text="This setting determines read access control for the Host CPU / BIOS. For further details on Region Access Control see the Alder Lake SPI Programming Guide." key="DescriptorPlugin:MasterAccessPermissions:HostCpuReadAccessIntelRecommended"/>
         <HostCpuReadAccessCustom value="0x0000" label="Host CPU / BIOS Read Access Custom" help_text="This setting determines Host CPU / BIOS read access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see the SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:HostCpuReadAccessCustom"/>
      </HostCpuBiosMasterAccess>
      <IntelMeMasterAccess label="Intel(R) ME Master Access">
         <MeWriteAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x0004', 'Custom']" label="Intel(R) ME Write Access Intel Recommended" help_text="This setting determines write access control for the ME region. For further details on Region Access Control see Alder Lake SPI Programming guide further details." key="DescriptorPlugin:MasterAccessPermissions:MeWriteAccessIntelRecommended"/>
         <MeWriteAccessCustom value="0x0000" label="Intel(R) ME Write Access Custom" help_text="This setting determines ME write access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:MeWriteAccessCustom"/>
         <MeReadAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x000D', 'Custom']" label="Intel(R) ME Read Access Intel Recommended" help_text="This setting determines read access control for the ME region. For further details on Region Access Control see Alder Lake SPI Programming guide further details." key="DescriptorPlugin:MasterAccessPermissions:MeReadAccessIntelRecommended"/>
         <MeReadAccessCustom value="0x0000" label="Intel(R) ME Read Access Custom" help_text="This setting determines ME read access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:MeReadAccessCustom"/>
      </IntelMeMasterAccess>
      <GbeMasterAccess label="GbE Master Access">
         <GbeWriteAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x0008', 'Custom']" label="GbE Write Access Intel Recommended" help_text="This setting determines write access control for the GBE region. For further details on Region Access Control see Alder Lake SPI Programming guide further details." key="DescriptorPlugin:MasterAccessPermissions:GbeWriteAccessIntelRecommended"/>
         <GbeWriteAccessCustom value="0x0000" label="GbE Write Access Custom" help_text="This setting determines GBE region write access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:GbeWriteAccessCustom"/>
         <GbeReadAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x0009', 'Custom']" label="GbE Read Access Intel Recommended" help_text="This setting determines read access control for the GBE region. For further details on Region Access Control see Alder Lake SPI Programming guide further details." key="DescriptorPlugin:MasterAccessPermissions:GbeReadAccessIntelRecommended"/>
         <GbeReadAccessCustom value="0x0000" label="GbE Read Access Custom" help_text="This setting determines GBE region read access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:GbeReadAccessCustom"/>
      </GbeMasterAccess>
      <EcMasterAccess label="EC Master Access">
         <EcWriteAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x0100', 'Custom']" label="Embedded Controller Write Access Intel Recommended" help_text="This setting determines write access control for the Embedded Controller region. For further details on Region Access Control see Alder Lake SPI Programming guide further details." key="DescriptorPlugin:MasterAccessPermissions:EcWriteAccessIntelRecommended"/>
         <EcWriteAccessCustom value="0x0000" label="Embedded Controller Write Access Custom" help_text="This setting determines Embedded Controller region write access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:EcWriteAccessCustom"/>
         <EcReadAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x0101', '0x0103', 'Custom']" label="Embedded Controller Read Access Intel Recommended" help_text="This setting determines read access control for the Embedded Controller region. For further details on Region Access Control see Alder Lake SPI Programming guide further details." key="DescriptorPlugin:MasterAccessPermissions:EcReadAccessIntelRecommended"/>
         <EcReadAccessCustom value="0x0000" label="Embedded Controller Read Access Custom" help_text="This setting determines Embedded Controller region read access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:EcReadAccessCustom"/>
      </EcMasterAccess>
      <FlashConfiguration label="Flash Configuration">
         <SpiDualOutReadEnable value="No" value_list="['No', 'Yes']" label="Dual Output Read Enable" help_text="This soft-strap only has effect if Dual Output Read is discovered as supported via the SFDP. If parameter table is not detected via the SFDP, this bit has no effect and Dual Output Read is controlled via the Flash Descriptor Component Section.Dual Output Fast Read Support bit." key="DescriptorPlugin:FLCOMP:SpiDualOutReadEnable"/>
         <SpiDualIoReadEnable value="No" value_list="['No', 'Yes']" label="Dual I/O Read Enable" help_text="This soft-strap only has effect if Dual I/O Read is discovered as supported via the SFDP." key="DescriptorPlugin:FLCOMP:SpiDualIoReadEnable"/>
         <QuadOutReadEnable value="No" value_list="['No', 'Yes']" label="Quad Output Read Enable" help_text="This soft-strap only has effect if Quad Output Read is discovered as supported via the SFDP." key="DescriptorPlugin:FLCOMP:QuadOutReadEnable"/>
         <QuadIoReadEnable value="No" value_list="['No', 'Yes']" label="Quad I/O Read Enable" help_text="This soft-strap only has effect if Quad I/O Read is discovered as supported via the SFDP." key="DescriptorPlugin:FLCOMP:QuadIoReadEnable"/>
         <FastReadSupport value="Yes" value_list="['No', 'Yes']" label="Fast Read Supported" help_text="This setting allows customers to enable support for Fast Read capabilities for flash components. See SPI and SMIP Programming guide further details. Note: This setting needs to be enabled when using Dual / Quad enabled components." key="DescriptorPlugin:FLCOMP:FastReadSupport"/>
         <FastReadClockFreq value="50MHz" value_list="['100MHz', '50MHz', '33MHz', '25MHz', '14MHZ']" label="Fast Read Clock Frequency" help_text="This setting allows customers to configure the flash component clock frequency setting for Fast Read. See SPI and SMIP Programming guide further details." key="DescriptorPlugin:FLCOMP:FastReadClockFreq"/>
         <WriteEraseClockFreq value="50MHz" value_list="['100MHz', '50MHz', '33MHz', '25MHz', '14MHZ']" label="Write and Erase Clock Frequency" help_text="This setting allows customers to configure the flash component clock frequency setting for Write and Erase. See SPI and SMIP Programming guide further details." key="DescriptorPlugin:FLCOMP:WriteEraseClockFreq"/>
         <ReadIdAndReadStatClkFreq value="50MHz" value_list="['100MHz', '50MHz', '33MHz', '25MHz', '14MHZ']" label="Read ID and Read Status Clock Frequency" help_text="This setting allows customers to configure the flash component clock frequency setting for Read ID and Read Status. See SPI and SMIP Programming guide further details." key="DescriptorPlugin:FLCOMP:ReadIdAndReadStatClkFreq"/>
         <InvalidInstruction0 value="0x21" label="Invalid Instruction 0" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:InvalidInstruction0"/>
         <InvalidInstruction1 value="0x42" label="Invalid Instruction 1" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:InvalidInstruction1"/>
         <InvalidInstruction2 value="0x60" label="Invalid Instruction 2" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:InvalidInstruction2"/>
         <InvalidInstruction3 value="0xAD" label="Invalid Instruction 3" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:InvalidInstruction3"/>
         <InvalidInstruction4 value="0xB7" label="Invalid Instruction 4" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:InvalidInstruction4"/>
         <InvalidInstruction5 value="0xB9" label="Invalid Instruction 5" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:InvalidInstruction5"/>
         <InvalidInstruction6 value="0xC4" label="Invalid Instruction 6" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:InvalidInstruction6"/>
         <InvalidInstruction7 value="0xC7" label="Invalid Instruction 7" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:InvalidInstruction7"/>
      </FlashConfiguration>
      <BiosConfiguration label="BIOS Configuration">
         <PchTopSwapOverride value="64KB" value_list="['64KB', '128KB', '256KB', '512KB', '1MB', '2MB', '4MB', '8MB']" label="PCH Top Swap Block Size" help_text="This configures the Top Swap Block size for the platform. For further details see Alder Lake Platform Controller Hub EDS." key="DescriptorPlugin:PCH:PchTopSwapOverride"/>
         <SocTopSwapOverride value="4MB" value_list="['64KB', '128KB', '256KB', '512KB', '1MB', '2MB', '4MB', '8MB']" label="SoC Top Swap Block Size" help_text="This configures the Top Swap Block size for the platform. For further details see Alder Lake Platform Controller Hub EDS." key="DescriptorPlugin:SoC:SocTopSwapOverride"/>
         <BiosRedAssistance value="Disabled" value_list="['Disabled', 'Enabled']" label="BIOS Redundancy Assistance" help_text="In case of BIOS boot failure, CSME will configure the platform to boot with backup BIOS using Top Swap. Note: This option is only available when Boot Guard is enabled." key="CsePlugin:AutoNvars:BiosRedAssistance"/>
      </BiosConfiguration>
      <FPFConfiguration label="FPF Configuration">
         <HwBindingEn value="Disabled" value_list="['Disabled', 'Enabled']" label="Hardware Binding Enabled" help_text="This setting configures the FPF Hardware and RPMC / RPMB binding behavior for the platform image. If this setting is enabled FPF Hardware and RPMC / RPMB binding behavior will occur when platform close manufacturing flow is executed with Intel(R) FPT.  If this setting is disabled FPF Hardware and RPMC / RPMB binding behavior will not take place when close manufacturing flow is executed. Note: For Revenue parts this setting will be ignored and FPF Hardware and RPMC / RPMB binding behavior will take place when close manufacturing flow is executed." key="CsePlugin:AutoNvars:HwBindingEn"/>
      </FPFConfiguration>
      <RpmcConfiguration label="RPMC Configuration">
         <RpmcSupported value="Yes" value_list="['No', 'Yes']" label="RPMC FW Supported" help_text="This setting determines if RPMC is enabled. Note: The SPI parts being used need to support RPMC In order to use this feature." key="CsePlugin:UEP:RpmcSupported"/>
         <RpmcOverEc value="No" value_list="['No', 'Yes']" label="RPMC Over EC Supported" help_text="This setting determines if RPMC is enabled over eSPI OOB to be handled by EC (EC might provide RPMC capabilities or offload it to another SPI flash device)." key="CsePlugin:UEP:RpmcOverEc"/>
         <RpmcRebindEn value="Yes" value_list="['No', 'Yes']" label="RPMC Rebinding Supported" help_text="This setting determines if Rebinding of RPMC enabled SPI parts is enabled." key="CsePlugin:UEP:RpmcRebindEn"/>
      </RpmcConfiguration>
   </FlashSettings>
   <IntelMeKernel label="Intel Me Kernel">
      <Processor label="Processor">
         <ProcMissingDetect value="No" value_list="['No', 'Yes']" label="Missing Processor Detection Alert" help_text="This setting determines if missing processor detection is enabled on Desktop / Workstation platforms.  Note: This feature will only work if the platform has the appropriate glue logic present." key="CsePlugin:AutoNvars:ProcMissingDetect"/>
      </Processor>
      <IntelMeFirmwareUpdate label="Intel(R) ME Firmware Update">
         <HideMEBxFwUpdCtrl value="No" value_list="['No', 'Yes']" label="Hide MEBx Firmware Update Control" help_text="This setting allows customers to hide the Firmware Update option in the MEBx interface." key="CsePlugin:AutoNvars:HideMEBxFwUpdCtrl"/>
         <FwUpdateOemId value="00000000-0000-0000-0000-000000000000" label="Firmware Update OEM ID" help_text="This setting allows configuration of an OEM unique ID to ensure that customers can only update their platform with images from the OEM of the platform." key="CsePlugin:AutoNvars:FwUpdateOemId"/>
         <OemFwVersion value="" label="OEM FW Version" help_text="This setting contains the OEM IP version" key="CsePlugin:AutoNvars:OemFwVersion"/>
         <HmrfpoEnable value="No" value_list="['No', 'Yes']" label="Intel(R) ME Region Flash Protection Override" help_text="This setting enables descriptor unlock of the ME Region when the HMRFPO message is sent to firmware prior to BIOS End of POST." key="CsePlugin:AutoNvars:HmrfpoEnable"/>
      </IntelMeFirmwareUpdate>
      <ImageIdentification label="Image Identification">
         <OemTag value="0x0" label="OEM Tag" help_text="This is a free form 32bit field that allows the OEM to configure their own unique identifier in the firmware image." key="CsePlugin:AutoNvars:OemTag"/>
      </ImageIdentification>
      <FirmwareDiagnostics label="Firmware Diagnostics">
         <FwAutoBist value="Disabled" value_list="['Disabled', 'Enabled']" label="Automatic Built in Self Test" help_text="This setting enables the firmware Automatic Built in Self Test which is executed during first platform boot after initial image flashing." key="CsePlugin:AutoNvars:FwAutoBist"/>
      </FirmwareDiagnostics>
      <EndofManufacturingConfiguration label="End of Manufacturing Configuration">
         <FlexibleEomSettings value="Lock Descriptor and OEM Configs" value_list="['Lock Descriptor and OEM Configs', 'Lock OEM Configs Only', 'Lock Descriptor Only', 'Do not lock Descriptor and OEM Configs']" label="Flexible EOM setting options" help_text="This setting deteremines which settings will be automatically commited during End of Manufacturing flows. Note: The FPFs, RPMB / RPMC and set manufacturing mode settings are mandatory and cannot be overridden revenue parts. Simulation can be done on non-revenue part with the Hardware binding set to disabled." key="CsePlugin:AutoNvars:FlexibleEomSettings"/>
         <EomFirstBootEnabled value="No" value_list="['No', 'Yes']" label="EOM on First Boot Enabled" help_text="This setting determines if End of Manufacturing will be triggered on first boot of the platform after flashing. Note: When this setting is enabled Intel(R) CSME will enter End of Manufacturing regardless of the descriptor settings." key="CsePlugin:AutoNvars:EomFirstBootEnabled"/>
      </EndofManufacturingConfiguration>
      <MctpConfiguration label="MCTP Configuration">
         <MctpDevicePortEc value="0x2" label="MctpDevicePortEc" help_text="" key="CsePlugin:AutoNvars:MctpDevicePortEc"/>
         <MctpDevicePortSio value="0x0" label="MctpDevicePortSio" help_text="" key="CsePlugin:AutoNvars:MctpDevicePortSio"/>
         <MctpDevicePortIsh value="0x0" label="MctpDevicePortIsh" help_text="" key="CsePlugin:AutoNvars:MctpDevicePortIsh"/>
         <MctpDevicePortBmc value="0x0" label="MctpDevicePortBmc" help_text="" key="CsePlugin:AutoNvars:MctpDevicePortBmc"/>
      </MctpConfiguration>
      <IntelMeBootConfiguration label="Intel(R) ME Boot Configuration">
         <PrtcBackupPower value="Exists" value_list="['Exists', 'None']" label="Persistent PRTC Backup Power" help_text="FPF that indicates if the device is designed such that it may lose PRTC power more than 10 times throughout the normal lifecycle of the product and hence has no persistent time or AR protection. At EOM, this value is burned to an FPF, and can never be changed." key="CsePlugin:UEP:PrtcBackupPower"/>
      </IntelMeBootConfiguration>
      <IntelMeMeasuredBootConfiguration label="Intel (R) Me Measured Boot Configuration">
         <MeMeasuredBootState value="Disabled" value_list="['Disabled', 'Enabled']" label="Intel(R) ME Measured Boot State" help_text="When measured boot is enabled firmware will use additional extended registers for all IUPs and Key Manifests that firmware loads and verifies from flash.  Note: When measured boot is enabled any IUPs or firmware updates will require a global reset" key="CsePlugin:AutoNvars:MeMeasuredBootState"/>
      </IntelMeMeasuredBootConfiguration>
      <Reserved label="Reserved">
         <Reserved value="No" value_list="['No', 'Yes']" label="Reserved" help_text="No Help text" key="DescriptorPlugin:PCH:Reserved"/>
      </Reserved>
      <EspiOOB label="eSPI OOB">
         <ECOOBSmbusAddr value="0xE" label="eSPI OOB EC SMBUs Address" help_text="This setting determines the SMBUS address for eSPI OOB to be handled by EC." key="CsePlugin:AutoNvars:ECOOBSmbusAddr"/>
      </EspiOOB>
   </IntelMeKernel>
   <IntelManageability label="Intel(R) Manageability">
      <IntelManageabilityAppConfiguration label="Intel(R) Manageability App Configuration">
         <AmtSupported value="Yes" value_list="['No', 'Yes']" label="Intel(R) AMT Supported" help_text="This setting allows customers to disable Intel(R) AMT on the platform. Note: Either Intel(R) AMT or Intel(R) ISM can be enabled as manageability application" key="CsePlugin:AutoNvars:AmtSupported"/>
         <ISMSupported value="No" value_list="['No', 'Yes']" label="Intel(R) Standard Manageability" help_text="Intel(R) Standard Manageability is a manageability mode that supports a subset of the Intel(R) Active Management Technology (Intel(R) AMT). Note: Either Intel(R) AMT or Intel(R) ISM can be enabled as manageability application" key="CsePlugin:AutoNvars:ISMSupported"/>
         <MngAppPowerUpState value="Disabled" value_list="['Disabled', 'Enabled']" label="Manageability Application initial power-up state" help_text="This setting allows customers to determine the power up state for Intel(R) AMT or Standard Manageability.  Note: If this setting is disabled Intel(R) AMT or Standard Manageability can still be re-enabled through the MEBx interface." key="CsePlugin:AutoNvars:MngAppPowerUpState"/>
         <AmtIdleTimeout value="0xF" label="Idle Timeout" help_text="This setting configures the idle timeout value before Manageability app enters into an off state." key="CsePlugin:AutoNvars:AmtIdleTimeout"/>
         <AmtWdAutoReset value="No" value_list="['No', 'Yes']" label="Watchdog Automatic Reset Enabled" help_text="This setting allows customers to enable the Intel (R) ME firmware to trigger an automatic platform reset if either the MEI or Agent Presence are in a hung state.  Note: This feature only allows one reset at a time when the watchdog expires.  After this feature has triggered a reset it must be re-armed for re-use via management console." key="CsePlugin:AutoNvars:AmtWdAutoReset"/>
         <MngHwStatus value="Enabled" value_list="['Enabled', 'Disabled']" label="Manageability Application HW State" help_text="This setting will permanently disable Manageability hardware through platform FPFs. At End-of-Manufacturing (EOM), enable/disable policy value is committed to FPF and can never be changed. Permanently disabling Manageability HW via this setting requires 'Manageability Application Supported' is set to permanently disabled and 'Intel(R) ME Network Services Supported' is set to disabled. Note: When 'Manageability Application Hardware Status' is Enabled but 'Manageability Application Supported' is set to permanently disabled and 'Intel(R) ME Network Services Supported' is set to disabled, Manageability HW is disabled by a soft strap." key="CsePlugin:UEP:MngHwStatus"/>
      </IntelManageabilityAppConfiguration>
      <KvmConfiguration label="KVM Configuration">
         <KvmSupported value="Yes" value_list="['No', 'Yes']" label="KVM Redirection Supported" help_text="This setting allows customers to enable / disable the KVM Redirection capabilities of the firmware.  Note: If this setting have been set to disabled it cannot be re-enabled once the descriptor has been locked." key="CsePlugin:AutoNvars:KvmSupported"/>
         <KvmScreenBlnkEnable value="No" value_list="['No', 'Yes']" label="Firmware KVM Screen Blanking" help_text="This setting enables KVM Screen blanking capabilities in the firmware image.  Note: This feature is dependent on processor level support." key="CsePlugin:AutoNvars:KvmScreenBlnkEnable"/>
      </KvmConfiguration>
      <ProvisioningConfiguration label="Provisioning Configuration">
         <PkiDomainSuffix value="" label="PKI Domain Name Suffix" help_text="This setting allows OEMs to pre-configure the Domain Name Suffix used for PKI provisioning in their firmware image.  Note: For normal out-of- box provisioning functionality this setting should be left empty." key="CsePlugin:AutoNvars:PkiDomainSuffix"/>
         <OemCustomCert1 label="OEM Customizable Certificate 1">
            <CertActive value="No" value_list="['No', 'Yes']" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Custom Certificate 1." key="CsePlugin:AmtCertificatesNvars:OemCustCert1/CertActive"/>
            <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Custom Certificate 1.  Maximum of 32 characters." key="CsePlugin:AmtCertificatesNvars:OemCustCert1/CertFriendly"/>
            <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning Custom Certificate 1.  If enabled the certificate will be used in addition those already preloaded in base firmware during provisioning.  Note: If the platform is un-configured the Custom Certificate Hash will be deleted." key="CsePlugin:AmtCertificatesNvars:OemCustCert1/CertStream"/>
         </OemCustomCert1>
         <OemCustomCert2 label="OEM Customizable Certificate 2">
            <CertActive value="No" value_list="['No', 'Yes']" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Custom Certificate 2." key="CsePlugin:AmtCertificatesNvars:OemCustCert2/CertActive"/>
            <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Custom Certificate 2.  Maximum of 32 characters." key="CsePlugin:AmtCertificatesNvars:OemCustCert2/CertFriendly"/>
            <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning Custom Certificate 1.  If enabled the certificate will be used in addition those already preloaded in base firmware during provisioning.  Note: If the platform is un-configured the Custom Certificate Hash will be deleted." key="CsePlugin:AmtCertificatesNvars:OemCustCert2/CertStream"/>
         </OemCustomCert2>
         <OemCustomCert3 label="OEM Customizable Certificate 3">
            <CertActive value="No" value_list="['No', 'Yes']" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Custom Certificate 3." key="CsePlugin:AmtCertificatesNvars:OemCustCert3/CertActive"/>
            <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Custom Certificate 3.  Maximum of 32 characters." key="CsePlugin:AmtCertificatesNvars:OemCustCert3/CertFriendly"/>
            <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning Custom Certificate 1.  If enabled the certificate will be used in addition those already preloaded in base firmware during provisioning.  Note: If the platform is un-configured the Custom Certificate Hash will be deleted." key="CsePlugin:AmtCertificatesNvars:OemCustCert3/CertStream"/>
         </OemCustomCert3>
         <OemDefaultCert1 label="OEM Default Certificate 1">
            <CertActive value="No" value_list="['No', 'Yes']" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 1." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert1/CertActive"/>
            <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 1.  Maximum of 32 characters." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert1/CertFriendly"/>
            <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 1.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert1/CertStream"/>
         </OemDefaultCert1>
         <OemDefaultCert2 label="OEM Default Certificate 2">
            <CertActive value="No" value_list="['No', 'Yes']" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 2." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert2/CertActive"/>
            <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 2.  Maximum of 32 characters." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert2/CertFriendly"/>
            <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 1.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert2/CertStream"/>
         </OemDefaultCert2>
         <OemDefaultCert3 label="OEM Default Certificate 3">
            <CertActive value="No" value_list="['No', 'Yes']" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 3." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert3/CertActive"/>
            <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 3.  Maximum of 32 characters." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert3/CertFriendly"/>
            <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 1.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert3/CertStream"/>
         </OemDefaultCert3>
         <OemDefaultCert4 label="OEM Default Certificate 4">
            <CertActive value="No" value_list="['No', 'Yes']" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 4." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert4/CertActive"/>
            <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 4.  Maximum of 32 characters." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert4/CertFriendly"/>
            <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 1.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert4/CertStream"/>
         </OemDefaultCert4>
         <OemDefaultCert5 label="OEM Default Certificate 5">
            <CertActive value="No" value_list="['No', 'Yes']" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 5." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert5/CertActive"/>
            <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 5.  Maximum of 32 characters." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert5/CertFriendly"/>
            <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 1.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert5/CertStream"/>
         </OemDefaultCert5>
      </ProvisioningConfiguration>
      <RedirectionConfiguration label="Redirection Configuration">
         <RedirectionPrivSecLevel value="Default" value_list="['Default', 'Enhanced', 'Extreme']" label="Redirection Privacy / Security Level" help_text="This setting allows customers to configure the Privacy and Security level for redirection operations.  Default enables all redirection ports (User consent is configurable).  Enhanced enables all redirection ports (User consent is required and cannot be disabled).  Extreme disables all redirection capabilities." key="CsePlugin:AutoNvars:RedirectionPrivSecLevel"/>
         <RedirectionLanguage value="None" label="Redirection Localized Language" help_text="this setting allows customers to configure which localized language will be used initially by firmware for user consent output information (examples: may be displayed before sol / kvm session starts)" key="CsePlugin:LOCL:instance_id"/>
      </RedirectionConfiguration>
      <TlsConfiguration label="TLS Configuration">
         <TlsCryptoSupport value="Yes" value_list="['No', 'Yes']" label="Transport Layer Security Crypto Support" help_text="This setting allows customers to enable / disable firmware Transport Layer Security support.  Note: If this is disabled TLS will be permanently disabled in the firmware image." key="CsePlugin:AutoNvars:TlsCryptoSupport"/>
      </TlsConfiguration>
      <OCR label="Intel(R) One Click Recovery">
         <OCRSupported value="No" value_list="['No', 'Yes']" label="Intel(R) One Click Recovery supported" help_text="This setting enables the One Click Recovery capability" key="CsePlugin:AutoNvars:OCRSupported"/>
      </OCR>
      <RPE label="Intel(R) Remote Platform Erase">
         <RPESupported value="No" value_list="['No', 'Yes']" label="Intel(R) Remote Platform Erase supported" help_text="This setting enables the Remote Platform Erase capability" key="CsePlugin:AutoNvars:RPESupported"/>
      </RPE>
   </IntelManageability>
   <PlatformProtection label="Platform Protection">
      <ContentProtection label="Content Protection">
         <Hdcp5kedisp1 value="PortA" value_list="['None', 'PortA', 'PortB', 'PortC']" label="HDCP Internal Display Port 1 - 5K" help_text="This setting determines which port is connected to internal display 1" key="CsePlugin:AutoNvars:Hdcp5kedisp1"/>
         <Hdcp5kedisp2 value="None" value_list="['None', 'PortA', 'PortB', 'PortC']" label="HDCP Internal Display Port 2 - 5K" help_text="This setting determines which port is connected to internal display 2" key="CsePlugin:AutoNvars:Hdcp5kedisp2"/>
      </ContentProtection>
      <PlatformIntegrity label="Hash Key Configuration for Bootguard / ISH">
         <SkipOemKeysCheck value="No" value_list="['No', 'Yes']" label="Skip OEM Keys Check" help_text="This is meant for debugging purposes only. Enabling this parameter impacts image creation procedure in FIT tool only." key="CsePlugin:CseRegion:SkipOemKeysCheck"/>
         <OemExtInputFile value="" label="OEM Key Manifest  Binary" help_text="Signed manifest file containing hashes of keys used for signing  components of image. This setting is only configurable when OEM signing is enabled (See Hash Key Configuration for Bootguard/ISH/OemPublicKeyHash)." key="CsePlugin:OEM_KM:OemExtInputFile_path"/>
         <OemPublicKeyHash value="00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00" label="1st OEM Public Key Hash" help_text="Raw hash string for the SHA-384 hash of the OEM public key corresponding to the private key used to sign the OEM Key hash manifest. When manufacture is completed, this hash value is burned into an FPF, and is permament. This value is used to verify the OEM Key hash, and also DnX images. OEM signing is disabled when this hash is set to all 0s." key="CsePlugin:EseUepNvar:OemPublicKeyHash"/>
         <OemKeyRevEnable value="No" value_list="['No', 'Yes']" label="OEM Key Revocation Supported" help_text="Enabling the OEM key revocation mechanism requires 'OEM Public Key Hash' and 'Second OEM key hash' to be configured." key="CsePlugin:EseUepNvar:OemKeyRevEnable"/>
         <SecondOemPublicKeyHash value="00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00" label="2nd OEM Public Key Hash" help_text="" key="CsePlugin:EseUepNvar:SecondOemPublicKeyHash"/>
      </PlatformIntegrity>
      <DescConfiguration label="Desc Configuration">
         <excludeMasterAccess value="Yes" value_list="['No', 'Yes']" label="Exclude master access in the signature" help_text="include/exclude master access in the signature." key="DescriptorPlugin:HashDescriptorManifestExt:excludeMasterAccess"/>
         <FdvEnabled value="No" value_list="['No', 'Yes']" label="Flash Descriptor Verification Supported" help_text="" key="CsePlugin:UEP:FdvEnabled"/>
      </DescConfiguration>
      <ExclusionRanges label="Exclusion Ranges">
         <Range1Offset value="0x800" label="Range 1 offset" help_text="Range 1 offset covers manifest, cannot be changed" key="DescriptorPlugin:HashDescriptorManifestExt:Range1Offset"/>
         <Range1Size value="0x400" label="Range 1 size" help_text="Range 1 size covers manifest, cannot be changed" key="DescriptorPlugin:HashDescriptorManifestExt:Range1Size"/>
         <Range2Offset value="0x80" label="Range 2 offset" help_text="Range 2 offset covers master access offset" key="DescriptorPlugin:HashDescriptorManifestExt:Range2Offset"/>
         <Range2Size value="0x20" label="Range 2 size" help_text="Range 2 size covers master access size" key="DescriptorPlugin:HashDescriptorManifestExt:Range2Size"/>
         <Range3Offset value="0x320" label="Range 3 offset" help_text="Range 3 offset covers OEM defined unprotected range start" key="DescriptorPlugin:HashDescriptorManifestExt:Range3Offset"/>
         <Range3Size value="0x20" label="Range 3 size" help_text="Range 3 size covers OEM defined unprotected range length" key="DescriptorPlugin:HashDescriptorManifestExt:Range3Size"/>
         <Range4Offset value="0x0" label="Range 4 offset" help_text="Range 4 offset covers OEM defined unprotected range start" key="DescriptorPlugin:HashDescriptorManifestExt:Range4Offset"/>
         <Range4Size value="0x0" label="Range 4 size" help_text="Range 4 size covers OEM defined unprotected range length" key="DescriptorPlugin:HashDescriptorManifestExt:Range4Size"/>
         <Range5Offset value="0x0" label="Range 5 offset" help_text="Range 5 offset covers OEM defined unprotected range start" key="DescriptorPlugin:HashDescriptorManifestExt:Range5Offset"/>
         <Range5Size value="0x0" label="Range 5 size" help_text="Range 5 size covers OEM defined unprotected range length" key="DescriptorPlugin:HashDescriptorManifestExt:Range5Size"/>
         <Range6Offset value="0x0" label="Range 6 offset" help_text="Range 6 offset covers OEM defined unprotected range start" key="DescriptorPlugin:HashDescriptorManifestExt:Range6Offset"/>
         <Range6Size value="0x0" label="Range 6 size" help_text="Range 6 size covers OEM defined unprotected range length" key="DescriptorPlugin:HashDescriptorManifestExt:Range6Size"/>
         <Range7Offset value="0x0" label="Range 7 offset" help_text="Range 7 offset covers OEM defined unprotected range start" key="DescriptorPlugin:HashDescriptorManifestExt:Range7Offset"/>
         <Range7Size value="0x0" label="Range 7 size" help_text="Range 7 size covers OEM defined unprotected range length" key="DescriptorPlugin:HashDescriptorManifestExt:Range7Size"/>
         <Range8Offset value="0x0" label="Range 8 offset" help_text="Range 8 offset covers OEM defined unprotected range start" key="DescriptorPlugin:HashDescriptorManifestExt:Range8Offset"/>
         <Range8Size value="0x0" label="Range 8 size" help_text="Range 8 size covers OEM defined unprotected range length" key="DescriptorPlugin:HashDescriptorManifestExt:Range8Size"/>
      </ExclusionRanges>
      <BootGuardConfiguration label="Boot Guard Configuration">
         <BtGuardKeyManifestId value="0x0" label="Key Manifest ID" help_text="ODM identifier used during the Key manifest authentication process. This setting is only configurable, and must be non-0, when OEM Public Key Hash is set (See PlatformIntegrity/OemPublicKeyHash)." key="CsePlugin:EseUepNvar:BtGuardKeyManifestId"/>
         <BtGuardProfileConfig value="Boot Guard Disabled" value_list="['Boot Guard Disabled', 'Debug Profile', 'Verified Boot', 'Verified and Measured Boot']" label="Boot Guard Profile" help_text="This option configures the which boot guard policy profile will be used. Note: all profiles with the exception of profile 0 - fvme support txt being enabled." key="CsePlugin:EseUepNvar:BtGuardProfileConfig"/>
         <BtGuardBspInitEnable value="Disabled" value_list="['Enabled', 'Disabled']" label="BSP Initialization" help_text="This setting determines BSP behavior when it receives an INIT signal. When set to 'Enabled' BSP will behave normally if it receives an INIT (Disabled BSP Initialization (DBI) bit = 0). When set to 'Disabled' BSP will shutdown if it receives an INIT ('DBI' bit = 1)." key="CsePlugin:EseUepNvar:BtGuardBspInitEnable"/>
         <BtGuardCpuDebugEnable value="Disabled" value_list="['Enabled', 'Disabled']" label="CPU Debugging" help_text="This setting determines if CPU debug modes will be displayed. When set to 'Yes' CPU debugging is enabled." key="CsePlugin:EseUepNvar:BtGuardCpuDebugEnable"/>
      </BootGuardConfiguration>
      <IntelPttConfiguration label="Intel(R) PTT Configuration">
         <PttSupported value="Yes" value_list="['No', 'Yes']" label="Intel(R) PTT Supported" help_text="This setting permanently disables Intel(R) PTT in the firmware image." key="CsePlugin:AutoNvars:PttSupported"/>
         <PttPwrUpState value="Enabled" value_list="['Disabled', 'Enabled']" label="Intel(R) PTT initial power-up state" help_text="This setting determines if Intel(R) PTT is enabled on platform power-up." key="CsePlugin:AutoNvars:PttPwrUpState"/>
         <SmxSupport value="Enabled" value_list="['Enabled', 'Disabled']" label="SMx State" help_text="" key="CsePlugin:AutoNvars:SmxSupport"/>
         <Rsa1KSupport value="Disabled" value_list="['Enabled', 'Disabled']" label="Rsa 1K State" help_text="" key="CsePlugin:AutoNvars:Rsa1KSupport"/>
         <PttSupportedFpf value="Yes" value_list="['No', 'Yes']" label="Intel(R) PTT Supported [FPF]" help_text="This setting will permanently disable Intel(R) PTT through platform FPFs. Caution: Using this option will permanently disable Intel(R) PTT on the platform hardware." key="CsePlugin:UEP:PttSupportedFpf"/>
      </IntelPttConfiguration>
      <TpmOverSpiBusConfiguration label="TPM Over SPI Bus Configuration">
         <SpiOverTpmBusEnable value="Yes" value_list="['No', 'Yes']" label="TPM Over SPI Bus Enabled" help_text="This setting determines the clock frequency setting to be used for the TPM over SPI bus." key="DescriptorPlugin:PCH:SpiOverTpmBusEnable"/>
         <PchSpiOverTpmClkFreq value="14MHz" value_list="['14MHz', '25MHz', '48MHz']" label="PCH TPM Clock Frequency" help_text="This setting determines the clock frequency setting to be used for the TPM over SPI bus." key="DescriptorPlugin:PCH:PchSpiOverTpmClkFreq"/>
         <SocSpiOverTpmClkFreq value="14MHz" value_list="['14MHz', '25MHz', '48MHz']" label="SoC TPM Clock Frequency" help_text="This setting determines the clock frequency setting to be used for the TPM over SPI bus." key="DescriptorPlugin:SoC:SocSpiOverTpmClkFreq"/>
      </TpmOverSpiBusConfiguration>
      <BiosGuardConfiguration label="BIOS Guard Configuration">
         <BiosGrdProtOvrdEn value="Yes" value_list="['No', 'Yes']" label="BIOS Guard Protection Override Enabled" help_text="This setting allows BIOS Guard to bypass SPI flash controller protections (i.e. Protected Range Registers and Top Swap)." key="DescriptorPlugin:SoC:BiosGrdProtOvrdEn"/>
      </BiosGuardConfiguration>
      <TxtConfiguration label="TXT Configuration">
         <TxtSupported value="No" value_list="['No', 'Yes']" label="TXT Supported" help_text="This setting determines is enabled for the platform." key="CsePlugin:EseUepNvar:TxtSupported"/>
      </TxtConfiguration>
      <CryptoHardwareSupport label="Crypto Hardware Support">
         <CryptoHwSupport value="Yes" value_list="['Yes', 'No']" label="Crypto HW Support" help_text="This setting can be used to disable crypto funtionality. This settings disables all crypto dependent features." key="CsePlugin:AutoNvars:CryptoHwSupport"/>
      </CryptoHardwareSupport>
      <IntelFpfFirmwareVersionControlConfiguration label="Intel(R) FPF Intel(R) Firmware Version Control (Intel(R) FVC) Configuration">
         <GscSvnEnabled value="Enabled" value_list="['Disabled', 'Enabled']" label="GSC HW SVN Enabled" help_text="Configure usage of Intel FPF for Intel(R) Firmware Version Control (Intel(R) FVC) mechanism for GSC FW Manifest component." key="CsePlugin:UEP:GscSvnEnabled"/>
      </IntelFpfFirmwareVersionControlConfiguration>
      <FidoConfiguration label="FIDO">
         <FidoSupported value="Disabled" value_list="['Disabled', 'Enabled']" label="Fast identity online device onboarding state" help_text="This setting allows customers to enable / disable the Fast identity online device onboarding (FIDO) state of the firmware." key="CsePlugin:AutoNvars:FidoSupported"/>
      </FidoConfiguration>
      <IntelDebugProtectionTechnology label="Intel Debug Protection Technology">
         <DisableJTAGAndDisableBSCAN value="No" value_list="['No', 'Yes']" label="Disable JTAG" help_text="When this setting is enabled, JTAG access will be disabled, when manufacture is completed. An Intel DPT token can be used to re-enable JTAG." key="CsePlugin:UEP:DisableJTAGAndDisableBSCAN"/>
         <DisableBoundaryScan value="No" value_list="['No', 'Yes']" label="Disable Boundary Scan" help_text="When this setting is enabled, BSCAN access will be disabled, when manufacture is completed. An Intel DPT token can be used to re-enable BSCAN." key="CsePlugin:UEP:DisableBoundaryScan"/>
      </IntelDebugProtectionTechnology>
   </PlatformProtection>
   <NetworkingConnectivity label="Networking and Connectivity">
      <NetworkingConfiguration label="Networking Configuration">
         <PlatformVproNIC label="Platform Vpro NIC">
            <vproNicEnabled value="No" value_list="['No', 'Yes']" label="Platform vPro 2.5 Wired LAN State" help_text="YES = Discrete NIC enabled in platform NO = Integrated GBE LAN enabled in platform" key="CsePlugin:AutoNvars:vproNicEnabled"/>
            <vproNicSMBusAddress value="0x0" label="Platform vPro 2.5G Wired LAN SMBUS slave address" help_text="Platform discrete NIC slave address Note: Input needs to be in HEX format(OEM specific), e.g. 0x12" key="CsePlugin:AutoNvars:vproNicSMBusAddress"/>
         </PlatformVproNIC>
         <DockingStation label="Docking Station">
            <vproDockEnabled value="No" value_list="['No', 'Yes']" label="vPro Over Thunderbolt Dock State" help_text="YES = Enables communication with, vPro supporting NIC, via TBT dock NO = No support for vPro dock solution" key="CsePlugin:AutoNvars:vproDockEnabled"/>
            <TypeCPortRetimerMCTPSmbusAddr value="0x0" label="vPro 2.5G Wired LAN on dock slave SMBUS Address" help_text="Dock NIC slave address Note: Input needs to  be in HEX format(OEM specific), e.g. 0x12" key="CsePlugin:AutoNvars:TypeCPortRetimerMCTPSmbusAddr"/>
            <ThunderboltPort1SMBUSAddress value="0x20" label="Thunderbolt Port1 SMBUS Address" help_text="This setting configures the Intel(R) SMBus I2C Address. Note: Input needs to be in HEX format(OEM specific), e.g. 0x12" key="CsePlugin:AutoNvars:ThunderboltPort1SMBUSAddress"/>
            <ThunderboltPort2SMBUSAddress value="0x21" label="Thunderbolt Port2 SMBUS Address" help_text="This setting configures the Intel(R) SMBus I2C Address. Note: Input needs to be in HEX format(OEM specific), e.g. 0x12" key="CsePlugin:AutoNvars:ThunderboltPort2SMBUSAddress"/>
            <ThunderboltPort3SMBUSAddress value="0x22" label="Thunderbolt Port3 SMBUS Address" help_text="This setting configures the Intel(R) SMBus I2C Address. Note: Input needs to be in HEX format(OEM specific), e.g. 0x12" key="CsePlugin:AutoNvars:ThunderboltPort3SMBUSAddress"/>
            <ThunderboltPort4SMBUSAddress value="0x23" label="Thunderbolt Port4 SMBUS Address" help_text="This setting configures the Intel(R) SMBus I2C Address. Note: Input needs to be in HEX format(OEM specific), e.g. 0x12" key="CsePlugin:AutoNvars:ThunderboltPort4SMBUSAddress"/>
         </DockingStation>
      </NetworkingConfiguration>
      <WiredLanConfiguration label="Wired Lan Configuration">
         <LanEnable value="GbE Port 7" value_list="['Disabled', 'GbE Port 3', 'GbE Port 7', 'GbE Port 15']" label="Intel(R) Integrated Wired LAN Enabled" help_text="This setting allows customers to enable / disable Intel(R) Integrated LAN operation over the PCIe Port selected by the GbE PCIe Port Select option." key="DescriptorPlugin:PCH:LanEnable"/>
         <LanPhyPwrCtrlGpd11Config value="Enable as LANPHYPC" value_list="['Enable as GPD11', 'Enable as LANPHYPC']" label="LAN PHY Power Control GPD11 Signal Configuration" help_text="This setting allows the user to assign the LAN PHY Power Control signal to GbE or as GDP11. Note: If using Intel(R) Integrated LAN this setting should be set to &quot;&quot;Enable as LANPHYPC&quot;&quot;." key="DescriptorPlugin:PCH:LanPhyPwrCtrlGpd11Config"/>
         <GbeMacSmbAddrs value="0x70" label="GbE MAC SMBus Address" help_text="This setting configures Intel(R) Integrated Wired LAN MAC SMBus address to accept SMBus cycles from the PHY. Note: Recommended setting is 70h." key="DescriptorPlugin:PCH:GbeMacSmbAddrs"/>
         <GbeMacSmbAddrsEn value="Yes" value_list="['No', 'Yes']" label="GbE MAC SMBus Address Enabled" help_text="This enables the Intel(R) Integrated Wired LAN MAC SMBus address. Note: This setting must be enabled if using Intel(R) Integrated LAN." key="DescriptorPlugin:PCH:GbeMacSmbAddrsEn"/>
         <GbePHYSmbAddrs value="0x64" label="GbE PHY SMBus Address" help_text="This is the Intel PHY SMBus address. This field must be programmed to 64h. GbE PHY SMBus Address and GbE MAC address have to be programmed to 64h and 70h in order to ensure proper arbitration of SMBus communication between the Intel integrated MAC and PHY." key="DescriptorPlugin:PCH:GbePHYSmbAddrs"/>
         <PhyConnected value="No PHY Connected" value_list="['No PHY Connected', 'PHY on SMBus', 'PHY on SMLink0', 'PHY on SMLink1']" label="PHY Connection" help_text="This selects which SMBus network is used to connect GbE PHY to MAC/PCH." key="DescriptorPlugin:PCH:PhyConnected"/>
         <MELanPowerWell value="SLP_LAN#" value_list="['Core Well', 'SUS Well', 'ME Well', 'SLP_LAN#']" label="LAN Power Well" help_text="This setting allows the customer to configure the powerwell that will be used by Intel(R) Integrated LAN.  Note: Recommended setting is SLP_LAN#." key="CsePlugin:AutoNvars:MELanPowerWell"/>
         <LanPhyPwrUpTime value="100ms" value_list="['100ms', '50ms']" label="LAN PHY Power Up Time" help_text="This bit determines how long the delay for LAN PHY to power up after de-assertion of SLP_LAN#" key="DescriptorPlugin:PMC_PCH:LanPhyPwrUpTime"/>
      </WiredLanConfiguration>
      <WirelessLanConfiguration label="Wireless Lan Configuration">
         <SlpWlanGdp9Config value="Enable as SLP_WLAN#" value_list="['Enable as SLP_WLAN#', 'Enable as GPD9']" label="SLP_WLAN# / GDP9 Signal Configuration" help_text="This setting allows user the to assign the WLAN Power Control signal to WLAN or as GDP9. Note: If using Intel(R) Wireless LAN this setting should be set to &quot;&quot;Enable as SLP_WLAN#&quot;&quot;." key="DescriptorPlugin:PCH:SlpWlanGdp9Config"/>
         <MEWlanPowerWell value="SLP_WLAN#" value_list="['Disabled', 'Core Well || SLP_S3#', 'Primary Well || SLP_SUS#', 'SLP_A#', 'SLP_WLAN#']" label="WLAN Power Well" help_text="This setting allow the customer to configure the powerwell that will be used by Intel(R) wireless lan. note: recommended setting is slp_wlan#" key="CsePlugin:AutoNvars:MEWlanPowerWell"/>
         <MeClinkEnable value="Yes" value_list="['No', 'Yes']" label="Intel(R) ME CLINK Signal Enabled" help_text="This setting allows customers to enable / disable the Wireless LAN CLINK signal through Intel(R) ME firmware.  Note: For using Intel(R) vPro Wireless solutions this should be set to Yes." key="CsePlugin:AutoNvars:MeClinkEnable"/>
         <WlanUcode value="None" label="WLAN Microcode" help_text="This setting allows OEMs to configure which Intel(R) Wireless LAN card microcode to load into the firmware image." key="CsePlugin:WCOD:instance_id"/>
      </WirelessLanConfiguration>
      <TimeSensitiveNetworkingConfiguration label="Time Sensitive Networking Configuration">
         <TsnEnabled value="TSN Disabled" value_list="['TSN Enabled', 'TSN Disabled']" label="Time Sensitive Networking" help_text="This setting allows customers to enable / disable Time Sensitive Networking on the platform." key="DescriptorPlugin:PMC_PCH:TsnEnabled"/>
      </TimeSensitiveNetworkingConfiguration>
   </NetworkingConnectivity>
   <Icc label="Integrated Clock Controller">
      <SocClkOutCfg label="SOC Clock Output Configuration">
         <BUFF_EN_SRC1 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ#[1]" help_text="Enable/Disable the SOC SRCCLKREQ1# buffer. For a mapped SRCCLKREQ1# this must be set to 'Enable' in order to enable the associated mapped CLKOUT_S_Gen5_P/N output buffer" key="CsiPlugin:CsiNvar:BUFF_EN_SRC1"/>
         <BUFF_EN_SRC2 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ#[2]" help_text="Enable/Disable the SOC SRCCLKREQ2# buffer. For a mapped SRCCLKREQ2# this must be set to 'Enable' in order to enable the associated mapped CLKOUT_S_Gen5_P/N output buffer" key="CsiPlugin:CsiNvar:BUFF_EN_SRC2"/>
         <BUFF_EN_SRC3 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ#[3]" help_text="Enable/Disable the SOC SRCCLKREQ3# buffer. For a mapped SRCCLKREQ3# this must be set to 'Enable' in order to enable the associated mapped CLKOUT_S_Gen5_P/N output buffer" key="CsiPlugin:CsiNvar:BUFF_EN_SRC3"/>
         <SRC_MUXSEL_CFG1 value="default" value_list="['default', 'GPP_SB_14(SRCCLKREQ1#)', 'GPP_SD_6(SRCCLKREQ2#)', 'GPP_SD_7(SRCCLKREQ3#)']" label="CLKOUT_S_GEN5_P1/N1 to SRCCLKREQ#" help_text="Set the SOC CLKOUT_S_GEN5_P1/N1 to SRCCLKREQ# Mapping.  Only SRCCLKREQ[3:1]# can be mapped to CLKOUT_S_GEN5_P1/N1" key="CsiPlugin:CsiNvar:SRC_MUXSEL_CFG1"/>
         <SRC_MUXSEL_CFG2 value="default" value_list="['default', 'GPP_SB_14(SRCCLKREQ1#)', 'GPP_SD_6(SRCCLKREQ2#)', 'GPP_SD_7(SRCCLKREQ3#)']" label="CLKOUT_S_GEN5_P2/N2 to SRCCLKREQ#" help_text="Set the SOC CLKOUT_S_GEN5_P2/N2 to SRCCLKREQ# Mapping.  Only SRCCLKREQ[3:1]# can be mapped to CLKOUT_S_GEN5_P2/N2" key="CsiPlugin:CsiNvar:SRC_MUXSEL_CFG2"/>
         <SRC_MUXSEL_CFG3 value="default" value_list="['default', 'GPP_SB_14(SRCCLKREQ1#)', 'GPP_SD_6(SRCCLKREQ2#)', 'GPP_SD_7(SRCCLKREQ3#)']" label="CLKOUT_S_GEN5_P3/N3 to SRCCLKREQ#" help_text="Set the SOC CLKOUT_S_GEN5_P3/N3 to SRCCLKREQ# Mapping.  Only SRCCLKREQ[3:1]# can be mapped to CLKOUT_S_GEN5_P3/N3" key="CsiPlugin:CsiNvar:SRC_MUXSEL_CFG3"/>
         <SSC_en value="default" value_list="['default', 'disable', 'enable']" label="CLKOUT_S_GEN5_P/N[3:1] SSC" help_text="Enable/Disable SSC for the SOC CLKOUT_S_GEN5_P/N[3:1] clocks" key="CsiPlugin:CsiNvar:SSC_en"/>
         <EXT_INJ_BCLK value="default" value_list="['default', 'disable', 'enable']" label="EXT_INJ_BCLK_P/N" help_text="Set external or internal clock mode for the 100 MHz Differential bus clock input to the processor" key="CsiPlugin:CsiNvar:EXT_INJ_BCLK"/>
         <EXT_INJ_PHYREFCLK value="default" value_list="['default', 'disable', 'enable']" label="EXT_INJ_PHYREF_P/N" help_text="Set external or internal clock mode for the 100 MHz Differential bus clock input for PCIe and DMI Overclocking" key="CsiPlugin:CsiNvar:EXT_INJ_PHYREFCLK"/>
      </SocClkOutCfg>
      <IoeClkOutCfg label="IOE Clock Output Configuration">
         <IOE_BUFF_EN_SRC0 value="default" value_list="['default', 'disable', 'enable']" label="I_SRCCLKREQ0#" help_text="Enable/Disable the IOE I_SRCCLKREQ0# buffer. For a mapped I_SRCCLKREQ0# this must be set to 'Enable' in order to enable the associated mapped CLKOUT_I_Gen[5:4]_P/N output buffer" key="CsiPlugin:CsiNvar:IOE_BUFF_EN_SRC0"/>
         <IOE_BUFF_EN_SRC1 value="default" value_list="['default', 'disable', 'enable']" label="I_SRCCLKREQ1#" help_text="Enable/Disable the IOE I_SRCCLKREQ1# buffer. For a mapped I_SRCCLKREQ1# this must be set to 'Enable' in order to enable the associated mapped CLKOUT_I_Gen[5:4]_P/N output buffer" key="CsiPlugin:CsiNvar:IOE_BUFF_EN_SRC1"/>
         <IOE_SRC_MUXSEL_CFG0 value="default" value_list="['default', 'GPP_SB_8(SRCCLKREQ6#)', 'GPP_SB_9(SRCCLKREQ7#)']" label="CLKOUT_I_GEN5_P0/N0 to I_SRCCLKREQ#" help_text="Set the IOE CLKOUT_I_GEN5_P0/N0 to I_SRCCLKREQ# Mapping. Only I_SRCCLKREQ[1:0]# can be mapped to CLKOUT_I_GEN5_P0/N0" key="CsiPlugin:CsiNvar:IOE_SRC_MUXSEL_CFG0"/>
         <IOE_SRC_MUXSEL_CFG1 value="default" value_list="['default', 'GPP_SB_8(SRCCLKREQ6#)', 'GPP_SB_9(SRCCLKREQ7#)']" label="CLKOUT_I_GEN4_P1/N1 to I_SRCCLKREQ#" help_text="Set the IOE CLKOUT_I_GEN4_P1/N1 to I_SRCCLKREQ# Mapping. Only I_SRCCLKREQ[1:0]# can be mapped to CLKOUT_I_GEN4_P1/N1" key="CsiPlugin:CsiNvar:IOE_SRC_MUXSEL_CFG1"/>
         <IOE_SSC_en value="default" value_list="['default', 'disable', 'enable']" label="CLKOUT_I_GEN[5:4]_P/N[1:0] SSC" help_text="Enable/Disable SSC for the IOE CLKOUT_I_GEN[5:4]_P/N[1:0] clocks" key="CsiPlugin:CsiNvar:IOE_SSC_en"/>
      </IoeClkOutCfg>
      <PchClkOutCfg label="PCH Clock Output Configuration">
         <PCH_BUFF_EN_SRC0 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ0#" help_text="Enable/Disable the PCH SRCCLKREQ0# buffer. For a mapped SRCCLKREQ0# this must be set to 'Enable' in order to enable the associated mapped CLKOUT_PCIE_P/N output buffer" key="CsiPlugin:CsiNvar:PCH_BUFF_EN_SRC0"/>
         <PCH_BUFF_EN_SRC1 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ1#" help_text="Enable/Disable the PCH SRCCLKREQ1# buffer. For a mapped SRCCLKREQ1# this must be set to 'Enable' in order to enable the associated mapped CLKOUT_PCIE_P/N output buffer" key="CsiPlugin:CsiNvar:PCH_BUFF_EN_SRC1"/>
         <PCH_BUFF_EN_SRC2 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ2#" help_text="Enable/Disable the PCH SRCCLKREQ2# buffer. For a mapped SRCCLKREQ2# this must be set to 'Enable' in order to enable the associated mapped CLKOUT_PCIE_P/N output buffer" key="CsiPlugin:CsiNvar:PCH_BUFF_EN_SRC2"/>
         <PCH_BUFF_EN_SRC3 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ3#" help_text="Enable/Disable the PCH SRCCLKREQ3# buffer. For a mapped SRCCLKREQ3# this must be set to 'Enable' in order to enable the associated mapped CLKOUT_PCIE_P/N output buffer" key="CsiPlugin:CsiNvar:PCH_BUFF_EN_SRC3"/>
         <PCH_BUFF_EN_SRC4 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ4#" help_text="Enable/Disable the PCH SRCCLKREQ4# buffer. For a mapped SRCCLKREQ4# this must be set to 'Enable' in order to enable the associated mapped CLKOUT_PCIE_P/N output buffer" key="CsiPlugin:CsiNvar:PCH_BUFF_EN_SRC4"/>
         <PCH_BUFF_EN_SRC5 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ5#" help_text="Enable/Disable the PCH SRCCLKREQ5# buffer. For a mapped SRCCLKREQ5# this must be set to 'Enable' in order to enable the associated mapped CLKOUT_PCIE_P/N output buffer" key="CsiPlugin:CsiNvar:PCH_BUFF_EN_SRC5"/>
         <PCH_BUFF_EN_SRC6 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ6#" help_text="Enable/Disable the PCH SRCCLKREQ6# buffer. For a mapped SRCCLKREQ6# this must be set to 'Enable' in order to enable the associated mapped CLKOUT_PCIE_P/N output buffer" key="CsiPlugin:CsiNvar:PCH_BUFF_EN_SRC6"/>
         <PCH_BUFF_EN_SRC7 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ7#" help_text="Enable/Disable the PCH SRCCLKREQ7# buffer. For a mapped SRCCLKREQ7# this must be set to 'Enable' in order to enable the associated mapped CLKOUT_PCIE_P/N output buffer" key="CsiPlugin:CsiNvar:PCH_BUFF_EN_SRC7"/>
         <PCH_BUFF_EN_SRC8 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ8#" help_text="Enable/Disable the PCH SRCCLKREQ8# buffer. For a mapped SRCCLKREQ8# this must be set to 'Enable' in order to enable the associated mapped CLKOUT_PCIE_P/N output buffer" key="CsiPlugin:CsiNvar:PCH_BUFF_EN_SRC8"/>
         <PCH_BUFF_EN_SRC9 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ9#" help_text="Enable/Disable the PCH SRCCLKREQ9# buffer. For a mapped SRCCLKREQ9# this must be set to 'Enable' in order to enable the associated mapped CLKOUT_PCIE_P/N output buffer" key="CsiPlugin:CsiNvar:PCH_BUFF_EN_SRC9"/>
         <PCH_BUFF_EN_SRC10 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ10#" help_text="Enable/Disable the PCH SRCCLKREQ10# buffer. For a mapped SRCCLKREQ10# this must be set to 'Enable' in order to enable the associated mapped CLKOUT_PCIE_P/N output buffer" key="CsiPlugin:CsiNvar:PCH_BUFF_EN_SRC10"/>
         <PCH_BUFF_EN_SRC11 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ11#" help_text="Enable/Disable the PCH SRCCLKREQ11# buffer. For a mapped SRCCLKREQ11# this must be set to 'Enable' in order to enable the associated mapped CLKOUT_PCIE_P/N output buffer" key="CsiPlugin:CsiNvar:PCH_BUFF_EN_SRC11"/>
         <PCH_BUFF_EN_SRC12 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ12#" help_text="Enable/Disable the PCHSRCCLKREQ12# buffer. For a mapped SRCCLKREQ12# this must be set to 'Enable' in order to enable the associated mapped CLKOUT_PCIE_P/N output buffer" key="CsiPlugin:CsiNvar:PCH_BUFF_EN_SRC12"/>
         <PCH_BUFF_EN_SRC13 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ13#" help_text="Enable/Disable the PCH SRCCLKREQ13# buffer. For a mapped SRCCLKREQ13# this must be set to 'Enable' in order to enable the associated mapped CLKOUT_PCIE_P/N output buffer" key="CsiPlugin:CsiNvar:PCH_BUFF_EN_SRC13"/>
         <PCH_SRC_MUXSEL_CFG0 value="default" value_list="['default', 'GPP_D_0(SRCCLKREQ0#)', 'GPP_D_1(SRCCLKREQ2#)', 'GPP_D_2(SRCCLKREQ2#)', 'GPP_D_3(SRCCLKREQ3#)', 'GPP_D_11(SRCCLKREQ4#)', 'GPP_D_12(SRCCLKREQ5#)', 'GPP_D_13(SRCCLKREQ6#)', 'GPP_D_14(SRCCLKREQ7#)', 'GPP_H_1(SRCCLKREQ8#)', 'GPP_H_2(SRCCLKREQ9#)', 'GPP_H_3(SRCCLKREQ10#)', 'GPP_H_4(SRCCLKREQ11#)', 'GPP_E_9(SRCCLKREQ12#)', 'GPP_E_10(SRCCLKREQ13#)']" label="CLKOUT_PCIE_P0/N0 to SRCCLKREQ#" help_text="Set the PCH CLKOUT_PCIE_P0/N0 to SRCCLKREQ# Mapping. Only SRCCLKREQ[13:0]# can be mapped to CLKOUT_PCIE_P0/N0" key="CsiPlugin:CsiNvar:PCH_SRC_MUXSEL_CFG0"/>
         <PCH_SRC_MUXSEL_CFG1 value="default" value_list="['default', 'GPP_D_0(SRCCLKREQ0#)', 'GPP_D_1(SRCCLKREQ2#)', 'GPP_D_2(SRCCLKREQ2#)', 'GPP_D_3(SRCCLKREQ3#)', 'GPP_D_11(SRCCLKREQ4#)', 'GPP_D_12(SRCCLKREQ5#)', 'GPP_D_13(SRCCLKREQ6#)', 'GPP_D_14(SRCCLKREQ7#)', 'GPP_H_1(SRCCLKREQ8#)', 'GPP_H_2(SRCCLKREQ9#)', 'GPP_H_3(SRCCLKREQ10#)', 'GPP_H_4(SRCCLKREQ11#)', 'GPP_E_9(SRCCLKREQ12#)', 'GPP_E_10(SRCCLKREQ13#)']" label="CLKOUT_PCIE_P1/N1 to SRCCLKREQ#" help_text="Set the PCH CLKOUT_PCIE_P1/N1 to SRCCLKREQ# Mapping. Only SRCCLKREQ[13:0]# can be mapped to CLKOUT_PCIE_P1/N1" key="CsiPlugin:CsiNvar:PCH_SRC_MUXSEL_CFG1"/>
         <PCH_SRC_MUXSEL_CFG2 value="default" value_list="['default', 'GPP_D_0(SRCCLKREQ0#)', 'GPP_D_1(SRCCLKREQ2#)', 'GPP_D_2(SRCCLKREQ2#)', 'GPP_D_3(SRCCLKREQ3#)', 'GPP_D_11(SRCCLKREQ4#)', 'GPP_D_12(SRCCLKREQ5#)', 'GPP_D_13(SRCCLKREQ6#)', 'GPP_D_14(SRCCLKREQ7#)', 'GPP_H_1(SRCCLKREQ8#)', 'GPP_H_2(SRCCLKREQ9#)', 'GPP_H_3(SRCCLKREQ10#)', 'GPP_H_4(SRCCLKREQ11#)', 'GPP_E_9(SRCCLKREQ12#)', 'GPP_E_10(SRCCLKREQ13#)']" label="CLKOUT_PCIE_P2/N2 to SRCCLKREQ#" help_text="Set the PCH CLKOUT_PCIE_P2/N2 to SRCCLKREQ# Mapping. Only SRCCLKREQ[13:0]# can be mapped to CLKOUT_PCIE_P2/N2" key="CsiPlugin:CsiNvar:PCH_SRC_MUXSEL_CFG2"/>
         <PCH_SRC_MUXSEL_CFG3 value="default" value_list="['default', 'GPP_D_0(SRCCLKREQ0#)', 'GPP_D_1(SRCCLKREQ2#)', 'GPP_D_2(SRCCLKREQ2#)', 'GPP_D_3(SRCCLKREQ3#)', 'GPP_D_11(SRCCLKREQ4#)', 'GPP_D_12(SRCCLKREQ5#)', 'GPP_D_13(SRCCLKREQ6#)', 'GPP_D_14(SRCCLKREQ7#)', 'GPP_H_1(SRCCLKREQ8#)', 'GPP_H_2(SRCCLKREQ9#)', 'GPP_H_3(SRCCLKREQ10#)', 'GPP_H_4(SRCCLKREQ11#)', 'GPP_E_9(SRCCLKREQ12#)', 'GPP_E_10(SRCCLKREQ13#)']" label="CLKOUT_PCIE_P3/N3 to SRCCLKREQ#" help_text="Set the PCH CLKOUT_PCIE_P3/N3 to SRCCLKREQ# Mapping. Only SRCCLKREQ[13:0]# can be mapped to CLKOUT_PCIE_P3/N3" key="CsiPlugin:CsiNvar:PCH_SRC_MUXSEL_CFG3"/>
         <PCH_SRC_MUXSEL_CFG4 value="default" value_list="['default', 'GPP_D_0(SRCCLKREQ0#)', 'GPP_D_1(SRCCLKREQ2#)', 'GPP_D_2(SRCCLKREQ2#)', 'GPP_D_3(SRCCLKREQ3#)', 'GPP_D_11(SRCCLKREQ4#)', 'GPP_D_12(SRCCLKREQ5#)', 'GPP_D_13(SRCCLKREQ6#)', 'GPP_D_14(SRCCLKREQ7#)', 'GPP_H_1(SRCCLKREQ8#)', 'GPP_H_2(SRCCLKREQ9#)', 'GPP_H_3(SRCCLKREQ10#)', 'GPP_H_4(SRCCLKREQ11#)', 'GPP_E_9(SRCCLKREQ12#)', 'GPP_E_10(SRCCLKREQ13#)']" label="CLKOUT_PCIE_P4/N4 to SRCCLKREQ#" help_text="Set the PCH CLKOUT_PCIE_P4/N4 to SRCCLKREQ# Mapping. Only SRCCLKREQ[13:0]# can be mapped to CLKOUT_PCIE_P4/N4" key="CsiPlugin:CsiNvar:PCH_SRC_MUXSEL_CFG4"/>
         <PCH_SRC_MUXSEL_CFG5 value="default" value_list="['default', 'GPP_D_0(SRCCLKREQ0#)', 'GPP_D_1(SRCCLKREQ2#)', 'GPP_D_2(SRCCLKREQ2#)', 'GPP_D_3(SRCCLKREQ3#)', 'GPP_D_11(SRCCLKREQ4#)', 'GPP_D_12(SRCCLKREQ5#)', 'GPP_D_13(SRCCLKREQ6#)', 'GPP_D_14(SRCCLKREQ7#)', 'GPP_H_1(SRCCLKREQ8#)', 'GPP_H_2(SRCCLKREQ9#)', 'GPP_H_3(SRCCLKREQ10#)', 'GPP_H_4(SRCCLKREQ11#)', 'GPP_E_9(SRCCLKREQ12#)', 'GPP_E_10(SRCCLKREQ13#)']" label="CLKOUT_PCIE_P5/N5 to SRCCLKREQ#" help_text="Set the PCH CLKOUT_PCIE_P5/N5 to SRCCLKREQ# Mapping. Only SRCCLKREQ[13:0]# can be mapped to CLKOUT_PCIE_P5/N5" key="CsiPlugin:CsiNvar:PCH_SRC_MUXSEL_CFG5"/>
         <PCH_SRC_MUXSEL_CFG6 value="default" value_list="['default', 'GPP_D_0(SRCCLKREQ0#)', 'GPP_D_1(SRCCLKREQ2#)', 'GPP_D_2(SRCCLKREQ2#)', 'GPP_D_3(SRCCLKREQ3#)', 'GPP_D_11(SRCCLKREQ4#)', 'GPP_D_12(SRCCLKREQ5#)', 'GPP_D_13(SRCCLKREQ6#)', 'GPP_D_14(SRCCLKREQ7#)', 'GPP_H_1(SRCCLKREQ8#)', 'GPP_H_2(SRCCLKREQ9#)', 'GPP_H_3(SRCCLKREQ10#)', 'GPP_H_4(SRCCLKREQ11#)', 'GPP_E_9(SRCCLKREQ12#)', 'GPP_E_10(SRCCLKREQ13#)']" label="CLKOUT_PCIE_P6/N6 to SRCCLKREQ#" help_text="Set the PCH CLKOUT_PCIE_P6/N6 to SRCCLKREQ# Mapping. Only SRCCLKREQ[13:0]# can be mapped to CLKOUT_PCIE_P6/N6" key="CsiPlugin:CsiNvar:PCH_SRC_MUXSEL_CFG6"/>
         <PCH_SRC_MUXSEL_CFG7 value="default" value_list="['default', 'GPP_D_0(SRCCLKREQ0#)', 'GPP_D_1(SRCCLKREQ2#)', 'GPP_D_2(SRCCLKREQ2#)', 'GPP_D_3(SRCCLKREQ3#)', 'GPP_D_11(SRCCLKREQ4#)', 'GPP_D_12(SRCCLKREQ5#)', 'GPP_D_13(SRCCLKREQ6#)', 'GPP_D_14(SRCCLKREQ7#)', 'GPP_H_1(SRCCLKREQ8#)', 'GPP_H_2(SRCCLKREQ9#)', 'GPP_H_3(SRCCLKREQ10#)', 'GPP_H_4(SRCCLKREQ11#)', 'GPP_E_9(SRCCLKREQ12#)', 'GPP_E_10(SRCCLKREQ13#)']" label="CLKOUT_PCIE_P7/N7 to SRCCLKREQ#" help_text="Set the PCH CLKOUT_PCIE_P7/N7 to SRCCLKREQ# Mapping. Only SRCCLKREQ[13:0]# can be mapped to CLKOUT_PCIE_P7/N7" key="CsiPlugin:CsiNvar:PCH_SRC_MUXSEL_CFG7"/>
         <PCH_SRC_MUXSEL_CFG8 value="default" value_list="['default', 'GPP_D_0(SRCCLKREQ0#)', 'GPP_D_1(SRCCLKREQ2#)', 'GPP_D_2(SRCCLKREQ2#)', 'GPP_D_3(SRCCLKREQ3#)', 'GPP_D_11(SRCCLKREQ4#)', 'GPP_D_12(SRCCLKREQ5#)', 'GPP_D_13(SRCCLKREQ6#)', 'GPP_D_14(SRCCLKREQ7#)', 'GPP_H_1(SRCCLKREQ8#)', 'GPP_H_2(SRCCLKREQ9#)', 'GPP_H_3(SRCCLKREQ10#)', 'GPP_H_4(SRCCLKREQ11#)', 'GPP_E_9(SRCCLKREQ12#)', 'GPP_E_10(SRCCLKREQ13#)']" label="CLKOUT_PCIE_P8/N8 to SRCCLKREQ#" help_text="Set the PCH CLKOUT_PCIE_P8/N8 to SRCCLKREQ# Mapping. Only SRCCLKREQ[13:0]# can be mapped to CLKOUT_PCIE_P8/N8" key="CsiPlugin:CsiNvar:PCH_SRC_MUXSEL_CFG8"/>
         <PCH_SRC_MUXSEL_CFG9 value="default" value_list="['default', 'GPP_D_0(SRCCLKREQ0#)', 'GPP_D_1(SRCCLKREQ2#)', 'GPP_D_2(SRCCLKREQ2#)', 'GPP_D_3(SRCCLKREQ3#)', 'GPP_D_11(SRCCLKREQ4#)', 'GPP_D_12(SRCCLKREQ5#)', 'GPP_D_13(SRCCLKREQ6#)', 'GPP_D_14(SRCCLKREQ7#)', 'GPP_H_1(SRCCLKREQ8#)', 'GPP_H_2(SRCCLKREQ9#)', 'GPP_H_3(SRCCLKREQ10#)', 'GPP_H_4(SRCCLKREQ11#)', 'GPP_E_9(SRCCLKREQ12#)', 'GPP_E_10(SRCCLKREQ13#)']" label="CLKOUT_PCIE_P9/N9 to SRCCLKREQ#" help_text="Set the PCH CLKOUT_PCIE_P9/N9 to SRCCLKREQ# Mapping. Only SRCCLKREQ[13:0]# can be mapped to CLKOUT_PCIE_P9/N9" key="CsiPlugin:CsiNvar:PCH_SRC_MUXSEL_CFG9"/>
         <PCH_SRC_MUXSEL_CFG10 value="default" value_list="['default', 'GPP_D_0(SRCCLKREQ0#)', 'GPP_D_1(SRCCLKREQ2#)', 'GPP_D_2(SRCCLKREQ2#)', 'GPP_D_3(SRCCLKREQ3#)', 'GPP_D_11(SRCCLKREQ4#)', 'GPP_D_12(SRCCLKREQ5#)', 'GPP_D_13(SRCCLKREQ6#)', 'GPP_D_14(SRCCLKREQ7#)', 'GPP_H_1(SRCCLKREQ8#)', 'GPP_H_2(SRCCLKREQ9#)', 'GPP_H_3(SRCCLKREQ10#)', 'GPP_H_4(SRCCLKREQ11#)', 'GPP_E_9(SRCCLKREQ12#)', 'GPP_E_10(SRCCLKREQ13#)']" label="CLKOUT_PCIE_P10/N10 to SRCCLKREQ#" help_text="Set the PCH CLKOUT_PCIE_P10/N10 to SRCCLKREQ# Mapping. Only SRCCLKREQ[13:0]# can be mapped to CLKOUT_PCIE_P10/N10" key="CsiPlugin:CsiNvar:PCH_SRC_MUXSEL_CFG10"/>
         <PCH_SRC_MUXSEL_CFG11 value="default" value_list="['default', 'GPP_D_0(SRCCLKREQ0#)', 'GPP_D_1(SRCCLKREQ2#)', 'GPP_D_2(SRCCLKREQ2#)', 'GPP_D_3(SRCCLKREQ3#)', 'GPP_D_11(SRCCLKREQ4#)', 'GPP_D_12(SRCCLKREQ5#)', 'GPP_D_13(SRCCLKREQ6#)', 'GPP_D_14(SRCCLKREQ7#)', 'GPP_H_1(SRCCLKREQ8#)', 'GPP_H_2(SRCCLKREQ9#)', 'GPP_H_3(SRCCLKREQ10#)', 'GPP_H_4(SRCCLKREQ11#)', 'GPP_E_9(SRCCLKREQ12#)', 'GPP_E_10(SRCCLKREQ13#)']" label="CLKOUT_PCIE_P11/N11 to SRCCLKREQ#" help_text="Set the PCH CLKOUT_PCIE_P11/N11 to SRCCLKREQ# Mapping. Only SRCCLKREQ[13:0]# can be mapped to CLKOUT_PCIE_P11/N11" key="CsiPlugin:CsiNvar:PCH_SRC_MUXSEL_CFG11"/>
         <PCH_SRC_MUXSEL_CFG12 value="default" value_list="['default', 'GPP_D_0(SRCCLKREQ0#)', 'GPP_D_1(SRCCLKREQ2#)', 'GPP_D_2(SRCCLKREQ2#)', 'GPP_D_3(SRCCLKREQ3#)', 'GPP_D_11(SRCCLKREQ4#)', 'GPP_D_12(SRCCLKREQ5#)', 'GPP_D_13(SRCCLKREQ6#)', 'GPP_D_14(SRCCLKREQ7#)', 'GPP_H_1(SRCCLKREQ8#)', 'GPP_H_2(SRCCLKREQ9#)', 'GPP_H_3(SRCCLKREQ10#)', 'GPP_H_4(SRCCLKREQ11#)', 'GPP_E_9(SRCCLKREQ12#)', 'GPP_E_10(SRCCLKREQ13#)']" label="CLKOUT_PCIE_P12/N12 to SRCCLKREQ#" help_text="Set the PCH CLKOUT_PCIE_P12/N12 to SRCCLKREQ# Mapping. Only SRCCLKREQ[13:0]# can be mapped to CLKOUT_PCIE_P12/N12" key="CsiPlugin:CsiNvar:PCH_SRC_MUXSEL_CFG12"/>
         <PCH_SRC_MUXSEL_CFG13 value="default" value_list="['default', 'GPP_D_0(SRCCLKREQ0#)', 'GPP_D_1(SRCCLKREQ2#)', 'GPP_D_2(SRCCLKREQ2#)', 'GPP_D_3(SRCCLKREQ3#)', 'GPP_D_11(SRCCLKREQ4#)', 'GPP_D_12(SRCCLKREQ5#)', 'GPP_D_13(SRCCLKREQ6#)', 'GPP_D_14(SRCCLKREQ7#)', 'GPP_H_1(SRCCLKREQ8#)', 'GPP_H_2(SRCCLKREQ9#)', 'GPP_H_3(SRCCLKREQ10#)', 'GPP_H_4(SRCCLKREQ11#)', 'GPP_E_9(SRCCLKREQ12#)', 'GPP_E_10(SRCCLKREQ13#)']" label="CLKOUT_PCIE_P13/N13 to SRCCLKREQ#" help_text="Set the PCH CLKOUT_PCIE_P13/N13 to SRCCLKREQ# Mapping. Only SRCCLKREQ[13:0]# can be mapped to CLKOUT_PCIE_P13/N13" key="CsiPlugin:CsiNvar:PCH_SRC_MUXSEL_CFG13"/>
         <PCH_SSC_en value="default" value_list="['default', 'disable', 'enable']" label="CLKOUT_S_GEN5_P/N[3:1] SSC" help_text="Enable/Disable SSC for the PCH CLKOUT_PCIE_P/N[13:0] clocks" key="CsiPlugin:CsiNvar:PCH_SSC_en"/>
         <PCH_EXT_INJ_PHYREFCLK value="default" value_list="['default', 'disable', 'enable']" label="EXT_INJ_PHYREF_P/N" help_text="Set external or internal clock mode for the PCH differential clock input used for DMI overclocking" key="CsiPlugin:CsiNvar:PCH_EXT_INJ_PHYREFCLK"/>
      </PchClkOutCfg>
   </Icc>
   <InternalPchBuses label="Internal PCH Buses">
      <PchTimerConfiguration label="PCH Timer Configuration">
         <tPch45TimingConfig value="1ms" value_list="['100ms', '50ms', '5ms', '1ms']" label="PCH clock output stable to PROCPWRGD high (tPCH45)" help_text="This setting configures the minimum timing from XCK_PLL locked to CPUPWRGD high. For further details see Meteor Lake Platform Controller Hub EDS." key="DescriptorPlugin:PMC_PCH:tPch45TimingConfig"/>
         <tPch46TimingConfig value="1ms" value_list="['1ms', '5ms', '2ms']" label="PROCPWRGD and SYS_PWROK high to SUS_STAT# de-assertion (tPCH46)" help_text="This setting configures the minimum timing from CPUPWRGD assertion to SUS_STAT#. For further details see Meteor Lake Controller Hub EDS." key="DescriptorPlugin:PMC_PCH:tPch46TimingConfig"/>
         <OcWdtSsEnable value="OC WDT Disabled" value_list="['OC WDT Disabled', 'OC WDT 3 Second Timeout', 'OC WDT 5 Second Timeout', 'OC WDT 10 Second Timeout', 'OC WDT 15 Second Timeout', 'OC WDT 30 Second Timeout', 'OC WDT 45 Second Timeout', 'OC WDT 60 Second Timeout']" label="Over Clocking Watchdog Self Start Enable" help_text="This setting affect whether the Over Clocking Watchdog Timer is enabled to automatically start on Host power cycle." key="DescriptorPlugin:PMC_PCH:OcWdtSsEnable"/>
         <ApwrokTiming value="2ms" value_list="['2ms', '4ms', '8ms', '15ms']" label="APWROK Timing" help_text="This soft strap determines the timing between the SLP_A# pin de-asserting and the APWROK timer expiration." key="DescriptorPlugin:PMC_PCH:ApwrokTiming"/>
         <tPch33TimerEnable value="Disabled" value_list="['Disabled', 'Enabled']" label="PCIe Power Stable Timer (tPCH33)" help_text="This setting configures the enables / disables the tPCH33 timer. When enabled PCH will count 99ms from PWROK assertion before PLTRST# is de-asserted. Note: The recommended setting is &quot;&quot;Disabled&quot;&quot;" key="DescriptorPlugin:PMC_PCH:tPch33TimerEnable"/>
      </PchTimerConfiguration>
      <SmbusSmlinkConfiguration label="SMBus / SMLink Configuration">
         <SmbAlrtModeConfig value="Enable as GPP_C2" value_list="['Enable as GPP_C2', 'Enable as Intel(R) SMBus ASD']" label="Intel(R) SMBus ASD Mode Configuration" help_text="This setting determines the native mode of operation for the Intel(R) SMBus ASD signal." key="DescriptorPlugin:PCH:SmbAlrtModeConfig"/>
         <SMBusTcoSlaveSelect value="Intel(R) SMBus" value_list="['Intel(R) SMBus', 'SMLink 0']" label="SMBus / SMLink TCO Slave Connection" help_text="This setting configures the TCO Slave connection to ether the Intel(R) SMBus or SMLink0. For further details see Alder Lake Platform Controller Hub EDS." key="DescriptorPlugin:PCH:SMBusTcoSlaveSelect"/>
         <SMBusI2cAddress value="0x0" label="Intel(R) SMBus I2C Address" help_text="This setting configures the Intel(R) SMBus I2C Address. Note: This setting is only used for testing purposes. The recommended setting is &quot;&quot;0000000&quot;&quot;" key="DescriptorPlugin:PCH:SMBusI2cAddress"/>
         <SMBusAsdAddress value="0x0" label="Intel(R) SMBus ASD Address" help_text="This setting configures the Intel(R) SMBus Alert Sending Device Address. For details see Meteor Lake SPI Programming guide further details." key="DescriptorPlugin:PCH:SMBusAsdAddress"/>
         <SMBusI2cEnable value="No" value_list="['No', 'Yes']" label="Intel(R) SMBus I2C Address Enabled" help_text="This setting enables / disables the Intel(R) SMBus I2C Address. Note: This setting is only used for testing purposes. The recommended setting is &quot;&quot;No&quot;&quot;" key="DescriptorPlugin:PCH:SMBusI2cEnable"/>
         <SMBusAsdEnable value="No" value_list="['No', 'Yes']" label="Intel(R) SMBus ASD Address Enabled" help_text="This setting enables / disables the Intel(R) SMBus Alert Sending Device. For details see Meteor Lake SPI Programming guide further details." key="DescriptorPlugin:PCH:SMBusAsdEnable"/>
         <SMBusAsfId value="0x0" label="Intel(R) SMBus Subsystem Vendor &amp; Device ID for ASF" help_text="This setting configures the Intel(R) SMBus Subsystem Vendor and Device ID for ASF. For details see Alder Lake SPI Programming guide further details." key="DescriptorPlugin:PCH:SMBusAsfId"/>
         <SLink0Enable value="Yes" value_list="['No', 'Yes']" label="SMLink0 Enabled" help_text="This setting enables / disables SMLink0 interface. For further details see Alder Lake Platform Controller Hub EDS. Note: If using Intel(R) NFC this setting must be set to &quot;&quot;Yes&quot;&quot;." key="DescriptorPlugin:PCH:SLink0Enable"/>
         <SLink0I2cAddress value="0x0" label="SMLink0 I2C Address" help_text="This setting configures the SMLink0 I2C Address. Note: This setting is used as a part of the Intel(R) vPro Thunderbolt(tm) dock configuration." key="DescriptorPlugin:PCH:SLink0I2cAddress"/>
         <SLink0MctpAddress value="0x0" label="Intel(R) SMLink0 MCTP Address" help_text="This setting configures the Intel(R) SMLink0 MCTP Address." key="DescriptorPlugin:PCH:SLink0MctpAddress"/>
         <SMLink0I2cEnable value="No" value_list="['No', 'Yes']" label="SMLink0 I2C Address Enabled" help_text="This setting enables / disables the SMLink0 I2C Address. Note: This setting is used as a part of the Intel(R) vPro Thunderbolt(tm) dock configuration." key="DescriptorPlugin:PCH:SMLink0I2cEnable"/>
         <SLink0MctpEnable value="No" value_list="['No', 'Yes']" label="Intel(R) SMLink0 MCTP Address Enabled" help_text="This setting enables / disables the Intel(R) SMLink0 MCTP Address." key="DescriptorPlugin:PCH:SLink0MctpEnable"/>
         <SLink0freq value="1 MHz" value_list="['100 KHz', '400 KHz', '1 MHz']" label="SMLink0 Frequency" help_text="This setting determines the frequency at which the SMLink0 will operate. Note: The recommended setting is &quot;&quot;1MHz&quot;&quot;" key="DescriptorPlugin:PCH:SLink0freq"/>
         <SLink1Enable value="Yes" value_list="['No', 'Yes']" label="SMLink1 Enabled" help_text="This setting enables / disables SMLink1 interface. For further details see Alder Lake Platform Controller Hub EDS.  Note: This setting must be set to &quot;Yes&quot; if using PCH / MCP Thermal reporting." key="DescriptorPlugin:PCH:SLink1Enable"/>
         <SLink1GPTargetEnable value="No" value_list="['No', 'Yes']" label="SMLink1 GP Target Address Enabled" help_text="This setting enables / disables SMLink1 GP Target Address interface. For further details see Alder Lake Platform Controller Hub EDS. Note: This setting must be set to &quot;&quot;Yes&quot;&quot; if using PCH / MCP Thermal reporting." key="DescriptorPlugin:PCH:SLink1GPTargetEnable"/>
         <SLink1GPTargetAddress value="0x0" label="SMLink1 GP Target Address" help_text="This setting configures SMLink1 GP Target Address. For further details see Meteor Lake Platform Controller Hub EDS." key="DescriptorPlugin:PCH:SLink1GPTargetAddress"/>
         <SLink1I2cAddress value="0x0" label="SMLink1 I2C Target Address" help_text="This setting configures SMLink1 I2C Target Address. For further details see Meteor Lake Platform Controller Hub EDS." key="DescriptorPlugin:PCH:SLink1I2cAddress"/>
         <SLink1MctpAddress value="0x0" label="SMLink1 MCTP Address" help_text="This setting configures the Intel(R) SMBus MCTP Address. Note: This setting is only used for testing purposes. The default setting is &quot;&quot;0000000&quot;&quot;" key="DescriptorPlugin:PCH:SLink1MctpAddress"/>
         <SLink1I2cEnable value="No" value_list="['No', 'Yes']" label="SMLink1 I2C Target Address Enabled" help_text="This setting configures SMLink1 I2C Target Address. For further details see Meteor Lake Platform Controller Hub EDS." key="DescriptorPlugin:PCH:SLink1I2cEnable"/>
         <SLink1MctpEnable value="No" value_list="['No', 'Yes']" label="SMLink1 MCTP Address Enabled" help_text="This setting enables / disables the Intel(R) SMBus MCTP Address. Note: This setting is only used for testing purposes. The recommended setting is &quot;&quot;No&quot;&quot;" key="DescriptorPlugin:PCH:SLink1MctpEnable"/>
         <SLink1freq value="100 KHz" value_list="['100 KHz', '400 KHz', '1 MHz']" label="SMLink1 Frequency" help_text="This setting determines the frequency at which the SMLink1 will operate. Note: The recommended setting is &quot;&quot;100KHz&quot;&quot;" key="DescriptorPlugin:PCH:SLink1freq"/>
      </SmbusSmlinkConfiguration>
      <EspiConfiguration label="eSPI Configuration">
         <PchEspiEcBusfreq value="50MHz" value_list="['20MHz', '25MHz', '33MHz', '50MHz', '100MHz']" label="PCH eSPI / EC Bus Frequency" help_text="Indicates the maximum frequency of the eSPI bus that is supported by the eSPI Master and platform configuration (trace length, number of Slaves, etc.). The actual frequency of the eSPI bus will be the minimum of this field and the Slave's maximum frequency advertised in its General Capabilities register." key="DescriptorPlugin:PCH:PchEspiEcBusfreq"/>
         <PchEspiEcCrcCheckEnable value="No" value_list="['Yes', 'No']" label="PCH eSPI / EC CRC Check Enabled" help_text="This setting enables CRC checking on eSPI Slave 0 channel." key="DescriptorPlugin:PCH:PchEspiEcCrcCheckEnable"/>
         <PchEspiEcMaxIoMode value="Single, Dual and Quad" value_list="['Single', 'Single and Dual', 'Single and Quad', 'Single, Dual and Quad']" label="PCH eSPI / EC Maximum I/O Mode" help_text="Indicates the maximum IO Mode (Single/Dual/Quad) of the eSPI bus that is supported by the eSPI Master and specific platform configuration. The actual IO Mode of the eSPI bus will be the minimum of this field and the Slave's maximum IO Mode advertised in its General Capabilities register." key="DescriptorPlugin:PCH:PchEspiEcMaxIoMode"/>
         <PchEspiEcSlave1DeviceEn value="No" value_list="['No', 'Yes']" label="PCH eSPI / EC Slave 1 Device Enabled" help_text="This setting enables the Slave device on the eSPI interface." key="DescriptorPlugin:PCH:PchEspiEcSlave1DeviceEn"/>
         <PchEspiEcSlv1DevBusfreq value="20MHz" value_list="['20MHz', '25MHz', '33MHz', '50MHz']" label="PCH eSPI / EC Slave 1 Device Bus Frequency" help_text="This setting configures the maximum operating frequency of the Slave device." key="DescriptorPlugin:PCH:PchEspiEcSlv1DevBusfreq"/>
         <PchEspiEcSlv1DevMaxIoMode value="Single" value_list="['Single', 'Single and Duel', 'Single and Quad', 'Single, Dual and Quad']" label="PCH eSPI / EC Slave 1 Device Maximum I/O Mode" help_text="This setting configures the maximum I/O mode of the Slave device." key="DescriptorPlugin:PCH:PchEspiEcSlv1DevMaxIoMode"/>
         <PchEspiEcSlve1CrcChkEn value="No" value_list="['Yes', 'No']" label="PCH eSPI / EC Slave 1 Device CRC Check Enabled" help_text="This setting determines if CRC checking is enabled on the eSPI / EC Slave 1 Device channel." key="DescriptorPlugin:PCH:PchEspiEcSlve1CrcChkEn"/>
         <PchEspiEcSlvAtchdFlshMor value="Multiple Outstanding Requests" value_list="['Single Outstanding Request', 'Multiple Outstanding Requests']" label="PCH eSPI / EC Slave Attached Flash Multiple Outstanding Requests Enable" help_text="This setting enabled multiple outstanding requests for the eSPI / EC Slave Attached Flash device." key="DescriptorPlugin:PCH:PchEspiEcSlvAtchdFlshMor"/>
         <PchEspiEcSlvAtchdFlshOoo value="Out-of-Order SAF Requests" value_list="['In-Order SAF Requests', 'Out-of-Order SAF Requests']" label="PCH eSPI / EC Slave Attached Flash Channel OOO Enable" help_text="This setting enables Out or Order requests on the eSPI / EC Slave Attached Flash device." key="DescriptorPlugin:PCH:PchEspiEcSlvAtchdFlshOoo"/>
         <PchEspiEcMaxOutReqMstrFlCh value="2" value_list="['2', '1']" label="PCH eSPI / EC Max Outstanding Request for  Master Attached Flash Channel" help_text="This setting determines the Maximum outstanding requests on the eSPI / EC Master Attached Flash Channel." key="DescriptorPlugin:PCH:PchEspiEcMaxOutReqMstrFlCh"/>
         <PchEspiEcSlave2DeviceEn value="No" value_list="['No', 'Yes']" label="PCH eSPI / EC Slave 2 Device Enabled" help_text="This setting enables the Slave device on the eSPI interface." key="DescriptorPlugin:PCH:PchEspiEcSlave2DeviceEn"/>
         <PchEspiEcSlve2CrcChkEn value="No" value_list="['Yes', 'No']" label="PCH eSPI / EC Slave 2 Device CRC Check Enable" help_text="This setting determines if CRC checking is enabled on the eSPI / EC Slave 2 Device channel." key="DescriptorPlugin:PCH:PchEspiEcSlve2CrcChkEn"/>
         <PchEspiEcSlv2DevMaxIoMode value="PCH Single" value_list="['PCH Single', 'Single and Duel', 'Single and Quad', 'Single, Dual and Quad']" label="PCH eSPI / EC Slave 2 Device Maximum I/O Mode" help_text="This setting configures the maximum I/O mode of the Slave device." key="DescriptorPlugin:PCH:PchEspiEcSlv2DevMaxIoMode"/>
         <PchEspiEcSlv2DevBusfreq value="20MHz" value_list="['20MHz', '25MHz', '33MHz', '50MHz']" label="PCH eSPI / EC Slave 2 Device Bus Frequency" help_text="This setting configures the maximum operating frequency of the Slave device." key="DescriptorPlugin:PCH:PchEspiEcSlv2DevBusfreq"/>
         <PchEspiEcSlave3DeviceEn value="No" value_list="['No', 'Yes']" label="PCH eSPI / EC Slave 3 Device Enabled" help_text="This setting enables the Slave device on the eSPI interface." key="DescriptorPlugin:PCH:PchEspiEcSlave3DeviceEn"/>
         <PchEspiEcSlve3CrcChkEn value="No" value_list="['Yes', 'No']" label="PCH eSPI / EC Slave 3 Device CRC Check Enable" help_text="This setting determines if CRC checking is enabled on the eSPI / EC Slave 3 Device channel." key="DescriptorPlugin:PCH:PchEspiEcSlve3CrcChkEn"/>
         <PchEspiEcSlv3DevMaxIoMode value="Single" value_list="['Single', 'Single and Duel', 'Single and Quad', 'Single, Dual and Quad']" label="PCH eSPI / EC Slave 3 Device Maximum I/O Mode" help_text="This setting configures the maximum I/O mode of the Slave device." key="DescriptorPlugin:PCH:PchEspiEcSlv3DevMaxIoMode"/>
         <PchEspiEcSlv3DevBusfreq value="20MHz" value_list="['20MHz', '25MHz', '33MHz', '50MHz']" label="PCH eSPI / EC Slave 3 Device Bus Frequency" help_text="This setting configures the maximum operating frequency of the Slave device." key="DescriptorPlugin:PCH:PchEspiEcSlv3DevBusfreq"/>
         <SocEspiEcBusfreq value="100MHz" value_list="['20MHz', '25MHz', '33MHz', '50MHz', '100MHz']" label="SoC eSPI / EC Bus Frequency" help_text="Indicates the maximum frequency of the eSPI bus that is supported by the eSPI Master and platform configuration (trace length, number of Slaves, etc.). The actual frequency of the eSPI bus will be the minimum of this field and the Slave's maximum frequency advertised in its General Capabilities register." key="DescriptorPlugin:SoC:SocEspiEcBusfreq"/>
         <SocEspiEcCrcCheckEnable value="Yes" value_list="['Yes', 'No']" label="SoC eSPI / EC CRC Check Enabled" help_text="This setting enables CRC checking on eSPI Slave 0 channel." key="DescriptorPlugin:SoC:SocEspiEcCrcCheckEnable"/>
         <SocEspiEcMaxIoMode value="Single, Dual and Quad" value_list="['Single', 'Single and Dual', 'Single and Quad', 'Single, Dual and Quad']" label="SoC eSPI / EC Maximum I/O Mode" help_text="Indicates the maximum IO Mode (Single/Dual/Quad) of the eSPI bus that is supported by the eSPI Master and specific platform configuration. The actual IO Mode of the eSPI bus will be the minimum of this field and the Slave's maximum IO Mode advertised in its General Capabilities register." key="DescriptorPlugin:SoC:SocEspiEcMaxIoMode"/>
         <SocEspiEcSlave1DeviceEn value="No" value_list="['No', 'Yes']" label="SoC eSPI / EC Slave 1 Device Enabled" help_text="This setting enables the Slave device on the eSPI interface." key="DescriptorPlugin:SoC:SocEspiEcSlave1DeviceEn"/>
         <SocEspiEcSlv1DevBusfreq value="50MHz" value_list="['20MHz', '25MHz', '33MHz', '50MHz']" label="SoC eSPI / EC Slave 1 Device Bus Frequency" help_text="This setting configures the maximum operating frequency of the Slave device." key="DescriptorPlugin:SoC:SocEspiEcSlv1DevBusfreq"/>
         <SocEspiEcSlv1DevMaxIoMode value="Single, Dual and Quad" value_list="['Single', 'Single and Duel', 'Single and Quad', 'Single, Dual and Quad']" label="SoC eSPI / EC Slave 1 Device Maximum I/O Mode" help_text="This setting configures the maximum I/O mode of the Slave device." key="DescriptorPlugin:SoC:SocEspiEcSlv1DevMaxIoMode"/>
         <SocEspiEcSlve1CrcChkEn value="Yes" value_list="['Yes', 'No']" label="SoC eSPI / EC Slave 1 Device CRC Check Enable" help_text="This setting determines if CRC checking is enabled on the eSPI / EC Slave 1 Device channel." key="DescriptorPlugin:SoC:SocEspiEcSlve1CrcChkEn"/>
         <SocEspiEcSlvAtchdFlshMor value="Multiple Outstanding Requests" value_list="['Single Outstanding Request', 'Multiple Outstanding Requests']" label="SoC eSPI / EC Slave Attached Flash Multiple Outstanding Requests Enable" help_text="This setting enabled multiple outstanding requests for the eSPI / EC Slave Attached Flash device." key="DescriptorPlugin:SoC:SocEspiEcSlvAtchdFlshMor"/>
         <SocEspiEcSlvAtchdFlshOoo value="Out-of-Order SAF Requests" value_list="['In-Order SAF Requests', 'Out-of-Order SAF Requests']" label="SoC eSPI / EC Slave Attached Flash Channel OOO Enable" help_text="This setting enables Out or Order requests on the eSPI / EC Slave Attached Flash device." key="DescriptorPlugin:SoC:SocEspiEcSlvAtchdFlshOoo"/>
         <SocEspiEcMaxOutReqMstrFlCh value="2" value_list="['2', '1']" label="SoC eSPI / EC Max Outstanding Request for Master Attached Flash Channel" help_text="This setting determines the Maximum outstanding requests on the eSPI / EC Master Attached Flash Channel." key="DescriptorPlugin:SoC:SocEspiEcMaxOutReqMstrFlCh"/>
         <SocEspiEcSlave2DeviceEn value="No" value_list="['No', 'Yes']" label="SoC eSPI / EC Slave 2 Device Enabled" help_text="This setting enables the Slave device on the eSPI interface." key="DescriptorPlugin:SoC:SocEspiEcSlave2DeviceEn"/>
         <SocEspiEcSlve2CrcChkEn value="No" value_list="['Yes', 'No']" label="SoC eSPI / EC Slave 2 Device CRC Check Enable" help_text="This setting determines if CRC checking is enabled on the eSPI / EC Slave 2 Device channel." key="DescriptorPlugin:SoC:SocEspiEcSlve2CrcChkEn"/>
         <SocEspiEcSlv2DevMaxIoMode value="Single" value_list="['Single', 'Single and Duel', 'Single and Quad', 'Single, Dual and Quad']" label="SoC eSPI / EC Slave 2 Device Maximum I/O Mode" help_text="This setting configures the maximum I/O mode of the Slave device." key="DescriptorPlugin:SoC:SocEspiEcSlv2DevMaxIoMode"/>
         <SocEspiEcSlv2DevBusfreq value="20MHz" value_list="['20MHz', '25MHz', '33MHz', '50MHz']" label="SoC eSPI / EC Slave 2 Device Bus Frequency" help_text="This setting configures the maximum operating frequency of the Slave device." key="DescriptorPlugin:SoC:SocEspiEcSlv2DevBusfreq"/>
         <SocEspiEcSlave3DeviceEn value="No" value_list="['No', 'Yes']" label="SoC eSPI / EC Slave 3 Device Enabled" help_text="This setting enables the Slave device on the eSPI interface." key="DescriptorPlugin:SoC:SocEspiEcSlave3DeviceEn"/>
         <SocEspiEcSlve3CrcChkEn value="No" value_list="['Yes', 'No']" label="SoC eSPI / EC Slave 3 Device CRC Check Enable" help_text="This setting determines if CRC checking is enabled on the eSPI / EC Slave 3 Device channel." key="DescriptorPlugin:SoC:SocEspiEcSlve3CrcChkEn"/>
         <SocEspiEcSlv3DevMaxIoMode value="Single" value_list="['Single', 'Single and Duel', 'Single and Quad', 'Single, Dual and Quad']" label="SoC eSPI / EC Slave 3 Device Maximum I/O Mode" help_text="This setting configures the maximum I/O mode of the Slave device." key="DescriptorPlugin:SoC:SocEspiEcSlv3DevMaxIoMode"/>
         <SocEspiEcSlv3DevBusfreq value="20MHz" value_list="['20MHz', '25MHz', '33MHz', '50MHz']" label="SoC eSPI / EC Slave 3 Device Bus Frequency" help_text="This setting configures the maximum operating frequency of the Slave device." key="DescriptorPlugin:SoC:SocEspiEcSlv3DevBusfreq"/>
         <EspiEcRefClkFreqSel value="100MHz" value_list="['76.8MHz', '100MHz']" label="eSPI / EC Reference Clock Frequency Select" help_text="This setting determines frequency of the reference clock being used on the eSPI / EC bus." key="DescriptorPlugin:PMC_SoC:EspiEcRefClkFreqSel"/>
      </EspiConfiguration>
      <DmiPcieConfiguration label="DMI / PCIe Configuration">
         <DmiPciPortStagger value="Yes" value_list="['No', 'Yes']" label="DMI / PCIe Port Staggering Enabled" help_text="This setting configures DMI and PCIe for Port Staggering. For further details see Meteor Lake Platform Controller Hub EDS." key="DescriptorPlugin:PCH:DmiPciPortStagger"/>
         <DmiLaneReversal value="No" value_list="['No', 'Yes']" label="DMI Lane Reversal" help_text="This setting allow the DMI Lane signals to be reversed. For further details see Meteor Lake Platform Controller Hub EDS." key="DescriptorPlugin:PCH:DmiLaneReversal"/>
         <DmiLaneWidth value="DMI x8" value_list="['DMI x4', 'DMI x8']" label="DMI Lane Width" help_text="This setting determines the number of DMI lanes available." key="DescriptorPlugin:PCH:DmiLaneWidth"/>
         <DmiAcCoupling value="No" value_list="['No', 'Yes']" label="DMI AC Coupling Select" help_text="This setting determines if DMI is operating in AC or DC coupled mode." key="DescriptorPlugin:PCH:DmiAcCoupling"/>
      </DmiPcieConfiguration>
   </InternalPchBuses>
   <Power label="Power">
      <PlatformPower label="Platform Power">
         <SlpS3Gdp4Config value="Enable as SLP_S3#" value_list="['Enable as SLP_S3#', 'Enable as GPD4']" label="SLP_S3# / GPD4 Signal Configuration" help_text="This setting allows the user to assign the SLP_S3# Power Control signal as SLP_S3# or as GDP4. For further details see Meteor Lake Platform Controller Hub EDS." key="DescriptorPlugin:PCH:SlpS3Gdp4Config"/>
         <SlpS4Gdp5Config value="Enable as SLP_S4#" value_list="['Enable as SLP_S4#', 'Enable as GPD5']" label="SLP_S4# / GPD5 Signal Configuration" help_text="This setting allows the user to assign the SLP_S4# Power Control signal as SLP_S4# or as GDP5. For further details see Meteor Lake Platform Controller Hub EDS." key="DescriptorPlugin:PCH:SlpS4Gdp5Config"/>
         <SlpAGpd6Config value="Enable as SLP_A#" value_list="['Enable as SLP_A#', 'Enable as GPD6']" label="SLP_A# / GPD6 Signal Configuration" help_text="This setting allows the user to assign the SLP_A# Power Control signal as SLP_A# or as GDP6. For further details see Meteor Lake Platform Controller Hub EDS." key="DescriptorPlugin:PCH:SlpAGpd6Config"/>
         <SlpS5Gdp10Config value="Enable as SLP_S5#" value_list="['Enable as SLP_S5#', 'Enable as GPD10']" label="SLP_S5# / GPD10 Signal Configuration" help_text="This setting allows the user to assign the SLP_S5# Power Control signal as SLP_S5# or as GDP10. For further details see Meteor Lake Platform Controller Hub EDS." key="DescriptorPlugin:PCH:SlpS5Gdp10Config"/>
      </PlatformPower>
      <DeepSx label="Deep Sx">
         <DeepSxSupportEnable value="Yes" value_list="['No', 'Yes']" label="Deep Sx Enabled" help_text="This setting enables / disables support for Deep Sx operation. For further details see Arrow Lake Platform Controller Hub EDS. Note: Support for Deep Sx is board design dependent." key="DescriptorPlugin:PCH:DeepSxSupportEnable"/>
      </DeepSx>
      <PchThermalReporting label="PCH Thermal Reporting">
         <PchThrmlRprtngEn value="Yes" value_list="['Yes', 'No']" label="Thermal Power Reporting Enabled" help_text="When this setting is enabled a once-per-second timer interrupt is sent which triggers firmware to report power and temperature information as reported by configuration registers. Note: When this setting is disabled also ensure that the once-per-second timer interrupt associated with this feature is also disabled." key="DescriptorPlugin:PMC_PCH:PchThrmlRprtngEn"/>
      </PchThermalReporting>
   </Power>
   <IntegratedSensorHub label="Integrated Sensor Hub">
      <IntegratedSensorHub label="Integrated Sensor Hub">
         <IshPowerUpState value="Enabled" value_list="['Disabled', 'Enabled']" label="Integrated Sensor Hub Initial Power Up State" help_text="This setting allows customers to determine the power up state for ISH." key="CsePlugin:AutoNvars:IshPowerUpState"/>
         <IshSupported value="Yes" value_list="['Yes', 'No']" label="Integrated Sensor Hub Supported" help_text="This setting allows customers to enable / disable ISH on the platform." key="DescriptorPlugin:PMC_PCH:IshSupported"/>
      </IntegratedSensorHub>
      <IshImage label="ISH Image">
         <InputFile value="" label="ISH Input  File" help_text="Path to your ISH firmware binary file." key="CsePlugin:ISH:InputFile_path"/>
         <Length value="0x80000" label="Integrated Sensor Hub Length" help_text="Total size (in bytes) of the ISH code partition including reserved space. It is recommended to be at least 256kb." key="CsePlugin:ISH:Length"/>
      </IshImage>
      <IshData label="ISH Data">
         <PdtBinary value="" label="ISH PDT Binary File" help_text="Path to your PDT binary file." key="CsePlugin:AutoNvars:PdtBinary"/>
      </IshData>
   </IntegratedSensorHub>
   <Debug label="Debug">
      <Idlm label="IDLM">
         <IdlmFile value="" label="Intel(R) Debug Loadable Module - IDLM" help_text="This allows an IDLM binary to be merged into output image built by Intel (R) FIT" key="SystemPlugin:IDLM:input_file_path"/>
      </Idlm>
      <DelayedAuthenticationModeConfiguration label="Delayed Authentication Mode Configuration">
         <DelayedAuthMode value="No" value_list="['No', 'Yes']" label="Delayed Authentication Mode Enabled" help_text="This setting enables Delayed Authentication Mode on the platform." key="CsePlugin:AutoNvars:DelayedAuthMode"/>
      </DelayedAuthenticationModeConfiguration>
      <IntelTraceHubTechnology label="Intel(R) Trace Hub Technology">
         <RomTracePchPreBiosEn value="Trace Hub Pre-BIOS PCH Disabled" value_list="['Trace Hub Pre-BIOS PCH Disabled', 'Trace Hub Pre-BIOS PCH Enabled']" label="Intel(R) Trace Hub PCH Pre-BIOS Trace Enabled" help_text="This setting will enable / disable Intel(R) Trace Hub Pre-BIOS Tracing capabilities on the PCH." key="DescriptorPlugin:PCH:RomTracePchPreBiosEn"/>
         <RomTraceEmergencyModeEn value="No" value_list="['No', 'Yes']" label="Intel(R) Trace Hub Emergency Mode Enabled" help_text="When enabled, Intel(R) ME programs Intel(R) Trace Hub to send debug traces over DCI OOB without target configuration from the Intel(R) System Studio tool. Note: This is intended for debug purposes only and should not be used in &quot;the&quot; shipping configuration." key="DescriptorPlugin:PCH:RomTraceEmergencyModeEn"/>
         <RomTracePreBiosEn value="Trace Hub Pre-BIOS Disabled" value_list="['Trace Hub Pre-BIOS Disabled', 'Trace Hub Pre-BIOS Enabled']" label="Intel(R) Trace Hub Pre-BIOS Trace Enabled" help_text="This setting will enable / disable Intel(R) Trace Hub Pre-BIOS Tracing capabilities." key="DescriptorPlugin:SoC:RomTracePreBiosEn"/>
         <IntelTrcHubBinary value="" label="Intel(R) Trace Hub Binary" help_text="This is the Intel(R) trace hub configuration file. which will be applied by intel me to configure Intel(R) trace hub. use this option to restore Intel(R) trace hub configuration when necessary." key="CsePlugin:AutoNvars:IntelTrcHubBinary"/>
         <RomTraceFiltering value="" label="Intel(R) Trace Hub Filtering" help_text="This setting allows a user input binary for filtering of output messages for Intel(R) Trace Hub" key="CsePlugin:AutoNvars:RomTraceFiltering"/>
         <PmcDbgMsgsEnable value="Yes" value_list="['No', 'Yes']" label="PMC Hub Debug Messages Enabled" help_text="This setting enables PMC FW trace messages to Intel(R) Trace Hub - When set to Yes, enables trace messages." key="DescriptorPlugin:PMC_PCH:PmcDbgMsgsEnable"/>
      </IntelTraceHubTechnology>
      <IntelMeFirmwareDebuggingOverrides label="Intel(R) ME Firmware Debugging Overrides">
         <MeRstBehavior value="Intel(R) ME Alternate image boot" value_list="['Intel(R) ME Alternate image boot', 'Intel(R) ME will Halt']" label="Intel(R) ME Reset Behavior" help_text="This setting determines Intel(R) ME behavior when boot image errors are encountered. Warning: This setting should be used for debug purposes only." key="DescriptorPlugin:PCH:MeRstBehavior"/>
         <AfsIdleReclaim value="Yes" value_list="['Yes', 'No']" label="AFS Idle Flash Reclaim Enabled" help_text="This controls enabling / disabling of Intel(R) ME AFS Idle flash reclaim capabilities.  Note: This setting should be used for debug purposes only." key="DescriptorPlugin:PCH:AfsIdleReclaim"/>
         <DbgOverridePreProdSi value="0x0" label="Debug Override Pre-Production Silicon" help_text="Allows the OEM to control FW features to assist with pre-production platform debugging.  This control has no effect if used on production silicon.  Note: Certain options will do not work when the descriptor is locked (See FW Bring-up Guide for setting details).  Important: Due to an HW issue, this setting should be set temporarily to 0x7 to prevent boot issues." key="CsePlugin:AutoNvars:DbgOverridePreProdSi"/>
         <DbgOverrideProdSi value="0x0" label="Debug Override Production Silicon" help_text="Allows the OEM to control FW features to assist with production platform debugging.  Note: Certain options will do not work when the descriptor is locked (See FW Bring-up Guide for setting details)." key="CsePlugin:AutoNvars:DbgOverrideProdSi"/>
      </IntelMeFirmwareDebuggingOverrides>
      <EseFirmwareDebuggingOverrides label="Intel(R) Silicon Security Engine Firmware Debugging Overrides">
         <EseRomBpInputFile value="" label="SSE ROM Bypass" help_text="Path to the Intel(R) Silicon Security Engine ROM Bypass binary file. This capability is only supported pre-EOM and must be signed for FIT to integrate it into the final IFWI" key="ESEPlugin:EseRomBypassPartition:EseRomBpInputFile"/>
      </EseFirmwareDebuggingOverrides>
      <Emulation label="Emulation">
         <Sku value="No Emulation" value_list="['No Emulation', 'Q870', 'Z890', 'H870', 'B860', 'H810', 'W880', 'HM870', 'WM880']" label="Sku" help_text="SKU Emulation" key="CsePlugin:HVMP:hvmp_sku"/>
         <ProcEmulation value="No Emulation" value_list="['No Emulation', 'EMULATE Intel (R) vPro (TM) capable Processor', 'EMULATE Intel (R) Core (TM) branded Processor', 'EMULATE Intel (R) Celeron (R) branded Processor', 'EMULATE Intel (R) Pentium (R) branded Processor', 'EMULATE Intel (R) Xeon E (R) branded Processor', 'EMULATE Intel (R) Xeon W (R) Manageability capable Processor']" label="Processor Emulation" help_text="This setting determines processor type to be emulated on pre-production silicon." key="CsePlugin:AutoNvars:ProcEmulation"/>
      </Emulation>
      <DirectConnectInterfaceConfiguration label="Direct Connect Interface Configuration">
         <DciDbcEnable value="No" value_list="['No', 'Yes']" label="Intel(R) DCI DbC Interface Enabled" help_text="This setting enables / disables the Intel (R)DCI DbC interface. NOTE: Applies only before End of Manufacture." key="DescriptorPlugin:PCH:DciDbcEnable"/>
      </DirectConnectInterfaceConfiguration>
      <EspiFeatureOverrides label="eSPI Feature Overrides">
         <PchEspiEcLowFreqOvrd value="No" value_list="['No', 'Yes']" label="PCH eSPI / EC Low Frequency Debug Override" help_text="When enabled this setting will divide eSPI clock frequency by 8. Note: This setting should only be used for debugging purposes. Leaving this setting enable will impact eSPI performance." key="DescriptorPlugin:PCH:PchEspiEcLowFreqOvrd"/>
         <SocEspiEcLowFreqOvrd value="No" value_list="['No', 'Yes']" label="SoC eSPI / EC Low Frequency Debug Override" help_text="When enabled this setting will divide eSPI clock frequency by 8. Note: This setting should only be used for debugging purposes. Leaving this setting enable will impact eSPI performance." key="DescriptorPlugin:SoC:SocEspiEcLowFreqOvrd"/>
      </EspiFeatureOverrides>
      <EarlyUsb2DbcOverType-AConfiguration label="Early USB2 DBC over Type-A Configuration">
         <Usb2DbcPortEn value="No USB2 Ports" value_list="['No USB2 Ports', 'USB2 Port 1', 'USB2 Port 2', 'USB2 Port 3', 'USB2 Port 4', 'USB2 Port 5', 'USB2 Port 6', 'USB2 Port 7', 'USB2 Port 8', 'USB2 Port 9', 'USB2 Port 10', 'USB2 Port 11', 'USB2 Port 12', 'USB2 Port 13', 'USB2 Port 14']" label="USB2 DbC port enable" help_text="This setting dedicates USB2 STD-A port for USB2 DbC exclusively. It blocks functional traffic on this port and USB.DbC traffic on all other ports, including USB Type-C ports.  Note: These fields do not apply to USB Type-C ports." key="DescriptorPlugin:PMC_PCH:Usb2DbcPortEn"/>
         <EnEarlyUsb2DbcCon value="No" value_list="['No', 'Yes']" label="Enable early USB2 DbC connection" help_text="This setting enables a delay during Intel(R) ME FW bring-up to allow USB2 DbC connection to be established. Note: Early USB2 DBC can only be used on Port 1" key="DescriptorPlugin:DBC:EnEarlyUsb2DbcCon"/>
      </EarlyUsb2DbcOverType-AConfiguration>
      <SocEseFirmwareDebuggingOverrides label="SOC Intel(R) Silicon Security Engine Firmware Debugging Overrides">
         <SocEseRomBpInputFile value="" label="SOC SSE ROM Bypass" help_text="Path to the SOC Intel(R) Silicon Security Engine ROM Bypass binary file. This capability is only supported pre-EOM and must be signed for FIT to integrate it into the final IFWI" key="ESEPlugin:SocEseSecureRomBypass:SocEseRomBpInputFile"/>
      </SocEseFirmwareDebuggingOverrides>
      <IntelDebugProtectionTechnologyToken label="Intel Debug Protection Technology Token">
         <IntelDPTToken value="" label="Intel DPT Token" help_text="This allows to enable debug capabilities using Secure Token binary file.&amp;#13;&amp;#10;Note: Need to move to separated 'Secure Debug' group." key="CsePlugin:UTOK:input_file_path"/>
      </IntelDebugProtectionTechnologyToken>
      <PchSseFirmwareDebuggingOverrides label="PCH Intel(R) Silicon Security Engine Firmware Debugging Overrides">
         <PchSseRstBehavior value="SSE Alternate image boot" value_list="['SSE Alternate image boot', 'SSE will Halt']" label="PCH SSE Reset Behavior" help_text="This setting determines PCH  Intel(R) Silicon Security Engine behavior when boot image errors are encountered. Warning: This setting should be used for debug purposes only." key="DescriptorPlugin:PCH:PchSseRstBehavior"/>
         <PchSseAfsIdleReclaim value="Yes" value_list="['Yes', 'No']" label="PCH SSE AFS Idle Flash Reclaim Enabled" help_text="This controls enabling / disabling of PCH Intel(R) Silicon Security Engine AFS Idle flash reclaim capabilities.  Note: This setting should be used for debug purposes only." key="DescriptorPlugin:PCH:PchSseAfsIdleReclaim"/>
      </PchSseFirmwareDebuggingOverrides>
   </Debug>
   <CpuStraps label="CPU Straps">
      <CpuStraps label="CPU Straps">
         <NumActiveBigCore value="All Cores Active" value_list="['All Cores Active', '1 Core Active', '2 Cores Active', '3 Cores Active', '4 Cores Active', '5 Cores Active']" label="Number of Active Big Cores" help_text="This setting controls the number of active Big Core processors. Note: This strap is intended for debugging purposed only. See BIOS Spec for more details on enabling / disabling processor cores." key="DescriptorPlugin:CPU:NumActiveBigCore"/>
         <BistInit value="No" value_list="['No', 'Yes']" label="BIST Initialization" help_text="This setting determines if BIST will be run at platform reset after BIOS requested actions. Note: This strap is intended for debugging purposed only." key="DescriptorPlugin:CPU:BistInit"/>
         <FlexRatio value="0x0" label="Flex Ratio" help_text="This setting controls the maximum processor non-turbo ratio. Note: This strap is intended for debugging purposed only. See BIOS Spec for more details on maximum processor non-turbo ratio configuration." key="DescriptorPlugin:CPU:FlexRatio"/>
         <CpuMaxFreqBoot value="Yes" value_list="['No', 'Yes']" label="Processor Boot at P1 Frequency" help_text="This setting determines if the processor will boot at P1 frequency. Note: This strap is intended for debugging purposed only." key="DescriptorPlugin:CPU:CpuMaxFreqBoot"/>
         <JtagPwrDisable value="No JTAG Power on C10 and Lower" value_list="['No JTAG Power on C10 and Lower', 'JTAG Power on C10 and Lower']" label="JTAG Power Disable" help_text="This setting determines if JTAG power will be maintained on C10 or lower power states. Note: This strap is intended for debugging purposed only." key="DescriptorPlugin:CPU:JtagPwrDisable"/>
         <ActiveComputeSmallCores value="All Cores Active" value_list="['All Cores Active', '1 Core Active', '2 Cores Active', '3 Cores Active', '4 Cores Active', '5 Cores Active', '6 Cores Active', '7 Cores Active', '8 Cores Active', '9 Cores Active', '10 Cores Active', '11 Cores Active', '12 Cores Active', '13 Cores Active', '14 Cores Active', '15 Cores Active']" label="Active Compute Small Cores" help_text="This setting controls the number of active small core processors. Note: If the Number of Active Big Cores setting is configured to a specific number of individual cores active and the Number of Active Compute Small Cores is configured to All Cores Active the Compute Small core processors will be disabled. Note: This strap is intended for debugging purposed only. See BIOS Spec for more details on enabling / disabling processor cores." key="DescriptorPlugin:CPU:ActiveComputeSmallCores"/>
         <NumActiveSmallCores value="2 Cores Active" value_list="['Disable All Cores', '1 Core Active', '2 Cores Active']" label="Number of Active Small Cores" help_text="This setting controls the number of active small core processors. Note: If the Number of Active Big Cores setting is configured to a specific number of individual cores active and the Number of Active Small Cores is configured to All Cores Active the Small core processors will be disabled. Note: This strap is intended for debugging purposed only. See BIOS Spec for more details on enabling / disabling processor cores." key="DescriptorPlugin:CPU:NumActiveSmallCores"/>
         <CpuP1BootRatio value="Nominal P1 Ratio" value_list="['Nominal P1 Ratio', 'TDP1 P1 Ratio']" label="Processor P1 Boot Ratio" help_text="This setting determines the processor P1 boot ratio." key="DescriptorPlugin:CPU:CpuP1BootRatio"/>
         <IaVrAddress value="0x0" label="IA VR Address" help_text="This setting determines the IA VR address. See Processor EDS for details. Note: This strap should be left at the recommended default setting." key="DescriptorPlugin:CPU:IaVrAddress"/>
         <IaVrType value="SVID" value_list="['SVID', 'Fixed VR']" label="IA VR Type" help_text="This setting determines the IA core VR type. See Processor EDS for details." key="DescriptorPlugin:CPU:IaVrType"/>
         <GtVrAddress value="0x1" label="GT VR Address" help_text="This setting determines the GT VR address. See Processor EDS for details. Note: This strap should be left at the recommended default setting." key="DescriptorPlugin:CPU:GtVrAddress"/>
         <GtVrType value="SVID" value_list="['SVID', 'Fixed VR']" label="GT VR Type" help_text="This setting determines the GT core VR type. See Processor EDS for details." key="DescriptorPlugin:CPU:GtVrType"/>
         <SaVrAddress value="0x2" label="SA VR Address" help_text="This setting determines the SA VR address. See Processor EDS for details. Note: This strap should be left at the recommended default setting." key="DescriptorPlugin:CPU:SaVrAddress"/>
         <SaVrType value="SVID" value_list="['SVID', 'Fixed VR']" label="SA VR Type" help_text="This setting determines the SA VR type. See Processor EDS for details." key="DescriptorPlugin:CPU:SaVrType"/>
         <PlatformImonDisable value="Disabled" value_list="['Enabled', 'Disabled']" label="Platform IMON" help_text="This strap should be left at the recommended default setting." key="DescriptorPlugin:CPU:PlatformImonDisable"/>
      </CpuStraps>
   </CpuStraps>
   <FlexIO label="Flex IO">
      <PciePortConfiguration label="PCIe Port Configuration">
         <PCIeController1 value="4x1" value_list="['4x1', '1x2, 2x1', '2x2', '2x2 Lane Reversed', '1x4', '1x4 Lane Reversed']" label="PCIe Controller 1 (Port 1-4)" help_text="This setting controls PCIe Port configurations for PCIe Controller 1. For further details see Tiger Lake Platform Controller Hub EDS." key="DescriptorPlugin:PCH:PCIeController1"/>
         <PCIeController2 value="4x1" value_list="['4x1', '1x2, 2x1', '2x2', '2x2 Lane Reversed', '1x4', '1x4 Lane Reversed']" label="PCIe Controller 2 (Port 5-8)" help_text="This setting controls PCIe Port configurations for PCIe Controller 2. For further details see Tiger Lake Platform Controller Hub EDS." key="DescriptorPlugin:PCH:PCIeController2"/>
         <PCIeController3 value="4x1" value_list="['4x1', '1x2, 2x1', '2x2', '2x2 Lane Reversed', '1x4', '1x4 Lane Reversed']" label="PCIe Controller 3 (Port 9-12)" help_text="This setting controls PCIe Port configurations for PCIe Controller 3. For further details see Tiger Lake Platform Controller Hub EDS." key="DescriptorPlugin:PCH:PCIeController3"/>
         <PCIeController4 value="1x4" value_list="['4x1', '1x2, 2x1', '2x2', '2x2 Lane Reversed', '1x4', '1x4 Lane Reversed']" label="PCIe Controller 4 (Port 13-16)" help_text="This setting controls PCIe Port configurations for PCIe Controller 4. For further details see Tiger Lake Platform Controller Hub EDS." key="DescriptorPlugin:PCH:PCIeController4"/>
         <PCIeController5 value="4x1" value_list="['4x1', '1x2, 2x1', '2x2', '2x2 Lane Reversed', '1x4', '1x4 Lane Reversed']" label="PCIe Controller 5 (Port 17-20)" help_text="This setting controls PCIe Port configurations for PCIe Controller 5. For further details see Tiger Lake Platform Controller Hub EDS." key="DescriptorPlugin:PCH:PCIeController5"/>
         <PCIeController6 value="4x1" value_list="['4x1', '1x2, 2x1', '2x2', '2x2 Lane Reversed', '1x4', '1x4 Lane Reversed']" label="PCIe Controller 6 (Port 21-24)" help_text="This setting controls PCIe Port configurations for PCIe Controller 6. For further details see Tiger Lake Platform Controller Hub EDS." key="DescriptorPlugin:PCH:PCIeController6"/>
      </PciePortConfiguration>
      <SataPcieComboPortConfiguration label="SATA / PCIe Combo Port Configuration">
         <SataPcieComboPorts0_3 value="GPIO Polarity PCIe" value_list="['PCIe (Ports 13-16)', 'SATA (Ports 13-16)', 'GPIO Polarity PCIe', 'GPIO Polarity SATA']" label="SATA / PCIe Combo Ports 0-3 values configuration" help_text="" key="DescriptorPlugin:PCH:SataPcieComboPorts0_3"/>
         <SataPcieComboPorts4_7 value="PCIe (Ports 17-20)" value_list="['PCIe (Ports 17-20)', 'SATA (Ports 17-20)', 'GPIO Polarity PCIe', 'GPIO Polarity SATA']" label="SATA / PCIe Combo Ports 4-7 values configuration" help_text="" key="DescriptorPlugin:PCH:SataPcieComboPorts4_7"/>
         <SataPcieCombo0ModeSel value="PCIe CLKREQ#" value_list="['PCIe CLKREQ#', 'DEVSLP#']" label="SATA / PCIe Combo Port 0 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 0 or is assigned to SATA, and SATA / PCIe Combo Port 0 Mode Select is configured to SATA DEVSLP#." key="DescriptorPlugin:PCH:SataPcieCombo0ModeSel"/>
         <SataPcieCombo1ModeSel value="PCIe CLKREQ#" value_list="['PCIe CLKREQ#', 'DEVSLP#']" label="SATA / PCIe Combo Port 1 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 1 or is assigned to SATA, and SATA / PCIe Combo Port 1 Mode Select is configured to SATA DEVSLP#." key="DescriptorPlugin:PCH:SataPcieCombo1ModeSel"/>
         <SataPcieCombo2ModeSel value="PCIe CLKREQ#" value_list="['PCIe CLKREQ#', 'DEVSLP#']" label="SATA / PCIe Combo Port 2 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 2 is assigned to SATA, and SATA / PCIe Combo Port 2 Mode Select is configured to SATA DEVSLP#." key="DescriptorPlugin:PCH:SataPcieCombo2ModeSel"/>
         <SataPcieCombo3ModeSel value="PCIe CLKREQ#" value_list="['PCIe CLKREQ#', 'DEVSLP#']" label="SATA / PCIe Combo Port 3 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 3 is assigned to SATA, and SATA / PCIe Combo Port 3 Mode Select is configured to SATA DEVSLP#." key="DescriptorPlugin:PCH:SataPcieCombo3ModeSel"/>
         <SataPcieCombo4ModeSel value="PCIe CLKREQ#" value_list="['PCIe CLKREQ#', 'DEVSLP#']" label="SATA / PCIe Combo Port 4 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 4 is assigned to SATA, and SATA / PCIe Combo Port 4 Mode Select is configured to SATA DEVSLP#." key="DescriptorPlugin:PCH:SataPcieCombo4ModeSel"/>
         <SataPcieCombo5ModeSel value="PCIe CLKREQ#" value_list="['PCIe CLKREQ#', 'DEVSLP#']" label="SATA / PCIe Combo Port 5 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 5 is assigned to SATA, and SATA / PCIe Combo Port 5 Mode Select is configured to SATA DEVSLP#." key="DescriptorPlugin:PCH:SataPcieCombo5ModeSel"/>
         <SataPcieCombo6ModeSel value="PCIe CLKREQ#" value_list="['PCIe CLKREQ#', 'DEVSLP#']" label="SATA / PCIe Combo Port 6 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 6 is assigned to SATA, and SATA / PCIe Combo Port 6 Mode Select is configured to SATA DEVSLP#." key="DescriptorPlugin:PCH:SataPcieCombo6ModeSel"/>
         <SataPcieCombo7ModeSel value="PCIe CLKREQ#" value_list="['PCIe CLKREQ#', 'DEVSLP#']" label="SATA / PCIe Combo Port 7 Mode Select" help_text="The corresponding CLKREQ# GPIO can only function as DEVSLP# if SATA / PCIe Combo Port 7 is assigned to SATA, and SATA / PCIe Combo Port 7 Mode Select is configured to SATA DEVSLP#." key="DescriptorPlugin:PCH:SataPcieCombo7ModeSel"/>
      </SataPcieComboPortConfiguration>
      <Usb3PortConfiguration label="USB3 Port Configuration">
         <Usb32Port1and2SpdselPair value="Paired" value_list="['Paired', 'Paired Tx1/Tx2 Rx1/Rx2 Orientation', 'USB 3.2 Port 1 and 2 Gen 1x1', 'USB 3.2 Port 1 and 2 Gen 2x1', 'USB 3.2 Port 1 Gen 1x1 Port 2 Gen 2x1', 'USB 3.2 Port 1 Gen 2x1 Port 2 Gen 1x1']" label="USB3.2 Ports 1 and 2 Speed Select and Pairing" help_text="This setting configures USB3 3.2 Ports 1 and 2 speeds along with allowing them to be configured to operate in USB 3.2 Gen 2x2 paired mode." key="DescriptorPlugin:PCH:Usb32Port1and2SpdselPair"/>
         <Usb32Port3and4SpdselPair value="Paired" value_list="['Paired', 'Paired Tx1/Tx2 Rx1/Rx2 Orientation', 'USB 3.2 Port 3 and 4 Gen 1x1', 'USB 3.2 Port 3 and 4 Gen 2x1', 'USB 3.2 Port 3 Gen 1x1 Port 4 Gen 2x1', 'USB 3.2 Port 3 Gen 2x1 Port 4 Gen 1x1']" label="USB3.2 Ports 3 and 4 Speed Select and Pairing" help_text="This setting configures USB3 3.2 Ports 3 and 4 speeds along with allowing them to be configured to operate in USB 3.2 Gen 2x2 paired mode." key="DescriptorPlugin:PCH:Usb32Port3and4SpdselPair"/>
         <Usb32Port5and6SpdselPair value="Paired" value_list="['Paired', 'Paired Tx1/Tx2 Rx1/Rx2 Orientation', 'USB 3.2 Port 5 and 6 Gen 1x1', 'USB 3.2 Port 5 and 6 Gen 2x1', 'USB 3.2 Port 5 Gen 1x1 Port 6 Gen 2x1', 'USB 3.2 Port 5 Gen 2x1 Port 6 Gen 1x1']" label="USB3.2 Ports 5 and 6 Speed Select and Pairing" help_text="This setting configures USB3 3.2 Ports 5 and 6 speeds along with allowing them to be configured to operate in USB 3.2 Gen 2x2 paired mode." key="DescriptorPlugin:PCH:Usb32Port5and6SpdselPair"/>
         <Usb32Port7and8SpdselPair value="Paired" value_list="['Paired', 'Paired Tx1/Tx2 Rx1/Rx2 Orientation', 'USB 3.2 Port 7 and 8 Gen 1x1', 'USB 3.2 Port 7 and 8 Gen 2x1', 'USB 3.2 Port 7 Gen 1x1 Port 8 Gen 2x1', 'USB 3.2 Port 7 Gen 2x1 Port 8 Gen 1x1']" label="USB3.2 Ports 7 and 8 Speed Select and Pairing" help_text="This setting configures USB3 3.2 Ports 7 and 8 speeds along with allowing them to be configured to operate in USB 3.2 Gen 2x2 paired mode." key="DescriptorPlugin:PCH:Usb32Port7and8SpdselPair"/>
         <Usb32Port9and10SpdselPair value="Paired" value_list="['Paired', 'Paired Tx1/Tx2 Rx1/Rx2 Orientation', 'USB 3.2 Port 9 and 10 Gen 1x1', 'USB 3.2 Port 9 and 10 Gen 2x1', 'USB 3.2 Port 9 Gen 1x1 Port 10 Gen 2x1', 'USB 3.2 Port 9 Gen 2x1 Port 10 Gen 1x1']" label="USB3.2 Ports 9 and 10 Speed Select and Pairing" help_text="This setting configures USB3 3.2 Ports 9 and 10 speeds along with allowing them to be configured to operate in USB 3.2 Gen 2x2 paired mode." key="DescriptorPlugin:PCH:Usb32Port9and10SpdselPair"/>
         <USB3Prt1ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB3 Port 1 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 1." key="DescriptorPlugin:PCH:USB3Prt1ConTypeSel"/>
         <USB3Prt2ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB3 Port 2 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 2." key="DescriptorPlugin:PCH:USB3Prt2ConTypeSel"/>
         <USB3Prt3ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB3 Port 3 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 3." key="DescriptorPlugin:PCH:USB3Prt3ConTypeSel"/>
         <USB3Prt4ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB3 Port 4 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 4." key="DescriptorPlugin:PCH:USB3Prt4ConTypeSel"/>
         <USB3Prt5ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB3 Port 5 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 5." key="DescriptorPlugin:PCH:USB3Prt5ConTypeSel"/>
         <USB3Prt6ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB3 Port 6 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 6." key="DescriptorPlugin:PCH:USB3Prt6ConTypeSel"/>
         <USB3Prt7ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB3 Port 7 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 7." key="DescriptorPlugin:PCH:USB3Prt7ConTypeSel"/>
         <USB3Prt8ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB3 Port 8 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 8." key="DescriptorPlugin:PCH:USB3Prt8ConTypeSel"/>
         <USB3Prt9ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB3 Port 9 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 9." key="DescriptorPlugin:PCH:USB3Prt9ConTypeSel"/>
         <USB3Prt10ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB3 Port 10 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 10." key="DescriptorPlugin:PCH:USB3Prt10ConTypeSel"/>
      </Usb3PortConfiguration>
      <Usb2PortConfiguration label="USB Port Configuration">
         <USB2Prt2ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 2 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 2." key="DescriptorPlugin:PCH:USB2Prt2ConTypeSel"/>
         <USB2Prt3ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 3 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 3." key="DescriptorPlugin:PCH:USB2Prt3ConTypeSel"/>
         <USB2Prt4ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 4 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 4." key="DescriptorPlugin:PCH:USB2Prt4ConTypeSel"/>
         <USB2Prt5ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 5 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 5." key="DescriptorPlugin:PCH:USB2Prt5ConTypeSel"/>
         <USB2Prt6ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 6 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 6." key="DescriptorPlugin:PCH:USB2Prt6ConTypeSel"/>
         <USB2Prt7ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 7 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 7." key="DescriptorPlugin:PCH:USB2Prt7ConTypeSel"/>
         <USB2Prt8ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 8 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 8." key="DescriptorPlugin:PCH:USB2Prt8ConTypeSel"/>
         <USB2Prt9ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 9 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 9." key="DescriptorPlugin:PCH:USB2Prt9ConTypeSel"/>
         <USB2Prt10ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 10 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 10." key="DescriptorPlugin:PCH:USB2Prt10ConTypeSel"/>
         <USB2Prt11ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 11 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 11." key="DescriptorPlugin:PCH:USB2Prt11ConTypeSel"/>
         <USB2Prt12ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 12 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 12." key="DescriptorPlugin:PCH:USB2Prt12ConTypeSel"/>
         <USB2Prt13ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 13 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 13." key="DescriptorPlugin:PCH:USB2Prt13ConTypeSel"/>
         <USB2Prt14ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 14 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 14." key="DescriptorPlugin:PCH:USB2Prt14ConTypeSel"/>
         <USB2Prt1ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 1 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 1." key="DescriptorPlugin:PMC_PCH:USB2Prt1ConTypeSel"/>
      </Usb2PortConfiguration>
      <PchUsbCsiCfg label="USB 2.0 Port Tuning ">
         <port1_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port1 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port1_txpreempamptune"/>
         <port1_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port1 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port1_txpreemppulsetune"/>
         <port1_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port1 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port1_txrisetune"/>
         <port1_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port1 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port1_txvreftune"/>
         <port1_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port1 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port1_txhsxvtune"/>
         <port2_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port2 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port2_txpreempamptune"/>
         <port2_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port2 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port2_txpreemppulsetune"/>
         <port2_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port2 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port2_txrisetune"/>
         <port2_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port2 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port2_txvreftune"/>
         <port2_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port2 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port2_txhsxvtune"/>
         <port3_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port3 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port3_txpreempamptune"/>
         <port3_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port3 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port3_txpreemppulsetune"/>
         <port3_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port3 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port3_txrisetune"/>
         <port3_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port3 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port3_txvreftune"/>
         <port3_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port3 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port3_txhsxvtune"/>
         <port4_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port4 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port4_txpreempamptune"/>
         <port4_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port4 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port4_txpreemppulsetune"/>
         <port4_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port4 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port4_txrisetune"/>
         <port4_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port4 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port4_txvreftune"/>
         <port4_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port4 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port4_txhsxvtune"/>
         <port5_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port5 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port5_txpreempamptune"/>
         <port5_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port5 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port5_txpreemppulsetune"/>
         <port5_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port5 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port5_txrisetune"/>
         <port5_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port5 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port5_txvreftune"/>
         <port5_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port5 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port5_txhsxvtune"/>
         <port6_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port6 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port6_txpreempamptune"/>
         <port6_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port6 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port6_txpreemppulsetune"/>
         <port6_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port6 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port6_txrisetune"/>
         <port6_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port6 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port6_txvreftune"/>
         <port6_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port6 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port6_txhsxvtune"/>
         <port7_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port7 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port7_txpreempamptune"/>
         <port7_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port7 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port7_txpreemppulsetune"/>
         <port7_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port7 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port7_txrisetune"/>
         <port7_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port7 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port7_txvreftune"/>
         <port7_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port7 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port7_txhsxvtune"/>
         <port8_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port8 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port8_txpreempamptune"/>
         <port8_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port8 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port8_txpreemppulsetune"/>
         <port8_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port8 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port8_txrisetune"/>
         <port8_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port8 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port8_txvreftune"/>
         <port8_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port8 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port8_txhsxvtune"/>
         <port9_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port9 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port9_txpreempamptune"/>
         <port9_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port9 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port9_txpreemppulsetune"/>
         <port9_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port9 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port9_txrisetune"/>
         <port9_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port9 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port9_txvreftune"/>
         <port9_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port9 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port9_txhsxvtune"/>
         <port10_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port10 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port10_txpreempamptune"/>
         <port10_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port10 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port10_txpreemppulsetune"/>
         <port10_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port10 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port10_txrisetune"/>
         <port10_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port10 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port10_txvreftune"/>
         <port10_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port10 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port10_txhsxvtune"/>
         <port11_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port11 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port11_txpreempamptune"/>
         <port11_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port11 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port11_txpreemppulsetune"/>
         <port11_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port11 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port11_txrisetune"/>
         <port11_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port11 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port11_txvreftune"/>
         <port11_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port11 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port11_txhsxvtune"/>
         <port12_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port12 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port12_txpreempamptune"/>
         <port12_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port12 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port12_txpreemppulsetune"/>
         <port12_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port12 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port12_txrisetune"/>
         <port12_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port12 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port12_txvreftune"/>
         <port12_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port12 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port12_txhsxvtune"/>
         <port13_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port13 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port13_txpreempamptune"/>
         <port13_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port13 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port13_txpreemppulsetune"/>
         <port13_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port13 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port13_txrisetune"/>
         <port13_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port13 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port13_txvreftune"/>
         <port13_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port13 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port13_txhsxvtune"/>
         <port14_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port14 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port14_txpreempamptune"/>
         <port14_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port14 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port14_txpreemppulsetune"/>
         <port14_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port14 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port14_txrisetune"/>
         <port14_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port14 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port14_txvreftune"/>
         <port14_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port14 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port14_txhsxvtune"/>
      </PchUsbCsiCfg>
      <PhyConfiguration label="SPHY Configuration">
         <PhyBinaryFile value="" label="PHY Binary Configuration  File" help_text="This loads the PHY binary that will be merged into the output image generated by the Intel(R) FIT tool." key="CsePlugin:SPHY:PhyBinaryFile_path"/>
      </PhyConfiguration>
      <Type-CSubsystemConfiguration label="TCSS Configuration">
         <XdciSplitDieConfig value="xDCI Split Die Disabled" value_list="['xDCI Split Die Enabled', 'xDCI Split Die Disabled']" label="xDCI Split Die Configuration" help_text="This setting determines if xDCI Split die configuration is enabled / disabled on the platform." key="DescriptorPlugin:PCH:XdciSplitDieConfig"/>
         <IomBinaryFile value="" label="IO Manageability Engine Binary  File" help_text="This loads the Type-C Subsystem IO Manageability Engine binary that will be merged into the output image generated by the Intel(R) FIT tool." key="CsePlugin:IOM:IomBinaryFile_path"/>
         <PhyBinaryFile value="" label="NPHY Binary  File" help_text="This loads the Type-C Subsystem PHY binary that will be merged into the output image generated by the Intel(R) FIT tool." key="CsePlugin:NPHY:PhyBinaryFile_path"/>
         <TbtBinaryFile value="" label="Thunderbolt(TM)/USB4(TM) Binary  File" help_text="This loads the Type-C Subsystem Thunderbolt(TM)/USB4(TM) binary that will be merged into the output image generated by the Intel(R) FIT tool." key="CsePlugin:TBT:TbtBinaryFile_path"/>
         <IomOemConfigDataFile value="" label="IO Manageability Engine OEM configuration Binary File" help_text="This loads the Type-C Subsystem IO Manageability Engine OEM Configuration binary that will be written to the OEM config data section." key="CsePlugin:AutoNvars:IomOemConfigDataFile"/>
         <TypeCPort1Config value="No Restrictions" value_list="['No Restrictions', 'DP Fixed Connection', 'No Thunderbolt']" label="Type-C Port 1 Configuration" help_text="This setting determines the configuration of Type-C Port 1." key="DescriptorPlugin:PMC_SoC:TypeCPort1Config"/>
         <TypeCPort2Config value="No Restrictions" value_list="['No Restrictions', 'DP Fixed Connection', 'No Thunderbolt']" label="Type-C Port 2 Configuration" help_text="This setting determines the configuration of Type-C Port 2." key="DescriptorPlugin:PMC_SoC:TypeCPort2Config"/>
         <TboltUsb4Port12SpdCap value="Port 1 and Port 2 TBT Gen 3" value_list="['Port 1 and 2 TBT Gen 2', 'Port 1 TBT Gen 2 / Port 2 TBT Gen 3', 'Port 1 TBT Gen 3 / Port 2 TBT Gen 2', 'Port 1 and Port 2 TBT Gen 3']" label="Thunderbolt(TM)/USB4(TM) Ports 1 and 2 Speed Capability" help_text="This setting should be set to 'Gen2 Only' for Thunderbolt(TM)/USB4(TM) Ports if they will only be supporting Gen2 speeds. Note: Gen2 refers to speeds of 10 Gbps USB4(TM) and/or 10.3125 Gbps Thunderbolt(TM) 3 - Compatibility Mode" key="DescriptorPlugin:IOE:TboltUsb4Port12SpdCap"/>
         <TboltPort12Retimer value="Ports 1 and 2 Retimer Enabled" value_list="['No Retimers', 'Port 1 Retimer Enabled', 'Port 2 Retimer Enabled', 'Ports 1 and 2 Retimer Enabled']" label="Thunderbolt(TM)/USB4(TM) Ports 1 and 2 Retimer Configuration" help_text="This setting enables Retimers for Thunderbolt(TM)/USB4(TM) Ports 1 and 2." key="DescriptorPlugin:IOE:TboltPort12Retimer"/>
         <TboltPort12P2Pshare value="Disabled" value_list="['Disabled', 'Enabled']" label="Thunderbolt(TM)/USB4(TM) Ports 1 and 2 Pear-to-Pear Sharing Enabled" help_text="This setting enables pear-to-pear sharing over Thunderbolt(TM)/USB4(TM) on Ports 1 and 2." key="DescriptorPlugin:IOE:TboltPort12P2Pshare"/>
      </Type-CSubsystemConfiguration>
      <TypeCPortConfiguration label="Type C Port Configuration">
         <TypeCPorts1and2SpdselPair value="Type C Port 1 and 2 Gen 2x2" value_list="['Type C Port 1 and 2 Gen 1x1', 'Type C Port 1 and 2 Gen 2x1', 'Type C Port 1 and 2 Gen 2x2', 'Type C Port 1 and 2 Gen 2x2 Tx1/Tx2 Rx1/Rx2 Orientation', 'Type C Port 1 Gen 1x1 Port 2 Gen 2x1', 'Type C Port 1 Gen 2x1 Port 2 Gen 1x1', 'Type C Port 1 Gen 2x2 Port 2 Gen 1x1', 'Type C Port 1 Gen 1x1 Port 2 Gen 2x2', 'Type C Port 1 Gen 2x2 Port 2 Gen 2x1', 'Type C Port 1 Gen 2x1 Port 2 Gen 2x2']" label="Type C Ports 1 and 2 Speed Select and Pairing" help_text="This setting configures Type C Ports 1 and 2 speeds." key="DescriptorPlugin:IOE:TypeCPorts1and2SpdselPair"/>
      </TypeCPortConfiguration>
      <ThunderboltConfiguration label="Thunderbolt Configuration">
         <TboltEnable value="No" value_list="['No', 'Yes']" label="Thunderbolt Enable" help_text="This setting determines if the Thunderbolt interface is enabled on the platform." key="DescriptorPlugin:PMC_SoC:TboltEnable"/>
      </ThunderboltConfiguration>
      <PowerDelivery_PdControllerConfiguration label="Power Delivery PD Controller Configuration">
         <Pd1PortOwner value="CPU" value_list="['CPU', 'PCH']" label="PD1 Port Ownership" help_text="This setting determines if the PD1 Port ownership is owned by Type-C (CPU) or USB 3.2 (PCH)." key="DescriptorPlugin:PMC_PCH:Pd1PortOwner"/>
         <USB3PortForTypeCPort1Cpu value="No Type-C Port" value_list="['No Type-C Port', 'Type-C Port 1', 'Type-C Port 2']" label="Type-C Port Number associated for PD1" help_text="Type-C port number for the associated PD1 port. Applicable when PD1 Port Ownership is set to 'CPU'" key="DescriptorPlugin:PMC_PCH:USB3PortForTypeCPort1Cpu"/>
         <USB3PortForTypeCPort1Pch value="N/A" value_list="['No USB 3.2 Port', 'USB 3.2 Port 1', 'USB 3.2 Port 3', 'USB 3.2 Port 5', 'USB 3.2 Port 7', 'USB 3.2 Port 9']" label="USB3 Port Number associated for PD1" help_text="USB3 port number for the associated PD1 port. Applicable when PD1 Port Ownership is set to 'PCH'" key="DescriptorPlugin:PMC_PCH:USB3PortForTypeCPort1Pch"/>
         <Pd2PortOwner value="CPU" value_list="['CPU', 'PCH']" label="PD2 Port Ownership" help_text="This setting determines if the PD2 Port ownership is owned by Type-C (CPU) or USB 3.2 (PCH)." key="DescriptorPlugin:PMC_PCH:Pd2PortOwner"/>
         <USB3PortForTypeCPort2Cpu value="No Type-C Port" value_list="['No Type-C Port', 'Type-C Port 1', 'Type-C Port 2']" label="Type-C Port Number associated for PD2" help_text="Type-C port number for the associated PD2 port. Applicable when PD2 Port Ownership is set to 'CPU'" key="DescriptorPlugin:PMC_PCH:USB3PortForTypeCPort2Cpu"/>
         <USB3PortForTypeCPort2Pch value="N/A" value_list="['No USB 3.2 Port', 'USB 3.2 Port 1', 'USB 3.2 Port 3', 'USB 3.2 Port 5', 'USB 3.2 Port 7', 'USB 3.2 Port 9']" label="USB3 Port Number associated for PD2" help_text="USB3 port number for the associated PD2 port. Applicable when PD2 Port Ownership is set to 'PCH'" key="DescriptorPlugin:PMC_PCH:USB3PortForTypeCPort2Pch"/>
         <Pd3PortOwner value="CPU" value_list="['CPU', 'PCH']" label="PD3 Port Ownership" help_text="This setting determines if the PD3 Port ownership is owned by Type-C (CPU) or USB 3.2 (PCH)." key="DescriptorPlugin:PMC_PCH:Pd3PortOwner"/>
         <USB3PortForTypeCPort3Cpu value="No Type-C Port" value_list="['No Type-C Port', 'Type-C Port 1', 'Type-C Port 2']" label="Type-C Port Number associated for PD3" help_text="Type-C port number for the associated PD3 port. Applicable when PD3 Port Ownership is set to 'CPU'" key="DescriptorPlugin:PMC_PCH:USB3PortForTypeCPort3Cpu"/>
         <USB3PortForTypeCPort3Pch value="N/A" value_list="['No USB 3.2 Port', 'USB 3.2 Port 1', 'USB 3.2 Port 3', 'USB 3.2 Port 5', 'USB 3.2 Port 7', 'USB 3.2 Port 9']" label="USB3 Port Number associated for PD3" help_text="USB3 port number for the associated PD3 port. Applicable when PD3 Port Ownership is set to 'PCH'" key="DescriptorPlugin:PMC_PCH:USB3PortForTypeCPort3Pch"/>
         <Pd4PortOwner value="CPU" value_list="['CPU', 'PCH']" label="PD4 Port Ownership" help_text="This setting determines if the PD4 Port ownership is owned by Type-C (CPU) or USB 3.2 (PCH)." key="DescriptorPlugin:PMC_PCH:Pd4PortOwner"/>
         <USB3PortForTypeCPort4Cpu value="No Type-C Port" value_list="['No Type-C Port', 'Type-C Port 1', 'Type-C Port 2']" label="Type-C Port Number associated for PD4" help_text="Type-C port number for the associated PD4 port. Applicable when PD4 Port Ownership is set to 'CPU'" key="DescriptorPlugin:PMC_PCH:USB3PortForTypeCPort4Cpu"/>
         <USB3PortForTypeCPort4Pch value="N/A" value_list="['No USB 3.2 Port', 'USB 3.2 Port 1', 'USB 3.2 Port 3', 'USB 3.2 Port 5', 'USB 3.2 Port 7', 'USB 3.2 Port 9']" label="USB3 Port Number associated for PD4" help_text="USB3 port number for the associated PD4 port. Applicable when PD4 Port Ownership is set to 'PCH'" key="DescriptorPlugin:PMC_PCH:USB3PortForTypeCPort4Pch"/>
         <Pd5PortOwner value="CPU" value_list="['CPU', 'PCH']" label="PD5 Port Ownership" help_text="This setting determines if the PD5 Port ownership is owned by Type-C (CPU) or USB 3.2 (PCH)." key="DescriptorPlugin:PMC_PCH:Pd5PortOwner"/>
         <USB3PortForTypeCPort5Cpu value="No Type-C Port" value_list="['No Type-C Port', 'Type-C Port 1', 'Type-C Port 2']" label="Type-C Port Number associated for PD5" help_text="Type-C port number for the associated PD5 port. Applicable when PD5 Port Ownership is set to 'CPU'" key="DescriptorPlugin:PMC_PCH:USB3PortForTypeCPort5Cpu"/>
         <USB3PortForTypeCPort5Pch value="N/A" value_list="['No USB 3.2 Port', 'USB 3.2 Port 1', 'USB 3.2 Port 3', 'USB 3.2 Port 5', 'USB 3.2 Port 7', 'USB 3.2 Port 9']" label="USB3 Port Number associated for PD5" help_text="USB3 port number for the associated PD5 port. Applicable when PD5 Port Ownership is set to 'PCH'" key="DescriptorPlugin:PMC_PCH:USB3PortForTypeCPort5Pch"/>
         <Pd6PortOwner value="CPU" value_list="['CPU', 'PCH']" label="PD6 Port Ownership" help_text="This setting determines if the PD6 Port ownership is owned by Type-C (CPU) or USB 3.2 (PCH)." key="DescriptorPlugin:PMC_PCH:Pd6PortOwner"/>
         <USB3PortForTypeCPort6Cpu value="No Type-C Port" value_list="['No Type-C Port', 'Type-C Port 1', 'Type-C Port 2']" label="Type-C Port Number associated for PD6" help_text="Type-C port number for the associated PD6 port. Applicable when PD6 Port Ownership is set to 'CPU'" key="DescriptorPlugin:PMC_PCH:USB3PortForTypeCPort6Cpu"/>
         <USB3PortForTypeCPort6Pch value="N/A" value_list="['No USB 3.2 Port', 'USB 3.2 Port 1', 'USB 3.2 Port 3', 'USB 3.2 Port 5', 'USB 3.2 Port 7', 'USB 3.2 Port 9']" label="USB3 Port Number associated for PD6" help_text="USB3 port number for the associated PD6 port. Applicable when PD6 Port Ownership is set to 'PCH'" key="DescriptorPlugin:PMC_PCH:USB3PortForTypeCPort6Pch"/>
         <Pd7PortOwner value="CPU" value_list="['CPU', 'PCH']" label="PD7 Port Ownership" help_text="This setting determines if the PD7 Port ownership is owned by Type-C (CPU) or USB 3.2 (PCH)." key="DescriptorPlugin:PMC_PCH:Pd7PortOwner"/>
         <USB3PortForTypeCPort7Cpu value="No Type-C Port" value_list="['No Type-C Port', 'Type-C Port 1', 'Type-C Port 2']" label="Type-C Port Number associated for PD7" help_text="Type-C port number for the associated PD7 port. Applicable when PD7 Port Ownership is set to 'CPU'" key="DescriptorPlugin:PMC_PCH:USB3PortForTypeCPort7Cpu"/>
         <USB3PortForTypeCPort7Pch value="N/A" value_list="['No USB 3.2 Port', 'USB 3.2 Port 1', 'USB 3.2 Port 3', 'USB 3.2 Port 5', 'USB 3.2 Port 7', 'USB 3.2 Port 9']" label="USB3 Port Number associated for PD7" help_text="USB3 port number for the associated PD7 port. Applicable when PD7 Port Ownership is set to 'PCH'" key="DescriptorPlugin:PMC_PCH:USB3PortForTypeCPort7Pch"/>
         <RetimerPg value="Yes" value_list="['No', 'Yes']" label="Re-timer Power Gating Enabled" help_text="Indicates whether platform Re-timer power gating is enabled." key="DescriptorPlugin:PMC_PCH:RetimerPg"/>
         <Pd1TypecUsb32Mode value="No" value_list="['No', 'Yes']" label="PD1 Type-C / USB 3.2 Enabled" help_text="Indicates whether the associated Type-C / USB 3.2 port is enabled on PD1." key="DescriptorPlugin:PMC_PCH:Pd1TypecUsb32Mode"/>
         <Pd1TypecUsb32RetimerEnabled value="No" value_list="['No', 'Yes']" label="PD1 Type-C / USB 3.2 Re-Timer Present" help_text="Indicates whether a re-timer is present for the associated Type-C / USB 3.2 port on PD1." key="DescriptorPlugin:PMC_PCH:Pd1TypecUsb32RetimerEnabled"/>
         <Pd1TypecUsb32RetimerConfig value="No" value_list="['No', 'Yes']" label="PD1 Type-C / USB 3.2 Re-timer Configuration Enabled" help_text="Indicates whether the associated re-timer requires configuration. Enabled = configuration done via PMC; Disable = configuration done via PD1 for the Type-C / USB 3.2 port." key="DescriptorPlugin:PMC_PCH:Pd1TypecUsb32RetimerConfig"/>
         <Pd1TypecUsb32SMBusAddr value="0x20" label="PD1 Type-C / USB 3.2 SMBus Address" help_text="SMBus address for the associated Type-C / USB 3.2 port on PD1." key="DescriptorPlugin:PMC_PCH:Pd1TypecUsb32SMBusAddr"/>
         <Pd1Usb2PortForTypecUsb32 value="No USB2 Port" value_list="['No USB2 Port', 'USB2 Port 1', 'USB2 Port 2', 'USB2 Port 3', 'USB2 Port 4', 'USB2 Port 5', 'USB2 Port 6', 'USB2 Port 7', 'USB2 Port 8', 'USB2 Port 9', 'USB2 Port 10', 'USB2 Port 11', 'USB2 Port 12', 'USB2 Port 13', 'USB2 Port 14']" label="PD1 USB2 Port Number associated with Type-C / USB 3.2" help_text="USB2 port number for the associated Type-C / USB 3.2 port on PD1" key="DescriptorPlugin:PMC_PCH:Pd1Usb2PortForTypecUsb32"/>
         <Pd1TypecUsb32RetimerConfigType value="1 Re-Timer" value_list="['1 Re-Timer', '2 Re-Timers']" label="PD1 Type-C / USB 3.2 Re-Timer Configuration Type" help_text="This setting determines the number of Re-Timers being use for the PD1 Type-C / USB 3.2 Port." key="DescriptorPlugin:PMC_PCH:Pd1TypecUsb32RetimerConfigType"/>
         <Pd2TypecUsb32Mode value="No" value_list="['No', 'Yes']" label="PD2 Type-C / USB 3.2 Enabled" help_text="Indicates whether the associated Type-C / USB 3.2 port is enabled on PD2." key="DescriptorPlugin:PMC_PCH:Pd2TypecUsb32Mode"/>
         <Pd2TypecUsb32RetimerEnabled value="No" value_list="['No', 'Yes']" label="PD2 Type-C / USB 3.2 Re-Timer Present" help_text="Indicates whether a re-timer is present for the associated Type-C / USB 3.2 port on PD2." key="DescriptorPlugin:PMC_PCH:Pd2TypecUsb32RetimerEnabled"/>
         <Pd2TypecUsb32RetimerConfig value="No" value_list="['No', 'Yes']" label="PD2 Type-C / USB 3.2 Re-timer Configuration Enabled" help_text="Indicates whether the associated re-timer requires configuration. Enabled = configuration done via PMC; Disable = configuration done via PD2 for the Type-C / USB 3.2 port." key="DescriptorPlugin:PMC_PCH:Pd2TypecUsb32RetimerConfig"/>
         <Pd2TypecUsb32SMBusAddr value="0x0" label="PD2 Type-C / USB 3.2 SMBus Address" help_text="SMBus address for the associated Type-C / USB 3.2 port on PD2." key="DescriptorPlugin:PMC_PCH:Pd2TypecUsb32SMBusAddr"/>
         <Pd2Usb2PortForTypecUsb32 value="No USB2 Port" value_list="['No USB2 Port', 'USB2 Port 1', 'USB2 Port 2', 'USB2 Port 3', 'USB2 Port 4', 'USB2 Port 5', 'USB2 Port 6', 'USB2 Port 7', 'USB2 Port 8', 'USB2 Port 9', 'USB2 Port 10', 'USB2 Port 11', 'USB2 Port 12', 'USB2 Port 13', 'USB2 Port 14']" label="PD2 USB2 Port Number associated with Type-C / USB 3.2" help_text="USB2 port number for the associated Type-C / USB 3.2 port on PD2." key="DescriptorPlugin:PMC_PCH:Pd2Usb2PortForTypecUsb32"/>
         <Pd2TypecUsb32RetimerConfigType value="1 Re-Timer" value_list="['1 Re-Timer', '2 Re-Timers']" label="PD2 Type-C / USB 3.2 Re-Timer Configuration Type" help_text="This setting determines the number of Re-Timers being use for the PD2 Type-C / USB 3.2 Port." key="DescriptorPlugin:PMC_PCH:Pd2TypecUsb32RetimerConfigType"/>
         <Pd3TypecUsb32Mode value="No" value_list="['No', 'Yes']" label="PD3 Type-C / USB 3.2 Enabled" help_text="Indicates whether the associated Type-C / USB 3.2 port is enabled on PD3." key="DescriptorPlugin:PMC_PCH:Pd3TypecUsb32Mode"/>
         <Pd3TypecUsb32RetimerEnabled value="No" value_list="['No', 'Yes']" label="PD3 Type-C / USB 3.2 Re-Timer Present" help_text="Indicates whether a re-timer is present for the associated Type-C / USB 3.2 port." key="DescriptorPlugin:PMC_PCH:Pd3TypecUsb32RetimerEnabled"/>
         <Pd3TypecUsb32RetimerConfig value="No" value_list="['No', 'Yes']" label="PD3 Type-C / USB 3.2 Re-timer Configuration Enabled" help_text="Indicates whether the associated re-timer requires configuration. Enabled = configuration done via PMC; Disable = configuration done via PD Controller for the Type-C / USB 3.2 port." key="DescriptorPlugin:PMC_PCH:Pd3TypecUsb32RetimerConfig"/>
         <Pd3TypecUsb32SMBusAddr value="0x0" label="PD3 Type-C / USB 3.2 SMBus Address" help_text="SMBus address for the associated Type-C / USB 3.2 port" key="DescriptorPlugin:PMC_PCH:Pd3TypecUsb32SMBusAddr"/>
         <Pd3Usb2PortForTypecUsb32 value="No USB2 Port" value_list="['No USB2 Port', 'USB2 Port 1', 'USB2 Port 2', 'USB2 Port 3', 'USB2 Port 4', 'USB2 Port 5', 'USB2 Port 6', 'USB2 Port 7', 'USB2 Port 8', 'USB2 Port 9', 'USB2 Port 10', 'USB2 Port 11', 'USB2 Port 12', 'USB2 Port 13', 'USB2 Port 14']" label="PD3 USB2 Port Number associated with Type-C / USB 3.2" help_text="USB2 port number for the associated Type-C / USB 3.2 port for PD3." key="DescriptorPlugin:PMC_PCH:Pd3Usb2PortForTypecUsb32"/>
         <Pd3TypecUSB32RetimerConfigType value="1 Re-Timer" value_list="['1 Re-Timer', '2 Re-Timers']" label="PD3 Type-C / USB 3.2 Re-Timer Configuration Type" help_text="This setting determines the number of Re-Timers being use for the PD3 Type-C / USB 3.2 Port." key="DescriptorPlugin:PMC_PCH:Pd3TypecUSB32RetimerConfigType"/>
         <Pd4TypecUsb32Mode value="No" value_list="['No', 'Yes']" label="PD4 Type-C / USB 3.2 Enabled" help_text="Indicates whether the associated Type-C / USB 3.2 port is enabled on PD4." key="DescriptorPlugin:PMC_PCH:Pd4TypecUsb32Mode"/>
         <Pd4TypecUsb32RetimerEnabled value="No" value_list="['No', 'Yes']" label="PD4 Type-C / USB 3.2 Re-Timer Present" help_text="Indicates whether a re-timer is present for the associated Type-C / USB 3.2 port on PD4." key="DescriptorPlugin:PMC_PCH:Pd4TypecUsb32RetimerEnabled"/>
         <Pd4TypecUsb32RetimerConfig value="No" value_list="['No', 'Yes']" label="PD4 Type-C / USB 3.2 Re-timer Configuration Enabled" help_text="Indicates whether the associated re-timer requires configuration. Enabled = configuration done via PMC; Disable = configuration done via PD4 for the Type-C / USB 3.2 port." key="DescriptorPlugin:PMC_PCH:Pd4TypecUsb32RetimerConfig"/>
         <Pd4TypecUsb32SMBusAddr value="0x0" label="PD4 Type-C / USB 3.2 SMBus Address" help_text="SMBus address for the associated Type-C / USB 3.2 port on PD4." key="DescriptorPlugin:PMC_PCH:Pd4TypecUsb32SMBusAddr"/>
         <Pd4Usb2PortForTypecUsb32 value="No USB2 Port" value_list="['No USB2 Port', 'USB2 Port 1', 'USB2 Port 2', 'USB2 Port 3', 'USB2 Port 4', 'USB2 Port 5', 'USB2 Port 6', 'USB2 Port 7', 'USB2 Port 8', 'USB2 Port 9', 'USB2 Port 10', 'USB2 Port 11', 'USB2 Port 12', 'USB2 Port 13', 'USB2 Port 14']" label="PD4 USB2 Port Number associated with Type-C / USB 3.2" help_text="USB2 port number for the associated Type-C / USB 3.2 port on PD4." key="DescriptorPlugin:PMC_PCH:Pd4Usb2PortForTypecUsb32"/>
         <Pd4TypecUsb32RetimerConfigType value="1 Re-Timer" value_list="['1 Re-Timer', '2 Re-Timers']" label="PD4 Type-C / USB 3.2 Re-Timer Configuration Type" help_text="This setting determines the number of Re-Timers being use for the PD4 Type-C / USB 3.2 Port." key="DescriptorPlugin:PMC_PCH:Pd4TypecUsb32RetimerConfigType"/>
         <Pd5TypecUsb32Mode value="No" value_list="['No', 'Yes']" label="PD5 Type-C / USB 3.2 Enabled" help_text="Indicates whether the associated Type-C / USB 3.2 port is enabled on PD5." key="DescriptorPlugin:PMC_PCH:Pd5TypecUsb32Mode"/>
         <Pd5TypecUsb32RetimerEnabled value="No" value_list="['No', 'Yes']" label="PD5 Type-C / USB 3.2 Re-Timer Present" help_text="Indicates whether a re-timer is present for the associated Type-C / USB 3.2 port on PD5." key="DescriptorPlugin:PMC_PCH:Pd5TypecUsb32RetimerEnabled"/>
         <Pd5TypecUsb32RetimerConfig value="No" value_list="['No', 'Yes']" label="PD5 Type-C / USB 3.2 Re-timer Configuration Enabled" help_text="Indicates whether the associated re-timer requires configuration. Enabled = configuration done via PMC; Disable = configuration done via PD5 for the Type-C / USB 3.2 port." key="DescriptorPlugin:PMC_PCH:Pd5TypecUsb32RetimerConfig"/>
         <Pd5TypecUsb32SMBusAddr value="0x0" label="PD5 Type-C / USB 3.2 SMBus Address" help_text="SMBus address for the associated Type-C / USB 3.2 port on PD5." key="DescriptorPlugin:PMC_PCH:Pd5TypecUsb32SMBusAddr"/>
         <Pd5Usb2PortForTypecUsb32 value="No USB2 Port" value_list="['No USB2 Port', 'USB2 Port 1', 'USB2 Port 2', 'USB2 Port 3', 'USB2 Port 4', 'USB2 Port 5', 'USB2 Port 6', 'USB2 Port 7', 'USB2 Port 8', 'USB2 Port 9', 'USB2 Port 10', 'USB2 Port 11', 'USB2 Port 12', 'USB2 Port 13', 'USB2 Port 14']" label="PD5 USB2 Port Number associated with Type-C / USB 3.2" help_text="USB2 port number for the associated Type-C / USB 3.2 port on PD5." key="DescriptorPlugin:PMC_PCH:Pd5Usb2PortForTypecUsb32"/>
         <Pd5TypecUsb32RetimerConfigType value="1 Re-Timer" value_list="['1 Re-Timer', '2 Re-Timers']" label="PD5 Type-C / USB 3.2 Re-Timer Configuration Type" help_text="This setting determines the number of Re-Timers being use for the PD5 Type-C / USB 3.2 Port." key="DescriptorPlugin:PMC_PCH:Pd5TypecUsb32RetimerConfigType"/>
         <Pd6TypecUsb32Mode value="No" value_list="['No', 'Yes']" label="PD6 Type-C / USB 3.2 Enabled" help_text="Indicates whether the associated Type-C / USB 3.2 port is enabled on PD6." key="DescriptorPlugin:PMC_PCH:Pd6TypecUsb32Mode"/>
         <Pd6TypecUsb32RetimerEnabled value="No" value_list="['No', 'Yes']" label="PD6 Type-C / USB 3.2 Re-Timer Present" help_text="Indicates whether a re-timer is present for the associated Type-C / USB 3.2 port on PD6." key="DescriptorPlugin:PMC_PCH:Pd6TypecUsb32RetimerEnabled"/>
         <Pd6TypecUsb32RetimerConfig value="No" value_list="['No', 'Yes']" label="PD6 Type-C / USB 3.2 Re-timer Configuration Enabled" help_text="Indicates whether the associated re-timer requires configuration. Enabled = configuration done via PMC; Disable = configuration done via PD6 for the Type-C / USB 3.2 port." key="DescriptorPlugin:PMC_PCH:Pd6TypecUsb32RetimerConfig"/>
         <Pd6TypecUsb32SMBusAddr value="0x0" label="PD6 Type-C / USB 3.2 SMBus Address" help_text="SMBus address for the associated Type-C / USB 3.2 port on PD6." key="DescriptorPlugin:PMC_PCH:Pd6TypecUsb32SMBusAddr"/>
         <Pd6Usb2PortForTypecUsb32 value="No USB2 Port" value_list="['No USB2 Port', 'USB2 Port 1', 'USB2 Port 2', 'USB2 Port 3', 'USB2 Port 4', 'USB2 Port 5', 'USB2 Port 6', 'USB2 Port 7', 'USB2 Port 8', 'USB2 Port 9', 'USB2 Port 10', 'USB2 Port 11', 'USB2 Port 12', 'USB2 Port 13', 'USB2 Port 14']" label="PD6 USB2 Port Number associated with Type-C / USB 3.2" help_text="USB2 port number for the associated Type-C / USB 3.2 port on PD6." key="DescriptorPlugin:PMC_PCH:Pd6Usb2PortForTypecUsb32"/>
         <Pd6TypecUsb32RetimerConfigType value="1 Re-Timer" value_list="['1 Re-Timer', '2 Re-Timers']" label="PD6 Type-C / USB 3.2 Re-Timer Configuration Type" help_text="This setting determines the number of Re-Timers being use for the PD6 Type-C / USB 3.2 Port." key="DescriptorPlugin:PMC_PCH:Pd6TypecUsb32RetimerConfigType"/>
         <Pd7TypecUsb32Mode value="No" value_list="['No', 'Yes']" label="PD7 Type-C / USB 3.2 Enabled" help_text="Indicates whether the associated Type-C / USB 3.2 port is enabled on PD7." key="DescriptorPlugin:PMC_PCH:Pd7TypecUsb32Mode"/>
         <Pd7TypecUsb32RetimerEnabled value="No" value_list="['No', 'Yes']" label="PD7 Type-C / USB 3.2 Re-Timer Present" help_text="Indicates whether a re-timer is present for the associated Type-C / USB 3.2 port on PD7." key="DescriptorPlugin:PMC_PCH:Pd7TypecUsb32RetimerEnabled"/>
         <Pd7TypecUsb32RetimerConfig value="No" value_list="['No', 'Yes']" label="PD7 Type-C / USB 3.2 Re-timer Configuration Enabled" help_text="Indicates whether the associated re-timer requires configuration. Enabled = configuration done via PMC; Disable = configuration done via PD7 for the Type-C / USB 3.2 port." key="DescriptorPlugin:PMC_PCH:Pd7TypecUsb32RetimerConfig"/>
         <Pd7TypecUsb32SMBusAddr value="0x0" label="PD7 Type-C / USB 3.2 SMBus Address" help_text="SMBus address for the associated Type-C / USB 3.2 port on PD7." key="DescriptorPlugin:PMC_PCH:Pd7TypecUsb32SMBusAddr"/>
         <Pd7Usb2PortForTypecUsb32 value="No USB2 Port" value_list="['No USB2 Port', 'USB2 Port 1', 'USB2 Port 2', 'USB2 Port 3', 'USB2 Port 4', 'USB2 Port 5', 'USB2 Port 6', 'USB2 Port 7', 'USB2 Port 8', 'USB2 Port 9', 'USB2 Port 10', 'USB2 Port 11', 'USB2 Port 12', 'USB2 Port 13', 'USB2 Port 14']" label="PD7 USB2 Port Number associated with Type-C / USB 3.2" help_text="USB2 port number for the associated Type-C / USB 3.2 port on PD7." key="DescriptorPlugin:PMC_PCH:Pd7Usb2PortForTypecUsb32"/>
         <Pd7TypecUsb32RetimerConfigType value="1 Re-Timer" value_list="['1 Re-Timer', '2 Re-Timers']" label="PD7 Type-C / USB 3.2 Re-Timer Configuration Type" help_text="This setting determines the number of Re-Timers being use for the PD7 Type-C / USB 3.2 Port." key="DescriptorPlugin:PMC_PCH:Pd7TypecUsb32RetimerConfigType"/>
      </PowerDelivery_PdControllerConfiguration>
      <IoePciePortConfiguration label="IOE PCIe Port Configuration">
         <IoePCIeController1Config value="1x4" value_list="['1x4', '1x4 Lane Reversed']" label="IOE PCIe Controller 1 (Port 17-20)" help_text="This setting controls PCIe Port configurations for IOE PCIe Controller 1. For further details see Meteor Lake Platform Controller Hub EDS." key="DescriptorPlugin:IOE:IoePCIeController1Config"/>
      </IoePciePortConfiguration>
      <SoCPCIePortConfiguration label="SoC PCIe Port Configuration">
         <SocPCIeGen5Controller1Config value="1x16" value_list="['2x8', '1x8 LR, 1x8 LR', '1x8, 2x4', '1x8, 1x4, 1x4 LR', '1x8 LR, 1x4 LR, 1x4', '1x8 LR, 1x4 LR, 1x4 LR', '1x16', '1x16 LR']" label="PCIe Gen5 Controller (1-16)" help_text="This setting controls PCIe Port configurations for SoC PCIe Gen 5 Controller 1. For further details see Meteor Lake Platform Controller Hub EDS." key="DescriptorPlugin:SoC:SocPCIeGen5Controller1Config"/>
      </SoCPCIePortConfiguration>
      <PCH_OEM_Configuration label="PHY RX/TX Tuning">
         <OEM_SPHY_Version label="OEM SPHY Version">
            <OEM_SPHY_Major_Version value="0xA" label="Major Version" help_text="Displays the OEM_SPHY Major Version number which represents the 'Product Family' Support" key="SphyPlugin:SphyNvar:OEM_SPHY_Major_Version"/>
            <OEM_SPHY_Minor_Version value="0xC" label="Minor Version" help_text="Displays the OEM_SPHY Minor Version number which represents the 'SKU' Support" key="SphyPlugin:SphyNvar:OEM_SPHY_Minor_Version"/>
            <OEM_SPHY_Hotfix_number value="0xFFFF" label="Hotfix Version" help_text="Displays the OEM_SPHY Hotfix Version number which represents the 'Silicon Stepping' Support" key="SphyPlugin:SphyNvar:OEM_SPHY_Hotfix_number"/>
            <OEM_SPHY_Version_info value="0x0" label="Build Version" help_text="Allows user to select a build number for oem_sphy_cfg.bin version tracking.  The build number must be any whole number from 0 to 65,535." key="SphyPlugin:SphyNvar:OEM_SPHY_Version_info"/>
         </OEM_SPHY_Version>
         <CPUPCIeHSIOPHYSettings label="CPU PCIe HSIO PHY Settings">
            <CPU_PCIe_Gen_1_2_3_4_Lanes_20_17_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '1000 mVppd', '1100 mVppd']" label="CPU PCIe Gen 1/2/3/4 Lanes [20:17] TX_Vboost" help_text="This setting configures the Voltage Swing on PCIe Lanes [20:17]" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen_1_2_3_4_Lanes_20_17_TX_Vboost"/>
            <CPU_PCIe_Gen3_Lane_1_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [1] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [1]; if adjusted its associated PCIe Lane [1] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_1_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_1_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [1] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [1]; if adjusted its associated PCIe Lane [1] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_1_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_1_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [1] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [1]; if adjusted its associated PCIe Lane [1] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_1_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_2_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [2] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [2]; if adjusted its associated PCIe Lane [2] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_2_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_2_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [2] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [2]; if adjusted its associated PCIe Lane [2] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_2_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_2_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [2] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [2]; if adjusted its associated PCIe Lane [2] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_2_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_3_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [3] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [3]; if adjusted its associated PCIe Lane [3] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_3_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_3_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [3] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [3]; if adjusted its associated PCIe Lane [3] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_3_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_3_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [3] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [3]; if adjusted its associated PCIe Lane [3] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_3_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_4_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [4] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [4]; if adjusted its associated PCIe Lane [4] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_4_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_4_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [4] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [4]; if adjusted its associated PCIe Lane [4] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_4_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_4_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [4] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [4]; if adjusted its associated PCIe Lane [4] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_4_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_5_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [5] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [5]; if adjusted its associated PCIe Lane [5] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_5_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_5_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [5] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [5]; if adjusted its associated PCIe Lane [5] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_5_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_5_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [5] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [5]; if adjusted its associated PCIe Lane [5] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_5_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_6_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [6] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [6]; if adjusted its associated PCIe Lane [6] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_6_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_6_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [6] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [6]; if adjusted its associated PCIe Lane [6] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_6_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_6_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [6] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [6]; if adjusted its associated PCIe Lane [6] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_6_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_7_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [7] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [7]; if adjusted its associated PCIe Lane [7] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_7_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_7_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [7] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [7]; if adjusted its associated PCIe Lane [7] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_7_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_7_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [7] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [7]; if adjusted its associated PCIe Lane [7] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_7_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_8_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [8] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [8]; if adjusted its associated PCIe Lane [8] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_8_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_8_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [8] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [8]; if adjusted its associated PCIe Lane [8] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_8_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_8_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [8] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [8]; if adjusted its associated PCIe Lane [8] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_8_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_9_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [9] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [9]; if adjusted its associated PCIe Lane [9] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_9_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_9_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [9] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [9]; if adjusted its associated PCIe Lane [9] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_9_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_9_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [9] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [9]; if adjusted its associated PCIe Lane [9] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_9_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_10_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [10] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [10]; if adjusted its associated PCIe Lane [10] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_10_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_10_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [10] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [10]; if adjusted its associated PCIe Lane [10] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_10_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_10_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [10] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [10]; if adjusted its associated PCIe Lane [10] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_10_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_11_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [11] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [11]; if adjusted its associated PCIe Lane [11] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_11_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_11_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [11] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [11]; if adjusted its associated PCIe Lane [11] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_11_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_11_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [11] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [11]; if adjusted its associated PCIe Lane [11] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_11_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_12_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [12] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [12]; if adjusted its associated PCIe Lane [12] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_12_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_12_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [12] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [12]; if adjusted its associated PCIe Lane [12] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_12_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_12_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [12] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [12]; if adjusted its associated PCIe Lane [12] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_12_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_13_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [13] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [13]; if adjusted its associated PCIe Lane [13] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_13_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_13_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [13] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [13]; if adjusted its associated PCIe Lane [13] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_13_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_13_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [13] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [13]; if adjusted its associated PCIe Lane [13] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_13_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_14_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [14] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [14]; if adjusted its associated PCIe Lane [14] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_14_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_14_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [14] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [14]; if adjusted its associated PCIe Lane [14] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_14_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_14_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [14] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [14]; if adjusted its associated PCIe Lane [14] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_14_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_15_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [15] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [15]; if adjusted its associated PCIe Lane [15] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_15_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_15_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [15] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [15]; if adjusted its associated PCIe Lane [15] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_15_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_15_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [15] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [15]; if adjusted its associated PCIe Lane [15] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_15_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_16_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [16] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [16]; if adjusted its associated PCIe Lane [16] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_16_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_16_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [16] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [16]; if adjusted its associated PCIe Lane [16] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_16_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_16_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [16] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [16]; if adjusted its associated PCIe Lane [16] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_16_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_17_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [17] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [17]; if adjusted its associated PCIe Lane [17] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_17_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_17_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [17] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [17]; if adjusted its associated PCIe Lane [17] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_17_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_17_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [17] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [17]; if adjusted its associated PCIe Lane [17] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_17_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_18_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [18] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [18]; if adjusted its associated PCIe Lane [18] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_18_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_18_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [18] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [18]; if adjusted its associated PCIe Lane [18] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_18_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_18_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [18] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [18]; if adjusted its associated PCIe Lane [18] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_18_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_19_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [19] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [19]; if adjusted its associated PCIe Lane [19] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_19_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_19_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [19] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [19]; if adjusted its associated PCIe Lane [19] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_19_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_19_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [19] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [19]; if adjusted its associated PCIe Lane [19] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_19_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_20_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [20] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [20]; if adjusted its associated PCIe Lane [20] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_20_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_20_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [20] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [20]; if adjusted its associated PCIe Lane [20] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_20_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_20_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [20] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [20]; if adjusted its associated PCIe Lane [20] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_20_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_21_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [21] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_21_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_21_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [21] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_21_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_21_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [21] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_21_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_22_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [22] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_22_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_22_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [22] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_22_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_22_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [22] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_22_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_23_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [23] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_23_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_23_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [23] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_23_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_23_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [23] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_23_TX_EQ_Cp"/>
            <CPU_PCIe_Gen3_Lane_24_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen3 Lane [24] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_24_TX_EQ_Cm"/>
            <CPU_PCIe_Gen3_Lane_24_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen3 Lane [24] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_24_TX_EQ_C0"/>
            <CPU_PCIe_Gen3_Lane_24_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen3 Lane [24] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen3_Lane_24_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_1_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [1] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [1]; if adjusted its associated PCIe Lane [1] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_1_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_1_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [1] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [1]; if adjusted its associated PCIe Lane [1] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_1_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_1_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [1] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [1]; if adjusted its associated PCIe Lane [1] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_1_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_2_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [2] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [2]; if adjusted its associated PCIe Lane [2] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_2_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_2_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [2] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [2]; if adjusted its associated PCIe Lane [2] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_2_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_2_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [2] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [2]; if adjusted its associated PCIe Lane [2] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_2_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_3_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [3] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [3]; if adjusted its associated PCIe Lane [3] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_3_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_3_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [3] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [3]; if adjusted its associated PCIe Lane [3] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_3_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_3_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [3] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [3]; if adjusted its associated PCIe Lane [3] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_3_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_4_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [4] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [4]; if adjusted its associated PCIe Lane [4] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_4_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_4_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [4] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [4]; if adjusted its associated PCIe Lane [4] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_4_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_4_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [4] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [4]; if adjusted its associated PCIe Lane [4] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_4_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_5_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [5] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [5]; if adjusted its associated PCIe Lane [5] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_5_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_5_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [5] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [5]; if adjusted its associated PCIe Lane [5] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_5_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_5_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [5] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [5]; if adjusted its associated PCIe Lane [5] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_5_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_6_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [6] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [6]; if adjusted its associated PCIe Lane [6] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_6_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_6_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [6] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [6]; if adjusted its associated PCIe Lane [6] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_6_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_6_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [6] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [6]; if adjusted its associated PCIe Lane [6] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_6_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_7_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [7] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [7]; if adjusted its associated PCIe Lane [7] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_7_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_7_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [7] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [7]; if adjusted its associated PCIe Lane [7] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_7_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_7_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [7] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [7]; if adjusted its associated PCIe Lane [7] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_7_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_8_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [8] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [8]; if adjusted its associated PCIe Lane [8] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_8_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_8_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [8] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [8]; if adjusted its associated PCIe Lane [8] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_8_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_8_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [8] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [8]; if adjusted its associated PCIe Lane [8] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_8_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_9_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [9] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [9]; if adjusted its associated PCIe Lane [9] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_9_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_9_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [9] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [9]; if adjusted its associated PCIe Lane [9] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_9_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_9_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [9] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [9]; if adjusted its associated PCIe Lane [9] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_9_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_10_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [10] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [10]; if adjusted its associated PCIe Lane [10] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_10_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_10_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [10] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [10]; if adjusted its associated PCIe Lane [10] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_10_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_10_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [10] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [10]; if adjusted its associated PCIe Lane [10] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_10_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_11_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [11] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [11]; if adjusted its associated PCIe Lane [11] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_11_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_11_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [11] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [11]; if adjusted its associated PCIe Lane [11] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_11_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_11_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [11] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [11]; if adjusted its associated PCIe Lane [11] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_11_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_12_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [12] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [12]; if adjusted its associated PCIe Lane [12] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_12_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_12_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [12] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [12]; if adjusted its associated PCIe Lane [12] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_12_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_12_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [12] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [12]; if adjusted its associated PCIe Lane [12] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_12_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_13_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [13] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [13]; if adjusted its associated PCIe Lane [13] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_13_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_13_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [13] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [13]; if adjusted its associated PCIe Lane [13] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_13_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_13_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [13] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [13]; if adjusted its associated PCIe Lane [13] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_13_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_14_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [14] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [14]; if adjusted its associated PCIe Lane [14] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_14_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_14_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [14] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [14]; if adjusted its associated PCIe Lane [14] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_14_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_14_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [14] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [14]; if adjusted its associated PCIe Lane [14] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_14_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_15_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [15] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [15]; if adjusted its associated PCIe Lane [15] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_15_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_15_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [15] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [15]; if adjusted its associated PCIe Lane [15] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_15_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_15_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [15] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [15]; if adjusted its associated PCIe Lane [15] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_15_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_16_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [16] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [16]; if adjusted its associated PCIe Lane [16] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_16_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_16_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [16] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [16]; if adjusted its associated PCIe Lane [16] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_16_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_16_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [16] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [16]; if adjusted its associated PCIe Lane [16] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_16_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_17_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [17] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [17]; if adjusted its associated PCIe Lane [17] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_17_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_17_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [17] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [17]; if adjusted its associated PCIe Lane [17] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_17_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_17_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [17] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [17]; if adjusted its associated PCIe Lane [17] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_17_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_18_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [18] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [18]; if adjusted its associated PCIe Lane [18] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_18_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_18_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [18] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [18]; if adjusted its associated PCIe Lane [18] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_18_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_18_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [18] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [18]; if adjusted its associated PCIe Lane [18] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_18_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_19_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [19] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [19]; if adjusted its associated PCIe Lane [19] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_19_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_19_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [19] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [19]; if adjusted its associated PCIe Lane [19] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_19_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_19_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [19] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [19]; if adjusted its associated PCIe Lane [19] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_19_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_20_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [20] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [20]; if adjusted its associated PCIe Lane [20] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_20_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_20_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [20] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [20]; if adjusted its associated PCIe Lane [20] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_20_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_20_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [20] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [20]; if adjusted its associated PCIe Lane [20] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_20_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_21_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [21] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_21_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_21_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [21] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_21_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_21_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [21] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_21_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_22_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [22] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_22_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_22_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [22] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_22_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_22_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [22] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_22_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_23_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [23] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_23_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_23_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [23] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_23_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_23_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [23] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_23_TX_EQ_Cp"/>
            <CPU_PCIe_Gen4_Lane_24_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen4 Lane [24] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_24_TX_EQ_Cm"/>
            <CPU_PCIe_Gen4_Lane_24_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen4 Lane [24] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_24_TX_EQ_C0"/>
            <CPU_PCIe_Gen4_Lane_24_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen4 Lane [24] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen4_Lane_24_TX_EQ_Cp"/>
            <CPU_PCIe_Gen5_Lane_1_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen5 Lane [1] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [1]; if adjusted its associated PCIe Lane [1] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_1_TX_EQ_Cm"/>
            <CPU_PCIe_Gen5_Lane_1_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen5 Lane [1] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [1]; if adjusted its associated PCIe Lane [1] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_1_TX_EQ_C0"/>
            <CPU_PCIe_Gen5_Lane_1_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen5 Lane [1] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [1]; if adjusted its associated PCIe Lane [1] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_1_TX_EQ_Cp"/>
            <CPU_PCIe_Gen5_Lane_2_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen5 Lane [2] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [2]; if adjusted its associated PCIe Lane [2] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_2_TX_EQ_Cm"/>
            <CPU_PCIe_Gen5_Lane_2_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen5 Lane [2] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [2]; if adjusted its associated PCIe Lane [2] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_2_TX_EQ_C0"/>
            <CPU_PCIe_Gen5_Lane_2_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen5 Lane [2] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [2]; if adjusted its associated PCIe Lane [2] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_2_TX_EQ_Cp"/>
            <CPU_PCIe_Gen5_Lane_3_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen5 Lane [3] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [3]; if adjusted its associated PCIe Lane [3] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_3_TX_EQ_Cm"/>
            <CPU_PCIe_Gen5_Lane_3_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen5 Lane [3] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [3]; if adjusted its associated PCIe Lane [3] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_3_TX_EQ_C0"/>
            <CPU_PCIe_Gen5_Lane_3_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen5 Lane [3] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [3]; if adjusted its associated PCIe Lane [3] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_3_TX_EQ_Cp"/>
            <CPU_PCIe_Gen5_Lane_4_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen5 Lane [4] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [4]; if adjusted its associated PCIe Lane [4] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_4_TX_EQ_Cm"/>
            <CPU_PCIe_Gen5_Lane_4_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen5 Lane [4] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [4]; if adjusted its associated PCIe Lane [4] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_4_TX_EQ_C0"/>
            <CPU_PCIe_Gen5_Lane_4_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen5 Lane [4] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [4]; if adjusted its associated PCIe Lane [4] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_4_TX_EQ_Cp"/>
            <CPU_PCIe_Gen5_Lane_5_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen5 Lane [5] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [5]; if adjusted its associated PCIe Lane [5] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_5_TX_EQ_Cm"/>
            <CPU_PCIe_Gen5_Lane_5_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen5 Lane [5] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [5]; if adjusted its associated PCIe Lane [5] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_5_TX_EQ_C0"/>
            <CPU_PCIe_Gen5_Lane_5_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen5 Lane [5] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [5]; if adjusted its associated PCIe Lane [5] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_5_TX_EQ_Cp"/>
            <CPU_PCIe_Gen5_Lane_6_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen5 Lane [6] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [6]; if adjusted its associated PCIe Lane [6] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_6_TX_EQ_Cm"/>
            <CPU_PCIe_Gen5_Lane_6_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen5 Lane [6] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [6]; if adjusted its associated PCIe Lane [6] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_6_TX_EQ_C0"/>
            <CPU_PCIe_Gen5_Lane_6_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen5 Lane [6] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [6]; if adjusted its associated PCIe Lane [6] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_6_TX_EQ_Cp"/>
            <CPU_PCIe_Gen5_Lane_7_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen5 Lane [7] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [7]; if adjusted its associated PCIe Lane [7] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_7_TX_EQ_Cm"/>
            <CPU_PCIe_Gen5_Lane_7_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen5 Lane [7] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [7]; if adjusted its associated PCIe Lane [7] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_7_TX_EQ_C0"/>
            <CPU_PCIe_Gen5_Lane_7_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen5 Lane [7] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [7]; if adjusted its associated PCIe Lane [7] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_7_TX_EQ_Cp"/>
            <CPU_PCIe_Gen5_Lane_8_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen5 Lane [8] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [8]; if adjusted its associated PCIe Lane [8] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_8_TX_EQ_Cm"/>
            <CPU_PCIe_Gen5_Lane_8_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen5 Lane [8] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [8]; if adjusted its associated PCIe Lane [8] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_8_TX_EQ_C0"/>
            <CPU_PCIe_Gen5_Lane_8_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen5 Lane [8] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [8]; if adjusted its associated PCIe Lane [8] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_8_TX_EQ_Cp"/>
            <CPU_PCIe_Gen5_Lane_9_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen5 Lane [9] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [9]; if adjusted its associated PCIe Lane [9] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_9_TX_EQ_Cm"/>
            <CPU_PCIe_Gen5_Lane_9_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen5 Lane [9] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [9]; if adjusted its associated PCIe Lane [9] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_9_TX_EQ_C0"/>
            <CPU_PCIe_Gen5_Lane_9_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen5 Lane [9] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [9]; if adjusted its associated PCIe Lane [9] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_9_TX_EQ_Cp"/>
            <CPU_PCIe_Gen5_Lane_10_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen5 Lane [10] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [10]; if adjusted its associated PCIe Lane [10] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_10_TX_EQ_Cm"/>
            <CPU_PCIe_Gen5_Lane_10_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen5 Lane [10] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [10]; if adjusted its associated PCIe Lane [10] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_10_TX_EQ_C0"/>
            <CPU_PCIe_Gen5_Lane_10_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen5 Lane [10] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [10]; if adjusted its associated PCIe Lane [10] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_10_TX_EQ_Cp"/>
            <CPU_PCIe_Gen5_Lane_11_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen5 Lane [11] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [11]; if adjusted its associated PCIe Lane [11] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_11_TX_EQ_Cm"/>
            <CPU_PCIe_Gen5_Lane_11_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen5 Lane [11] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [11]; if adjusted its associated PCIe Lane [11] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_11_TX_EQ_C0"/>
            <CPU_PCIe_Gen5_Lane_11_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen5 Lane [11] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [11]; if adjusted its associated PCIe Lane [11] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_11_TX_EQ_Cp"/>
            <CPU_PCIe_Gen5_Lane_12_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen5 Lane [12] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [12]; if adjusted its associated PCIe Lane [12] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_12_TX_EQ_Cm"/>
            <CPU_PCIe_Gen5_Lane_12_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen5 Lane [12] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [12]; if adjusted its associated PCIe Lane [12] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_12_TX_EQ_C0"/>
            <CPU_PCIe_Gen5_Lane_12_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen5 Lane [12] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [12]; if adjusted its associated PCIe Lane [12] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_12_TX_EQ_Cp"/>
            <CPU_PCIe_Gen5_Lane_13_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen5 Lane [13] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [13]; if adjusted its associated PCIe Lane [13] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_13_TX_EQ_Cm"/>
            <CPU_PCIe_Gen5_Lane_13_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen5 Lane [13] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [13]; if adjusted its associated PCIe Lane [13] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_13_TX_EQ_C0"/>
            <CPU_PCIe_Gen5_Lane_13_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen5 Lane [13] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [13]; if adjusted its associated PCIe Lane [13] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_13_TX_EQ_Cp"/>
            <CPU_PCIe_Gen5_Lane_14_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen5 Lane [14] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [14]; if adjusted its associated PCIe Lane [14] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_14_TX_EQ_Cm"/>
            <CPU_PCIe_Gen5_Lane_14_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen5 Lane [14] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [14]; if adjusted its associated PCIe Lane [14] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_14_TX_EQ_C0"/>
            <CPU_PCIe_Gen5_Lane_14_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen5 Lane [14] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [14]; if adjusted its associated PCIe Lane [14] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_14_TX_EQ_Cp"/>
            <CPU_PCIe_Gen5_Lane_15_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen5 Lane [15] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [15]; if adjusted its associated PCIe Lane [15] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_15_TX_EQ_Cm"/>
            <CPU_PCIe_Gen5_Lane_15_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen5 Lane [15] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [15]; if adjusted its associated PCIe Lane [15] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_15_TX_EQ_C0"/>
            <CPU_PCIe_Gen5_Lane_15_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen5 Lane [15] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [15]; if adjusted its associated PCIe Lane [15] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_15_TX_EQ_Cp"/>
            <CPU_PCIe_Gen5_Lane_16_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen5 Lane [16] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [16]; if adjusted its associated PCIe Lane [16] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_16_TX_EQ_Cm"/>
            <CPU_PCIe_Gen5_Lane_16_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen5 Lane [16] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [16]; if adjusted its associated PCIe Lane [16] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_16_TX_EQ_C0"/>
            <CPU_PCIe_Gen5_Lane_16_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen5 Lane [16] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [16]; if adjusted its associated PCIe Lane [16] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_16_TX_EQ_Cp"/>
            <CPU_PCIe_Gen5_Lane_21_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen5 Lane [21] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_21_TX_EQ_Cm"/>
            <CPU_PCIe_Gen5_Lane_21_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen5 Lane [21] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_21_TX_EQ_C0"/>
            <CPU_PCIe_Gen5_Lane_21_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen5 Lane [21] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_21_TX_EQ_Cp"/>
            <CPU_PCIe_Gen5_Lane_22_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen5 Lane [22] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_22_TX_EQ_Cm"/>
            <CPU_PCIe_Gen5_Lane_22_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen5 Lane [22] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_22_TX_EQ_C0"/>
            <CPU_PCIe_Gen5_Lane_22_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen5 Lane [22] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_22_TX_EQ_Cp"/>
            <CPU_PCIe_Gen5_Lane_23_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen5 Lane [23] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_23_TX_EQ_Cm"/>
            <CPU_PCIe_Gen5_Lane_23_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen5 Lane [23] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_23_TX_EQ_C0"/>
            <CPU_PCIe_Gen5_Lane_23_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen5 Lane [23] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_23_TX_EQ_Cp"/>
            <CPU_PCIe_Gen5_Lane_24_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="CPU PCIe Gen5 Lane [24] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_24_TX_EQ_Cm"/>
            <CPU_PCIe_Gen5_Lane_24_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="CPU PCIe Gen5 Lane [24] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_24_TX_EQ_C0"/>
            <CPU_PCIe_Gen5_Lane_24_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="CPU PCIe Gen5 Lane [24] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:CPU_PCIe_Gen5_Lane_24_TX_EQ_Cp"/>
         </CPUPCIeHSIOPHYSettings>
         <PCHPCIeHSIOPHYSettings label="PCH PCIe HSIO PHY Settings">
            <PCH_PCIe_Gen_1_2_3_4_Lanes_4_1_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '1000 mVppd', '1100 mVppd']" label="PCH PCIe Gen 1/2/3/4 Lanes [4:1] TX_Vboost" help_text="This setting configures the Voltage Swing on PCIe Lanes [4:1]" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen_1_2_3_4_Lanes_4_1_TX_Vboost"/>
            <PCH_PCIe_Gen_1_2_3_4_Lanes_8_5_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '1000 mVppd', '1100 mVppd']" label="PCH PCIe Gen 1/2/3/4 Lanes [8:5] TX_Vboost" help_text="This setting configures the Voltage Swing on PCIe Lanes [8:5]" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen_1_2_3_4_Lanes_8_5_TX_Vboost"/>
            <PCH_PCIe_Gen_1_2_3_4_Lanes_12_9_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '1000 mVppd', '1100 mVppd']" label="PCH PCIe Gen 1/2/3/4 Lanes [12:9] TX_Vboost" help_text="This setting configures the Voltage Swing on PCIe Lanes [12:9]" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen_1_2_3_4_Lanes_12_9_TX_Vboost"/>
            <PCH_PCIe_Gen_1_2_3_4_Lanes_20_13_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '1000 mVppd', '1100 mVppd']" label="PCH PCIe Gen 1/2/3/4 Lanes [20:13] TX_Vboost" help_text="This setting configures the Voltage Swing on PCIe Lanes [20:13]" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen_1_2_3_4_Lanes_20_13_TX_Vboost"/>
            <PCH_PCIe_Gen_1_2_3_4_Lanes_24_21_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '1000 mVppd', '1100 mVppd']" label="PCH PCIe Gen 1/2/3/4 Lanes [24:21] TX_Vboost" help_text="This setting configures the Voltage Swing on PCIe Lanes [24:21]" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen_1_2_3_4_Lanes_24_21_TX_Vboost"/>
            <PCH_PCIe_Gen3_Lane_1_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [1] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [1]; if adjusted its associated PCIe Lane [1] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_1_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_1_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [1] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [1]; if adjusted its associated PCIe Lane [1] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_1_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_1_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [1] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [1]; if adjusted its associated PCIe Lane [1] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_1_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_2_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [2] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [2]; if adjusted its associated PCIe Lane [2] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_2_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_2_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [2] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [2]; if adjusted its associated PCIe Lane [2] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_2_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_2_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [2] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [2]; if adjusted its associated PCIe Lane [2] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_2_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_3_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [3] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [3]; if adjusted its associated PCIe Lane [3] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_3_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_3_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [3] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [3]; if adjusted its associated PCIe Lane [3] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_3_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_3_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [3] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [3]; if adjusted its associated PCIe Lane [3] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_3_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_4_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [4] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [4]; if adjusted its associated PCIe Lane [4] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_4_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_4_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [4] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [4]; if adjusted its associated PCIe Lane [4] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_4_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_4_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [4] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [4]; if adjusted its associated PCIe Lane [4] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_4_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_5_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [5] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [5]; if adjusted its associated PCIe Lane [5] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_5_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_5_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [5] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [5]; if adjusted its associated PCIe Lane [5] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_5_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_5_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [5] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [5]; if adjusted its associated PCIe Lane [5] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_5_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_6_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [6] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [6]; if adjusted its associated PCIe Lane [6] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_6_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_6_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [6] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [6]; if adjusted its associated PCIe Lane [6] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_6_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_6_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [6] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [6]; if adjusted its associated PCIe Lane [6] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_6_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_7_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [7] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [7]; if adjusted its associated PCIe Lane [7] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_7_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_7_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [7] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [7]; if adjusted its associated PCIe Lane [7] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_7_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_7_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [7] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [7]; if adjusted its associated PCIe Lane [7] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_7_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_8_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [8] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [8]; if adjusted its associated PCIe Lane [8] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_8_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_8_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [8] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [8]; if adjusted its associated PCIe Lane [8] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_8_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_8_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [8] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [8]; if adjusted its associated PCIe Lane [8] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_8_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_9_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [9] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [9]; if adjusted its associated PCIe Lane [9] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_9_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_9_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [9] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [9]; if adjusted its associated PCIe Lane [9] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_9_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_9_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [9] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [9]; if adjusted its associated PCIe Lane [9] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_9_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_10_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [10] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [10]; if adjusted its associated PCIe Lane [10] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_10_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_10_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [10] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [10]; if adjusted its associated PCIe Lane [10] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_10_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_10_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [10] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [10]; if adjusted its associated PCIe Lane [10] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_10_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_11_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [11] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [11]; if adjusted its associated PCIe Lane [11] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_11_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_11_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [11] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [11]; if adjusted its associated PCIe Lane [11] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_11_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_11_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [11] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [11]; if adjusted its associated PCIe Lane [11] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_11_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_12_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [12] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [12]; if adjusted its associated PCIe Lane [12] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_12_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_12_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [12] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [12]; if adjusted its associated PCIe Lane [12] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_12_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_12_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [12] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [12]; if adjusted its associated PCIe Lane [12] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_12_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_13_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [13] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [13]; if adjusted its associated PCIe Lane [13] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_13_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_13_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [13] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [13]; if adjusted its associated PCIe Lane [13] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_13_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_13_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [13] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [13]; if adjusted its associated PCIe Lane [13] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_13_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_14_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [14] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [14]; if adjusted its associated PCIe Lane [14] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_14_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_14_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [14] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [14]; if adjusted its associated PCIe Lane [14] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_14_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_14_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [14] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [14]; if adjusted its associated PCIe Lane [14] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_14_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_15_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [15] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [15]; if adjusted its associated PCIe Lane [15] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_15_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_15_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [15] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [15]; if adjusted its associated PCIe Lane [15] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_15_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_15_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [15] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [15]; if adjusted its associated PCIe Lane [15] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_15_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_16_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [16] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [16]; if adjusted its associated PCIe Lane [16] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_16_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_16_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [16] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [16]; if adjusted its associated PCIe Lane [16] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_16_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_16_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [16] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [16]; if adjusted its associated PCIe Lane [16] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_16_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_17_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [17] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [17]; if adjusted its associated PCIe Lane [17] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_17_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_17_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [17] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [17]; if adjusted its associated PCIe Lane [17] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_17_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_17_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [17] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [17]; if adjusted its associated PCIe Lane [17] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_17_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_18_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [18] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [18]; if adjusted its associated PCIe Lane [18] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_18_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_18_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [18] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [18]; if adjusted its associated PCIe Lane [18] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_18_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_18_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [18] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [18]; if adjusted its associated PCIe Lane [18] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_18_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_19_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [19] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [19]; if adjusted its associated PCIe Lane [19] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_19_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_19_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [19] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [19]; if adjusted its associated PCIe Lane [19] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_19_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_19_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [19] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [19]; if adjusted its associated PCIe Lane [19] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_19_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_20_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [20] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [20]; if adjusted its associated PCIe Lane [20] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_20_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_20_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [20] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [20]; if adjusted its associated PCIe Lane [20] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_20_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_20_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [20] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [20]; if adjusted its associated PCIe Lane [20] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_20_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_21_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [21] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_21_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_21_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [21] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_21_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_21_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [21] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_21_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_22_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [22] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_22_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_22_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [22] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_22_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_22_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [22] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_22_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_23_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [23] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_23_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_23_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [23] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_23_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_23_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [23] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_23_TX_EQ_Cp"/>
            <PCH_PCIe_Gen3_Lane_24_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen3 Lane [24] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_24_TX_EQ_Cm"/>
            <PCH_PCIe_Gen3_Lane_24_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen3 Lane [24] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_24_TX_EQ_C0"/>
            <PCH_PCIe_Gen3_Lane_24_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen3 Lane [24] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen3_Lane_24_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_1_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [1] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [1]; if adjusted its associated PCIe Lane [1] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_1_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_1_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [1] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [1]; if adjusted its associated PCIe Lane [1] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_1_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_1_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [1] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [1]; if adjusted its associated PCIe Lane [1] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_1_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_2_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [2] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [2]; if adjusted its associated PCIe Lane [2] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_2_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_2_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [2] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [2]; if adjusted its associated PCIe Lane [2] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_2_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_2_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [2] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [2]; if adjusted its associated PCIe Lane [2] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_2_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_3_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [3] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [3]; if adjusted its associated PCIe Lane [3] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_3_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_3_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [3] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [3]; if adjusted its associated PCIe Lane [3] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_3_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_3_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [3] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [3]; if adjusted its associated PCIe Lane [3] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_3_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_4_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [4] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [4]; if adjusted its associated PCIe Lane [4] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_4_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_4_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [4] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [4]; if adjusted its associated PCIe Lane [4] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_4_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_4_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [4] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [4]; if adjusted its associated PCIe Lane [4] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_4_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_5_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [5] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [5]; if adjusted its associated PCIe Lane [5] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_5_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_5_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [5] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [5]; if adjusted its associated PCIe Lane [5] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_5_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_5_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [5] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [5]; if adjusted its associated PCIe Lane [5] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_5_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_6_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [6] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [6]; if adjusted its associated PCIe Lane [6] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_6_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_6_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [6] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [6]; if adjusted its associated PCIe Lane [6] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_6_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_6_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [6] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [6]; if adjusted its associated PCIe Lane [6] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_6_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_7_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [7] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [7]; if adjusted its associated PCIe Lane [7] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_7_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_7_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [7] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [7]; if adjusted its associated PCIe Lane [7] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_7_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_7_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [7] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [7]; if adjusted its associated PCIe Lane [7] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_7_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_8_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [8] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [8]; if adjusted its associated PCIe Lane [8] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_8_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_8_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [8] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [8]; if adjusted its associated PCIe Lane [8] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_8_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_8_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [8] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [8]; if adjusted its associated PCIe Lane [8] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_8_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_9_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [9] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [9]; if adjusted its associated PCIe Lane [9] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_9_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_9_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [9] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [9]; if adjusted its associated PCIe Lane [9] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_9_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_9_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [9] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [9]; if adjusted its associated PCIe Lane [9] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_9_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_10_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [10] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [10]; if adjusted its associated PCIe Lane [10] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_10_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_10_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [10] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [10]; if adjusted its associated PCIe Lane [10] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_10_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_10_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [10] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [10]; if adjusted its associated PCIe Lane [10] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_10_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_11_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [11] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [11]; if adjusted its associated PCIe Lane [11] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_11_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_11_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [11] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [11]; if adjusted its associated PCIe Lane [11] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_11_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_11_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [11] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [11]; if adjusted its associated PCIe Lane [11] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_11_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_12_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [12] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [12]; if adjusted its associated PCIe Lane [12] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_12_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_12_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [12] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [12]; if adjusted its associated PCIe Lane [12] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_12_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_12_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [12] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [12]; if adjusted its associated PCIe Lane [12] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_12_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_13_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [13] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [13]; if adjusted its associated PCIe Lane [13] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_13_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_13_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [13] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [13]; if adjusted its associated PCIe Lane [13] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_13_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_13_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [13] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [13]; if adjusted its associated PCIe Lane [13] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_13_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_14_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [14] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [14]; if adjusted its associated PCIe Lane [14] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_14_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_14_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [14] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [14]; if adjusted its associated PCIe Lane [14] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_14_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_14_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [14] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [14]; if adjusted its associated PCIe Lane [14] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_14_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_15_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [15] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [15]; if adjusted its associated PCIe Lane [15] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_15_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_15_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [15] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [15]; if adjusted its associated PCIe Lane [15] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_15_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_15_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [15] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [15]; if adjusted its associated PCIe Lane [15] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_15_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_16_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [16] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [16]; if adjusted its associated PCIe Lane [16] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_16_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_16_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [16] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [16]; if adjusted its associated PCIe Lane [16] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_16_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_16_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [16] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [16]; if adjusted its associated PCIe Lane [16] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_16_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_17_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [17] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [17]; if adjusted its associated PCIe Lane [17] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_17_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_17_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [17] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [17]; if adjusted its associated PCIe Lane [17] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_17_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_17_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [17] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [17]; if adjusted its associated PCIe Lane [17] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_17_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_18_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [18] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [18]; if adjusted its associated PCIe Lane [18] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_18_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_18_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [18] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [18]; if adjusted its associated PCIe Lane [18] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_18_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_18_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [18] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [18]; if adjusted its associated PCIe Lane [18] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_18_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_19_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [19] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [19]; if adjusted its associated PCIe Lane [19] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_19_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_19_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [19] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [19]; if adjusted its associated PCIe Lane [19] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_19_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_19_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [19] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [19]; if adjusted its associated PCIe Lane [19] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_19_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_20_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [20] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [20]; if adjusted its associated PCIe Lane [20] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_20_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_20_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [20] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [20]; if adjusted its associated PCIe Lane [20] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_20_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_20_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [20] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [20]; if adjusted its associated PCIe Lane [20] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_20_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_21_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [21] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_21_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_21_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [21] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_21_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_21_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [21] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_21_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_22_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [22] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_22_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_22_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [22] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_22_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_22_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [22] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_22_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_23_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [23] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_23_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_23_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [23] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_23_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_23_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [23] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_23_TX_EQ_Cp"/>
            <PCH_PCIe_Gen4_Lane_24_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH PCIe Gen4 Lane [24] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_24_TX_EQ_Cm"/>
            <PCH_PCIe_Gen4_Lane_24_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH PCIe Gen4 Lane [24] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_24_TX_EQ_C0"/>
            <PCH_PCIe_Gen4_Lane_24_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH PCIe Gen4 Lane [24] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCH_PCIe_Gen4_Lane_24_TX_EQ_Cp"/>
         </PCHPCIeHSIOPHYSettings>
         <PCHSATAHSIOPHYSettings label="PCH SATA HSIO PHY Settings">
            <SATA_Gen_1_2_3_Lanes_7_0_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '1000 mVppd', '1100 mVppd']" label="PCH SATA Gen1/2/3 Lanes [7:0] TX_Vboost" help_text="This setting configures the Voltage Swing on SATA Lanes [7:0]" key="SphyPlugin:SphyNvar:SATA_Gen_1_2_3_Lanes_7_0_TX_Vboost"/>
            <SATA_Gen3_Lane_0_RX_CTLE_Boost value="Default" value_list="['Default', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB']" label="PCH SATA Gen3 Lane [0] RX_CTLE_Boost" help_text="This setting configures the Gen3 RX CTLE Boost on SATA Lane [0]" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_0_RX_CTLE_Boost"/>
            <SATA_Gen3_Lane_1_RX_CTLE_Boost value="Default" value_list="['Default', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB']" label="PCH SATA Gen3 Lane [1] RX_CTLE_Boost" help_text="This setting configures the Gen3 RX CTLE Boost on SATA Lane [1]" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_1_RX_CTLE_Boost"/>
            <SATA_Gen3_Lane_2_RX_CTLE_Boost value="Default" value_list="['Default', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB']" label="PCH SATA Gen3 Lane [2] RX_CTLE_Boost" help_text="This setting configures the Gen3 RX CTLE Boost on SATA Lane [2]" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_2_RX_CTLE_Boost"/>
            <SATA_Gen3_Lane_3_RX_CTLE_Boost value="Default" value_list="['Default', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB']" label="PCH SATA Gen3 Lane [3] RX_CTLE_Boost" help_text="This setting configures the Gen3 RX CTLE Boost on SATA Lane [3]" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_3_RX_CTLE_Boost"/>
            <SATA_Gen3_Lane_4_RX_CTLE_Boost value="Default" value_list="['Default', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB']" label="PCH SATA Gen3 Lane [4] RX_CTLE_Boost" help_text="This setting configures the Gen3 RX CTLE Boost on SATA Lane [4]" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_4_RX_CTLE_Boost"/>
            <SATA_Gen3_Lane_5_RX_CTLE_Boost value="Default" value_list="['Default', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB']" label="PCH SATA Gen3 Lane [5] RX_CTLE_Boost" help_text="This setting configures the Gen3 RX CTLE Boost on SATA Lane [5]" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_5_RX_CTLE_Boost"/>
            <SATA_Gen3_Lane_6_RX_CTLE_Boost value="Default" value_list="['Default', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB']" label="PCH SATA Gen3 Lane [6] RX_CTLE_Boost" help_text="This setting configures the Gen3 RX CTLE Boost on SATA Lane [6]" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_6_RX_CTLE_Boost"/>
            <SATA_Gen3_Lane_7_RX_CTLE_Boost value="Default" value_list="['Default', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB']" label="PCH SATA Gen3 Lane [7] RX_CTLE_Boost" help_text="This setting configures the Gen3 RX CTLE Boost on SATA Lane [7]" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_7_RX_CTLE_Boost"/>
            <SATA_Gen1_Lane_0_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen1 Lane [0] TX_EQ_Cm" help_text="Gen1 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [0]; if adjusted its associated SATA Lane [0] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_0_TX_EQ_Cm"/>
            <SATA_Gen1_Lane_0_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen1 Lane [0] TX_EQ_C0" help_text="Gen1 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [0]; if adjusted its associated SATA Lane [0] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_0_TX_EQ_C0"/>
            <SATA_Gen1_Lane_0_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen1 Lane [0] TX_EQ_Cp" help_text="Gen1 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [0]; if adjusted its associated SATA Lane [0] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_0_TX_EQ_Cp"/>
            <SATA_Gen1_Lane_1_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen1 Lane [1] TX_EQ_Cm" help_text="Gen1 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [1]; if adjusted its associated SATA Lane [1] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_1_TX_EQ_Cm"/>
            <SATA_Gen1_Lane_1_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen1 Lane [1] TX_EQ_C0" help_text="Gen1 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [1]; if adjusted its associated SATA Lane [1] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_1_TX_EQ_C0"/>
            <SATA_Gen1_Lane_1_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen1 Lane [1] TX_EQ_Cp" help_text="Gen1 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [1]; if adjusted its associated SATA Lane [1] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_1_TX_EQ_Cp"/>
            <SATA_Gen1_Lane_2_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen1 Lane [2] TX_EQ_Cm" help_text="Gen1 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [2]; if adjusted its associated SATA Lane [2] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_2_TX_EQ_Cm"/>
            <SATA_Gen1_Lane_2_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen1 Lane [2] TX_EQ_C0" help_text="Gen1 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [2]; if adjusted its associated SATA Lane [2] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_2_TX_EQ_C0"/>
            <SATA_Gen1_Lane_2_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen1 Lane [2] TX_EQ_Cp" help_text="Gen1 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [2]; if adjusted its associated SATA Lane [2] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_2_TX_EQ_Cp"/>
            <SATA_Gen1_Lane_3_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen1 Lane [3] TX_EQ_Cm" help_text="Gen1 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [3]; if adjusted its associated SATA Lane [3] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_3_TX_EQ_Cm"/>
            <SATA_Gen1_Lane_3_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen1 Lane [3] TX_EQ_C0" help_text="Gen1 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [3]; if adjusted its associated SATA Lane [3] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_3_TX_EQ_C0"/>
            <SATA_Gen1_Lane_3_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen1 Lane [3] TX_EQ_Cp" help_text="Gen1 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [3]; if adjusted its associated SATA Lane [3] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_3_TX_EQ_Cp"/>
            <SATA_Gen1_Lane_4_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen1 Lane [4] TX_EQ_Cm" help_text="Gen1 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [4]; if adjusted its associated SATA Lane [4] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_4_TX_EQ_Cm"/>
            <SATA_Gen1_Lane_4_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen1 Lane [4] TX_EQ_C0" help_text="Gen1 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [4]; if adjusted its associated SATA Lane [4] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_4_TX_EQ_C0"/>
            <SATA_Gen1_Lane_4_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen1 Lane [4] TX_EQ_Cp" help_text="Gen1 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [4]; if adjusted its associated SATA Lane [4] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_4_TX_EQ_Cp"/>
            <SATA_Gen1_Lane_5_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen1 Lane [5] TX_EQ_Cm" help_text="Gen1 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [5]; if adjusted its associated SATA Lane [5] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_5_TX_EQ_Cm"/>
            <SATA_Gen1_Lane_5_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen1 Lane [5] TX_EQ_C0" help_text="Gen1 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [5]; if adjusted its associated SATA Lane [5] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_5_TX_EQ_C0"/>
            <SATA_Gen1_Lane_5_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen1 Lane [5] TX_EQ_Cp" help_text="Gen1 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [5]; if adjusted its associated SATA Lane [5] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_5_TX_EQ_Cp"/>
            <SATA_Gen1_Lane_6_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen1 Lane [6] TX_EQ_Cm" help_text="Gen1 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [6]; if adjusted its associated SATA Lane [6] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_6_TX_EQ_Cm"/>
            <SATA_Gen1_Lane_6_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen1 Lane [6] TX_EQ_C0" help_text="Gen1 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [6]; if adjusted its associated SATA Lane [6] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_6_TX_EQ_C0"/>
            <SATA_Gen1_Lane_6_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen1 Lane [6] TX_EQ_Cp" help_text="Gen1 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [6]; if adjusted its associated SATA Lane [6] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_6_TX_EQ_Cp"/>
            <SATA_Gen1_Lane_7_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen1 Lane [7] TX_EQ_Cm" help_text="Gen1 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [7]; if adjusted its associated SATA Lane [7] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_7_TX_EQ_Cm"/>
            <SATA_Gen1_Lane_7_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen1 Lane [7] TX_EQ_C0" help_text="Gen1 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [7]; if adjusted its associated SATA Lane [7] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_7_TX_EQ_C0"/>
            <SATA_Gen1_Lane_7_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen1 Lane [7] TX_EQ_Cp" help_text="Gen1 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [7]; if adjusted its associated SATA Lane [7] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_7_TX_EQ_Cp"/>
            <SATA_Gen2_Lane_0_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen2 Lane [0] TX_EQ_Cm" help_text="Gen2 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [0]; if adjusted its associated SATA Lane [0] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_0_TX_EQ_Cm"/>
            <SATA_Gen2_Lane_0_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen2 Lane [0] TX_EQ_C0" help_text="Gen2 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [0]; if adjusted its associated SATA Lane [0] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_0_TX_EQ_C0"/>
            <SATA_Gen2_Lane_0_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen2 Lane [0] TX_EQ_Cp" help_text="Gen2 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [0]; if adjusted its associated SATA Lane [0] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_0_TX_EQ_Cp"/>
            <SATA_Gen2_Lane_1_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen2 Lane [1] TX_EQ_Cm" help_text="Gen2 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [1]; if adjusted its associated SATA Lane [1] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_1_TX_EQ_Cm"/>
            <SATA_Gen2_Lane_1_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen2 Lane [1] TX_EQ_C0" help_text="Gen2 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [1]; if adjusted its associated SATA Lane [1] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_1_TX_EQ_C0"/>
            <SATA_Gen2_Lane_1_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen2 Lane [1] TX_EQ_Cp" help_text="Gen2 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [1]; if adjusted its associated SATA Lane [1] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_1_TX_EQ_Cp"/>
            <SATA_Gen2_Lane_2_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen2 Lane [2] TX_EQ_Cm" help_text="Gen2 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [2]; if adjusted its associated SATA Lane [2] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_2_TX_EQ_Cm"/>
            <SATA_Gen2_Lane_2_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen2 Lane [2] TX_EQ_C0" help_text="Gen2 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [2]; if adjusted its associated SATA Lane [2] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_2_TX_EQ_C0"/>
            <SATA_Gen2_Lane_2_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen2 Lane [2] TX_EQ_Cp" help_text="Gen2 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [2]; if adjusted its associated SATA Lane [2] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_2_TX_EQ_Cp"/>
            <SATA_Gen2_Lane_3_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen2 Lane [3] TX_EQ_Cm" help_text="Gen2 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [3]; if adjusted its associated SATA Lane [3] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_3_TX_EQ_Cm"/>
            <SATA_Gen2_Lane_3_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen2 Lane [3] TX_EQ_C0" help_text="Gen2 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [3]; if adjusted its associated SATA Lane [3] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_3_TX_EQ_C0"/>
            <SATA_Gen2_Lane_3_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen2 Lane [3] TX_EQ_Cp" help_text="Gen2 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [3]; if adjusted its associated SATA Lane [3] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_3_TX_EQ_Cp"/>
            <SATA_Gen2_Lane_4_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen2 Lane [4] TX_EQ_Cm" help_text="Gen2 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [4]; if adjusted its associated SATA Lane [4] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_4_TX_EQ_Cm"/>
            <SATA_Gen2_Lane_4_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen2 Lane [4] TX_EQ_C0" help_text="Gen2 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [4]; if adjusted its associated SATA Lane [4] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_4_TX_EQ_C0"/>
            <SATA_Gen2_Lane_4_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen2 Lane [4] TX_EQ_Cp" help_text="Gen2 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [4]; if adjusted its associated SATA Lane [4] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_4_TX_EQ_Cp"/>
            <SATA_Gen2_Lane_5_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen2 Lane [5] TX_EQ_Cm" help_text="Gen2 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [5]; if adjusted its associated SATA Lane [5] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_5_TX_EQ_Cm"/>
            <SATA_Gen2_Lane_5_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen2 Lane [5] TX_EQ_C0" help_text="Gen2 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [5]; if adjusted its associated SATA Lane [5] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_5_TX_EQ_C0"/>
            <SATA_Gen2_Lane_5_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen2 Lane [5] TX_EQ_Cp" help_text="Gen2 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [5]; if adjusted its associated SATA Lane [5] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_5_TX_EQ_Cp"/>
            <SATA_Gen2_Lane_6_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen2 Lane [6] TX_EQ_Cm" help_text="Gen2 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [6]; if adjusted its associated SATA Lane [6] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_6_TX_EQ_Cm"/>
            <SATA_Gen2_Lane_6_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen2 Lane [6] TX_EQ_C0" help_text="Gen2 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [6]; if adjusted its associated SATA Lane [6] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_6_TX_EQ_C0"/>
            <SATA_Gen2_Lane_6_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen2 Lane [6] TX_EQ_Cp" help_text="Gen2 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [6]; if adjusted its associated SATA Lane [6] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_6_TX_EQ_Cp"/>
            <SATA_Gen2_Lane_7_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen2 Lane [7] TX_EQ_Cm" help_text="Gen2 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [7]; if adjusted its associated SATA Lane [7] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_7_TX_EQ_Cm"/>
            <SATA_Gen2_Lane_7_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen2 Lane [7] TX_EQ_C0" help_text="Gen2 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [7]; if adjusted its associated SATA Lane [7] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_7_TX_EQ_C0"/>
            <SATA_Gen2_Lane_7_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen2 Lane [7] TX_EQ_Cp" help_text="Gen2 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [7]; if adjusted its associated SATA Lane [7] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_7_TX_EQ_Cp"/>
            <SATA_Gen3_Lane_0_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen3 Lane [0] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [0]; if adjusted its associated SATA Lane [0] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_0_TX_EQ_Cm"/>
            <SATA_Gen3_Lane_0_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen3 Lane [0] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [0]; if adjusted its associated SATA Lane [0] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_0_TX_EQ_C0"/>
            <SATA_Gen3_Lane_0_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen3 Lane [0] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [0]; if adjusted its associated SATA Lane [0] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_0_TX_EQ_Cp"/>
            <SATA_Gen3_Lane_1_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen3 Lane [1] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [1]; if adjusted its associated SATA Lane [1] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_1_TX_EQ_Cm"/>
            <SATA_Gen3_Lane_1_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen3 Lane [1] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [1]; if adjusted its associated SATA Lane [1] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_1_TX_EQ_C0"/>
            <SATA_Gen3_Lane_1_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen3 Lane [1] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [1]; if adjusted its associated SATA Lane [1] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_1_TX_EQ_Cp"/>
            <SATA_Gen3_Lane_2_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen3 Lane [2] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [2]; if adjusted its associated SATA Lane [2] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_2_TX_EQ_Cm"/>
            <SATA_Gen3_Lane_2_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen3 Lane [2] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [2]; if adjusted its associated SATA Lane [2] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_2_TX_EQ_C0"/>
            <SATA_Gen3_Lane_2_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen3 Lane [2] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [2]; if adjusted its associated SATA Lane [2] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_2_TX_EQ_Cp"/>
            <SATA_Gen3_Lane_3_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen3 Lane [3] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [3]; if adjusted its associated SATA Lane [3] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_3_TX_EQ_Cm"/>
            <SATA_Gen3_Lane_3_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen3 Lane [3] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [3]; if adjusted its associated SATA Lane [3] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_3_TX_EQ_C0"/>
            <SATA_Gen3_Lane_3_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen3 Lane [3] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [3]; if adjusted its associated SATA Lane [3] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_3_TX_EQ_Cp"/>
            <SATA_Gen3_Lane_4_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen3 Lane [4] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [4]; if adjusted its associated SATA Lane [4] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_4_TX_EQ_Cm"/>
            <SATA_Gen3_Lane_4_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen3 Lane [4] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [4]; if adjusted its associated SATA Lane [4] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_4_TX_EQ_C0"/>
            <SATA_Gen3_Lane_4_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen3 Lane [4] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [4]; if adjusted its associated SATA Lane [4] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_4_TX_EQ_Cp"/>
            <SATA_Gen3_Lane_5_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen3 Lane [5] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [5]; if adjusted its associated SATA Lane [5] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_5_TX_EQ_Cm"/>
            <SATA_Gen3_Lane_5_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen3 Lane [5] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [5]; if adjusted its associated SATA Lane [5] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_5_TX_EQ_C0"/>
            <SATA_Gen3_Lane_5_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen3 Lane [5] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [5]; if adjusted its associated SATA Lane [5] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_5_TX_EQ_Cp"/>
            <SATA_Gen3_Lane_6_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen3 Lane [6] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [6]; if adjusted its associated SATA Lane [6] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_6_TX_EQ_Cm"/>
            <SATA_Gen3_Lane_6_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen3 Lane [6] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [6]; if adjusted its associated SATA Lane [6] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_6_TX_EQ_C0"/>
            <SATA_Gen3_Lane_6_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen3 Lane [6] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [6]; if adjusted its associated SATA Lane [6] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_6_TX_EQ_Cp"/>
            <SATA_Gen3_Lane_7_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCH SATA Gen3 Lane [7] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [7]; if adjusted its associated SATA Lane [7] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_7_TX_EQ_Cm"/>
            <SATA_Gen3_Lane_7_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCH SATA Gen3 Lane [7] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [7]; if adjusted its associated SATA Lane [7] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_7_TX_EQ_C0"/>
            <SATA_Gen3_Lane_7_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCH SATA Gen3 Lane [7] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [7]; if adjusted its associated SATA Lane [7] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_7_TX_EQ_Cp"/>
         </PCHSATAHSIOPHYSettings>
         <PCHUSB3.2HSIOPHYSettings label="PCH USB3.2 HSIO PHY Settings">
            <USB3.2_Gen1_2_Lanes_4_1_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '950 mVppd', '1000 mVppd']" label="PCH USB3.2 Gen1/2 Lanes [4:1] TX_Vboost" help_text="This setting configures the Voltage Swing on USB3.2 Lanes [4:1]" key="SphyPlugin:SphyNvar:USB3.2_Gen1_2_Lanes_4_1_TX_Vboost"/>
            <USB3.2_Gen1_2_Lanes_6_5_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '950 mVppd', '1000 mVppd']" label="PCH USB3.2 Gen1/2 Lanes [6:5] TX_Vboost" help_text="This setting configures the Voltage Swing on USB3.2 Lanes [6:5]" key="SphyPlugin:SphyNvar:USB3.2_Gen1_2_Lanes_6_5_TX_Vboost"/>
            <USB3.2_Gen1_2_Lanes_10_7_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '950 mVppd', '1000 mVppd']" label="PCH USB3.2 Gen1/2 Lanes [10:7] TX_Vboost" help_text="This setting configures the Voltage Swing on USB3.2 Lanes [10:7]" key="SphyPlugin:SphyNvar:USB3.2_Gen1_2_Lanes_10_7_TX_Vboost"/>
         </PCHUSB3.2HSIOPHYSettings>
      </PCH_OEM_Configuration>
   </FlexIO>
   <Gpio label="GPIO">
      <MeFeaturePins label="ME Feature Pins">
         <CpuDetection value="None" value_list="['None', 'GPP_A_0', 'GPP_A_1', 'GPP_A_2', 'GPP_A_3', 'GPP_A_4', 'GPP_A_5', 'GPP_A_6', 'GPP_A_7', 'GPP_A_8', 'GPP_A_9', 'GPP_A_10', 'GPP_A_11', 'GPP_A_13', 'GPP_A_14', 'GPP_A_15', 'GPP_A_16', 'GPP_B_0', 'GPP_B_1', 'GPP_B_2', 'GPP_B_3', 'GPP_B_4', 'GPP_B_5', 'GPP_B_6', 'GPP_B_7', 'GPP_B_8', 'GPP_B_9', 'GPP_B_10', 'GPP_B_11', 'GPP_B_12', 'GPP_B_13', 'GPP_B_14', 'GPP_B_15', 'GPP_B_16', 'GPP_B_17', 'GPP_B_18', 'GPP_B_19', 'GPP_B_20', 'GPP_B_21', 'GPP_B_22', 'GPP_B_23', 'GPP_C_0', 'GPP_C_1', 'GPP_C_2', 'GPP_C_3', 'GPP_C_4', 'GPP_C_5', 'GPP_C_6', 'GPP_C_7', 'GPP_C_8', 'GPP_C_9', 'GPP_C_10', 'GPP_C_11', 'GPP_C_12', 'GPP_C_13', 'GPP_C_14', 'GPP_C_15', 'GPP_C_16', 'GPP_C_17', 'GPP_C_18', 'GPP_C_19', 'GPP_C_20', 'GPP_C_21', 'GPP_C_22', 'GPP_C_23', 'GPP_D_3', 'GPP_D_4', 'GPP_D_5', 'GPP_D_6', 'GPP_D_7', 'GPP_D_8', 'GPP_D_9', 'GPP_D_10', 'GPP_D_11', 'GPP_D_12', 'GPP_D_13', 'GPP_D_14', 'GPP_D_15', 'GPP_D_16', 'GPP_D_17', 'GPP_D_18', 'GPP_D_19', 'GPP_D_20', 'GPP_D_23', 'GPP_E_0', 'GPP_E_1', 'GPP_E_2', 'GPP_E_3', 'GPP_E_4', 'GPP_E_5', 'GPP_E_6', 'GPP_E_7', 'GPP_E_8', 'GPP_E_9', 'GPP_E_10', 'GPP_E_11', 'GPP_E_12', 'GPP_E_13', 'GPP_E_14', 'GPP_E_15', 'GPP_E_16', 'GPP_E_17', 'GPP_E_18', 'GPP_E_19', 'GPP_E_20', 'GPP_E_21', 'GPP_E_22', 'GPP_E_23', 'GPP_F_0', 'GPP_F_1', 'GPP_F_2', 'GPP_F_3', 'GPP_F_4', 'GPP_F_5', 'GPP_F_6', 'GPP_F_7', 'GPP_F_8', 'GPP_F_9', 'GPP_F_10', 'GPP_F_11', 'GPP_F_12', 'GPP_F_13', 'GPP_F_14', 'GPP_F_15', 'GPP_F_16', 'GPP_F_17', 'GPP_F_18', 'GPP_F_19', 'GPP_F_20', 'GPP_F_21', 'GPP_F_22', 'GPP_F_23', 'GPP_G_0', 'GPP_G_1', 'GPP_G_2', 'GPP_G_3', 'GPP_G_4', 'GPP_G_5', 'GPP_G_6', 'GPP_G_7', 'GPP_H_0', 'GPP_H_1', 'GPP_H_2', 'GPP_H_3', 'GPP_H_4', 'GPP_H_5', 'GPP_H_6', 'GPP_H_7', 'GPP_H_8', 'GPP_H_9', 'GPP_H_10', 'GPP_H_11', 'GPP_H_12', 'GPP_H_13', 'GPP_H_14', 'GPP_H_15', 'GPP_H_16', 'GPP_H_17', 'GPP_H_18', 'GPP_H_19', 'GPP_H_20', 'GPP_H_21', 'GPP_H_22', 'GPP_H_23', 'GPD_0', 'GPD_1', 'GPD_2', 'GPD_3', 'GPD_4', 'GPD_5', 'GPD_6', 'GPD_7', 'GPD_8', 'GPD_9', 'GPD_10', 'GPD_11']" label="CPU Detection" help_text="" key="CsePlugin:MeFeaturesGpioNvar:cpu_detection"/>
      </MeFeaturePins>
      <GpioVccioVoltageControl label="GPIO VCCIO Voltage Control">
         <GppImstrVoltSelect value="3.3Volts" value_list="['3.3Volts', '1.8Volts']" label="GPP_I Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_I GPIO pins." key="DescriptorPlugin:PCH:GppImstrVoltSelect"/>
         <GppEmstrVoltSelect value="3.3Volts" value_list="['3.3Volts', '1.8Volts']" label="GPP_E Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_E GPIO pins." key="DescriptorPlugin:PCH:GppEmstrVoltSelect"/>
         <GppKmstrVoltSelect value="3.3Volts" value_list="['3.3Volts', '1.8Volts']" label="GPP_K Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_K GPIO pins." key="DescriptorPlugin:PCH:GppKmstrVoltSelect"/>
         <GppFmstrVoltSelect value="3.3Volts" value_list="['3.3Volts', '1.8Volts']" label="GPP_F Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_F GPIO pins." key="DescriptorPlugin:PCH:GppFmstrVoltSelect"/>
         <GppCmstrVoltSelect value="3.3Volts" value_list="['3.3Volts', '1.8Volts']" label="GPP_C Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_C GPIO pins." key="DescriptorPlugin:PCH:GppCmstrVoltSelect"/>
         <GppHmstrVoltSelect value="3.3Volts" value_list="['3.3Volts', '1.8Volts']" label="GPP_H Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_H GPIO pins." key="DescriptorPlugin:PCH:GppHmstrVoltSelect"/>
         <GppBmstrVoltSelect value="3.3Volts" value_list="['3.3Volts', '1.8Volts']" label="GPP_B Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_D GPIO pins." key="DescriptorPlugin:PCH:GppBmstrVoltSelect"/>
         <Clkout48ModeConfig value="GPP_B6" value_list="['CLKOUT_48', 'GPP_B6']" label="Clockout 48 Mode Configuration" help_text="This setting determines the native mode of operation for the CLKOUT_48 signal." key="DescriptorPlugin:PCH:Clkout48ModeConfig"/>
         <GppDmstrVoltSelect value="3.3Volts" value_list="['3.3Volts', '1.8Volts']" label="GPP_D Group Master Voltage Select" help_text="This setting controls configures the VCCIO voltage all of the GPP_D GPIO pins." key="DescriptorPlugin:PCH:GppDmstrVoltSelect"/>
         <HdaVoltSelect value="3.3Volts" value_list="['3.3Volts', '1.8Volts']" label="Intel(R) HD Audio Voltage Select" help_text="This setting controls configures the VCCIO voltage for all of the Intel(R) HD Audio GPIO pins. Note: This setting controls voltage select for GPP_R." key="DescriptorPlugin:PCH:HdaVoltSelect"/>
      </GpioVccioVoltageControl>
      <GpioModeControl label="GPIO Mode Control">
         <BattLowGpd0Config value="Enable as Battery Low" value_list="['Enable as Battery Low', 'Enable as GPD0']" label="Battery Low / GPD0 Signal Configuration" help_text="This setting allows the user to assign the Battery Low / GPD0 signal as Battery Low or as GDP0. For further details see Meteor Lake Platform Controller Hub EDS." key="DescriptorPlugin:PCH:BattLowGpd0Config"/>
      </GpioModeControl>
      <SocGpioPModeCsiCfg label="SOC GPIO P Mode Control">
         <gpp_sa_14_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sa_14 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sa_14_pmode"/>
         <gpp_sa_15_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sa_15 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sa_15_pmode"/>
         <gpp_sa_16_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sa_16 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sa_16_pmode"/>
         <gpp_sb_0_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sb_0 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sb_0_pmode"/>
         <gpp_sb_1_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sb_1 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sb_1_pmode"/>
         <gpp_sb_2_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sb_2 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sb_2_pmode"/>
         <gpp_sb_3_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sb_3 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sb_3_pmode"/>
         <gpp_sb_4_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sb_4 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sb_4_pmode"/>
         <gpp_sb_5_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sb_5 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sb_5_pmode"/>
         <gpp_sb_6_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sb_6 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sb_6_pmode"/>
         <gpp_sb_7_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sb_7 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sb_7_pmode"/>
         <gpp_sb_8_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sb_8 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sb_8_pmode"/>
         <gpp_sb_9_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sb_9 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sb_9_pmode"/>
         <gpp_sb_10_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sb_10 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sb_10_pmode"/>
         <gpp_sb_11_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sb_11 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sb_11_pmode"/>
         <gpp_sb_12_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sb_12 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sb_12_pmode"/>
         <gpp_sb_13_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sb_13 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sb_13_pmode"/>
         <gpp_sb_14_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sb_14 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sb_14_pmode"/>
         <gpp_sb_15_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sb_15 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sb_15_pmode"/>
         <gpp_sb_16_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sb_16 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sb_16_pmode"/>
         <gpp_sd_0_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sd_0 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sd_0_pmode"/>
         <gpp_sd_1_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sd_1 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sd_1_pmode"/>
         <gpp_sd_2_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sd_2 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sd_2_pmode"/>
         <gpp_sd_3_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sd_3 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sd_3_pmode"/>
         <gpp_sd_4_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sd_4 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sd_4_pmode"/>
         <gpp_sd_5_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sd_5 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sd_5_pmode"/>
         <gpp_sd_6_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sd_6 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sd_6_pmode"/>
         <gpp_sd_7_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sd_7 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sd_7_pmode"/>
         <gpp_sd_8_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sd_8 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sd_8_pmode"/>
         <gpp_sd_9_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sd_9 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sd_9_pmode"/>
         <gpp_sd_10_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sd_10 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sd_10_pmode"/>
         <gpp_sd_11_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sd_11 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sd_11_pmode"/>
         <gpp_sd_12_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sd_12 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sd_12_pmode"/>
         <gpp_sd_13_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sd_13 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sd_13_pmode"/>
         <gpp_sd_14_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sd_14 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sd_14_pmode"/>
         <gpp_sd_15_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sd_15 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sd_15_pmode"/>
         <gpp_sd_16_pmode value="default" value_list="['default', 'GPIO']" label="gpp_sd_16 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpp_sd_16_pmode"/>
      </SocGpioPModeCsiCfg>
      <SocGpioIOSStateCsiCfg label="SOC GPIO IOS State ">
         <gpp_sa_14_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sa_14 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sa_14_iosstate"/>
         <gpp_sa_15_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sa_15 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sa_15_iosstate"/>
         <gpp_sa_16_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sa_16 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sa_16_iosstate"/>
         <gpp_sb_0_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sb_0 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sb_0_iosstate"/>
         <gpp_sb_1_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sb_1 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sb_1_iosstate"/>
         <gpp_sb_2_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sb_2 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sb_2_iosstate"/>
         <gpp_sb_3_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sb_3 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sb_3_iosstate"/>
         <gpp_sb_4_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sb_4 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sb_4_iosstate"/>
         <gpp_sb_5_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sb_5 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sb_5_iosstate"/>
         <gpp_sb_6_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sb_6 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sb_6_iosstate"/>
         <gpp_sb_7_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sb_7 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sb_7_iosstate"/>
         <gpp_sb_8_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sb_8 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sb_8_iosstate"/>
         <gpp_sb_9_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sb_9 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sb_9_iosstate"/>
         <gpp_sb_10_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sb_10 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sb_10_iosstate"/>
         <gpp_sb_11_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sb_11 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sb_11_iosstate"/>
         <gpp_sb_12_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sb_12 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sb_12_iosstate"/>
         <gpp_sb_13_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sb_13 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sb_13_iosstate"/>
         <gpp_sb_14_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sb_14 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sb_14_iosstate"/>
         <gpp_sb_15_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sb_15 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sb_15_iosstate"/>
         <gpp_sb_16_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sb_16 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sb_16_iosstate"/>
         <gpp_sd_0_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sd_0 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sd_0_iosstate"/>
         <gpp_sd_1_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sd_1 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sd_1_iosstate"/>
         <gpp_sd_2_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sd_2 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sd_2_iosstate"/>
         <gpp_sd_3_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sd_3 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sd_3_iosstate"/>
         <gpp_sd_4_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sd_4 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sd_4_iosstate"/>
         <gpp_sd_5_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sd_5 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sd_5_iosstate"/>
         <gpp_sd_6_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sd_6 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sd_6_iosstate"/>
         <gpp_sd_7_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sd_7 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sd_7_iosstate"/>
         <gpp_sd_8_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sd_8 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sd_8_iosstate"/>
         <gpp_sd_9_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sd_9 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sd_9_iosstate"/>
         <gpp_sd_10_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sd_10 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sd_10_iosstate"/>
         <gpp_sd_11_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sd_11 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sd_11_iosstate"/>
         <gpp_sd_12_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sd_12 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sd_12_iosstate"/>
         <gpp_sd_13_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sd_13 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sd_13_iosstate"/>
         <gpp_sd_14_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sd_14 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sd_14_iosstate"/>
         <gpp_sd_15_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sd_15 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sd_15_iosstate"/>
         <gpp_sd_16_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpp_sd_16 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpp_sd_16_iosstate"/>
      </SocGpioIOSStateCsiCfg>
      <GpioTuning label="GPIO Tuning">
         <PchI2c0BuffPdStr18v value="50 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - I2C0 buffer PD strength for 1.8V operation" help_text="This setting configures the buffer pull-down strength for I2C0_SDA and I2C0_SCL signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - I2C0 buffer PU Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchI2c0BuffPdStr18v"/>
         <PchI2c0BuffPuStr18v value="50 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - I2C0 buffer PU strength for 1.8V operation" help_text="This setting configures the buffer pull-up strength for I2C0_SDA and I2C0_SCL signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - I2C0 buffer PD Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchI2c0BuffPuStr18v"/>
         <PchI2c0CurrentSrcStr value="4ma-14ma" value_list="['1ma-6ma', '2ma-8ma', '2.5ma-10ma', '3ma-12ma', '4ma-14ma', '5ma-19ma']" label="PCH - I2C0 current source strength" help_text="This setting configures the current source strength for I2C0 signals." key="DescriptorPlugin:PCH:PchI2c0CurrentSrcStr"/>
         <PchI2c1BuffPdStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - I2C1 buffer PD strength for 1.8V operation" help_text="This setting configures the buffer pull-down strength for I2C1_SDA and I2C1_SCL signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - I2C1 buffer PU Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchI2c1BuffPdStr18v"/>
         <PchI2c1BuffPuStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - I2C1 buffer PU strength for 1.8V operation" help_text="This setting configures the buffer pull-up strength for I2C1_SDA and I2C1_SCL signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - I2C1 buffer PD Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchI2c1BuffPuStr18v"/>
         <PchI2c1CurrentSrcStr value="4ma-14ma" value_list="['1ma-6ma', '2ma-8ma', '2.5ma-10ma', '3ma-12ma', '4ma-14ma', '5ma-19ma']" label="PCH - I2C1 current source strength" help_text="This setting configures the current source strength for I2C1 signals." key="DescriptorPlugin:PCH:PchI2c1CurrentSrcStr"/>
         <PchI2c0BuffPdStr33v value="50 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - I2C0 buffer PD strength for 3.3V operation" help_text="This setting configures the buffer pull-down strength for I2C0_SDA and I2C0_SCL signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - I2C0 buffer PU Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchI2c0BuffPdStr33v"/>
         <PchI2c0BuffPuStr33v value="50 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - I2C0 buffer PU strength for 3.3V operation" help_text="This setting configures the buffer pull-up strength for I2C0_SDA and I2C0_SCL signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - I2C0 buffer PD Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchI2c0BuffPuStr33v"/>
         <PchIshI2c0BuffPdStr18v value="50 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - ISH_I2C0 buffer PD strength for 1.8V operation" help_text="This setting configures the buffer pull-down strength for ISH_I2C0 clock and data signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - ISH_I2C0 buffer PU Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchIshI2c0BuffPdStr18v"/>
         <PchIshI2c0BuffPuStr18v value="50 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - ISH_I2C0 buffer PU strength for 1.8V operation" help_text="This setting configures the buffer pull-up strength for ISH_I2C0 clock and data signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - ISH_I2C0 buffer PD Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchIshI2c0BuffPuStr18v"/>
         <PchIsh_I2c0CurrentSrcStr value="4ma-14ma" value_list="['1ma-6ma', '2ma-8ma', '2.5ma-10ma', '3ma-12ma', '4ma-14ma', '5ma-19ma']" label="PCH - ISH_I2C0 current source strength" help_text="This setting configures the current source strength for ISH_I2C0 signals." key="DescriptorPlugin:PCH:PchIsh_I2c0CurrentSrcStr"/>
         <PchSml0balertBuffPdStr33v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SML0BALERT# buffer PD strength for 3.3 V operation" help_text="This setting configures the buffer pull-down strength for SML0BALERT# signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - SML0BALERT# buffer PU Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSml0balertBuffPdStr33v"/>
         <PchSml0balertBuffPuStr33v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SML0BALERT# buffer PU strength for 3.3 V operation" help_text="This setting configures the buffer pull-up strength for SML0BALERT# signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - SML0BALERT# buffer PD Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSml0balertBuffPuStr33v"/>
         <PchSml0balertBuffPdStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SML0BALERT# buffer PD strength for 1.8 V operation" help_text="This setting configures the buffer pull-down strength for SML0BALERT# signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - SML0BALERT# buffer PU Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSml0balertBuffPdStr18v"/>
         <PchSml0balertBuffPuStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SML0BALERT# buffer PU strength for 1.8 V operation" help_text="This setting configures the buffer pull-up strength for SML0BALERT# signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - SML0BALERT# buffer PU Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSml0balertBuffPuStr18v"/>
         <PchSml0BalertSlewRateStr value="Medium Slew Rate Strength" value_list="['Medium Slew Rate Strength', 'Fast Slew Rate Strength']" label="PCH - SML0BALERT# slew rate strength" help_text="This setting configures the slew rate strength for SML0BALERT#" key="DescriptorPlugin:PCH:PchSml0BalertSlewRateStr"/>
         <PchThc0BuffPdStr33v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - THC0_SPI1 buffer PD strength for 3.3 V operation" help_text="This setting configures the buffer pull-down strength for THC0_SPI1 signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - THC0_SPI1 buffer PU Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchThc0BuffPdStr33v"/>
         <PchThc0BuffPuStr33v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - THC0_SPI1 buffer PU strength for 3.3 V operation" help_text="This setting configures the buffer pull-up strength for THC0_SPI1 signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - THC0_SPI1 buffer PD Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchThc0BuffPuStr33v"/>
         <PchThc0BuffPdStr18v value="40 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - THC0_SPI1 buffer PD strength for 1.8 V operation" help_text="This setting configures the buffer pull-down strength for THC0_SPI1 signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - THC0_SPI1 buffer PU Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchThc0BuffPdStr18v"/>
         <PchThc0BuffPuStr18v value="40 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - THC0_SPI1 buffer PU strength for 1.8 V operation" help_text="This setting configures the buffer pull-up strength for THC0_SPI1 signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - THC0_SPI1 buffer PD Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchThc0BuffPuStr18v"/>
         <PchThc0Spi1SlewRateStr value="Medium Slew Rate Strength" value_list="['Medium Slew Rate Strength', 'Fast Slew Rate Strength']" label="PCH - THC0_SPI1 slew rate strength" help_text="This setting configures the slew rate strength for THC0_SPI1." key="DescriptorPlugin:PCH:PchThc0Spi1SlewRateStr"/>
         <PchSndw0ClkBuffStr1 value="133x57ohms" value_list="['400x80ohms', '200x67ohms', '133x57ohms', '100x50ohms']" label="PCH - SNDW0_CLK Buffer Strength 1" help_text="This setting configures the buffer strength for SNDW0_CLK signals." key="DescriptorPlugin:PCH:PchSndw0ClkBuffStr1"/>
         <PchSndw0ClkBuffStr2 value="50-80ohms" value_list="['100-400omhs', '50-80ohms']" label="PCH - SNDW0_CLK Buffer Strength 2" help_text="This setting configures the buffer strength for SNDW0_CLK signals." key="DescriptorPlugin:PCH:PchSndw0ClkBuffStr2"/>
         <PchSndw0ClkSlwRate value="Slow" value_list="['Slow', 'Middle', 'Fast', 'Fastest']" label="PCH - SNDW0_CLK Slew Rate" help_text="This setting configures the slew rate control for SNDW0_CLK." key="DescriptorPlugin:PCH:PchSndw0ClkSlwRate"/>
         <PchSndw0Data0BuffStr1 value="133x57ohms" value_list="['400x80ohms', '200x67ohms', '133x57ohms', '100x50ohms']" label="PCH - SNDW0_DATA0 Buffer Strength 1" help_text="This setting configures the buffer strength for SNDW0_DATA0 signals." key="DescriptorPlugin:PCH:PchSndw0Data0BuffStr1"/>
         <PchSndw0Data0BuffStr2 value="50-80ohms" value_list="['100-400omhs', '50-80ohms']" label="PCH - SNDW0_DATA0 Buffer Strength 2" help_text="This setting configures the buffer strength for SNDW0_DATA0 signals." key="DescriptorPlugin:PCH:PchSndw0Data0BuffStr2"/>
         <PchSndw0Data0SlwRate value="Slow" value_list="['Slow', 'Middle', 'Fast', 'Fastest']" label="PCH - SNDW0_DATA0 Slew Rate" help_text="This setting configures the slew rate control for SNDW0_DATA0." key="DescriptorPlugin:PCH:PchSndw0Data0SlwRate"/>
         <PchSndw1ClkBuffStr1 value="133x57ohms" value_list="['400x80ohms', '200x67ohms', '133x57ohms', '100x50ohms']" label="PCH - SNDW1_CLK Buffer Strength 1" help_text="This setting configures the buffer strength for SNDW1_CLK signals" key="DescriptorPlugin:PCH:PchSndw1ClkBuffStr1"/>
         <PchSndw1ClkBuffStr2 value="50-80ohms" value_list="['100-400omhs', '50-80ohms']" label="PCH - SNDW1_CLK Buffer Strength 2" help_text="This setting configures the buffer strength for SNDW1_CLK signals." key="DescriptorPlugin:PCH:PchSndw1ClkBuffStr2"/>
         <PchSndw1ClkSlwRate value="Slow" value_list="['Slow', 'Middle', 'Fast', 'Fastest']" label="PCH - SNDW1_CLK Slew Rate" help_text="This setting configures the slew rate control for SNDW1_CLK." key="DescriptorPlugin:PCH:PchSndw1ClkSlwRate"/>
         <PchSndw1DataBuffStr1 value="133x57ohms" value_list="['400x80ohms', '200x67ohms', '133x57ohms', '100x50ohms']" label="PCH - SNDW1_DATA Buffer Strength 1" help_text="This setting configures the buffer strength for SNDW1_DATA signals." key="DescriptorPlugin:PCH:PchSndw1DataBuffStr1"/>
         <PchSndw1DataBuffStr2 value="50-80ohms" value_list="['100-400omhs', '50-80ohms']" label="PCH - SNDW1_DATA Buffer Strength 2" help_text="This setting configures the buffer strength for SNDW1_DATA signals." key="DescriptorPlugin:PCH:PchSndw1DataBuffStr2"/>
         <PchSndw1DataSlwRate value="Slow" value_list="['Slow', 'Middle', 'Fast', 'Fastest']" label="PCH - SNDW1_DATA Slew Rate" help_text="This setting configures the slew rate control for SNDW1_DATA." key="DescriptorPlugin:PCH:PchSndw1DataSlwRate"/>
         <PchSndw2ClkBuffStr1 value="133x57ohms" value_list="['400x80ohms', '200x67ohms', '133x57ohms', '100x50ohms']" label="PCH - SNDW2_CLK Buffer Strength 1" help_text="This setting configures the buffer strength for SNDW2_CLK signals" key="DescriptorPlugin:PCH:PchSndw2ClkBuffStr1"/>
         <PchSndw2ClkBuffStr2 value="50-80ohms" value_list="['100-400omhs', '50-80ohms']" label="PCH - SNDW2_CLK Buffer Strength 2" help_text="This setting configures the buffer strength for SNDW2_CLK signals." key="DescriptorPlugin:PCH:PchSndw2ClkBuffStr2"/>
         <PchSndw2ClkSlwRate value="Slow" value_list="['Slow', 'Middle', 'Fast', 'Fastest']" label="PCH - SNDW2_CLK Slew Rate" help_text="This setting configures the slew rate control for SNDW2_CLK." key="DescriptorPlugin:PCH:PchSndw2ClkSlwRate"/>
         <PchSndw2DataBuffStr1 value="133x57ohms" value_list="['400x80ohms', '200x67ohms', '133x57ohms', '100x50ohms']" label="PCH - SNDW2_DATA Buffer Strength 1" help_text="This setting configures the buffer strength for SNDW2_DATA signals." key="DescriptorPlugin:PCH:PchSndw2DataBuffStr1"/>
         <PchSndw2DataBuffStr2 value="50-80ohms" value_list="['100-400omhs', '50-80ohms']" label="PCH - SNDW2_DATA Buffer Strength 2" help_text="This setting configures the buffer strength for SNDW2_DATA signals." key="DescriptorPlugin:PCH:PchSndw2DataBuffStr2"/>
         <PchSndw2DataSlwRate value="Slow" value_list="['Slow', 'Middle', 'Fast', 'Fastest']" label="PCH - SNDW2_DATA Slew Rate" help_text="This setting configures the slew rate control for SNDW2_DATA." key="DescriptorPlugin:PCH:PchSndw2DataSlwRate"/>
         <PchSndw3ClkBuffStr1 value="133x57ohms" value_list="['400x80ohms', '200x67ohms', '133x57ohms', '100x50ohms']" label="PCH - SNDW3_CLK Buffer Strength 1" help_text="This setting configures the buffer strength for SNDW3_CLK signals" key="DescriptorPlugin:PCH:PchSndw3ClkBuffStr1"/>
         <PchSndw3ClkBuffStr2 value="50-80ohms" value_list="['100-400omhs', '50-80ohms']" label="PCH - SNDW3_CLK Buffer Strength 2" help_text="This setting configures the buffer strength for SNDW3_CLK signals." key="DescriptorPlugin:PCH:PchSndw3ClkBuffStr2"/>
         <PchSndw3ClkSlwRate value="Slow" value_list="['Slow', 'Middle', 'Fast', 'Fastest']" label="PCH - SNDW3_CLK Slew Rate" help_text="This setting configures the slew rate control for SNDW3_CLK." key="DescriptorPlugin:PCH:PchSndw3ClkSlwRate"/>
         <PchSndw3DataBuffStr1 value="133x57ohms" value_list="['400x80ohms', '200x67ohms', '133x57ohms', '100x50ohms']" label="PCH - SNDW3_DATA Buffer Strength 1" help_text="This setting configures the buffer strength for SNDW3_DATA signals." key="DescriptorPlugin:PCH:PchSndw3DataBuffStr1"/>
         <PchSndw3DataBuffStr2 value="50-80ohms" value_list="['100-400omhs', '50-80ohms']" label="PCH - SNDW3_DATA Buffer Strength 2" help_text="This setting configures the buffer strength for SNDW3_DATA signals." key="DescriptorPlugin:PCH:PchSndw3DataBuffStr2"/>
         <PchSndw3DataSlwRate value="Slow" value_list="['Slow', 'Middle', 'Fast', 'Fastest']" label="PCH - SNDW3_DATA Slew Rate" help_text="This setting configures the slew rate control for SNDW3_DATA." key="DescriptorPlugin:PCH:PchSndw3DataSlwRate"/>
         <PchSmbusBuffPdStr33v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMBus buffer PD strength for 3.3 V operation" help_text="This setting configures the buffer pull-down strength for SMBDATA, SMBCLK, and SMBALERT# signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - SMBus buffer PU Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmbusBuffPdStr33v"/>
         <PchSmbusBuffPuStr33v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMBus buffer PU strength for 3.3 V operation" help_text="This setting configures the buffer pull-up strength for SMBDATA, SMBCLK, and SMBALERT# signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - SMBus buffer PD Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmbusBuffPuStr33v"/>
         <PchSmbusBuffPdStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMBus buffer PD strength for 1.8 V operation" help_text="This setting configures the buffer pull-down strength for SMBDATA, SMBCLK, and SMBALERT# signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - SMBus buffer PU Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmbusBuffPdStr18v"/>
         <PchSmbusBuffPuStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMBus buffer PU strength for 1.8 V operation" help_text="This setting configures the buffer pull-up strength for SMBDATA, SMBCLK, and SMBALERT# signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - SMBus buffer PD Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmbusBuffPuStr18v"/>
         <PchSml0I2c2BuffPdStr33v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SML0 and I2C2 buffer PD strength for 3.3 V operation" help_text="This setting configures the buffer pull-down strength for SML0BDATA, SML0BCLK, I2C2_SDA and I2C2_SCL signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - SML0 and I2C2 buffer PU Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSml0I2c2BuffPdStr33v"/>
         <PchSml0I2c2BuffPuStr33v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SML0 and I2C2 buffer PU strength for 3.3 V operation" help_text="This setting configures the buffer pull-up strength for SML0BDATA, SML0BCLK, I2C2_SDA and I2C2_SCL signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - SML0 and I2C2 buffer PD Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSml0I2c2BuffPuStr33v"/>
         <PchSml0I2c2BuffPdStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SML0 and I2C2 buffer PD strength for 1.8 V operation" help_text="This setting configures the buffer pull-down strength for SML0BDATA, SML0BCLK, I2C2_SDA and I2C2_SCL signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - SML0 and I2C2 buffer PU Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSml0I2c2BuffPdStr18v"/>
         <PchSml0I2c2BuffPuStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SML0 and I2C2 buffer PU strength for 1.8 V operation" help_text="This setting configures the buffer pull-up strength for SML0BDATA, SML0BCLK, I2C2_SDA and I2C2_SCL signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - SML0 and I2C2 buffer PD Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSml0I2c2BuffPuStr18v"/>
         <PchSml0I2c2CurrentSrcStr value="4ma-14ma" value_list="['1ma-6ma', '2ma-8ma', '2.5ma-10ma', '3ma-12ma', '4ma-14ma', '5ma-19ma']" label="PCH - SML0 and I2C2 current source strength" help_text="This setting configures the current source strength for SML0BDATA, SML0BCLK, I2C2_SDA and I2C2_SCL signals." key="DescriptorPlugin:PCH:PchSml0I2c2CurrentSrcStr"/>
         <PchI2c3BuffPdStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - I2C3 buffer PD strength for 1.8 V operation" help_text="This setting configures the buffer pull-down strength for I2C3_SDA, I2C3_SCL signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - I2C3 buffer PU Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchI2c3BuffPdStr18v"/>
         <PchI2c3BuffPuStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - I2C3 buffer PU strength for 1.8 V operation" help_text="This setting configures the buffer pull-up strength for I2C3_SDA, I2C3_SCL signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - I2C3 buffer PD Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchI2c3BuffPuStr18v"/>
         <PchI2c3CurrentSrcStr value="4ma-14ma" value_list="['1ma-6ma', '2ma-8ma', '2.5ma-10ma', '3ma-12ma', '4ma-14ma', '5ma-19ma']" label="PCH - I2C3 current source strength" help_text="This setting configures the current source strength for I2C3_SDA, I2C3_SCL signals." key="DescriptorPlugin:PCH:PchI2c3CurrentSrcStr"/>
         <PchI2c4BuffPdStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - I2C4 buffer PD strength for 1.8 V operation" help_text="This setting configures the buffer pull-down strength for I2C4_SDA, I2C4_SCL signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - I2C4 buffer PU Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchI2c4BuffPdStr18v"/>
         <PchI2c4BuffPuStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - I2C4 buffer PU strength for 1.8 V operation" help_text="This setting configures the buffer pull-up strength for I2C4_SDA, I2C4_SCL signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - I2C4 buffer PD Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchI2c4BuffPuStr18v"/>
         <PchI2c4CurrentSrcStr value="4ma-14ma" value_list="['1ma-6ma', '2ma-8ma', '2.5ma-10ma', '3ma-12ma', '4ma-14ma', '5ma-19ma']" label="PCH - I2C4 current source strength" help_text="This setting configures the current source strength for I2C4_SDA, I2C4_SCL signals." key="DescriptorPlugin:PCH:PchI2c4CurrentSrcStr"/>
         <PchI2c5BuffPdStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - I2C5 buffer PD strength for 1.8 V operation" help_text="This setting configures the buffer pull-down strength for I2C5_SDA, I2C5_SCL signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - I2C5 buffer PU Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchI2c5BuffPdStr18v"/>
         <PchI2c5BuffPuStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - I2C5 buffer PU strength for 1.8 V operation" help_text="This setting configures the buffer pull-up strength for I2C5_SDA, I2C5_SCL signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - I2C5 buffer PD Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchI2c5BuffPuStr18v"/>
         <PchI2c5CurrentSrcStr value="4ma-14ma" value_list="['1ma-6ma', '2ma-8ma', '2.5ma-10ma', '3ma-12ma', '4ma-14ma', '5ma-19ma']" label="PCH - I2C5 current source strength" help_text="This setting configures the current source strength for I2C5_SDA, I2C5_SCL signals." key="DescriptorPlugin:PCH:PchI2c5CurrentSrcStr"/>
         <PchIshI2c1BuffPdStr33v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - ISH I2C1 buffer PD strength for 3.3 V operation" help_text="This setting configures the buffer pull-down strength for ISH_I2C1_SDA, ISH_I2C1_SCL signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - ISH I2C1 buffer PU Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchIshI2c1BuffPdStr33v"/>
         <PchIshI2c1BuffPuStr33v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - ISH I2C1 buffer PU strength for 3.3 V operation" help_text="This setting configures the buffer pull-up strength for ISH_I2C1_SDA, ISH_I2C1_SCL signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - ISH I2C1 buffer PD Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchIshI2c1BuffPuStr33v"/>
         <PchIshI2c1BuffPdStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - ISH I2C1 buffer PD strength for 1.8 V operation" help_text="This setting configures the buffer pull-down strength for ISH_I2C1_SDA, ISH_I2C1_SCL signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - ISH I2C1 buffer PU Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchIshI2c1BuffPdStr18v"/>
         <PchIshI2c1BuffPuStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - ISH I2C1 buffer PU strength for 1.8 V operation" help_text="This setting configures the buffer pull-up strength for ISH_I2C1_SDA, ISH_I2C1_SCL signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - ISH I2C1 buffer PD Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchIshI2c1BuffPuStr18v"/>
         <PchIshI2c1CurrentSrcStr value="4ma-14ma" value_list="['1ma-6ma', '2ma-8ma', '2.5ma-10ma', '3ma-12ma', '4ma-14ma', '5ma-19ma']" label="PCH - ISH I2C1 current source strength" help_text="This setting configures the current source strength for ISH_I2C1_SDA, ISH_I2C1_SCL signals." key="DescriptorPlugin:PCH:PchIshI2c1CurrentSrcStr"/>
         <PchSmlink2BuffPdStr33v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMLink2 buffer PD strength for 3.3 V operation" help_text="This setting configures the buffer pull-down strength for SML2DATA, SML2CLK, SML2ALERT# signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - SMLink2 buffer PU Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmlink2BuffPdStr33v"/>
         <PchSmlink2BuffPuStr33v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMLink2 buffer PU strength for 3.3 V operation" help_text="This setting configures the buffer pull-up strength for SML2DATA, SML2CLK, SML2ALERT# signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - SMLink2 buffer PD Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmlink2BuffPuStr33v"/>
         <PchSmlink2BuffPdStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMLink2 buffer PD strength for 1.8 V operation" help_text="This setting configures the buffer pull-down strength for SML2DATA, SML2CLK, SML2ALERT# signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - SMLink2 buffer PU Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmlink2BuffPdStr18v"/>
         <PchSmlink2BuffPuStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMLink2 buffer PU strength for 1.8 V operation" help_text="This setting configures the buffer pull-up strength for SML2DATA, SML2CLK, SML2ALERT# signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - SMLink2 buffer PD Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmlink2BuffPuStr18v"/>
         <PchSmlink3BuffPdStr33v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMLink3 buffer PD strength for 3.3 V operation" help_text="This setting configures the buffer pull-down strength for SML3DATA, SML3CLK, SML3ALERT# signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - SMLink3 buffer PU Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmlink3BuffPdStr33v"/>
         <PchSmlink3BuffPuStr33v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMLink3 buffer PU strength for 3.3 V operation" help_text="This setting configures the buffer pull-up strength for SML3DATA, SML3CLK, SML3ALERT# signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - SMLink3 buffer PD Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmlink3BuffPuStr33v"/>
         <PchSmlink3BuffPdStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMLink3 buffer PD strength for 1.8 V operation" help_text="This setting configures the buffer pull-down strength for SML3DATA, SML3CLK, SML3ALERT# signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - SMLink3 buffer PU Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmlink3BuffPdStr18v"/>
         <PchSmlink3BuffPuStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMLink3 buffer PU strength for 1.8 V operation" help_text="This setting configures the buffer pull-up strength for SML3DATA, SML3CLK, SML3ALERT# signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - SMLink3 buffer PD Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmlink3BuffPuStr18v"/>
         <PchSmlink4BuffPdStr33v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMLink4 buffer PD strength for 3.3 V operation" help_text="This setting configures the buffer pull-down strength for SML4DATA, SML4CLK, SML4ALERT# signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - SMLink4 buffer PU Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmlink4BuffPdStr33v"/>
         <PchSmlink4BuffPuStr33v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMLink4 buffer PU strength for 3.3 V operation" help_text="This setting configures the buffer pull-up strength for SML4DATA, SML4CLK, SML4ALERT# signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - SMLink4 buffer PD Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmlink4BuffPuStr33v"/>
         <PchSmlink4BuffPdStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMLink4 buffer PD strength for 1.8 V operation" help_text="This setting configures the buffer pull-down strength for SML4DATA, SML4CLK, SML4ALERT# signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - SMLink4 buffer PU Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmlink4BuffPdStr18v"/>
         <PchSmlink4BuffPuStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMLink4 buffer PU strength for 1.8 V operation" help_text="This setting configures the buffer pull-up strength for SML4DATA, SML4CLK, SML4ALERT# signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - SMLink4 buffer PD Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmlink4BuffPuStr18v"/>
         <PchSml1alertBuffPdStr33v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SML1ALERT# buffer PD strength for 3.3 V operation" help_text="This setting configures the buffer pull-down strength for SML1ALERT# signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - SML1ALERT# buffer PU Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSml1alertBuffPdStr33v"/>
         <PchSml1alertBuffPuStr33v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SML1ALERT# buffer PU strength for 3.3 V operation" help_text="This setting configures the buffer pull-up strength for SML1ALERT# signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - SML1ALERT# buffer PD Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSml1alertBuffPuStr33v"/>
         <PchSml1alertBuffPdStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SML1ALERT# buffer PD strength for 1.8 V operation" help_text="This setting configures the buffer pull-down strength for SML1ALERT# signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - SML1ALERT# buffer PU Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSml1alertBuffPdStr18v"/>
         <PchSml1alertBuffPuStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SML1ALERT# buffer PU strength for 1.8 V operation" help_text="This setting configures the buffer pull-up strength for SML1ALERT# signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - SML1ALERT# buffer PD Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSml1alertBuffPuStr18v"/>
         <PchSmlink1BuffPdStr33v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMLink1 buffer PD strength for 3.3 V operation" help_text="This setting configures the buffer pull-down strength for SML1DATA and SML1CLK signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - SMLink1 buffer PU Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmlink1BuffPdStr33v"/>
         <PchSmlink1BuffPuStr33v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMLink1 buffer PU strength for 3.3 V operation" help_text="This setting configures the buffer pull-up strength for SMLink1 signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - SMLink1 buffer PD Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmlink1BuffPuStr33v"/>
         <PchSmlink1BuffPdStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMLink1 buffer PD strength for 1.8 V operation" help_text="This setting configures the buffer pull-down strength for SML1DATA and SML1CLK signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - SMLink1 buffer PU Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmlink1BuffPdStr18v"/>
         <PchSmlink1BuffPuStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMLink1 buffer PU strength for 1.8 V operation" help_text="This setting configures the buffer pull-up strength for SMLink1 signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - SMLink1 buffer PD Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmlink1BuffPuStr18v"/>
         <PchSmlink0BuffPdStr33v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMLink0 buffer PD strength for 3.3 V operation" help_text="This setting configures the buffer pull-down strength for SML0DATA and SML0CLK signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - SMLink0 buffer PU Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmlink0BuffPdStr33v"/>
         <PchSmlink0BuffPuStr33v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMLink0 buffer PU strength for 3.3 V operation" help_text="This setting configures the buffer pull-up strength for SMLink0 signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - SMLink0 buffer PD Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmlink0BuffPuStr33v"/>
         <PchSmlink0BuffPdStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMLink0 buffer PD strength for 1.8 V operation" help_text="This setting configures the buffer pull-down strength for SML0DATA and SML0CLK signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - SMLink0 buffer PU Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmlink0BuffPdStr18v"/>
         <PchSmlink0BuffPuStr18v value="100 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - SMLink0 buffer PU strength for 1.8 V operation" help_text="This setting configures the buffer pull-up strength for SMLink0 signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - SMLink0 buffer PD Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchSmlink0BuffPuStr18v"/>
         <PchHdaBuffPdStr33v value="33 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - HDA Buffer PD Strength for 3.3 V operation" help_text="This setting configures the buffer pull-down strength for HDA_BCLK, HDA_SYNC, HDA_SDO, and HDA_SDI0 signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - HDA buffer PD Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchHdaBuffPdStr33v"/>
         <PchHdaBuffPuStr33v value="33 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - HDA Buffer PU Strength for 3.3 V operation" help_text="This setting configures the buffer pull-up strength for HDA_BCLK, HDA_SYNC, HDA_SDO, and HDA_SDI0 signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - HDA buffer PU Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchHdaBuffPuStr33v"/>
         <PchHdaBuffPdStr18v value="33 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - HDA Buffer PD Strength for 1.8 V operation" help_text="This setting configures the buffer pull-down strength for I2S0 (1.8 V operation) and the following signals: HDA_BCLK, HDA_SYNC, HDA_SDO, HDA_SDI0 and DMIC_CLK_A1, DMIC_CLK_B1 Note: When configuring this setting the corresponding PCH - HDA buffer PD Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchHdaBuffPdStr18v"/>
         <PchHdaBuffPuStr18v value="33 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - HDA Buffer PU Strength for 1.8 V operation" help_text="This setting configures the buffer pull-up strength for I2S0 (1.8 V operation) and the following signals: HDA_BCLK, HDA_SYNC, HDA_SDO, HDA_SDI0 and DMIC_CLK_A1, DMIC_CLK_B1 Note: When configuring this setting the corresponding PCH - HDA buffer PU Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchHdaBuffPuStr18v"/>
         <PchHdaI2s1BuffPdStr33v value="50 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - HDA and I2S1 Buffer PD Strength for 3.3 V operation" help_text="This setting configures the buffer pull-down strength for HDA_RST# and HDA_SDI1 signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - HDA and I2S1 buffer PD Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchHdaI2s1BuffPdStr33v"/>
         <PchHdaI2s1BuffPuStr33v value="50 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - HDA and I2S1 Buffer PU Strength for 3.3 V operation" help_text="This setting configures the buffer pull-up strength for HDA_RST# and HDA_SDI1 signals (3.3 V operation). Note: When configuring this setting the corresponding PCH - HDA and I2S1 buffer PU Strength 3.3V setting must be set to the same value." key="DescriptorPlugin:PCH:PchHdaI2s1BuffPuStr33v"/>
         <PchHdaI2s1BuffPdStr18v value="50 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - HDA and I2S1 Buffer PD Strength for 1.8 V operation" help_text="This setting configures the buffer pull-down strength for HDA_RST# and HDA_SDI1 signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - HDA and I2S1 buffer PD Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchHdaI2s1BuffPdStr18v"/>
         <PchHdaI2s1BuffPuStr18v value="50 Ohms" value_list="['100 Ohms', '66 Ohms', '50 Ohms', '40 Ohms', '33 Ohms', '25 Ohms']" label="PCH - HDA and I2S1 Buffer PU Strength for 1.8 V operation" help_text="This setting configures the buffer pull-up strength for HDA_RST# and HDA_SDI1 signals (1.8 V operation). Note: When configuring this setting the corresponding PCH - HDA and I2S1 buffer PU Strength 1.8V setting must be set to the same value." key="DescriptorPlugin:PCH:PchHdaI2s1BuffPuStr18v"/>
         <ProcDpp2BffrPdStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-a1', '40 Ohms', '33 Ohms', '33 Ohms-a1', '33 Ohms-a2', '33 Ohms-a3']" label="Processor - DDP2 Buffer PD Strength" help_text="This setting configures the buffer pull-down strength for DDP2 signals. Note: When configuring this setting the corresponding Processor - DDP2 Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:ProcDpp2BffrPdStr"/>
         <ProcDpp2BffrPuStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-a1', '40 Ohms', '33 Ohms', '33 Ohms-a1', '33 Ohms-a2', '33 Ohms-a3']" label="Processor - DDP2 Buffer PU Strength" help_text="This setting configures the buffer pull-up strength for DDP2 signals. Note: When configuring this setting the corresponding Processor - DDP2 Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:ProcDpp2BffrPuStr"/>
         <ProcDpp2CurrentSrcStr value="Isrcoff" value_list="['Isrcoff', '1.35ma', '2.7ma', '4.5ma', '5.4ma', '6.75ma', '8.1ma', '9.45ma']" label="Processor - DDP2 Current Source Strength" help_text="This setting configures the current source strength for DDP2 signals." key="DescriptorPlugin:SoC:ProcDpp2CurrentSrcStr"/>
         <ProcDpp3BffrPdStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-a1', '40 Ohms', '33 Ohms', '33 Ohms-a1', '33 Ohms-a2', '33 Ohms-a3']" label="Processor - DDP3 Buffer PD Strength" help_text="This setting configures the buffer pull-down strength for DDP3 signals. Note: When configuring this setting the corresponding Processor - DDP3 Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:ProcDpp3BffrPdStr"/>
         <ProcDpp3BffrPuStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-a1', '40 Ohms', '33 Ohms', '33 Ohms-a1', '33 Ohms-a2', '33 Ohms-a3']" label="Processor - DDP3 Buffer PU Strength" help_text="This setting configures the buffer pull-up strength for DDP3 signals. Note: When configuring this setting the corresponding Processor - DDP3 Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:ProcDpp3BffrPuStr"/>
         <ProcDpp3CurrentSrcStr value="Isrcoff" value_list="['Isrcoff', '1.35ma', '2.7ma', '4.5ma', '5.4ma', '6.75ma', '8.1ma', '9.45ma']" label="Processor - DDP3 Current Source Strength" help_text="This setting configures the current source strength for DDP3 signals." key="DescriptorPlugin:SoC:ProcDpp3CurrentSrcStr"/>
         <ProcDpp0BffrPdStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-a1', '40 Ohms', '33 Ohms', '33 Ohms-a1', '33 Ohms-a2', '33 Ohms-a3']" label="Processor - DDP0 Buffer PD Strength" help_text="This setting configures the buffer pull-down strength for DDP0 signals. Note: When configuring this setting the corresponding Processor - DDP0 Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:ProcDpp0BffrPdStr"/>
         <ProcDpp0BffrPuStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-a1', '40 Ohms', '33 Ohms', '33 Ohms-a1', '33 Ohms-a2', '33 Ohms-a3']" label="Processor - DDP0 Buffer PU Strength" help_text="This setting configures the buffer pull-up strength for DDP0 signals. Note: When configuring this setting the corresponding Processor - DDP0 Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:ProcDpp0BffrPuStr"/>
         <ProcDpp0CurrentSrcStr value="Isrcoff" value_list="['Isrcoff', '1.35ma', '2.7ma', '4.5ma', '5.4ma', '6.75ma', '8.1ma', '9.45ma']" label="Processor - DDP0 Current Source Strength" help_text="This setting configures the current source strength for DDP0 signals." key="DescriptorPlugin:SoC:ProcDpp0CurrentSrcStr"/>
         <ProcDpp1BffrPdStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-a1', '40 Ohms', '33 Ohms', '33 Ohms-a1', '33 Ohms-a2', '33 Ohms-a3']" label="Processor - DDP1 Buffer PD Strength" help_text="This setting configures the buffer pull-down strength for DDP1 signals. Note: When configuring this setting the corresponding Processor - DDP1 Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:ProcDpp1BffrPdStr"/>
         <ProcDpp1BffrPuStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-a1', '40 Ohms', '33 Ohms', '33 Ohms-a1', '33 Ohms-a2', '33 Ohms-a3']" label="Processor - DDP1 Buffer PU Strength" help_text="This setting configures the buffer pull-up strength for DDP1 signals. Note: When configuring this setting the corresponding Processor - DDP1 Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:ProcDpp1BffrPuStr"/>
         <ProcDpp1CurrentSrcStr value="Isrcoff" value_list="['Isrcoff', '1.35ma', '2.7ma', '4.5ma', '5.4ma', '6.75ma', '8.1ma', '9.45ma']" label="Processor - DDP1 Current Source Strength" help_text="This setting configures the current source strength for DDP1 signals." key="DescriptorPlugin:SoC:ProcDpp1CurrentSrcStr"/>
      </GpioTuning>
   </Gpio>
   <Dnx label="Dnx">
      <OEMandPlatformIDs label="DnX Fuses">
         <OemPlatformId value="0x0" label="DnX OEM Platform ID" help_text="This setting allows OEMs to configure a Unique Platform ID into the base FPFs. Note: The OEM Platform ID FPF and Platform ID for the DnX Image should match." key="CsePlugin:UEP:OemPlatformId"/>
         <DnxEnabled value="Enabled" value_list="['Enabled', 'Disabled']" label="DnX State" help_text="DnX permanent enable/disable FPF" key="CsePlugin:UEP:DnxEnabled"/>
      </OEMandPlatformIDs>
   </Dnx>
   <IntelUniquePlatformId label="Intel(R) Unique Platform ID">
      <IntelUniquePlatformIdConfiguration label="Intel(R) Unique Platform ID Configuration">
         <UniquePlatformIdSupportedFeature value="Yes" value_list="['No', 'Yes']" label="UPID Supported" help_text="This setting allows OEM to create their own unique platform identifier. If this setting is enabled, the below OEM ID should be set." key="CsePlugin:AutoNvars:UniquePlatformIdSupportedFeature"/>
         <UniquePlatformId value="0x0" label="UPID OEM ID [FPF]" help_text="This setting allows OEMs to configure their PCIe Vendor ID Unique ID into the platform FPFs." key="CsePlugin:UEP:UniquePlatformId"/>
      </IntelUniquePlatformIdConfiguration>
   </IntelUniquePlatformId>
   <BrandIdentityAndEntitlements label="Brand Identity And Entitlements">
      <BrandConfiguration label="Brand Configuration">
         <PlatformBrandIdentity value="Not selected" value_list="['Not selected', 'Intel vPro(TM) Enterprise', 'Intel vPro(TM) Essentials', 'Intel-based PC']" label="System Brand" help_text="" key="CsePlugin:PlatformBrandIdentityNvar:PlatformBrandIdentity"/>
      </BrandConfiguration>
      <EntitlementsConfiguration label="Entitlements Configuration">
         <IcpsEntitlementUI value="None" value_list="['None', 'Intel(R) ICPS Entitlement', 'Intel(R) ICM Entitlement']" label="Intel(R) ICPS Entitlement Eligible" help_text="Set to enabled which Intel Connectivity Performance Suite is licensed on this platform." key="CsePlugin:AutoNvars:IcpsEntitlementUI"/>
      </EntitlementsConfiguration>
   </BrandIdentityAndEntitlements>
   <PSRConfiguration label="Platform Service Record Configuration">
      <PSRConfiguration label="Platform Service Record Configuration">
         <PSRSupported value="Yes" value_list="['No', 'Yes']" label="Platform Service Record supported" help_text="This setting enables the Platform Support Record capability" key="CsePlugin:AutoNvars:PSRSupported"/>
         <OEMInfo value="" label="OEM Name" help_text="Genesis Record should include the OEM information feed from OEM specified information during manufacturing" key="CsePlugin:AutoNvars:OEMInfo"/>
         <OEMMakeInfo value="" label="OEM Make" help_text="Genesis Record should include the OEM Make information feed from OEM specified information during manufacturing" key="CsePlugin:AutoNvars:OEMMakeInfo"/>
         <OEMModelInfo value="" label="OEM Model" help_text="Genesis Record should include the OEM Model information feed from OEM specified information during manufacturing" key="CsePlugin:AutoNvars:OEMModelInfo"/>
         <MfgCountryOfOrigin value="" label="Country of Manufacturer" help_text="Genesis Record should include the Manufacturing Country of Origin feed from OEM specified information" key="CsePlugin:AutoNvars:MfgCountryOfOrigin"/>
         <OEMDataStore value="" label="OEM Data" help_text="Genesis Record should include the OEM Data Store binary for OEM defined information" key="CsePlugin:AutoNvars:OEMDataStore"/>
      </PSRConfiguration>
   </PSRConfiguration>
   <FWUpdate label="FWUpdate">
      <FWUpdateImage label="FW Update Image Build">
         <OEM_KM_enabled value="Enabled" value_list="['Disabled', 'Enabled']" label="OEM_KM Enabled" help_text="This setting Enables / Disables OEM_KM in the FWUpdate image." key="CsePlugin:OEM_KM:Enabled"/>
         <SPHY_enabled value="Enabled" value_list="['Disabled', 'Enabled']" label="SPHY Enabled" help_text="This setting Enables / Disables SPHY in the FWUpdate image." key="CsePlugin:SPHY:Enabled"/>
         <AUNIT_enabled value="Enabled" value_list="['Disabled', 'Enabled']" label="AUNIT Enabled" help_text="This setting Enables / Disables AUNIT in the FWUpdate image." key="ESEPlugin:AUNIT:Enabled"/>
         <TBT_enabled value="Enabled" value_list="['Disabled', 'Enabled']" label="TBT Enabled" help_text="This setting Enables / Disables TBT in the FWUpdate image." key="CsePlugin:TBT:Enabled"/>
         <ISH_enabled value="Enabled" value_list="['Disabled', 'Enabled']" label="ISH Enabled" help_text="This setting Enables / Disables ISH in the FWUpdate image." key="CsePlugin:ISH:Enabled"/>
         <Ace_enabled value="Enabled" value_list="['Disabled', 'Enabled']" label="Ace Enabled" help_text="This setting Enables / Disables Ace in the FWUpdate image." key="CsePlugin:ACE:Enabled"/>
      </FWUpdateImage>
   </FWUpdate>
</FitData>
