#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Aug 24 11:34:13 2023
# Process ID: 18284
# Current directory: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44408 C:\Users\raque\OneDrive\Documentos\master\TFM\Vivado\pruebas_RF_v2\pruebas_RF.xpr
# Log file: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/vivado.log
# Journal file: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2\vivado.jou
# Running On: DESKTOP-37DH2T5, OS: Windows, CPU Frequency: 1382 MHz, CPU Physical cores: 4, Host memory: 8303 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.ADC0_Fabric_Freq {307.200} CONFIG.ADC0_Link_Coupling {0} CONFIG.ADC_RESERVED_1_00 {0} CONFIG.ADC_Slice02_Enable {true} CONFIG.ADC_Decimation_Mode02 {16} CONFIG.ADC_Mixer_Type02 {1} CONFIG.ADC_Data_Width02 {1} CONFIG.ADC_RESERVED_1_02 {0} CONFIG.ADC_OBS02 {0} CONFIG.ADC_Slice03_Enable {true} CONFIG.ADC_Decimation_Mode03 {16} CONFIG.ADC_Mixer_Type03 {1} CONFIG.ADC_Data_Width03 {1} CONFIG.ADC2_Fabric_Freq {307.200} CONFIG.ADC_RESERVED_1_20 {0} CONFIG.ADC_Slice22_Enable {true} CONFIG.ADC_Decimation_Mode22 {16} CONFIG.ADC_Mixer_Type22 {1} CONFIG.ADC_Data_Width22 {1} CONFIG.ADC_RESERVED_1_22 {0} CONFIG.ADC_OBS22 {0} CONFIG.ADC_Slice23_Enable {true} CONFIG.ADC_Decimation_Mode23 {16} CONFIG.ADC_Mixer_Type23 {1} CONFIG.ADC_Data_Width23 {1} CONFIG.DAC0_PLL_Enable {false} CONFIG.DAC0_Sampling_Rate {6.5} CONFIG.DAC0_Refclk_Freq {6500.000} CONFIG.DAC0_Outclk_Freq {406.250} CONFIG.DAC0_Fabric_Freq {406.250} CONFIG.DAC0_Link_Coupling {0} CONFIG.DAC0_Multi_Tile_Sync {true} CONFIG.DAC0_Clock_Source {6} CONFIG.DAC1_Enable {1} CONFIG.DAC1_PLL_Enable {false} CONFIG.DAC1_Sampling_Rate {6.5} CONFIG.DAC1_Refclk_Freq {6500.000} CONFIG.DAC1_Outclk_Freq {406.250} CONFIG.DAC1_Fabric_Freq {406.250} CONFIG.DAC1_Multi_Tile_Sync {true} CONFIG.DAC_Slice10_Enable {true} CONFIG.DAC_Data_Width10 {1} CONFIG.DAC_Interpolation_Mode10 {16} CONFIG.DAC_Mixer_Type10 {1} CONFIG.DAC_Coarse_Mixer_Freq10 {3} CONFIG.DAC_RESERVED_1_10 {0} CONFIG.DAC_RESERVED_1_11 {0} CONFIG.DAC_RESERVED_1_12 {0} CONFIG.DAC_RESERVED_1_13 {0} CONFIG.DAC2_Sampling_Rate {6.5} CONFIG.DAC2_Refclk_Freq {500.000} CONFIG.DAC2_Outclk_Freq {406.250} CONFIG.DAC2_Fabric_Freq {406.250} CONFIG.DAC2_Multi_Tile_Sync {true} CONFIG.DAC2_Clock_Dist {2}] [get_bd_cells usp_rf_data_converter_0]
delete_bd_objs [get_bd_intf_nets dac0_clk_1]
endgroup
startgroup
set_property -dict [list CONFIG.DAC0_PLL_Enable {false} CONFIG.DAC0_Refclk_Freq {6500.000} CONFIG.DAC0_Multi_Tile_Sync {false} CONFIG.DAC0_Clock_Source {6} CONFIG.DAC1_Multi_Tile_Sync {false} CONFIG.DAC2_Multi_Tile_Sync {false}] [get_bd_cells usp_rf_data_converter_0]
endgroup
startgroup
endgroup
connect_bd_net [get_bd_pins usp_rf_data_converter_0/s1_axis_aclk] [get_bd_pins usp_rf_data_converter_0/clk_dac2]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/s1_axis_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
delete_bd_objs [get_bd_intf_ports dac0_clk]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:DAC_generator_2channels:1.0 [get_ips  design_1_DAC_generator_2chann_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_DAC_generator_2chann_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_usp_rf_data_converter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_1_1] }
catch { config_ip_cache -export [get_ips -all design_1_DAC_generator_2chann_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_2_0] }
catch { [ delete_ip_run [get_ips -all design_1_system_ila_2_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_usp_rf_data_converter_0_0_synth_1 design_1_system_ila_1_1_synth_1 design_1_system_ila_0_0_synth_1 design_1_proc_sys_reset_0_1_synth_1 design_1_DAC_generator_2chann_0_0_synth_1 -jobs 4
wait_on_run design_1_usp_rf_data_converter_0_0_synth_1
wait_on_run design_1_system_ila_1_1_synth_1
wait_on_run design_1_system_ila_0_0_synth_1
wait_on_run design_1_proc_sys_reset_0_1_synth_1
wait_on_run design_1_DAC_generator_2chann_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.ip_user_files -ipstatic_source_dir C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.cache/compile_simlib/modelsim} {questa=C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.cache/compile_simlib/questa} {riviera=C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.cache/compile_simlib/riviera} {activehdl=C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
report_ip_status -name ip_status 
save_bd_design
regenerate_bd_layout
validate_bd_design -force
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
reset_run design_1_usp_rf_data_converter_0_0_synth_1
reset_run design_1_system_ila_1_1_synth_1
reset_run design_1_system_ila_0_0_synth_1
reset_run design_1_proc_sys_reset_0_1_synth_1
reset_run design_1_DAC_generator_2chann_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
reset_run design_1_usp_rf_data_converter_0_0_synth_1
reset_run design_1_system_ila_1_1_synth_1
reset_run design_1_system_ila_0_0_synth_1
reset_run design_1_proc_sys_reset_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
reset_run design_1_usp_rf_data_converter_0_0_synth_1
reset_run design_1_system_ila_1_1_synth_1
reset_run design_1_system_ila_0_0_synth_1
reset_run design_1_proc_sys_reset_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
apply_bd_automation -rule xilinx.com:bd_rule:rf_converter_usp -config {ADC0_AXIS_SOURCE "Custom" ADC2_AXIS_SOURCE "Custom" DAC0_AXIS_SOURCE "Custom" DAC1_AXIS_SOURCE "Custom" DAC2_AXIS_SOURCE "Custom" }  [get_bd_cells usp_rf_data_converter_0]
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_usp_rf_data_converter_0_0_synth_1
reset_run design_1_system_ila_0_0_synth_1
reset_run design_1_proc_sys_reset_0_1_synth_1
reset_run design_1_system_ila_1_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/design_1_wrapper.xsa
startgroup
set_property -dict [list CONFIG.DAC0_Fabric_Freq {406.250} CONFIG.DAC_Data_Width00 {16} CONFIG.DAC_Interpolation_Mode00 {1} CONFIG.DAC_RESERVED_1_00 {0} CONFIG.DAC_RESERVED_1_01 {0} CONFIG.DAC_RESERVED_1_02 {0} CONFIG.DAC_RESERVED_1_03 {0} CONFIG.DAC1_Fabric_Freq {406.250} CONFIG.DAC_Data_Width10 {16} CONFIG.DAC_Interpolation_Mode10 {1} CONFIG.DAC_RESERVED_1_10 {0} CONFIG.DAC_RESERVED_1_11 {0} CONFIG.DAC_RESERVED_1_12 {0} CONFIG.DAC_RESERVED_1_13 {0} CONFIG.DAC2_Fabric_Freq {406.250} CONFIG.DAC_Data_Width20 {16} CONFIG.DAC_Interpolation_Mode20 {1} CONFIG.DAC_RESERVED_1_20 {0} CONFIG.DAC_RESERVED_1_21 {0} CONFIG.DAC_RESERVED_1_22 {0} CONFIG.DAC_RESERVED_1_23 {0}] [get_bd_cells usp_rf_data_converter_0]
endgroup
delete_bd_objs [get_bd_intf_ports dac0_clk]
delete_bd_objs [get_bd_nets PButton_0_1] [get_bd_nets DAC_generator_2chann_0_phase_out_0] [get_bd_nets DAC_generator_2chann_0_phase_out_1] [get_bd_cells DAC_generator_2chann_0]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:DAC_generator_16w:1.0 DAC_generator_16w_0
endgroup
set_property location {2 672 954} [get_bd_cells DAC_generator_16w_0]
connect_bd_intf_net [get_bd_intf_pins DAC_generator_16w_0/m0_axis] [get_bd_intf_pins usp_rf_data_converter_0/s00_axis]
connect_bd_intf_net [get_bd_intf_pins DAC_generator_16w_0/m1_axis] [get_bd_intf_pins usp_rf_data_converter_0/s20_axis]
connect_bd_net [get_bd_pins DAC_generator_16w_0/phase_out_0] [get_bd_pins system_ila_1/probe0]
connect_bd_net [get_bd_pins DAC_generator_16w_0/phase_out_1] [get_bd_pins system_ila_1/probe1]
connect_bd_net [get_bd_pins DAC_generator_16w_0/axi_aclk] [get_bd_pins usp_rf_data_converter_0/clk_dac2]
connect_bd_net [get_bd_ports PButton_0] [get_bd_pins DAC_generator_16w_0/new_params]
connect_bd_net [get_bd_pins DAC_generator_16w_0/axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
regenerate_bd_layout
validate_bd_design
save_bd_design
open_bd_design {C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
reset_run design_1_usp_rf_data_converter_0_0_synth_1
reset_run design_1_system_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/design_1_wrapper.xsa
write_hw_platform -fixed -include_bit -force -file C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/design_1_wrapper.xsa
close_project
open_project C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/DAC_generator_16/DAC_generator_16.xpr
update_compile_order -fileset sources_1
launch_simulation
source DAC_generator_tb.tcl
restart
run all
restart
run 10 us
save_wave_config {C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/DAC_generator_16/DAC_generator_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/DAC_generator_16/DAC_generator_tb_behav.wcfg
set_property xsim.view C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/DAC_generator_16/DAC_generator_tb_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/DAC_generator_16/DAC_generator_tb_behav.wcfg
source DAC_generator_tb.tcl
close_sim
