{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748400673285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748400673285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 10:51:13 2025 " "Processing started: Wed May 28 10:51:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748400673285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1748400673285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off Electric_Piano -c Electric_Piano " "Command: quartus_pow --read_settings_files=off --write_settings_files=off Electric_Piano -c Electric_Piano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1748400673285 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1748400673477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1748400673479 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1748400673479 ""}
{ "Info" "ISTA_SDC_FOUND" "Electric_Piano.sdc " "Reading SDC File: 'Electric_Piano.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 8 lcd_sclk port " "Ignored filter at Electric_Piano.sdc(8): lcd_sclk could not be matched with a port" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Electric_Piano.sdc 8 Argument <targets> is an empty collection " "Ignored create_generated_clock at Electric_Piano.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \"lcd_sclk\" -source \[get_ports \{clk\}\] -divide_by 25 \[get_ports \{lcd_sclk\}\] " "create_generated_clock -name \"lcd_sclk\" -source \[get_ports \{clk\}\] -divide_by 25 \[get_ports \{lcd_sclk\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400673725 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 8 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 11 lcd_sclk clock " "Ignored filter at Electric_Piano.sdc(11): lcd_sclk could not be matched with a clock" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups Electric_Piano.sdc 11 Argument -group with value \[get_clocks \{lcd_sclk\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at Electric_Piano.sdc(11): Argument -group with value \[get_clocks \{lcd_sclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{clk\}\] -group \[get_clocks \{lcd_sclk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{clk\}\] -group \[get_clocks \{lcd_sclk\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400673725 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 11 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 37 lcd_mosi port " "Ignored filter at Electric_Piano.sdc(37): lcd_mosi could not be matched with a port" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 37 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(37): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{lcd_sclk\}\] -max 1.0 \[get_ports \{lcd_mosi\}\] " "set_output_delay -clock \[get_clocks \{lcd_sclk\}\] -max 1.0 \[get_ports \{lcd_mosi\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400673725 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 37 Argument -clock is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(37): Argument -clock is an empty collection" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 38 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{lcd_sclk\}\] -min 0.2 \[get_ports \{lcd_mosi\}\] " "set_output_delay -clock \[get_clocks \{lcd_sclk\}\] -min 0.2 \[get_ports \{lcd_mosi\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400673725 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 38 Argument -clock is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(38): Argument -clock is an empty collection" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 40 lcd_cs port " "Ignored filter at Electric_Piano.sdc(40): lcd_cs could not be matched with a port" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 40 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(40): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_cs\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_cs\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400673725 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 41 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_cs\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_cs\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400673725 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 43 lcd_rst port " "Ignored filter at Electric_Piano.sdc(43): lcd_rst could not be matched with a port" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 43 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(43): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_rst\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_rst\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400673725 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 44 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(44): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_rst\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_rst\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400673725 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 46 lcd_dc port " "Ignored filter at Electric_Piano.sdc(46): lcd_dc could not be matched with a port" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 46 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(46): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_dc\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_dc\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400673725 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 47 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(47): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_dc\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_dc\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400673725 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 49 lcd_blk port " "Ignored filter at Electric_Piano.sdc(49): lcd_blk could not be matched with a port" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 49 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_blk\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_blk\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400673725 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 50 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_blk\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_blk\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400673725 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 56 lcd_* port " "Ignored filter at Electric_Piano.sdc(56): lcd_* could not be matched with a port" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Electric_Piano.sdc 56 Argument <to> is an empty collection " "Ignored set_multicycle_path at Electric_Piano.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -to \[get_ports \{lcd_*\}\] 2 " "set_multicycle_path -setup -to \[get_ports \{lcd_*\}\] 2" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400673725 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Electric_Piano.sdc 57 Argument <to> is an empty collection " "Ignored set_multicycle_path at Electric_Piano.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -to \[get_ports \{lcd_*\}\] 1 " "set_multicycle_path -hold -to \[get_ports \{lcd_*\}\] 1" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400673725 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1748400673725 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1748400673725 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1748400673741 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1748400673741 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1748400673935 ""}
{ "Warning" "WPAN_PAN_NO_THERMAL_MODEL_SELECTED" "" "No board thermal model was selected.  Analyzing without board thermal modeling." {  } {  } 0 215044 "No board thermal model was selected.  Analyzing without board thermal modeling." 0 0 "Power Analyzer" 0 -1 1748400673935 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1748400673969 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1748400674325 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "5.604 millions of transitions / sec " "Average toggle rate for this design is 5.604 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1748400674601 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "164.75 mW " "Total thermal power estimate for the design is 164.75 mW" {  } { { "d:/quartus/quartus/bin64/Report_Window_01.qrpt" "" { Report "d:/quartus/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1748400674758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 29 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4973 " "Peak virtual memory: 4973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748400674886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 10:51:14 2025 " "Processing ended: Wed May 28 10:51:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748400674886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748400674886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748400674886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1748400674886 ""}
