
TCII_Filter_429ZI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000056e4  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08005890  08005890  00006890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080058a8  080058a8  00007030  2**0
                  CONTENTS
  4 .ARM          00000008  080058a8  080058a8  000068a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080058b0  080058b0  00007030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080058b0  080058b0  000068b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080058b4  080058b4  000068b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000030  20000000  080058b8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007030  2**0
                  CONTENTS
 10 .bss          0000587c  20000030  20000030  00007030  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200058ac  200058ac  00007030  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007030  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017ae3  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000326c  00000000  00000000  0001eb43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013e0  00000000  00000000  00021db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f5f  00000000  00000000  00023190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027ed7  00000000  00000000  000240ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a266  00000000  00000000  0004bfc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000efe37  00000000  00000000  0006622c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00156063  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005360  00000000  00000000  001560a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  0015b408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000030 	.word	0x20000030
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08005878 	.word	0x08005878

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000034 	.word	0x20000034
 80001e8:	08005878 	.word	0x08005878

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b96a 	b.w	80004d8 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	460c      	mov	r4, r1
 8000224:	2b00      	cmp	r3, #0
 8000226:	d14e      	bne.n	80002c6 <__udivmoddi4+0xaa>
 8000228:	4694      	mov	ip, r2
 800022a:	458c      	cmp	ip, r1
 800022c:	4686      	mov	lr, r0
 800022e:	fab2 f282 	clz	r2, r2
 8000232:	d962      	bls.n	80002fa <__udivmoddi4+0xde>
 8000234:	b14a      	cbz	r2, 800024a <__udivmoddi4+0x2e>
 8000236:	f1c2 0320 	rsb	r3, r2, #32
 800023a:	4091      	lsls	r1, r2
 800023c:	fa20 f303 	lsr.w	r3, r0, r3
 8000240:	fa0c fc02 	lsl.w	ip, ip, r2
 8000244:	4319      	orrs	r1, r3
 8000246:	fa00 fe02 	lsl.w	lr, r0, r2
 800024a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800024e:	fa1f f68c 	uxth.w	r6, ip
 8000252:	fbb1 f4f7 	udiv	r4, r1, r7
 8000256:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800025a:	fb07 1114 	mls	r1, r7, r4, r1
 800025e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000262:	fb04 f106 	mul.w	r1, r4, r6
 8000266:	4299      	cmp	r1, r3
 8000268:	d90a      	bls.n	8000280 <__udivmoddi4+0x64>
 800026a:	eb1c 0303 	adds.w	r3, ip, r3
 800026e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000272:	f080 8112 	bcs.w	800049a <__udivmoddi4+0x27e>
 8000276:	4299      	cmp	r1, r3
 8000278:	f240 810f 	bls.w	800049a <__udivmoddi4+0x27e>
 800027c:	3c02      	subs	r4, #2
 800027e:	4463      	add	r3, ip
 8000280:	1a59      	subs	r1, r3, r1
 8000282:	fa1f f38e 	uxth.w	r3, lr
 8000286:	fbb1 f0f7 	udiv	r0, r1, r7
 800028a:	fb07 1110 	mls	r1, r7, r0, r1
 800028e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000292:	fb00 f606 	mul.w	r6, r0, r6
 8000296:	429e      	cmp	r6, r3
 8000298:	d90a      	bls.n	80002b0 <__udivmoddi4+0x94>
 800029a:	eb1c 0303 	adds.w	r3, ip, r3
 800029e:	f100 31ff 	add.w	r1, r0, #4294967295
 80002a2:	f080 80fc 	bcs.w	800049e <__udivmoddi4+0x282>
 80002a6:	429e      	cmp	r6, r3
 80002a8:	f240 80f9 	bls.w	800049e <__udivmoddi4+0x282>
 80002ac:	4463      	add	r3, ip
 80002ae:	3802      	subs	r0, #2
 80002b0:	1b9b      	subs	r3, r3, r6
 80002b2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002b6:	2100      	movs	r1, #0
 80002b8:	b11d      	cbz	r5, 80002c2 <__udivmoddi4+0xa6>
 80002ba:	40d3      	lsrs	r3, r2
 80002bc:	2200      	movs	r2, #0
 80002be:	e9c5 3200 	strd	r3, r2, [r5]
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d905      	bls.n	80002d6 <__udivmoddi4+0xba>
 80002ca:	b10d      	cbz	r5, 80002d0 <__udivmoddi4+0xb4>
 80002cc:	e9c5 0100 	strd	r0, r1, [r5]
 80002d0:	2100      	movs	r1, #0
 80002d2:	4608      	mov	r0, r1
 80002d4:	e7f5      	b.n	80002c2 <__udivmoddi4+0xa6>
 80002d6:	fab3 f183 	clz	r1, r3
 80002da:	2900      	cmp	r1, #0
 80002dc:	d146      	bne.n	800036c <__udivmoddi4+0x150>
 80002de:	42a3      	cmp	r3, r4
 80002e0:	d302      	bcc.n	80002e8 <__udivmoddi4+0xcc>
 80002e2:	4290      	cmp	r0, r2
 80002e4:	f0c0 80f0 	bcc.w	80004c8 <__udivmoddi4+0x2ac>
 80002e8:	1a86      	subs	r6, r0, r2
 80002ea:	eb64 0303 	sbc.w	r3, r4, r3
 80002ee:	2001      	movs	r0, #1
 80002f0:	2d00      	cmp	r5, #0
 80002f2:	d0e6      	beq.n	80002c2 <__udivmoddi4+0xa6>
 80002f4:	e9c5 6300 	strd	r6, r3, [r5]
 80002f8:	e7e3      	b.n	80002c2 <__udivmoddi4+0xa6>
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	f040 8090 	bne.w	8000420 <__udivmoddi4+0x204>
 8000300:	eba1 040c 	sub.w	r4, r1, ip
 8000304:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000308:	fa1f f78c 	uxth.w	r7, ip
 800030c:	2101      	movs	r1, #1
 800030e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000312:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000316:	fb08 4416 	mls	r4, r8, r6, r4
 800031a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800031e:	fb07 f006 	mul.w	r0, r7, r6
 8000322:	4298      	cmp	r0, r3
 8000324:	d908      	bls.n	8000338 <__udivmoddi4+0x11c>
 8000326:	eb1c 0303 	adds.w	r3, ip, r3
 800032a:	f106 34ff 	add.w	r4, r6, #4294967295
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x11a>
 8000330:	4298      	cmp	r0, r3
 8000332:	f200 80cd 	bhi.w	80004d0 <__udivmoddi4+0x2b4>
 8000336:	4626      	mov	r6, r4
 8000338:	1a1c      	subs	r4, r3, r0
 800033a:	fa1f f38e 	uxth.w	r3, lr
 800033e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000342:	fb08 4410 	mls	r4, r8, r0, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb00 f707 	mul.w	r7, r0, r7
 800034e:	429f      	cmp	r7, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x148>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f100 34ff 	add.w	r4, r0, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x146>
 800035c:	429f      	cmp	r7, r3
 800035e:	f200 80b0 	bhi.w	80004c2 <__udivmoddi4+0x2a6>
 8000362:	4620      	mov	r0, r4
 8000364:	1bdb      	subs	r3, r3, r7
 8000366:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800036a:	e7a5      	b.n	80002b8 <__udivmoddi4+0x9c>
 800036c:	f1c1 0620 	rsb	r6, r1, #32
 8000370:	408b      	lsls	r3, r1
 8000372:	fa22 f706 	lsr.w	r7, r2, r6
 8000376:	431f      	orrs	r7, r3
 8000378:	fa20 fc06 	lsr.w	ip, r0, r6
 800037c:	fa04 f301 	lsl.w	r3, r4, r1
 8000380:	ea43 030c 	orr.w	r3, r3, ip
 8000384:	40f4      	lsrs	r4, r6
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	0c38      	lsrs	r0, r7, #16
 800038c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000390:	fbb4 fef0 	udiv	lr, r4, r0
 8000394:	fa1f fc87 	uxth.w	ip, r7
 8000398:	fb00 441e 	mls	r4, r0, lr, r4
 800039c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003a0:	fb0e f90c 	mul.w	r9, lr, ip
 80003a4:	45a1      	cmp	r9, r4
 80003a6:	fa02 f201 	lsl.w	r2, r2, r1
 80003aa:	d90a      	bls.n	80003c2 <__udivmoddi4+0x1a6>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003b2:	f080 8084 	bcs.w	80004be <__udivmoddi4+0x2a2>
 80003b6:	45a1      	cmp	r9, r4
 80003b8:	f240 8081 	bls.w	80004be <__udivmoddi4+0x2a2>
 80003bc:	f1ae 0e02 	sub.w	lr, lr, #2
 80003c0:	443c      	add	r4, r7
 80003c2:	eba4 0409 	sub.w	r4, r4, r9
 80003c6:	fa1f f983 	uxth.w	r9, r3
 80003ca:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ce:	fb00 4413 	mls	r4, r0, r3, r4
 80003d2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003d6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003da:	45a4      	cmp	ip, r4
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x1d2>
 80003de:	193c      	adds	r4, r7, r4
 80003e0:	f103 30ff 	add.w	r0, r3, #4294967295
 80003e4:	d267      	bcs.n	80004b6 <__udivmoddi4+0x29a>
 80003e6:	45a4      	cmp	ip, r4
 80003e8:	d965      	bls.n	80004b6 <__udivmoddi4+0x29a>
 80003ea:	3b02      	subs	r3, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003f2:	fba0 9302 	umull	r9, r3, r0, r2
 80003f6:	eba4 040c 	sub.w	r4, r4, ip
 80003fa:	429c      	cmp	r4, r3
 80003fc:	46ce      	mov	lr, r9
 80003fe:	469c      	mov	ip, r3
 8000400:	d351      	bcc.n	80004a6 <__udivmoddi4+0x28a>
 8000402:	d04e      	beq.n	80004a2 <__udivmoddi4+0x286>
 8000404:	b155      	cbz	r5, 800041c <__udivmoddi4+0x200>
 8000406:	ebb8 030e 	subs.w	r3, r8, lr
 800040a:	eb64 040c 	sbc.w	r4, r4, ip
 800040e:	fa04 f606 	lsl.w	r6, r4, r6
 8000412:	40cb      	lsrs	r3, r1
 8000414:	431e      	orrs	r6, r3
 8000416:	40cc      	lsrs	r4, r1
 8000418:	e9c5 6400 	strd	r6, r4, [r5]
 800041c:	2100      	movs	r1, #0
 800041e:	e750      	b.n	80002c2 <__udivmoddi4+0xa6>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f103 	lsr.w	r1, r0, r3
 8000428:	fa0c fc02 	lsl.w	ip, ip, r2
 800042c:	fa24 f303 	lsr.w	r3, r4, r3
 8000430:	4094      	lsls	r4, r2
 8000432:	430c      	orrs	r4, r1
 8000434:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000438:	fa00 fe02 	lsl.w	lr, r0, r2
 800043c:	fa1f f78c 	uxth.w	r7, ip
 8000440:	fbb3 f0f8 	udiv	r0, r3, r8
 8000444:	fb08 3110 	mls	r1, r8, r0, r3
 8000448:	0c23      	lsrs	r3, r4, #16
 800044a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044e:	fb00 f107 	mul.w	r1, r0, r7
 8000452:	4299      	cmp	r1, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x24c>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 36ff 	add.w	r6, r0, #4294967295
 800045e:	d22c      	bcs.n	80004ba <__udivmoddi4+0x29e>
 8000460:	4299      	cmp	r1, r3
 8000462:	d92a      	bls.n	80004ba <__udivmoddi4+0x29e>
 8000464:	3802      	subs	r0, #2
 8000466:	4463      	add	r3, ip
 8000468:	1a5b      	subs	r3, r3, r1
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000470:	fb08 3311 	mls	r3, r8, r1, r3
 8000474:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000478:	fb01 f307 	mul.w	r3, r1, r7
 800047c:	42a3      	cmp	r3, r4
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x276>
 8000480:	eb1c 0404 	adds.w	r4, ip, r4
 8000484:	f101 36ff 	add.w	r6, r1, #4294967295
 8000488:	d213      	bcs.n	80004b2 <__udivmoddi4+0x296>
 800048a:	42a3      	cmp	r3, r4
 800048c:	d911      	bls.n	80004b2 <__udivmoddi4+0x296>
 800048e:	3902      	subs	r1, #2
 8000490:	4464      	add	r4, ip
 8000492:	1ae4      	subs	r4, r4, r3
 8000494:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000498:	e739      	b.n	800030e <__udivmoddi4+0xf2>
 800049a:	4604      	mov	r4, r0
 800049c:	e6f0      	b.n	8000280 <__udivmoddi4+0x64>
 800049e:	4608      	mov	r0, r1
 80004a0:	e706      	b.n	80002b0 <__udivmoddi4+0x94>
 80004a2:	45c8      	cmp	r8, r9
 80004a4:	d2ae      	bcs.n	8000404 <__udivmoddi4+0x1e8>
 80004a6:	ebb9 0e02 	subs.w	lr, r9, r2
 80004aa:	eb63 0c07 	sbc.w	ip, r3, r7
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7a8      	b.n	8000404 <__udivmoddi4+0x1e8>
 80004b2:	4631      	mov	r1, r6
 80004b4:	e7ed      	b.n	8000492 <__udivmoddi4+0x276>
 80004b6:	4603      	mov	r3, r0
 80004b8:	e799      	b.n	80003ee <__udivmoddi4+0x1d2>
 80004ba:	4630      	mov	r0, r6
 80004bc:	e7d4      	b.n	8000468 <__udivmoddi4+0x24c>
 80004be:	46d6      	mov	lr, sl
 80004c0:	e77f      	b.n	80003c2 <__udivmoddi4+0x1a6>
 80004c2:	4463      	add	r3, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e74d      	b.n	8000364 <__udivmoddi4+0x148>
 80004c8:	4606      	mov	r6, r0
 80004ca:	4623      	mov	r3, r4
 80004cc:	4608      	mov	r0, r1
 80004ce:	e70f      	b.n	80002f0 <__udivmoddi4+0xd4>
 80004d0:	3e02      	subs	r6, #2
 80004d2:	4463      	add	r3, ip
 80004d4:	e730      	b.n	8000338 <__udivmoddi4+0x11c>
 80004d6:	bf00      	nop

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <HAL_ADC_ConCpltCallback>:
#define CARGANDO_A false




void HAL_ADC_ConCpltCallback(ADC_HandleTypeDef* hadc){
 80004dc:	b580      	push	{r7, lr}
 80004de:	b084      	sub	sp, #16
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
	static uint16_t index = 0;
	uint32_t val=ADC_Read();
 80004e4:	f000 f878 	bl	80005d8 <ADC_Read>
 80004e8:	60f8      	str	r0, [r7, #12]
	if (estado==CARGANDO_A){
 80004ea:	4b2d      	ldr	r3, [pc, #180]	@ (80005a0 <HAL_ADC_ConCpltCallback+0xc4>)
 80004ec:	781b      	ldrb	r3, [r3, #0]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d119      	bne.n	8000526 <HAL_ADC_ConCpltCallback+0x4a>
		InputA[index] =(float32_t) val;
 80004f2:	4b2c      	ldr	r3, [pc, #176]	@ (80005a4 <HAL_ADC_ConCpltCallback+0xc8>)
 80004f4:	881b      	ldrh	r3, [r3, #0]
 80004f6:	68fa      	ldr	r2, [r7, #12]
 80004f8:	ee07 2a90 	vmov	s15, r2
 80004fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000500:	4a29      	ldr	r2, [pc, #164]	@ (80005a8 <HAL_ADC_ConCpltCallback+0xcc>)
 8000502:	009b      	lsls	r3, r3, #2
 8000504:	4413      	add	r3, r2
 8000506:	edc3 7a00 	vstr	s15, [r3]
		DAC_Write((uint32_t)OutputA[index]);
 800050a:	4b26      	ldr	r3, [pc, #152]	@ (80005a4 <HAL_ADC_ConCpltCallback+0xc8>)
 800050c:	881b      	ldrh	r3, [r3, #0]
 800050e:	4a27      	ldr	r2, [pc, #156]	@ (80005ac <HAL_ADC_ConCpltCallback+0xd0>)
 8000510:	009b      	lsls	r3, r3, #2
 8000512:	4413      	add	r3, r2
 8000514:	edd3 7a00 	vldr	s15, [r3]
 8000518:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800051c:	ee17 0a90 	vmov	r0, s15
 8000520:	f000 f86e 	bl	8000600 <DAC_Write>
 8000524:	e018      	b.n	8000558 <HAL_ADC_ConCpltCallback+0x7c>
	}
	else {
		InputB[index] =(float32_t) val ;
 8000526:	4b1f      	ldr	r3, [pc, #124]	@ (80005a4 <HAL_ADC_ConCpltCallback+0xc8>)
 8000528:	881b      	ldrh	r3, [r3, #0]
 800052a:	68fa      	ldr	r2, [r7, #12]
 800052c:	ee07 2a90 	vmov	s15, r2
 8000530:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000534:	4a1e      	ldr	r2, [pc, #120]	@ (80005b0 <HAL_ADC_ConCpltCallback+0xd4>)
 8000536:	009b      	lsls	r3, r3, #2
 8000538:	4413      	add	r3, r2
 800053a:	edc3 7a00 	vstr	s15, [r3]
		DAC_Write((uint32_t)OutputB[index]);
 800053e:	4b19      	ldr	r3, [pc, #100]	@ (80005a4 <HAL_ADC_ConCpltCallback+0xc8>)
 8000540:	881b      	ldrh	r3, [r3, #0]
 8000542:	4a1c      	ldr	r2, [pc, #112]	@ (80005b4 <HAL_ADC_ConCpltCallback+0xd8>)
 8000544:	009b      	lsls	r3, r3, #2
 8000546:	4413      	add	r3, r2
 8000548:	edd3 7a00 	vldr	s15, [r3]
 800054c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000550:	ee17 0a90 	vmov	r0, s15
 8000554:	f000 f854 	bl	8000600 <DAC_Write>
	}

	index++;
 8000558:	4b12      	ldr	r3, [pc, #72]	@ (80005a4 <HAL_ADC_ConCpltCallback+0xc8>)
 800055a:	881b      	ldrh	r3, [r3, #0]
 800055c:	3301      	adds	r3, #1
 800055e:	b29a      	uxth	r2, r3
 8000560:	4b10      	ldr	r3, [pc, #64]	@ (80005a4 <HAL_ADC_ConCpltCallback+0xc8>)
 8000562:	801a      	strh	r2, [r3, #0]
	if (index == SAMPLES_PER_BLOCK) {
 8000564:	4b0f      	ldr	r3, [pc, #60]	@ (80005a4 <HAL_ADC_ConCpltCallback+0xc8>)
 8000566:	881b      	ldrh	r3, [r3, #0]
 8000568:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800056c:	d114      	bne.n	8000598 <HAL_ADC_ConCpltCallback+0xbc>
		index = 0;
 800056e:	4b0d      	ldr	r3, [pc, #52]	@ (80005a4 <HAL_ADC_ConCpltCallback+0xc8>)
 8000570:	2200      	movs	r2, #0
 8000572:	801a      	strh	r2, [r3, #0]
		if(estado==CARGANDO_A)procesar=PROCESAR_A;
 8000574:	4b0a      	ldr	r3, [pc, #40]	@ (80005a0 <HAL_ADC_ConCpltCallback+0xc4>)
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	2b00      	cmp	r3, #0
 800057a:	d103      	bne.n	8000584 <HAL_ADC_ConCpltCallback+0xa8>
 800057c:	4b0e      	ldr	r3, [pc, #56]	@ (80005b8 <HAL_ADC_ConCpltCallback+0xdc>)
 800057e:	2201      	movs	r2, #1
 8000580:	701a      	strb	r2, [r3, #0]
 8000582:	e002      	b.n	800058a <HAL_ADC_ConCpltCallback+0xae>
		else procesar=PROCESAR_B;
 8000584:	4b0c      	ldr	r3, [pc, #48]	@ (80005b8 <HAL_ADC_ConCpltCallback+0xdc>)
 8000586:	2202      	movs	r2, #2
 8000588:	701a      	strb	r2, [r3, #0]
		estado ^= 1;
 800058a:	4b05      	ldr	r3, [pc, #20]	@ (80005a0 <HAL_ADC_ConCpltCallback+0xc4>)
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	f083 0301 	eor.w	r3, r3, #1
 8000592:	b2da      	uxtb	r2, r3
 8000594:	4b02      	ldr	r3, [pc, #8]	@ (80005a0 <HAL_ADC_ConCpltCallback+0xc4>)
 8000596:	701a      	strb	r2, [r3, #0]
	}
}
 8000598:	bf00      	nop
 800059a:	3710      	adds	r7, #16
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	2000004c 	.word	0x2000004c
 80005a4:	2000004e 	.word	0x2000004e
 80005a8:	200018a8 	.word	0x200018a8
 80005ac:	200038a8 	.word	0x200038a8
 80005b0:	200028a8 	.word	0x200028a8
 80005b4:	200048a8 	.word	0x200048a8
 80005b8:	2000004d 	.word	0x2000004d

080005bc <ADC_Init>:

#include <stdint.h>
#include "stm32f4xx_hal.h"
#include "adc_port.h"

void ADC_Init(void){
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
	HAL_ADC_Start_IT(&hadc1);
 80005c0:	4803      	ldr	r0, [pc, #12]	@ (80005d0 <ADC_Init+0x14>)
 80005c2:	f001 ff49 	bl	8002458 <HAL_ADC_Start_IT>

	HAL_TIM_Base_Start(&htim2);
 80005c6:	4803      	ldr	r0, [pc, #12]	@ (80005d4 <ADC_Init+0x18>)
 80005c8:	f004 f880 	bl	80046cc <HAL_TIM_Base_Start>
}
 80005cc:	bf00      	nop
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	200001c8 	.word	0x200001c8
 80005d4:	200002d4 	.word	0x200002d4

080005d8 <ADC_Read>:
uint32_t ADC_Read(){
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
	return (HAL_ADC_GetValue(&hadc1));
 80005dc:	4802      	ldr	r0, [pc, #8]	@ (80005e8 <ADC_Read+0x10>)
 80005de:	f002 f929 	bl	8002834 <HAL_ADC_GetValue>
 80005e2:	4603      	mov	r3, r0
}
 80005e4:	4618      	mov	r0, r3
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	200001c8 	.word	0x200001c8

080005ec <DAC_Init>:

#include <stdint.h>
#include "stm32f4xx_hal.h"
#include "dac_port.h"

void DAC_Init(void){
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0

	HAL_DAC_Start(&hdac,DAC_CHANNEL_1);
 80005f0:	2100      	movs	r1, #0
 80005f2:	4802      	ldr	r0, [pc, #8]	@ (80005fc <DAC_Init+0x10>)
 80005f4:	f002 fcb1 	bl	8002f5a <HAL_DAC_Start>

}
 80005f8:	bf00      	nop
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	20000210 	.word	0x20000210

08000600 <DAC_Write>:

void DAC_Write(uint32_t value){
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
	HAL_DAC_SetValue(&hdac,DAC_CHANNEL_1,DAC_ALIGN_12B_R, value);
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	2200      	movs	r2, #0
 800060c:	2100      	movs	r1, #0
 800060e:	4803      	ldr	r0, [pc, #12]	@ (800061c <DAC_Write+0x1c>)
 8000610:	f002 fcf5 	bl	8002ffe <HAL_DAC_SetValue>
}
 8000614:	bf00      	nop
 8000616:	3708      	adds	r7, #8
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	20000210 	.word	0x20000210

08000620 <Hard_Init>:
/**
 * brief Inicialización de HW
 *
 */

void Hard_Init(void){
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
	HAL_Init();
 8000624:	f001 fe3e 	bl	80022a4 <HAL_Init>
	SystemClock_Config();
 8000628:	f000 f812 	bl	8000650 <SystemClock_Config>
	MX_GPIO_Init();
 800062c:	f000 f9f4 	bl	8000a18 <MX_GPIO_Init>
	MX_ETH_Init();
 8000630:	f000 f900 	bl	8000834 <MX_ETH_Init>
	MX_USART3_UART_Init();
 8000634:	f000 f998 	bl	8000968 <MX_USART3_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 8000638:	f000 f9c0 	bl	80009bc <MX_USB_OTG_FS_PCD_Init>
	MX_ADC1_Init();
 800063c:	f000 f87e 	bl	800073c <MX_ADC1_Init>
	MX_DAC_Init();
 8000640:	f000 f8ce 	bl	80007e0 <MX_DAC_Init>
	MX_TIM2_Init();
 8000644:	f000 f944 	bl	80008d0 <MX_TIM2_Init>
	MX_NVIC_Init();
 8000648:	f000 f86c 	bl	8000724 <MX_NVIC_Init>

}
 800064c:	bf00      	nop
 800064e:	bd80      	pop	{r7, pc}

08000650 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @retval None
  */

void SystemClock_Config(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b094      	sub	sp, #80	@ 0x50
 8000654:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000656:	f107 0320 	add.w	r3, r7, #32
 800065a:	2230      	movs	r2, #48	@ 0x30
 800065c:	2100      	movs	r1, #0
 800065e:	4618      	mov	r0, r3
 8000660:	f005 f8de 	bl	8005820 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000664:	f107 030c 	add.w	r3, r7, #12
 8000668:	2200      	movs	r2, #0
 800066a:	601a      	str	r2, [r3, #0]
 800066c:	605a      	str	r2, [r3, #4]
 800066e:	609a      	str	r2, [r3, #8]
 8000670:	60da      	str	r2, [r3, #12]
 8000672:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000674:	2300      	movs	r3, #0
 8000676:	60bb      	str	r3, [r7, #8]
 8000678:	4b28      	ldr	r3, [pc, #160]	@ (800071c <SystemClock_Config+0xcc>)
 800067a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800067c:	4a27      	ldr	r2, [pc, #156]	@ (800071c <SystemClock_Config+0xcc>)
 800067e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000682:	6413      	str	r3, [r2, #64]	@ 0x40
 8000684:	4b25      	ldr	r3, [pc, #148]	@ (800071c <SystemClock_Config+0xcc>)
 8000686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000688:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800068c:	60bb      	str	r3, [r7, #8]
 800068e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000690:	2300      	movs	r3, #0
 8000692:	607b      	str	r3, [r7, #4]
 8000694:	4b22      	ldr	r3, [pc, #136]	@ (8000720 <SystemClock_Config+0xd0>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a21      	ldr	r2, [pc, #132]	@ (8000720 <SystemClock_Config+0xd0>)
 800069a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800069e:	6013      	str	r3, [r2, #0]
 80006a0:	4b1f      	ldr	r3, [pc, #124]	@ (8000720 <SystemClock_Config+0xd0>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006a8:	607b      	str	r3, [r7, #4]
 80006aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006ac:	2301      	movs	r3, #1
 80006ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80006b0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80006b4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b6:	2302      	movs	r3, #2
 80006b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006ba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006c0:	2304      	movs	r3, #4
 80006c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = FBUS/1000000;
 80006c4:	23a8      	movs	r3, #168	@ 0xa8
 80006c6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006c8:	2302      	movs	r3, #2
 80006ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006cc:	2307      	movs	r3, #7
 80006ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d0:	f107 0320 	add.w	r3, r7, #32
 80006d4:	4618      	mov	r0, r3
 80006d6:	f003 fb11 	bl	8003cfc <HAL_RCC_OscConfig>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006e0:	f000 fa48 	bl	8000b74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e4:	230f      	movs	r3, #15
 80006e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e8:	2302      	movs	r3, #2
 80006ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006f0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80006f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006fa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006fc:	f107 030c 	add.w	r3, r7, #12
 8000700:	2105      	movs	r1, #5
 8000702:	4618      	mov	r0, r3
 8000704:	f003 fd72 	bl	80041ec <HAL_RCC_ClockConfig>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800070e:	f000 fa31 	bl	8000b74 <Error_Handler>
  }
}
 8000712:	bf00      	nop
 8000714:	3750      	adds	r7, #80	@ 0x50
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	40023800 	.word	0x40023800
 8000720:	40007000 	.word	0x40007000

08000724 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
void MX_NVIC_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  /* ADC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000728:	2200      	movs	r2, #0
 800072a:	2100      	movs	r1, #0
 800072c:	2012      	movs	r0, #18
 800072e:	f002 fbbc 	bl	8002eaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000732:	2012      	movs	r0, #18
 8000734:	f002 fbd5 	bl	8002ee2 <HAL_NVIC_EnableIRQ>
}
 8000738:	bf00      	nop
 800073a:	bd80      	pop	{r7, pc}

0800073c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
void MX_ADC1_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af00      	add	r7, sp, #0


  ADC_ChannelConfTypeDef sConfig = {0};
 8000742:	463b      	mov	r3, r7
 8000744:	2200      	movs	r2, #0
 8000746:	601a      	str	r2, [r3, #0]
 8000748:	605a      	str	r2, [r3, #4]
 800074a:	609a      	str	r2, [r3, #8]
 800074c:	60da      	str	r2, [r3, #12]


  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800074e:	4b22      	ldr	r3, [pc, #136]	@ (80007d8 <MX_ADC1_Init+0x9c>)
 8000750:	4a22      	ldr	r2, [pc, #136]	@ (80007dc <MX_ADC1_Init+0xa0>)
 8000752:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000754:	4b20      	ldr	r3, [pc, #128]	@ (80007d8 <MX_ADC1_Init+0x9c>)
 8000756:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800075a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800075c:	4b1e      	ldr	r3, [pc, #120]	@ (80007d8 <MX_ADC1_Init+0x9c>)
 800075e:	2200      	movs	r2, #0
 8000760:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000762:	4b1d      	ldr	r3, [pc, #116]	@ (80007d8 <MX_ADC1_Init+0x9c>)
 8000764:	2200      	movs	r2, #0
 8000766:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000768:	4b1b      	ldr	r3, [pc, #108]	@ (80007d8 <MX_ADC1_Init+0x9c>)
 800076a:	2201      	movs	r2, #1
 800076c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800076e:	4b1a      	ldr	r3, [pc, #104]	@ (80007d8 <MX_ADC1_Init+0x9c>)
 8000770:	2200      	movs	r2, #0
 8000772:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000776:	4b18      	ldr	r3, [pc, #96]	@ (80007d8 <MX_ADC1_Init+0x9c>)
 8000778:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800077c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 800077e:	4b16      	ldr	r3, [pc, #88]	@ (80007d8 <MX_ADC1_Init+0x9c>)
 8000780:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8000784:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000786:	4b14      	ldr	r3, [pc, #80]	@ (80007d8 <MX_ADC1_Init+0x9c>)
 8000788:	2200      	movs	r2, #0
 800078a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800078c:	4b12      	ldr	r3, [pc, #72]	@ (80007d8 <MX_ADC1_Init+0x9c>)
 800078e:	2201      	movs	r2, #1
 8000790:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000792:	4b11      	ldr	r3, [pc, #68]	@ (80007d8 <MX_ADC1_Init+0x9c>)
 8000794:	2200      	movs	r2, #0
 8000796:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800079a:	4b0f      	ldr	r3, [pc, #60]	@ (80007d8 <MX_ADC1_Init+0x9c>)
 800079c:	2201      	movs	r2, #1
 800079e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007a0:	480d      	ldr	r0, [pc, #52]	@ (80007d8 <MX_ADC1_Init+0x9c>)
 80007a2:	f001 fe15 	bl	80023d0 <HAL_ADC_Init>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80007ac:	f000 f9e2 	bl	8000b74 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80007b0:	2300      	movs	r3, #0
 80007b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80007b4:	2301      	movs	r3, #1
 80007b6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80007b8:	2300      	movs	r3, #0
 80007ba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007bc:	463b      	mov	r3, r7
 80007be:	4619      	mov	r1, r3
 80007c0:	4805      	ldr	r0, [pc, #20]	@ (80007d8 <MX_ADC1_Init+0x9c>)
 80007c2:	f002 f863 	bl	800288c <HAL_ADC_ConfigChannel>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d001      	beq.n	80007d0 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80007cc:	f000 f9d2 	bl	8000b74 <Error_Handler>
  }


}
 80007d0:	bf00      	nop
 80007d2:	3710      	adds	r7, #16
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	200001c8 	.word	0x200001c8
 80007dc:	40012000 	.word	0x40012000

080007e0 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
void MX_DAC_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0



  DAC_ChannelConfTypeDef sConfig = {0};
 80007e6:	463b      	mov	r3, r7
 80007e8:	2200      	movs	r2, #0
 80007ea:	601a      	str	r2, [r3, #0]
 80007ec:	605a      	str	r2, [r3, #4]


  hdac.Instance = DAC;
 80007ee:	4b0f      	ldr	r3, [pc, #60]	@ (800082c <MX_DAC_Init+0x4c>)
 80007f0:	4a0f      	ldr	r2, [pc, #60]	@ (8000830 <MX_DAC_Init+0x50>)
 80007f2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80007f4:	480d      	ldr	r0, [pc, #52]	@ (800082c <MX_DAC_Init+0x4c>)
 80007f6:	f002 fb8e 	bl	8002f16 <HAL_DAC_Init>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000800:	f000 f9b8 	bl	8000b74 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000804:	2300      	movs	r3, #0
 8000806:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000808:	2300      	movs	r3, #0
 800080a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800080c:	463b      	mov	r3, r7
 800080e:	2200      	movs	r2, #0
 8000810:	4619      	mov	r1, r3
 8000812:	4806      	ldr	r0, [pc, #24]	@ (800082c <MX_DAC_Init+0x4c>)
 8000814:	f002 fc18 	bl	8003048 <HAL_DAC_ConfigChannel>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800081e:	f000 f9a9 	bl	8000b74 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000822:	bf00      	nop
 8000824:	3708      	adds	r7, #8
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	20000210 	.word	0x20000210
 8000830:	40007400 	.word	0x40007400

08000834 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
void MX_ETH_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0

   static uint8_t MACAddr[6];

  heth.Instance = ETH;
 8000838:	4b1f      	ldr	r3, [pc, #124]	@ (80008b8 <MX_ETH_Init+0x84>)
 800083a:	4a20      	ldr	r2, [pc, #128]	@ (80008bc <MX_ETH_Init+0x88>)
 800083c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800083e:	4b20      	ldr	r3, [pc, #128]	@ (80008c0 <MX_ETH_Init+0x8c>)
 8000840:	2200      	movs	r2, #0
 8000842:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000844:	4b1e      	ldr	r3, [pc, #120]	@ (80008c0 <MX_ETH_Init+0x8c>)
 8000846:	2280      	movs	r2, #128	@ 0x80
 8000848:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800084a:	4b1d      	ldr	r3, [pc, #116]	@ (80008c0 <MX_ETH_Init+0x8c>)
 800084c:	22e1      	movs	r2, #225	@ 0xe1
 800084e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000850:	4b1b      	ldr	r3, [pc, #108]	@ (80008c0 <MX_ETH_Init+0x8c>)
 8000852:	2200      	movs	r2, #0
 8000854:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000856:	4b1a      	ldr	r3, [pc, #104]	@ (80008c0 <MX_ETH_Init+0x8c>)
 8000858:	2200      	movs	r2, #0
 800085a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 800085c:	4b18      	ldr	r3, [pc, #96]	@ (80008c0 <MX_ETH_Init+0x8c>)
 800085e:	2200      	movs	r2, #0
 8000860:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000862:	4b15      	ldr	r3, [pc, #84]	@ (80008b8 <MX_ETH_Init+0x84>)
 8000864:	4a16      	ldr	r2, [pc, #88]	@ (80008c0 <MX_ETH_Init+0x8c>)
 8000866:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000868:	4b13      	ldr	r3, [pc, #76]	@ (80008b8 <MX_ETH_Init+0x84>)
 800086a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800086e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000870:	4b11      	ldr	r3, [pc, #68]	@ (80008b8 <MX_ETH_Init+0x84>)
 8000872:	4a14      	ldr	r2, [pc, #80]	@ (80008c4 <MX_ETH_Init+0x90>)
 8000874:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000876:	4b10      	ldr	r3, [pc, #64]	@ (80008b8 <MX_ETH_Init+0x84>)
 8000878:	4a13      	ldr	r2, [pc, #76]	@ (80008c8 <MX_ETH_Init+0x94>)
 800087a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800087c:	4b0e      	ldr	r3, [pc, #56]	@ (80008b8 <MX_ETH_Init+0x84>)
 800087e:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000882:	615a      	str	r2, [r3, #20]


  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000884:	480c      	ldr	r0, [pc, #48]	@ (80008b8 <MX_ETH_Init+0x84>)
 8000886:	f002 fc2f 	bl	80030e8 <HAL_ETH_Init>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000890:	f000 f970 	bl	8000b74 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000894:	2238      	movs	r2, #56	@ 0x38
 8000896:	2100      	movs	r1, #0
 8000898:	480c      	ldr	r0, [pc, #48]	@ (80008cc <MX_ETH_Init+0x98>)
 800089a:	f004 ffc1 	bl	8005820 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800089e:	4b0b      	ldr	r3, [pc, #44]	@ (80008cc <MX_ETH_Init+0x98>)
 80008a0:	2221      	movs	r2, #33	@ 0x21
 80008a2:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80008a4:	4b09      	ldr	r3, [pc, #36]	@ (80008cc <MX_ETH_Init+0x98>)
 80008a6:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80008aa:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80008ac:	4b07      	ldr	r3, [pc, #28]	@ (80008cc <MX_ETH_Init+0x98>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	611a      	str	r2, [r3, #16]

}
 80008b2:	bf00      	nop
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	20000224 	.word	0x20000224
 80008bc:	40028000 	.word	0x40028000
 80008c0:	2000086c 	.word	0x2000086c
 80008c4:	20000128 	.word	0x20000128
 80008c8:	20000088 	.word	0x20000088
 80008cc:	20000050 	.word	0x20000050

080008d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM2_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b086      	sub	sp, #24
 80008d4:	af00      	add	r7, sp, #0


  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008d6:	f107 0308 	add.w	r3, r7, #8
 80008da:	2200      	movs	r2, #0
 80008dc:	601a      	str	r2, [r3, #0]
 80008de:	605a      	str	r2, [r3, #4]
 80008e0:	609a      	str	r2, [r3, #8]
 80008e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008e4:	463b      	mov	r3, r7
 80008e6:	2200      	movs	r2, #0
 80008e8:	601a      	str	r2, [r3, #0]
 80008ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008ec:	4b1d      	ldr	r3, [pc, #116]	@ (8000964 <MX_TIM2_Init+0x94>)
 80008ee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80008f4:	4b1b      	ldr	r3, [pc, #108]	@ (8000964 <MX_TIM2_Init+0x94>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008fa:	4b1a      	ldr	r3, [pc, #104]	@ (8000964 <MX_TIM2_Init+0x94>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = FBUS/SAMPLE_RATE;
 8000900:	4b18      	ldr	r3, [pc, #96]	@ (8000964 <MX_TIM2_Init+0x94>)
 8000902:	f640 62e1 	movw	r2, #3809	@ 0xee1
 8000906:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000908:	4b16      	ldr	r3, [pc, #88]	@ (8000964 <MX_TIM2_Init+0x94>)
 800090a:	2200      	movs	r2, #0
 800090c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800090e:	4b15      	ldr	r3, [pc, #84]	@ (8000964 <MX_TIM2_Init+0x94>)
 8000910:	2200      	movs	r2, #0
 8000912:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000914:	4813      	ldr	r0, [pc, #76]	@ (8000964 <MX_TIM2_Init+0x94>)
 8000916:	f003 fe89 	bl	800462c <HAL_TIM_Base_Init>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000920:	f000 f928 	bl	8000b74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000924:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000928:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800092a:	f107 0308 	add.w	r3, r7, #8
 800092e:	4619      	mov	r1, r3
 8000930:	480c      	ldr	r0, [pc, #48]	@ (8000964 <MX_TIM2_Init+0x94>)
 8000932:	f003 ff33 	bl	800479c <HAL_TIM_ConfigClockSource>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800093c:	f000 f91a 	bl	8000b74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000940:	2320      	movs	r3, #32
 8000942:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000944:	2300      	movs	r3, #0
 8000946:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000948:	463b      	mov	r3, r7
 800094a:	4619      	mov	r1, r3
 800094c:	4805      	ldr	r0, [pc, #20]	@ (8000964 <MX_TIM2_Init+0x94>)
 800094e:	f004 f927 	bl	8004ba0 <HAL_TIMEx_MasterConfigSynchronization>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000958:	f000 f90c 	bl	8000b74 <Error_Handler>
  }


}
 800095c:	bf00      	nop
 800095e:	3718      	adds	r7, #24
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	200002d4 	.word	0x200002d4

08000968 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART3_UART_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 800096c:	4b11      	ldr	r3, [pc, #68]	@ (80009b4 <MX_USART3_UART_Init+0x4c>)
 800096e:	4a12      	ldr	r2, [pc, #72]	@ (80009b8 <MX_USART3_UART_Init+0x50>)
 8000970:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000972:	4b10      	ldr	r3, [pc, #64]	@ (80009b4 <MX_USART3_UART_Init+0x4c>)
 8000974:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000978:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800097a:	4b0e      	ldr	r3, [pc, #56]	@ (80009b4 <MX_USART3_UART_Init+0x4c>)
 800097c:	2200      	movs	r2, #0
 800097e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000980:	4b0c      	ldr	r3, [pc, #48]	@ (80009b4 <MX_USART3_UART_Init+0x4c>)
 8000982:	2200      	movs	r2, #0
 8000984:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000986:	4b0b      	ldr	r3, [pc, #44]	@ (80009b4 <MX_USART3_UART_Init+0x4c>)
 8000988:	2200      	movs	r2, #0
 800098a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800098c:	4b09      	ldr	r3, [pc, #36]	@ (80009b4 <MX_USART3_UART_Init+0x4c>)
 800098e:	220c      	movs	r2, #12
 8000990:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000992:	4b08      	ldr	r3, [pc, #32]	@ (80009b4 <MX_USART3_UART_Init+0x4c>)
 8000994:	2200      	movs	r2, #0
 8000996:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000998:	4b06      	ldr	r3, [pc, #24]	@ (80009b4 <MX_USART3_UART_Init+0x4c>)
 800099a:	2200      	movs	r2, #0
 800099c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800099e:	4805      	ldr	r0, [pc, #20]	@ (80009b4 <MX_USART3_UART_Init+0x4c>)
 80009a0:	f004 f97a 	bl	8004c98 <HAL_UART_Init>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80009aa:	f000 f8e3 	bl	8000b74 <Error_Handler>
  }


}
 80009ae:	bf00      	nop
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	2000031c 	.word	0x2000031c
 80009b8:	40004800 	.word	0x40004800

080009bc <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
void MX_USB_OTG_FS_PCD_Init(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0


  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80009c0:	4b14      	ldr	r3, [pc, #80]	@ (8000a14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009c2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80009c6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80009c8:	4b12      	ldr	r3, [pc, #72]	@ (8000a14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009ca:	2204      	movs	r2, #4
 80009cc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80009ce:	4b11      	ldr	r3, [pc, #68]	@ (8000a14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009d0:	2202      	movs	r2, #2
 80009d2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80009d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000a14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80009da:	4b0e      	ldr	r3, [pc, #56]	@ (8000a14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009dc:	2202      	movs	r2, #2
 80009de:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80009e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000a14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009e2:	2201      	movs	r2, #1
 80009e4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80009e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80009ec:	4b09      	ldr	r3, [pc, #36]	@ (8000a14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80009f2:	4b08      	ldr	r3, [pc, #32]	@ (8000a14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009f4:	2201      	movs	r2, #1
 80009f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80009f8:	4b06      	ldr	r3, [pc, #24]	@ (8000a14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80009fe:	4805      	ldr	r0, [pc, #20]	@ (8000a14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a00:	f003 f85f 	bl	8003ac2 <HAL_PCD_Init>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000a0a:	f000 f8b3 	bl	8000b74 <Error_Handler>
  }

}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	20000360 	.word	0x20000360

08000a18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b08c      	sub	sp, #48	@ 0x30
 8000a1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a1e:	f107 031c 	add.w	r3, r7, #28
 8000a22:	2200      	movs	r2, #0
 8000a24:	601a      	str	r2, [r3, #0]
 8000a26:	605a      	str	r2, [r3, #4]
 8000a28:	609a      	str	r2, [r3, #8]
 8000a2a:	60da      	str	r2, [r3, #12]
 8000a2c:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a2e:	2300      	movs	r3, #0
 8000a30:	61bb      	str	r3, [r7, #24]
 8000a32:	4b4c      	ldr	r3, [pc, #304]	@ (8000b64 <MX_GPIO_Init+0x14c>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a36:	4a4b      	ldr	r2, [pc, #300]	@ (8000b64 <MX_GPIO_Init+0x14c>)
 8000a38:	f043 0304 	orr.w	r3, r3, #4
 8000a3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a3e:	4b49      	ldr	r3, [pc, #292]	@ (8000b64 <MX_GPIO_Init+0x14c>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a42:	f003 0304 	and.w	r3, r3, #4
 8000a46:	61bb      	str	r3, [r7, #24]
 8000a48:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	617b      	str	r3, [r7, #20]
 8000a4e:	4b45      	ldr	r3, [pc, #276]	@ (8000b64 <MX_GPIO_Init+0x14c>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a52:	4a44      	ldr	r2, [pc, #272]	@ (8000b64 <MX_GPIO_Init+0x14c>)
 8000a54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a5a:	4b42      	ldr	r3, [pc, #264]	@ (8000b64 <MX_GPIO_Init+0x14c>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a62:	617b      	str	r3, [r7, #20]
 8000a64:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a66:	2300      	movs	r3, #0
 8000a68:	613b      	str	r3, [r7, #16]
 8000a6a:	4b3e      	ldr	r3, [pc, #248]	@ (8000b64 <MX_GPIO_Init+0x14c>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6e:	4a3d      	ldr	r2, [pc, #244]	@ (8000b64 <MX_GPIO_Init+0x14c>)
 8000a70:	f043 0301 	orr.w	r3, r3, #1
 8000a74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a76:	4b3b      	ldr	r3, [pc, #236]	@ (8000b64 <MX_GPIO_Init+0x14c>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a7a:	f003 0301 	and.w	r3, r3, #1
 8000a7e:	613b      	str	r3, [r7, #16]
 8000a80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a82:	2300      	movs	r3, #0
 8000a84:	60fb      	str	r3, [r7, #12]
 8000a86:	4b37      	ldr	r3, [pc, #220]	@ (8000b64 <MX_GPIO_Init+0x14c>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8a:	4a36      	ldr	r2, [pc, #216]	@ (8000b64 <MX_GPIO_Init+0x14c>)
 8000a8c:	f043 0302 	orr.w	r3, r3, #2
 8000a90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a92:	4b34      	ldr	r3, [pc, #208]	@ (8000b64 <MX_GPIO_Init+0x14c>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a96:	f003 0302 	and.w	r3, r3, #2
 8000a9a:	60fb      	str	r3, [r7, #12]
 8000a9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	60bb      	str	r3, [r7, #8]
 8000aa2:	4b30      	ldr	r3, [pc, #192]	@ (8000b64 <MX_GPIO_Init+0x14c>)
 8000aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa6:	4a2f      	ldr	r2, [pc, #188]	@ (8000b64 <MX_GPIO_Init+0x14c>)
 8000aa8:	f043 0308 	orr.w	r3, r3, #8
 8000aac:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aae:	4b2d      	ldr	r3, [pc, #180]	@ (8000b64 <MX_GPIO_Init+0x14c>)
 8000ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab2:	f003 0308 	and.w	r3, r3, #8
 8000ab6:	60bb      	str	r3, [r7, #8]
 8000ab8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000aba:	2300      	movs	r3, #0
 8000abc:	607b      	str	r3, [r7, #4]
 8000abe:	4b29      	ldr	r3, [pc, #164]	@ (8000b64 <MX_GPIO_Init+0x14c>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac2:	4a28      	ldr	r2, [pc, #160]	@ (8000b64 <MX_GPIO_Init+0x14c>)
 8000ac4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ac8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aca:	4b26      	ldr	r3, [pc, #152]	@ (8000b64 <MX_GPIO_Init+0x14c>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ace:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ad2:	607b      	str	r3, [r7, #4]
 8000ad4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000adc:	4822      	ldr	r0, [pc, #136]	@ (8000b68 <MX_GPIO_Init+0x150>)
 8000ade:	f002 ffd7 	bl	8003a90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	2140      	movs	r1, #64	@ 0x40
 8000ae6:	4821      	ldr	r0, [pc, #132]	@ (8000b6c <MX_GPIO_Init+0x154>)
 8000ae8:	f002 ffd2 	bl	8003a90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000aec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000af0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000af2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000af6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af8:	2300      	movs	r3, #0
 8000afa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000afc:	f107 031c 	add.w	r3, r7, #28
 8000b00:	4619      	mov	r1, r3
 8000b02:	481b      	ldr	r0, [pc, #108]	@ (8000b70 <MX_GPIO_Init+0x158>)
 8000b04:	f002 fe18 	bl	8003738 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000b08:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000b0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b0e:	2301      	movs	r3, #1
 8000b10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b12:	2300      	movs	r3, #0
 8000b14:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b16:	2300      	movs	r3, #0
 8000b18:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b1a:	f107 031c 	add.w	r3, r7, #28
 8000b1e:	4619      	mov	r1, r3
 8000b20:	4811      	ldr	r0, [pc, #68]	@ (8000b68 <MX_GPIO_Init+0x150>)
 8000b22:	f002 fe09 	bl	8003738 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000b26:	2340      	movs	r3, #64	@ 0x40
 8000b28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b32:	2300      	movs	r3, #0
 8000b34:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000b36:	f107 031c 	add.w	r3, r7, #28
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	480b      	ldr	r0, [pc, #44]	@ (8000b6c <MX_GPIO_Init+0x154>)
 8000b3e:	f002 fdfb 	bl	8003738 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000b42:	2380      	movs	r3, #128	@ 0x80
 8000b44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b46:	2300      	movs	r3, #0
 8000b48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b4e:	f107 031c 	add.w	r3, r7, #28
 8000b52:	4619      	mov	r1, r3
 8000b54:	4805      	ldr	r0, [pc, #20]	@ (8000b6c <MX_GPIO_Init+0x154>)
 8000b56:	f002 fdef 	bl	8003738 <HAL_GPIO_Init>

}
 8000b5a:	bf00      	nop
 8000b5c:	3730      	adds	r7, #48	@ 0x30
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	40023800 	.word	0x40023800
 8000b68:	40020400 	.word	0x40020400
 8000b6c:	40021800 	.word	0x40021800
 8000b70:	40020800 	.word	0x40020800

08000b74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b78:	b672      	cpsid	i
}
 8000b7a:	bf00      	nop

  __disable_irq();
  while (1)
 8000b7c:	bf00      	nop
 8000b7e:	e7fd      	b.n	8000b7c <Error_Handler+0x8>

08000b80 <main>:
float32_t InputB[SAMPLES_PER_BLOCK]={0};
float32_t OutputA[SAMPLES_PER_BLOCK]={0};
float32_t OutputB[SAMPLES_PER_BLOCK]={0};


int main(void){
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b084      	sub	sp, #16
 8000b84:	af02      	add	r7, sp, #8
	//uint32_t index;
//	float32_t max;
	Hard_Init();
 8000b86:	f7ff fd4b 	bl	8000620 <Hard_Init>
	ADC_Init();
 8000b8a:	f7ff fd17 	bl	80005bc <ADC_Init>
	DAC_Init();
 8000b8e:	f7ff fd2d 	bl	80005ec <DAC_Init>
	//arm_float_to_q31(float_iir_taps, iir_taps, IIR_TAP_NUM);

	//Inicializa los filtros
	//arm_fir_init_q31(&SFIR,FIR_TAP_NUM,fir_taps,fir_state,SAMPLES_PER_BLOCK);

	arm_fir_init_f32(&SFIR,FIR_TAP_NUM,float_fir_taps,fir_state,SAMPLES_PER_BLOCK);
 8000b92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b96:	9300      	str	r3, [sp, #0]
 8000b98:	4b32      	ldr	r3, [pc, #200]	@ (8000c64 <main+0xe4>)
 8000b9a:	4a33      	ldr	r2, [pc, #204]	@ (8000c68 <main+0xe8>)
 8000b9c:	2108      	movs	r1, #8
 8000b9e:	4833      	ldr	r0, [pc, #204]	@ (8000c6c <main+0xec>)
 8000ba0:	f001 fb61 	bl	8002266 <arm_fir_init_f32>
	//arm_biquad_cascade_df1_init_f32(&SIIR,IIR_TAP_NUM/5,float_iir_taps,iir_state);


	while(true){
		if(procesar){
 8000ba4:	4b32      	ldr	r3, [pc, #200]	@ (8000c70 <main+0xf0>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d0fb      	beq.n	8000ba4 <main+0x24>
			switch (filter){
 8000bac:	4b31      	ldr	r3, [pc, #196]	@ (8000c74 <main+0xf4>)
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	2b02      	cmp	r3, #2
 8000bb2:	d02a      	beq.n	8000c0a <main+0x8a>
 8000bb4:	2b02      	cmp	r3, #2
 8000bb6:	dc50      	bgt.n	8000c5a <main+0xda>
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d002      	beq.n	8000bc2 <main+0x42>
 8000bbc:	2b01      	cmp	r3, #1
 8000bbe:	d038      	beq.n	8000c32 <main+0xb2>
 8000bc0:	e04b      	b.n	8000c5a <main+0xda>
				case TALKTHROUGH:
						for(uint16_t i=0;i<SAMPLES_PER_BLOCK;i++){
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	80fb      	strh	r3, [r7, #6]
 8000bc6:	e01b      	b.n	8000c00 <main+0x80>
							if(procesar==PROCESAR_A)OutputA[i]=InputA[i];
 8000bc8:	4b29      	ldr	r3, [pc, #164]	@ (8000c70 <main+0xf0>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d10a      	bne.n	8000be6 <main+0x66>
 8000bd0:	88fa      	ldrh	r2, [r7, #6]
 8000bd2:	88fb      	ldrh	r3, [r7, #6]
 8000bd4:	4928      	ldr	r1, [pc, #160]	@ (8000c78 <main+0xf8>)
 8000bd6:	0092      	lsls	r2, r2, #2
 8000bd8:	440a      	add	r2, r1
 8000bda:	6812      	ldr	r2, [r2, #0]
 8000bdc:	4927      	ldr	r1, [pc, #156]	@ (8000c7c <main+0xfc>)
 8000bde:	009b      	lsls	r3, r3, #2
 8000be0:	440b      	add	r3, r1
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	e009      	b.n	8000bfa <main+0x7a>
							else OutputB[i]=InputB[i];
 8000be6:	88fa      	ldrh	r2, [r7, #6]
 8000be8:	88fb      	ldrh	r3, [r7, #6]
 8000bea:	4925      	ldr	r1, [pc, #148]	@ (8000c80 <main+0x100>)
 8000bec:	0092      	lsls	r2, r2, #2
 8000bee:	440a      	add	r2, r1
 8000bf0:	6812      	ldr	r2, [r2, #0]
 8000bf2:	4924      	ldr	r1, [pc, #144]	@ (8000c84 <main+0x104>)
 8000bf4:	009b      	lsls	r3, r3, #2
 8000bf6:	440b      	add	r3, r1
 8000bf8:	601a      	str	r2, [r3, #0]
						for(uint16_t i=0;i<SAMPLES_PER_BLOCK;i++){
 8000bfa:	88fb      	ldrh	r3, [r7, #6]
 8000bfc:	3301      	adds	r3, #1
 8000bfe:	80fb      	strh	r3, [r7, #6]
 8000c00:	88fb      	ldrh	r3, [r7, #6]
 8000c02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000c06:	d3df      	bcc.n	8000bc8 <main+0x48>
						}
						break;
 8000c08:	e027      	b.n	8000c5a <main+0xda>

				case IIR:
						if(procesar==PROCESAR_A){
 8000c0a:	4b19      	ldr	r3, [pc, #100]	@ (8000c70 <main+0xf0>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	2b01      	cmp	r3, #1
 8000c10:	d107      	bne.n	8000c22 <main+0xa2>
							filter_bicuad_cascade(&SIIR, InputA, OutputA, SAMPLES_PER_BLOCK);
 8000c12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c16:	4a19      	ldr	r2, [pc, #100]	@ (8000c7c <main+0xfc>)
 8000c18:	4917      	ldr	r1, [pc, #92]	@ (8000c78 <main+0xf8>)
 8000c1a:	481b      	ldr	r0, [pc, #108]	@ (8000c88 <main+0x108>)
 8000c1c:	f000 fae5 	bl	80011ea <arm_biquad_cascade_df1_f32>
						}else {
							filter_bicuad_cascade(&SIIR, InputB, OutputB, SAMPLES_PER_BLOCK);
						}
						break;
 8000c20:	e01b      	b.n	8000c5a <main+0xda>
							filter_bicuad_cascade(&SIIR, InputB, OutputB, SAMPLES_PER_BLOCK);
 8000c22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c26:	4a17      	ldr	r2, [pc, #92]	@ (8000c84 <main+0x104>)
 8000c28:	4915      	ldr	r1, [pc, #84]	@ (8000c80 <main+0x100>)
 8000c2a:	4817      	ldr	r0, [pc, #92]	@ (8000c88 <main+0x108>)
 8000c2c:	f000 fadd 	bl	80011ea <arm_biquad_cascade_df1_f32>
						break;
 8000c30:	e013      	b.n	8000c5a <main+0xda>

				case FIR:
						if(procesar==PROCESAR_A){
 8000c32:	4b0f      	ldr	r3, [pc, #60]	@ (8000c70 <main+0xf0>)
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	2b01      	cmp	r3, #1
 8000c38:	d107      	bne.n	8000c4a <main+0xca>
							arm_fir_f32(&SFIR,InputA, OutputA, SAMPLES_PER_BLOCK);
 8000c3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c3e:	4a0f      	ldr	r2, [pc, #60]	@ (8000c7c <main+0xfc>)
 8000c40:	490d      	ldr	r1, [pc, #52]	@ (8000c78 <main+0xf8>)
 8000c42:	480a      	ldr	r0, [pc, #40]	@ (8000c6c <main+0xec>)
 8000c44:	f000 fc4c 	bl	80014e0 <arm_fir_f32>
						}else {
							arm_fir_f32(&SFIR,InputB, OutputB , SAMPLES_PER_BLOCK);
						}
						break;
 8000c48:	e006      	b.n	8000c58 <main+0xd8>
							arm_fir_f32(&SFIR,InputB, OutputB , SAMPLES_PER_BLOCK);
 8000c4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c4e:	4a0d      	ldr	r2, [pc, #52]	@ (8000c84 <main+0x104>)
 8000c50:	490b      	ldr	r1, [pc, #44]	@ (8000c80 <main+0x100>)
 8000c52:	4806      	ldr	r0, [pc, #24]	@ (8000c6c <main+0xec>)
 8000c54:	f000 fc44 	bl	80014e0 <arm_fir_f32>
						break;
 8000c58:	bf00      	nop
			}
			procesar=NO_PROCESAR;
 8000c5a:	4b05      	ldr	r3, [pc, #20]	@ (8000c70 <main+0xf0>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	701a      	strb	r2, [r3, #0]
		if(procesar){
 8000c60:	e7a0      	b.n	8000ba4 <main+0x24>
 8000c62:	bf00      	nop
 8000c64:	2000088c 	.word	0x2000088c
 8000c68:	20000000 	.word	0x20000000
 8000c6c:	20000874 	.word	0x20000874
 8000c70:	2000004d 	.word	0x2000004d
 8000c74:	20000020 	.word	0x20000020
 8000c78:	200018a8 	.word	0x200018a8
 8000c7c:	200038a8 	.word	0x200038a8
 8000c80:	200028a8 	.word	0x200028a8
 8000c84:	200048a8 	.word	0x200048a8
 8000c88:	20000880 	.word	0x20000880

08000c8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b083      	sub	sp, #12
 8000c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c92:	2300      	movs	r3, #0
 8000c94:	607b      	str	r3, [r7, #4]
 8000c96:	4b10      	ldr	r3, [pc, #64]	@ (8000cd8 <HAL_MspInit+0x4c>)
 8000c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c9a:	4a0f      	ldr	r2, [pc, #60]	@ (8000cd8 <HAL_MspInit+0x4c>)
 8000c9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ca0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ca2:	4b0d      	ldr	r3, [pc, #52]	@ (8000cd8 <HAL_MspInit+0x4c>)
 8000ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ca6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000caa:	607b      	str	r3, [r7, #4]
 8000cac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cae:	2300      	movs	r3, #0
 8000cb0:	603b      	str	r3, [r7, #0]
 8000cb2:	4b09      	ldr	r3, [pc, #36]	@ (8000cd8 <HAL_MspInit+0x4c>)
 8000cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cb6:	4a08      	ldr	r2, [pc, #32]	@ (8000cd8 <HAL_MspInit+0x4c>)
 8000cb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cbe:	4b06      	ldr	r3, [pc, #24]	@ (8000cd8 <HAL_MspInit+0x4c>)
 8000cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cc6:	603b      	str	r3, [r7, #0]
 8000cc8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cca:	bf00      	nop
 8000ccc:	370c      	adds	r7, #12
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	40023800 	.word	0x40023800

08000cdc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b08a      	sub	sp, #40	@ 0x28
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce4:	f107 0314 	add.w	r3, r7, #20
 8000ce8:	2200      	movs	r2, #0
 8000cea:	601a      	str	r2, [r3, #0]
 8000cec:	605a      	str	r2, [r3, #4]
 8000cee:	609a      	str	r2, [r3, #8]
 8000cf0:	60da      	str	r2, [r3, #12]
 8000cf2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4a17      	ldr	r2, [pc, #92]	@ (8000d58 <HAL_ADC_MspInit+0x7c>)
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	d127      	bne.n	8000d4e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000cfe:	2300      	movs	r3, #0
 8000d00:	613b      	str	r3, [r7, #16]
 8000d02:	4b16      	ldr	r3, [pc, #88]	@ (8000d5c <HAL_ADC_MspInit+0x80>)
 8000d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d06:	4a15      	ldr	r2, [pc, #84]	@ (8000d5c <HAL_ADC_MspInit+0x80>)
 8000d08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d0e:	4b13      	ldr	r3, [pc, #76]	@ (8000d5c <HAL_ADC_MspInit+0x80>)
 8000d10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d16:	613b      	str	r3, [r7, #16]
 8000d18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	60fb      	str	r3, [r7, #12]
 8000d1e:	4b0f      	ldr	r3, [pc, #60]	@ (8000d5c <HAL_ADC_MspInit+0x80>)
 8000d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d22:	4a0e      	ldr	r2, [pc, #56]	@ (8000d5c <HAL_ADC_MspInit+0x80>)
 8000d24:	f043 0301 	orr.w	r3, r3, #1
 8000d28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <HAL_ADC_MspInit+0x80>)
 8000d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d2e:	f003 0301 	and.w	r3, r3, #1
 8000d32:	60fb      	str	r3, [r7, #12]
 8000d34:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d36:	2301      	movs	r3, #1
 8000d38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d3a:	2303      	movs	r3, #3
 8000d3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d42:	f107 0314 	add.w	r3, r7, #20
 8000d46:	4619      	mov	r1, r3
 8000d48:	4805      	ldr	r0, [pc, #20]	@ (8000d60 <HAL_ADC_MspInit+0x84>)
 8000d4a:	f002 fcf5 	bl	8003738 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000d4e:	bf00      	nop
 8000d50:	3728      	adds	r7, #40	@ 0x28
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	40012000 	.word	0x40012000
 8000d5c:	40023800 	.word	0x40023800
 8000d60:	40020000 	.word	0x40020000

08000d64 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b08a      	sub	sp, #40	@ 0x28
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d6c:	f107 0314 	add.w	r3, r7, #20
 8000d70:	2200      	movs	r2, #0
 8000d72:	601a      	str	r2, [r3, #0]
 8000d74:	605a      	str	r2, [r3, #4]
 8000d76:	609a      	str	r2, [r3, #8]
 8000d78:	60da      	str	r2, [r3, #12]
 8000d7a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a17      	ldr	r2, [pc, #92]	@ (8000de0 <HAL_DAC_MspInit+0x7c>)
 8000d82:	4293      	cmp	r3, r2
 8000d84:	d127      	bne.n	8000dd6 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8000d86:	2300      	movs	r3, #0
 8000d88:	613b      	str	r3, [r7, #16]
 8000d8a:	4b16      	ldr	r3, [pc, #88]	@ (8000de4 <HAL_DAC_MspInit+0x80>)
 8000d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d8e:	4a15      	ldr	r2, [pc, #84]	@ (8000de4 <HAL_DAC_MspInit+0x80>)
 8000d90:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000d94:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d96:	4b13      	ldr	r3, [pc, #76]	@ (8000de4 <HAL_DAC_MspInit+0x80>)
 8000d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d9a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000d9e:	613b      	str	r3, [r7, #16]
 8000da0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000da2:	2300      	movs	r3, #0
 8000da4:	60fb      	str	r3, [r7, #12]
 8000da6:	4b0f      	ldr	r3, [pc, #60]	@ (8000de4 <HAL_DAC_MspInit+0x80>)
 8000da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000daa:	4a0e      	ldr	r2, [pc, #56]	@ (8000de4 <HAL_DAC_MspInit+0x80>)
 8000dac:	f043 0301 	orr.w	r3, r3, #1
 8000db0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000db2:	4b0c      	ldr	r3, [pc, #48]	@ (8000de4 <HAL_DAC_MspInit+0x80>)
 8000db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db6:	f003 0301 	and.w	r3, r3, #1
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000dbe:	2310      	movs	r3, #16
 8000dc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dc2:	2303      	movs	r3, #3
 8000dc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dca:	f107 0314 	add.w	r3, r7, #20
 8000dce:	4619      	mov	r1, r3
 8000dd0:	4805      	ldr	r0, [pc, #20]	@ (8000de8 <HAL_DAC_MspInit+0x84>)
 8000dd2:	f002 fcb1 	bl	8003738 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8000dd6:	bf00      	nop
 8000dd8:	3728      	adds	r7, #40	@ 0x28
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	40007400 	.word	0x40007400
 8000de4:	40023800 	.word	0x40023800
 8000de8:	40020000 	.word	0x40020000

08000dec <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b08e      	sub	sp, #56	@ 0x38
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000df8:	2200      	movs	r2, #0
 8000dfa:	601a      	str	r2, [r3, #0]
 8000dfc:	605a      	str	r2, [r3, #4]
 8000dfe:	609a      	str	r2, [r3, #8]
 8000e00:	60da      	str	r2, [r3, #12]
 8000e02:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a55      	ldr	r2, [pc, #340]	@ (8000f60 <HAL_ETH_MspInit+0x174>)
 8000e0a:	4293      	cmp	r3, r2
 8000e0c:	f040 80a4 	bne.w	8000f58 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000e10:	2300      	movs	r3, #0
 8000e12:	623b      	str	r3, [r7, #32]
 8000e14:	4b53      	ldr	r3, [pc, #332]	@ (8000f64 <HAL_ETH_MspInit+0x178>)
 8000e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e18:	4a52      	ldr	r2, [pc, #328]	@ (8000f64 <HAL_ETH_MspInit+0x178>)
 8000e1a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000e1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e20:	4b50      	ldr	r3, [pc, #320]	@ (8000f64 <HAL_ETH_MspInit+0x178>)
 8000e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e28:	623b      	str	r3, [r7, #32]
 8000e2a:	6a3b      	ldr	r3, [r7, #32]
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	61fb      	str	r3, [r7, #28]
 8000e30:	4b4c      	ldr	r3, [pc, #304]	@ (8000f64 <HAL_ETH_MspInit+0x178>)
 8000e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e34:	4a4b      	ldr	r2, [pc, #300]	@ (8000f64 <HAL_ETH_MspInit+0x178>)
 8000e36:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000e3a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e3c:	4b49      	ldr	r3, [pc, #292]	@ (8000f64 <HAL_ETH_MspInit+0x178>)
 8000e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e40:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000e44:	61fb      	str	r3, [r7, #28]
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	2300      	movs	r3, #0
 8000e4a:	61bb      	str	r3, [r7, #24]
 8000e4c:	4b45      	ldr	r3, [pc, #276]	@ (8000f64 <HAL_ETH_MspInit+0x178>)
 8000e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e50:	4a44      	ldr	r2, [pc, #272]	@ (8000f64 <HAL_ETH_MspInit+0x178>)
 8000e52:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000e56:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e58:	4b42      	ldr	r3, [pc, #264]	@ (8000f64 <HAL_ETH_MspInit+0x178>)
 8000e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000e60:	61bb      	str	r3, [r7, #24]
 8000e62:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e64:	2300      	movs	r3, #0
 8000e66:	617b      	str	r3, [r7, #20]
 8000e68:	4b3e      	ldr	r3, [pc, #248]	@ (8000f64 <HAL_ETH_MspInit+0x178>)
 8000e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6c:	4a3d      	ldr	r2, [pc, #244]	@ (8000f64 <HAL_ETH_MspInit+0x178>)
 8000e6e:	f043 0304 	orr.w	r3, r3, #4
 8000e72:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e74:	4b3b      	ldr	r3, [pc, #236]	@ (8000f64 <HAL_ETH_MspInit+0x178>)
 8000e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e78:	f003 0304 	and.w	r3, r3, #4
 8000e7c:	617b      	str	r3, [r7, #20]
 8000e7e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e80:	2300      	movs	r3, #0
 8000e82:	613b      	str	r3, [r7, #16]
 8000e84:	4b37      	ldr	r3, [pc, #220]	@ (8000f64 <HAL_ETH_MspInit+0x178>)
 8000e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e88:	4a36      	ldr	r2, [pc, #216]	@ (8000f64 <HAL_ETH_MspInit+0x178>)
 8000e8a:	f043 0301 	orr.w	r3, r3, #1
 8000e8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e90:	4b34      	ldr	r3, [pc, #208]	@ (8000f64 <HAL_ETH_MspInit+0x178>)
 8000e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e94:	f003 0301 	and.w	r3, r3, #1
 8000e98:	613b      	str	r3, [r7, #16]
 8000e9a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	60fb      	str	r3, [r7, #12]
 8000ea0:	4b30      	ldr	r3, [pc, #192]	@ (8000f64 <HAL_ETH_MspInit+0x178>)
 8000ea2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea4:	4a2f      	ldr	r2, [pc, #188]	@ (8000f64 <HAL_ETH_MspInit+0x178>)
 8000ea6:	f043 0302 	orr.w	r3, r3, #2
 8000eaa:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eac:	4b2d      	ldr	r3, [pc, #180]	@ (8000f64 <HAL_ETH_MspInit+0x178>)
 8000eae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eb0:	f003 0302 	and.w	r3, r3, #2
 8000eb4:	60fb      	str	r3, [r7, #12]
 8000eb6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000eb8:	2300      	movs	r3, #0
 8000eba:	60bb      	str	r3, [r7, #8]
 8000ebc:	4b29      	ldr	r3, [pc, #164]	@ (8000f64 <HAL_ETH_MspInit+0x178>)
 8000ebe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ec0:	4a28      	ldr	r2, [pc, #160]	@ (8000f64 <HAL_ETH_MspInit+0x178>)
 8000ec2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ec6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ec8:	4b26      	ldr	r3, [pc, #152]	@ (8000f64 <HAL_ETH_MspInit+0x178>)
 8000eca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ed0:	60bb      	str	r3, [r7, #8]
 8000ed2:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000ed4:	2332      	movs	r3, #50	@ 0x32
 8000ed6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000edc:	2300      	movs	r3, #0
 8000ede:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ee0:	2303      	movs	r3, #3
 8000ee2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ee4:	230b      	movs	r3, #11
 8000ee6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ee8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eec:	4619      	mov	r1, r3
 8000eee:	481e      	ldr	r0, [pc, #120]	@ (8000f68 <HAL_ETH_MspInit+0x17c>)
 8000ef0:	f002 fc22 	bl	8003738 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000ef4:	2386      	movs	r3, #134	@ 0x86
 8000ef6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef8:	2302      	movs	r3, #2
 8000efa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efc:	2300      	movs	r3, #0
 8000efe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f00:	2303      	movs	r3, #3
 8000f02:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f04:	230b      	movs	r3, #11
 8000f06:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4817      	ldr	r0, [pc, #92]	@ (8000f6c <HAL_ETH_MspInit+0x180>)
 8000f10:	f002 fc12 	bl	8003738 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000f14:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f18:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f22:	2303      	movs	r3, #3
 8000f24:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f26:	230b      	movs	r3, #11
 8000f28:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000f2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f2e:	4619      	mov	r1, r3
 8000f30:	480f      	ldr	r0, [pc, #60]	@ (8000f70 <HAL_ETH_MspInit+0x184>)
 8000f32:	f002 fc01 	bl	8003738 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000f36:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000f3a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f40:	2300      	movs	r3, #0
 8000f42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f44:	2303      	movs	r3, #3
 8000f46:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f48:	230b      	movs	r3, #11
 8000f4a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f50:	4619      	mov	r1, r3
 8000f52:	4808      	ldr	r0, [pc, #32]	@ (8000f74 <HAL_ETH_MspInit+0x188>)
 8000f54:	f002 fbf0 	bl	8003738 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000f58:	bf00      	nop
 8000f5a:	3738      	adds	r7, #56	@ 0x38
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	40028000 	.word	0x40028000
 8000f64:	40023800 	.word	0x40023800
 8000f68:	40020800 	.word	0x40020800
 8000f6c:	40020000 	.word	0x40020000
 8000f70:	40020400 	.word	0x40020400
 8000f74:	40021800 	.word	0x40021800

08000f78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b085      	sub	sp, #20
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000f88:	d10d      	bne.n	8000fa6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	60fb      	str	r3, [r7, #12]
 8000f8e:	4b09      	ldr	r3, [pc, #36]	@ (8000fb4 <HAL_TIM_Base_MspInit+0x3c>)
 8000f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f92:	4a08      	ldr	r2, [pc, #32]	@ (8000fb4 <HAL_TIM_Base_MspInit+0x3c>)
 8000f94:	f043 0301 	orr.w	r3, r3, #1
 8000f98:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f9a:	4b06      	ldr	r3, [pc, #24]	@ (8000fb4 <HAL_TIM_Base_MspInit+0x3c>)
 8000f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f9e:	f003 0301 	and.w	r3, r3, #1
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000fa6:	bf00      	nop
 8000fa8:	3714      	adds	r7, #20
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	40023800 	.word	0x40023800

08000fb8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b08a      	sub	sp, #40	@ 0x28
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc0:	f107 0314 	add.w	r3, r7, #20
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	605a      	str	r2, [r3, #4]
 8000fca:	609a      	str	r2, [r3, #8]
 8000fcc:	60da      	str	r2, [r3, #12]
 8000fce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a19      	ldr	r2, [pc, #100]	@ (800103c <HAL_UART_MspInit+0x84>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d12c      	bne.n	8001034 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000fda:	2300      	movs	r3, #0
 8000fdc:	613b      	str	r3, [r7, #16]
 8000fde:	4b18      	ldr	r3, [pc, #96]	@ (8001040 <HAL_UART_MspInit+0x88>)
 8000fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe2:	4a17      	ldr	r2, [pc, #92]	@ (8001040 <HAL_UART_MspInit+0x88>)
 8000fe4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000fe8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fea:	4b15      	ldr	r3, [pc, #84]	@ (8001040 <HAL_UART_MspInit+0x88>)
 8000fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000ff2:	613b      	str	r3, [r7, #16]
 8000ff4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	60fb      	str	r3, [r7, #12]
 8000ffa:	4b11      	ldr	r3, [pc, #68]	@ (8001040 <HAL_UART_MspInit+0x88>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	4a10      	ldr	r2, [pc, #64]	@ (8001040 <HAL_UART_MspInit+0x88>)
 8001000:	f043 0308 	orr.w	r3, r3, #8
 8001004:	6313      	str	r3, [r2, #48]	@ 0x30
 8001006:	4b0e      	ldr	r3, [pc, #56]	@ (8001040 <HAL_UART_MspInit+0x88>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100a:	f003 0308 	and.w	r3, r3, #8
 800100e:	60fb      	str	r3, [r7, #12]
 8001010:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001012:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001016:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001018:	2302      	movs	r3, #2
 800101a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101c:	2300      	movs	r3, #0
 800101e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001020:	2303      	movs	r3, #3
 8001022:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001024:	2307      	movs	r3, #7
 8001026:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001028:	f107 0314 	add.w	r3, r7, #20
 800102c:	4619      	mov	r1, r3
 800102e:	4805      	ldr	r0, [pc, #20]	@ (8001044 <HAL_UART_MspInit+0x8c>)
 8001030:	f002 fb82 	bl	8003738 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001034:	bf00      	nop
 8001036:	3728      	adds	r7, #40	@ 0x28
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	40004800 	.word	0x40004800
 8001040:	40023800 	.word	0x40023800
 8001044:	40020c00 	.word	0x40020c00

08001048 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b08a      	sub	sp, #40	@ 0x28
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001050:	f107 0314 	add.w	r3, r7, #20
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	605a      	str	r2, [r3, #4]
 800105a:	609a      	str	r2, [r3, #8]
 800105c:	60da      	str	r2, [r3, #12]
 800105e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001068:	d13f      	bne.n	80010ea <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800106a:	2300      	movs	r3, #0
 800106c:	613b      	str	r3, [r7, #16]
 800106e:	4b21      	ldr	r3, [pc, #132]	@ (80010f4 <HAL_PCD_MspInit+0xac>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001072:	4a20      	ldr	r2, [pc, #128]	@ (80010f4 <HAL_PCD_MspInit+0xac>)
 8001074:	f043 0301 	orr.w	r3, r3, #1
 8001078:	6313      	str	r3, [r2, #48]	@ 0x30
 800107a:	4b1e      	ldr	r3, [pc, #120]	@ (80010f4 <HAL_PCD_MspInit+0xac>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107e:	f003 0301 	and.w	r3, r3, #1
 8001082:	613b      	str	r3, [r7, #16]
 8001084:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001086:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800108a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800108c:	2302      	movs	r3, #2
 800108e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001090:	2300      	movs	r3, #0
 8001092:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001094:	2303      	movs	r3, #3
 8001096:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001098:	230a      	movs	r3, #10
 800109a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800109c:	f107 0314 	add.w	r3, r7, #20
 80010a0:	4619      	mov	r1, r3
 80010a2:	4815      	ldr	r0, [pc, #84]	@ (80010f8 <HAL_PCD_MspInit+0xb0>)
 80010a4:	f002 fb48 	bl	8003738 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80010a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010ae:	2300      	movs	r3, #0
 80010b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b2:	2300      	movs	r3, #0
 80010b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80010b6:	f107 0314 	add.w	r3, r7, #20
 80010ba:	4619      	mov	r1, r3
 80010bc:	480e      	ldr	r0, [pc, #56]	@ (80010f8 <HAL_PCD_MspInit+0xb0>)
 80010be:	f002 fb3b 	bl	8003738 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80010c2:	4b0c      	ldr	r3, [pc, #48]	@ (80010f4 <HAL_PCD_MspInit+0xac>)
 80010c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010c6:	4a0b      	ldr	r2, [pc, #44]	@ (80010f4 <HAL_PCD_MspInit+0xac>)
 80010c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010cc:	6353      	str	r3, [r2, #52]	@ 0x34
 80010ce:	2300      	movs	r3, #0
 80010d0:	60fb      	str	r3, [r7, #12]
 80010d2:	4b08      	ldr	r3, [pc, #32]	@ (80010f4 <HAL_PCD_MspInit+0xac>)
 80010d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010d6:	4a07      	ldr	r2, [pc, #28]	@ (80010f4 <HAL_PCD_MspInit+0xac>)
 80010d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80010de:	4b05      	ldr	r3, [pc, #20]	@ (80010f4 <HAL_PCD_MspInit+0xac>)
 80010e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010e6:	60fb      	str	r3, [r7, #12]
 80010e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80010ea:	bf00      	nop
 80010ec:	3728      	adds	r7, #40	@ 0x28
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	40023800 	.word	0x40023800
 80010f8:	40020000 	.word	0x40020000

080010fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001100:	bf00      	nop
 8001102:	e7fd      	b.n	8001100 <NMI_Handler+0x4>

08001104 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001108:	bf00      	nop
 800110a:	e7fd      	b.n	8001108 <HardFault_Handler+0x4>

0800110c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001110:	bf00      	nop
 8001112:	e7fd      	b.n	8001110 <MemManage_Handler+0x4>

08001114 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001118:	bf00      	nop
 800111a:	e7fd      	b.n	8001118 <BusFault_Handler+0x4>

0800111c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001120:	bf00      	nop
 8001122:	e7fd      	b.n	8001120 <UsageFault_Handler+0x4>

08001124 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001128:	bf00      	nop
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr

08001132 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001132:	b480      	push	{r7}
 8001134:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001136:	bf00      	nop
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr

08001140 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr

0800114e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800114e:	b580      	push	{r7, lr}
 8001150:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001152:	f001 f8f9 	bl	8002348 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001156:	bf00      	nop
 8001158:	bd80      	pop	{r7, pc}
	...

0800115c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001160:	4803      	ldr	r0, [pc, #12]	@ (8001170 <ADC_IRQHandler+0x14>)
 8001162:	f001 fa57 	bl	8002614 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */
  HAL_ADC_ConCpltCallback(&hadc1);
 8001166:	4802      	ldr	r0, [pc, #8]	@ (8001170 <ADC_IRQHandler+0x14>)
 8001168:	f7ff f9b8 	bl	80004dc <HAL_ADC_ConCpltCallback>

  /* USER CODE END ADC_IRQn 1 */
}
 800116c:	bf00      	nop
 800116e:	bd80      	pop	{r7, pc}
 8001170:	200001c8 	.word	0x200001c8

08001174 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001178:	4b06      	ldr	r3, [pc, #24]	@ (8001194 <SystemInit+0x20>)
 800117a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800117e:	4a05      	ldr	r2, [pc, #20]	@ (8001194 <SystemInit+0x20>)
 8001180:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001184:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001188:	bf00      	nop
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	e000ed00 	.word	0xe000ed00

08001198 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001198:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011d0 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800119c:	480d      	ldr	r0, [pc, #52]	@ (80011d4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800119e:	490e      	ldr	r1, [pc, #56]	@ (80011d8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80011a0:	4a0e      	ldr	r2, [pc, #56]	@ (80011dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011a4:	e002      	b.n	80011ac <LoopCopyDataInit>

080011a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011aa:	3304      	adds	r3, #4

080011ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011b0:	d3f9      	bcc.n	80011a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011b2:	4a0b      	ldr	r2, [pc, #44]	@ (80011e0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80011b4:	4c0b      	ldr	r4, [pc, #44]	@ (80011e4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80011b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011b8:	e001      	b.n	80011be <LoopFillZerobss>

080011ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011bc:	3204      	adds	r2, #4

080011be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011c0:	d3fb      	bcc.n	80011ba <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80011c2:	f7ff ffd7 	bl	8001174 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011c6:	f004 fb33 	bl	8005830 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011ca:	f7ff fcd9 	bl	8000b80 <main>
  bx  lr    
 80011ce:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80011d0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80011d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011d8:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 80011dc:	080058b8 	.word	0x080058b8
  ldr r2, =_sbss
 80011e0:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 80011e4:	200058ac 	.word	0x200058ac

080011e8 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011e8:	e7fe      	b.n	80011e8 <CAN1_RX0_IRQHandler>

080011ea <arm_biquad_cascade_df1_f32>:
void arm_biquad_cascade_df1_f32(
  const arm_biquad_casd_df1_inst_f32 * S,
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t blockSize)
{
 80011ea:	b480      	push	{r7}
 80011ec:	b097      	sub	sp, #92	@ 0x5c
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	60f8      	str	r0, [r7, #12]
 80011f2:	60b9      	str	r1, [r7, #8]
 80011f4:	607a      	str	r2, [r7, #4]
 80011f6:	603b      	str	r3, [r7, #0]
  float32_t *pIn = pSrc;                         /*  source pointer            */
 80011f8:	68bb      	ldr	r3, [r7, #8]
 80011fa:	657b      	str	r3, [r7, #84]	@ 0x54
  float32_t *pOut = pDst;                        /*  destination pointer       */
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	653b      	str	r3, [r7, #80]	@ 0x50
  float32_t *pState = S->pState;                 /*  pState pointer            */
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	64fb      	str	r3, [r7, #76]	@ 0x4c
  float32_t *pCoeffs = S->pCoeffs;               /*  coefficient pointer       */
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	689b      	ldr	r3, [r3, #8]
 800120a:	64bb      	str	r3, [r7, #72]	@ 0x48
  float32_t acc;                                 /*  Simulates the accumulator */
  float32_t b0, b1, b2, a1, a2;                  /*  Filter coefficients       */
  float32_t Xn1, Xn2, Yn1, Yn2;                  /*  Filter pState variables   */
  float32_t Xn;                                  /*  temporary input           */
  uint32_t sample, stage = S->numStages;         /*  loop counters             */
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	633b      	str	r3, [r7, #48]	@ 0x30
  /* Run the below code for Cortex-M4 and Cortex-M3 */

  do
  {
    /* Reading the coefficients */
    b0 = *pCoeffs++;
 8001212:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001214:	1d1a      	adds	r2, r3, #4
 8001216:	64ba      	str	r2, [r7, #72]	@ 0x48
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    b1 = *pCoeffs++;
 800121c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800121e:	1d1a      	adds	r2, r3, #4
 8001220:	64ba      	str	r2, [r7, #72]	@ 0x48
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	62bb      	str	r3, [r7, #40]	@ 0x28
    b2 = *pCoeffs++;
 8001226:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001228:	1d1a      	adds	r2, r3, #4
 800122a:	64ba      	str	r2, [r7, #72]	@ 0x48
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	627b      	str	r3, [r7, #36]	@ 0x24
    a1 = *pCoeffs++;
 8001230:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001232:	1d1a      	adds	r2, r3, #4
 8001234:	64ba      	str	r2, [r7, #72]	@ 0x48
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	623b      	str	r3, [r7, #32]
    a2 = *pCoeffs++;
 800123a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800123c:	1d1a      	adds	r2, r3, #4
 800123e:	64ba      	str	r2, [r7, #72]	@ 0x48
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	61fb      	str	r3, [r7, #28]

    /* Reading the pState values */
    Xn1 = pState[0];
 8001244:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	647b      	str	r3, [r7, #68]	@ 0x44
    Xn2 = pState[1];
 800124a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	643b      	str	r3, [r7, #64]	@ 0x40
    Yn1 = pState[2];
 8001250:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	63fb      	str	r3, [r7, #60]	@ 0x3c
    Yn2 = pState[3];
 8001256:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001258:	68db      	ldr	r3, [r3, #12]
 800125a:	63bb      	str	r3, [r7, #56]	@ 0x38
     *    acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1]   + a2 * y[n-2]    
     *    acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1]   + a2 * y[n-2]    
     *    acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1]   + a2 * y[n-2]    
     */

    sample = blockSize >> 2u;
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	089b      	lsrs	r3, r3, #2
 8001260:	637b      	str	r3, [r7, #52]	@ 0x34

    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(sample > 0u)
 8001262:	e0ce      	b.n	8001402 <arm_biquad_cascade_df1_f32+0x218>
    {
      /* Read the first input */
      Xn = *pIn++;
 8001264:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001266:	1d1a      	adds	r2, r3, #4
 8001268:	657a      	str	r2, [r7, #84]	@ 0x54
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	61bb      	str	r3, [r7, #24]

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
      Yn2 = (b0 * Xn) + (b1 * Xn1) + (b2 * Xn2) + (a1 * Yn1) + (a2 * Yn2);
 800126e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001272:	edd7 7a06 	vldr	s15, [r7, #24]
 8001276:	ee27 7a27 	vmul.f32	s14, s14, s15
 800127a:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 800127e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001282:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001286:	ee37 7a27 	vadd.f32	s14, s14, s15
 800128a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800128e:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001292:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001296:	ee37 7a27 	vadd.f32	s14, s14, s15
 800129a:	edd7 6a08 	vldr	s13, [r7, #32]
 800129e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80012a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012aa:	edd7 6a07 	vldr	s13, [r7, #28]
 80012ae:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80012b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ba:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

      /* Store the result in the accumulator in the destination buffer. */
      *pOut++ = Yn2;
 80012be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80012c0:	1d1a      	adds	r2, r3, #4
 80012c2:	653a      	str	r2, [r7, #80]	@ 0x50
 80012c4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80012c6:	601a      	str	r2, [r3, #0]
      /* Xn1 = Xn     */
      /* Yn2 = Yn1    */
      /* Yn1 = acc   */

      /* Read the second input */
      Xn2 = *pIn++;
 80012c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80012ca:	1d1a      	adds	r2, r3, #4
 80012cc:	657a      	str	r2, [r7, #84]	@ 0x54
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	643b      	str	r3, [r7, #64]	@ 0x40

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
      Yn1 = (b0 * Xn2) + (b1 * Xn) + (b2 * Xn1) + (a1 * Yn2) + (a2 * Yn1);
 80012d2:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80012d6:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80012da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012de:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 80012e2:	edd7 7a06 	vldr	s15, [r7, #24]
 80012e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012ee:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80012f2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80012f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012fe:	edd7 6a08 	vldr	s13, [r7, #32]
 8001302:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001306:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800130a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800130e:	edd7 6a07 	vldr	s13, [r7, #28]
 8001312:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001316:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800131a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800131e:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      /* Store the result in the accumulator in the destination buffer. */
      *pOut++ = Yn1;
 8001322:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001324:	1d1a      	adds	r2, r3, #4
 8001326:	653a      	str	r2, [r7, #80]	@ 0x50
 8001328:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800132a:	601a      	str	r2, [r3, #0]
      /* Xn1 = Xn     */
      /* Yn2 = Yn1    */
      /* Yn1 = acc   */

      /* Read the third input */
      Xn1 = *pIn++;
 800132c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800132e:	1d1a      	adds	r2, r3, #4
 8001330:	657a      	str	r2, [r7, #84]	@ 0x54
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	647b      	str	r3, [r7, #68]	@ 0x44

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
      Yn2 = (b0 * Xn1) + (b1 * Xn2) + (b2 * Xn) + (a1 * Yn1) + (a2 * Yn2);
 8001336:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800133a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800133e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001342:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8001346:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800134a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800134e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001352:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8001356:	edd7 7a06 	vldr	s15, [r7, #24]
 800135a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800135e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001362:	edd7 6a08 	vldr	s13, [r7, #32]
 8001366:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800136a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800136e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001372:	edd7 6a07 	vldr	s13, [r7, #28]
 8001376:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800137a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800137e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001382:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

      /* Store the result in the accumulator in the destination buffer. */
      *pOut++ = Yn2;
 8001386:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001388:	1d1a      	adds	r2, r3, #4
 800138a:	653a      	str	r2, [r7, #80]	@ 0x50
 800138c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800138e:	601a      	str	r2, [r3, #0]
      /* Xn1 = Xn     */
      /* Yn2 = Yn1    */
      /* Yn1 = acc   */

      /* Read the forth input */
      Xn = *pIn++;
 8001390:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001392:	1d1a      	adds	r2, r3, #4
 8001394:	657a      	str	r2, [r7, #84]	@ 0x54
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	61bb      	str	r3, [r7, #24]

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
      Yn1 = (b0 * Xn) + (b1 * Xn1) + (b2 * Xn2) + (a1 * Yn2) + (a2 * Yn1);
 800139a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800139e:	edd7 7a06 	vldr	s15, [r7, #24]
 80013a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013a6:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 80013aa:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80013ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013b2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013b6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80013ba:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80013be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013c6:	edd7 6a08 	vldr	s13, [r7, #32]
 80013ca:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80013ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80013da:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80013de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013e6:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      /* Store the result in the accumulator in the destination buffer. */
      *pOut++ = Yn1;
 80013ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80013ec:	1d1a      	adds	r2, r3, #4
 80013ee:	653a      	str	r2, [r7, #80]	@ 0x50
 80013f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80013f2:	601a      	str	r2, [r3, #0]
      /* The states should be updated as:  */
      /* Xn2 = Xn1    */
      /* Xn1 = Xn     */
      /* Yn2 = Yn1    */
      /* Yn1 = acc   */
      Xn2 = Xn1;
 80013f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80013f6:	643b      	str	r3, [r7, #64]	@ 0x40
      Xn1 = Xn;
 80013f8:	69bb      	ldr	r3, [r7, #24]
 80013fa:	647b      	str	r3, [r7, #68]	@ 0x44

      /* decrement the loop counter */
      sample--;
 80013fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013fe:	3b01      	subs	r3, #1
 8001400:	637b      	str	r3, [r7, #52]	@ 0x34
    while(sample > 0u)
 8001402:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001404:	2b00      	cmp	r3, #0
 8001406:	f47f af2d 	bne.w	8001264 <arm_biquad_cascade_df1_f32+0x7a>

    }

    /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
     ** No loop unrolling is used. */
    sample = blockSize & 0x3u;
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	f003 0303 	and.w	r3, r3, #3
 8001410:	637b      	str	r3, [r7, #52]	@ 0x34

    while(sample > 0u)
 8001412:	e03c      	b.n	800148e <arm_biquad_cascade_df1_f32+0x2a4>
    {
      /* Read the input */
      Xn = *pIn++;
 8001414:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001416:	1d1a      	adds	r2, r3, #4
 8001418:	657a      	str	r2, [r7, #84]	@ 0x54
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	61bb      	str	r3, [r7, #24]

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
      acc = (b0 * Xn) + (b1 * Xn1) + (b2 * Xn2) + (a1 * Yn1) + (a2 * Yn2);
 800141e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001422:	edd7 7a06 	vldr	s15, [r7, #24]
 8001426:	ee27 7a27 	vmul.f32	s14, s14, s15
 800142a:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 800142e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001432:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001436:	ee37 7a27 	vadd.f32	s14, s14, s15
 800143a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800143e:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001442:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001446:	ee37 7a27 	vadd.f32	s14, s14, s15
 800144a:	edd7 6a08 	vldr	s13, [r7, #32]
 800144e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001452:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001456:	ee37 7a27 	vadd.f32	s14, s14, s15
 800145a:	edd7 6a07 	vldr	s13, [r7, #28]
 800145e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001462:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001466:	ee77 7a27 	vadd.f32	s15, s14, s15
 800146a:	edc7 7a05 	vstr	s15, [r7, #20]

      /* Store the result in the accumulator in the destination buffer. */
      *pOut++ = acc;
 800146e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001470:	1d1a      	adds	r2, r3, #4
 8001472:	653a      	str	r2, [r7, #80]	@ 0x50
 8001474:	697a      	ldr	r2, [r7, #20]
 8001476:	601a      	str	r2, [r3, #0]
      /* The states should be updated as:    */
      /* Xn2 = Xn1    */
      /* Xn1 = Xn     */
      /* Yn2 = Yn1    */
      /* Yn1 = acc   */
      Xn2 = Xn1;
 8001478:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800147a:	643b      	str	r3, [r7, #64]	@ 0x40
      Xn1 = Xn;
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	647b      	str	r3, [r7, #68]	@ 0x44
      Yn2 = Yn1;
 8001480:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001482:	63bb      	str	r3, [r7, #56]	@ 0x38
      Yn1 = acc;
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	63fb      	str	r3, [r7, #60]	@ 0x3c

      /* decrement the loop counter */
      sample--;
 8001488:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800148a:	3b01      	subs	r3, #1
 800148c:	637b      	str	r3, [r7, #52]	@ 0x34
    while(sample > 0u)
 800148e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001490:	2b00      	cmp	r3, #0
 8001492:	d1bf      	bne.n	8001414 <arm_biquad_cascade_df1_f32+0x22a>

    }

    /*  Store the updated state variables back into the pState array */
    *pState++ = Xn1;
 8001494:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001496:	1d1a      	adds	r2, r3, #4
 8001498:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800149a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800149c:	601a      	str	r2, [r3, #0]
    *pState++ = Xn2;
 800149e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80014a0:	1d1a      	adds	r2, r3, #4
 80014a2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80014a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80014a6:	601a      	str	r2, [r3, #0]
    *pState++ = Yn1;
 80014a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80014aa:	1d1a      	adds	r2, r3, #4
 80014ac:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80014ae:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80014b0:	601a      	str	r2, [r3, #0]
    *pState++ = Yn2;
 80014b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80014b4:	1d1a      	adds	r2, r3, #4
 80014b6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80014b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80014ba:	601a      	str	r2, [r3, #0]

    /*  The first stage goes from the input buffer to the output buffer. */
    /*  Subsequent numStages  occur in-place in the output buffer */
    pIn = pDst;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Reset the output pointer */
    pOut = pDst;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	653b      	str	r3, [r7, #80]	@ 0x50

    /* decrement the loop counter */
    stage--;
 80014c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014c6:	3b01      	subs	r3, #1
 80014c8:	633b      	str	r3, [r7, #48]	@ 0x30

  } while(stage > 0u);
 80014ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	f47f aea0 	bne.w	8001212 <arm_biquad_cascade_df1_f32+0x28>

  } while(stage > 0u);

#endif /*   #ifndef ARM_MATH_CM0_FAMILY         */

}
 80014d2:	bf00      	nop
 80014d4:	bf00      	nop
 80014d6:	375c      	adds	r7, #92	@ 0x5c
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr

080014e0 <arm_fir_f32>:
void arm_fir_f32(
const arm_fir_instance_f32 * S,
float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b0a7      	sub	sp, #156	@ 0x9c
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	60f8      	str	r0, [r7, #12]
 80014e8:	60b9      	str	r1, [r7, #8]
 80014ea:	607a      	str	r2, [r7, #4]
 80014ec:	603b      	str	r3, [r7, #0]
   float32_t *pState = S->pState;                 /* State pointer */
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   float32_t *pStateCurnt;                        /* Points to the current sample of the state */
   float32_t *px, *pb;                            /* Temporary pointers for state and coefficient buffers */
   float32_t acc0, acc1, acc2, acc3, acc4, acc5, acc6, acc7;     /* Accumulators */
   float32_t x0, x1, x2, x3, x4, x5, x6, x7, c0;  /* Temporary variables to hold state and coefficient values */
   uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	881b      	ldrh	r3, [r3, #0]
 8001500:	63bb      	str	r3, [r7, #56]	@ 0x38
   uint32_t i, tapCnt, blkCnt;                    /* Loop counters */
   float32_t p0,p1,p2,p3,p4,p5,p6,p7;             /* Temporary product values */

   /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
   /* pStateCurnt points to the location where the new input data should be written */
   pStateCurnt = &(S->pState[(numTaps - 1u)]);
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	685a      	ldr	r2, [r3, #4]
 8001506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001508:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800150c:	3b01      	subs	r3, #1
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	4413      	add	r3, r2
 8001512:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    *    acc0 =  b[numTaps-1] * x[n-numTaps-1] + b[numTaps-2] * x[n-numTaps-2] + b[numTaps-3] * x[n-numTaps-3] +...+ b[0] * x[0]  
    *    acc1 =  b[numTaps-1] * x[n-numTaps] +   b[numTaps-2] * x[n-numTaps-1] + b[numTaps-3] * x[n-numTaps-2] +...+ b[0] * x[1]  
    *    acc2 =  b[numTaps-1] * x[n-numTaps+1] + b[numTaps-2] * x[n-numTaps] +   b[numTaps-3] * x[n-numTaps-1] +...+ b[0] * x[2]  
    *    acc3 =  b[numTaps-1] * x[n-numTaps+2] + b[numTaps-2] * x[n-numTaps+1] + b[numTaps-3] * x[n-numTaps]   +...+ b[0] * x[3]  
    */
   blkCnt = blockSize >> 3;
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	08db      	lsrs	r3, r3, #3
 800151a:	643b      	str	r3, [r7, #64]	@ 0x40

   /* First part of the processing with loop unrolling.  Compute 8 outputs at a time.  
   ** a second loop below computes the remaining 1 to 7 samples. */
   while(blkCnt > 0u)
 800151c:	f000 bdf8 	b.w	8002110 <arm_fir_f32+0xc30>
   {
      /* Copy four new input samples into the state buffer */
      *pStateCurnt++ = *pSrc++;
 8001520:	68ba      	ldr	r2, [r7, #8]
 8001522:	1d13      	adds	r3, r2, #4
 8001524:	60bb      	str	r3, [r7, #8]
 8001526:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800152a:	1d19      	adds	r1, r3, #4
 800152c:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8001530:	6812      	ldr	r2, [r2, #0]
 8001532:	601a      	str	r2, [r3, #0]
      *pStateCurnt++ = *pSrc++;
 8001534:	68ba      	ldr	r2, [r7, #8]
 8001536:	1d13      	adds	r3, r2, #4
 8001538:	60bb      	str	r3, [r7, #8]
 800153a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800153e:	1d19      	adds	r1, r3, #4
 8001540:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8001544:	6812      	ldr	r2, [r2, #0]
 8001546:	601a      	str	r2, [r3, #0]
      *pStateCurnt++ = *pSrc++;
 8001548:	68ba      	ldr	r2, [r7, #8]
 800154a:	1d13      	adds	r3, r2, #4
 800154c:	60bb      	str	r3, [r7, #8]
 800154e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001552:	1d19      	adds	r1, r3, #4
 8001554:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8001558:	6812      	ldr	r2, [r2, #0]
 800155a:	601a      	str	r2, [r3, #0]
      *pStateCurnt++ = *pSrc++;
 800155c:	68ba      	ldr	r2, [r7, #8]
 800155e:	1d13      	adds	r3, r2, #4
 8001560:	60bb      	str	r3, [r7, #8]
 8001562:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001566:	1d19      	adds	r1, r3, #4
 8001568:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 800156c:	6812      	ldr	r2, [r2, #0]
 800156e:	601a      	str	r2, [r3, #0]

      /* Set all accumulators to zero */
      acc0 = 0.0f;
 8001570:	f04f 0300 	mov.w	r3, #0
 8001574:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      acc1 = 0.0f;
 8001578:	f04f 0300 	mov.w	r3, #0
 800157c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      acc2 = 0.0f;
 8001580:	f04f 0300 	mov.w	r3, #0
 8001584:	67fb      	str	r3, [r7, #124]	@ 0x7c
      acc3 = 0.0f;
 8001586:	f04f 0300 	mov.w	r3, #0
 800158a:	67bb      	str	r3, [r7, #120]	@ 0x78
      acc4 = 0.0f;
 800158c:	f04f 0300 	mov.w	r3, #0
 8001590:	677b      	str	r3, [r7, #116]	@ 0x74
      acc5 = 0.0f;
 8001592:	f04f 0300 	mov.w	r3, #0
 8001596:	673b      	str	r3, [r7, #112]	@ 0x70
      acc6 = 0.0f;
 8001598:	f04f 0300 	mov.w	r3, #0
 800159c:	66fb      	str	r3, [r7, #108]	@ 0x6c
      acc7 = 0.0f;		
 800159e:	f04f 0300 	mov.w	r3, #0
 80015a2:	66bb      	str	r3, [r7, #104]	@ 0x68

      /* Initialize state pointer */
      px = pState;
 80015a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80015a8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

      /* Initialize coeff pointer */
      pb = (pCoeffs);		
 80015ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015ae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   
      /* This is separated from the others to avoid 
       * a call to __aeabi_memmove which would be slower
       */
      *pStateCurnt++ = *pSrc++;
 80015b2:	68ba      	ldr	r2, [r7, #8]
 80015b4:	1d13      	adds	r3, r2, #4
 80015b6:	60bb      	str	r3, [r7, #8]
 80015b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80015bc:	1d19      	adds	r1, r3, #4
 80015be:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 80015c2:	6812      	ldr	r2, [r2, #0]
 80015c4:	601a      	str	r2, [r3, #0]
      *pStateCurnt++ = *pSrc++;
 80015c6:	68ba      	ldr	r2, [r7, #8]
 80015c8:	1d13      	adds	r3, r2, #4
 80015ca:	60bb      	str	r3, [r7, #8]
 80015cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80015d0:	1d19      	adds	r1, r3, #4
 80015d2:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 80015d6:	6812      	ldr	r2, [r2, #0]
 80015d8:	601a      	str	r2, [r3, #0]
      *pStateCurnt++ = *pSrc++;
 80015da:	68ba      	ldr	r2, [r7, #8]
 80015dc:	1d13      	adds	r3, r2, #4
 80015de:	60bb      	str	r3, [r7, #8]
 80015e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80015e4:	1d19      	adds	r1, r3, #4
 80015e6:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 80015ea:	6812      	ldr	r2, [r2, #0]
 80015ec:	601a      	str	r2, [r3, #0]
      *pStateCurnt++ = *pSrc++;
 80015ee:	68ba      	ldr	r2, [r7, #8]
 80015f0:	1d13      	adds	r3, r2, #4
 80015f2:	60bb      	str	r3, [r7, #8]
 80015f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80015f8:	1d19      	adds	r1, r3, #4
 80015fa:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 80015fe:	6812      	ldr	r2, [r2, #0]
 8001600:	601a      	str	r2, [r3, #0]

      /* Read the first seven samples from the state buffer:  x[n-numTaps], x[n-numTaps-1], x[n-numTaps-2] */
      x0 = *px++;
 8001602:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001606:	1d1a      	adds	r2, r3, #4
 8001608:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	667b      	str	r3, [r7, #100]	@ 0x64
      x1 = *px++;
 8001610:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001614:	1d1a      	adds	r2, r3, #4
 8001616:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	663b      	str	r3, [r7, #96]	@ 0x60
      x2 = *px++;
 800161e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001622:	1d1a      	adds	r2, r3, #4
 8001624:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	65fb      	str	r3, [r7, #92]	@ 0x5c
      x3 = *px++;
 800162c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001630:	1d1a      	adds	r2, r3, #4
 8001632:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	65bb      	str	r3, [r7, #88]	@ 0x58
      x4 = *px++;
 800163a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800163e:	1d1a      	adds	r2, r3, #4
 8001640:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	657b      	str	r3, [r7, #84]	@ 0x54
      x5 = *px++;
 8001648:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800164c:	1d1a      	adds	r2, r3, #4
 800164e:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	653b      	str	r3, [r7, #80]	@ 0x50
      x6 = *px++;
 8001656:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800165a:	1d1a      	adds	r2, r3, #4
 800165c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	64fb      	str	r3, [r7, #76]	@ 0x4c

      /* Loop unrolling.  Process 8 taps at a time. */
      tapCnt = numTaps >> 3u;
 8001664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001666:	08db      	lsrs	r3, r3, #3
 8001668:	647b      	str	r3, [r7, #68]	@ 0x44
      
      /* Loop over the number of taps.  Unroll by a factor of 8.  
       ** Repeat until we've computed numTaps-8 coefficients. */
      while(tapCnt > 0u)
 800166a:	f000 bc73 	b.w	8001f54 <arm_fir_f32+0xa74>
      {
         /* Read the b[numTaps-1] coefficient */
         c0 = *(pb++);
 800166e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001672:	1d1a      	adds	r2, r3, #4
 8001674:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	637b      	str	r3, [r7, #52]	@ 0x34

         /* Read x[n-numTaps-3] sample */
         x7 = *(px++);
 800167c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001680:	1d1a      	adds	r2, r3, #4
 8001682:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	633b      	str	r3, [r7, #48]	@ 0x30

         /* acc0 +=  b[numTaps-1] * x[n-numTaps] */
         p0 = x0 * c0;
 800168a:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 800168e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001692:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001696:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

         /* acc1 +=  b[numTaps-1] * x[n-numTaps-1] */
         p1 = x1 * c0;
 800169a:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 800169e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80016a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016a6:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

         /* acc2 +=  b[numTaps-1] * x[n-numTaps-2] */
         p2 = x2 * c0;
 80016aa:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 80016ae:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80016b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016b6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

         /* acc3 +=  b[numTaps-1] * x[n-numTaps-3] */
         p3 = x3 * c0;
 80016ba:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80016be:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80016c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016c6:	edc7 7a08 	vstr	s15, [r7, #32]

         /* acc4 +=  b[numTaps-1] * x[n-numTaps-4] */
         p4 = x4 * c0;
 80016ca:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80016ce:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80016d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016d6:	edc7 7a07 	vstr	s15, [r7, #28]

         /* acc1 +=  b[numTaps-1] * x[n-numTaps-5] */
         p5 = x5 * c0;
 80016da:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80016de:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80016e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016e6:	edc7 7a06 	vstr	s15, [r7, #24]

         /* acc2 +=  b[numTaps-1] * x[n-numTaps-6] */
         p6 = x6 * c0;
 80016ea:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80016ee:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80016f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016f6:	edc7 7a05 	vstr	s15, [r7, #20]

         /* acc3 +=  b[numTaps-1] * x[n-numTaps-7] */
         p7 = x7 * c0;
 80016fa:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80016fe:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001702:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001706:	edc7 7a04 	vstr	s15, [r7, #16]
         
         /* Read the b[numTaps-2] coefficient */
         c0 = *(pb++);
 800170a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800170e:	1d1a      	adds	r2, r3, #4
 8001710:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	637b      	str	r3, [r7, #52]	@ 0x34

         /* Read x[n-numTaps-4] sample */
         x0 = *(px++);
 8001718:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800171c:	1d1a      	adds	r2, r3, #4
 800171e:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	667b      	str	r3, [r7, #100]	@ 0x64
         
         acc0 += p0;
 8001726:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 800172a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800172e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001732:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
         acc1 += p1;
 8001736:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 800173a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800173e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001742:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
         acc2 += p2;
 8001746:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 800174a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800174e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001752:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
         acc3 += p3;
 8001756:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 800175a:	edd7 7a08 	vldr	s15, [r7, #32]
 800175e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001762:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
         acc4 += p4;
 8001766:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 800176a:	edd7 7a07 	vldr	s15, [r7, #28]
 800176e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001772:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
         acc5 += p5;
 8001776:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 800177a:	edd7 7a06 	vldr	s15, [r7, #24]
 800177e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001782:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
         acc6 += p6;
 8001786:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 800178a:	edd7 7a05 	vldr	s15, [r7, #20]
 800178e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001792:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
         acc7 += p7;
 8001796:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 800179a:	edd7 7a04 	vldr	s15, [r7, #16]
 800179e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017a2:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68


         /* Perform the multiply-accumulate */
         p0 = x1 * c0;
 80017a6:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 80017aa:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80017ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017b2:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
         p1 = x2 * c0;   
 80017b6:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 80017ba:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80017be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017c2:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
         p2 = x3 * c0;   
 80017c6:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80017ca:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80017ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017d2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
         p3 = x4 * c0;   
 80017d6:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80017da:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80017de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017e2:	edc7 7a08 	vstr	s15, [r7, #32]
         p4 = x5 * c0;   
 80017e6:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80017ea:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80017ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017f2:	edc7 7a07 	vstr	s15, [r7, #28]
         p5 = x6 * c0;   
 80017f6:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80017fa:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80017fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001802:	edc7 7a06 	vstr	s15, [r7, #24]
         p6 = x7 * c0;   
 8001806:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800180a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800180e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001812:	edc7 7a05 	vstr	s15, [r7, #20]
         p7 = x0 * c0;   
 8001816:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 800181a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800181e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001822:	edc7 7a04 	vstr	s15, [r7, #16]
         
         /* Read the b[numTaps-3] coefficient */
         c0 = *(pb++);
 8001826:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800182a:	1d1a      	adds	r2, r3, #4
 800182c:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	637b      	str	r3, [r7, #52]	@ 0x34

         /* Read x[n-numTaps-5] sample */
         x1 = *(px++);
 8001834:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001838:	1d1a      	adds	r2, r3, #4
 800183a:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	663b      	str	r3, [r7, #96]	@ 0x60
         
         acc0 += p0;
 8001842:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8001846:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800184a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800184e:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
         acc1 += p1;
 8001852:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8001856:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800185a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800185e:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
         acc2 += p2;
 8001862:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8001866:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800186a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800186e:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
         acc3 += p3;
 8001872:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 8001876:	edd7 7a08 	vldr	s15, [r7, #32]
 800187a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800187e:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
         acc4 += p4;
 8001882:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8001886:	edd7 7a07 	vldr	s15, [r7, #28]
 800188a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800188e:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
         acc5 += p5;
 8001892:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 8001896:	edd7 7a06 	vldr	s15, [r7, #24]
 800189a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800189e:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
         acc6 += p6;
 80018a2:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 80018a6:	edd7 7a05 	vldr	s15, [r7, #20]
 80018aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018ae:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
         acc7 += p7;
 80018b2:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 80018b6:	edd7 7a04 	vldr	s15, [r7, #16]
 80018ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018be:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68

         /* Perform the multiply-accumulates */      
         p0 = x2 * c0;
 80018c2:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 80018c6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80018ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018ce:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
         p1 = x3 * c0;   
 80018d2:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80018d6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80018da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018de:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
         p2 = x4 * c0;   
 80018e2:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80018e6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80018ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018ee:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
         p3 = x5 * c0;   
 80018f2:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80018f6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80018fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018fe:	edc7 7a08 	vstr	s15, [r7, #32]
         p4 = x6 * c0;   
 8001902:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001906:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800190a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800190e:	edc7 7a07 	vstr	s15, [r7, #28]
         p5 = x7 * c0;   
 8001912:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001916:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800191a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800191e:	edc7 7a06 	vstr	s15, [r7, #24]
         p6 = x0 * c0;   
 8001922:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8001926:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800192a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800192e:	edc7 7a05 	vstr	s15, [r7, #20]
         p7 = x1 * c0;   
 8001932:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8001936:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800193a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800193e:	edc7 7a04 	vstr	s15, [r7, #16]

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 8001942:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001946:	1d1a      	adds	r2, r3, #4
 8001948:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	637b      	str	r3, [r7, #52]	@ 0x34

         /* Read x[n-numTaps-6] sample */
         x2 = *(px++);
 8001950:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001954:	1d1a      	adds	r2, r3, #4
 8001956:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	65fb      	str	r3, [r7, #92]	@ 0x5c
         
         acc0 += p0;
 800195e:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8001962:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001966:	ee77 7a27 	vadd.f32	s15, s14, s15
 800196a:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
         acc1 += p1;
 800196e:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8001972:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001976:	ee77 7a27 	vadd.f32	s15, s14, s15
 800197a:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
         acc2 += p2;
 800197e:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8001982:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001986:	ee77 7a27 	vadd.f32	s15, s14, s15
 800198a:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
         acc3 += p3;
 800198e:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 8001992:	edd7 7a08 	vldr	s15, [r7, #32]
 8001996:	ee77 7a27 	vadd.f32	s15, s14, s15
 800199a:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
         acc4 += p4;
 800199e:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 80019a2:	edd7 7a07 	vldr	s15, [r7, #28]
 80019a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019aa:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
         acc5 += p5;
 80019ae:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 80019b2:	edd7 7a06 	vldr	s15, [r7, #24]
 80019b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019ba:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
         acc6 += p6;
 80019be:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 80019c2:	edd7 7a05 	vldr	s15, [r7, #20]
 80019c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019ca:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
         acc7 += p7;
 80019ce:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 80019d2:	edd7 7a04 	vldr	s15, [r7, #16]
 80019d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019da:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68

         /* Perform the multiply-accumulates */      
         p0 = x3 * c0;
 80019de:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80019e2:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80019e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019ea:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
         p1 = x4 * c0;   
 80019ee:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80019f2:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80019f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019fa:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
         p2 = x5 * c0;   
 80019fe:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001a02:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001a06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a0a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
         p3 = x6 * c0;   
 8001a0e:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001a12:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001a16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a1a:	edc7 7a08 	vstr	s15, [r7, #32]
         p4 = x7 * c0;   
 8001a1e:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001a22:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001a26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a2a:	edc7 7a07 	vstr	s15, [r7, #28]
         p5 = x0 * c0;   
 8001a2e:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8001a32:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001a36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a3a:	edc7 7a06 	vstr	s15, [r7, #24]
         p6 = x1 * c0;   
 8001a3e:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8001a42:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001a46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a4a:	edc7 7a05 	vstr	s15, [r7, #20]
         p7 = x2 * c0;   
 8001a4e:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001a52:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001a56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a5a:	edc7 7a04 	vstr	s15, [r7, #16]

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 8001a5e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001a62:	1d1a      	adds	r2, r3, #4
 8001a64:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	637b      	str	r3, [r7, #52]	@ 0x34

         /* Read x[n-numTaps-6] sample */
         x3 = *(px++);
 8001a6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001a70:	1d1a      	adds	r2, r3, #4
 8001a72:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	65bb      	str	r3, [r7, #88]	@ 0x58
         
         acc0 += p0;
 8001a7a:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8001a7e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001a82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a86:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
         acc1 += p1;
 8001a8a:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8001a8e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001a92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a96:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
         acc2 += p2;
 8001a9a:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8001a9e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001aa2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aa6:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
         acc3 += p3;
 8001aaa:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 8001aae:	edd7 7a08 	vldr	s15, [r7, #32]
 8001ab2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ab6:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
         acc4 += p4;
 8001aba:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8001abe:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ac2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ac6:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
         acc5 += p5;
 8001aca:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 8001ace:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ad2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ad6:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
         acc6 += p6;
 8001ada:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001ade:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ae2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ae6:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
         acc7 += p7;
 8001aea:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 8001aee:	edd7 7a04 	vldr	s15, [r7, #16]
 8001af2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001af6:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68

         /* Perform the multiply-accumulates */      
         p0 = x4 * c0;
 8001afa:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8001afe:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001b02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b06:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
         p1 = x5 * c0;   
 8001b0a:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001b0e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001b12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b16:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
         p2 = x6 * c0;   
 8001b1a:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001b1e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001b22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b26:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
         p3 = x7 * c0;   
 8001b2a:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001b2e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001b32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b36:	edc7 7a08 	vstr	s15, [r7, #32]
         p4 = x0 * c0;   
 8001b3a:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8001b3e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001b42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b46:	edc7 7a07 	vstr	s15, [r7, #28]
         p5 = x1 * c0;   
 8001b4a:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8001b4e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001b52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b56:	edc7 7a06 	vstr	s15, [r7, #24]
         p6 = x2 * c0;   
 8001b5a:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001b5e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001b62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b66:	edc7 7a05 	vstr	s15, [r7, #20]
         p7 = x3 * c0;   
 8001b6a:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8001b6e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001b72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b76:	edc7 7a04 	vstr	s15, [r7, #16]

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 8001b7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001b7e:	1d1a      	adds	r2, r3, #4
 8001b80:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	637b      	str	r3, [r7, #52]	@ 0x34

         /* Read x[n-numTaps-6] sample */
         x4 = *(px++);
 8001b88:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001b8c:	1d1a      	adds	r2, r3, #4
 8001b8e:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	657b      	str	r3, [r7, #84]	@ 0x54
         
         acc0 += p0;
 8001b96:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8001b9a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001b9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ba2:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
         acc1 += p1;
 8001ba6:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8001baa:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001bae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bb2:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
         acc2 += p2;
 8001bb6:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8001bba:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001bbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bc2:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
         acc3 += p3;
 8001bc6:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 8001bca:	edd7 7a08 	vldr	s15, [r7, #32]
 8001bce:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bd2:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
         acc4 += p4;
 8001bd6:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8001bda:	edd7 7a07 	vldr	s15, [r7, #28]
 8001bde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001be2:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
         acc5 += p5;
 8001be6:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 8001bea:	edd7 7a06 	vldr	s15, [r7, #24]
 8001bee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bf2:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
         acc6 += p6;
 8001bf6:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001bfa:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c02:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
         acc7 += p7;
 8001c06:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 8001c0a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c12:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68

         /* Perform the multiply-accumulates */      
         p0 = x5 * c0;
 8001c16:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001c1a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001c1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c22:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
         p1 = x6 * c0;   
 8001c26:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001c2a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001c2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c32:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
         p2 = x7 * c0;   
 8001c36:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001c3a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001c3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c42:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
         p3 = x0 * c0;   
 8001c46:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8001c4a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001c4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c52:	edc7 7a08 	vstr	s15, [r7, #32]
         p4 = x1 * c0;   
 8001c56:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8001c5a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001c5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c62:	edc7 7a07 	vstr	s15, [r7, #28]
         p5 = x2 * c0;   
 8001c66:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001c6a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001c6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c72:	edc7 7a06 	vstr	s15, [r7, #24]
         p6 = x3 * c0;   
 8001c76:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8001c7a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001c7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c82:	edc7 7a05 	vstr	s15, [r7, #20]
         p7 = x4 * c0;   
 8001c86:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8001c8a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001c8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c92:	edc7 7a04 	vstr	s15, [r7, #16]

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 8001c96:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001c9a:	1d1a      	adds	r2, r3, #4
 8001c9c:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	637b      	str	r3, [r7, #52]	@ 0x34

         /* Read x[n-numTaps-6] sample */
         x5 = *(px++);
 8001ca4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001ca8:	1d1a      	adds	r2, r3, #4
 8001caa:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	653b      	str	r3, [r7, #80]	@ 0x50
         
         acc0 += p0;
 8001cb2:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8001cb6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001cba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cbe:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
         acc1 += p1;
 8001cc2:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8001cc6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001cca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cce:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
         acc2 += p2;
 8001cd2:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8001cd6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001cda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cde:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
         acc3 += p3;
 8001ce2:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 8001ce6:	edd7 7a08 	vldr	s15, [r7, #32]
 8001cea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cee:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
         acc4 += p4;
 8001cf2:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8001cf6:	edd7 7a07 	vldr	s15, [r7, #28]
 8001cfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cfe:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
         acc5 += p5;
 8001d02:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 8001d06:	edd7 7a06 	vldr	s15, [r7, #24]
 8001d0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d0e:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
         acc6 += p6;
 8001d12:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001d16:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d1e:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
         acc7 += p7;
 8001d22:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 8001d26:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d2e:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68

         /* Perform the multiply-accumulates */      
         p0 = x6 * c0;
 8001d32:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001d36:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001d3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d3e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
         p1 = x7 * c0;   
 8001d42:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001d46:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001d4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d4e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
         p2 = x0 * c0;   
 8001d52:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8001d56:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001d5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d5e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
         p3 = x1 * c0;   
 8001d62:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8001d66:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001d6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d6e:	edc7 7a08 	vstr	s15, [r7, #32]
         p4 = x2 * c0;   
 8001d72:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001d76:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001d7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d7e:	edc7 7a07 	vstr	s15, [r7, #28]
         p5 = x3 * c0;   
 8001d82:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8001d86:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001d8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d8e:	edc7 7a06 	vstr	s15, [r7, #24]
         p6 = x4 * c0;   
 8001d92:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8001d96:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001d9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d9e:	edc7 7a05 	vstr	s15, [r7, #20]
         p7 = x5 * c0;   
 8001da2:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001da6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001daa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dae:	edc7 7a04 	vstr	s15, [r7, #16]

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 8001db2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001db6:	1d1a      	adds	r2, r3, #4
 8001db8:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	637b      	str	r3, [r7, #52]	@ 0x34

         /* Read x[n-numTaps-6] sample */
         x6 = *(px++);
 8001dc0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001dc4:	1d1a      	adds	r2, r3, #4
 8001dc6:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
         
         acc0 += p0;
 8001dce:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8001dd2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001dd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dda:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
         acc1 += p1;
 8001dde:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8001de2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001de6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dea:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
         acc2 += p2;
 8001dee:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8001df2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001df6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dfa:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
         acc3 += p3;
 8001dfe:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 8001e02:	edd7 7a08 	vldr	s15, [r7, #32]
 8001e06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e0a:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
         acc4 += p4;
 8001e0e:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8001e12:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e1a:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
         acc5 += p5;
 8001e1e:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 8001e22:	edd7 7a06 	vldr	s15, [r7, #24]
 8001e26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e2a:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
         acc6 += p6;
 8001e2e:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001e32:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e3a:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
         acc7 += p7;
 8001e3e:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 8001e42:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e4a:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68

         /* Perform the multiply-accumulates */      
         p0 = x7 * c0;
 8001e4e:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001e52:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001e56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e5a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
         p1 = x0 * c0;   
 8001e5e:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8001e62:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001e66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e6a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
         p2 = x1 * c0;   
 8001e6e:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8001e72:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001e76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e7a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
         p3 = x2 * c0;   
 8001e7e:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001e82:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001e86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e8a:	edc7 7a08 	vstr	s15, [r7, #32]
         p4 = x3 * c0;   
 8001e8e:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8001e92:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001e96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e9a:	edc7 7a07 	vstr	s15, [r7, #28]
         p5 = x4 * c0;   
 8001e9e:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8001ea2:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001ea6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eaa:	edc7 7a06 	vstr	s15, [r7, #24]
         p6 = x5 * c0;   
 8001eae:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001eb2:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001eb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eba:	edc7 7a05 	vstr	s15, [r7, #20]
         p7 = x6 * c0;   
 8001ebe:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001ec2:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001ec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eca:	edc7 7a04 	vstr	s15, [r7, #16]

         tapCnt--;
 8001ece:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ed0:	3b01      	subs	r3, #1
 8001ed2:	647b      	str	r3, [r7, #68]	@ 0x44
         
         acc0 += p0;
 8001ed4:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8001ed8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001edc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ee0:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
         acc1 += p1;
 8001ee4:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8001ee8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001eec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ef0:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
         acc2 += p2;
 8001ef4:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8001ef8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001efc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f00:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
         acc3 += p3;
 8001f04:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 8001f08:	edd7 7a08 	vldr	s15, [r7, #32]
 8001f0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f10:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
         acc4 += p4;
 8001f14:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8001f18:	edd7 7a07 	vldr	s15, [r7, #28]
 8001f1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f20:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
         acc5 += p5;
 8001f24:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 8001f28:	edd7 7a06 	vldr	s15, [r7, #24]
 8001f2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f30:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
         acc6 += p6;
 8001f34:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001f38:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f40:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
         acc7 += p7;
 8001f44:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 8001f48:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f50:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
      while(tapCnt > 0u)
 8001f54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	f47f ab89 	bne.w	800166e <arm_fir_f32+0x18e>
      }

      /* If the filter length is not a multiple of 8, compute the remaining filter taps */
      tapCnt = numTaps % 0x8u;
 8001f5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f5e:	f003 0307 	and.w	r3, r3, #7
 8001f62:	647b      	str	r3, [r7, #68]	@ 0x44

      while(tapCnt > 0u)
 8001f64:	e09e      	b.n	80020a4 <arm_fir_f32+0xbc4>
      {
         /* Read coefficients */
         c0 = *(pb++);
 8001f66:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001f6a:	1d1a      	adds	r2, r3, #4
 8001f6c:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	637b      	str	r3, [r7, #52]	@ 0x34

         /* Fetch 1 state variable */
         x7 = *(px++);
 8001f74:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001f78:	1d1a      	adds	r2, r3, #4
 8001f7a:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	633b      	str	r3, [r7, #48]	@ 0x30

         /* Perform the multiply-accumulates */      
         p0 = x0 * c0;
 8001f82:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8001f86:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001f8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f8e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
         p1 = x1 * c0;   
 8001f92:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8001f96:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001f9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f9e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
         p2 = x2 * c0;   
 8001fa2:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001fa6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001faa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fae:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
         p3 = x3 * c0;   
 8001fb2:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8001fb6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001fba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fbe:	edc7 7a08 	vstr	s15, [r7, #32]
         p4 = x4 * c0;   
 8001fc2:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8001fc6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001fca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fce:	edc7 7a07 	vstr	s15, [r7, #28]
         p5 = x5 * c0;   
 8001fd2:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001fd6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001fda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fde:	edc7 7a06 	vstr	s15, [r7, #24]
         p6 = x6 * c0;   
 8001fe2:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001fe6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001fea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fee:	edc7 7a05 	vstr	s15, [r7, #20]
         p7 = x7 * c0;   
 8001ff2:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001ff6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001ffa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ffe:	edc7 7a04 	vstr	s15, [r7, #16]

         /* Reuse the present sample states for next sample */
         x0 = x1;
 8002002:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002004:	667b      	str	r3, [r7, #100]	@ 0x64
         x1 = x2;
 8002006:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002008:	663b      	str	r3, [r7, #96]	@ 0x60
         x2 = x3;
 800200a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800200c:	65fb      	str	r3, [r7, #92]	@ 0x5c
         x3 = x4;
 800200e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002010:	65bb      	str	r3, [r7, #88]	@ 0x58
         x4 = x5;
 8002012:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002014:	657b      	str	r3, [r7, #84]	@ 0x54
         x5 = x6;
 8002016:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002018:	653b      	str	r3, [r7, #80]	@ 0x50
         x6 = x7;
 800201a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800201c:	64fb      	str	r3, [r7, #76]	@ 0x4c
         
         acc0 += p0;
 800201e:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8002022:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002026:	ee77 7a27 	vadd.f32	s15, s14, s15
 800202a:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
         acc1 += p1;
 800202e:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8002032:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002036:	ee77 7a27 	vadd.f32	s15, s14, s15
 800203a:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
         acc2 += p2;
 800203e:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8002042:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002046:	ee77 7a27 	vadd.f32	s15, s14, s15
 800204a:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
         acc3 += p3;
 800204e:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 8002052:	edd7 7a08 	vldr	s15, [r7, #32]
 8002056:	ee77 7a27 	vadd.f32	s15, s14, s15
 800205a:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
         acc4 += p4;
 800205e:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8002062:	edd7 7a07 	vldr	s15, [r7, #28]
 8002066:	ee77 7a27 	vadd.f32	s15, s14, s15
 800206a:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
         acc5 += p5;
 800206e:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 8002072:	edd7 7a06 	vldr	s15, [r7, #24]
 8002076:	ee77 7a27 	vadd.f32	s15, s14, s15
 800207a:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
         acc6 += p6;
 800207e:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8002082:	edd7 7a05 	vldr	s15, [r7, #20]
 8002086:	ee77 7a27 	vadd.f32	s15, s14, s15
 800208a:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
         acc7 += p7;
 800208e:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 8002092:	edd7 7a04 	vldr	s15, [r7, #16]
 8002096:	ee77 7a27 	vadd.f32	s15, s14, s15
 800209a:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68

         /* Decrement the loop counter */
         tapCnt--;
 800209e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020a0:	3b01      	subs	r3, #1
 80020a2:	647b      	str	r3, [r7, #68]	@ 0x44
      while(tapCnt > 0u)
 80020a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	f47f af5d 	bne.w	8001f66 <arm_fir_f32+0xa86>
      }

      /* Advance the state pointer by 8 to process the next group of 8 samples */
      pState = pState + 8;
 80020ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80020b0:	3320      	adds	r3, #32
 80020b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

      /* The results in the 8 accumulators, store in the destination buffer. */
      *pDst++ = acc0;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	1d1a      	adds	r2, r3, #4
 80020ba:	607a      	str	r2, [r7, #4]
 80020bc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80020c0:	601a      	str	r2, [r3, #0]
      *pDst++ = acc1;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	1d1a      	adds	r2, r3, #4
 80020c6:	607a      	str	r2, [r7, #4]
 80020c8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80020cc:	601a      	str	r2, [r3, #0]
      *pDst++ = acc2;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	1d1a      	adds	r2, r3, #4
 80020d2:	607a      	str	r2, [r7, #4]
 80020d4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80020d6:	601a      	str	r2, [r3, #0]
      *pDst++ = acc3;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	1d1a      	adds	r2, r3, #4
 80020dc:	607a      	str	r2, [r7, #4]
 80020de:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80020e0:	601a      	str	r2, [r3, #0]
      *pDst++ = acc4;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	1d1a      	adds	r2, r3, #4
 80020e6:	607a      	str	r2, [r7, #4]
 80020e8:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80020ea:	601a      	str	r2, [r3, #0]
      *pDst++ = acc5;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	1d1a      	adds	r2, r3, #4
 80020f0:	607a      	str	r2, [r7, #4]
 80020f2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80020f4:	601a      	str	r2, [r3, #0]
      *pDst++ = acc6;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	1d1a      	adds	r2, r3, #4
 80020fa:	607a      	str	r2, [r7, #4]
 80020fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80020fe:	601a      	str	r2, [r3, #0]
      *pDst++ = acc7;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	1d1a      	adds	r2, r3, #4
 8002104:	607a      	str	r2, [r7, #4]
 8002106:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002108:	601a      	str	r2, [r3, #0]

      blkCnt--;
 800210a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800210c:	3b01      	subs	r3, #1
 800210e:	643b      	str	r3, [r7, #64]	@ 0x40
   while(blkCnt > 0u)
 8002110:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002112:	2b00      	cmp	r3, #0
 8002114:	f47f aa04 	bne.w	8001520 <arm_fir_f32+0x40>
   }

   /* If the blockSize is not a multiple of 8, compute any remaining output samples here.  
   ** No loop unrolling is used. */
   blkCnt = blockSize % 0x8u;
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	f003 0307 	and.w	r3, r3, #7
 800211e:	643b      	str	r3, [r7, #64]	@ 0x40

   while(blkCnt > 0u)
 8002120:	e040      	b.n	80021a4 <arm_fir_f32+0xcc4>
   {
      /* Copy one sample at a time into state buffer */
      *pStateCurnt++ = *pSrc++;
 8002122:	68ba      	ldr	r2, [r7, #8]
 8002124:	1d13      	adds	r3, r2, #4
 8002126:	60bb      	str	r3, [r7, #8]
 8002128:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800212c:	1d19      	adds	r1, r3, #4
 800212e:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8002132:	6812      	ldr	r2, [r2, #0]
 8002134:	601a      	str	r2, [r3, #0]

      /* Set the accumulator to zero */
      acc0 = 0.0f;
 8002136:	f04f 0300 	mov.w	r3, #0
 800213a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      /* Initialize state pointer */
      px = pState;
 800213e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002142:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

      /* Initialize Coefficient pointer */
      pb = (pCoeffs);
 8002146:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002148:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      i = numTaps;
 800214c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800214e:	64bb      	str	r3, [r7, #72]	@ 0x48

      /* Perform the multiply-accumulates */
      do
      {
         acc0 += *px++ * *pb++;
 8002150:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002154:	1d1a      	adds	r2, r3, #4
 8002156:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800215a:	ed93 7a00 	vldr	s14, [r3]
 800215e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002162:	1d1a      	adds	r2, r3, #4
 8002164:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8002168:	edd3 7a00 	vldr	s15, [r3]
 800216c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002170:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8002174:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002178:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
         i--;
 800217c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800217e:	3b01      	subs	r3, #1
 8002180:	64bb      	str	r3, [r7, #72]	@ 0x48

      } while(i > 0u);
 8002182:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002184:	2b00      	cmp	r3, #0
 8002186:	d1e3      	bne.n	8002150 <arm_fir_f32+0xc70>

      /* The result is store in the destination buffer. */
      *pDst++ = acc0;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	1d1a      	adds	r2, r3, #4
 800218c:	607a      	str	r2, [r7, #4]
 800218e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8002192:	601a      	str	r2, [r3, #0]

      /* Advance state pointer by 1 for the next sample */
      pState = pState + 1;
 8002194:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002198:	3304      	adds	r3, #4
 800219a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

      blkCnt--;
 800219e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021a0:	3b01      	subs	r3, #1
 80021a2:	643b      	str	r3, [r7, #64]	@ 0x40
   while(blkCnt > 0u)
 80021a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d1bb      	bne.n	8002122 <arm_fir_f32+0xc42>
   /* Processing is complete.  
   ** Now copy the last numTaps - 1 samples to the start of the state buffer.  
   ** This prepares the state buffer for the next function call. */

   /* Points to the start of the state buffer */
   pStateCurnt = S->pState;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

   tapCnt = (numTaps - 1u) >> 2u;
 80021b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80021b4:	3b01      	subs	r3, #1
 80021b6:	089b      	lsrs	r3, r3, #2
 80021b8:	647b      	str	r3, [r7, #68]	@ 0x44

   /* copy data */
   while(tapCnt > 0u)
 80021ba:	e032      	b.n	8002222 <arm_fir_f32+0xd42>
   {
      *pStateCurnt++ = *pState++;
 80021bc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80021c0:	1d13      	adds	r3, r2, #4
 80021c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80021c6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80021ca:	1d19      	adds	r1, r3, #4
 80021cc:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 80021d0:	6812      	ldr	r2, [r2, #0]
 80021d2:	601a      	str	r2, [r3, #0]
      *pStateCurnt++ = *pState++;
 80021d4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80021d8:	1d13      	adds	r3, r2, #4
 80021da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80021de:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80021e2:	1d19      	adds	r1, r3, #4
 80021e4:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 80021e8:	6812      	ldr	r2, [r2, #0]
 80021ea:	601a      	str	r2, [r3, #0]
      *pStateCurnt++ = *pState++;
 80021ec:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80021f0:	1d13      	adds	r3, r2, #4
 80021f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80021f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80021fa:	1d19      	adds	r1, r3, #4
 80021fc:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8002200:	6812      	ldr	r2, [r2, #0]
 8002202:	601a      	str	r2, [r3, #0]
      *pStateCurnt++ = *pState++;
 8002204:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002208:	1d13      	adds	r3, r2, #4
 800220a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800220e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002212:	1d19      	adds	r1, r3, #4
 8002214:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8002218:	6812      	ldr	r2, [r2, #0]
 800221a:	601a      	str	r2, [r3, #0]

      /* Decrement the loop counter */
      tapCnt--;
 800221c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800221e:	3b01      	subs	r3, #1
 8002220:	647b      	str	r3, [r7, #68]	@ 0x44
   while(tapCnt > 0u)
 8002222:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002224:	2b00      	cmp	r3, #0
 8002226:	d1c9      	bne.n	80021bc <arm_fir_f32+0xcdc>
   }

   /* Calculate remaining number of copies */
   tapCnt = (numTaps - 1u) % 0x4u;
 8002228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800222a:	3b01      	subs	r3, #1
 800222c:	f003 0303 	and.w	r3, r3, #3
 8002230:	647b      	str	r3, [r7, #68]	@ 0x44

   /* Copy the remaining q31_t data */
   while(tapCnt > 0u)
 8002232:	e00e      	b.n	8002252 <arm_fir_f32+0xd72>
   {
      *pStateCurnt++ = *pState++;
 8002234:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002238:	1d13      	adds	r3, r2, #4
 800223a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800223e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002242:	1d19      	adds	r1, r3, #4
 8002244:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8002248:	6812      	ldr	r2, [r2, #0]
 800224a:	601a      	str	r2, [r3, #0]

      /* Decrement the loop counter */
      tapCnt--;
 800224c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800224e:	3b01      	subs	r3, #1
 8002250:	647b      	str	r3, [r7, #68]	@ 0x44
   while(tapCnt > 0u)
 8002252:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002254:	2b00      	cmp	r3, #0
 8002256:	d1ed      	bne.n	8002234 <arm_fir_f32+0xd54>
   }
}
 8002258:	bf00      	nop
 800225a:	bf00      	nop
 800225c:	379c      	adds	r7, #156	@ 0x9c
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr

08002266 <arm_fir_init_f32>:
  arm_fir_instance_f32 * S,
  uint16_t numTaps,
  float32_t * pCoeffs,
  float32_t * pState,
  uint32_t blockSize)
{
 8002266:	b580      	push	{r7, lr}
 8002268:	b084      	sub	sp, #16
 800226a:	af00      	add	r7, sp, #0
 800226c:	60f8      	str	r0, [r7, #12]
 800226e:	607a      	str	r2, [r7, #4]
 8002270:	603b      	str	r3, [r7, #0]
 8002272:	460b      	mov	r3, r1
 8002274:	817b      	strh	r3, [r7, #10]
  /* Assign filter taps */
  S->numTaps = numTaps;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	897a      	ldrh	r2, [r7, #10]
 800227a:	801a      	strh	r2, [r3, #0]

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	609a      	str	r2, [r3, #8]

  /* Clear state buffer and the size of state buffer is (blockSize + numTaps - 1) */
  memset(pState, 0, (numTaps + (blockSize - 1u)) * sizeof(float32_t));
 8002282:	897a      	ldrh	r2, [r7, #10]
 8002284:	69bb      	ldr	r3, [r7, #24]
 8002286:	4413      	add	r3, r2
 8002288:	3b01      	subs	r3, #1
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	461a      	mov	r2, r3
 800228e:	2100      	movs	r1, #0
 8002290:	6838      	ldr	r0, [r7, #0]
 8002292:	f003 fac5 	bl	8005820 <memset>

  /* Assign state pointer */
  S->pState = pState;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	683a      	ldr	r2, [r7, #0]
 800229a:	605a      	str	r2, [r3, #4]

}
 800229c:	bf00      	nop
 800229e:	3710      	adds	r7, #16
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022a8:	4b0e      	ldr	r3, [pc, #56]	@ (80022e4 <HAL_Init+0x40>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a0d      	ldr	r2, [pc, #52]	@ (80022e4 <HAL_Init+0x40>)
 80022ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022b4:	4b0b      	ldr	r3, [pc, #44]	@ (80022e4 <HAL_Init+0x40>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a0a      	ldr	r2, [pc, #40]	@ (80022e4 <HAL_Init+0x40>)
 80022ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022c0:	4b08      	ldr	r3, [pc, #32]	@ (80022e4 <HAL_Init+0x40>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a07      	ldr	r2, [pc, #28]	@ (80022e4 <HAL_Init+0x40>)
 80022c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022cc:	2003      	movs	r0, #3
 80022ce:	f000 fde1 	bl	8002e94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022d2:	2000      	movs	r0, #0
 80022d4:	f000 f808 	bl	80022e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022d8:	f7fe fcd8 	bl	8000c8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022dc:	2300      	movs	r3, #0
}
 80022de:	4618      	mov	r0, r3
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	40023c00 	.word	0x40023c00

080022e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022f0:	4b12      	ldr	r3, [pc, #72]	@ (800233c <HAL_InitTick+0x54>)
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	4b12      	ldr	r3, [pc, #72]	@ (8002340 <HAL_InitTick+0x58>)
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	4619      	mov	r1, r3
 80022fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002302:	fbb2 f3f3 	udiv	r3, r2, r3
 8002306:	4618      	mov	r0, r3
 8002308:	f000 fdf9 	bl	8002efe <HAL_SYSTICK_Config>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e00e      	b.n	8002334 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2b0f      	cmp	r3, #15
 800231a:	d80a      	bhi.n	8002332 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800231c:	2200      	movs	r2, #0
 800231e:	6879      	ldr	r1, [r7, #4]
 8002320:	f04f 30ff 	mov.w	r0, #4294967295
 8002324:	f000 fdc1 	bl	8002eaa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002328:	4a06      	ldr	r2, [pc, #24]	@ (8002344 <HAL_InitTick+0x5c>)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800232e:	2300      	movs	r3, #0
 8002330:	e000      	b.n	8002334 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
}
 8002334:	4618      	mov	r0, r3
 8002336:	3708      	adds	r7, #8
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	20000024 	.word	0x20000024
 8002340:	2000002c 	.word	0x2000002c
 8002344:	20000028 	.word	0x20000028

08002348 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800234c:	4b06      	ldr	r3, [pc, #24]	@ (8002368 <HAL_IncTick+0x20>)
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	461a      	mov	r2, r3
 8002352:	4b06      	ldr	r3, [pc, #24]	@ (800236c <HAL_IncTick+0x24>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4413      	add	r3, r2
 8002358:	4a04      	ldr	r2, [pc, #16]	@ (800236c <HAL_IncTick+0x24>)
 800235a:	6013      	str	r3, [r2, #0]
}
 800235c:	bf00      	nop
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr
 8002366:	bf00      	nop
 8002368:	2000002c 	.word	0x2000002c
 800236c:	200058a8 	.word	0x200058a8

08002370 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  return uwTick;
 8002374:	4b03      	ldr	r3, [pc, #12]	@ (8002384 <HAL_GetTick+0x14>)
 8002376:	681b      	ldr	r3, [r3, #0]
}
 8002378:	4618      	mov	r0, r3
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	200058a8 	.word	0x200058a8

08002388 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002390:	f7ff ffee 	bl	8002370 <HAL_GetTick>
 8002394:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023a0:	d005      	beq.n	80023ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023a2:	4b0a      	ldr	r3, [pc, #40]	@ (80023cc <HAL_Delay+0x44>)
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	461a      	mov	r2, r3
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	4413      	add	r3, r2
 80023ac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023ae:	bf00      	nop
 80023b0:	f7ff ffde 	bl	8002370 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	68fa      	ldr	r2, [r7, #12]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d8f7      	bhi.n	80023b0 <HAL_Delay+0x28>
  {
  }
}
 80023c0:	bf00      	nop
 80023c2:	bf00      	nop
 80023c4:	3710      	adds	r7, #16
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	2000002c 	.word	0x2000002c

080023d0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b084      	sub	sp, #16
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023d8:	2300      	movs	r3, #0
 80023da:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d101      	bne.n	80023e6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e033      	b.n	800244e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d109      	bne.n	8002402 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f7fe fc74 	bl	8000cdc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002406:	f003 0310 	and.w	r3, r3, #16
 800240a:	2b00      	cmp	r3, #0
 800240c:	d118      	bne.n	8002440 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002412:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002416:	f023 0302 	bic.w	r3, r3, #2
 800241a:	f043 0202 	orr.w	r2, r3, #2
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f000 fb64 	bl	8002af0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2200      	movs	r2, #0
 800242c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002432:	f023 0303 	bic.w	r3, r3, #3
 8002436:	f043 0201 	orr.w	r2, r3, #1
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	641a      	str	r2, [r3, #64]	@ 0x40
 800243e:	e001      	b.n	8002444 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2200      	movs	r2, #0
 8002448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800244c:	7bfb      	ldrb	r3, [r7, #15]
}
 800244e:	4618      	mov	r0, r3
 8002450:	3710      	adds	r7, #16
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
	...

08002458 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002458:	b480      	push	{r7}
 800245a:	b085      	sub	sp, #20
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002460:	2300      	movs	r3, #0
 8002462:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800246a:	2b01      	cmp	r3, #1
 800246c:	d101      	bne.n	8002472 <HAL_ADC_Start_IT+0x1a>
 800246e:	2302      	movs	r3, #2
 8002470:	e0bd      	b.n	80025ee <HAL_ADC_Start_IT+0x196>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2201      	movs	r2, #1
 8002476:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	f003 0301 	and.w	r3, r3, #1
 8002484:	2b01      	cmp	r3, #1
 8002486:	d018      	beq.n	80024ba <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	689a      	ldr	r2, [r3, #8]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f042 0201 	orr.w	r2, r2, #1
 8002496:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002498:	4b58      	ldr	r3, [pc, #352]	@ (80025fc <HAL_ADC_Start_IT+0x1a4>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a58      	ldr	r2, [pc, #352]	@ (8002600 <HAL_ADC_Start_IT+0x1a8>)
 800249e:	fba2 2303 	umull	r2, r3, r2, r3
 80024a2:	0c9a      	lsrs	r2, r3, #18
 80024a4:	4613      	mov	r3, r2
 80024a6:	005b      	lsls	r3, r3, #1
 80024a8:	4413      	add	r3, r2
 80024aa:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80024ac:	e002      	b.n	80024b4 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	3b01      	subs	r3, #1
 80024b2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d1f9      	bne.n	80024ae <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	f003 0301 	and.w	r3, r3, #1
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	f040 8085 	bne.w	80025d4 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ce:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80024d2:	f023 0301 	bic.w	r3, r3, #1
 80024d6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d007      	beq.n	80024fc <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80024f4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002500:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002504:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002508:	d106      	bne.n	8002518 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800250e:	f023 0206 	bic.w	r2, r3, #6
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	645a      	str	r2, [r3, #68]	@ 0x44
 8002516:	e002      	b.n	800251e <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2200      	movs	r2, #0
 8002522:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002526:	4b37      	ldr	r3, [pc, #220]	@ (8002604 <HAL_ADC_Start_IT+0x1ac>)
 8002528:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002532:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	6812      	ldr	r2, [r2, #0]
 800253e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002542:	f043 0320 	orr.w	r3, r3, #32
 8002546:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	f003 031f 	and.w	r3, r3, #31
 8002550:	2b00      	cmp	r3, #0
 8002552:	d12a      	bne.n	80025aa <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a2b      	ldr	r2, [pc, #172]	@ (8002608 <HAL_ADC_Start_IT+0x1b0>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d015      	beq.n	800258a <HAL_ADC_Start_IT+0x132>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a2a      	ldr	r2, [pc, #168]	@ (800260c <HAL_ADC_Start_IT+0x1b4>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d105      	bne.n	8002574 <HAL_ADC_Start_IT+0x11c>
 8002568:	4b26      	ldr	r3, [pc, #152]	@ (8002604 <HAL_ADC_Start_IT+0x1ac>)
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	f003 031f 	and.w	r3, r3, #31
 8002570:	2b00      	cmp	r3, #0
 8002572:	d00a      	beq.n	800258a <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a25      	ldr	r2, [pc, #148]	@ (8002610 <HAL_ADC_Start_IT+0x1b8>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d136      	bne.n	80025ec <HAL_ADC_Start_IT+0x194>
 800257e:	4b21      	ldr	r3, [pc, #132]	@ (8002604 <HAL_ADC_Start_IT+0x1ac>)
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f003 0310 	and.w	r3, r3, #16
 8002586:	2b00      	cmp	r3, #0
 8002588:	d130      	bne.n	80025ec <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d129      	bne.n	80025ec <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	689a      	ldr	r2, [r3, #8]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80025a6:	609a      	str	r2, [r3, #8]
 80025a8:	e020      	b.n	80025ec <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a16      	ldr	r2, [pc, #88]	@ (8002608 <HAL_ADC_Start_IT+0x1b0>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d11b      	bne.n	80025ec <HAL_ADC_Start_IT+0x194>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d114      	bne.n	80025ec <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	689a      	ldr	r2, [r3, #8]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80025d0:	609a      	str	r2, [r3, #8]
 80025d2:	e00b      	b.n	80025ec <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d8:	f043 0210 	orr.w	r2, r3, #16
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e4:	f043 0201 	orr.w	r2, r3, #1
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80025ec:	2300      	movs	r3, #0
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3714      	adds	r7, #20
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	20000024 	.word	0x20000024
 8002600:	431bde83 	.word	0x431bde83
 8002604:	40012300 	.word	0x40012300
 8002608:	40012000 	.word	0x40012000
 800260c:	40012100 	.word	0x40012100
 8002610:	40012200 	.word	0x40012200

08002614 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800261c:	2300      	movs	r3, #0
 800261e:	617b      	str	r3, [r7, #20]
 8002620:	2300      	movs	r3, #0
 8002622:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	f003 0302 	and.w	r3, r3, #2
 800263a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	f003 0320 	and.w	r3, r3, #32
 8002642:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d049      	beq.n	80026de <HAL_ADC_IRQHandler+0xca>
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d046      	beq.n	80026de <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002654:	f003 0310 	and.w	r3, r3, #16
 8002658:	2b00      	cmp	r3, #0
 800265a:	d105      	bne.n	8002668 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002660:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002672:	2b00      	cmp	r3, #0
 8002674:	d12b      	bne.n	80026ce <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800267a:	2b00      	cmp	r3, #0
 800267c:	d127      	bne.n	80026ce <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002684:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002688:	2b00      	cmp	r3, #0
 800268a:	d006      	beq.n	800269a <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002696:	2b00      	cmp	r3, #0
 8002698:	d119      	bne.n	80026ce <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	685a      	ldr	r2, [r3, #4]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f022 0220 	bic.w	r2, r2, #32
 80026a8:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ae:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d105      	bne.n	80026ce <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c6:	f043 0201 	orr.w	r2, r3, #1
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	f000 f8bd 	bl	800284e <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f06f 0212 	mvn.w	r2, #18
 80026dc:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	f003 0304 	and.w	r3, r3, #4
 80026e4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026ec:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d057      	beq.n	80027a4 <HAL_ADC_IRQHandler+0x190>
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d054      	beq.n	80027a4 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026fe:	f003 0310 	and.w	r3, r3, #16
 8002702:	2b00      	cmp	r3, #0
 8002704:	d105      	bne.n	8002712 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800271c:	2b00      	cmp	r3, #0
 800271e:	d139      	bne.n	8002794 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002726:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800272a:	2b00      	cmp	r3, #0
 800272c:	d006      	beq.n	800273c <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002738:	2b00      	cmp	r3, #0
 800273a:	d12b      	bne.n	8002794 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002746:	2b00      	cmp	r3, #0
 8002748:	d124      	bne.n	8002794 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002754:	2b00      	cmp	r3, #0
 8002756:	d11d      	bne.n	8002794 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800275c:	2b00      	cmp	r3, #0
 800275e:	d119      	bne.n	8002794 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	685a      	ldr	r2, [r3, #4]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800276e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002774:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002780:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002784:	2b00      	cmp	r3, #0
 8002786:	d105      	bne.n	8002794 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800278c:	f043 0201 	orr.w	r2, r3, #1
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f000 faa7 	bl	8002ce8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f06f 020c 	mvn.w	r2, #12
 80027a2:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	f003 0301 	and.w	r3, r3, #1
 80027aa:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027b2:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d017      	beq.n	80027ea <HAL_ADC_IRQHandler+0x1d6>
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d014      	beq.n	80027ea <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d10d      	bne.n	80027ea <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f000 f841 	bl	8002862 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f06f 0201 	mvn.w	r2, #1
 80027e8:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	f003 0320 	and.w	r3, r3, #32
 80027f0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80027f8:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d015      	beq.n	800282c <HAL_ADC_IRQHandler+0x218>
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d012      	beq.n	800282c <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800280a:	f043 0202 	orr.w	r2, r3, #2
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f06f 0220 	mvn.w	r2, #32
 800281a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f000 f82a 	bl	8002876 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f06f 0220 	mvn.w	r2, #32
 800282a:	601a      	str	r2, [r3, #0]
  }
}
 800282c:	bf00      	nop
 800282e:	3718      	adds	r7, #24
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}

08002834 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002842:	4618      	mov	r0, r3
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr

0800284e <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800284e:	b480      	push	{r7}
 8002850:	b083      	sub	sp, #12
 8002852:	af00      	add	r7, sp, #0
 8002854:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002856:	bf00      	nop
 8002858:	370c      	adds	r7, #12
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr

08002862 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002862:	b480      	push	{r7}
 8002864:	b083      	sub	sp, #12
 8002866:	af00      	add	r7, sp, #0
 8002868:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800286a:	bf00      	nop
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr

08002876 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002876:	b480      	push	{r7}
 8002878:	b083      	sub	sp, #12
 800287a:	af00      	add	r7, sp, #0
 800287c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800287e:	bf00      	nop
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
	...

0800288c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800288c:	b480      	push	{r7}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002896:	2300      	movs	r3, #0
 8002898:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d101      	bne.n	80028a8 <HAL_ADC_ConfigChannel+0x1c>
 80028a4:	2302      	movs	r3, #2
 80028a6:	e113      	b.n	8002ad0 <HAL_ADC_ConfigChannel+0x244>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2201      	movs	r2, #1
 80028ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	2b09      	cmp	r3, #9
 80028b6:	d925      	bls.n	8002904 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	68d9      	ldr	r1, [r3, #12]
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	b29b      	uxth	r3, r3
 80028c4:	461a      	mov	r2, r3
 80028c6:	4613      	mov	r3, r2
 80028c8:	005b      	lsls	r3, r3, #1
 80028ca:	4413      	add	r3, r2
 80028cc:	3b1e      	subs	r3, #30
 80028ce:	2207      	movs	r2, #7
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	43da      	mvns	r2, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	400a      	ands	r2, r1
 80028dc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	68d9      	ldr	r1, [r3, #12]
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	689a      	ldr	r2, [r3, #8]
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	b29b      	uxth	r3, r3
 80028ee:	4618      	mov	r0, r3
 80028f0:	4603      	mov	r3, r0
 80028f2:	005b      	lsls	r3, r3, #1
 80028f4:	4403      	add	r3, r0
 80028f6:	3b1e      	subs	r3, #30
 80028f8:	409a      	lsls	r2, r3
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	430a      	orrs	r2, r1
 8002900:	60da      	str	r2, [r3, #12]
 8002902:	e022      	b.n	800294a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	6919      	ldr	r1, [r3, #16]
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	b29b      	uxth	r3, r3
 8002910:	461a      	mov	r2, r3
 8002912:	4613      	mov	r3, r2
 8002914:	005b      	lsls	r3, r3, #1
 8002916:	4413      	add	r3, r2
 8002918:	2207      	movs	r2, #7
 800291a:	fa02 f303 	lsl.w	r3, r2, r3
 800291e:	43da      	mvns	r2, r3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	400a      	ands	r2, r1
 8002926:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	6919      	ldr	r1, [r3, #16]
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	689a      	ldr	r2, [r3, #8]
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	b29b      	uxth	r3, r3
 8002938:	4618      	mov	r0, r3
 800293a:	4603      	mov	r3, r0
 800293c:	005b      	lsls	r3, r3, #1
 800293e:	4403      	add	r3, r0
 8002940:	409a      	lsls	r2, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	430a      	orrs	r2, r1
 8002948:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	2b06      	cmp	r3, #6
 8002950:	d824      	bhi.n	800299c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	685a      	ldr	r2, [r3, #4]
 800295c:	4613      	mov	r3, r2
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	4413      	add	r3, r2
 8002962:	3b05      	subs	r3, #5
 8002964:	221f      	movs	r2, #31
 8002966:	fa02 f303 	lsl.w	r3, r2, r3
 800296a:	43da      	mvns	r2, r3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	400a      	ands	r2, r1
 8002972:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	b29b      	uxth	r3, r3
 8002980:	4618      	mov	r0, r3
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	685a      	ldr	r2, [r3, #4]
 8002986:	4613      	mov	r3, r2
 8002988:	009b      	lsls	r3, r3, #2
 800298a:	4413      	add	r3, r2
 800298c:	3b05      	subs	r3, #5
 800298e:	fa00 f203 	lsl.w	r2, r0, r3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	430a      	orrs	r2, r1
 8002998:	635a      	str	r2, [r3, #52]	@ 0x34
 800299a:	e04c      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	2b0c      	cmp	r3, #12
 80029a2:	d824      	bhi.n	80029ee <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	685a      	ldr	r2, [r3, #4]
 80029ae:	4613      	mov	r3, r2
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	4413      	add	r3, r2
 80029b4:	3b23      	subs	r3, #35	@ 0x23
 80029b6:	221f      	movs	r2, #31
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	43da      	mvns	r2, r3
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	400a      	ands	r2, r1
 80029c4:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	b29b      	uxth	r3, r3
 80029d2:	4618      	mov	r0, r3
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	685a      	ldr	r2, [r3, #4]
 80029d8:	4613      	mov	r3, r2
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	4413      	add	r3, r2
 80029de:	3b23      	subs	r3, #35	@ 0x23
 80029e0:	fa00 f203 	lsl.w	r2, r0, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	430a      	orrs	r2, r1
 80029ea:	631a      	str	r2, [r3, #48]	@ 0x30
 80029ec:	e023      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	685a      	ldr	r2, [r3, #4]
 80029f8:	4613      	mov	r3, r2
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	4413      	add	r3, r2
 80029fe:	3b41      	subs	r3, #65	@ 0x41
 8002a00:	221f      	movs	r2, #31
 8002a02:	fa02 f303 	lsl.w	r3, r2, r3
 8002a06:	43da      	mvns	r2, r3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	400a      	ands	r2, r1
 8002a0e:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	b29b      	uxth	r3, r3
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	685a      	ldr	r2, [r3, #4]
 8002a22:	4613      	mov	r3, r2
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	4413      	add	r3, r2
 8002a28:	3b41      	subs	r3, #65	@ 0x41
 8002a2a:	fa00 f203 	lsl.w	r2, r0, r3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	430a      	orrs	r2, r1
 8002a34:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a36:	4b29      	ldr	r3, [pc, #164]	@ (8002adc <HAL_ADC_ConfigChannel+0x250>)
 8002a38:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a28      	ldr	r2, [pc, #160]	@ (8002ae0 <HAL_ADC_ConfigChannel+0x254>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d10f      	bne.n	8002a64 <HAL_ADC_ConfigChannel+0x1d8>
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	2b12      	cmp	r3, #18
 8002a4a:	d10b      	bne.n	8002a64 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a1d      	ldr	r2, [pc, #116]	@ (8002ae0 <HAL_ADC_ConfigChannel+0x254>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d12b      	bne.n	8002ac6 <HAL_ADC_ConfigChannel+0x23a>
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a1c      	ldr	r2, [pc, #112]	@ (8002ae4 <HAL_ADC_ConfigChannel+0x258>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d003      	beq.n	8002a80 <HAL_ADC_ConfigChannel+0x1f4>
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	2b11      	cmp	r3, #17
 8002a7e:	d122      	bne.n	8002ac6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a11      	ldr	r2, [pc, #68]	@ (8002ae4 <HAL_ADC_ConfigChannel+0x258>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d111      	bne.n	8002ac6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002aa2:	4b11      	ldr	r3, [pc, #68]	@ (8002ae8 <HAL_ADC_ConfigChannel+0x25c>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a11      	ldr	r2, [pc, #68]	@ (8002aec <HAL_ADC_ConfigChannel+0x260>)
 8002aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8002aac:	0c9a      	lsrs	r2, r3, #18
 8002aae:	4613      	mov	r3, r2
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	4413      	add	r3, r2
 8002ab4:	005b      	lsls	r3, r3, #1
 8002ab6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002ab8:	e002      	b.n	8002ac0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	3b01      	subs	r3, #1
 8002abe:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d1f9      	bne.n	8002aba <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002ace:	2300      	movs	r3, #0
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3714      	adds	r7, #20
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr
 8002adc:	40012300 	.word	0x40012300
 8002ae0:	40012000 	.word	0x40012000
 8002ae4:	10000012 	.word	0x10000012
 8002ae8:	20000024 	.word	0x20000024
 8002aec:	431bde83 	.word	0x431bde83

08002af0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b085      	sub	sp, #20
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002af8:	4b79      	ldr	r3, [pc, #484]	@ (8002ce0 <ADC_Init+0x1f0>)
 8002afa:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	685a      	ldr	r2, [r3, #4]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	431a      	orrs	r2, r3
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	685a      	ldr	r2, [r3, #4]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b24:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	6859      	ldr	r1, [r3, #4]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	691b      	ldr	r3, [r3, #16]
 8002b30:	021a      	lsls	r2, r3, #8
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	430a      	orrs	r2, r1
 8002b38:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	685a      	ldr	r2, [r3, #4]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002b48:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	6859      	ldr	r1, [r3, #4]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	689a      	ldr	r2, [r3, #8]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	430a      	orrs	r2, r1
 8002b5a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	689a      	ldr	r2, [r3, #8]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b6a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	6899      	ldr	r1, [r3, #8]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	68da      	ldr	r2, [r3, #12]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	430a      	orrs	r2, r1
 8002b7c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b82:	4a58      	ldr	r2, [pc, #352]	@ (8002ce4 <ADC_Init+0x1f4>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d022      	beq.n	8002bce <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	689a      	ldr	r2, [r3, #8]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b96:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	6899      	ldr	r1, [r3, #8]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	430a      	orrs	r2, r1
 8002ba8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	689a      	ldr	r2, [r3, #8]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002bb8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	6899      	ldr	r1, [r3, #8]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	430a      	orrs	r2, r1
 8002bca:	609a      	str	r2, [r3, #8]
 8002bcc:	e00f      	b.n	8002bee <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	689a      	ldr	r2, [r3, #8]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002bdc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	689a      	ldr	r2, [r3, #8]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002bec:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	689a      	ldr	r2, [r3, #8]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f022 0202 	bic.w	r2, r2, #2
 8002bfc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	6899      	ldr	r1, [r3, #8]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	7e1b      	ldrb	r3, [r3, #24]
 8002c08:	005a      	lsls	r2, r3, #1
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	430a      	orrs	r2, r1
 8002c10:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d01b      	beq.n	8002c54 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	685a      	ldr	r2, [r3, #4]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c2a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	685a      	ldr	r2, [r3, #4]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002c3a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	6859      	ldr	r1, [r3, #4]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c46:	3b01      	subs	r3, #1
 8002c48:	035a      	lsls	r2, r3, #13
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	430a      	orrs	r2, r1
 8002c50:	605a      	str	r2, [r3, #4]
 8002c52:	e007      	b.n	8002c64 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	685a      	ldr	r2, [r3, #4]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c62:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002c72:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	69db      	ldr	r3, [r3, #28]
 8002c7e:	3b01      	subs	r3, #1
 8002c80:	051a      	lsls	r2, r3, #20
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	430a      	orrs	r2, r1
 8002c88:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689a      	ldr	r2, [r3, #8]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002c98:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	6899      	ldr	r1, [r3, #8]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002ca6:	025a      	lsls	r2, r3, #9
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	430a      	orrs	r2, r1
 8002cae:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	689a      	ldr	r2, [r3, #8]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002cbe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	6899      	ldr	r1, [r3, #8]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	695b      	ldr	r3, [r3, #20]
 8002cca:	029a      	lsls	r2, r3, #10
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	609a      	str	r2, [r3, #8]
}
 8002cd4:	bf00      	nop
 8002cd6:	3714      	adds	r7, #20
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr
 8002ce0:	40012300 	.word	0x40012300
 8002ce4:	0f000001 	.word	0x0f000001

08002ce8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002cf0:	bf00      	nop
 8002cf2:	370c      	adds	r7, #12
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfa:	4770      	bx	lr

08002cfc <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b085      	sub	sp, #20
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f003 0307 	and.w	r3, r3, #7
 8002d0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8002d40 <NVIC_SetPriorityGrouping+0x44>)
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d12:	68ba      	ldr	r2, [r7, #8]
 8002d14:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d18:	4013      	ands	r3, r2
 8002d1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d24:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d2e:	4a04      	ldr	r2, [pc, #16]	@ (8002d40 <NVIC_SetPriorityGrouping+0x44>)
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	60d3      	str	r3, [r2, #12]
}
 8002d34:	bf00      	nop
 8002d36:	3714      	adds	r7, #20
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3e:	4770      	bx	lr
 8002d40:	e000ed00 	.word	0xe000ed00

08002d44 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d48:	4b04      	ldr	r3, [pc, #16]	@ (8002d5c <NVIC_GetPriorityGrouping+0x18>)
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	0a1b      	lsrs	r3, r3, #8
 8002d4e:	f003 0307 	and.w	r3, r3, #7
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr
 8002d5c:	e000ed00 	.word	0xe000ed00

08002d60 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	4603      	mov	r3, r0
 8002d68:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002d6a:	79fb      	ldrb	r3, [r7, #7]
 8002d6c:	f003 021f 	and.w	r2, r3, #31
 8002d70:	4907      	ldr	r1, [pc, #28]	@ (8002d90 <NVIC_EnableIRQ+0x30>)
 8002d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d76:	095b      	lsrs	r3, r3, #5
 8002d78:	2001      	movs	r0, #1
 8002d7a:	fa00 f202 	lsl.w	r2, r0, r2
 8002d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002d82:	bf00      	nop
 8002d84:	370c      	adds	r7, #12
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr
 8002d8e:	bf00      	nop
 8002d90:	e000e100 	.word	0xe000e100

08002d94 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	6039      	str	r1, [r7, #0]
 8002d9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8002da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	da0b      	bge.n	8002dc0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	b2da      	uxtb	r2, r3
 8002dac:	490c      	ldr	r1, [pc, #48]	@ (8002de0 <NVIC_SetPriority+0x4c>)
 8002dae:	79fb      	ldrb	r3, [r7, #7]
 8002db0:	f003 030f 	and.w	r3, r3, #15
 8002db4:	3b04      	subs	r3, #4
 8002db6:	0112      	lsls	r2, r2, #4
 8002db8:	b2d2      	uxtb	r2, r2
 8002dba:	440b      	add	r3, r1
 8002dbc:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dbe:	e009      	b.n	8002dd4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	b2da      	uxtb	r2, r3
 8002dc4:	4907      	ldr	r1, [pc, #28]	@ (8002de4 <NVIC_SetPriority+0x50>)
 8002dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dca:	0112      	lsls	r2, r2, #4
 8002dcc:	b2d2      	uxtb	r2, r2
 8002dce:	440b      	add	r3, r1
 8002dd0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr
 8002de0:	e000ed00 	.word	0xe000ed00
 8002de4:	e000e100 	.word	0xe000e100

08002de8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b089      	sub	sp, #36	@ 0x24
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	60b9      	str	r1, [r7, #8]
 8002df2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	f003 0307 	and.w	r3, r3, #7
 8002dfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	f1c3 0307 	rsb	r3, r3, #7
 8002e02:	2b04      	cmp	r3, #4
 8002e04:	bf28      	it	cs
 8002e06:	2304      	movcs	r3, #4
 8002e08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	3304      	adds	r3, #4
 8002e0e:	2b06      	cmp	r3, #6
 8002e10:	d902      	bls.n	8002e18 <NVIC_EncodePriority+0x30>
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	3b03      	subs	r3, #3
 8002e16:	e000      	b.n	8002e1a <NVIC_EncodePriority+0x32>
 8002e18:	2300      	movs	r3, #0
 8002e1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	fa02 f303 	lsl.w	r3, r2, r3
 8002e26:	43da      	mvns	r2, r3
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	401a      	ands	r2, r3
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e30:	f04f 31ff 	mov.w	r1, #4294967295
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	fa01 f303 	lsl.w	r3, r1, r3
 8002e3a:	43d9      	mvns	r1, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e40:	4313      	orrs	r3, r2
         );
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3724      	adds	r7, #36	@ 0x24
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
	...

08002e50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e60:	d301      	bcc.n	8002e66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e62:	2301      	movs	r3, #1
 8002e64:	e00f      	b.n	8002e86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e66:	4a0a      	ldr	r2, [pc, #40]	@ (8002e90 <SysTick_Config+0x40>)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	3b01      	subs	r3, #1
 8002e6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e6e:	210f      	movs	r1, #15
 8002e70:	f04f 30ff 	mov.w	r0, #4294967295
 8002e74:	f7ff ff8e 	bl	8002d94 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e78:	4b05      	ldr	r3, [pc, #20]	@ (8002e90 <SysTick_Config+0x40>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e7e:	4b04      	ldr	r3, [pc, #16]	@ (8002e90 <SysTick_Config+0x40>)
 8002e80:	2207      	movs	r2, #7
 8002e82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3708      	adds	r7, #8
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	e000e010 	.word	0xe000e010

08002e94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f7ff ff2d 	bl	8002cfc <NVIC_SetPriorityGrouping>
}
 8002ea2:	bf00      	nop
 8002ea4:	3708      	adds	r7, #8
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}

08002eaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002eaa:	b580      	push	{r7, lr}
 8002eac:	b086      	sub	sp, #24
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	60b9      	str	r1, [r7, #8]
 8002eb4:	607a      	str	r2, [r7, #4]
 8002eb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ebc:	f7ff ff42 	bl	8002d44 <NVIC_GetPriorityGrouping>
 8002ec0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ec2:	687a      	ldr	r2, [r7, #4]
 8002ec4:	68b9      	ldr	r1, [r7, #8]
 8002ec6:	6978      	ldr	r0, [r7, #20]
 8002ec8:	f7ff ff8e 	bl	8002de8 <NVIC_EncodePriority>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ed2:	4611      	mov	r1, r2
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f7ff ff5d 	bl	8002d94 <NVIC_SetPriority>
}
 8002eda:	bf00      	nop
 8002edc:	3718      	adds	r7, #24
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}

08002ee2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ee2:	b580      	push	{r7, lr}
 8002ee4:	b082      	sub	sp, #8
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	4603      	mov	r3, r0
 8002eea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7ff ff35 	bl	8002d60 <NVIC_EnableIRQ>
}
 8002ef6:	bf00      	nop
 8002ef8:	3708      	adds	r7, #8
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}

08002efe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002efe:	b580      	push	{r7, lr}
 8002f00:	b082      	sub	sp, #8
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f7ff ffa2 	bl	8002e50 <SysTick_Config>
 8002f0c:	4603      	mov	r3, r0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3708      	adds	r7, #8
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}

08002f16 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002f16:	b580      	push	{r7, lr}
 8002f18:	b082      	sub	sp, #8
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d101      	bne.n	8002f28 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e014      	b.n	8002f52 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	791b      	ldrb	r3, [r3, #4]
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d105      	bne.n	8002f3e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	f7fd ff13 	bl	8000d64 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2202      	movs	r2, #2
 8002f42:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002f50:	2300      	movs	r3, #0
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3708      	adds	r7, #8
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}

08002f5a <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002f5a:	b480      	push	{r7}
 8002f5c:	b083      	sub	sp, #12
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	6078      	str	r0, [r7, #4]
 8002f62:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	795b      	ldrb	r3, [r3, #5]
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d101      	bne.n	8002f70 <HAL_DAC_Start+0x16>
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	e040      	b.n	8002ff2 <HAL_DAC_Start+0x98>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2201      	movs	r2, #1
 8002f74:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2202      	movs	r2, #2
 8002f7a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	6819      	ldr	r1, [r3, #0]
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	f003 0310 	and.w	r3, r3, #16
 8002f88:	2201      	movs	r2, #1
 8002f8a:	409a      	lsls	r2, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	430a      	orrs	r2, r1
 8002f92:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d10f      	bne.n	8002fba <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8002fa4:	2b3c      	cmp	r3, #60	@ 0x3c
 8002fa6:	d11d      	bne.n	8002fe4 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	685a      	ldr	r2, [r3, #4]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f042 0201 	orr.w	r2, r2, #1
 8002fb6:	605a      	str	r2, [r3, #4]
 8002fb8:	e014      	b.n	8002fe4 <HAL_DAC_Start+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	f003 0310 	and.w	r3, r3, #16
 8002fca:	213c      	movs	r1, #60	@ 0x3c
 8002fcc:	fa01 f303 	lsl.w	r3, r1, r3
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d107      	bne.n	8002fe4 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	685a      	ldr	r2, [r3, #4]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f042 0202 	orr.w	r2, r2, #2
 8002fe2:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002ff0:	2300      	movs	r3, #0
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	370c      	adds	r7, #12
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr

08002ffe <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002ffe:	b480      	push	{r7}
 8003000:	b087      	sub	sp, #28
 8003002:	af00      	add	r7, sp, #0
 8003004:	60f8      	str	r0, [r7, #12]
 8003006:	60b9      	str	r1, [r7, #8]
 8003008:	607a      	str	r2, [r7, #4]
 800300a:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800300c:	2300      	movs	r3, #0
 800300e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d105      	bne.n	8003028 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800301c:	697a      	ldr	r2, [r7, #20]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4413      	add	r3, r2
 8003022:	3308      	adds	r3, #8
 8003024:	617b      	str	r3, [r7, #20]
 8003026:	e004      	b.n	8003032 <HAL_DAC_SetValue+0x34>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003028:	697a      	ldr	r2, [r7, #20]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	4413      	add	r3, r2
 800302e:	3314      	adds	r3, #20
 8003030:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	461a      	mov	r2, r3
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800303a:	2300      	movs	r3, #0
}
 800303c:	4618      	mov	r0, r3
 800303e:	371c      	adds	r7, #28
 8003040:	46bd      	mov	sp, r7
 8003042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003046:	4770      	bx	lr

08003048 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003048:	b480      	push	{r7}
 800304a:	b087      	sub	sp, #28
 800304c:	af00      	add	r7, sp, #0
 800304e:	60f8      	str	r0, [r7, #12]
 8003050:	60b9      	str	r1, [r7, #8]
 8003052:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	795b      	ldrb	r3, [r3, #5]
 8003058:	2b01      	cmp	r3, #1
 800305a:	d101      	bne.n	8003060 <HAL_DAC_ConfigChannel+0x18>
 800305c:	2302      	movs	r3, #2
 800305e:	e03c      	b.n	80030da <HAL_DAC_ConfigChannel+0x92>
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2201      	movs	r2, #1
 8003064:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2202      	movs	r2, #2
 800306a:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	f003 0310 	and.w	r3, r3, #16
 800307a:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800307e:	fa02 f303 	lsl.w	r3, r2, r3
 8003082:	43db      	mvns	r3, r3
 8003084:	697a      	ldr	r2, [r7, #20]
 8003086:	4013      	ands	r3, r2
 8003088:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	4313      	orrs	r3, r2
 8003094:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	f003 0310 	and.w	r3, r3, #16
 800309c:	693a      	ldr	r2, [r7, #16]
 800309e:	fa02 f303 	lsl.w	r3, r2, r3
 80030a2:	697a      	ldr	r2, [r7, #20]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	697a      	ldr	r2, [r7, #20]
 80030ae:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	6819      	ldr	r1, [r3, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f003 0310 	and.w	r3, r3, #16
 80030bc:	22c0      	movs	r2, #192	@ 0xc0
 80030be:	fa02 f303 	lsl.w	r3, r2, r3
 80030c2:	43da      	mvns	r2, r3
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	400a      	ands	r2, r1
 80030ca:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2201      	movs	r2, #1
 80030d0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2200      	movs	r2, #0
 80030d6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	371c      	adds	r7, #28
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
	...

080030e8 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d101      	bne.n	80030fa <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e06c      	b.n	80031d4 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003100:	2b00      	cmp	r3, #0
 8003102:	d106      	bne.n	8003112 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2223      	movs	r2, #35	@ 0x23
 8003108:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800310c:	6878      	ldr	r0, [r7, #4]
 800310e:	f7fd fe6d 	bl	8000dec <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003112:	2300      	movs	r3, #0
 8003114:	60bb      	str	r3, [r7, #8]
 8003116:	4b31      	ldr	r3, [pc, #196]	@ (80031dc <HAL_ETH_Init+0xf4>)
 8003118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800311a:	4a30      	ldr	r2, [pc, #192]	@ (80031dc <HAL_ETH_Init+0xf4>)
 800311c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003120:	6453      	str	r3, [r2, #68]	@ 0x44
 8003122:	4b2e      	ldr	r3, [pc, #184]	@ (80031dc <HAL_ETH_Init+0xf4>)
 8003124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003126:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800312a:	60bb      	str	r3, [r7, #8]
 800312c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800312e:	4b2c      	ldr	r3, [pc, #176]	@ (80031e0 <HAL_ETH_Init+0xf8>)
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	4a2b      	ldr	r2, [pc, #172]	@ (80031e0 <HAL_ETH_Init+0xf8>)
 8003134:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003138:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800313a:	4b29      	ldr	r3, [pc, #164]	@ (80031e0 <HAL_ETH_Init+0xf8>)
 800313c:	685a      	ldr	r2, [r3, #4]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	4927      	ldr	r1, [pc, #156]	@ (80031e0 <HAL_ETH_Init+0xf8>)
 8003144:	4313      	orrs	r3, r2
 8003146:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8003148:	4b25      	ldr	r3, [pc, #148]	@ (80031e0 <HAL_ETH_Init+0xf8>)
 800314a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	6812      	ldr	r2, [r2, #0]
 800315a:	f043 0301 	orr.w	r3, r3, #1
 800315e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003162:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003164:	f7ff f904 	bl	8002370 <HAL_GetTick>
 8003168:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800316a:	e011      	b.n	8003190 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800316c:	f7ff f900 	bl	8002370 <HAL_GetTick>
 8003170:	4602      	mov	r2, r0
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800317a:	d909      	bls.n	8003190 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2204      	movs	r2, #4
 8003180:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	22e0      	movs	r2, #224	@ 0xe0
 8003188:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	e021      	b.n	80031d4 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0301 	and.w	r3, r3, #1
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d1e4      	bne.n	800316c <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f000 f958 	bl	8003458 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f000 f9ff 	bl	80035ac <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f000 fa55 	bl	800365e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	461a      	mov	r2, r3
 80031ba:	2100      	movs	r1, #0
 80031bc:	6878      	ldr	r0, [r7, #4]
 80031be:	f000 f9bd 	bl	800353c <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2200      	movs	r2, #0
 80031c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2210      	movs	r2, #16
 80031ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80031d2:	2300      	movs	r3, #0
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3710      	adds	r7, #16
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	40023800 	.word	0x40023800
 80031e0:	40013800 	.word	0x40013800

080031e4 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b084      	sub	sp, #16
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80031f6:	68fa      	ldr	r2, [r7, #12]
 80031f8:	4b51      	ldr	r3, [pc, #324]	@ (8003340 <ETH_SetMACConfig+0x15c>)
 80031fa:	4013      	ands	r3, r2
 80031fc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	7c1b      	ldrb	r3, [r3, #16]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d102      	bne.n	800320c <ETH_SetMACConfig+0x28>
 8003206:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800320a:	e000      	b.n	800320e <ETH_SetMACConfig+0x2a>
 800320c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	7c5b      	ldrb	r3, [r3, #17]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d102      	bne.n	800321c <ETH_SetMACConfig+0x38>
 8003216:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800321a:	e000      	b.n	800321e <ETH_SetMACConfig+0x3a>
 800321c:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800321e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003224:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	7fdb      	ldrb	r3, [r3, #31]
 800322a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 800322c:	431a      	orrs	r2, r3
                        macconf->Speed |
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003232:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003234:	683a      	ldr	r2, [r7, #0]
 8003236:	7f92      	ldrb	r2, [r2, #30]
 8003238:	2a00      	cmp	r2, #0
 800323a:	d102      	bne.n	8003242 <ETH_SetMACConfig+0x5e>
 800323c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003240:	e000      	b.n	8003244 <ETH_SetMACConfig+0x60>
 8003242:	2200      	movs	r2, #0
                        macconf->Speed |
 8003244:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	7f1b      	ldrb	r3, [r3, #28]
 800324a:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800324c:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003252:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	791b      	ldrb	r3, [r3, #4]
 8003258:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800325a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800325c:	683a      	ldr	r2, [r7, #0]
 800325e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003262:	2a00      	cmp	r2, #0
 8003264:	d102      	bne.n	800326c <ETH_SetMACConfig+0x88>
 8003266:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800326a:	e000      	b.n	800326e <ETH_SetMACConfig+0x8a>
 800326c:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800326e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	7bdb      	ldrb	r3, [r3, #15]
 8003274:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003276:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800327c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003284:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003286:	4313      	orrs	r3, r2
 8003288:	68fa      	ldr	r2, [r7, #12]
 800328a:	4313      	orrs	r3, r2
 800328c:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	68fa      	ldr	r2, [r7, #12]
 8003294:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800329e:	2001      	movs	r0, #1
 80032a0:	f7ff f872 	bl	8002388 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	68fa      	ldr	r2, [r7, #12]
 80032aa:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	699b      	ldr	r3, [r3, #24]
 80032b2:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80032b4:	68fa      	ldr	r2, [r7, #12]
 80032b6:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80032ba:	4013      	ands	r3, r2
 80032bc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032c2:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80032c4:	683a      	ldr	r2, [r7, #0]
 80032c6:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80032ca:	2a00      	cmp	r2, #0
 80032cc:	d101      	bne.n	80032d2 <ETH_SetMACConfig+0xee>
 80032ce:	2280      	movs	r2, #128	@ 0x80
 80032d0:	e000      	b.n	80032d4 <ETH_SetMACConfig+0xf0>
 80032d2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80032d4:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80032da:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80032dc:	683a      	ldr	r2, [r7, #0]
 80032de:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80032e2:	2a01      	cmp	r2, #1
 80032e4:	d101      	bne.n	80032ea <ETH_SetMACConfig+0x106>
 80032e6:	2208      	movs	r2, #8
 80032e8:	e000      	b.n	80032ec <ETH_SetMACConfig+0x108>
 80032ea:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80032ec:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80032ee:	683a      	ldr	r2, [r7, #0]
 80032f0:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80032f4:	2a01      	cmp	r2, #1
 80032f6:	d101      	bne.n	80032fc <ETH_SetMACConfig+0x118>
 80032f8:	2204      	movs	r2, #4
 80032fa:	e000      	b.n	80032fe <ETH_SetMACConfig+0x11a>
 80032fc:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80032fe:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003300:	683a      	ldr	r2, [r7, #0]
 8003302:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8003306:	2a01      	cmp	r2, #1
 8003308:	d101      	bne.n	800330e <ETH_SetMACConfig+0x12a>
 800330a:	2202      	movs	r2, #2
 800330c:	e000      	b.n	8003310 <ETH_SetMACConfig+0x12c>
 800330e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003310:	4313      	orrs	r3, r2
 8003312:	68fa      	ldr	r2, [r7, #12]
 8003314:	4313      	orrs	r3, r2
 8003316:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	68fa      	ldr	r2, [r7, #12]
 800331e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	699b      	ldr	r3, [r3, #24]
 8003326:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003328:	2001      	movs	r0, #1
 800332a:	f7ff f82d 	bl	8002388 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	68fa      	ldr	r2, [r7, #12]
 8003334:	619a      	str	r2, [r3, #24]
}
 8003336:	bf00      	nop
 8003338:	3710      	adds	r7, #16
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	ff20810f 	.word	0xff20810f

08003344 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003356:	699b      	ldr	r3, [r3, #24]
 8003358:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	4b3d      	ldr	r3, [pc, #244]	@ (8003454 <ETH_SetDMAConfig+0x110>)
 800335e:	4013      	ands	r3, r2
 8003360:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	7b1b      	ldrb	r3, [r3, #12]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d102      	bne.n	8003370 <ETH_SetDMAConfig+0x2c>
 800336a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800336e:	e000      	b.n	8003372 <ETH_SetDMAConfig+0x2e>
 8003370:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	7b5b      	ldrb	r3, [r3, #13]
 8003376:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003378:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800337a:	683a      	ldr	r2, [r7, #0]
 800337c:	7f52      	ldrb	r2, [r2, #29]
 800337e:	2a00      	cmp	r2, #0
 8003380:	d102      	bne.n	8003388 <ETH_SetDMAConfig+0x44>
 8003382:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003386:	e000      	b.n	800338a <ETH_SetDMAConfig+0x46>
 8003388:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800338a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	7b9b      	ldrb	r3, [r3, #14]
 8003390:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003392:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003398:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	7f1b      	ldrb	r3, [r3, #28]
 800339e:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80033a0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	7f9b      	ldrb	r3, [r3, #30]
 80033a6:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80033a8:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80033ae:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80033b6:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80033b8:	4313      	orrs	r3, r2
 80033ba:	68fa      	ldr	r2, [r7, #12]
 80033bc:	4313      	orrs	r3, r2
 80033be:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033c8:	461a      	mov	r2, r3
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033d6:	699b      	ldr	r3, [r3, #24]
 80033d8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80033da:	2001      	movs	r0, #1
 80033dc:	f7fe ffd4 	bl	8002388 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033e8:	461a      	mov	r2, r3
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	791b      	ldrb	r3, [r3, #4]
 80033f2:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80033f8:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80033fe:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003404:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800340c:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800340e:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003414:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003416:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800341c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	6812      	ldr	r2, [r2, #0]
 8003422:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003426:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800342a:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003438:	2001      	movs	r0, #1
 800343a:	f7fe ffa5 	bl	8002388 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003446:	461a      	mov	r2, r3
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6013      	str	r3, [r2, #0]
}
 800344c:	bf00      	nop
 800344e:	3710      	adds	r7, #16
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}
 8003454:	f8de3f23 	.word	0xf8de3f23

08003458 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b0a6      	sub	sp, #152	@ 0x98
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003460:	2301      	movs	r3, #1
 8003462:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8003466:	2301      	movs	r3, #1
 8003468:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 800346c:	2300      	movs	r3, #0
 800346e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003470:	2300      	movs	r3, #0
 8003472:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8003476:	2301      	movs	r3, #1
 8003478:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 800347c:	2300      	movs	r3, #0
 800347e:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8003482:	2301      	movs	r3, #1
 8003484:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003488:	2300      	movs	r3, #0
 800348a:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800348e:	2300      	movs	r3, #0
 8003490:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003494:	2300      	movs	r3, #0
 8003496:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003498:	2300      	movs	r3, #0
 800349a:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800349e:	2300      	movs	r3, #0
 80034a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80034a2:	2300      	movs	r3, #0
 80034a4:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80034a8:	2300      	movs	r3, #0
 80034aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80034ae:	2300      	movs	r3, #0
 80034b0:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80034b4:	2300      	movs	r3, #0
 80034b6:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80034ba:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80034be:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80034c0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80034c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80034c6:	2300      	movs	r3, #0
 80034c8:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80034cc:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80034d0:	4619      	mov	r1, r3
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f7ff fe86 	bl	80031e4 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80034d8:	2301      	movs	r3, #1
 80034da:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80034dc:	2301      	movs	r3, #1
 80034de:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80034e0:	2301      	movs	r3, #1
 80034e2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80034e6:	2301      	movs	r3, #1
 80034e8:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80034ea:	2300      	movs	r3, #0
 80034ec:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80034ee:	2300      	movs	r3, #0
 80034f0:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80034f4:	2300      	movs	r3, #0
 80034f6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80034fa:	2300      	movs	r3, #0
 80034fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80034fe:	2301      	movs	r3, #1
 8003500:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003504:	2301      	movs	r3, #1
 8003506:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003508:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800350c:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800350e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003512:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003514:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003518:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800351a:	2301      	movs	r3, #1
 800351c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003520:	2300      	movs	r3, #0
 8003522:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003524:	2300      	movs	r3, #0
 8003526:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003528:	f107 0308 	add.w	r3, r7, #8
 800352c:	4619      	mov	r1, r3
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f7ff ff08 	bl	8003344 <ETH_SetDMAConfig>
}
 8003534:	bf00      	nop
 8003536:	3798      	adds	r7, #152	@ 0x98
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}

0800353c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800353c:	b480      	push	{r7}
 800353e:	b087      	sub	sp, #28
 8003540:	af00      	add	r7, sp, #0
 8003542:	60f8      	str	r0, [r7, #12]
 8003544:	60b9      	str	r1, [r7, #8]
 8003546:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	3305      	adds	r3, #5
 800354c:	781b      	ldrb	r3, [r3, #0]
 800354e:	021b      	lsls	r3, r3, #8
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	3204      	adds	r2, #4
 8003554:	7812      	ldrb	r2, [r2, #0]
 8003556:	4313      	orrs	r3, r2
 8003558:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800355a:	68ba      	ldr	r2, [r7, #8]
 800355c:	4b11      	ldr	r3, [pc, #68]	@ (80035a4 <ETH_MACAddressConfig+0x68>)
 800355e:	4413      	add	r3, r2
 8003560:	461a      	mov	r2, r3
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	3303      	adds	r3, #3
 800356a:	781b      	ldrb	r3, [r3, #0]
 800356c:	061a      	lsls	r2, r3, #24
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	3302      	adds	r3, #2
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	041b      	lsls	r3, r3, #16
 8003576:	431a      	orrs	r2, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	3301      	adds	r3, #1
 800357c:	781b      	ldrb	r3, [r3, #0]
 800357e:	021b      	lsls	r3, r3, #8
 8003580:	4313      	orrs	r3, r2
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	7812      	ldrb	r2, [r2, #0]
 8003586:	4313      	orrs	r3, r2
 8003588:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800358a:	68ba      	ldr	r2, [r7, #8]
 800358c:	4b06      	ldr	r3, [pc, #24]	@ (80035a8 <ETH_MACAddressConfig+0x6c>)
 800358e:	4413      	add	r3, r2
 8003590:	461a      	mov	r2, r3
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	6013      	str	r3, [r2, #0]
}
 8003596:	bf00      	nop
 8003598:	371c      	adds	r7, #28
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop
 80035a4:	40028040 	.word	0x40028040
 80035a8:	40028044 	.word	0x40028044

080035ac <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b085      	sub	sp, #20
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80035b4:	2300      	movs	r3, #0
 80035b6:	60fb      	str	r3, [r7, #12]
 80035b8:	e03e      	b.n	8003638 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	68d9      	ldr	r1, [r3, #12]
 80035be:	68fa      	ldr	r2, [r7, #12]
 80035c0:	4613      	mov	r3, r2
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	4413      	add	r3, r2
 80035c6:	00db      	lsls	r3, r3, #3
 80035c8:	440b      	add	r3, r1
 80035ca:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	2200      	movs	r2, #0
 80035d0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	2200      	movs	r2, #0
 80035d6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	2200      	movs	r2, #0
 80035dc:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	2200      	movs	r2, #0
 80035e2:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80035e4:	68b9      	ldr	r1, [r7, #8]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	68fa      	ldr	r2, [r7, #12]
 80035ea:	3206      	adds	r2, #6
 80035ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2b02      	cmp	r3, #2
 8003600:	d80c      	bhi.n	800361c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	68d9      	ldr	r1, [r3, #12]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	1c5a      	adds	r2, r3, #1
 800360a:	4613      	mov	r3, r2
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	4413      	add	r3, r2
 8003610:	00db      	lsls	r3, r3, #3
 8003612:	440b      	add	r3, r1
 8003614:	461a      	mov	r2, r3
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	60da      	str	r2, [r3, #12]
 800361a:	e004      	b.n	8003626 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	461a      	mov	r2, r3
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	3301      	adds	r3, #1
 8003636:	60fb      	str	r3, [r7, #12]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2b03      	cmp	r3, #3
 800363c:	d9bd      	bls.n	80035ba <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2200      	movs	r2, #0
 8003642:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	68da      	ldr	r2, [r3, #12]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003650:	611a      	str	r2, [r3, #16]
}
 8003652:	bf00      	nop
 8003654:	3714      	adds	r7, #20
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr

0800365e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800365e:	b480      	push	{r7}
 8003660:	b085      	sub	sp, #20
 8003662:	af00      	add	r7, sp, #0
 8003664:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003666:	2300      	movs	r3, #0
 8003668:	60fb      	str	r3, [r7, #12]
 800366a:	e046      	b.n	80036fa <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6919      	ldr	r1, [r3, #16]
 8003670:	68fa      	ldr	r2, [r7, #12]
 8003672:	4613      	mov	r3, r2
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	4413      	add	r3, r2
 8003678:	00db      	lsls	r3, r3, #3
 800367a:	440b      	add	r3, r1
 800367c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	2200      	movs	r2, #0
 8003682:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	2200      	movs	r2, #0
 8003688:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	2200      	movs	r2, #0
 800368e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	2200      	movs	r2, #0
 8003694:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	2200      	movs	r2, #0
 800369a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	2200      	movs	r2, #0
 80036a0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80036a8:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	f244 52f4 	movw	r2, #17908	@ 0x45f4
 80036b0:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80036be:	68b9      	ldr	r1, [r7, #8]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	68fa      	ldr	r2, [r7, #12]
 80036c4:	3212      	adds	r2, #18
 80036c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2b02      	cmp	r3, #2
 80036ce:	d80c      	bhi.n	80036ea <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6919      	ldr	r1, [r3, #16]
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	1c5a      	adds	r2, r3, #1
 80036d8:	4613      	mov	r3, r2
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	4413      	add	r3, r2
 80036de:	00db      	lsls	r3, r3, #3
 80036e0:	440b      	add	r3, r1
 80036e2:	461a      	mov	r2, r3
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	60da      	str	r2, [r3, #12]
 80036e8:	e004      	b.n	80036f4 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	691b      	ldr	r3, [r3, #16]
 80036ee:	461a      	mov	r2, r3
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	3301      	adds	r3, #1
 80036f8:	60fb      	str	r3, [r7, #12]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2b03      	cmp	r3, #3
 80036fe:	d9b5      	bls.n	800366c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	691a      	ldr	r2, [r3, #16]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800372a:	60da      	str	r2, [r3, #12]
}
 800372c:	bf00      	nop
 800372e:	3714      	adds	r7, #20
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003738:	b480      	push	{r7}
 800373a:	b089      	sub	sp, #36	@ 0x24
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003742:	2300      	movs	r3, #0
 8003744:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003746:	2300      	movs	r3, #0
 8003748:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800374a:	2300      	movs	r3, #0
 800374c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800374e:	2300      	movs	r3, #0
 8003750:	61fb      	str	r3, [r7, #28]
 8003752:	e177      	b.n	8003a44 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003754:	2201      	movs	r2, #1
 8003756:	69fb      	ldr	r3, [r7, #28]
 8003758:	fa02 f303 	lsl.w	r3, r2, r3
 800375c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	697a      	ldr	r2, [r7, #20]
 8003764:	4013      	ands	r3, r2
 8003766:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	429a      	cmp	r2, r3
 800376e:	f040 8166 	bne.w	8003a3e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	f003 0303 	and.w	r3, r3, #3
 800377a:	2b01      	cmp	r3, #1
 800377c:	d005      	beq.n	800378a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003786:	2b02      	cmp	r3, #2
 8003788:	d130      	bne.n	80037ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	689b      	ldr	r3, [r3, #8]
 800378e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003790:	69fb      	ldr	r3, [r7, #28]
 8003792:	005b      	lsls	r3, r3, #1
 8003794:	2203      	movs	r2, #3
 8003796:	fa02 f303 	lsl.w	r3, r2, r3
 800379a:	43db      	mvns	r3, r3
 800379c:	69ba      	ldr	r2, [r7, #24]
 800379e:	4013      	ands	r3, r2
 80037a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	68da      	ldr	r2, [r3, #12]
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	fa02 f303 	lsl.w	r3, r2, r3
 80037ae:	69ba      	ldr	r2, [r7, #24]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	69ba      	ldr	r2, [r7, #24]
 80037b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80037c0:	2201      	movs	r2, #1
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	fa02 f303 	lsl.w	r3, r2, r3
 80037c8:	43db      	mvns	r3, r3
 80037ca:	69ba      	ldr	r2, [r7, #24]
 80037cc:	4013      	ands	r3, r2
 80037ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	091b      	lsrs	r3, r3, #4
 80037d6:	f003 0201 	and.w	r2, r3, #1
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	fa02 f303 	lsl.w	r3, r2, r3
 80037e0:	69ba      	ldr	r2, [r7, #24]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	69ba      	ldr	r2, [r7, #24]
 80037ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	f003 0303 	and.w	r3, r3, #3
 80037f4:	2b03      	cmp	r3, #3
 80037f6:	d017      	beq.n	8003828 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	005b      	lsls	r3, r3, #1
 8003802:	2203      	movs	r2, #3
 8003804:	fa02 f303 	lsl.w	r3, r2, r3
 8003808:	43db      	mvns	r3, r3
 800380a:	69ba      	ldr	r2, [r7, #24]
 800380c:	4013      	ands	r3, r2
 800380e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	689a      	ldr	r2, [r3, #8]
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	005b      	lsls	r3, r3, #1
 8003818:	fa02 f303 	lsl.w	r3, r2, r3
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	4313      	orrs	r3, r2
 8003820:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	69ba      	ldr	r2, [r7, #24]
 8003826:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f003 0303 	and.w	r3, r3, #3
 8003830:	2b02      	cmp	r3, #2
 8003832:	d123      	bne.n	800387c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	08da      	lsrs	r2, r3, #3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	3208      	adds	r2, #8
 800383c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003840:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	f003 0307 	and.w	r3, r3, #7
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	220f      	movs	r2, #15
 800384c:	fa02 f303 	lsl.w	r3, r2, r3
 8003850:	43db      	mvns	r3, r3
 8003852:	69ba      	ldr	r2, [r7, #24]
 8003854:	4013      	ands	r3, r2
 8003856:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	691a      	ldr	r2, [r3, #16]
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	f003 0307 	and.w	r3, r3, #7
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	fa02 f303 	lsl.w	r3, r2, r3
 8003868:	69ba      	ldr	r2, [r7, #24]
 800386a:	4313      	orrs	r3, r2
 800386c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	08da      	lsrs	r2, r3, #3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	3208      	adds	r2, #8
 8003876:	69b9      	ldr	r1, [r7, #24]
 8003878:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	005b      	lsls	r3, r3, #1
 8003886:	2203      	movs	r2, #3
 8003888:	fa02 f303 	lsl.w	r3, r2, r3
 800388c:	43db      	mvns	r3, r3
 800388e:	69ba      	ldr	r2, [r7, #24]
 8003890:	4013      	ands	r3, r2
 8003892:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	f003 0203 	and.w	r2, r3, #3
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	005b      	lsls	r3, r3, #1
 80038a0:	fa02 f303 	lsl.w	r3, r2, r3
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	69ba      	ldr	r2, [r7, #24]
 80038ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	f000 80c0 	beq.w	8003a3e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038be:	2300      	movs	r3, #0
 80038c0:	60fb      	str	r3, [r7, #12]
 80038c2:	4b66      	ldr	r3, [pc, #408]	@ (8003a5c <HAL_GPIO_Init+0x324>)
 80038c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038c6:	4a65      	ldr	r2, [pc, #404]	@ (8003a5c <HAL_GPIO_Init+0x324>)
 80038c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80038cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80038ce:	4b63      	ldr	r3, [pc, #396]	@ (8003a5c <HAL_GPIO_Init+0x324>)
 80038d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80038d6:	60fb      	str	r3, [r7, #12]
 80038d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80038da:	4a61      	ldr	r2, [pc, #388]	@ (8003a60 <HAL_GPIO_Init+0x328>)
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	089b      	lsrs	r3, r3, #2
 80038e0:	3302      	adds	r3, #2
 80038e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	f003 0303 	and.w	r3, r3, #3
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	220f      	movs	r2, #15
 80038f2:	fa02 f303 	lsl.w	r3, r2, r3
 80038f6:	43db      	mvns	r3, r3
 80038f8:	69ba      	ldr	r2, [r7, #24]
 80038fa:	4013      	ands	r3, r2
 80038fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4a58      	ldr	r2, [pc, #352]	@ (8003a64 <HAL_GPIO_Init+0x32c>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d037      	beq.n	8003976 <HAL_GPIO_Init+0x23e>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	4a57      	ldr	r2, [pc, #348]	@ (8003a68 <HAL_GPIO_Init+0x330>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d031      	beq.n	8003972 <HAL_GPIO_Init+0x23a>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a56      	ldr	r2, [pc, #344]	@ (8003a6c <HAL_GPIO_Init+0x334>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d02b      	beq.n	800396e <HAL_GPIO_Init+0x236>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a55      	ldr	r2, [pc, #340]	@ (8003a70 <HAL_GPIO_Init+0x338>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d025      	beq.n	800396a <HAL_GPIO_Init+0x232>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4a54      	ldr	r2, [pc, #336]	@ (8003a74 <HAL_GPIO_Init+0x33c>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d01f      	beq.n	8003966 <HAL_GPIO_Init+0x22e>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a53      	ldr	r2, [pc, #332]	@ (8003a78 <HAL_GPIO_Init+0x340>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d019      	beq.n	8003962 <HAL_GPIO_Init+0x22a>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4a52      	ldr	r2, [pc, #328]	@ (8003a7c <HAL_GPIO_Init+0x344>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d013      	beq.n	800395e <HAL_GPIO_Init+0x226>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a51      	ldr	r2, [pc, #324]	@ (8003a80 <HAL_GPIO_Init+0x348>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d00d      	beq.n	800395a <HAL_GPIO_Init+0x222>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a50      	ldr	r2, [pc, #320]	@ (8003a84 <HAL_GPIO_Init+0x34c>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d007      	beq.n	8003956 <HAL_GPIO_Init+0x21e>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a4f      	ldr	r2, [pc, #316]	@ (8003a88 <HAL_GPIO_Init+0x350>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d101      	bne.n	8003952 <HAL_GPIO_Init+0x21a>
 800394e:	2309      	movs	r3, #9
 8003950:	e012      	b.n	8003978 <HAL_GPIO_Init+0x240>
 8003952:	230a      	movs	r3, #10
 8003954:	e010      	b.n	8003978 <HAL_GPIO_Init+0x240>
 8003956:	2308      	movs	r3, #8
 8003958:	e00e      	b.n	8003978 <HAL_GPIO_Init+0x240>
 800395a:	2307      	movs	r3, #7
 800395c:	e00c      	b.n	8003978 <HAL_GPIO_Init+0x240>
 800395e:	2306      	movs	r3, #6
 8003960:	e00a      	b.n	8003978 <HAL_GPIO_Init+0x240>
 8003962:	2305      	movs	r3, #5
 8003964:	e008      	b.n	8003978 <HAL_GPIO_Init+0x240>
 8003966:	2304      	movs	r3, #4
 8003968:	e006      	b.n	8003978 <HAL_GPIO_Init+0x240>
 800396a:	2303      	movs	r3, #3
 800396c:	e004      	b.n	8003978 <HAL_GPIO_Init+0x240>
 800396e:	2302      	movs	r3, #2
 8003970:	e002      	b.n	8003978 <HAL_GPIO_Init+0x240>
 8003972:	2301      	movs	r3, #1
 8003974:	e000      	b.n	8003978 <HAL_GPIO_Init+0x240>
 8003976:	2300      	movs	r3, #0
 8003978:	69fa      	ldr	r2, [r7, #28]
 800397a:	f002 0203 	and.w	r2, r2, #3
 800397e:	0092      	lsls	r2, r2, #2
 8003980:	4093      	lsls	r3, r2
 8003982:	69ba      	ldr	r2, [r7, #24]
 8003984:	4313      	orrs	r3, r2
 8003986:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003988:	4935      	ldr	r1, [pc, #212]	@ (8003a60 <HAL_GPIO_Init+0x328>)
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	089b      	lsrs	r3, r3, #2
 800398e:	3302      	adds	r3, #2
 8003990:	69ba      	ldr	r2, [r7, #24]
 8003992:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003996:	4b3d      	ldr	r3, [pc, #244]	@ (8003a8c <HAL_GPIO_Init+0x354>)
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	43db      	mvns	r3, r3
 80039a0:	69ba      	ldr	r2, [r7, #24]
 80039a2:	4013      	ands	r3, r2
 80039a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d003      	beq.n	80039ba <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80039ba:	4a34      	ldr	r2, [pc, #208]	@ (8003a8c <HAL_GPIO_Init+0x354>)
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80039c0:	4b32      	ldr	r3, [pc, #200]	@ (8003a8c <HAL_GPIO_Init+0x354>)
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	43db      	mvns	r3, r3
 80039ca:	69ba      	ldr	r2, [r7, #24]
 80039cc:	4013      	ands	r3, r2
 80039ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d003      	beq.n	80039e4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80039dc:	69ba      	ldr	r2, [r7, #24]
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	4313      	orrs	r3, r2
 80039e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80039e4:	4a29      	ldr	r2, [pc, #164]	@ (8003a8c <HAL_GPIO_Init+0x354>)
 80039e6:	69bb      	ldr	r3, [r7, #24]
 80039e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80039ea:	4b28      	ldr	r3, [pc, #160]	@ (8003a8c <HAL_GPIO_Init+0x354>)
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	43db      	mvns	r3, r3
 80039f4:	69ba      	ldr	r2, [r7, #24]
 80039f6:	4013      	ands	r3, r2
 80039f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d003      	beq.n	8003a0e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003a06:	69ba      	ldr	r2, [r7, #24]
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a0e:	4a1f      	ldr	r2, [pc, #124]	@ (8003a8c <HAL_GPIO_Init+0x354>)
 8003a10:	69bb      	ldr	r3, [r7, #24]
 8003a12:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a14:	4b1d      	ldr	r3, [pc, #116]	@ (8003a8c <HAL_GPIO_Init+0x354>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	43db      	mvns	r3, r3
 8003a1e:	69ba      	ldr	r2, [r7, #24]
 8003a20:	4013      	ands	r3, r2
 8003a22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d003      	beq.n	8003a38 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003a30:	69ba      	ldr	r2, [r7, #24]
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a38:	4a14      	ldr	r2, [pc, #80]	@ (8003a8c <HAL_GPIO_Init+0x354>)
 8003a3a:	69bb      	ldr	r3, [r7, #24]
 8003a3c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	3301      	adds	r3, #1
 8003a42:	61fb      	str	r3, [r7, #28]
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	2b0f      	cmp	r3, #15
 8003a48:	f67f ae84 	bls.w	8003754 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a4c:	bf00      	nop
 8003a4e:	bf00      	nop
 8003a50:	3724      	adds	r7, #36	@ 0x24
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr
 8003a5a:	bf00      	nop
 8003a5c:	40023800 	.word	0x40023800
 8003a60:	40013800 	.word	0x40013800
 8003a64:	40020000 	.word	0x40020000
 8003a68:	40020400 	.word	0x40020400
 8003a6c:	40020800 	.word	0x40020800
 8003a70:	40020c00 	.word	0x40020c00
 8003a74:	40021000 	.word	0x40021000
 8003a78:	40021400 	.word	0x40021400
 8003a7c:	40021800 	.word	0x40021800
 8003a80:	40021c00 	.word	0x40021c00
 8003a84:	40022000 	.word	0x40022000
 8003a88:	40022400 	.word	0x40022400
 8003a8c:	40013c00 	.word	0x40013c00

08003a90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	460b      	mov	r3, r1
 8003a9a:	807b      	strh	r3, [r7, #2]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003aa0:	787b      	ldrb	r3, [r7, #1]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d003      	beq.n	8003aae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003aa6:	887a      	ldrh	r2, [r7, #2]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003aac:	e003      	b.n	8003ab6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003aae:	887b      	ldrh	r3, [r7, #2]
 8003ab0:	041a      	lsls	r2, r3, #16
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	619a      	str	r2, [r3, #24]
}
 8003ab6:	bf00      	nop
 8003ab8:	370c      	adds	r7, #12
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr

08003ac2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003ac2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ac4:	b08f      	sub	sp, #60	@ 0x3c
 8003ac6:	af0a      	add	r7, sp, #40	@ 0x28
 8003ac8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d101      	bne.n	8003ad4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e10f      	b.n	8003cf4 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8003ae0:	b2db      	uxtb	r3, r3
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d106      	bne.n	8003af4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f7fd faaa 	bl	8001048 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2203      	movs	r2, #3
 8003af8:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d102      	bne.n	8003b0e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4618      	mov	r0, r3
 8003b14:	f001 fbe3 	bl	80052de <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	603b      	str	r3, [r7, #0]
 8003b1e:	687e      	ldr	r6, [r7, #4]
 8003b20:	466d      	mov	r5, sp
 8003b22:	f106 0410 	add.w	r4, r6, #16
 8003b26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b28:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b2a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b2c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b2e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003b32:	e885 0003 	stmia.w	r5, {r0, r1}
 8003b36:	1d33      	adds	r3, r6, #4
 8003b38:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b3a:	6838      	ldr	r0, [r7, #0]
 8003b3c:	f001 fb6e 	bl	800521c <USB_CoreInit>
 8003b40:	4603      	mov	r3, r0
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d005      	beq.n	8003b52 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2202      	movs	r2, #2
 8003b4a:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e0d0      	b.n	8003cf4 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2100      	movs	r1, #0
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f001 fbd1 	bl	8005300 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b5e:	2300      	movs	r3, #0
 8003b60:	73fb      	strb	r3, [r7, #15]
 8003b62:	e04a      	b.n	8003bfa <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003b64:	7bfa      	ldrb	r2, [r7, #15]
 8003b66:	6879      	ldr	r1, [r7, #4]
 8003b68:	4613      	mov	r3, r2
 8003b6a:	00db      	lsls	r3, r3, #3
 8003b6c:	4413      	add	r3, r2
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	440b      	add	r3, r1
 8003b72:	333d      	adds	r3, #61	@ 0x3d
 8003b74:	2201      	movs	r2, #1
 8003b76:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003b78:	7bfa      	ldrb	r2, [r7, #15]
 8003b7a:	6879      	ldr	r1, [r7, #4]
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	00db      	lsls	r3, r3, #3
 8003b80:	4413      	add	r3, r2
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	440b      	add	r3, r1
 8003b86:	333c      	adds	r3, #60	@ 0x3c
 8003b88:	7bfa      	ldrb	r2, [r7, #15]
 8003b8a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003b8c:	7bfa      	ldrb	r2, [r7, #15]
 8003b8e:	7bfb      	ldrb	r3, [r7, #15]
 8003b90:	b298      	uxth	r0, r3
 8003b92:	6879      	ldr	r1, [r7, #4]
 8003b94:	4613      	mov	r3, r2
 8003b96:	00db      	lsls	r3, r3, #3
 8003b98:	4413      	add	r3, r2
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	440b      	add	r3, r1
 8003b9e:	3344      	adds	r3, #68	@ 0x44
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003ba4:	7bfa      	ldrb	r2, [r7, #15]
 8003ba6:	6879      	ldr	r1, [r7, #4]
 8003ba8:	4613      	mov	r3, r2
 8003baa:	00db      	lsls	r3, r3, #3
 8003bac:	4413      	add	r3, r2
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	440b      	add	r3, r1
 8003bb2:	3340      	adds	r3, #64	@ 0x40
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003bb8:	7bfa      	ldrb	r2, [r7, #15]
 8003bba:	6879      	ldr	r1, [r7, #4]
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	00db      	lsls	r3, r3, #3
 8003bc0:	4413      	add	r3, r2
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	440b      	add	r3, r1
 8003bc6:	3348      	adds	r3, #72	@ 0x48
 8003bc8:	2200      	movs	r2, #0
 8003bca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003bcc:	7bfa      	ldrb	r2, [r7, #15]
 8003bce:	6879      	ldr	r1, [r7, #4]
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	00db      	lsls	r3, r3, #3
 8003bd4:	4413      	add	r3, r2
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	440b      	add	r3, r1
 8003bda:	334c      	adds	r3, #76	@ 0x4c
 8003bdc:	2200      	movs	r2, #0
 8003bde:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003be0:	7bfa      	ldrb	r2, [r7, #15]
 8003be2:	6879      	ldr	r1, [r7, #4]
 8003be4:	4613      	mov	r3, r2
 8003be6:	00db      	lsls	r3, r3, #3
 8003be8:	4413      	add	r3, r2
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	440b      	add	r3, r1
 8003bee:	3354      	adds	r3, #84	@ 0x54
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bf4:	7bfb      	ldrb	r3, [r7, #15]
 8003bf6:	3301      	adds	r3, #1
 8003bf8:	73fb      	strb	r3, [r7, #15]
 8003bfa:	7bfa      	ldrb	r2, [r7, #15]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d3af      	bcc.n	8003b64 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c04:	2300      	movs	r3, #0
 8003c06:	73fb      	strb	r3, [r7, #15]
 8003c08:	e044      	b.n	8003c94 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003c0a:	7bfa      	ldrb	r2, [r7, #15]
 8003c0c:	6879      	ldr	r1, [r7, #4]
 8003c0e:	4613      	mov	r3, r2
 8003c10:	00db      	lsls	r3, r3, #3
 8003c12:	4413      	add	r3, r2
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	440b      	add	r3, r1
 8003c18:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003c20:	7bfa      	ldrb	r2, [r7, #15]
 8003c22:	6879      	ldr	r1, [r7, #4]
 8003c24:	4613      	mov	r3, r2
 8003c26:	00db      	lsls	r3, r3, #3
 8003c28:	4413      	add	r3, r2
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	440b      	add	r3, r1
 8003c2e:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8003c32:	7bfa      	ldrb	r2, [r7, #15]
 8003c34:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003c36:	7bfa      	ldrb	r2, [r7, #15]
 8003c38:	6879      	ldr	r1, [r7, #4]
 8003c3a:	4613      	mov	r3, r2
 8003c3c:	00db      	lsls	r3, r3, #3
 8003c3e:	4413      	add	r3, r2
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	440b      	add	r3, r1
 8003c44:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8003c48:	2200      	movs	r2, #0
 8003c4a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003c4c:	7bfa      	ldrb	r2, [r7, #15]
 8003c4e:	6879      	ldr	r1, [r7, #4]
 8003c50:	4613      	mov	r3, r2
 8003c52:	00db      	lsls	r3, r3, #3
 8003c54:	4413      	add	r3, r2
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	440b      	add	r3, r1
 8003c5a:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8003c5e:	2200      	movs	r2, #0
 8003c60:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003c62:	7bfa      	ldrb	r2, [r7, #15]
 8003c64:	6879      	ldr	r1, [r7, #4]
 8003c66:	4613      	mov	r3, r2
 8003c68:	00db      	lsls	r3, r3, #3
 8003c6a:	4413      	add	r3, r2
 8003c6c:	009b      	lsls	r3, r3, #2
 8003c6e:	440b      	add	r3, r1
 8003c70:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8003c74:	2200      	movs	r2, #0
 8003c76:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003c78:	7bfa      	ldrb	r2, [r7, #15]
 8003c7a:	6879      	ldr	r1, [r7, #4]
 8003c7c:	4613      	mov	r3, r2
 8003c7e:	00db      	lsls	r3, r3, #3
 8003c80:	4413      	add	r3, r2
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	440b      	add	r3, r1
 8003c86:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c8e:	7bfb      	ldrb	r3, [r7, #15]
 8003c90:	3301      	adds	r3, #1
 8003c92:	73fb      	strb	r3, [r7, #15]
 8003c94:	7bfa      	ldrb	r2, [r7, #15]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d3b5      	bcc.n	8003c0a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	603b      	str	r3, [r7, #0]
 8003ca4:	687e      	ldr	r6, [r7, #4]
 8003ca6:	466d      	mov	r5, sp
 8003ca8:	f106 0410 	add.w	r4, r6, #16
 8003cac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003cae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003cb0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003cb2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003cb4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003cb8:	e885 0003 	stmia.w	r5, {r0, r1}
 8003cbc:	1d33      	adds	r3, r6, #4
 8003cbe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003cc0:	6838      	ldr	r0, [r7, #0]
 8003cc2:	f001 fb69 	bl	8005398 <USB_DevInit>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d005      	beq.n	8003cd8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2202      	movs	r2, #2
 8003cd0:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e00d      	b.n	8003cf4 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4618      	mov	r0, r3
 8003cee:	f001 fd34 	bl	800575a <USB_DevDisconnect>

  return HAL_OK;
 8003cf2:	2300      	movs	r3, #0
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3714      	adds	r7, #20
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003cfc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b086      	sub	sp, #24
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d101      	bne.n	8003d0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e267      	b.n	80041de <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 0301 	and.w	r3, r3, #1
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d075      	beq.n	8003e06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d1a:	4b88      	ldr	r3, [pc, #544]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	f003 030c 	and.w	r3, r3, #12
 8003d22:	2b04      	cmp	r3, #4
 8003d24:	d00c      	beq.n	8003d40 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d26:	4b85      	ldr	r3, [pc, #532]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d2e:	2b08      	cmp	r3, #8
 8003d30:	d112      	bne.n	8003d58 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d32:	4b82      	ldr	r3, [pc, #520]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d3a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d3e:	d10b      	bne.n	8003d58 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d40:	4b7e      	ldr	r3, [pc, #504]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d05b      	beq.n	8003e04 <HAL_RCC_OscConfig+0x108>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d157      	bne.n	8003e04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e242      	b.n	80041de <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d60:	d106      	bne.n	8003d70 <HAL_RCC_OscConfig+0x74>
 8003d62:	4b76      	ldr	r3, [pc, #472]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a75      	ldr	r2, [pc, #468]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003d68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d6c:	6013      	str	r3, [r2, #0]
 8003d6e:	e01d      	b.n	8003dac <HAL_RCC_OscConfig+0xb0>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d78:	d10c      	bne.n	8003d94 <HAL_RCC_OscConfig+0x98>
 8003d7a:	4b70      	ldr	r3, [pc, #448]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a6f      	ldr	r2, [pc, #444]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003d80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d84:	6013      	str	r3, [r2, #0]
 8003d86:	4b6d      	ldr	r3, [pc, #436]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a6c      	ldr	r2, [pc, #432]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003d8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d90:	6013      	str	r3, [r2, #0]
 8003d92:	e00b      	b.n	8003dac <HAL_RCC_OscConfig+0xb0>
 8003d94:	4b69      	ldr	r3, [pc, #420]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a68      	ldr	r2, [pc, #416]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003d9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d9e:	6013      	str	r3, [r2, #0]
 8003da0:	4b66      	ldr	r3, [pc, #408]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a65      	ldr	r2, [pc, #404]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003da6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003daa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d013      	beq.n	8003ddc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db4:	f7fe fadc 	bl	8002370 <HAL_GetTick>
 8003db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dba:	e008      	b.n	8003dce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003dbc:	f7fe fad8 	bl	8002370 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	2b64      	cmp	r3, #100	@ 0x64
 8003dc8:	d901      	bls.n	8003dce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003dca:	2303      	movs	r3, #3
 8003dcc:	e207      	b.n	80041de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dce:	4b5b      	ldr	r3, [pc, #364]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d0f0      	beq.n	8003dbc <HAL_RCC_OscConfig+0xc0>
 8003dda:	e014      	b.n	8003e06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ddc:	f7fe fac8 	bl	8002370 <HAL_GetTick>
 8003de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003de2:	e008      	b.n	8003df6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003de4:	f7fe fac4 	bl	8002370 <HAL_GetTick>
 8003de8:	4602      	mov	r2, r0
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	2b64      	cmp	r3, #100	@ 0x64
 8003df0:	d901      	bls.n	8003df6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e1f3      	b.n	80041de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003df6:	4b51      	ldr	r3, [pc, #324]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d1f0      	bne.n	8003de4 <HAL_RCC_OscConfig+0xe8>
 8003e02:	e000      	b.n	8003e06 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 0302 	and.w	r3, r3, #2
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d063      	beq.n	8003eda <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e12:	4b4a      	ldr	r3, [pc, #296]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	f003 030c 	and.w	r3, r3, #12
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d00b      	beq.n	8003e36 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e1e:	4b47      	ldr	r3, [pc, #284]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e26:	2b08      	cmp	r3, #8
 8003e28:	d11c      	bne.n	8003e64 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e2a:	4b44      	ldr	r3, [pc, #272]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d116      	bne.n	8003e64 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e36:	4b41      	ldr	r3, [pc, #260]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 0302 	and.w	r3, r3, #2
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d005      	beq.n	8003e4e <HAL_RCC_OscConfig+0x152>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	68db      	ldr	r3, [r3, #12]
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d001      	beq.n	8003e4e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e1c7      	b.n	80041de <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e4e:	4b3b      	ldr	r3, [pc, #236]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	691b      	ldr	r3, [r3, #16]
 8003e5a:	00db      	lsls	r3, r3, #3
 8003e5c:	4937      	ldr	r1, [pc, #220]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e62:	e03a      	b.n	8003eda <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d020      	beq.n	8003eae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e6c:	4b34      	ldr	r3, [pc, #208]	@ (8003f40 <HAL_RCC_OscConfig+0x244>)
 8003e6e:	2201      	movs	r2, #1
 8003e70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e72:	f7fe fa7d 	bl	8002370 <HAL_GetTick>
 8003e76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e78:	e008      	b.n	8003e8c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e7a:	f7fe fa79 	bl	8002370 <HAL_GetTick>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d901      	bls.n	8003e8c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003e88:	2303      	movs	r3, #3
 8003e8a:	e1a8      	b.n	80041de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e8c:	4b2b      	ldr	r3, [pc, #172]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 0302 	and.w	r3, r3, #2
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d0f0      	beq.n	8003e7a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e98:	4b28      	ldr	r3, [pc, #160]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	691b      	ldr	r3, [r3, #16]
 8003ea4:	00db      	lsls	r3, r3, #3
 8003ea6:	4925      	ldr	r1, [pc, #148]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	600b      	str	r3, [r1, #0]
 8003eac:	e015      	b.n	8003eda <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003eae:	4b24      	ldr	r3, [pc, #144]	@ (8003f40 <HAL_RCC_OscConfig+0x244>)
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eb4:	f7fe fa5c 	bl	8002370 <HAL_GetTick>
 8003eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eba:	e008      	b.n	8003ece <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ebc:	f7fe fa58 	bl	8002370 <HAL_GetTick>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	2b02      	cmp	r3, #2
 8003ec8:	d901      	bls.n	8003ece <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e187      	b.n	80041de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ece:	4b1b      	ldr	r3, [pc, #108]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0302 	and.w	r3, r3, #2
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d1f0      	bne.n	8003ebc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0308 	and.w	r3, r3, #8
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d036      	beq.n	8003f54 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	695b      	ldr	r3, [r3, #20]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d016      	beq.n	8003f1c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003eee:	4b15      	ldr	r3, [pc, #84]	@ (8003f44 <HAL_RCC_OscConfig+0x248>)
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ef4:	f7fe fa3c 	bl	8002370 <HAL_GetTick>
 8003ef8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003efa:	e008      	b.n	8003f0e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003efc:	f7fe fa38 	bl	8002370 <HAL_GetTick>
 8003f00:	4602      	mov	r2, r0
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	1ad3      	subs	r3, r2, r3
 8003f06:	2b02      	cmp	r3, #2
 8003f08:	d901      	bls.n	8003f0e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003f0a:	2303      	movs	r3, #3
 8003f0c:	e167      	b.n	80041de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f0e:	4b0b      	ldr	r3, [pc, #44]	@ (8003f3c <HAL_RCC_OscConfig+0x240>)
 8003f10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f12:	f003 0302 	and.w	r3, r3, #2
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d0f0      	beq.n	8003efc <HAL_RCC_OscConfig+0x200>
 8003f1a:	e01b      	b.n	8003f54 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f1c:	4b09      	ldr	r3, [pc, #36]	@ (8003f44 <HAL_RCC_OscConfig+0x248>)
 8003f1e:	2200      	movs	r2, #0
 8003f20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f22:	f7fe fa25 	bl	8002370 <HAL_GetTick>
 8003f26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f28:	e00e      	b.n	8003f48 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f2a:	f7fe fa21 	bl	8002370 <HAL_GetTick>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	2b02      	cmp	r3, #2
 8003f36:	d907      	bls.n	8003f48 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f38:	2303      	movs	r3, #3
 8003f3a:	e150      	b.n	80041de <HAL_RCC_OscConfig+0x4e2>
 8003f3c:	40023800 	.word	0x40023800
 8003f40:	42470000 	.word	0x42470000
 8003f44:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f48:	4b88      	ldr	r3, [pc, #544]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 8003f4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f4c:	f003 0302 	and.w	r3, r3, #2
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d1ea      	bne.n	8003f2a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0304 	and.w	r3, r3, #4
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	f000 8097 	beq.w	8004090 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f62:	2300      	movs	r3, #0
 8003f64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f66:	4b81      	ldr	r3, [pc, #516]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 8003f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d10f      	bne.n	8003f92 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f72:	2300      	movs	r3, #0
 8003f74:	60bb      	str	r3, [r7, #8]
 8003f76:	4b7d      	ldr	r3, [pc, #500]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 8003f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f7a:	4a7c      	ldr	r2, [pc, #496]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 8003f7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f80:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f82:	4b7a      	ldr	r3, [pc, #488]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 8003f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f8a:	60bb      	str	r3, [r7, #8]
 8003f8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f92:	4b77      	ldr	r3, [pc, #476]	@ (8004170 <HAL_RCC_OscConfig+0x474>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d118      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f9e:	4b74      	ldr	r3, [pc, #464]	@ (8004170 <HAL_RCC_OscConfig+0x474>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a73      	ldr	r2, [pc, #460]	@ (8004170 <HAL_RCC_OscConfig+0x474>)
 8003fa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fa8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003faa:	f7fe f9e1 	bl	8002370 <HAL_GetTick>
 8003fae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fb0:	e008      	b.n	8003fc4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fb2:	f7fe f9dd 	bl	8002370 <HAL_GetTick>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	1ad3      	subs	r3, r2, r3
 8003fbc:	2b02      	cmp	r3, #2
 8003fbe:	d901      	bls.n	8003fc4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003fc0:	2303      	movs	r3, #3
 8003fc2:	e10c      	b.n	80041de <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fc4:	4b6a      	ldr	r3, [pc, #424]	@ (8004170 <HAL_RCC_OscConfig+0x474>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d0f0      	beq.n	8003fb2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d106      	bne.n	8003fe6 <HAL_RCC_OscConfig+0x2ea>
 8003fd8:	4b64      	ldr	r3, [pc, #400]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 8003fda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fdc:	4a63      	ldr	r2, [pc, #396]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 8003fde:	f043 0301 	orr.w	r3, r3, #1
 8003fe2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fe4:	e01c      	b.n	8004020 <HAL_RCC_OscConfig+0x324>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	2b05      	cmp	r3, #5
 8003fec:	d10c      	bne.n	8004008 <HAL_RCC_OscConfig+0x30c>
 8003fee:	4b5f      	ldr	r3, [pc, #380]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 8003ff0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ff2:	4a5e      	ldr	r2, [pc, #376]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 8003ff4:	f043 0304 	orr.w	r3, r3, #4
 8003ff8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ffa:	4b5c      	ldr	r3, [pc, #368]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 8003ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ffe:	4a5b      	ldr	r2, [pc, #364]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 8004000:	f043 0301 	orr.w	r3, r3, #1
 8004004:	6713      	str	r3, [r2, #112]	@ 0x70
 8004006:	e00b      	b.n	8004020 <HAL_RCC_OscConfig+0x324>
 8004008:	4b58      	ldr	r3, [pc, #352]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 800400a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800400c:	4a57      	ldr	r2, [pc, #348]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 800400e:	f023 0301 	bic.w	r3, r3, #1
 8004012:	6713      	str	r3, [r2, #112]	@ 0x70
 8004014:	4b55      	ldr	r3, [pc, #340]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 8004016:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004018:	4a54      	ldr	r2, [pc, #336]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 800401a:	f023 0304 	bic.w	r3, r3, #4
 800401e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d015      	beq.n	8004054 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004028:	f7fe f9a2 	bl	8002370 <HAL_GetTick>
 800402c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800402e:	e00a      	b.n	8004046 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004030:	f7fe f99e 	bl	8002370 <HAL_GetTick>
 8004034:	4602      	mov	r2, r0
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800403e:	4293      	cmp	r3, r2
 8004040:	d901      	bls.n	8004046 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e0cb      	b.n	80041de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004046:	4b49      	ldr	r3, [pc, #292]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 8004048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800404a:	f003 0302 	and.w	r3, r3, #2
 800404e:	2b00      	cmp	r3, #0
 8004050:	d0ee      	beq.n	8004030 <HAL_RCC_OscConfig+0x334>
 8004052:	e014      	b.n	800407e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004054:	f7fe f98c 	bl	8002370 <HAL_GetTick>
 8004058:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800405a:	e00a      	b.n	8004072 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800405c:	f7fe f988 	bl	8002370 <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	f241 3288 	movw	r2, #5000	@ 0x1388
 800406a:	4293      	cmp	r3, r2
 800406c:	d901      	bls.n	8004072 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e0b5      	b.n	80041de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004072:	4b3e      	ldr	r3, [pc, #248]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 8004074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004076:	f003 0302 	and.w	r3, r3, #2
 800407a:	2b00      	cmp	r3, #0
 800407c:	d1ee      	bne.n	800405c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800407e:	7dfb      	ldrb	r3, [r7, #23]
 8004080:	2b01      	cmp	r3, #1
 8004082:	d105      	bne.n	8004090 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004084:	4b39      	ldr	r3, [pc, #228]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 8004086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004088:	4a38      	ldr	r2, [pc, #224]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 800408a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800408e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	699b      	ldr	r3, [r3, #24]
 8004094:	2b00      	cmp	r3, #0
 8004096:	f000 80a1 	beq.w	80041dc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800409a:	4b34      	ldr	r3, [pc, #208]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	f003 030c 	and.w	r3, r3, #12
 80040a2:	2b08      	cmp	r3, #8
 80040a4:	d05c      	beq.n	8004160 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	699b      	ldr	r3, [r3, #24]
 80040aa:	2b02      	cmp	r3, #2
 80040ac:	d141      	bne.n	8004132 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040ae:	4b31      	ldr	r3, [pc, #196]	@ (8004174 <HAL_RCC_OscConfig+0x478>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040b4:	f7fe f95c 	bl	8002370 <HAL_GetTick>
 80040b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040ba:	e008      	b.n	80040ce <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040bc:	f7fe f958 	bl	8002370 <HAL_GetTick>
 80040c0:	4602      	mov	r2, r0
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	2b02      	cmp	r3, #2
 80040c8:	d901      	bls.n	80040ce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e087      	b.n	80041de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040ce:	4b27      	ldr	r3, [pc, #156]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d1f0      	bne.n	80040bc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	69da      	ldr	r2, [r3, #28]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6a1b      	ldr	r3, [r3, #32]
 80040e2:	431a      	orrs	r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e8:	019b      	lsls	r3, r3, #6
 80040ea:	431a      	orrs	r2, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040f0:	085b      	lsrs	r3, r3, #1
 80040f2:	3b01      	subs	r3, #1
 80040f4:	041b      	lsls	r3, r3, #16
 80040f6:	431a      	orrs	r2, r3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040fc:	061b      	lsls	r3, r3, #24
 80040fe:	491b      	ldr	r1, [pc, #108]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 8004100:	4313      	orrs	r3, r2
 8004102:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004104:	4b1b      	ldr	r3, [pc, #108]	@ (8004174 <HAL_RCC_OscConfig+0x478>)
 8004106:	2201      	movs	r2, #1
 8004108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800410a:	f7fe f931 	bl	8002370 <HAL_GetTick>
 800410e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004110:	e008      	b.n	8004124 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004112:	f7fe f92d 	bl	8002370 <HAL_GetTick>
 8004116:	4602      	mov	r2, r0
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	1ad3      	subs	r3, r2, r3
 800411c:	2b02      	cmp	r3, #2
 800411e:	d901      	bls.n	8004124 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004120:	2303      	movs	r3, #3
 8004122:	e05c      	b.n	80041de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004124:	4b11      	ldr	r3, [pc, #68]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800412c:	2b00      	cmp	r3, #0
 800412e:	d0f0      	beq.n	8004112 <HAL_RCC_OscConfig+0x416>
 8004130:	e054      	b.n	80041dc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004132:	4b10      	ldr	r3, [pc, #64]	@ (8004174 <HAL_RCC_OscConfig+0x478>)
 8004134:	2200      	movs	r2, #0
 8004136:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004138:	f7fe f91a 	bl	8002370 <HAL_GetTick>
 800413c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800413e:	e008      	b.n	8004152 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004140:	f7fe f916 	bl	8002370 <HAL_GetTick>
 8004144:	4602      	mov	r2, r0
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	1ad3      	subs	r3, r2, r3
 800414a:	2b02      	cmp	r3, #2
 800414c:	d901      	bls.n	8004152 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800414e:	2303      	movs	r3, #3
 8004150:	e045      	b.n	80041de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004152:	4b06      	ldr	r3, [pc, #24]	@ (800416c <HAL_RCC_OscConfig+0x470>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d1f0      	bne.n	8004140 <HAL_RCC_OscConfig+0x444>
 800415e:	e03d      	b.n	80041dc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	699b      	ldr	r3, [r3, #24]
 8004164:	2b01      	cmp	r3, #1
 8004166:	d107      	bne.n	8004178 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	e038      	b.n	80041de <HAL_RCC_OscConfig+0x4e2>
 800416c:	40023800 	.word	0x40023800
 8004170:	40007000 	.word	0x40007000
 8004174:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004178:	4b1b      	ldr	r3, [pc, #108]	@ (80041e8 <HAL_RCC_OscConfig+0x4ec>)
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	699b      	ldr	r3, [r3, #24]
 8004182:	2b01      	cmp	r3, #1
 8004184:	d028      	beq.n	80041d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004190:	429a      	cmp	r2, r3
 8004192:	d121      	bne.n	80041d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800419e:	429a      	cmp	r2, r3
 80041a0:	d11a      	bne.n	80041d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041a2:	68fa      	ldr	r2, [r7, #12]
 80041a4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80041a8:	4013      	ands	r3, r2
 80041aa:	687a      	ldr	r2, [r7, #4]
 80041ac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80041ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d111      	bne.n	80041d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041be:	085b      	lsrs	r3, r3, #1
 80041c0:	3b01      	subs	r3, #1
 80041c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d107      	bne.n	80041d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d001      	beq.n	80041dc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e000      	b.n	80041de <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80041dc:	2300      	movs	r3, #0
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3718      	adds	r7, #24
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	40023800 	.word	0x40023800

080041ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b084      	sub	sp, #16
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
 80041f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d101      	bne.n	8004200 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	e0cc      	b.n	800439a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004200:	4b68      	ldr	r3, [pc, #416]	@ (80043a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 030f 	and.w	r3, r3, #15
 8004208:	683a      	ldr	r2, [r7, #0]
 800420a:	429a      	cmp	r2, r3
 800420c:	d90c      	bls.n	8004228 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800420e:	4b65      	ldr	r3, [pc, #404]	@ (80043a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004210:	683a      	ldr	r2, [r7, #0]
 8004212:	b2d2      	uxtb	r2, r2
 8004214:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004216:	4b63      	ldr	r3, [pc, #396]	@ (80043a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f003 030f 	and.w	r3, r3, #15
 800421e:	683a      	ldr	r2, [r7, #0]
 8004220:	429a      	cmp	r2, r3
 8004222:	d001      	beq.n	8004228 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	e0b8      	b.n	800439a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 0302 	and.w	r3, r3, #2
 8004230:	2b00      	cmp	r3, #0
 8004232:	d020      	beq.n	8004276 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0304 	and.w	r3, r3, #4
 800423c:	2b00      	cmp	r3, #0
 800423e:	d005      	beq.n	800424c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004240:	4b59      	ldr	r3, [pc, #356]	@ (80043a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	4a58      	ldr	r2, [pc, #352]	@ (80043a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004246:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800424a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 0308 	and.w	r3, r3, #8
 8004254:	2b00      	cmp	r3, #0
 8004256:	d005      	beq.n	8004264 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004258:	4b53      	ldr	r3, [pc, #332]	@ (80043a8 <HAL_RCC_ClockConfig+0x1bc>)
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	4a52      	ldr	r2, [pc, #328]	@ (80043a8 <HAL_RCC_ClockConfig+0x1bc>)
 800425e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004262:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004264:	4b50      	ldr	r3, [pc, #320]	@ (80043a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004266:	689b      	ldr	r3, [r3, #8]
 8004268:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	494d      	ldr	r1, [pc, #308]	@ (80043a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004272:	4313      	orrs	r3, r2
 8004274:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 0301 	and.w	r3, r3, #1
 800427e:	2b00      	cmp	r3, #0
 8004280:	d044      	beq.n	800430c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	2b01      	cmp	r3, #1
 8004288:	d107      	bne.n	800429a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800428a:	4b47      	ldr	r3, [pc, #284]	@ (80043a8 <HAL_RCC_ClockConfig+0x1bc>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004292:	2b00      	cmp	r3, #0
 8004294:	d119      	bne.n	80042ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e07f      	b.n	800439a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	2b02      	cmp	r3, #2
 80042a0:	d003      	beq.n	80042aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80042a6:	2b03      	cmp	r3, #3
 80042a8:	d107      	bne.n	80042ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042aa:	4b3f      	ldr	r3, [pc, #252]	@ (80043a8 <HAL_RCC_ClockConfig+0x1bc>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d109      	bne.n	80042ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e06f      	b.n	800439a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042ba:	4b3b      	ldr	r3, [pc, #236]	@ (80043a8 <HAL_RCC_ClockConfig+0x1bc>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f003 0302 	and.w	r3, r3, #2
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d101      	bne.n	80042ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e067      	b.n	800439a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042ca:	4b37      	ldr	r3, [pc, #220]	@ (80043a8 <HAL_RCC_ClockConfig+0x1bc>)
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	f023 0203 	bic.w	r2, r3, #3
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	4934      	ldr	r1, [pc, #208]	@ (80043a8 <HAL_RCC_ClockConfig+0x1bc>)
 80042d8:	4313      	orrs	r3, r2
 80042da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042dc:	f7fe f848 	bl	8002370 <HAL_GetTick>
 80042e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042e2:	e00a      	b.n	80042fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042e4:	f7fe f844 	bl	8002370 <HAL_GetTick>
 80042e8:	4602      	mov	r2, r0
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d901      	bls.n	80042fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e04f      	b.n	800439a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042fa:	4b2b      	ldr	r3, [pc, #172]	@ (80043a8 <HAL_RCC_ClockConfig+0x1bc>)
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	f003 020c 	and.w	r2, r3, #12
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	429a      	cmp	r2, r3
 800430a:	d1eb      	bne.n	80042e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800430c:	4b25      	ldr	r3, [pc, #148]	@ (80043a4 <HAL_RCC_ClockConfig+0x1b8>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 030f 	and.w	r3, r3, #15
 8004314:	683a      	ldr	r2, [r7, #0]
 8004316:	429a      	cmp	r2, r3
 8004318:	d20c      	bcs.n	8004334 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800431a:	4b22      	ldr	r3, [pc, #136]	@ (80043a4 <HAL_RCC_ClockConfig+0x1b8>)
 800431c:	683a      	ldr	r2, [r7, #0]
 800431e:	b2d2      	uxtb	r2, r2
 8004320:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004322:	4b20      	ldr	r3, [pc, #128]	@ (80043a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 030f 	and.w	r3, r3, #15
 800432a:	683a      	ldr	r2, [r7, #0]
 800432c:	429a      	cmp	r2, r3
 800432e:	d001      	beq.n	8004334 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e032      	b.n	800439a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 0304 	and.w	r3, r3, #4
 800433c:	2b00      	cmp	r3, #0
 800433e:	d008      	beq.n	8004352 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004340:	4b19      	ldr	r3, [pc, #100]	@ (80043a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	4916      	ldr	r1, [pc, #88]	@ (80043a8 <HAL_RCC_ClockConfig+0x1bc>)
 800434e:	4313      	orrs	r3, r2
 8004350:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 0308 	and.w	r3, r3, #8
 800435a:	2b00      	cmp	r3, #0
 800435c:	d009      	beq.n	8004372 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800435e:	4b12      	ldr	r3, [pc, #72]	@ (80043a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004360:	689b      	ldr	r3, [r3, #8]
 8004362:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	691b      	ldr	r3, [r3, #16]
 800436a:	00db      	lsls	r3, r3, #3
 800436c:	490e      	ldr	r1, [pc, #56]	@ (80043a8 <HAL_RCC_ClockConfig+0x1bc>)
 800436e:	4313      	orrs	r3, r2
 8004370:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004372:	f000 f821 	bl	80043b8 <HAL_RCC_GetSysClockFreq>
 8004376:	4602      	mov	r2, r0
 8004378:	4b0b      	ldr	r3, [pc, #44]	@ (80043a8 <HAL_RCC_ClockConfig+0x1bc>)
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	091b      	lsrs	r3, r3, #4
 800437e:	f003 030f 	and.w	r3, r3, #15
 8004382:	490a      	ldr	r1, [pc, #40]	@ (80043ac <HAL_RCC_ClockConfig+0x1c0>)
 8004384:	5ccb      	ldrb	r3, [r1, r3]
 8004386:	fa22 f303 	lsr.w	r3, r2, r3
 800438a:	4a09      	ldr	r2, [pc, #36]	@ (80043b0 <HAL_RCC_ClockConfig+0x1c4>)
 800438c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800438e:	4b09      	ldr	r3, [pc, #36]	@ (80043b4 <HAL_RCC_ClockConfig+0x1c8>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4618      	mov	r0, r3
 8004394:	f7fd ffa8 	bl	80022e8 <HAL_InitTick>

  return HAL_OK;
 8004398:	2300      	movs	r3, #0
}
 800439a:	4618      	mov	r0, r3
 800439c:	3710      	adds	r7, #16
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	40023c00 	.word	0x40023c00
 80043a8:	40023800 	.word	0x40023800
 80043ac:	08005890 	.word	0x08005890
 80043b0:	20000024 	.word	0x20000024
 80043b4:	20000028 	.word	0x20000028

080043b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043bc:	b094      	sub	sp, #80	@ 0x50
 80043be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80043c0:	2300      	movs	r3, #0
 80043c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80043c4:	2300      	movs	r3, #0
 80043c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043c8:	2300      	movs	r3, #0
 80043ca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80043cc:	2300      	movs	r3, #0
 80043ce:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80043d0:	4b79      	ldr	r3, [pc, #484]	@ (80045b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	f003 030c 	and.w	r3, r3, #12
 80043d8:	2b08      	cmp	r3, #8
 80043da:	d00d      	beq.n	80043f8 <HAL_RCC_GetSysClockFreq+0x40>
 80043dc:	2b08      	cmp	r3, #8
 80043de:	f200 80e1 	bhi.w	80045a4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d002      	beq.n	80043ec <HAL_RCC_GetSysClockFreq+0x34>
 80043e6:	2b04      	cmp	r3, #4
 80043e8:	d003      	beq.n	80043f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80043ea:	e0db      	b.n	80045a4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80043ec:	4b73      	ldr	r3, [pc, #460]	@ (80045bc <HAL_RCC_GetSysClockFreq+0x204>)
 80043ee:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80043f0:	e0db      	b.n	80045aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80043f2:	4b73      	ldr	r3, [pc, #460]	@ (80045c0 <HAL_RCC_GetSysClockFreq+0x208>)
 80043f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043f6:	e0d8      	b.n	80045aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80043f8:	4b6f      	ldr	r3, [pc, #444]	@ (80045b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004400:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004402:	4b6d      	ldr	r3, [pc, #436]	@ (80045b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800440a:	2b00      	cmp	r3, #0
 800440c:	d063      	beq.n	80044d6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800440e:	4b6a      	ldr	r3, [pc, #424]	@ (80045b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	099b      	lsrs	r3, r3, #6
 8004414:	2200      	movs	r2, #0
 8004416:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004418:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800441a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800441c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004420:	633b      	str	r3, [r7, #48]	@ 0x30
 8004422:	2300      	movs	r3, #0
 8004424:	637b      	str	r3, [r7, #52]	@ 0x34
 8004426:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800442a:	4622      	mov	r2, r4
 800442c:	462b      	mov	r3, r5
 800442e:	f04f 0000 	mov.w	r0, #0
 8004432:	f04f 0100 	mov.w	r1, #0
 8004436:	0159      	lsls	r1, r3, #5
 8004438:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800443c:	0150      	lsls	r0, r2, #5
 800443e:	4602      	mov	r2, r0
 8004440:	460b      	mov	r3, r1
 8004442:	4621      	mov	r1, r4
 8004444:	1a51      	subs	r1, r2, r1
 8004446:	6139      	str	r1, [r7, #16]
 8004448:	4629      	mov	r1, r5
 800444a:	eb63 0301 	sbc.w	r3, r3, r1
 800444e:	617b      	str	r3, [r7, #20]
 8004450:	f04f 0200 	mov.w	r2, #0
 8004454:	f04f 0300 	mov.w	r3, #0
 8004458:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800445c:	4659      	mov	r1, fp
 800445e:	018b      	lsls	r3, r1, #6
 8004460:	4651      	mov	r1, sl
 8004462:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004466:	4651      	mov	r1, sl
 8004468:	018a      	lsls	r2, r1, #6
 800446a:	4651      	mov	r1, sl
 800446c:	ebb2 0801 	subs.w	r8, r2, r1
 8004470:	4659      	mov	r1, fp
 8004472:	eb63 0901 	sbc.w	r9, r3, r1
 8004476:	f04f 0200 	mov.w	r2, #0
 800447a:	f04f 0300 	mov.w	r3, #0
 800447e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004482:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004486:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800448a:	4690      	mov	r8, r2
 800448c:	4699      	mov	r9, r3
 800448e:	4623      	mov	r3, r4
 8004490:	eb18 0303 	adds.w	r3, r8, r3
 8004494:	60bb      	str	r3, [r7, #8]
 8004496:	462b      	mov	r3, r5
 8004498:	eb49 0303 	adc.w	r3, r9, r3
 800449c:	60fb      	str	r3, [r7, #12]
 800449e:	f04f 0200 	mov.w	r2, #0
 80044a2:	f04f 0300 	mov.w	r3, #0
 80044a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80044aa:	4629      	mov	r1, r5
 80044ac:	024b      	lsls	r3, r1, #9
 80044ae:	4621      	mov	r1, r4
 80044b0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80044b4:	4621      	mov	r1, r4
 80044b6:	024a      	lsls	r2, r1, #9
 80044b8:	4610      	mov	r0, r2
 80044ba:	4619      	mov	r1, r3
 80044bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044be:	2200      	movs	r2, #0
 80044c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80044c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80044c8:	f7fb fe90 	bl	80001ec <__aeabi_uldivmod>
 80044cc:	4602      	mov	r2, r0
 80044ce:	460b      	mov	r3, r1
 80044d0:	4613      	mov	r3, r2
 80044d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044d4:	e058      	b.n	8004588 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044d6:	4b38      	ldr	r3, [pc, #224]	@ (80045b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	099b      	lsrs	r3, r3, #6
 80044dc:	2200      	movs	r2, #0
 80044de:	4618      	mov	r0, r3
 80044e0:	4611      	mov	r1, r2
 80044e2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80044e6:	623b      	str	r3, [r7, #32]
 80044e8:	2300      	movs	r3, #0
 80044ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80044ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80044f0:	4642      	mov	r2, r8
 80044f2:	464b      	mov	r3, r9
 80044f4:	f04f 0000 	mov.w	r0, #0
 80044f8:	f04f 0100 	mov.w	r1, #0
 80044fc:	0159      	lsls	r1, r3, #5
 80044fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004502:	0150      	lsls	r0, r2, #5
 8004504:	4602      	mov	r2, r0
 8004506:	460b      	mov	r3, r1
 8004508:	4641      	mov	r1, r8
 800450a:	ebb2 0a01 	subs.w	sl, r2, r1
 800450e:	4649      	mov	r1, r9
 8004510:	eb63 0b01 	sbc.w	fp, r3, r1
 8004514:	f04f 0200 	mov.w	r2, #0
 8004518:	f04f 0300 	mov.w	r3, #0
 800451c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004520:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004524:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004528:	ebb2 040a 	subs.w	r4, r2, sl
 800452c:	eb63 050b 	sbc.w	r5, r3, fp
 8004530:	f04f 0200 	mov.w	r2, #0
 8004534:	f04f 0300 	mov.w	r3, #0
 8004538:	00eb      	lsls	r3, r5, #3
 800453a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800453e:	00e2      	lsls	r2, r4, #3
 8004540:	4614      	mov	r4, r2
 8004542:	461d      	mov	r5, r3
 8004544:	4643      	mov	r3, r8
 8004546:	18e3      	adds	r3, r4, r3
 8004548:	603b      	str	r3, [r7, #0]
 800454a:	464b      	mov	r3, r9
 800454c:	eb45 0303 	adc.w	r3, r5, r3
 8004550:	607b      	str	r3, [r7, #4]
 8004552:	f04f 0200 	mov.w	r2, #0
 8004556:	f04f 0300 	mov.w	r3, #0
 800455a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800455e:	4629      	mov	r1, r5
 8004560:	028b      	lsls	r3, r1, #10
 8004562:	4621      	mov	r1, r4
 8004564:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004568:	4621      	mov	r1, r4
 800456a:	028a      	lsls	r2, r1, #10
 800456c:	4610      	mov	r0, r2
 800456e:	4619      	mov	r1, r3
 8004570:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004572:	2200      	movs	r2, #0
 8004574:	61bb      	str	r3, [r7, #24]
 8004576:	61fa      	str	r2, [r7, #28]
 8004578:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800457c:	f7fb fe36 	bl	80001ec <__aeabi_uldivmod>
 8004580:	4602      	mov	r2, r0
 8004582:	460b      	mov	r3, r1
 8004584:	4613      	mov	r3, r2
 8004586:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004588:	4b0b      	ldr	r3, [pc, #44]	@ (80045b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	0c1b      	lsrs	r3, r3, #16
 800458e:	f003 0303 	and.w	r3, r3, #3
 8004592:	3301      	adds	r3, #1
 8004594:	005b      	lsls	r3, r3, #1
 8004596:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8004598:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800459a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800459c:	fbb2 f3f3 	udiv	r3, r2, r3
 80045a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80045a2:	e002      	b.n	80045aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80045a4:	4b05      	ldr	r3, [pc, #20]	@ (80045bc <HAL_RCC_GetSysClockFreq+0x204>)
 80045a6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80045a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80045aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3750      	adds	r7, #80	@ 0x50
 80045b0:	46bd      	mov	sp, r7
 80045b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045b6:	bf00      	nop
 80045b8:	40023800 	.word	0x40023800
 80045bc:	00f42400 	.word	0x00f42400
 80045c0:	007a1200 	.word	0x007a1200

080045c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045c4:	b480      	push	{r7}
 80045c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045c8:	4b03      	ldr	r3, [pc, #12]	@ (80045d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80045ca:	681b      	ldr	r3, [r3, #0]
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr
 80045d6:	bf00      	nop
 80045d8:	20000024 	.word	0x20000024

080045dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80045e0:	f7ff fff0 	bl	80045c4 <HAL_RCC_GetHCLKFreq>
 80045e4:	4602      	mov	r2, r0
 80045e6:	4b05      	ldr	r3, [pc, #20]	@ (80045fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	0a9b      	lsrs	r3, r3, #10
 80045ec:	f003 0307 	and.w	r3, r3, #7
 80045f0:	4903      	ldr	r1, [pc, #12]	@ (8004600 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045f2:	5ccb      	ldrb	r3, [r1, r3]
 80045f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	40023800 	.word	0x40023800
 8004600:	080058a0 	.word	0x080058a0

08004604 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004608:	f7ff ffdc 	bl	80045c4 <HAL_RCC_GetHCLKFreq>
 800460c:	4602      	mov	r2, r0
 800460e:	4b05      	ldr	r3, [pc, #20]	@ (8004624 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	0b5b      	lsrs	r3, r3, #13
 8004614:	f003 0307 	and.w	r3, r3, #7
 8004618:	4903      	ldr	r1, [pc, #12]	@ (8004628 <HAL_RCC_GetPCLK2Freq+0x24>)
 800461a:	5ccb      	ldrb	r3, [r1, r3]
 800461c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004620:	4618      	mov	r0, r3
 8004622:	bd80      	pop	{r7, pc}
 8004624:	40023800 	.word	0x40023800
 8004628:	080058a0 	.word	0x080058a0

0800462c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b082      	sub	sp, #8
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d101      	bne.n	800463e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	e041      	b.n	80046c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004644:	b2db      	uxtb	r3, r3
 8004646:	2b00      	cmp	r3, #0
 8004648:	d106      	bne.n	8004658 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f7fc fc90 	bl	8000f78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2202      	movs	r2, #2
 800465c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	3304      	adds	r3, #4
 8004668:	4619      	mov	r1, r3
 800466a:	4610      	mov	r0, r2
 800466c:	f000 f95e 	bl	800492c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3708      	adds	r7, #8
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
	...

080046cc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b085      	sub	sp, #20
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d001      	beq.n	80046e4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	e046      	b.n	8004772 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2202      	movs	r2, #2
 80046e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a23      	ldr	r2, [pc, #140]	@ (8004780 <HAL_TIM_Base_Start+0xb4>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d022      	beq.n	800473c <HAL_TIM_Base_Start+0x70>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046fe:	d01d      	beq.n	800473c <HAL_TIM_Base_Start+0x70>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a1f      	ldr	r2, [pc, #124]	@ (8004784 <HAL_TIM_Base_Start+0xb8>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d018      	beq.n	800473c <HAL_TIM_Base_Start+0x70>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a1e      	ldr	r2, [pc, #120]	@ (8004788 <HAL_TIM_Base_Start+0xbc>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d013      	beq.n	800473c <HAL_TIM_Base_Start+0x70>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a1c      	ldr	r2, [pc, #112]	@ (800478c <HAL_TIM_Base_Start+0xc0>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d00e      	beq.n	800473c <HAL_TIM_Base_Start+0x70>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a1b      	ldr	r2, [pc, #108]	@ (8004790 <HAL_TIM_Base_Start+0xc4>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d009      	beq.n	800473c <HAL_TIM_Base_Start+0x70>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a19      	ldr	r2, [pc, #100]	@ (8004794 <HAL_TIM_Base_Start+0xc8>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d004      	beq.n	800473c <HAL_TIM_Base_Start+0x70>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a18      	ldr	r2, [pc, #96]	@ (8004798 <HAL_TIM_Base_Start+0xcc>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d111      	bne.n	8004760 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	f003 0307 	and.w	r3, r3, #7
 8004746:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2b06      	cmp	r3, #6
 800474c:	d010      	beq.n	8004770 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f042 0201 	orr.w	r2, r2, #1
 800475c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800475e:	e007      	b.n	8004770 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f042 0201 	orr.w	r2, r2, #1
 800476e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004770:	2300      	movs	r3, #0
}
 8004772:	4618      	mov	r0, r3
 8004774:	3714      	adds	r7, #20
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	40010000 	.word	0x40010000
 8004784:	40000400 	.word	0x40000400
 8004788:	40000800 	.word	0x40000800
 800478c:	40000c00 	.word	0x40000c00
 8004790:	40010400 	.word	0x40010400
 8004794:	40014000 	.word	0x40014000
 8004798:	40001800 	.word	0x40001800

0800479c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047a6:	2300      	movs	r3, #0
 80047a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d101      	bne.n	80047b8 <HAL_TIM_ConfigClockSource+0x1c>
 80047b4:	2302      	movs	r3, #2
 80047b6:	e0b4      	b.n	8004922 <HAL_TIM_ConfigClockSource+0x186>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2202      	movs	r2, #2
 80047c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80047d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80047de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	68ba      	ldr	r2, [r7, #8]
 80047e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047f0:	d03e      	beq.n	8004870 <HAL_TIM_ConfigClockSource+0xd4>
 80047f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047f6:	f200 8087 	bhi.w	8004908 <HAL_TIM_ConfigClockSource+0x16c>
 80047fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047fe:	f000 8086 	beq.w	800490e <HAL_TIM_ConfigClockSource+0x172>
 8004802:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004806:	d87f      	bhi.n	8004908 <HAL_TIM_ConfigClockSource+0x16c>
 8004808:	2b70      	cmp	r3, #112	@ 0x70
 800480a:	d01a      	beq.n	8004842 <HAL_TIM_ConfigClockSource+0xa6>
 800480c:	2b70      	cmp	r3, #112	@ 0x70
 800480e:	d87b      	bhi.n	8004908 <HAL_TIM_ConfigClockSource+0x16c>
 8004810:	2b60      	cmp	r3, #96	@ 0x60
 8004812:	d050      	beq.n	80048b6 <HAL_TIM_ConfigClockSource+0x11a>
 8004814:	2b60      	cmp	r3, #96	@ 0x60
 8004816:	d877      	bhi.n	8004908 <HAL_TIM_ConfigClockSource+0x16c>
 8004818:	2b50      	cmp	r3, #80	@ 0x50
 800481a:	d03c      	beq.n	8004896 <HAL_TIM_ConfigClockSource+0xfa>
 800481c:	2b50      	cmp	r3, #80	@ 0x50
 800481e:	d873      	bhi.n	8004908 <HAL_TIM_ConfigClockSource+0x16c>
 8004820:	2b40      	cmp	r3, #64	@ 0x40
 8004822:	d058      	beq.n	80048d6 <HAL_TIM_ConfigClockSource+0x13a>
 8004824:	2b40      	cmp	r3, #64	@ 0x40
 8004826:	d86f      	bhi.n	8004908 <HAL_TIM_ConfigClockSource+0x16c>
 8004828:	2b30      	cmp	r3, #48	@ 0x30
 800482a:	d064      	beq.n	80048f6 <HAL_TIM_ConfigClockSource+0x15a>
 800482c:	2b30      	cmp	r3, #48	@ 0x30
 800482e:	d86b      	bhi.n	8004908 <HAL_TIM_ConfigClockSource+0x16c>
 8004830:	2b20      	cmp	r3, #32
 8004832:	d060      	beq.n	80048f6 <HAL_TIM_ConfigClockSource+0x15a>
 8004834:	2b20      	cmp	r3, #32
 8004836:	d867      	bhi.n	8004908 <HAL_TIM_ConfigClockSource+0x16c>
 8004838:	2b00      	cmp	r3, #0
 800483a:	d05c      	beq.n	80048f6 <HAL_TIM_ConfigClockSource+0x15a>
 800483c:	2b10      	cmp	r3, #16
 800483e:	d05a      	beq.n	80048f6 <HAL_TIM_ConfigClockSource+0x15a>
 8004840:	e062      	b.n	8004908 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6818      	ldr	r0, [r3, #0]
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	6899      	ldr	r1, [r3, #8]
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	685a      	ldr	r2, [r3, #4]
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	68db      	ldr	r3, [r3, #12]
 8004852:	f000 f985 	bl	8004b60 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004864:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	68ba      	ldr	r2, [r7, #8]
 800486c:	609a      	str	r2, [r3, #8]
      break;
 800486e:	e04f      	b.n	8004910 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6818      	ldr	r0, [r3, #0]
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	6899      	ldr	r1, [r3, #8]
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	685a      	ldr	r2, [r3, #4]
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	f000 f96e 	bl	8004b60 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	689a      	ldr	r2, [r3, #8]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004892:	609a      	str	r2, [r3, #8]
      break;
 8004894:	e03c      	b.n	8004910 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6818      	ldr	r0, [r3, #0]
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	6859      	ldr	r1, [r3, #4]
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	68db      	ldr	r3, [r3, #12]
 80048a2:	461a      	mov	r2, r3
 80048a4:	f000 f8e2 	bl	8004a6c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2150      	movs	r1, #80	@ 0x50
 80048ae:	4618      	mov	r0, r3
 80048b0:	f000 f93b 	bl	8004b2a <TIM_ITRx_SetConfig>
      break;
 80048b4:	e02c      	b.n	8004910 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6818      	ldr	r0, [r3, #0]
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	6859      	ldr	r1, [r3, #4]
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	68db      	ldr	r3, [r3, #12]
 80048c2:	461a      	mov	r2, r3
 80048c4:	f000 f901 	bl	8004aca <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2160      	movs	r1, #96	@ 0x60
 80048ce:	4618      	mov	r0, r3
 80048d0:	f000 f92b 	bl	8004b2a <TIM_ITRx_SetConfig>
      break;
 80048d4:	e01c      	b.n	8004910 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6818      	ldr	r0, [r3, #0]
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	6859      	ldr	r1, [r3, #4]
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	68db      	ldr	r3, [r3, #12]
 80048e2:	461a      	mov	r2, r3
 80048e4:	f000 f8c2 	bl	8004a6c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2140      	movs	r1, #64	@ 0x40
 80048ee:	4618      	mov	r0, r3
 80048f0:	f000 f91b 	bl	8004b2a <TIM_ITRx_SetConfig>
      break;
 80048f4:	e00c      	b.n	8004910 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4619      	mov	r1, r3
 8004900:	4610      	mov	r0, r2
 8004902:	f000 f912 	bl	8004b2a <TIM_ITRx_SetConfig>
      break;
 8004906:	e003      	b.n	8004910 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	73fb      	strb	r3, [r7, #15]
      break;
 800490c:	e000      	b.n	8004910 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800490e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004920:	7bfb      	ldrb	r3, [r7, #15]
}
 8004922:	4618      	mov	r0, r3
 8004924:	3710      	adds	r7, #16
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}
	...

0800492c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800492c:	b480      	push	{r7}
 800492e:	b085      	sub	sp, #20
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
 8004934:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	4a40      	ldr	r2, [pc, #256]	@ (8004a40 <TIM_Base_SetConfig+0x114>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d013      	beq.n	800496c <TIM_Base_SetConfig+0x40>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800494a:	d00f      	beq.n	800496c <TIM_Base_SetConfig+0x40>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	4a3d      	ldr	r2, [pc, #244]	@ (8004a44 <TIM_Base_SetConfig+0x118>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d00b      	beq.n	800496c <TIM_Base_SetConfig+0x40>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	4a3c      	ldr	r2, [pc, #240]	@ (8004a48 <TIM_Base_SetConfig+0x11c>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d007      	beq.n	800496c <TIM_Base_SetConfig+0x40>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	4a3b      	ldr	r2, [pc, #236]	@ (8004a4c <TIM_Base_SetConfig+0x120>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d003      	beq.n	800496c <TIM_Base_SetConfig+0x40>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	4a3a      	ldr	r2, [pc, #232]	@ (8004a50 <TIM_Base_SetConfig+0x124>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d108      	bne.n	800497e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004972:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	68fa      	ldr	r2, [r7, #12]
 800497a:	4313      	orrs	r3, r2
 800497c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a2f      	ldr	r2, [pc, #188]	@ (8004a40 <TIM_Base_SetConfig+0x114>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d02b      	beq.n	80049de <TIM_Base_SetConfig+0xb2>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800498c:	d027      	beq.n	80049de <TIM_Base_SetConfig+0xb2>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a2c      	ldr	r2, [pc, #176]	@ (8004a44 <TIM_Base_SetConfig+0x118>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d023      	beq.n	80049de <TIM_Base_SetConfig+0xb2>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a2b      	ldr	r2, [pc, #172]	@ (8004a48 <TIM_Base_SetConfig+0x11c>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d01f      	beq.n	80049de <TIM_Base_SetConfig+0xb2>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a2a      	ldr	r2, [pc, #168]	@ (8004a4c <TIM_Base_SetConfig+0x120>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d01b      	beq.n	80049de <TIM_Base_SetConfig+0xb2>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	4a29      	ldr	r2, [pc, #164]	@ (8004a50 <TIM_Base_SetConfig+0x124>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d017      	beq.n	80049de <TIM_Base_SetConfig+0xb2>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a28      	ldr	r2, [pc, #160]	@ (8004a54 <TIM_Base_SetConfig+0x128>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d013      	beq.n	80049de <TIM_Base_SetConfig+0xb2>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a27      	ldr	r2, [pc, #156]	@ (8004a58 <TIM_Base_SetConfig+0x12c>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d00f      	beq.n	80049de <TIM_Base_SetConfig+0xb2>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a26      	ldr	r2, [pc, #152]	@ (8004a5c <TIM_Base_SetConfig+0x130>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d00b      	beq.n	80049de <TIM_Base_SetConfig+0xb2>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a25      	ldr	r2, [pc, #148]	@ (8004a60 <TIM_Base_SetConfig+0x134>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d007      	beq.n	80049de <TIM_Base_SetConfig+0xb2>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a24      	ldr	r2, [pc, #144]	@ (8004a64 <TIM_Base_SetConfig+0x138>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d003      	beq.n	80049de <TIM_Base_SetConfig+0xb2>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4a23      	ldr	r2, [pc, #140]	@ (8004a68 <TIM_Base_SetConfig+0x13c>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d108      	bne.n	80049f0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	68fa      	ldr	r2, [r7, #12]
 80049ec:	4313      	orrs	r3, r2
 80049ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	695b      	ldr	r3, [r3, #20]
 80049fa:	4313      	orrs	r3, r2
 80049fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	68fa      	ldr	r2, [r7, #12]
 8004a02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	689a      	ldr	r2, [r3, #8]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	4a0a      	ldr	r2, [pc, #40]	@ (8004a40 <TIM_Base_SetConfig+0x114>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d003      	beq.n	8004a24 <TIM_Base_SetConfig+0xf8>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	4a0c      	ldr	r2, [pc, #48]	@ (8004a50 <TIM_Base_SetConfig+0x124>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d103      	bne.n	8004a2c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	691a      	ldr	r2, [r3, #16]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	615a      	str	r2, [r3, #20]
}
 8004a32:	bf00      	nop
 8004a34:	3714      	adds	r7, #20
 8004a36:	46bd      	mov	sp, r7
 8004a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3c:	4770      	bx	lr
 8004a3e:	bf00      	nop
 8004a40:	40010000 	.word	0x40010000
 8004a44:	40000400 	.word	0x40000400
 8004a48:	40000800 	.word	0x40000800
 8004a4c:	40000c00 	.word	0x40000c00
 8004a50:	40010400 	.word	0x40010400
 8004a54:	40014000 	.word	0x40014000
 8004a58:	40014400 	.word	0x40014400
 8004a5c:	40014800 	.word	0x40014800
 8004a60:	40001800 	.word	0x40001800
 8004a64:	40001c00 	.word	0x40001c00
 8004a68:	40002000 	.word	0x40002000

08004a6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b087      	sub	sp, #28
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	60f8      	str	r0, [r7, #12]
 8004a74:	60b9      	str	r1, [r7, #8]
 8004a76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6a1b      	ldr	r3, [r3, #32]
 8004a7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	6a1b      	ldr	r3, [r3, #32]
 8004a82:	f023 0201 	bic.w	r2, r3, #1
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	011b      	lsls	r3, r3, #4
 8004a9c:	693a      	ldr	r2, [r7, #16]
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	f023 030a 	bic.w	r3, r3, #10
 8004aa8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004aaa:	697a      	ldr	r2, [r7, #20]
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	693a      	ldr	r2, [r7, #16]
 8004ab6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	697a      	ldr	r2, [r7, #20]
 8004abc:	621a      	str	r2, [r3, #32]
}
 8004abe:	bf00      	nop
 8004ac0:	371c      	adds	r7, #28
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr

08004aca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004aca:	b480      	push	{r7}
 8004acc:	b087      	sub	sp, #28
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	60f8      	str	r0, [r7, #12]
 8004ad2:	60b9      	str	r1, [r7, #8]
 8004ad4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	6a1b      	ldr	r3, [r3, #32]
 8004ada:	f023 0210 	bic.w	r2, r3, #16
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	699b      	ldr	r3, [r3, #24]
 8004ae6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6a1b      	ldr	r3, [r3, #32]
 8004aec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004af4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	031b      	lsls	r3, r3, #12
 8004afa:	697a      	ldr	r2, [r7, #20]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b06:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	011b      	lsls	r3, r3, #4
 8004b0c:	693a      	ldr	r2, [r7, #16]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	697a      	ldr	r2, [r7, #20]
 8004b16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	693a      	ldr	r2, [r7, #16]
 8004b1c:	621a      	str	r2, [r3, #32]
}
 8004b1e:	bf00      	nop
 8004b20:	371c      	adds	r7, #28
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr

08004b2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b2a:	b480      	push	{r7}
 8004b2c:	b085      	sub	sp, #20
 8004b2e:	af00      	add	r7, sp, #0
 8004b30:	6078      	str	r0, [r7, #4]
 8004b32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b42:	683a      	ldr	r2, [r7, #0]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	f043 0307 	orr.w	r3, r3, #7
 8004b4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	68fa      	ldr	r2, [r7, #12]
 8004b52:	609a      	str	r2, [r3, #8]
}
 8004b54:	bf00      	nop
 8004b56:	3714      	adds	r7, #20
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr

08004b60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b087      	sub	sp, #28
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	607a      	str	r2, [r7, #4]
 8004b6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	021a      	lsls	r2, r3, #8
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	431a      	orrs	r2, r3
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	697a      	ldr	r2, [r7, #20]
 8004b92:	609a      	str	r2, [r3, #8]
}
 8004b94:	bf00      	nop
 8004b96:	371c      	adds	r7, #28
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9e:	4770      	bx	lr

08004ba0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b085      	sub	sp, #20
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d101      	bne.n	8004bb8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bb4:	2302      	movs	r3, #2
 8004bb6:	e05a      	b.n	8004c6e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2202      	movs	r2, #2
 8004bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bde:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	68fa      	ldr	r2, [r7, #12]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a21      	ldr	r2, [pc, #132]	@ (8004c7c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d022      	beq.n	8004c42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c04:	d01d      	beq.n	8004c42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a1d      	ldr	r2, [pc, #116]	@ (8004c80 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d018      	beq.n	8004c42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a1b      	ldr	r2, [pc, #108]	@ (8004c84 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d013      	beq.n	8004c42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a1a      	ldr	r2, [pc, #104]	@ (8004c88 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d00e      	beq.n	8004c42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a18      	ldr	r2, [pc, #96]	@ (8004c8c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d009      	beq.n	8004c42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a17      	ldr	r2, [pc, #92]	@ (8004c90 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d004      	beq.n	8004c42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a15      	ldr	r2, [pc, #84]	@ (8004c94 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d10c      	bne.n	8004c5c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	68ba      	ldr	r2, [r7, #8]
 8004c50:	4313      	orrs	r3, r2
 8004c52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	68ba      	ldr	r2, [r7, #8]
 8004c5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2201      	movs	r2, #1
 8004c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c6c:	2300      	movs	r3, #0
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3714      	adds	r7, #20
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr
 8004c7a:	bf00      	nop
 8004c7c:	40010000 	.word	0x40010000
 8004c80:	40000400 	.word	0x40000400
 8004c84:	40000800 	.word	0x40000800
 8004c88:	40000c00 	.word	0x40000c00
 8004c8c:	40010400 	.word	0x40010400
 8004c90:	40014000 	.word	0x40014000
 8004c94:	40001800 	.word	0x40001800

08004c98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b082      	sub	sp, #8
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d101      	bne.n	8004caa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e03f      	b.n	8004d2a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d106      	bne.n	8004cc4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f7fc f97a 	bl	8000fb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2224      	movs	r2, #36	@ 0x24
 8004cc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	68da      	ldr	r2, [r3, #12]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004cda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	f000 f829 	bl	8004d34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	691a      	ldr	r2, [r3, #16]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004cf0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	695a      	ldr	r2, [r3, #20]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d00:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	68da      	ldr	r2, [r3, #12]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d10:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2220      	movs	r2, #32
 8004d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2220      	movs	r2, #32
 8004d24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004d28:	2300      	movs	r3, #0
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3708      	adds	r7, #8
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}
	...

08004d34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d38:	b0c0      	sub	sp, #256	@ 0x100
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	691b      	ldr	r3, [r3, #16]
 8004d48:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004d4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d50:	68d9      	ldr	r1, [r3, #12]
 8004d52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	ea40 0301 	orr.w	r3, r0, r1
 8004d5c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004d5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d62:	689a      	ldr	r2, [r3, #8]
 8004d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d68:	691b      	ldr	r3, [r3, #16]
 8004d6a:	431a      	orrs	r2, r3
 8004d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d70:	695b      	ldr	r3, [r3, #20]
 8004d72:	431a      	orrs	r2, r3
 8004d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d78:	69db      	ldr	r3, [r3, #28]
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004d80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004d8c:	f021 010c 	bic.w	r1, r1, #12
 8004d90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004d9a:	430b      	orrs	r3, r1
 8004d9c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	695b      	ldr	r3, [r3, #20]
 8004da6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004daa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dae:	6999      	ldr	r1, [r3, #24]
 8004db0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	ea40 0301 	orr.w	r3, r0, r1
 8004dba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	4b8f      	ldr	r3, [pc, #572]	@ (8005000 <UART_SetConfig+0x2cc>)
 8004dc4:	429a      	cmp	r2, r3
 8004dc6:	d005      	beq.n	8004dd4 <UART_SetConfig+0xa0>
 8004dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	4b8d      	ldr	r3, [pc, #564]	@ (8005004 <UART_SetConfig+0x2d0>)
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d104      	bne.n	8004dde <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004dd4:	f7ff fc16 	bl	8004604 <HAL_RCC_GetPCLK2Freq>
 8004dd8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004ddc:	e003      	b.n	8004de6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004dde:	f7ff fbfd 	bl	80045dc <HAL_RCC_GetPCLK1Freq>
 8004de2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004de6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dea:	69db      	ldr	r3, [r3, #28]
 8004dec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004df0:	f040 810c 	bne.w	800500c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004df4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004dfe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004e02:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004e06:	4622      	mov	r2, r4
 8004e08:	462b      	mov	r3, r5
 8004e0a:	1891      	adds	r1, r2, r2
 8004e0c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004e0e:	415b      	adcs	r3, r3
 8004e10:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e12:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004e16:	4621      	mov	r1, r4
 8004e18:	eb12 0801 	adds.w	r8, r2, r1
 8004e1c:	4629      	mov	r1, r5
 8004e1e:	eb43 0901 	adc.w	r9, r3, r1
 8004e22:	f04f 0200 	mov.w	r2, #0
 8004e26:	f04f 0300 	mov.w	r3, #0
 8004e2a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e2e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e32:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e36:	4690      	mov	r8, r2
 8004e38:	4699      	mov	r9, r3
 8004e3a:	4623      	mov	r3, r4
 8004e3c:	eb18 0303 	adds.w	r3, r8, r3
 8004e40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004e44:	462b      	mov	r3, r5
 8004e46:	eb49 0303 	adc.w	r3, r9, r3
 8004e4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004e4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	2200      	movs	r2, #0
 8004e56:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004e5a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004e5e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004e62:	460b      	mov	r3, r1
 8004e64:	18db      	adds	r3, r3, r3
 8004e66:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e68:	4613      	mov	r3, r2
 8004e6a:	eb42 0303 	adc.w	r3, r2, r3
 8004e6e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004e70:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004e74:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004e78:	f7fb f9b8 	bl	80001ec <__aeabi_uldivmod>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	460b      	mov	r3, r1
 8004e80:	4b61      	ldr	r3, [pc, #388]	@ (8005008 <UART_SetConfig+0x2d4>)
 8004e82:	fba3 2302 	umull	r2, r3, r3, r2
 8004e86:	095b      	lsrs	r3, r3, #5
 8004e88:	011c      	lsls	r4, r3, #4
 8004e8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e8e:	2200      	movs	r2, #0
 8004e90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004e94:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004e98:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004e9c:	4642      	mov	r2, r8
 8004e9e:	464b      	mov	r3, r9
 8004ea0:	1891      	adds	r1, r2, r2
 8004ea2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004ea4:	415b      	adcs	r3, r3
 8004ea6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ea8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004eac:	4641      	mov	r1, r8
 8004eae:	eb12 0a01 	adds.w	sl, r2, r1
 8004eb2:	4649      	mov	r1, r9
 8004eb4:	eb43 0b01 	adc.w	fp, r3, r1
 8004eb8:	f04f 0200 	mov.w	r2, #0
 8004ebc:	f04f 0300 	mov.w	r3, #0
 8004ec0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004ec4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004ec8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ecc:	4692      	mov	sl, r2
 8004ece:	469b      	mov	fp, r3
 8004ed0:	4643      	mov	r3, r8
 8004ed2:	eb1a 0303 	adds.w	r3, sl, r3
 8004ed6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004eda:	464b      	mov	r3, r9
 8004edc:	eb4b 0303 	adc.w	r3, fp, r3
 8004ee0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	2200      	movs	r2, #0
 8004eec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004ef0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004ef4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004ef8:	460b      	mov	r3, r1
 8004efa:	18db      	adds	r3, r3, r3
 8004efc:	643b      	str	r3, [r7, #64]	@ 0x40
 8004efe:	4613      	mov	r3, r2
 8004f00:	eb42 0303 	adc.w	r3, r2, r3
 8004f04:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f06:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004f0a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004f0e:	f7fb f96d 	bl	80001ec <__aeabi_uldivmod>
 8004f12:	4602      	mov	r2, r0
 8004f14:	460b      	mov	r3, r1
 8004f16:	4611      	mov	r1, r2
 8004f18:	4b3b      	ldr	r3, [pc, #236]	@ (8005008 <UART_SetConfig+0x2d4>)
 8004f1a:	fba3 2301 	umull	r2, r3, r3, r1
 8004f1e:	095b      	lsrs	r3, r3, #5
 8004f20:	2264      	movs	r2, #100	@ 0x64
 8004f22:	fb02 f303 	mul.w	r3, r2, r3
 8004f26:	1acb      	subs	r3, r1, r3
 8004f28:	00db      	lsls	r3, r3, #3
 8004f2a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004f2e:	4b36      	ldr	r3, [pc, #216]	@ (8005008 <UART_SetConfig+0x2d4>)
 8004f30:	fba3 2302 	umull	r2, r3, r3, r2
 8004f34:	095b      	lsrs	r3, r3, #5
 8004f36:	005b      	lsls	r3, r3, #1
 8004f38:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004f3c:	441c      	add	r4, r3
 8004f3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f42:	2200      	movs	r2, #0
 8004f44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004f48:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004f4c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004f50:	4642      	mov	r2, r8
 8004f52:	464b      	mov	r3, r9
 8004f54:	1891      	adds	r1, r2, r2
 8004f56:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004f58:	415b      	adcs	r3, r3
 8004f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f5c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004f60:	4641      	mov	r1, r8
 8004f62:	1851      	adds	r1, r2, r1
 8004f64:	6339      	str	r1, [r7, #48]	@ 0x30
 8004f66:	4649      	mov	r1, r9
 8004f68:	414b      	adcs	r3, r1
 8004f6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f6c:	f04f 0200 	mov.w	r2, #0
 8004f70:	f04f 0300 	mov.w	r3, #0
 8004f74:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004f78:	4659      	mov	r1, fp
 8004f7a:	00cb      	lsls	r3, r1, #3
 8004f7c:	4651      	mov	r1, sl
 8004f7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f82:	4651      	mov	r1, sl
 8004f84:	00ca      	lsls	r2, r1, #3
 8004f86:	4610      	mov	r0, r2
 8004f88:	4619      	mov	r1, r3
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	4642      	mov	r2, r8
 8004f8e:	189b      	adds	r3, r3, r2
 8004f90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004f94:	464b      	mov	r3, r9
 8004f96:	460a      	mov	r2, r1
 8004f98:	eb42 0303 	adc.w	r3, r2, r3
 8004f9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004fac:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004fb0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004fb4:	460b      	mov	r3, r1
 8004fb6:	18db      	adds	r3, r3, r3
 8004fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004fba:	4613      	mov	r3, r2
 8004fbc:	eb42 0303 	adc.w	r3, r2, r3
 8004fc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004fc2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004fc6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004fca:	f7fb f90f 	bl	80001ec <__aeabi_uldivmod>
 8004fce:	4602      	mov	r2, r0
 8004fd0:	460b      	mov	r3, r1
 8004fd2:	4b0d      	ldr	r3, [pc, #52]	@ (8005008 <UART_SetConfig+0x2d4>)
 8004fd4:	fba3 1302 	umull	r1, r3, r3, r2
 8004fd8:	095b      	lsrs	r3, r3, #5
 8004fda:	2164      	movs	r1, #100	@ 0x64
 8004fdc:	fb01 f303 	mul.w	r3, r1, r3
 8004fe0:	1ad3      	subs	r3, r2, r3
 8004fe2:	00db      	lsls	r3, r3, #3
 8004fe4:	3332      	adds	r3, #50	@ 0x32
 8004fe6:	4a08      	ldr	r2, [pc, #32]	@ (8005008 <UART_SetConfig+0x2d4>)
 8004fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8004fec:	095b      	lsrs	r3, r3, #5
 8004fee:	f003 0207 	and.w	r2, r3, #7
 8004ff2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4422      	add	r2, r4
 8004ffa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004ffc:	e106      	b.n	800520c <UART_SetConfig+0x4d8>
 8004ffe:	bf00      	nop
 8005000:	40011000 	.word	0x40011000
 8005004:	40011400 	.word	0x40011400
 8005008:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800500c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005010:	2200      	movs	r2, #0
 8005012:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005016:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800501a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800501e:	4642      	mov	r2, r8
 8005020:	464b      	mov	r3, r9
 8005022:	1891      	adds	r1, r2, r2
 8005024:	6239      	str	r1, [r7, #32]
 8005026:	415b      	adcs	r3, r3
 8005028:	627b      	str	r3, [r7, #36]	@ 0x24
 800502a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800502e:	4641      	mov	r1, r8
 8005030:	1854      	adds	r4, r2, r1
 8005032:	4649      	mov	r1, r9
 8005034:	eb43 0501 	adc.w	r5, r3, r1
 8005038:	f04f 0200 	mov.w	r2, #0
 800503c:	f04f 0300 	mov.w	r3, #0
 8005040:	00eb      	lsls	r3, r5, #3
 8005042:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005046:	00e2      	lsls	r2, r4, #3
 8005048:	4614      	mov	r4, r2
 800504a:	461d      	mov	r5, r3
 800504c:	4643      	mov	r3, r8
 800504e:	18e3      	adds	r3, r4, r3
 8005050:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005054:	464b      	mov	r3, r9
 8005056:	eb45 0303 	adc.w	r3, r5, r3
 800505a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800505e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800506a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800506e:	f04f 0200 	mov.w	r2, #0
 8005072:	f04f 0300 	mov.w	r3, #0
 8005076:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800507a:	4629      	mov	r1, r5
 800507c:	008b      	lsls	r3, r1, #2
 800507e:	4621      	mov	r1, r4
 8005080:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005084:	4621      	mov	r1, r4
 8005086:	008a      	lsls	r2, r1, #2
 8005088:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800508c:	f7fb f8ae 	bl	80001ec <__aeabi_uldivmod>
 8005090:	4602      	mov	r2, r0
 8005092:	460b      	mov	r3, r1
 8005094:	4b60      	ldr	r3, [pc, #384]	@ (8005218 <UART_SetConfig+0x4e4>)
 8005096:	fba3 2302 	umull	r2, r3, r3, r2
 800509a:	095b      	lsrs	r3, r3, #5
 800509c:	011c      	lsls	r4, r3, #4
 800509e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050a2:	2200      	movs	r2, #0
 80050a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80050a8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80050ac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80050b0:	4642      	mov	r2, r8
 80050b2:	464b      	mov	r3, r9
 80050b4:	1891      	adds	r1, r2, r2
 80050b6:	61b9      	str	r1, [r7, #24]
 80050b8:	415b      	adcs	r3, r3
 80050ba:	61fb      	str	r3, [r7, #28]
 80050bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80050c0:	4641      	mov	r1, r8
 80050c2:	1851      	adds	r1, r2, r1
 80050c4:	6139      	str	r1, [r7, #16]
 80050c6:	4649      	mov	r1, r9
 80050c8:	414b      	adcs	r3, r1
 80050ca:	617b      	str	r3, [r7, #20]
 80050cc:	f04f 0200 	mov.w	r2, #0
 80050d0:	f04f 0300 	mov.w	r3, #0
 80050d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80050d8:	4659      	mov	r1, fp
 80050da:	00cb      	lsls	r3, r1, #3
 80050dc:	4651      	mov	r1, sl
 80050de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80050e2:	4651      	mov	r1, sl
 80050e4:	00ca      	lsls	r2, r1, #3
 80050e6:	4610      	mov	r0, r2
 80050e8:	4619      	mov	r1, r3
 80050ea:	4603      	mov	r3, r0
 80050ec:	4642      	mov	r2, r8
 80050ee:	189b      	adds	r3, r3, r2
 80050f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80050f4:	464b      	mov	r3, r9
 80050f6:	460a      	mov	r2, r1
 80050f8:	eb42 0303 	adc.w	r3, r2, r3
 80050fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	2200      	movs	r2, #0
 8005108:	67bb      	str	r3, [r7, #120]	@ 0x78
 800510a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800510c:	f04f 0200 	mov.w	r2, #0
 8005110:	f04f 0300 	mov.w	r3, #0
 8005114:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005118:	4649      	mov	r1, r9
 800511a:	008b      	lsls	r3, r1, #2
 800511c:	4641      	mov	r1, r8
 800511e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005122:	4641      	mov	r1, r8
 8005124:	008a      	lsls	r2, r1, #2
 8005126:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800512a:	f7fb f85f 	bl	80001ec <__aeabi_uldivmod>
 800512e:	4602      	mov	r2, r0
 8005130:	460b      	mov	r3, r1
 8005132:	4611      	mov	r1, r2
 8005134:	4b38      	ldr	r3, [pc, #224]	@ (8005218 <UART_SetConfig+0x4e4>)
 8005136:	fba3 2301 	umull	r2, r3, r3, r1
 800513a:	095b      	lsrs	r3, r3, #5
 800513c:	2264      	movs	r2, #100	@ 0x64
 800513e:	fb02 f303 	mul.w	r3, r2, r3
 8005142:	1acb      	subs	r3, r1, r3
 8005144:	011b      	lsls	r3, r3, #4
 8005146:	3332      	adds	r3, #50	@ 0x32
 8005148:	4a33      	ldr	r2, [pc, #204]	@ (8005218 <UART_SetConfig+0x4e4>)
 800514a:	fba2 2303 	umull	r2, r3, r2, r3
 800514e:	095b      	lsrs	r3, r3, #5
 8005150:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005154:	441c      	add	r4, r3
 8005156:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800515a:	2200      	movs	r2, #0
 800515c:	673b      	str	r3, [r7, #112]	@ 0x70
 800515e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005160:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005164:	4642      	mov	r2, r8
 8005166:	464b      	mov	r3, r9
 8005168:	1891      	adds	r1, r2, r2
 800516a:	60b9      	str	r1, [r7, #8]
 800516c:	415b      	adcs	r3, r3
 800516e:	60fb      	str	r3, [r7, #12]
 8005170:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005174:	4641      	mov	r1, r8
 8005176:	1851      	adds	r1, r2, r1
 8005178:	6039      	str	r1, [r7, #0]
 800517a:	4649      	mov	r1, r9
 800517c:	414b      	adcs	r3, r1
 800517e:	607b      	str	r3, [r7, #4]
 8005180:	f04f 0200 	mov.w	r2, #0
 8005184:	f04f 0300 	mov.w	r3, #0
 8005188:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800518c:	4659      	mov	r1, fp
 800518e:	00cb      	lsls	r3, r1, #3
 8005190:	4651      	mov	r1, sl
 8005192:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005196:	4651      	mov	r1, sl
 8005198:	00ca      	lsls	r2, r1, #3
 800519a:	4610      	mov	r0, r2
 800519c:	4619      	mov	r1, r3
 800519e:	4603      	mov	r3, r0
 80051a0:	4642      	mov	r2, r8
 80051a2:	189b      	adds	r3, r3, r2
 80051a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80051a6:	464b      	mov	r3, r9
 80051a8:	460a      	mov	r2, r1
 80051aa:	eb42 0303 	adc.w	r3, r2, r3
 80051ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80051b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	2200      	movs	r2, #0
 80051b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80051ba:	667a      	str	r2, [r7, #100]	@ 0x64
 80051bc:	f04f 0200 	mov.w	r2, #0
 80051c0:	f04f 0300 	mov.w	r3, #0
 80051c4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80051c8:	4649      	mov	r1, r9
 80051ca:	008b      	lsls	r3, r1, #2
 80051cc:	4641      	mov	r1, r8
 80051ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80051d2:	4641      	mov	r1, r8
 80051d4:	008a      	lsls	r2, r1, #2
 80051d6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80051da:	f7fb f807 	bl	80001ec <__aeabi_uldivmod>
 80051de:	4602      	mov	r2, r0
 80051e0:	460b      	mov	r3, r1
 80051e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005218 <UART_SetConfig+0x4e4>)
 80051e4:	fba3 1302 	umull	r1, r3, r3, r2
 80051e8:	095b      	lsrs	r3, r3, #5
 80051ea:	2164      	movs	r1, #100	@ 0x64
 80051ec:	fb01 f303 	mul.w	r3, r1, r3
 80051f0:	1ad3      	subs	r3, r2, r3
 80051f2:	011b      	lsls	r3, r3, #4
 80051f4:	3332      	adds	r3, #50	@ 0x32
 80051f6:	4a08      	ldr	r2, [pc, #32]	@ (8005218 <UART_SetConfig+0x4e4>)
 80051f8:	fba2 2303 	umull	r2, r3, r2, r3
 80051fc:	095b      	lsrs	r3, r3, #5
 80051fe:	f003 020f 	and.w	r2, r3, #15
 8005202:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4422      	add	r2, r4
 800520a:	609a      	str	r2, [r3, #8]
}
 800520c:	bf00      	nop
 800520e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005212:	46bd      	mov	sp, r7
 8005214:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005218:	51eb851f 	.word	0x51eb851f

0800521c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800521c:	b084      	sub	sp, #16
 800521e:	b580      	push	{r7, lr}
 8005220:	b084      	sub	sp, #16
 8005222:	af00      	add	r7, sp, #0
 8005224:	6078      	str	r0, [r7, #4]
 8005226:	f107 001c 	add.w	r0, r7, #28
 800522a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800522e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005230:	2b01      	cmp	r3, #1
 8005232:	d122      	bne.n	800527a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005238:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	68db      	ldr	r3, [r3, #12]
 8005244:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005248:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800524c:	687a      	ldr	r2, [r7, #4]
 800524e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800525c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800525e:	2b01      	cmp	r3, #1
 8005260:	d105      	bne.n	800526e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	68db      	ldr	r3, [r3, #12]
 8005266:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f000 faa2 	bl	80057b8 <USB_CoreReset>
 8005274:	4603      	mov	r3, r0
 8005276:	73fb      	strb	r3, [r7, #15]
 8005278:	e01a      	b.n	80052b0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	68db      	ldr	r3, [r3, #12]
 800527e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f000 fa96 	bl	80057b8 <USB_CoreReset>
 800528c:	4603      	mov	r3, r0
 800528e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005290:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005292:	2b00      	cmp	r3, #0
 8005294:	d106      	bne.n	80052a4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800529a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	639a      	str	r2, [r3, #56]	@ 0x38
 80052a2:	e005      	b.n	80052b0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052a8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80052b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	d10b      	bne.n	80052ce <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	f043 0206 	orr.w	r2, r3, #6
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	f043 0220 	orr.w	r2, r3, #32
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80052ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	3710      	adds	r7, #16
 80052d4:	46bd      	mov	sp, r7
 80052d6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80052da:	b004      	add	sp, #16
 80052dc:	4770      	bx	lr

080052de <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80052de:	b480      	push	{r7}
 80052e0:	b083      	sub	sp, #12
 80052e2:	af00      	add	r7, sp, #0
 80052e4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	f023 0201 	bic.w	r2, r3, #1
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80052f2:	2300      	movs	r3, #0
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	370c      	adds	r7, #12
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr

08005300 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b084      	sub	sp, #16
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	460b      	mov	r3, r1
 800530a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800530c:	2300      	movs	r3, #0
 800530e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	68db      	ldr	r3, [r3, #12]
 8005314:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800531c:	78fb      	ldrb	r3, [r7, #3]
 800531e:	2b01      	cmp	r3, #1
 8005320:	d115      	bne.n	800534e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	68db      	ldr	r3, [r3, #12]
 8005326:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800532e:	2001      	movs	r0, #1
 8005330:	f7fd f82a 	bl	8002388 <HAL_Delay>
      ms++;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	3301      	adds	r3, #1
 8005338:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 fa2e 	bl	800579c <USB_GetMode>
 8005340:	4603      	mov	r3, r0
 8005342:	2b01      	cmp	r3, #1
 8005344:	d01e      	beq.n	8005384 <USB_SetCurrentMode+0x84>
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2b31      	cmp	r3, #49	@ 0x31
 800534a:	d9f0      	bls.n	800532e <USB_SetCurrentMode+0x2e>
 800534c:	e01a      	b.n	8005384 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800534e:	78fb      	ldrb	r3, [r7, #3]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d115      	bne.n	8005380 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005360:	2001      	movs	r0, #1
 8005362:	f7fd f811 	bl	8002388 <HAL_Delay>
      ms++;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	3301      	adds	r3, #1
 800536a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f000 fa15 	bl	800579c <USB_GetMode>
 8005372:	4603      	mov	r3, r0
 8005374:	2b00      	cmp	r3, #0
 8005376:	d005      	beq.n	8005384 <USB_SetCurrentMode+0x84>
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2b31      	cmp	r3, #49	@ 0x31
 800537c:	d9f0      	bls.n	8005360 <USB_SetCurrentMode+0x60>
 800537e:	e001      	b.n	8005384 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	e005      	b.n	8005390 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2b32      	cmp	r3, #50	@ 0x32
 8005388:	d101      	bne.n	800538e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e000      	b.n	8005390 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800538e:	2300      	movs	r3, #0
}
 8005390:	4618      	mov	r0, r3
 8005392:	3710      	adds	r7, #16
 8005394:	46bd      	mov	sp, r7
 8005396:	bd80      	pop	{r7, pc}

08005398 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005398:	b084      	sub	sp, #16
 800539a:	b580      	push	{r7, lr}
 800539c:	b086      	sub	sp, #24
 800539e:	af00      	add	r7, sp, #0
 80053a0:	6078      	str	r0, [r7, #4]
 80053a2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80053a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80053aa:	2300      	movs	r3, #0
 80053ac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80053b2:	2300      	movs	r3, #0
 80053b4:	613b      	str	r3, [r7, #16]
 80053b6:	e009      	b.n	80053cc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80053b8:	687a      	ldr	r2, [r7, #4]
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	3340      	adds	r3, #64	@ 0x40
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	4413      	add	r3, r2
 80053c2:	2200      	movs	r2, #0
 80053c4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	3301      	adds	r3, #1
 80053ca:	613b      	str	r3, [r7, #16]
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	2b0e      	cmp	r3, #14
 80053d0:	d9f2      	bls.n	80053b8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80053d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d11c      	bne.n	8005412 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	68fa      	ldr	r2, [r7, #12]
 80053e2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80053e6:	f043 0302 	orr.w	r3, r3, #2
 80053ea:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053f0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053fc:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005408:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	639a      	str	r2, [r3, #56]	@ 0x38
 8005410:	e00b      	b.n	800542a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005416:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005422:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005430:	461a      	mov	r2, r3
 8005432:	2300      	movs	r3, #0
 8005434:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800543c:	4619      	mov	r1, r3
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005444:	461a      	mov	r2, r3
 8005446:	680b      	ldr	r3, [r1, #0]
 8005448:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800544a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800544c:	2b01      	cmp	r3, #1
 800544e:	d10c      	bne.n	800546a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005450:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005452:	2b00      	cmp	r3, #0
 8005454:	d104      	bne.n	8005460 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005456:	2100      	movs	r1, #0
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	f000 f965 	bl	8005728 <USB_SetDevSpeed>
 800545e:	e008      	b.n	8005472 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005460:	2101      	movs	r1, #1
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 f960 	bl	8005728 <USB_SetDevSpeed>
 8005468:	e003      	b.n	8005472 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800546a:	2103      	movs	r1, #3
 800546c:	6878      	ldr	r0, [r7, #4]
 800546e:	f000 f95b 	bl	8005728 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005472:	2110      	movs	r1, #16
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f000 f8f3 	bl	8005660 <USB_FlushTxFifo>
 800547a:	4603      	mov	r3, r0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d001      	beq.n	8005484 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f000 f91f 	bl	80056c8 <USB_FlushRxFifo>
 800548a:	4603      	mov	r3, r0
 800548c:	2b00      	cmp	r3, #0
 800548e:	d001      	beq.n	8005494 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8005490:	2301      	movs	r3, #1
 8005492:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800549a:	461a      	mov	r2, r3
 800549c:	2300      	movs	r3, #0
 800549e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054a6:	461a      	mov	r2, r3
 80054a8:	2300      	movs	r3, #0
 80054aa:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054b2:	461a      	mov	r2, r3
 80054b4:	2300      	movs	r3, #0
 80054b6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80054b8:	2300      	movs	r3, #0
 80054ba:	613b      	str	r3, [r7, #16]
 80054bc:	e043      	b.n	8005546 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	015a      	lsls	r2, r3, #5
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	4413      	add	r3, r2
 80054c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80054d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80054d4:	d118      	bne.n	8005508 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d10a      	bne.n	80054f2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	015a      	lsls	r2, r3, #5
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	4413      	add	r3, r2
 80054e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054e8:	461a      	mov	r2, r3
 80054ea:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80054ee:	6013      	str	r3, [r2, #0]
 80054f0:	e013      	b.n	800551a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	015a      	lsls	r2, r3, #5
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	4413      	add	r3, r2
 80054fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054fe:	461a      	mov	r2, r3
 8005500:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005504:	6013      	str	r3, [r2, #0]
 8005506:	e008      	b.n	800551a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	015a      	lsls	r2, r3, #5
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	4413      	add	r3, r2
 8005510:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005514:	461a      	mov	r2, r3
 8005516:	2300      	movs	r3, #0
 8005518:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	015a      	lsls	r2, r3, #5
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	4413      	add	r3, r2
 8005522:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005526:	461a      	mov	r2, r3
 8005528:	2300      	movs	r3, #0
 800552a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	015a      	lsls	r2, r3, #5
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	4413      	add	r3, r2
 8005534:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005538:	461a      	mov	r2, r3
 800553a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800553e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	3301      	adds	r3, #1
 8005544:	613b      	str	r3, [r7, #16]
 8005546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005548:	693a      	ldr	r2, [r7, #16]
 800554a:	429a      	cmp	r2, r3
 800554c:	d3b7      	bcc.n	80054be <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800554e:	2300      	movs	r3, #0
 8005550:	613b      	str	r3, [r7, #16]
 8005552:	e043      	b.n	80055dc <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	015a      	lsls	r2, r3, #5
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	4413      	add	r3, r2
 800555c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005566:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800556a:	d118      	bne.n	800559e <USB_DevInit+0x206>
    {
      if (i == 0U)
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d10a      	bne.n	8005588 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	015a      	lsls	r2, r3, #5
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	4413      	add	r3, r2
 800557a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800557e:	461a      	mov	r2, r3
 8005580:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005584:	6013      	str	r3, [r2, #0]
 8005586:	e013      	b.n	80055b0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	015a      	lsls	r2, r3, #5
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	4413      	add	r3, r2
 8005590:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005594:	461a      	mov	r2, r3
 8005596:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800559a:	6013      	str	r3, [r2, #0]
 800559c:	e008      	b.n	80055b0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	015a      	lsls	r2, r3, #5
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	4413      	add	r3, r2
 80055a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055aa:	461a      	mov	r2, r3
 80055ac:	2300      	movs	r3, #0
 80055ae:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	015a      	lsls	r2, r3, #5
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	4413      	add	r3, r2
 80055b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055bc:	461a      	mov	r2, r3
 80055be:	2300      	movs	r3, #0
 80055c0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	015a      	lsls	r2, r3, #5
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	4413      	add	r3, r2
 80055ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055ce:	461a      	mov	r2, r3
 80055d0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80055d4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	3301      	adds	r3, #1
 80055da:	613b      	str	r3, [r7, #16]
 80055dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055de:	693a      	ldr	r2, [r7, #16]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d3b7      	bcc.n	8005554 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055ea:	691b      	ldr	r3, [r3, #16]
 80055ec:	68fa      	ldr	r2, [r7, #12]
 80055ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80055f2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055f6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2200      	movs	r2, #0
 80055fc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005604:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005608:	2b00      	cmp	r3, #0
 800560a:	d105      	bne.n	8005618 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	699b      	ldr	r3, [r3, #24]
 8005610:	f043 0210 	orr.w	r2, r3, #16
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	699a      	ldr	r2, [r3, #24]
 800561c:	4b0f      	ldr	r3, [pc, #60]	@ (800565c <USB_DevInit+0x2c4>)
 800561e:	4313      	orrs	r3, r2
 8005620:	687a      	ldr	r2, [r7, #4]
 8005622:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005624:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005626:	2b00      	cmp	r3, #0
 8005628:	d005      	beq.n	8005636 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	699b      	ldr	r3, [r3, #24]
 800562e:	f043 0208 	orr.w	r2, r3, #8
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005636:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005638:	2b01      	cmp	r3, #1
 800563a:	d107      	bne.n	800564c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	699b      	ldr	r3, [r3, #24]
 8005640:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005644:	f043 0304 	orr.w	r3, r3, #4
 8005648:	687a      	ldr	r2, [r7, #4]
 800564a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800564c:	7dfb      	ldrb	r3, [r7, #23]
}
 800564e:	4618      	mov	r0, r3
 8005650:	3718      	adds	r7, #24
 8005652:	46bd      	mov	sp, r7
 8005654:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005658:	b004      	add	sp, #16
 800565a:	4770      	bx	lr
 800565c:	803c3800 	.word	0x803c3800

08005660 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005660:	b480      	push	{r7}
 8005662:	b085      	sub	sp, #20
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
 8005668:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800566a:	2300      	movs	r3, #0
 800566c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	3301      	adds	r3, #1
 8005672:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	4a13      	ldr	r2, [pc, #76]	@ (80056c4 <USB_FlushTxFifo+0x64>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d901      	bls.n	8005680 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800567c:	2303      	movs	r3, #3
 800567e:	e01b      	b.n	80056b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	691b      	ldr	r3, [r3, #16]
 8005684:	2b00      	cmp	r3, #0
 8005686:	daf2      	bge.n	800566e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005688:	2300      	movs	r3, #0
 800568a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	019b      	lsls	r3, r3, #6
 8005690:	f043 0220 	orr.w	r2, r3, #32
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	3301      	adds	r3, #1
 800569c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	4a08      	ldr	r2, [pc, #32]	@ (80056c4 <USB_FlushTxFifo+0x64>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d901      	bls.n	80056aa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80056a6:	2303      	movs	r3, #3
 80056a8:	e006      	b.n	80056b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	691b      	ldr	r3, [r3, #16]
 80056ae:	f003 0320 	and.w	r3, r3, #32
 80056b2:	2b20      	cmp	r3, #32
 80056b4:	d0f0      	beq.n	8005698 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80056b6:	2300      	movs	r3, #0
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	3714      	adds	r7, #20
 80056bc:	46bd      	mov	sp, r7
 80056be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c2:	4770      	bx	lr
 80056c4:	00030d40 	.word	0x00030d40

080056c8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b085      	sub	sp, #20
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80056d0:	2300      	movs	r3, #0
 80056d2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	3301      	adds	r3, #1
 80056d8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	4a11      	ldr	r2, [pc, #68]	@ (8005724 <USB_FlushRxFifo+0x5c>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d901      	bls.n	80056e6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80056e2:	2303      	movs	r3, #3
 80056e4:	e018      	b.n	8005718 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	691b      	ldr	r3, [r3, #16]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	daf2      	bge.n	80056d4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80056ee:	2300      	movs	r3, #0
 80056f0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2210      	movs	r2, #16
 80056f6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	3301      	adds	r3, #1
 80056fc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	4a08      	ldr	r2, [pc, #32]	@ (8005724 <USB_FlushRxFifo+0x5c>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d901      	bls.n	800570a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005706:	2303      	movs	r3, #3
 8005708:	e006      	b.n	8005718 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	691b      	ldr	r3, [r3, #16]
 800570e:	f003 0310 	and.w	r3, r3, #16
 8005712:	2b10      	cmp	r3, #16
 8005714:	d0f0      	beq.n	80056f8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005716:	2300      	movs	r3, #0
}
 8005718:	4618      	mov	r0, r3
 800571a:	3714      	adds	r7, #20
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr
 8005724:	00030d40 	.word	0x00030d40

08005728 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005728:	b480      	push	{r7}
 800572a:	b085      	sub	sp, #20
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	460b      	mov	r3, r1
 8005732:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	78fb      	ldrb	r3, [r7, #3]
 8005742:	68f9      	ldr	r1, [r7, #12]
 8005744:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005748:	4313      	orrs	r3, r2
 800574a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800574c:	2300      	movs	r3, #0
}
 800574e:	4618      	mov	r0, r3
 8005750:	3714      	adds	r7, #20
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr

0800575a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800575a:	b480      	push	{r7}
 800575c:	b085      	sub	sp, #20
 800575e:	af00      	add	r7, sp, #0
 8005760:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	68fa      	ldr	r2, [r7, #12]
 8005770:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005774:	f023 0303 	bic.w	r3, r3, #3
 8005778:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	68fa      	ldr	r2, [r7, #12]
 8005784:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005788:	f043 0302 	orr.w	r3, r3, #2
 800578c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800578e:	2300      	movs	r3, #0
}
 8005790:	4618      	mov	r0, r3
 8005792:	3714      	adds	r7, #20
 8005794:	46bd      	mov	sp, r7
 8005796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579a:	4770      	bx	lr

0800579c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800579c:	b480      	push	{r7}
 800579e:	b083      	sub	sp, #12
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	695b      	ldr	r3, [r3, #20]
 80057a8:	f003 0301 	and.w	r3, r3, #1
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	370c      	adds	r7, #12
 80057b0:	46bd      	mov	sp, r7
 80057b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b6:	4770      	bx	lr

080057b8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b085      	sub	sp, #20
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80057c0:	2300      	movs	r3, #0
 80057c2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	3301      	adds	r3, #1
 80057c8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	4a13      	ldr	r2, [pc, #76]	@ (800581c <USB_CoreReset+0x64>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d901      	bls.n	80057d6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80057d2:	2303      	movs	r3, #3
 80057d4:	e01b      	b.n	800580e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	691b      	ldr	r3, [r3, #16]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	daf2      	bge.n	80057c4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80057de:	2300      	movs	r3, #0
 80057e0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	691b      	ldr	r3, [r3, #16]
 80057e6:	f043 0201 	orr.w	r2, r3, #1
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	3301      	adds	r3, #1
 80057f2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	4a09      	ldr	r2, [pc, #36]	@ (800581c <USB_CoreReset+0x64>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d901      	bls.n	8005800 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80057fc:	2303      	movs	r3, #3
 80057fe:	e006      	b.n	800580e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	691b      	ldr	r3, [r3, #16]
 8005804:	f003 0301 	and.w	r3, r3, #1
 8005808:	2b01      	cmp	r3, #1
 800580a:	d0f0      	beq.n	80057ee <USB_CoreReset+0x36>

  return HAL_OK;
 800580c:	2300      	movs	r3, #0
}
 800580e:	4618      	mov	r0, r3
 8005810:	3714      	adds	r7, #20
 8005812:	46bd      	mov	sp, r7
 8005814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005818:	4770      	bx	lr
 800581a:	bf00      	nop
 800581c:	00030d40 	.word	0x00030d40

08005820 <memset>:
 8005820:	4402      	add	r2, r0
 8005822:	4603      	mov	r3, r0
 8005824:	4293      	cmp	r3, r2
 8005826:	d100      	bne.n	800582a <memset+0xa>
 8005828:	4770      	bx	lr
 800582a:	f803 1b01 	strb.w	r1, [r3], #1
 800582e:	e7f9      	b.n	8005824 <memset+0x4>

08005830 <__libc_init_array>:
 8005830:	b570      	push	{r4, r5, r6, lr}
 8005832:	4d0d      	ldr	r5, [pc, #52]	@ (8005868 <__libc_init_array+0x38>)
 8005834:	4c0d      	ldr	r4, [pc, #52]	@ (800586c <__libc_init_array+0x3c>)
 8005836:	1b64      	subs	r4, r4, r5
 8005838:	10a4      	asrs	r4, r4, #2
 800583a:	2600      	movs	r6, #0
 800583c:	42a6      	cmp	r6, r4
 800583e:	d109      	bne.n	8005854 <__libc_init_array+0x24>
 8005840:	4d0b      	ldr	r5, [pc, #44]	@ (8005870 <__libc_init_array+0x40>)
 8005842:	4c0c      	ldr	r4, [pc, #48]	@ (8005874 <__libc_init_array+0x44>)
 8005844:	f000 f818 	bl	8005878 <_init>
 8005848:	1b64      	subs	r4, r4, r5
 800584a:	10a4      	asrs	r4, r4, #2
 800584c:	2600      	movs	r6, #0
 800584e:	42a6      	cmp	r6, r4
 8005850:	d105      	bne.n	800585e <__libc_init_array+0x2e>
 8005852:	bd70      	pop	{r4, r5, r6, pc}
 8005854:	f855 3b04 	ldr.w	r3, [r5], #4
 8005858:	4798      	blx	r3
 800585a:	3601      	adds	r6, #1
 800585c:	e7ee      	b.n	800583c <__libc_init_array+0xc>
 800585e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005862:	4798      	blx	r3
 8005864:	3601      	adds	r6, #1
 8005866:	e7f2      	b.n	800584e <__libc_init_array+0x1e>
 8005868:	080058b0 	.word	0x080058b0
 800586c:	080058b0 	.word	0x080058b0
 8005870:	080058b0 	.word	0x080058b0
 8005874:	080058b4 	.word	0x080058b4

08005878 <_init>:
 8005878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800587a:	bf00      	nop
 800587c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800587e:	bc08      	pop	{r3}
 8005880:	469e      	mov	lr, r3
 8005882:	4770      	bx	lr

08005884 <_fini>:
 8005884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005886:	bf00      	nop
 8005888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800588a:	bc08      	pop	{r3}
 800588c:	469e      	mov	lr, r3
 800588e:	4770      	bx	lr
