Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov 11 00:02:01 2024
| Host         : Neo_com running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file logic_gate_timing_summary_routed.rpt -pb logic_gate_timing_summary_routed.pb -rpx logic_gate_timing_summary_routed.rpx -warn_on_violation
| Design       : logic_gate
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  57          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (57)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (142)
5. checking no_input_delay (14)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (57)
-------------------------
 There are 57 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (142)
--------------------------------------------------
 There are 142 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  160          inf        0.000                      0                  160           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           160 Endpoints
Min Delay           160 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.136ns (48.281%)  route 5.501ns (51.719%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    LCD_E_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  LCD_E_OBUF_BUFG_inst/O
                         net (fo=58, routed)          3.186     7.098    LCD_E_OBUF_BUFG
    A6                   OBUF (Prop_obuf_I_O)         3.540    10.637 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    LCD_E
    A6                                                                r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[5]
                            (input port)
  Destination:            LCD_DATA_reg[2]_C/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.827ns  (logic 2.221ns (28.372%)  route 5.606ns (71.628%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  number_btn[5] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[5]
    P6                   IBUF (Prop_ibuf_I_O)         1.489     1.489 f  number_btn_IBUF[5]_inst/O
                         net (fo=12, routed)          3.034     4.523    number_btn_IBUF[5]
    SLICE_X85Y131        LUT5 (Prop_lut5_I2_O)        0.124     4.647 r  LCD_DATA[7]_C_i_8/O
                         net (fo=1, routed)           0.797     5.444    LCD_DATA[7]_C_i_8_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I5_O)        0.124     5.568 f  LCD_DATA[7]_C_i_4/O
                         net (fo=3, routed)           0.603     6.171    LCD_DATA[7]_C_i_4_n_0
    SLICE_X84Y132        LUT5 (Prop_lut5_I0_O)        0.153     6.324 f  LCD_RS_i_5/O
                         net (fo=4, routed)           0.324     6.648    LCD_RS_i_5_n_0
    SLICE_X83Y132        LUT6 (Prop_lut6_I5_O)        0.331     6.979 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.848     7.827    LCD_RS_i_1_n_0
    SLICE_X85Y131        FDCE                                         r  LCD_DATA_reg[2]_C/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[5]
                            (input port)
  Destination:            LCD_DATA_reg[1]_C/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.770ns  (logic 2.221ns (28.582%)  route 5.549ns (71.418%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  number_btn[5] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[5]
    P6                   IBUF (Prop_ibuf_I_O)         1.489     1.489 f  number_btn_IBUF[5]_inst/O
                         net (fo=12, routed)          3.034     4.523    number_btn_IBUF[5]
    SLICE_X85Y131        LUT5 (Prop_lut5_I2_O)        0.124     4.647 r  LCD_DATA[7]_C_i_8/O
                         net (fo=1, routed)           0.797     5.444    LCD_DATA[7]_C_i_8_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I5_O)        0.124     5.568 f  LCD_DATA[7]_C_i_4/O
                         net (fo=3, routed)           0.603     6.171    LCD_DATA[7]_C_i_4_n_0
    SLICE_X84Y132        LUT5 (Prop_lut5_I0_O)        0.153     6.324 f  LCD_RS_i_5/O
                         net (fo=4, routed)           0.324     6.648    LCD_RS_i_5_n_0
    SLICE_X83Y132        LUT6 (Prop_lut6_I5_O)        0.331     6.979 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.791     7.770    LCD_RS_i_1_n_0
    SLICE_X83Y131        FDCE                                         r  LCD_DATA_reg[1]_C/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[5]
                            (input port)
  Destination:            LCD_DATA_reg[5]_C/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.677ns  (logic 2.221ns (28.926%)  route 5.457ns (71.074%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  number_btn[5] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[5]
    P6                   IBUF (Prop_ibuf_I_O)         1.489     1.489 f  number_btn_IBUF[5]_inst/O
                         net (fo=12, routed)          3.034     4.523    number_btn_IBUF[5]
    SLICE_X85Y131        LUT5 (Prop_lut5_I2_O)        0.124     4.647 r  LCD_DATA[7]_C_i_8/O
                         net (fo=1, routed)           0.797     5.444    LCD_DATA[7]_C_i_8_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I5_O)        0.124     5.568 f  LCD_DATA[7]_C_i_4/O
                         net (fo=3, routed)           0.603     6.171    LCD_DATA[7]_C_i_4_n_0
    SLICE_X84Y132        LUT5 (Prop_lut5_I0_O)        0.153     6.324 f  LCD_RS_i_5/O
                         net (fo=4, routed)           0.324     6.648    LCD_RS_i_5_n_0
    SLICE_X83Y132        LUT6 (Prop_lut6_I5_O)        0.331     6.979 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.698     7.677    LCD_RS_i_1_n_0
    SLICE_X85Y132        FDCE                                         r  LCD_DATA_reg[5]_C/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[5]
                            (input port)
  Destination:            LCD_RS_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.677ns  (logic 2.221ns (28.926%)  route 5.457ns (71.074%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  number_btn[5] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[5]
    P6                   IBUF (Prop_ibuf_I_O)         1.489     1.489 f  number_btn_IBUF[5]_inst/O
                         net (fo=12, routed)          3.034     4.523    number_btn_IBUF[5]
    SLICE_X85Y131        LUT5 (Prop_lut5_I2_O)        0.124     4.647 r  LCD_DATA[7]_C_i_8/O
                         net (fo=1, routed)           0.797     5.444    LCD_DATA[7]_C_i_8_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I5_O)        0.124     5.568 f  LCD_DATA[7]_C_i_4/O
                         net (fo=3, routed)           0.603     6.171    LCD_DATA[7]_C_i_4_n_0
    SLICE_X84Y132        LUT5 (Prop_lut5_I0_O)        0.153     6.324 f  LCD_RS_i_5/O
                         net (fo=4, routed)           0.324     6.648    LCD_RS_i_5_n_0
    SLICE_X83Y132        LUT6 (Prop_lut6_I5_O)        0.331     6.979 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.698     7.677    LCD_RS_i_1_n_0
    SLICE_X85Y132        FDCE                                         r  LCD_RS_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[5]
                            (input port)
  Destination:            LCD_DATA_reg[0]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.638ns  (logic 2.221ns (29.076%)  route 5.417ns (70.924%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  number_btn[5] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[5]
    P6                   IBUF (Prop_ibuf_I_O)         1.489     1.489 f  number_btn_IBUF[5]_inst/O
                         net (fo=12, routed)          3.034     4.523    number_btn_IBUF[5]
    SLICE_X85Y131        LUT5 (Prop_lut5_I2_O)        0.124     4.647 r  LCD_DATA[7]_C_i_8/O
                         net (fo=1, routed)           0.797     5.444    LCD_DATA[7]_C_i_8_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I5_O)        0.124     5.568 f  LCD_DATA[7]_C_i_4/O
                         net (fo=3, routed)           0.603     6.171    LCD_DATA[7]_C_i_4_n_0
    SLICE_X84Y132        LUT5 (Prop_lut5_I0_O)        0.153     6.324 f  LCD_RS_i_5/O
                         net (fo=4, routed)           0.324     6.648    LCD_RS_i_5_n_0
    SLICE_X83Y132        LUT6 (Prop_lut6_I5_O)        0.331     6.979 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.659     7.638    LCD_RS_i_1_n_0
    SLICE_X84Y131        FDPE                                         r  LCD_DATA_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[5]
                            (input port)
  Destination:            LCD_DATA_reg[4]_C/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.620ns  (logic 2.221ns (29.144%)  route 5.399ns (70.856%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  number_btn[5] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[5]
    P6                   IBUF (Prop_ibuf_I_O)         1.489     1.489 f  number_btn_IBUF[5]_inst/O
                         net (fo=12, routed)          3.034     4.523    number_btn_IBUF[5]
    SLICE_X85Y131        LUT5 (Prop_lut5_I2_O)        0.124     4.647 r  LCD_DATA[7]_C_i_8/O
                         net (fo=1, routed)           0.797     5.444    LCD_DATA[7]_C_i_8_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I5_O)        0.124     5.568 f  LCD_DATA[7]_C_i_4/O
                         net (fo=3, routed)           0.603     6.171    LCD_DATA[7]_C_i_4_n_0
    SLICE_X84Y132        LUT5 (Prop_lut5_I0_O)        0.153     6.324 f  LCD_RS_i_5/O
                         net (fo=4, routed)           0.324     6.648    LCD_RS_i_5_n_0
    SLICE_X83Y132        LUT6 (Prop_lut6_I5_O)        0.331     6.979 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.641     7.620    LCD_RS_i_1_n_0
    SLICE_X83Y132        FDCE                                         r  LCD_DATA_reg[4]_C/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[5]
                            (input port)
  Destination:            LCD_RS_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.565ns  (logic 2.221ns (29.356%)  route 5.344ns (70.644%))
  Logic Levels:           5  (IBUF=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  number_btn[5] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[5]
    P6                   IBUF (Prop_ibuf_I_O)         1.489     1.489 f  number_btn_IBUF[5]_inst/O
                         net (fo=12, routed)          3.034     4.523    number_btn_IBUF[5]
    SLICE_X85Y131        LUT5 (Prop_lut5_I2_O)        0.124     4.647 r  LCD_DATA[7]_C_i_8/O
                         net (fo=1, routed)           0.797     5.444    LCD_DATA[7]_C_i_8_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I5_O)        0.124     5.568 f  LCD_DATA[7]_C_i_4/O
                         net (fo=3, routed)           0.603     6.171    LCD_DATA[7]_C_i_4_n_0
    SLICE_X84Y132        LUT5 (Prop_lut5_I0_O)        0.153     6.324 f  LCD_RS_i_5/O
                         net (fo=4, routed)           0.531     6.855    LCD_RS_i_5_n_0
    SLICE_X85Y132        LUT5 (Prop_lut5_I4_O)        0.331     7.186 r  LCD_RS_i_2/O
                         net (fo=1, routed)           0.379     7.565    LCD_RS_i_2_n_0
    SLICE_X85Y132        FDCE                                         r  LCD_RS_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[5]
                            (input port)
  Destination:            LCD_DATA_reg[3]_C/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.488ns  (logic 2.221ns (29.657%)  route 5.267ns (70.343%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  number_btn[5] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[5]
    P6                   IBUF (Prop_ibuf_I_O)         1.489     1.489 f  number_btn_IBUF[5]_inst/O
                         net (fo=12, routed)          3.034     4.523    number_btn_IBUF[5]
    SLICE_X85Y131        LUT5 (Prop_lut5_I2_O)        0.124     4.647 r  LCD_DATA[7]_C_i_8/O
                         net (fo=1, routed)           0.797     5.444    LCD_DATA[7]_C_i_8_n_0
    SLICE_X85Y130        LUT6 (Prop_lut6_I5_O)        0.124     5.568 f  LCD_DATA[7]_C_i_4/O
                         net (fo=3, routed)           0.603     6.171    LCD_DATA[7]_C_i_4_n_0
    SLICE_X84Y132        LUT5 (Prop_lut5_I0_O)        0.153     6.324 f  LCD_RS_i_5/O
                         net (fo=4, routed)           0.324     6.648    LCD_RS_i_5_n_0
    SLICE_X83Y132        LUT6 (Prop_lut6_I5_O)        0.331     6.979 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.509     7.488    LCD_RS_i_1_n_0
    SLICE_X84Y132        FDCE                                         r  LCD_DATA_reg[3]_C/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RS_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.413ns  (logic 4.110ns (55.448%)  route 3.303ns (44.552%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y132        FDCE                         0.000     0.000 r  LCD_RS_reg/C
    SLICE_X85Y132        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  LCD_RS_reg/Q
                         net (fo=1, routed)           3.303     3.722    LCD_RS_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.691     7.413 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     7.413    LCD_RS
    G6                                                                r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 O1/btn_reg_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129        FDCE                         0.000     0.000 r  O1/btn_reg_reg[12]/C
    SLICE_X85Y129        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[12]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[12]
    SLICE_X85Y129        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[12]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[12]_i_1_n_0
    SLICE_X85Y129        FDCE                                         r  O1/btn_trig_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDCE                         0.000     0.000 r  O1/btn_reg_reg[1]/C
    SLICE_X83Y130        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[1]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[1]
    SLICE_X83Y130        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[1]_i_1_n_0
    SLICE_X83Y130        FDCE                                         r  O1/btn_trig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDCE                         0.000     0.000 r  O1/btn_reg_reg[3]/C
    SLICE_X83Y127        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[3]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[3]
    SLICE_X83Y127        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[3]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[3]_i_1_n_0
    SLICE_X83Y127        FDCE                                         r  O1/btn_trig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y129        FDCE                         0.000     0.000 r  O1/btn_reg_reg[4]/C
    SLICE_X83Y129        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[4]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[4]
    SLICE_X83Y129        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[4]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[4]_i_1_n_0
    SLICE_X83Y129        FDCE                                         r  O1/btn_trig_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.385%)  route 0.117ns (38.615%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDCE                         0.000     0.000 r  state_reg[2]/C
    SLICE_X83Y130        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  state_reg[2]/Q
                         net (fo=32, routed)          0.117     0.258    O1/state_reg[1]_1
    SLICE_X82Y130        LUT6 (Prop_lut6_I4_O)        0.045     0.303 r  O1/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.303    O1_n_0
    SLICE_X82Y130        FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDCE                         0.000     0.000 r  O1/btn_reg_reg[10]/C
    SLICE_X84Y129        FDCE (Prop_fdce_C_Q)         0.148     0.148 f  O1/btn_reg_reg[10]/Q
                         net (fo=1, routed)           0.059     0.207    O1/btn_reg[10]
    SLICE_X84Y129        LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  O1/btn_trig[10]_i_1/O
                         net (fo=1, routed)           0.000     0.305    O1/btn_trig[10]_i_1_n_0
    SLICE_X84Y129        FDCE                                         r  O1/btn_trig_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE                         0.000     0.000 r  O1/btn_reg_reg[6]/C
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.148     0.148 f  O1/btn_reg_reg[6]/Q
                         net (fo=1, routed)           0.059     0.207    O1/btn_reg[6]
    SLICE_X84Y128        LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  O1/btn_trig[6]_i_1/O
                         net (fo=1, routed)           0.000     0.305    O1/btn_trig[6]_i_1_n_0
    SLICE_X84Y128        FDCE                                         r  O1/btn_trig_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDCE                         0.000     0.000 r  O1/btn_reg_reg[8]/C
    SLICE_X84Y127        FDCE (Prop_fdce_C_Q)         0.148     0.148 f  O1/btn_reg_reg[8]/Q
                         net (fo=1, routed)           0.059     0.207    O1/btn_reg[8]
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  O1/btn_trig[8]_i_1/O
                         net (fo=1, routed)           0.000     0.305    O1/btn_trig[8]_i_1_n_0
    SLICE_X84Y127        FDCE                                         r  O1/btn_trig_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_pos_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cur_pos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y132        FDCE                         0.000     0.000 r  cur_pos_reg[3]/C
    SLICE_X81Y132        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cur_pos_reg[3]/Q
                         net (fo=3, routed)           0.168     0.309    cur_pos_reg[3]
    SLICE_X81Y132        LUT5 (Prop_lut5_I0_O)        0.042     0.351 r  cur_pos[3]_i_2/O
                         net (fo=1, routed)           0.000     0.351    p_0_in[3]
    SLICE_X81Y132        FDCE                                         r  cur_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.752%)  route 0.180ns (49.248%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y130        FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X79Y130        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[3]/Q
                         net (fo=11, routed)          0.180     0.321    cnt_reg_n_0_[3]
    SLICE_X79Y130        LUT6 (Prop_lut6_I2_O)        0.045     0.366 r  cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.366    cnt[5]
    SLICE_X79Y130        FDCE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------





