Analysis & Synthesis report for sd_sdram_vga
Wed Dec 28 10:26:58 2016
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r
 11. State Machine - |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r
 12. State Machine - |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for Top-level Entity: |sd_sdram_vga
 20. Source assignments for SD_TOP:u_SD_TOP
 21. Source assignments for sdram_vga_top:u_sdram_vga_top
 22. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl
 23. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 24. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated
 25. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p
 26. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p
 27. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram
 28. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp
 29. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp
 30. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp
 31. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11
 32. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp
 33. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe11
 34. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 35. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated
 36. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p
 37. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p
 38. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram
 39. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp
 40. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe3
 41. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp
 42. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp
 43. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 44. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4
 45. Source assignments for sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver
 46. Parameter Settings for User Entity Instance: system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component
 47. Parameter Settings for User Entity Instance: SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst
 48. Parameter Settings for User Entity Instance: SD_TOP:u_SD_TOP|sd_read:sd_read_inst
 49. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001
 50. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 51. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 52. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver
 53. altpll Parameter Settings by Entity Instance
 54. dcfifo Parameter Settings by Entity Instance
 55. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop"
 56. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top"
 57. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top"
 58. Port Connectivity Checks: "SD_TOP:u_SD_TOP|sd_read:sd_read_inst"
 59. Port Connectivity Checks: "SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst"
 60. Elapsed Time Per Partition
 61. Analysis & Synthesis Messages
 62. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 28 10:26:58 2016     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; sd_sdram_vga                              ;
; Top-level Entity Name              ; sd_sdram_vga                              ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 1,524                                     ;
;     Total combinational functions  ; 1,327                                     ;
;     Dedicated logic registers      ; 906                                       ;
; Total registers                    ; 906                                       ;
; Total pins                         ; 64                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 16,384                                    ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                                      ; sd_sdram_vga       ; sd_sdram_vga       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+---------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library ;
+---------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; rtl/sdram_vga_ip/sdram_ip/sdram_pll.v       ; yes             ; User Wizard-Generated File   ; E:/AX301/21_sd_sdram_vga/rtl/sdram_vga_ip/sdram_ip/sdram_pll.v       ;         ;
; rtl/sdram_vga_ip/vga_ip/vga_top.v           ; yes             ; User Verilog HDL File        ; E:/AX301/21_sd_sdram_vga/rtl/sdram_vga_ip/vga_ip/vga_top.v           ;         ;
; rtl/sdram_vga_ip/vga_ip/vga_driver.v        ; yes             ; User Verilog HDL File        ; E:/AX301/21_sd_sdram_vga/rtl/sdram_vga_ip/vga_ip/vga_driver.v        ;         ;
; rtl/sdram_vga_ip/sdram_ip/wrfifo.v          ; yes             ; User Wizard-Generated File   ; E:/AX301/21_sd_sdram_vga/rtl/sdram_vga_ip/sdram_ip/wrfifo.v          ;         ;
; rtl/sdram_vga_ip/sdram_ip/sdram_wr_data.v   ; yes             ; User Verilog HDL File        ; E:/AX301/21_sd_sdram_vga/rtl/sdram_vga_ip/sdram_ip/sdram_wr_data.v   ;         ;
; rtl/sdram_vga_ip/sdram_ip/sdram_top.v       ; yes             ; User Verilog HDL File        ; E:/AX301/21_sd_sdram_vga/rtl/sdram_vga_ip/sdram_ip/sdram_top.v       ;         ;
; rtl/sdram_vga_ip/sdram_ip/sdram_para.v      ; yes             ; User Verilog HDL File        ; E:/AX301/21_sd_sdram_vga/rtl/sdram_vga_ip/sdram_ip/sdram_para.v      ;         ;
; rtl/sdram_vga_ip/sdram_ip/sdram_ctrl.v      ; yes             ; User Verilog HDL File        ; E:/AX301/21_sd_sdram_vga/rtl/sdram_vga_ip/sdram_ip/sdram_ctrl.v      ;         ;
; rtl/sdram_vga_ip/sdram_ip/sdram_cmd.v       ; yes             ; User Verilog HDL File        ; E:/AX301/21_sd_sdram_vga/rtl/sdram_vga_ip/sdram_ip/sdram_cmd.v       ;         ;
; rtl/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v ; yes             ; User Verilog HDL File        ; E:/AX301/21_sd_sdram_vga/rtl/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v ;         ;
; rtl/sdram_vga_ip/sdram_ip/rdfifo.v          ; yes             ; User Wizard-Generated File   ; E:/AX301/21_sd_sdram_vga/rtl/sdram_vga_ip/sdram_ip/rdfifo.v          ;         ;
; rtl/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v     ; yes             ; User Verilog HDL File        ; E:/AX301/21_sd_sdram_vga/rtl/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v     ;         ;
; rtl/sdram_vga_ip/sdram_vga_top.v            ; yes             ; User Verilog HDL File        ; E:/AX301/21_sd_sdram_vga/rtl/sdram_vga_ip/sdram_vga_top.v            ;         ;
; rtl/sd_ip/SD_TOP.v                          ; yes             ; User Verilog HDL File        ; E:/AX301/21_sd_sdram_vga/rtl/sd_ip/SD_TOP.v                          ;         ;
; rtl/sd_ip/SD_read.v                         ; yes             ; User Verilog HDL File        ; E:/AX301/21_sd_sdram_vga/rtl/sd_ip/SD_read.v                         ;         ;
; rtl/sd_ip/SD_initial.v                      ; yes             ; User Verilog HDL File        ; E:/AX301/21_sd_sdram_vga/rtl/sd_ip/SD_initial.v                      ;         ;
; rtl/system_ctrl.v                           ; yes             ; User Verilog HDL File        ; E:/AX301/21_sd_sdram_vga/rtl/system_ctrl.v                           ;         ;
; rtl/sd_sdram_vga.v                          ; yes             ; User Verilog HDL File        ; E:/AX301/21_sd_sdram_vga/rtl/sd_sdram_vga.v                          ;         ;
; altpll.tdf                                  ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal121.inc                              ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc        ;         ;
; stratix_pll.inc                             ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                           ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                           ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/sdram_pll_altpll.v                       ; yes             ; Auto-Generated Megafunction  ; E:/AX301/21_sd_sdram_vga/db/sdram_pll_altpll.v                       ;         ;
; dcfifo.tdf                                  ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf            ;         ;
; lpm_counter.inc                             ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_add_sub.inc                             ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; altdpram.inc                                ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; a_graycounter.inc                           ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_graycounter.inc     ;         ;
; a_fefifo.inc                                ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_fefifo.inc          ;         ;
; a_gray2bin.inc                              ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_gray2bin.inc        ;         ;
; dffpipe.inc                                 ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/dffpipe.inc           ;         ;
; alt_sync_fifo.inc                           ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/alt_sync_fifo.inc     ;         ;
; lpm_compare.inc                             ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; altsyncram_fifo.inc                         ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram_fifo.inc   ;         ;
; db/dcfifo_4en1.tdf                          ; yes             ; Auto-Generated Megafunction  ; E:/AX301/21_sd_sdram_vga/db/dcfifo_4en1.tdf                          ;         ;
; db/a_gray2bin_6ib.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/AX301/21_sd_sdram_vga/db/a_gray2bin_6ib.tdf                       ;         ;
; db/a_graycounter_577.tdf                    ; yes             ; Auto-Generated Megafunction  ; E:/AX301/21_sd_sdram_vga/db/a_graycounter_577.tdf                    ;         ;
; db/a_graycounter_1lc.tdf                    ; yes             ; Auto-Generated Megafunction  ; E:/AX301/21_sd_sdram_vga/db/a_graycounter_1lc.tdf                    ;         ;
; db/altsyncram_mf51.tdf                      ; yes             ; Auto-Generated Megafunction  ; E:/AX301/21_sd_sdram_vga/db/altsyncram_mf51.tdf                      ;         ;
; db/dffpipe_oe9.tdf                          ; yes             ; Auto-Generated Megafunction  ; E:/AX301/21_sd_sdram_vga/db/dffpipe_oe9.tdf                          ;         ;
; db/alt_synch_pipe_ud8.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/AX301/21_sd_sdram_vga/db/alt_synch_pipe_ud8.tdf                   ;         ;
; db/dffpipe_pe9.tdf                          ; yes             ; Auto-Generated Megafunction  ; E:/AX301/21_sd_sdram_vga/db/dffpipe_pe9.tdf                          ;         ;
; db/cmpr_b66.tdf                             ; yes             ; Auto-Generated Megafunction  ; E:/AX301/21_sd_sdram_vga/db/cmpr_b66.tdf                             ;         ;
; db/mux_j28.tdf                              ; yes             ; Auto-Generated Megafunction  ; E:/AX301/21_sd_sdram_vga/db/mux_j28.tdf                              ;         ;
; db/dcfifo_nen1.tdf                          ; yes             ; Auto-Generated Megafunction  ; E:/AX301/21_sd_sdram_vga/db/dcfifo_nen1.tdf                          ;         ;
; db/alt_synch_pipe_d98.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/AX301/21_sd_sdram_vga/db/alt_synch_pipe_d98.tdf                   ;         ;
; db/alt_synch_pipe_vd8.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/AX301/21_sd_sdram_vga/db/alt_synch_pipe_vd8.tdf                   ;         ;
; db/dffpipe_qe9.tdf                          ; yes             ; Auto-Generated Megafunction  ; E:/AX301/21_sd_sdram_vga/db/dffpipe_qe9.tdf                          ;         ;
+---------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1,524 ;
;                                             ;       ;
; Total combinational functions               ; 1327  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 540   ;
;     -- 3 input functions                    ; 229   ;
;     -- <=2 input functions                  ; 558   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1083  ;
;     -- arithmetic mode                      ; 244   ;
;                                             ;       ;
; Total registers                             ; 906   ;
;     -- Dedicated logic registers            ; 906   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 64    ;
; Total memory bits                           ; 16384 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Total PLLs                                  ; 1     ;
;     -- PLLs                                 ; 1     ;
;                                             ;       ;
; Maximum fan-out                             ; 917   ;
; Total fan-out                               ; 7770  ;
; Average fan-out                             ; 3.22  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                         ; Library Name ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sd_sdram_vga                                          ; 1327 (18)         ; 906 (0)      ; 16384       ; 0            ; 0       ; 0         ; 64   ; 0            ; |sd_sdram_vga                                                                                                                                                                                                               ;              ;
;    |SD_TOP:u_SD_TOP|                                   ; 637 (3)           ; 460 (2)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|SD_TOP:u_SD_TOP                                                                                                                                                                                               ;              ;
;       |sd_initial:sd_initial_inst|                     ; 365 (365)         ; 276 (276)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst                                                                                                                                                                    ;              ;
;       |sd_read:sd_read_inst|                           ; 269 (269)         ; 182 (182)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_read:sd_read_inst                                                                                                                                                                          ;              ;
;    |sdram_vga_top:u_sdram_vga_top|                     ; 636 (17)          ; 418 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top                                                                                                                                                                                 ;              ;
;       |sdram_2fifo_top:u_sdram_2fifo_top|              ; 423 (0)           ; 330 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top                                                                                                                                               ;              ;
;          |dcfifo_ctrl:u_dcfifo_ctrl|                   ; 247 (56)          ; 220 (40)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl                                                                                                                     ;              ;
;             |rdfifo:u_rdfifo|                          ; 99 (0)            ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo                                                                                                     ;              ;
;                |dcfifo:dcfifo_component|               ; 99 (0)            ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                             ;              ;
;                   |dcfifo_nen1:auto_generated|         ; 99 (16)           ; 90 (34)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated                                                  ;              ;
;                      |a_gray2bin_6ib:wrptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                  ;              ;
;                      |a_gray2bin_6ib:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                  ;              ;
;                      |a_graycounter_1lc:wrptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ;              ;
;                      |a_graycounter_577:rdptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p                      ;              ;
;                      |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                       ;              ;
;                         |dffpipe_qe9:dffpipe4|         ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4  ;              ;
;                      |altsyncram_mf51:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram                         ;              ;
;                      |dffpipe_oe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp                               ;              ;
;                      |dffpipe_oe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp                               ;              ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ;              ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ;              ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ;              ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ;              ;
;             |wrfifo:u_wrfifo|                          ; 92 (0)            ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo                                                                                                     ;              ;
;                |dcfifo:dcfifo_component|               ; 92 (0)            ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                             ;              ;
;                   |dcfifo_4en1:auto_generated|         ; 92 (7)            ; 90 (34)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated                                                  ;              ;
;                      |a_gray2bin_6ib:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ;              ;
;                      |a_gray2bin_6ib:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ;              ;
;                      |a_graycounter_1lc:wrptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ;              ;
;                      |a_graycounter_577:rdptr_g1p|     ; 20 (20)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p                      ;              ;
;                      |alt_synch_pipe_ud8:rs_dgwp|      ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp                       ;              ;
;                         |dffpipe_pe9:dffpipe11|        ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11 ;              ;
;                      |altsyncram_mf51:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram                         ;              ;
;                      |dffpipe_oe9:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp                               ;              ;
;                      |dffpipe_oe9:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp                               ;              ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ;              ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ;              ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ;              ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ;              ;
;          |sdram_top:u_sdramtop|                        ; 176 (0)           ; 110 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop                                                                                                                          ;              ;
;             |sdram_cmd:module_002|                     ; 58 (58)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002                                                                                                     ;              ;
;             |sdram_ctrl:module_001|                    ; 115 (115)         ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001                                                                                                    ;              ;
;             |sdram_wr_data:module_003|                 ; 3 (3)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003                                                                                                 ;              ;
;       |vga_top:u_vga_top|                              ; 196 (0)           ; 88 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top                                                                                                                                                               ;              ;
;          |vga_driver:u_vga_driver|                     ; 196 (196)         ; 88 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver                                                                                                                                       ;              ;
;    |system_ctrl:u_system_ctrl|                         ; 36 (2)            ; 28 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|system_ctrl:u_system_ctrl                                                                                                                                                                                     ;              ;
;       |sdram_pll:u_sdram_pll|                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll                                                                                                                                                               ;              ;
;          |altpll:altpll_component|                     ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component                                                                                                                                       ;              ;
;             |sdram_pll_altpll:auto_generated|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated                                                                                                       ;              ;
;       |system_delay:u_system_delay|                    ; 34 (34)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sd_sdram_vga|system_ctrl:u_system_ctrl|system_delay:u_system_delay                                                                                                                                                         ;              ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                         ; IP Include File                                                ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo ; E:/AX301/21_sd_sdram_vga/rtl/sdram_vga_ip/sdram_ip/rdfifo.v    ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo ; E:/AX301/21_sd_sdram_vga/rtl/sdram_vga_ip/sdram_ip/wrfifo.v    ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |sd_sdram_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll                                                           ; E:/AX301/21_sd_sdram_vga/rtl/sdram_vga_ip/sdram_ip/sdram_pll.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r                                                                                                             ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; work_state_r.1011 ; work_state_r.1010 ; work_state_r.1001 ; work_state_r.1000 ; work_state_r.0111 ; work_state_r.0110 ; work_state_r.0101 ; work_state_r.0100 ; work_state_r.0011 ; work_state_r.0010 ; work_state_r.0001 ; work_state_r.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; work_state_r.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; work_state_r.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; work_state_r.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; work_state_r.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0111 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1001 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1010 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1011 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r                                                                     ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; init_state_r.1001 ; init_state_r.1000 ; init_state_r.0111 ; init_state_r.0110 ; init_state_r.0101 ; init_state_r.0100 ; init_state_r.0011 ; init_state_r.0010 ; init_state_r.0001 ; init_state_r.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; init_state_r.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; init_state_r.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; init_state_r.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; init_state_r.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0110 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0111 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.1000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.1001 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate              ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; mystate.0011 ; mystate.0010 ; mystate.0001 ; mystate.0000 ; mystate.0100 ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; mystate.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ;
; mystate.0001 ; 0            ; 0            ; 1            ; 1            ; 0            ;
; mystate.0010 ; 0            ; 1            ; 0            ; 1            ; 0            ;
; mystate.0011 ; 1            ; 0            ; 0            ; 1            ; 0            ;
; mystate.0100 ; 0            ; 0            ; 0            ; 1            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                 ;
+----------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|v_active ; yes                                                              ; yes                                        ;
; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|h_active ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                              ; Reason for Removal                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                       ; Stuck at GND due to stuck port data_in                                                                                ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[9] ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[9] ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[9] ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[9] ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|grid_data_2[1..5]                                                                                                  ; Merged with sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|grid_data_2[0]                    ;
; sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|grid_data_1[1..5]                                                                                                  ; Merged with sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|grid_data_1[0]                    ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[0..6]                                                                               ; Merged with sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[7] ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[1..7]                                                                               ; Merged with sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[0] ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[0]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[7]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~4                                                                  ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~5                                                                  ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~6                                                                  ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~7                                                                  ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~5                                                                  ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~6                                                                  ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~7                                                                  ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~8                                                                  ; Lost fanout                                                                                                           ;
; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate~4                                                                                                                                             ; Lost fanout                                                                                                           ;
; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate~5                                                                                                                                             ; Lost fanout                                                                                                           ;
; SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate~7                                                                                                                                             ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0110                                                               ; Stuck at GND due to stuck port data_in                                                                                ;
; Total Number of Removed Registers = 44                                                                                                                                                     ;                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+
; Register name                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                    ;
+------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; Stuck at GND              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[0] ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                           ;
+------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 906   ;
; Number of registers using Synchronous Clear  ; 169   ;
; Number of registers using Synchronous Load   ; 43    ;
; Number of registers using Asynchronous Clear ; 370   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 549   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                   ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]                                                                            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]                                                                            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]                                                                            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                           ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]                                                                          ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                          ; 1       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|reset                                                                                                                                                    ; 14      ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[0]                                                                                                                                                ; 3       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[1]                                                                                                                                                ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[2]                                                                                                                                                ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[3]                                                                                                                                                ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[4]                                                                                                                                                ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[5]                                                                                                                                                ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[6]                                                                                                                                                ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[7]                                                                                                                                                ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[38]                                                                                                                                               ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[40]                                                                                                                                               ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[43]                                                                                                                                               ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[45]                                                                                                                                               ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[46]                                                                                                                                               ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[0]                                                                                                                                                  ; 3       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[2]                                                                                                                                                  ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[4]                                                                                                                                                  ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[7]                                                                                                                                                  ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[46]                                                                                                                                                 ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[0]                                                                                                                                                 ; 3       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[1]                                                                                                                                                 ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[2]                                                                                                                                                 ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[3]                                                                                                                                                 ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[4]                                                                                                                                                 ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[5]                                                                                                                                                 ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[6]                                                                                                                                                 ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[7]                                                                                                                                                 ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[40]                                                                                                                                                ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[41]                                                                                                                                                ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[42]                                                                                                                                                ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[44]                                                                                                                                                ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[45]                                                                                                                                                ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[46]                                                                                                                                                ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[0]                                                                                                                                                  ; 5       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[1]                                                                                                                                                  ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[2]                                                                                                                                                  ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[7]                                                                                                                                                  ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[9]                                                                                                                                                  ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[11]                                                                                                                                                 ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[13]                                                                                                                                                 ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[15]                                                                                                                                                 ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[16]                                                                                                                                                 ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[43]                                                                                                                                                 ; 2       ;
; SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[46]                                                                                                                                                 ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0 ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4    ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0 ; 9       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4    ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; 4       ;
; Total number of inverted registers = 74                                                                                                                                                             ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|hcount[3]                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_read:sd_read_inst|delay_cnt[0]                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vcount[8]                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_dis_mode[3]                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_read:sd_read_inst|aa[2]                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|aa[5]                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|key1_counter[9]                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_read:sd_read_inst|sec[30]                                                                               ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                  ;
; 17:1               ; 43 bits   ; 473 LEs       ; 43 LEs               ; 430 LEs                ; Yes        ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[17]                                                                        ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; Yes        ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_b_reg[3]                                       ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; Yes        ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_r_reg[3]                                       ;
; 18:1               ; 34 bits   ; 408 LEs       ; 34 LEs               ; 374 LEs                ; Yes        ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[37]                                                                       ;
; 18:1               ; 35 bits   ; 420 LEs       ; 35 LEs               ; 385 LEs                ; Yes        ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[10]                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnta[2]                                                                               ;
; 18:1               ; 37 bits   ; 444 LEs       ; 37 LEs               ; 407 LEs                ; Yes        ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[45]                                                                        ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[45]                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[10]                                                                             ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_read:sd_read_inst|CMD17[1]                                                                              ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|vga_g_reg[1]                                       ;
; 10:1               ; 22 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; Yes        ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_read:sd_read_inst|cnt[13]                                                                               ;
; 21:1               ; 10 bits   ; 140 LEs       ; 10 LEs               ; 130 LEs                ; Yes        ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|cnt[9]                                                                          ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]   ;
; 17:1               ; 4 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; Yes        ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD0[4]                                                                         ;
; 18:1               ; 13 bits   ; 156 LEs       ; 13 LEs               ; 143 LEs                ; Yes        ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD55[40]                                                                       ;
; 18:1               ; 12 bits   ; 144 LEs       ; 24 LEs               ; 120 LEs                ; Yes        ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|ACMD41[40]                                                                      ;
; 18:1               ; 10 bits   ; 120 LEs       ; 10 LEs               ; 110 LEs                ; Yes        ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst|CMD8[9]                                                                         ;
; 20:1               ; 5 bits    ; 65 LEs        ; 20 LEs               ; 45 LEs                 ; Yes        ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]  ;
; 32:1               ; 2 bits    ; 42 LEs        ; 8 LEs                ; 34 LEs                 ; Yes        ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]    ;
; 34:1               ; 7 bits    ; 154 LEs       ; 56 LEs               ; 98 LEs                 ; Yes        ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |sd_sdram_vga|sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver|Mux4                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mydata                                                                                ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; No         ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate                                                                               ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |sd_sdram_vga|SD_TOP:u_SD_TOP|sd_read:sd_read_inst|mystate                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for Top-level Entity: |sd_sdram_vga        ;
+------------------------------+-------+------+-----------------+
; Assignment                   ; Value ; From ; To              ;
+------------------------------+-------+------+-----------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_we          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_we          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_in[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_in[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_in[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_in[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_in[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_in[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_in[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_in[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_in[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_in[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_in[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_in[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_in[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_in[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_in[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_in[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_in[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_in[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_in[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_in[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_in[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_in[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_in[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_in[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_in[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_in[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_in[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_in[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_in[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_in[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_in[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_in[0]  ;
+------------------------------+-------+------+-----------------+


+------------------------------------------------------+
; Source assignments for SD_TOP:u_SD_TOP               ;
+------------------------------+-------+------+--------+
; Assignment                   ; Value ; From ; To     ;
+------------------------------+-------+------+--------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; init_o ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; init_o ;
+------------------------------+-------+------+--------+


+----------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top           ;
+------------------------------+-------+------+------------------+
; Assignment                   ; Value ; From ; To               ;
+------------------------------+-------+------+------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_rd           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_rd           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_out[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_out[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_out[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_out[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_out[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_out[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_out[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_out[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_out[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_out[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_out[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_out[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_out[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_out[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_out[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_out[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_out[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_out[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_out[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_out[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_out[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_out[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_out[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_out[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_out[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_out[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_out[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_out[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_out[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_out[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sys_data_out[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sys_data_out[0]  ;
+------------------------------+-------+------+------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl ;
+------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                 ;
+------------------------------+-------+------+--------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_use[8]                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_use[8]                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_use[7]                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_use[7]                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_use[6]                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_use[6]                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_use[5]                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_use[5]                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_use[4]                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_use[4]                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_use[3]                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_use[3]                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_use[2]                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_use[2]                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_use[1]                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_use[1]                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_use[0]                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_use[0]                                                         ;
+------------------------------+-------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                           ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                      ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe11 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                           ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                      ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver ;
+---------------------------+-------+------+-----------------------------------------------------+
; Assignment                ; Value ; From ; To                                                  ;
+---------------------------+-------+------+-----------------------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; v_active                                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; v_active                                            ;
; PRESERVE_REGISTER         ; on    ; -    ; h_active                                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; h_active                                            ;
+---------------------------+-------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+--------------------------------------------------------+
; Parameter Name                ; Value                       ; Type                                                   ;
+-------------------------------+-----------------------------+--------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                                                ;
; PLL_TYPE                      ; AUTO                        ; Untyped                                                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll ; Untyped                                                ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                                                ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                                                ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                                                ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                                                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                                                ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                                                ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                                                ;
; LOCK_HIGH                     ; 1                           ; Untyped                                                ;
; LOCK_LOW                      ; 1                           ; Untyped                                                ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                                                ;
; SKIP_VCO                      ; OFF                         ; Untyped                                                ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                                                ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                                                ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                                                ;
; BANDWIDTH                     ; 0                           ; Untyped                                                ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                                                ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                                                ;
; DOWN_SPREAD                   ; 0                           ; Untyped                                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                                                ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                                                ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                                                ;
; CLK3_MULTIPLY_BY              ; 1                           ; Signed Integer                                         ;
; CLK2_MULTIPLY_BY              ; 2                           ; Signed Integer                                         ;
; CLK1_MULTIPLY_BY              ; 2                           ; Signed Integer                                         ;
; CLK0_MULTIPLY_BY              ; 13                          ; Signed Integer                                         ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                                                ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                                                ;
; CLK3_DIVIDE_BY                ; 2                           ; Signed Integer                                         ;
; CLK2_DIVIDE_BY                ; 1                           ; Signed Integer                                         ;
; CLK1_DIVIDE_BY                ; 1                           ; Signed Integer                                         ;
; CLK0_DIVIDE_BY                ; 10                          ; Signed Integer                                         ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK3_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK2_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                                                ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                                                ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                                                ;
; DPA_DIVIDER                   ; 0                           ; Untyped                                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                                                ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                                                ;
; VCO_MIN                       ; 0                           ; Untyped                                                ;
; VCO_MAX                       ; 0                           ; Untyped                                                ;
; VCO_CENTER                    ; 0                           ; Untyped                                                ;
; PFD_MIN                       ; 0                           ; Untyped                                                ;
; PFD_MAX                       ; 0                           ; Untyped                                                ;
; M_INITIAL                     ; 0                           ; Untyped                                                ;
; M                             ; 0                           ; Untyped                                                ;
; N                             ; 1                           ; Untyped                                                ;
; M2                            ; 1                           ; Untyped                                                ;
; N2                            ; 1                           ; Untyped                                                ;
; SS                            ; 1                           ; Untyped                                                ;
; C0_HIGH                       ; 0                           ; Untyped                                                ;
; C1_HIGH                       ; 0                           ; Untyped                                                ;
; C2_HIGH                       ; 0                           ; Untyped                                                ;
; C3_HIGH                       ; 0                           ; Untyped                                                ;
; C4_HIGH                       ; 0                           ; Untyped                                                ;
; C5_HIGH                       ; 0                           ; Untyped                                                ;
; C6_HIGH                       ; 0                           ; Untyped                                                ;
; C7_HIGH                       ; 0                           ; Untyped                                                ;
; C8_HIGH                       ; 0                           ; Untyped                                                ;
; C9_HIGH                       ; 0                           ; Untyped                                                ;
; C0_LOW                        ; 0                           ; Untyped                                                ;
; C1_LOW                        ; 0                           ; Untyped                                                ;
; C2_LOW                        ; 0                           ; Untyped                                                ;
; C3_LOW                        ; 0                           ; Untyped                                                ;
; C4_LOW                        ; 0                           ; Untyped                                                ;
; C5_LOW                        ; 0                           ; Untyped                                                ;
; C6_LOW                        ; 0                           ; Untyped                                                ;
; C7_LOW                        ; 0                           ; Untyped                                                ;
; C8_LOW                        ; 0                           ; Untyped                                                ;
; C9_LOW                        ; 0                           ; Untyped                                                ;
; C0_INITIAL                    ; 0                           ; Untyped                                                ;
; C1_INITIAL                    ; 0                           ; Untyped                                                ;
; C2_INITIAL                    ; 0                           ; Untyped                                                ;
; C3_INITIAL                    ; 0                           ; Untyped                                                ;
; C4_INITIAL                    ; 0                           ; Untyped                                                ;
; C5_INITIAL                    ; 0                           ; Untyped                                                ;
; C6_INITIAL                    ; 0                           ; Untyped                                                ;
; C7_INITIAL                    ; 0                           ; Untyped                                                ;
; C8_INITIAL                    ; 0                           ; Untyped                                                ;
; C9_INITIAL                    ; 0                           ; Untyped                                                ;
; C0_MODE                       ; BYPASS                      ; Untyped                                                ;
; C1_MODE                       ; BYPASS                      ; Untyped                                                ;
; C2_MODE                       ; BYPASS                      ; Untyped                                                ;
; C3_MODE                       ; BYPASS                      ; Untyped                                                ;
; C4_MODE                       ; BYPASS                      ; Untyped                                                ;
; C5_MODE                       ; BYPASS                      ; Untyped                                                ;
; C6_MODE                       ; BYPASS                      ; Untyped                                                ;
; C7_MODE                       ; BYPASS                      ; Untyped                                                ;
; C8_MODE                       ; BYPASS                      ; Untyped                                                ;
; C9_MODE                       ; BYPASS                      ; Untyped                                                ;
; C0_PH                         ; 0                           ; Untyped                                                ;
; C1_PH                         ; 0                           ; Untyped                                                ;
; C2_PH                         ; 0                           ; Untyped                                                ;
; C3_PH                         ; 0                           ; Untyped                                                ;
; C4_PH                         ; 0                           ; Untyped                                                ;
; C5_PH                         ; 0                           ; Untyped                                                ;
; C6_PH                         ; 0                           ; Untyped                                                ;
; C7_PH                         ; 0                           ; Untyped                                                ;
; C8_PH                         ; 0                           ; Untyped                                                ;
; C9_PH                         ; 0                           ; Untyped                                                ;
; L0_HIGH                       ; 1                           ; Untyped                                                ;
; L1_HIGH                       ; 1                           ; Untyped                                                ;
; G0_HIGH                       ; 1                           ; Untyped                                                ;
; G1_HIGH                       ; 1                           ; Untyped                                                ;
; G2_HIGH                       ; 1                           ; Untyped                                                ;
; G3_HIGH                       ; 1                           ; Untyped                                                ;
; E0_HIGH                       ; 1                           ; Untyped                                                ;
; E1_HIGH                       ; 1                           ; Untyped                                                ;
; E2_HIGH                       ; 1                           ; Untyped                                                ;
; E3_HIGH                       ; 1                           ; Untyped                                                ;
; L0_LOW                        ; 1                           ; Untyped                                                ;
; L1_LOW                        ; 1                           ; Untyped                                                ;
; G0_LOW                        ; 1                           ; Untyped                                                ;
; G1_LOW                        ; 1                           ; Untyped                                                ;
; G2_LOW                        ; 1                           ; Untyped                                                ;
; G3_LOW                        ; 1                           ; Untyped                                                ;
; E0_LOW                        ; 1                           ; Untyped                                                ;
; E1_LOW                        ; 1                           ; Untyped                                                ;
; E2_LOW                        ; 1                           ; Untyped                                                ;
; E3_LOW                        ; 1                           ; Untyped                                                ;
; L0_INITIAL                    ; 1                           ; Untyped                                                ;
; L1_INITIAL                    ; 1                           ; Untyped                                                ;
; G0_INITIAL                    ; 1                           ; Untyped                                                ;
; G1_INITIAL                    ; 1                           ; Untyped                                                ;
; G2_INITIAL                    ; 1                           ; Untyped                                                ;
; G3_INITIAL                    ; 1                           ; Untyped                                                ;
; E0_INITIAL                    ; 1                           ; Untyped                                                ;
; E1_INITIAL                    ; 1                           ; Untyped                                                ;
; E2_INITIAL                    ; 1                           ; Untyped                                                ;
; E3_INITIAL                    ; 1                           ; Untyped                                                ;
; L0_MODE                       ; BYPASS                      ; Untyped                                                ;
; L1_MODE                       ; BYPASS                      ; Untyped                                                ;
; G0_MODE                       ; BYPASS                      ; Untyped                                                ;
; G1_MODE                       ; BYPASS                      ; Untyped                                                ;
; G2_MODE                       ; BYPASS                      ; Untyped                                                ;
; G3_MODE                       ; BYPASS                      ; Untyped                                                ;
; E0_MODE                       ; BYPASS                      ; Untyped                                                ;
; E1_MODE                       ; BYPASS                      ; Untyped                                                ;
; E2_MODE                       ; BYPASS                      ; Untyped                                                ;
; E3_MODE                       ; BYPASS                      ; Untyped                                                ;
; L0_PH                         ; 0                           ; Untyped                                                ;
; L1_PH                         ; 0                           ; Untyped                                                ;
; G0_PH                         ; 0                           ; Untyped                                                ;
; G1_PH                         ; 0                           ; Untyped                                                ;
; G2_PH                         ; 0                           ; Untyped                                                ;
; G3_PH                         ; 0                           ; Untyped                                                ;
; E0_PH                         ; 0                           ; Untyped                                                ;
; E1_PH                         ; 0                           ; Untyped                                                ;
; E2_PH                         ; 0                           ; Untyped                                                ;
; E3_PH                         ; 0                           ; Untyped                                                ;
; M_PH                          ; 0                           ; Untyped                                                ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; CLK0_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK1_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK2_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK3_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK4_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK5_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK6_COUNTER                  ; E0                          ; Untyped                                                ;
; CLK7_COUNTER                  ; E1                          ; Untyped                                                ;
; CLK8_COUNTER                  ; E2                          ; Untyped                                                ;
; CLK9_COUNTER                  ; E3                          ; Untyped                                                ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; M_TIME_DELAY                  ; 0                           ; Untyped                                                ;
; N_TIME_DELAY                  ; 0                           ; Untyped                                                ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                                                ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                                                ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                                                ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                                                ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                                                ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                                                ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                                                ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                                                ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                                                ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                                                ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                                                ;
; VCO_POST_SCALE                ; 0                           ; Untyped                                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                                                ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK2                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK3                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                                                ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                                                ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                                                ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                                                ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; CBXI_PARAMETER                ; sdram_pll_altpll            ; Untyped                                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                                                ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                                                ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                                                ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                                         ;
+-------------------------------+-----------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; idle           ; 0000  ; Unsigned Binary                                                ;
; send_cmd0      ; 0001  ; Unsigned Binary                                                ;
; wait_01        ; 0010  ; Unsigned Binary                                                ;
; waitb          ; 0011  ; Unsigned Binary                                                ;
; send_cmd8      ; 0100  ; Unsigned Binary                                                ;
; waita          ; 0101  ; Unsigned Binary                                                ;
; send_cmd55     ; 0110  ; Unsigned Binary                                                ;
; send_acmd41    ; 0111  ; Unsigned Binary                                                ;
; init_done      ; 1000  ; Unsigned Binary                                                ;
; init_fail      ; 1001  ; Unsigned Binary                                                ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SD_TOP:u_SD_TOP|sd_read:sd_read_inst ;
+----------------+----------------------------------+-------------------------------+
; Parameter Name ; Value                            ; Type                          ;
+----------------+----------------------------------+-------------------------------+
; sec_length     ; 110000000000                     ; Unsigned Binary               ;
; SADDR          ; 00000000000000000010000001000000 ; Unsigned Binary               ;
+----------------+----------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001 ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                       ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------+
; TRP_CLK        ; 000000100 ; Unsigned Binary                                                                                                            ;
; TRFC_CLK       ; 000000110 ; Unsigned Binary                                                                                                            ;
; TMRD_CLK       ; 000000110 ; Unsigned Binary                                                                                                            ;
; TRCD_CLK       ; 000000010 ; Unsigned Binary                                                                                                            ;
; TCL_CLK        ; 000000011 ; Unsigned Binary                                                                                                            ;
; TDAL_CLK       ; 000000011 ; Unsigned Binary                                                                                                            ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                        ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                                                        ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                                                        ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                               ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                               ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                               ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                        ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                               ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                               ;
; CBXI_PARAMETER          ; dcfifo_4en1  ; Untyped                                                                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                        ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                                                        ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                                                        ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                               ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                               ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                               ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                        ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                               ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                               ;
; CBXI_PARAMETER          ; dcfifo_nen1  ; Untyped                                                                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver ;
+----------------+------------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                             ;
+----------------+------------------+----------------------------------------------------------------------------------+
; H_ACTIVE       ; 0000010000000000 ; Unsigned Binary                                                                  ;
; H_FP           ; 0000000000011000 ; Unsigned Binary                                                                  ;
; H_SYNC         ; 0000000010001000 ; Unsigned Binary                                                                  ;
; H_BP           ; 0000000010100000 ; Unsigned Binary                                                                  ;
; V_ACTIVE       ; 0000001100000000 ; Unsigned Binary                                                                  ;
; V_FP           ; 0000000000000011 ; Unsigned Binary                                                                  ;
; V_SYNC         ; 0000000000000110 ; Unsigned Binary                                                                  ;
; V_BP           ; 0000000000011101 ; Unsigned Binary                                                                  ;
; H_TOTAL        ; 0000010101000000 ; Unsigned Binary                                                                  ;
; V_TOTAL        ; 0000001100100110 ; Unsigned Binary                                                                  ;
+----------------+------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                            ;
+-------------------------------+-------------------------------------------------------------------------+
; Name                          ; Value                                                                   ;
+-------------------------------+-------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                       ;
; Entity Instance               ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                  ;
;     -- PLL_TYPE               ; AUTO                                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                                       ;
+-------------------------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                 ;
; Entity Instance            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                                        ;
;     -- LPM_WIDTH           ; 16                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
; Entity Instance            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                                        ;
;     -- LPM_WIDTH           ; 16                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop"                                                   ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; sdram_addr ; Output ; Warning  ; Output or bidir port (13 bits) is wider than the port expression (12 bits) it drives; bit(s) "sdram_addr[12..12]" have no fanouts ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top"                                   ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; wr_length[7..0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_length[8]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rd_length[7..0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_length[8]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wr_addr             ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_max_addr[19..18] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wr_max_addr[22..20] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_max_addr[17..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_addr             ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_max_addr[19..18] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rd_max_addr[22..20] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_max_addr[17..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; frame_write_done    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; frame_read_done     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top"                                                                                                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_addr      ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; vga_de          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; sdram_init_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SD_TOP:u_SD_TOP|sd_read:sd_read_inst"                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; mystate_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_come_o   ; Output ; Info     ; Explicitly unconnected                                                              ;
; rx            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; picture_store ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst"                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; rx    ; Output ; Info     ; Explicitly unconnected                                                              ;
; state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Wed Dec 28 10:26:50 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sd_sdram_vga -c sd_sdram_vga
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_ip/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/vga_ip/vga_top.v
    Info (12023): Found entity 1: vga_top
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/vga_ip/vga_driver.v
    Info (12023): Found entity 1: vga_driver
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/vga_ip/vga_display.v
    Info (12023): Found entity 1: lcd_display
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_ip/wrfifo.v
    Info (12023): Found entity 1: wrfifo
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_ip/sdram_wr_data.v
    Info (12023): Found entity 1: sdram_wr_data
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_ip/sdram_top.v
    Info (12023): Found entity 1: sdram_top
Info (12021): Found 0 design units, including 0 entities, in source file rtl/sdram_vga_ip/sdram_ip/sdram_para.v
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_ip/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_ip/sdram_cmd.v
    Info (12023): Found entity 1: sdram_cmd
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v
    Info (12023): Found entity 1: sdram_2fifo_top
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_ip/rdfifo.v
    Info (12023): Found entity 1: rdfifo
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v
    Info (12023): Found entity 1: dcfifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_vga_ip/sdram_vga_top.v
    Info (12023): Found entity 1: sdram_vga_top
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sd_ip/sd_top.v
    Info (12023): Found entity 1: SD_TOP
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sd_ip/sd_read.v
    Info (12023): Found entity 1: sd_read
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sd_ip/sd_initial.v
    Info (12023): Found entity 1: sd_initial
Info (12021): Found 2 design units, including 2 entities, in source file rtl/system_ctrl.v
    Info (12023): Found entity 1: system_ctrl
    Info (12023): Found entity 2: system_delay
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sd_sdram_vga.v
    Info (12023): Found entity 1: sd_sdram_vga
Warning (10236): Verilog HDL Implicit Net warning at sdram_vga_top.v(97): created implicit net for "vga_framesync"
Warning (10236): Verilog HDL Implicit Net warning at sdram_vga_top.v(121): created implicit net for "sdr_addr_set"
Info (12127): Elaborating entity "sd_sdram_vga" for the top level hierarchy
Info (12128): Elaborating entity "system_ctrl" for hierarchy "system_ctrl:u_system_ctrl"
Info (12128): Elaborating entity "system_delay" for hierarchy "system_ctrl:u_system_ctrl|system_delay:u_system_delay"
Info (12128): Elaborating entity "sdram_pll" for hierarchy "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "13"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v
    Info (12023): Found entity 1: sdram_pll_altpll
Info (12128): Elaborating entity "sdram_pll_altpll" for hierarchy "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated"
Info (12128): Elaborating entity "SD_TOP" for hierarchy "SD_TOP:u_SD_TOP"
Info (12128): Elaborating entity "sd_initial" for hierarchy "SD_TOP:u_SD_TOP|sd_initial:sd_initial_inst"
Info (12128): Elaborating entity "sd_read" for hierarchy "SD_TOP:u_SD_TOP|sd_read:sd_read_inst"
Warning (10036): Verilog HDL or VHDL warning at SD_read.v(84): object "CMDY" assigned a value but never read
Info (12128): Elaborating entity "sdram_vga_top" for hierarchy "sdram_vga_top:u_sdram_vga_top"
Info (12128): Elaborating entity "sdram_2fifo_top" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top"
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001"
Info (10264): Verilog HDL Case Statement information at sdram_ctrl.v(231): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_cmd" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002"
Info (12128): Elaborating entity "sdram_wr_data" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003"
Info (12128): Elaborating entity "dcfifo_ctrl" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl"
Info (12128): Elaborating entity "wrfifo" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_4en1.tdf
    Info (12023): Found entity 1: dcfifo_4en1
Info (12128): Elaborating entity "dcfifo_4en1" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mf51.tdf
    Info (12023): Found entity 1: altsyncram_mf51
Info (12128): Elaborating entity "altsyncram_mf51" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ud8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ud8
Info (12128): Elaborating entity "alt_synch_pipe_ud8" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11"
Info (12128): Elaborating entity "alt_synch_pipe_ud8" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "rdfifo" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_nen1.tdf
    Info (12023): Found entity 1: dcfifo_nen1
Info (12128): Elaborating entity "dcfifo_nen1" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d98.tdf
    Info (12023): Found entity 1: alt_synch_pipe_d98
Info (12128): Elaborating entity "alt_synch_pipe_d98" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4"
Info (12128): Elaborating entity "vga_top" for hierarchy "sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top"
Info (12128): Elaborating entity "vga_driver" for hierarchy "sdram_vga_top:u_sdram_vga_top|vga_top:u_vga_top|vga_driver:u_vga_driver"
Warning (10230): Verilog HDL assignment warning at vga_driver.v(168): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at vga_driver.v(170): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at vga_driver.v(173): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at vga_driver.v(175): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at vga_driver.v(178): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at vga_driver.v(180): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at vga_driver.v(183): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at vga_driver.v(185): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at vga_driver.v(188): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at vga_driver.v(200): truncated value with size 6 to match size of target (5)
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdf_use[7]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdf_use[6]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdf_use[5]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdf_use[4]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdf_use[3]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdf_use[2]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdf_use[1]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdf_use[0]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdf_use[7]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdf_use[6]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdf_use[5]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdf_use[4]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdf_use[3]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdf_use[2]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdf_use[1]"
        Warning (14320): Synthesized away node "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdf_use[0]"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "S_DQM[0]" is stuck at GND
    Warning (13410): Pin "S_DQM[1]" is stuck at GND
    Warning (13410): Pin "S_A[12]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "SD_TOP:u_SD_TOP|init_o"
    Info (17048): Logic cell "sdram_vga_top:u_sdram_vga_top|sys_data_out[11]"
    Info (17048): Logic cell "sdram_vga_top:u_sdram_vga_top|sys_data_out[12]"
    Info (17048): Logic cell "sdram_vga_top:u_sdram_vga_top|sys_data_out[13]"
    Info (17048): Logic cell "sdram_vga_top:u_sdram_vga_top|sys_data_out[14]"
    Info (17048): Logic cell "sdram_vga_top:u_sdram_vga_top|sys_data_out[15]"
    Info (17048): Logic cell "sdram_vga_top:u_sdram_vga_top|sys_data_out[5]"
    Info (17048): Logic cell "sdram_vga_top:u_sdram_vga_top|sys_data_out[6]"
    Info (17048): Logic cell "sdram_vga_top:u_sdram_vga_top|sys_data_out[7]"
    Info (17048): Logic cell "sdram_vga_top:u_sdram_vga_top|sys_data_out[8]"
    Info (17048): Logic cell "sdram_vga_top:u_sdram_vga_top|sys_data_out[9]"
    Info (17048): Logic cell "sdram_vga_top:u_sdram_vga_top|sys_data_out[10]"
    Info (17048): Logic cell "sdram_vga_top:u_sdram_vga_top|sys_data_out[0]"
    Info (17048): Logic cell "sdram_vga_top:u_sdram_vga_top|sys_data_out[1]"
    Info (17048): Logic cell "sdram_vga_top:u_sdram_vga_top|sys_data_out[2]"
    Info (17048): Logic cell "sdram_vga_top:u_sdram_vga_top|sys_data_out[3]"
    Info (17048): Logic cell "sdram_vga_top:u_sdram_vga_top|sys_data_out[4]"
    Info (17048): Logic cell "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdf_use[8]"
    Info (17048): Logic cell "sys_data_in[0]"
    Info (17048): Logic cell "sys_data_in[1]"
    Info (17048): Logic cell "sys_data_in[2]"
    Info (17048): Logic cell "sys_data_in[3]"
    Info (17048): Logic cell "sys_data_in[4]"
    Info (17048): Logic cell "sys_data_in[5]"
    Info (17048): Logic cell "sys_data_in[6]"
    Info (17048): Logic cell "sys_data_in[7]"
    Info (17048): Logic cell "sys_data_in[8]"
    Info (17048): Logic cell "sys_data_in[9]"
    Info (17048): Logic cell "sys_data_in[10]"
    Info (17048): Logic cell "sys_data_in[11]"
    Info (17048): Logic cell "sys_data_in[12]"
    Info (17048): Logic cell "sys_data_in[13]"
    Info (17048): Logic cell "sys_data_in[14]"
    Info (17048): Logic cell "sys_data_in[15]"
Info (144001): Generated suppressed messages file E:/AX301/21_sd_sdram_vga/output_files/sd_sdram_vga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1641 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 44 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1544 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 470 megabytes
    Info: Processing ended: Wed Dec 28 10:26:58 2016
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/AX301/21_sd_sdram_vga/output_files/sd_sdram_vga.map.smsg.


