{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 30 15:16:03 2011 " "Info: Processing started: Mon May 30 15:16:03 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mult_contador -c Mult_contador --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mult_contador -c Mult_contador --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q0\[0\] " "Warning: Node \"contador:contador1\|q0\[0\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q1\[0\] " "Warning: Node \"contador:contador1\|q1\[0\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q2\[0\] " "Warning: Node \"contador:contador1\|q2\[0\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q3\[0\] " "Warning: Node \"contador:contador1\|q3\[0\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q0\[2\] " "Warning: Node \"contador:contador1\|q0\[2\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q1\[2\] " "Warning: Node \"contador:contador1\|q1\[2\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q3\[2\] " "Warning: Node \"contador:contador1\|q3\[2\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q2\[1\] " "Warning: Node \"contador:contador1\|q2\[1\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q0\[1\] " "Warning: Node \"contador:contador1\|q0\[1\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q3\[1\] " "Warning: Node \"contador:contador1\|q3\[1\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "contador:contador1\|q1\[1\] " "Warning: Node \"contador:contador1\|q1\[1\]\" is a latch" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sel\[1\] " "Info: Assuming node \"sel\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sel\[0\] " "Info: Assuming node \"sel\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "contador:contador1\|Equal4~2 " "Info: Detected gated clock \"contador:contador1\|Equal4~2\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:contador1\|Equal4~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "contador:contador1\|Equal4~0 " "Info: Detected gated clock \"contador:contador1\|Equal4~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:contador1\|Equal4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divider:div_clk\|D " "Info: Detected ripple clock \"Divider:div_clk\|D\" as buffer" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divider:div_clk\|D" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "contador:contador1\|Equal4~1 " "Info: Detected gated clock \"contador:contador1\|Equal4~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:contador1\|Equal4~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "contador:contador1\|Equal0~0 " "Info: Detected gated clock \"contador:contador1\|Equal0~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:contador1\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Divider:div_clk\|count0\[4\] register Divider:div_clk\|D 228.26 MHz 4.381 ns Internal " "Info: Clock \"clk\" has Internal fmax of 228.26 MHz between source register \"Divider:div_clk\|count0\[4\]\" and destination register \"Divider:div_clk\|D\" (period= 4.381 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.672 ns + Longest register register " "Info: + Longest register to register delay is 3.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Divider:div_clk\|count0\[4\] 1 REG LCFF_X29_Y30_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y30_N5; Fanout = 3; REG Node = 'Divider:div_clk\|count0\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divider:div_clk|count0[4] } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.438 ns) 1.168 ns Divider:div_clk\|Equal0~1 2 COMB LCCOMB_X30_Y30_N30 1 " "Info: 2: + IC(0.730 ns) + CELL(0.438 ns) = 1.168 ns; Loc. = LCCOMB_X30_Y30_N30; Fanout = 1; COMB Node = 'Divider:div_clk\|Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { Divider:div_clk|count0[4] Divider:div_clk|Equal0~1 } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 1.841 ns Divider:div_clk\|Equal0~2 3 COMB LCCOMB_X30_Y30_N24 17 " "Info: 3: + IC(0.253 ns) + CELL(0.420 ns) = 1.841 ns; Loc. = LCCOMB_X30_Y30_N24; Fanout = 17; COMB Node = 'Divider:div_clk\|Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Divider:div_clk|Equal0~1 Divider:div_clk|Equal0~2 } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.150 ns) 2.439 ns Divider:div_clk\|D~0 4 COMB LCCOMB_X31_Y30_N28 11 " "Info: 4: + IC(0.448 ns) + CELL(0.150 ns) = 2.439 ns; Loc. = LCCOMB_X31_Y30_N28; Fanout = 11; COMB Node = 'Divider:div_clk\|D~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { Divider:div_clk|Equal0~2 Divider:div_clk|D~0 } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.419 ns) 3.588 ns Divider:div_clk\|D~1 5 COMB LCCOMB_X31_Y32_N20 1 " "Info: 5: + IC(0.730 ns) + CELL(0.419 ns) = 3.588 ns; Loc. = LCCOMB_X31_Y32_N20; Fanout = 1; COMB Node = 'Divider:div_clk\|D~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { Divider:div_clk|D~0 Divider:div_clk|D~1 } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.672 ns Divider:div_clk\|D 6 REG LCFF_X31_Y32_N21 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.672 ns; Loc. = LCFF_X31_Y32_N21; Fanout = 2; REG Node = 'Divider:div_clk\|D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Divider:div_clk|D~1 Divider:div_clk|D } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.511 ns ( 41.15 % ) " "Info: Total cell delay = 1.511 ns ( 41.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.161 ns ( 58.85 % ) " "Info: Total interconnect delay = 2.161 ns ( 58.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.672 ns" { Divider:div_clk|count0[4] Divider:div_clk|Equal0~1 Divider:div_clk|Equal0~2 Divider:div_clk|D~0 Divider:div_clk|D~1 Divider:div_clk|D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.672 ns" { Divider:div_clk|count0[4] {} Divider:div_clk|Equal0~1 {} Divider:div_clk|Equal0~2 {} Divider:div_clk|D~0 {} Divider:div_clk|D~1 {} Divider:div_clk|D {} } { 0.000ns 0.730ns 0.253ns 0.448ns 0.730ns 0.000ns } { 0.000ns 0.438ns 0.420ns 0.150ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.495 ns - Smallest " "Info: - Smallest clock skew is -0.495 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.153 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.537 ns) 2.153 ns Divider:div_clk\|D 2 REG LCFF_X31_Y32_N21 2 " "Info: 2: + IC(0.637 ns) + CELL(0.537 ns) = 2.153 ns; Loc. = LCFF_X31_Y32_N21; Fanout = 2; REG Node = 'Divider:div_clk\|D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { clk Divider:div_clk|D } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 70.41 % ) " "Info: Total cell delay = 1.516 ns ( 70.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.637 ns ( 29.59 % ) " "Info: Total interconnect delay = 0.637 ns ( 29.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { clk Divider:div_clk|D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.153 ns" { clk {} clk~combout {} Divider:div_clk|D {} } { 0.000ns 0.000ns 0.637ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.648 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk~clkctrl 2 COMB CLKCTRL_G11 40 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.648 ns Divider:div_clk\|count0\[4\] 3 REG LCFF_X29_Y30_N5 3 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.648 ns; Loc. = LCFF_X29_Y30_N5; Fanout = 3; REG Node = 'Divider:div_clk\|count0\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clk~clkctrl Divider:div_clk|count0[4] } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.25 % ) " "Info: Total cell delay = 1.516 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { clk clk~clkctrl Divider:div_clk|count0[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { clk {} clk~combout {} clk~clkctrl {} Divider:div_clk|count0[4] {} } { 0.000ns 0.000ns 0.113ns 1.019ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { clk Divider:div_clk|D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.153 ns" { clk {} clk~combout {} Divider:div_clk|D {} } { 0.000ns 0.000ns 0.637ns } { 0.000ns 0.979ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { clk clk~clkctrl Divider:div_clk|count0[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { clk {} clk~combout {} clk~clkctrl {} Divider:div_clk|count0[4] {} } { 0.000ns 0.000ns 0.113ns 1.019ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.672 ns" { Divider:div_clk|count0[4] Divider:div_clk|Equal0~1 Divider:div_clk|Equal0~2 Divider:div_clk|D~0 Divider:div_clk|D~1 Divider:div_clk|D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.672 ns" { Divider:div_clk|count0[4] {} Divider:div_clk|Equal0~1 {} Divider:div_clk|Equal0~2 {} Divider:div_clk|D~0 {} Divider:div_clk|D~1 {} Divider:div_clk|D {} } { 0.000ns 0.730ns 0.253ns 0.448ns 0.730ns 0.000ns } { 0.000ns 0.438ns 0.420ns 0.150ns 0.419ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { clk Divider:div_clk|D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.153 ns" { clk {} clk~combout {} Divider:div_clk|D {} } { 0.000ns 0.000ns 0.637ns } { 0.000ns 0.979ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { clk clk~clkctrl Divider:div_clk|count0[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { clk {} clk~combout {} clk~clkctrl {} Divider:div_clk|count0[4] {} } { 0.000ns 0.000ns 0.113ns 1.019ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "contador:contador1\|\\process_3:count\[2\] sel\[0\] clk -0.563 ns register " "Info: tsu for register \"contador:contador1\|\\process_3:count\[2\]\" (data pin = \"sel\[0\]\", clock pin = \"clk\") is -0.563 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.262 ns + Longest pin register " "Info: + Longest pin to register delay is 4.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sel\[0\] 1 CLK PIN_N25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 11; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.651 ns) + CELL(0.271 ns) 2.921 ns contador:contador1\|Equal4~2 2 COMB LCCOMB_X29_Y16_N28 4 " "Info: 2: + IC(1.651 ns) + CELL(0.271 ns) = 2.921 ns; Loc. = LCCOMB_X29_Y16_N28; Fanout = 4; COMB Node = 'contador:contador1\|Equal4~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { sel[0] contador:contador1|Equal4~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.660 ns) 4.262 ns contador:contador1\|\\process_3:count\[2\] 3 REG LCFF_X27_Y16_N1 4 " "Info: 3: + IC(0.681 ns) + CELL(0.660 ns) = 4.262 ns; Loc. = LCFF_X27_Y16_N1; Fanout = 4; REG Node = 'contador:contador1\|\\process_3:count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { contador:contador1|Equal4~2 contador:contador1|\process_3:count[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.930 ns ( 45.28 % ) " "Info: Total cell delay = 1.930 ns ( 45.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.332 ns ( 54.72 % ) " "Info: Total interconnect delay = 2.332 ns ( 54.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.262 ns" { sel[0] contador:contador1|Equal4~2 contador:contador1|\process_3:count[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.262 ns" { sel[0] {} sel[0]~combout {} contador:contador1|Equal4~2 {} contador:contador1|\process_3:count[2] {} } { 0.000ns 0.000ns 1.651ns 0.681ns } { 0.000ns 0.999ns 0.271ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.789 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 4.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.787 ns) 2.403 ns Divider:div_clk\|D 2 REG LCFF_X31_Y32_N21 2 " "Info: 2: + IC(0.637 ns) + CELL(0.787 ns) = 2.403 ns; Loc. = LCFF_X31_Y32_N21; Fanout = 2; REG Node = 'Divider:div_clk\|D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { clk Divider:div_clk|D } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.000 ns) 3.222 ns Divider:div_clk\|D~clkctrl 3 COMB CLKCTRL_G9 11 " "Info: 3: + IC(0.819 ns) + CELL(0.000 ns) = 3.222 ns; Loc. = CLKCTRL_G9; Fanout = 11; COMB Node = 'Divider:div_clk\|D~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { Divider:div_clk|D Divider:div_clk|D~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 4.789 ns contador:contador1\|\\process_3:count\[2\] 4 REG LCFF_X27_Y16_N1 4 " "Info: 4: + IC(1.030 ns) + CELL(0.537 ns) = 4.789 ns; Loc. = LCFF_X27_Y16_N1; Fanout = 4; REG Node = 'contador:contador1\|\\process_3:count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { Divider:div_clk|D~clkctrl contador:contador1|\process_3:count[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 48.09 % ) " "Info: Total cell delay = 2.303 ns ( 48.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.486 ns ( 51.91 % ) " "Info: Total interconnect delay = 2.486 ns ( 51.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.789 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl contador:contador1|\process_3:count[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.789 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} contador:contador1|\process_3:count[2] {} } { 0.000ns 0.000ns 0.637ns 0.819ns 1.030ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.262 ns" { sel[0] contador:contador1|Equal4~2 contador:contador1|\process_3:count[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.262 ns" { sel[0] {} sel[0]~combout {} contador:contador1|Equal4~2 {} contador:contador1|\process_3:count[2] {} } { 0.000ns 0.000ns 1.651ns 0.681ns } { 0.000ns 0.999ns 0.271ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.789 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl contador:contador1|\process_3:count[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.789 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} contador:contador1|\process_3:count[2] {} } { 0.000ns 0.000ns 0.637ns 0.819ns 1.030ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sel\[0\] s\[0\] contador:contador1\|q0\[0\] 13.848 ns register " "Info: tco from clock \"sel\[0\]\" to destination pin \"s\[0\]\" through register \"contador:contador1\|q0\[0\]\" is 13.848 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] source 6.278 ns + Longest register " "Info: + Longest clock path from clock \"sel\[0\]\" to source register is 6.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sel\[0\] 1 CLK PIN_N25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 11; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.651 ns) + CELL(0.275 ns) 2.925 ns contador:contador1\|Equal0~0 2 COMB LCCOMB_X29_Y16_N18 4 " "Info: 2: + IC(1.651 ns) + CELL(0.275 ns) = 2.925 ns; Loc. = LCCOMB_X29_Y16_N18; Fanout = 4; COMB Node = 'contador:contador1\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { sel[0] contador:contador1|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.822 ns) + CELL(0.000 ns) 4.747 ns contador:contador1\|Equal0~0clkctrl 3 COMB CLKCTRL_G13 3 " "Info: 3: + IC(1.822 ns) + CELL(0.000 ns) = 4.747 ns; Loc. = CLKCTRL_G13; Fanout = 3; COMB Node = 'contador:contador1\|Equal0~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { contador:contador1|Equal0~0 contador:contador1|Equal0~0clkctrl } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.150 ns) 6.278 ns contador:contador1\|q0\[0\] 4 REG LCCOMB_X30_Y16_N14 1 " "Info: 4: + IC(1.381 ns) + CELL(0.150 ns) = 6.278 ns; Loc. = LCCOMB_X30_Y16_N14; Fanout = 1; REG Node = 'contador:contador1\|q0\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { contador:contador1|Equal0~0clkctrl contador:contador1|q0[0] } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.424 ns ( 22.68 % ) " "Info: Total cell delay = 1.424 ns ( 22.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.854 ns ( 77.32 % ) " "Info: Total interconnect delay = 4.854 ns ( 77.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.278 ns" { sel[0] contador:contador1|Equal0~0 contador:contador1|Equal0~0clkctrl contador:contador1|q0[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.278 ns" { sel[0] {} sel[0]~combout {} contador:contador1|Equal0~0 {} contador:contador1|Equal0~0clkctrl {} contador:contador1|q0[0] {} } { 0.000ns 0.000ns 1.651ns 1.822ns 1.381ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.570 ns + Longest register pin " "Info: + Longest register to pin delay is 7.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador:contador1\|q0\[0\] 1 REG LCCOMB_X30_Y16_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y16_N14; Fanout = 1; REG Node = 'contador:contador1\|q0\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:contador1|q0[0] } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.438 ns) 1.195 ns contador:contador1\|Mux2~0 2 COMB LCCOMB_X29_Y16_N14 1 " "Info: 2: + IC(0.757 ns) + CELL(0.438 ns) = 1.195 ns; Loc. = LCCOMB_X29_Y16_N14; Fanout = 1; COMB Node = 'contador:contador1\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { contador:contador1|q0[0] contador:contador1|Mux2~0 } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 1.719 ns contador:contador1\|Mux2~1 3 COMB LCCOMB_X29_Y16_N24 7 " "Info: 3: + IC(0.253 ns) + CELL(0.271 ns) = 1.719 ns; Loc. = LCCOMB_X29_Y16_N24; Fanout = 7; COMB Node = 'contador:contador1\|Mux2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { contador:contador1|Mux2~0 contador:contador1|Mux2~1 } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.420 ns) 3.895 ns seg7:conversor\|Mux6~0 4 COMB LCCOMB_X28_Y3_N24 1 " "Info: 4: + IC(1.756 ns) + CELL(0.420 ns) = 3.895 ns; Loc. = LCCOMB_X28_Y3_N24; Fanout = 1; COMB Node = 'seg7:conversor\|Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.176 ns" { contador:contador1|Mux2~1 seg7:conversor|Mux6~0 } "NODE_NAME" } } { "seg7.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/seg7.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(2.798 ns) 7.570 ns s\[0\] 5 PIN PIN_AF10 0 " "Info: 5: + IC(0.877 ns) + CELL(2.798 ns) = 7.570 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 's\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { seg7:conversor|Mux6~0 s[0] } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.927 ns ( 51.88 % ) " "Info: Total cell delay = 3.927 ns ( 51.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.643 ns ( 48.12 % ) " "Info: Total interconnect delay = 3.643 ns ( 48.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.570 ns" { contador:contador1|q0[0] contador:contador1|Mux2~0 contador:contador1|Mux2~1 seg7:conversor|Mux6~0 s[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.570 ns" { contador:contador1|q0[0] {} contador:contador1|Mux2~0 {} contador:contador1|Mux2~1 {} seg7:conversor|Mux6~0 {} s[0] {} } { 0.000ns 0.757ns 0.253ns 1.756ns 0.877ns } { 0.000ns 0.438ns 0.271ns 0.420ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.278 ns" { sel[0] contador:contador1|Equal0~0 contador:contador1|Equal0~0clkctrl contador:contador1|q0[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.278 ns" { sel[0] {} sel[0]~combout {} contador:contador1|Equal0~0 {} contador:contador1|Equal0~0clkctrl {} contador:contador1|q0[0] {} } { 0.000ns 0.000ns 1.651ns 1.822ns 1.381ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.570 ns" { contador:contador1|q0[0] contador:contador1|Mux2~0 contador:contador1|Mux2~1 seg7:conversor|Mux6~0 s[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.570 ns" { contador:contador1|q0[0] {} contador:contador1|Mux2~0 {} contador:contador1|Mux2~1 {} seg7:conversor|Mux6~0 {} s[0] {} } { 0.000ns 0.757ns 0.253ns 1.756ns 0.877ns } { 0.000ns 0.438ns 0.271ns 0.420ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sel\[0\] s\[0\] 9.432 ns Longest " "Info: Longest tpd from source pin \"sel\[0\]\" to destination pin \"s\[0\]\" is 9.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sel\[0\] 1 CLK PIN_N25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 11; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.419 ns) 3.057 ns contador:contador1\|Mux2~0 2 COMB LCCOMB_X29_Y16_N14 1 " "Info: 2: + IC(1.639 ns) + CELL(0.419 ns) = 3.057 ns; Loc. = LCCOMB_X29_Y16_N14; Fanout = 1; COMB Node = 'contador:contador1\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { sel[0] contador:contador1|Mux2~0 } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 3.581 ns contador:contador1\|Mux2~1 3 COMB LCCOMB_X29_Y16_N24 7 " "Info: 3: + IC(0.253 ns) + CELL(0.271 ns) = 3.581 ns; Loc. = LCCOMB_X29_Y16_N24; Fanout = 7; COMB Node = 'contador:contador1\|Mux2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { contador:contador1|Mux2~0 contador:contador1|Mux2~1 } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.420 ns) 5.757 ns seg7:conversor\|Mux6~0 4 COMB LCCOMB_X28_Y3_N24 1 " "Info: 4: + IC(1.756 ns) + CELL(0.420 ns) = 5.757 ns; Loc. = LCCOMB_X28_Y3_N24; Fanout = 1; COMB Node = 'seg7:conversor\|Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.176 ns" { contador:contador1|Mux2~1 seg7:conversor|Mux6~0 } "NODE_NAME" } } { "seg7.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/seg7.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(2.798 ns) 9.432 ns s\[0\] 5 PIN PIN_AF10 0 " "Info: 5: + IC(0.877 ns) + CELL(2.798 ns) = 9.432 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 's\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { seg7:conversor|Mux6~0 s[0] } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.907 ns ( 52.03 % ) " "Info: Total cell delay = 4.907 ns ( 52.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.525 ns ( 47.97 % ) " "Info: Total interconnect delay = 4.525 ns ( 47.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.432 ns" { sel[0] contador:contador1|Mux2~0 contador:contador1|Mux2~1 seg7:conversor|Mux6~0 s[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.432 ns" { sel[0] {} sel[0]~combout {} contador:contador1|Mux2~0 {} contador:contador1|Mux2~1 {} seg7:conversor|Mux6~0 {} s[0] {} } { 0.000ns 0.000ns 1.639ns 0.253ns 1.756ns 0.877ns } { 0.000ns 0.999ns 0.419ns 0.271ns 0.420ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "contador:contador1\|\\process_2:count\[1\] sel\[0\] clk 1.918 ns register " "Info: th for register \"contador:contador1\|\\process_2:count\[1\]\" (data pin = \"sel\[0\]\", clock pin = \"clk\") is 1.918 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.789 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.787 ns) 2.403 ns Divider:div_clk\|D 2 REG LCFF_X31_Y32_N21 2 " "Info: 2: + IC(0.637 ns) + CELL(0.787 ns) = 2.403 ns; Loc. = LCFF_X31_Y32_N21; Fanout = 2; REG Node = 'Divider:div_clk\|D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { clk Divider:div_clk|D } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.000 ns) 3.222 ns Divider:div_clk\|D~clkctrl 3 COMB CLKCTRL_G9 11 " "Info: 3: + IC(0.819 ns) + CELL(0.000 ns) = 3.222 ns; Loc. = CLKCTRL_G9; Fanout = 11; COMB Node = 'Divider:div_clk\|D~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { Divider:div_clk|D Divider:div_clk|D~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 4.789 ns contador:contador1\|\\process_2:count\[1\] 4 REG LCFF_X29_Y16_N5 2 " "Info: 4: + IC(1.030 ns) + CELL(0.537 ns) = 4.789 ns; Loc. = LCFF_X29_Y16_N5; Fanout = 2; REG Node = 'contador:contador1\|\\process_2:count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { Divider:div_clk|D~clkctrl contador:contador1|\process_2:count[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 48.09 % ) " "Info: Total cell delay = 2.303 ns ( 48.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.486 ns ( 51.91 % ) " "Info: Total interconnect delay = 2.486 ns ( 51.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.789 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl contador:contador1|\process_2:count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.789 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} contador:contador1|\process_2:count[1] {} } { 0.000ns 0.000ns 0.637ns 0.819ns 1.030ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.137 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sel\[0\] 1 CLK PIN_N25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 11; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.635 ns) + CELL(0.419 ns) 3.053 ns contador:contador1\|\\process_2:count\[1\]~0 2 COMB LCCOMB_X29_Y16_N4 1 " "Info: 2: + IC(1.635 ns) + CELL(0.419 ns) = 3.053 ns; Loc. = LCCOMB_X29_Y16_N4; Fanout = 1; COMB Node = 'contador:contador1\|\\process_2:count\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { sel[0] contador:contador1|\process_2:count[1]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.137 ns contador:contador1\|\\process_2:count\[1\] 3 REG LCFF_X29_Y16_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.137 ns; Loc. = LCFF_X29_Y16_N5; Fanout = 2; REG Node = 'contador:contador1\|\\process_2:count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { contador:contador1|\process_2:count[1]~0 contador:contador1|\process_2:count[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 47.88 % ) " "Info: Total cell delay = 1.502 ns ( 47.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.635 ns ( 52.12 % ) " "Info: Total interconnect delay = 1.635 ns ( 52.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.137 ns" { sel[0] contador:contador1|\process_2:count[1]~0 contador:contador1|\process_2:count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.137 ns" { sel[0] {} sel[0]~combout {} contador:contador1|\process_2:count[1]~0 {} contador:contador1|\process_2:count[1] {} } { 0.000ns 0.000ns 1.635ns 0.000ns } { 0.000ns 0.999ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.789 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl contador:contador1|\process_2:count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.789 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} contador:contador1|\process_2:count[1] {} } { 0.000ns 0.000ns 0.637ns 0.819ns 1.030ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.137 ns" { sel[0] contador:contador1|\process_2:count[1]~0 contador:contador1|\process_2:count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.137 ns" { sel[0] {} sel[0]~combout {} contador:contador1|\process_2:count[1]~0 {} contador:contador1|\process_2:count[1] {} } { 0.000ns 0.000ns 1.635ns 0.000ns } { 0.000ns 0.999ns 0.419ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 14 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 15:16:04 2011 " "Info: Processing ended: Mon May 30 15:16:04 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
