m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/bob90/verilog/IC_context_practice/2013/E_ICC2013_preliminary_univ_fpga/FAS
vLBP
!s110 1647966923
!i10b 1
!s100 @<nOlQjQ2c=X8?G9RnoZU2
IE7;4CXNaRWH<8n:4?]_cG3
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/bob90/verilog/IC_context_practice/2016/Exercise
w1647966918
8LBP.v
FLBP.v
L0 3
Z2 OV;L;10.6d;65
r1
!s85 0
31
!s108 1647966923.000000
!s107 LBP.v|
!s90 -reportprogress|300|LBP.v|
!i113 1
Z3 tCvgOpt 0
n@l@b@p
vlbp_mem
Z4 !s110 1647953060
!i10b 1
!s100 hzn;9L7_jdf`C?WKg?;el3
I9[gHTf_A:WbL>[RGcVFmX1
R0
R1
Z5 w1647230399
Z6 8C:/Users/bob90/verilog/IC_context_practice/2016/Exercise/testfixture.v
Z7 FC:/Users/bob90/verilog/IC_context_practice/2016/Exercise/testfixture.v
L0 134
R2
r1
!s85 0
31
Z8 !s108 1647953060.000000
Z9 !s107 C:/Users/bob90/verilog/IC_context_practice/2016/Exercise/testfixture.v|
Z10 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/bob90/verilog/IC_context_practice/2016/Exercise/testfixture.v|
!i113 1
Z11 o-work work
R3
vtestfixture
R4
!i10b 1
!s100 d0JTk@0n;ISBU^R=KoNBQ1
IRoLggeL8YNPU<60mS7l4i3
R0
R1
R5
R6
R7
L0 10
R2
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R3
