{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573470089890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573470089890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:01:29 2019 " "Processing started: Mon Nov 11 20:01:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573470089890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573470089890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practice07_fpga -c top_hms_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off practice07_fpga -c top_hms_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573470089890 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573470090530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sm-pc/desktop/project1810918/practice07/practice07.v 9 9 " "Found 9 design units, including 9 entities, in source file /users/sm-pc/desktop/project1810918/practice07/practice07.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco " "Found entity 1: nco" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470090593 ""} { "Info" "ISGN_ENTITY_NAME" "2 fnd_dec " "Found entity 2: fnd_dec" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470090593 ""} { "Info" "ISGN_ENTITY_NAME" "3 double_fig_sep " "Found entity 3: double_fig_sep" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470090593 ""} { "Info" "ISGN_ENTITY_NAME" "4 led_disp " "Found entity 4: led_disp" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470090593 ""} { "Info" "ISGN_ENTITY_NAME" "5 hms_cnt " "Found entity 5: hms_cnt" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470090593 ""} { "Info" "ISGN_ENTITY_NAME" "6 debounce " "Found entity 6: debounce" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470090593 ""} { "Info" "ISGN_ENTITY_NAME" "7 controller " "Found entity 7: controller" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470090593 ""} { "Info" "ISGN_ENTITY_NAME" "8 minsec " "Found entity 8: minsec" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470090593 ""} { "Info" "ISGN_ENTITY_NAME" "9 top_hms_clock " "Found entity 9: top_hms_clock" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470090593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573470090593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_hms_clock " "Elaborating entity \"top_hms_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573470090671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller_u_ctrl " "Elaborating entity \"controller\" for hierarchy \"controller:controller_u_ctrl\"" {  } { { "../practice07.v" "controller_u_ctrl" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470090686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco controller:controller_u_ctrl\|nco:u0_nco " "Elaborating entity \"nco\" for hierarchy \"controller:controller_u_ctrl\|nco:u0_nco\"" {  } { { "../practice07.v" "u0_nco" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470090702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce controller:controller_u_ctrl\|debounce:u0_debounce " "Elaborating entity \"debounce\" for hierarchy \"controller:controller_u_ctrl\|debounce:u0_debounce\"" {  } { { "../practice07.v" "u0_debounce" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470090718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minsec minsec:minsec_u_minsec " "Elaborating entity \"minsec\" for hierarchy \"minsec:minsec_u_minsec\"" {  } { { "../practice07.v" "minsec_u_minsec" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470090733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hms_cnt minsec:minsec_u_minsec\|hms_cnt:u0_hms_cnt " "Elaborating entity \"hms_cnt\" for hierarchy \"minsec:minsec_u_minsec\|hms_cnt:u0_hms_cnt\"" {  } { { "../practice07.v" "u0_hms_cnt" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470090733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_fig_sep double_fig_sep:double_fig_sep_u0_dfs " "Elaborating entity \"double_fig_sep\" for hierarchy \"double_fig_sep:double_fig_sep_u0_dfs\"" {  } { { "../practice07.v" "double_fig_sep_u0_dfs" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470090749 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 practice07.v(96) " "Verilog HDL assignment warning at practice07.v(96): truncated value with size 32 to match size of target (4)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573470090749 "|top_hms_clock|double_fig_sep:double_fig_sep_u0_dfs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 practice07.v(97) " "Verilog HDL assignment warning at practice07.v(97): truncated value with size 32 to match size of target (4)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573470090749 "|top_hms_clock|double_fig_sep:double_fig_sep_u0_dfs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fnd_dec fnd_dec:fnd_dec_u0_fnd_dec " "Elaborating entity \"fnd_dec\" for hierarchy \"fnd_dec:fnd_dec_u0_fnd_dec\"" {  } { { "../practice07.v" "fnd_dec_u0_fnd_dec" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470090764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_disp led_disp:led_disp_u_led_disp " "Elaborating entity \"led_disp\" for hierarchy \"led_disp:led_disp_u_led_disp\"" {  } { { "../practice07.v" "led_disp_u_led_disp" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470090780 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "practice07.v(148) " "Verilog HDL Case Statement warning at practice07.v(148): incomplete case statement has no default case item" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 148 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_seg_enb practice07.v(147) " "Verilog HDL Always Construct warning at practice07.v(147): inferring latch(es) for variable \"o_seg_enb\", which holds its previous value in one or more paths through the always construct" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp practice07.v(162) " "Verilog HDL Always Construct warning at practice07.v(162): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp practice07.v(163) " "Verilog HDL Always Construct warning at practice07.v(163): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp practice07.v(164) " "Verilog HDL Always Construct warning at practice07.v(164): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp practice07.v(165) " "Verilog HDL Always Construct warning at practice07.v(165): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp practice07.v(166) " "Verilog HDL Always Construct warning at practice07.v(166): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp practice07.v(167) " "Verilog HDL Always Construct warning at practice07.v(167): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "practice07.v(161) " "Verilog HDL Case Statement warning at practice07.v(161): incomplete case statement has no default case item" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 161 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_seg_dp practice07.v(160) " "Verilog HDL Always Construct warning at practice07.v(160): inferring latch(es) for variable \"o_seg_dp\", which holds its previous value in one or more paths through the always construct" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 160 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg practice07.v(175) " "Verilog HDL Always Construct warning at practice07.v(175): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg practice07.v(176) " "Verilog HDL Always Construct warning at practice07.v(176): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg practice07.v(177) " "Verilog HDL Always Construct warning at practice07.v(177): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg practice07.v(178) " "Verilog HDL Always Construct warning at practice07.v(178): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg practice07.v(179) " "Verilog HDL Always Construct warning at practice07.v(179): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg practice07.v(180) " "Verilog HDL Always Construct warning at practice07.v(180): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "practice07.v(174) " "Verilog HDL Case Statement warning at practice07.v(174): incomplete case statement has no default case item" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 174 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_seg practice07.v(173) " "Verilog HDL Always Construct warning at practice07.v(173): inferring latch(es) for variable \"o_seg\", which holds its previous value in one or more paths through the always construct" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[0\] practice07.v(173) " "Inferred latch for \"o_seg\[0\]\" at practice07.v(173)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[1\] practice07.v(173) " "Inferred latch for \"o_seg\[1\]\" at practice07.v(173)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[2\] practice07.v(173) " "Inferred latch for \"o_seg\[2\]\" at practice07.v(173)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[3\] practice07.v(173) " "Inferred latch for \"o_seg\[3\]\" at practice07.v(173)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[4\] practice07.v(173) " "Inferred latch for \"o_seg\[4\]\" at practice07.v(173)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[5\] practice07.v(173) " "Inferred latch for \"o_seg\[5\]\" at practice07.v(173)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg\[6\] practice07.v(173) " "Inferred latch for \"o_seg\[6\]\" at practice07.v(173)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_dp practice07.v(160) " "Inferred latch for \"o_seg_dp\" at practice07.v(160)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_enb\[0\] practice07.v(147) " "Inferred latch for \"o_seg_enb\[0\]\" at practice07.v(147)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_enb\[1\] practice07.v(147) " "Inferred latch for \"o_seg_enb\[1\]\" at practice07.v(147)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_enb\[2\] practice07.v(147) " "Inferred latch for \"o_seg_enb\[2\]\" at practice07.v(147)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_enb\[3\] practice07.v(147) " "Inferred latch for \"o_seg_enb\[3\]\" at practice07.v(147)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_enb\[4\] practice07.v(147) " "Inferred latch for \"o_seg_enb\[4\]\" at practice07.v(147)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_seg_enb\[5\] practice07.v(147) " "Inferred latch for \"o_seg_enb\[5\]\" at practice07.v(147)" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573470090780 "|top_hms_clock|led_disp:led_disp_u_led_disp"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "controller:controller_u_ctrl\|o_min_clk " "Found clock multiplexer controller:controller_u_ctrl\|o_min_clk" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 264 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573470090968 "|top_hms_clock|controller:controller_u_ctrl|o_min_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "controller:controller_u_ctrl\|o_sec_clk " "Found clock multiplexer controller:controller_u_ctrl\|o_sec_clk" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 263 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573470090968 "|top_hms_clock|controller:controller_u_ctrl|o_sec_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1573470090968 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "double_fig_sep:double_fig_sep_u1_dfs\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"double_fig_sep:double_fig_sep_u1_dfs\|Mod0\"" {  } { { "../practice07.v" "Mod0" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573470091108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "double_fig_sep:double_fig_sep_u0_dfs\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"double_fig_sep:double_fig_sep_u0_dfs\|Div0\"" {  } { { "../practice07.v" "Div0" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573470091108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "double_fig_sep:double_fig_sep_u0_dfs\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"double_fig_sep:double_fig_sep_u0_dfs\|Mod0\"" {  } { { "../practice07.v" "Mod0" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573470091108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "double_fig_sep:double_fig_sep_u1_dfs\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"double_fig_sep:double_fig_sep_u1_dfs\|Div0\"" {  } { { "../practice07.v" "Div0" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573470091108 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1573470091108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "double_fig_sep:double_fig_sep_u1_dfs\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"double_fig_sep:double_fig_sep_u1_dfs\|lpm_divide:Mod0\"" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573470091171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "double_fig_sep:double_fig_sep_u1_dfs\|lpm_divide:Mod0 " "Instantiated megafunction \"double_fig_sep:double_fig_sep_u1_dfs\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470091171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470091171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470091171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470091171 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1573470091171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/db/lpm_divide_k9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470091249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573470091249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470091280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573470091280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/db/alt_u_div_64f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470091311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573470091311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470091389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573470091389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470091467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573470091467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "double_fig_sep:double_fig_sep_u0_dfs\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"double_fig_sep:double_fig_sep_u0_dfs\|lpm_divide:Div0\"" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573470091483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "double_fig_sep:double_fig_sep_u0_dfs\|lpm_divide:Div0 " "Instantiated megafunction \"double_fig_sep:double_fig_sep_u0_dfs\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470091483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470091483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470091483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573470091483 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1573470091483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/db/lpm_divide_hhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573470091561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573470091561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg_enb\[0\] " "Latch led_disp:led_disp_u_led_disp\|o_seg_enb\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470091811 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470091811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg_enb\[1\] " "Latch led_disp:led_disp_u_led_disp\|o_seg_enb\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470091811 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470091811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg_enb\[2\] " "Latch led_disp:led_disp_u_led_disp\|o_seg_enb\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[1\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[1\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470091811 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470091811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg_enb\[3\] " "Latch led_disp:led_disp_u_led_disp\|o_seg_enb\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[1\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[1\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470091811 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470091811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg_enb\[4\] " "Latch led_disp:led_disp_u_led_disp\|o_seg_enb\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470091811 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470091811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg_enb\[5\] " "Latch led_disp:led_disp_u_led_disp\|o_seg_enb\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470091811 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470091811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg\[0\] " "Latch led_disp:led_disp_u_led_disp\|o_seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470091811 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470091811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg\[1\] " "Latch led_disp:led_disp_u_led_disp\|o_seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470091811 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470091811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg\[2\] " "Latch led_disp:led_disp_u_led_disp\|o_seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470091811 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470091811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg\[3\] " "Latch led_disp:led_disp_u_led_disp\|o_seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470091811 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470091811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg\[4\] " "Latch led_disp:led_disp_u_led_disp\|o_seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470091811 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470091811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg\[5\] " "Latch led_disp:led_disp_u_led_disp\|o_seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470091811 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470091811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_disp:led_disp_u_led_disp\|o_seg\[6\] " "Latch led_disp:led_disp_u_led_disp\|o_seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Ports D and ENA on the latch are fed by the same signal led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573470091811 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573470091811 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_seg_dp GND " "Pin \"o_seg_dp\" is stuck at GND" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573470091889 "|top_hms_clock|o_seg_dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1573470091889 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1573470092014 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573470092901 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573470092901 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "332 " "Implemented 332 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573470092995 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573470092995 ""} { "Info" "ICUT_CUT_TM_LCELLS" "313 " "Implemented 313 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573470092995 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573470092995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573470093041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:01:33 2019 " "Processing ended: Mon Nov 11 20:01:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573470093041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573470093041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573470093041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573470093041 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573470095015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573470095015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:01:34 2019 " "Processing started: Mon Nov 11 20:01:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573470095015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1573470095015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off practice07_fpga -c top_hms_clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off practice07_fpga -c top_hms_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1573470095015 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1573470095202 ""}
{ "Info" "0" "" "Project  = practice07_fpga" {  } {  } 0 0 "Project  = practice07_fpga" 0 0 "Fitter" 0 0 1573470095202 ""}
{ "Info" "0" "" "Revision = top_hms_clock" {  } {  } 0 0 "Revision = top_hms_clock" 0 0 "Fitter" 0 0 1573470095202 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1573470095296 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_hms_clock EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"top_hms_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573470095296 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573470095359 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573470095359 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573470095359 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1573470095468 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1573470095484 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573470095827 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573470095827 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573470095827 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1573470095827 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/" { { 0 { 0 ""} 0 775 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573470095843 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/" { { 0 { 0 ""} 0 777 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573470095843 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/" { { 0 { 0 ""} 0 779 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573470095843 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/" { { 0 { 0 ""} 0 781 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573470095843 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/" { { 0 { 0 ""} 0 783 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573470095843 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1573470095843 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1573470095843 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1573470096561 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_hms_clock.sdc " "Synopsys Design Constraints File file not found: 'top_hms_clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573470096561 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1573470096561 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1573470096577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1573470096577 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1573470096577 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573470096593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:controller_u_ctrl\|nco:u1_nco\|o_gen_clk " "Destination node controller:controller_u_ctrl\|nco:u1_nco\|o_gen_clk" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 27 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:controller_u_ctrl|nco:u1_nco|o_gen_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573470096593 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1573470096593 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 413 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/" { { 0 { 0 ""} 0 767 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573470096593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "led_disp:led_disp_u_led_disp\|Mux15~0  " "Automatically promoted node led_disp:led_disp_u_led_disp\|Mux15~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573470096593 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 148 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_disp:led_disp_u_led_disp|Mux15~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/" { { 0 { 0 ""} 0 322 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573470096593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:controller_u_ctrl\|o_min_clk  " "Automatically promoted node controller:controller_u_ctrl\|o_min_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573470096593 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 264 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:controller_u_ctrl|o_min_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573470096593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:controller_u_ctrl\|o_sec_clk  " "Automatically promoted node controller:controller_u_ctrl\|o_sec_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573470096593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "minsec:minsec_u_minsec\|hms_cnt:u0_hms_cnt\|o_max_hit " "Destination node minsec:minsec_u_minsec\|hms_cnt:u0_hms_cnt\|o_max_hit" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 197 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { minsec:minsec_u_minsec|hms_cnt:u0_hms_cnt|o_max_hit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573470096593 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1573470096593 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 263 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:controller_u_ctrl|o_sec_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573470096593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk  " "Automatically promoted node led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573470096593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_disp:led_disp_u_led_disp\|cnt_common_node\[2\] " "Destination node led_disp:led_disp_u_led_disp\|cnt_common_node\[2\]" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 137 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_disp:led_disp_u_led_disp|cnt_common_node[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573470096593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk~0 " "Destination node led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk~0" {  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 27 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/" { { 0 { 0 ""} 0 595 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573470096593 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1573470096593 ""}  } { { "../practice07.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07.v" 27 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_disp:led_disp_u_led_disp|nco:u_nco|o_gen_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573470096593 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1573470096952 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573470096952 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573470096952 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573470096952 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573470096952 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1573470096952 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1573470096952 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1573470096952 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1573470096952 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1573470096952 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1573470096952 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573470096999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1573470098561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573470098717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1573470098733 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1573470099686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573470099686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1573470100014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X43_Y11 X53_Y22 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22" {  } { { "loc" "" { Generic "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22"} 43 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1573470100967 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1573470100967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573470102149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1573470102165 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1573470102165 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1573470102165 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573470102227 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573470102477 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573470102555 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573470102743 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573470103144 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/output_files/top_hms_clock.fit.smsg " "Generated suppressed messages file C:/Users/SM-PC/Desktop/project1810918/practice07/practice07_fpga/output_files/top_hms_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1573470103797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5008 " "Peak virtual memory: 5008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573470104125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:01:44 2019 " "Processing ended: Mon Nov 11 20:01:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573470104125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573470104125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573470104125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573470104125 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1573470105703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573470105703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:01:45 2019 " "Processing started: Mon Nov 11 20:01:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573470105703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1573470105703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off practice07_fpga -c top_hms_clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off practice07_fpga -c top_hms_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1573470105703 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1573470106952 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1573470106984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573470107483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:01:47 2019 " "Processing ended: Mon Nov 11 20:01:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573470107483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573470107483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573470107483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1573470107483 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1573470108077 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1573470109496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573470109496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:01:48 2019 " "Processing started: Mon Nov 11 20:01:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573470109496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573470109496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta practice07_fpga -c top_hms_clock " "Command: quartus_sta practice07_fpga -c top_hms_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573470109496 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1573470109699 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573470109965 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1573470109965 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1573470110017 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1573470110017 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1573470110205 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_hms_clock.sdc " "Synopsys Design Constraints File file not found: 'top_hms_clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1573470110267 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1573470110267 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_sw2 i_sw2 " "create_clock -period 1.000 -name i_sw2 i_sw2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110267 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_sw0 i_sw0 " "create_clock -period 1.000 -name i_sw0 i_sw0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110267 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_sw1 i_sw1 " "create_clock -period 1.000 -name i_sw1 i_sw1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110267 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110267 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk " "create_clock -period 1.000 -name led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110267 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name led_disp:led_disp_u_led_disp\|cnt_common_node\[1\] led_disp:led_disp_u_led_disp\|cnt_common_node\[1\] " "create_clock -period 1.000 -name led_disp:led_disp_u_led_disp\|cnt_common_node\[1\] led_disp:led_disp_u_led_disp\|cnt_common_node\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110267 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110267 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1573470110439 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110439 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1573470110439 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1573470110454 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1573470110486 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1573470110486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.306 " "Worst-case setup slack is -11.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.306             -85.894 led_disp:led_disp_u_led_disp\|cnt_common_node\[1\]  " "  -11.306             -85.894 led_disp:led_disp_u_led_disp\|cnt_common_node\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.734            -160.683 clk  " "   -2.734            -160.683 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.832             -15.085 i_sw2  " "   -1.832             -15.085 i_sw2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.969              -2.081 led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk  " "   -0.969              -2.081 led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 i_sw0  " "    0.318               0.000 i_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 i_sw1  " "    0.318               0.000 i_sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573470110486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.767 " "Worst-case hold slack is -0.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.767              -7.227 led_disp:led_disp_u_led_disp\|cnt_common_node\[1\]  " "   -0.767              -7.227 led_disp:led_disp_u_led_disp\|cnt_common_node\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.415              -0.845 led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk  " "   -0.415              -0.845 led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.169              -0.169 clk  " "   -0.169              -0.169 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 i_sw0  " "    0.385               0.000 i_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 i_sw1  " "    0.385               0.000 i_sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 i_sw2  " "    0.405               0.000 i_sw2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573470110501 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573470110501 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573470110501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -69.000 clk  " "   -3.000             -69.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.000 i_sw2  " "   -3.000             -16.000 i_sw2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 i_sw0  " "   -3.000              -4.000 i_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 i_sw1  " "   -3.000              -4.000 i_sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk  " "   -1.000              -3.000 led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 led_disp:led_disp_u_led_disp\|cnt_common_node\[1\]  " "    0.482               0.000 led_disp:led_disp_u_led_disp\|cnt_common_node\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470110517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573470110517 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1573470110689 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1573470110720 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1573470111225 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111287 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1573470111303 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1573470111303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.111 " "Worst-case setup slack is -10.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.111             -76.248 led_disp:led_disp_u_led_disp\|cnt_common_node\[1\]  " "  -10.111             -76.248 led_disp:led_disp_u_led_disp\|cnt_common_node\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.358            -139.752 clk  " "   -2.358            -139.752 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.529             -12.372 i_sw2  " "   -1.529             -12.372 i_sw2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.710              -1.524 led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk  " "   -0.710              -1.524 led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 i_sw0  " "    0.398               0.000 i_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 i_sw1  " "    0.398               0.000 i_sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573470111303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.647 " "Worst-case hold slack is -0.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.647              -6.075 led_disp:led_disp_u_led_disp\|cnt_common_node\[1\]  " "   -0.647              -6.075 led_disp:led_disp_u_led_disp\|cnt_common_node\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351              -0.709 led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk  " "   -0.351              -0.709 led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.152              -0.152 clk  " "   -0.152              -0.152 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 i_sw0  " "    0.341               0.000 i_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 i_sw1  " "    0.341               0.000 i_sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 i_sw2  " "    0.360               0.000 i_sw2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573470111319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573470111319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573470111319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -69.000 clk  " "   -3.000             -69.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.000 i_sw2  " "   -3.000             -16.000 i_sw2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 i_sw0  " "   -3.000              -4.000 i_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 i_sw1  " "   -3.000              -4.000 i_sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk  " "   -1.000              -3.000 led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 led_disp:led_disp_u_led_disp\|cnt_common_node\[1\]  " "    0.448               0.000 led_disp:led_disp_u_led_disp\|cnt_common_node\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573470111334 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1573470111522 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111677 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1573470111679 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1573470111679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.432 " "Worst-case setup slack is -6.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.432             -46.562 led_disp:led_disp_u_led_disp\|cnt_common_node\[1\]  " "   -6.432             -46.562 led_disp:led_disp_u_led_disp\|cnt_common_node\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.073             -58.519 clk  " "   -1.073             -58.519 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.614              -2.366 i_sw2  " "   -0.614              -2.366 i_sw2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.212              -0.212 led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk  " "   -0.212              -0.212 led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 i_sw0  " "    0.626               0.000 i_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 i_sw1  " "    0.626               0.000 i_sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573470111694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.495 " "Worst-case hold slack is -0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.495              -4.787 led_disp:led_disp_u_led_disp\|cnt_common_node\[1\]  " "   -0.495              -4.787 led_disp:led_disp_u_led_disp\|cnt_common_node\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.356              -0.765 led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk  " "   -0.356              -0.765 led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167              -0.167 clk  " "   -0.167              -0.167 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 i_sw0  " "    0.208               0.000 i_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 i_sw1  " "    0.208               0.000 i_sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 i_sw2  " "    0.213               0.000 i_sw2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573470111704 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573470111712 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573470111718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -73.316 clk  " "   -3.000             -73.316 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -18.288 i_sw2  " "   -3.000             -18.288 i_sw2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.093 i_sw1  " "   -3.000              -4.093 i_sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.084 i_sw0  " "   -3.000              -4.084 i_sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk  " "   -1.000              -3.000 led_disp:led_disp_u_led_disp\|nco:u_nco\|o_gen_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 led_disp:led_disp_u_led_disp\|cnt_common_node\[1\]  " "    0.401               0.000 led_disp:led_disp_u_led_disp\|cnt_common_node\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573470111718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573470111718 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1573470112400 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1573470112400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573470112510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:01:52 2019 " "Processing ended: Mon Nov 11 20:01:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573470112510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573470112510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573470112510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573470112510 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus II Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573470113228 ""}
