Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Sep 15 20:32:51 2025
| Host         : WILSON running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file cpu_top_timing_summary_routed.rpt -pb cpu_top_timing_summary_routed.pb -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.678        0.000                      0                   51        0.263        0.000                      0                   51        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.678        0.000                      0                   51        0.263        0.000                      0                   51        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.828ns (21.615%)  route 3.003ns (78.385%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.723     5.326    clk_divider/CLK100MHZ
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  clk_divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.814     6.595    clk_divider/counter_reg[19]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.124     6.719 r  clk_divider/counter[0]_i_6/O
                         net (fo=1, routed)           0.940     7.660    clk_divider/counter[0]_i_6_n_0
    SLICE_X1Y58          LUT5 (Prop_lut5_I1_O)        0.124     7.784 r  clk_divider/counter[0]_i_3/O
                         net (fo=2, routed)           0.299     8.083    clk_divider/clk_out
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.124     8.207 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.950     9.156    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y62          FDRE                                         r  clk_divider/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.601    15.024    clk_divider/CLK100MHZ
    SLICE_X0Y62          FDRE                                         r  clk_divider/counter_reg[24]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y62          FDRE (Setup_fdre_C_R)       -0.429    14.834    clk_divider/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.828ns (22.425%)  route 2.864ns (77.575%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.723     5.326    clk_divider/CLK100MHZ
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  clk_divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.814     6.595    clk_divider/counter_reg[19]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.124     6.719 r  clk_divider/counter[0]_i_6/O
                         net (fo=1, routed)           0.940     7.660    clk_divider/counter[0]_i_6_n_0
    SLICE_X1Y58          LUT5 (Prop_lut5_I1_O)        0.124     7.784 r  clk_divider/counter[0]_i_3/O
                         net (fo=2, routed)           0.299     8.083    clk_divider/clk_out
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.124     8.207 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.811     9.018    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  clk_divider/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.602    15.025    clk_divider/CLK100MHZ
    SLICE_X0Y61          FDRE                                         r  clk_divider/counter_reg[20]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.429    14.835    clk_divider/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.828ns (22.425%)  route 2.864ns (77.575%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.723     5.326    clk_divider/CLK100MHZ
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  clk_divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.814     6.595    clk_divider/counter_reg[19]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.124     6.719 r  clk_divider/counter[0]_i_6/O
                         net (fo=1, routed)           0.940     7.660    clk_divider/counter[0]_i_6_n_0
    SLICE_X1Y58          LUT5 (Prop_lut5_I1_O)        0.124     7.784 r  clk_divider/counter[0]_i_3/O
                         net (fo=2, routed)           0.299     8.083    clk_divider/clk_out
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.124     8.207 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.811     9.018    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  clk_divider/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.602    15.025    clk_divider/CLK100MHZ
    SLICE_X0Y61          FDRE                                         r  clk_divider/counter_reg[21]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.429    14.835    clk_divider/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.828ns (22.425%)  route 2.864ns (77.575%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.723     5.326    clk_divider/CLK100MHZ
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  clk_divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.814     6.595    clk_divider/counter_reg[19]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.124     6.719 r  clk_divider/counter[0]_i_6/O
                         net (fo=1, routed)           0.940     7.660    clk_divider/counter[0]_i_6_n_0
    SLICE_X1Y58          LUT5 (Prop_lut5_I1_O)        0.124     7.784 r  clk_divider/counter[0]_i_3/O
                         net (fo=2, routed)           0.299     8.083    clk_divider/clk_out
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.124     8.207 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.811     9.018    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  clk_divider/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.602    15.025    clk_divider/CLK100MHZ
    SLICE_X0Y61          FDRE                                         r  clk_divider/counter_reg[22]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.429    14.835    clk_divider/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.828ns (22.425%)  route 2.864ns (77.575%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.723     5.326    clk_divider/CLK100MHZ
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  clk_divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.814     6.595    clk_divider/counter_reg[19]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.124     6.719 r  clk_divider/counter[0]_i_6/O
                         net (fo=1, routed)           0.940     7.660    clk_divider/counter[0]_i_6_n_0
    SLICE_X1Y58          LUT5 (Prop_lut5_I1_O)        0.124     7.784 r  clk_divider/counter[0]_i_3/O
                         net (fo=2, routed)           0.299     8.083    clk_divider/clk_out
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.124     8.207 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.811     9.018    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  clk_divider/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.602    15.025    clk_divider/CLK100MHZ
    SLICE_X0Y61          FDRE                                         r  clk_divider/counter_reg[23]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.429    14.835    clk_divider/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.828ns (23.477%)  route 2.699ns (76.523%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.723     5.326    clk_divider/CLK100MHZ
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  clk_divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.814     6.595    clk_divider/counter_reg[19]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.124     6.719 r  clk_divider/counter[0]_i_6/O
                         net (fo=1, routed)           0.940     7.660    clk_divider/counter[0]_i_6_n_0
    SLICE_X1Y58          LUT5 (Prop_lut5_I1_O)        0.124     7.784 r  clk_divider/counter[0]_i_3/O
                         net (fo=2, routed)           0.299     8.083    clk_divider/clk_out
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.124     8.207 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.646     8.853    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y57          FDRE                                         r  clk_divider/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.027    clk_divider/CLK100MHZ
    SLICE_X0Y57          FDRE                                         r  clk_divider/counter_reg[4]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y57          FDRE (Setup_fdre_C_R)       -0.429    14.837    clk_divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.828ns (23.477%)  route 2.699ns (76.523%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.723     5.326    clk_divider/CLK100MHZ
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  clk_divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.814     6.595    clk_divider/counter_reg[19]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.124     6.719 r  clk_divider/counter[0]_i_6/O
                         net (fo=1, routed)           0.940     7.660    clk_divider/counter[0]_i_6_n_0
    SLICE_X1Y58          LUT5 (Prop_lut5_I1_O)        0.124     7.784 r  clk_divider/counter[0]_i_3/O
                         net (fo=2, routed)           0.299     8.083    clk_divider/clk_out
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.124     8.207 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.646     8.853    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y57          FDRE                                         r  clk_divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.027    clk_divider/CLK100MHZ
    SLICE_X0Y57          FDRE                                         r  clk_divider/counter_reg[5]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y57          FDRE (Setup_fdre_C_R)       -0.429    14.837    clk_divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.828ns (23.477%)  route 2.699ns (76.523%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.723     5.326    clk_divider/CLK100MHZ
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  clk_divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.814     6.595    clk_divider/counter_reg[19]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.124     6.719 r  clk_divider/counter[0]_i_6/O
                         net (fo=1, routed)           0.940     7.660    clk_divider/counter[0]_i_6_n_0
    SLICE_X1Y58          LUT5 (Prop_lut5_I1_O)        0.124     7.784 r  clk_divider/counter[0]_i_3/O
                         net (fo=2, routed)           0.299     8.083    clk_divider/clk_out
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.124     8.207 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.646     8.853    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y57          FDRE                                         r  clk_divider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.027    clk_divider/CLK100MHZ
    SLICE_X0Y57          FDRE                                         r  clk_divider/counter_reg[6]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y57          FDRE (Setup_fdre_C_R)       -0.429    14.837    clk_divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.828ns (23.477%)  route 2.699ns (76.523%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.723     5.326    clk_divider/CLK100MHZ
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  clk_divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.814     6.595    clk_divider/counter_reg[19]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.124     6.719 r  clk_divider/counter[0]_i_6/O
                         net (fo=1, routed)           0.940     7.660    clk_divider/counter[0]_i_6_n_0
    SLICE_X1Y58          LUT5 (Prop_lut5_I1_O)        0.124     7.784 r  clk_divider/counter[0]_i_3/O
                         net (fo=2, routed)           0.299     8.083    clk_divider/clk_out
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.124     8.207 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.646     8.853    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y57          FDRE                                         r  clk_divider/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.027    clk_divider/CLK100MHZ
    SLICE_X0Y57          FDRE                                         r  clk_divider/counter_reg[7]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y57          FDRE (Setup_fdre_C_R)       -0.429    14.837    clk_divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.828ns (23.364%)  route 2.716ns (76.636%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.723     5.326    clk_divider/CLK100MHZ
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  clk_divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.814     6.595    clk_divider/counter_reg[19]
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.124     6.719 r  clk_divider/counter[0]_i_6/O
                         net (fo=1, routed)           0.940     7.660    clk_divider/counter[0]_i_6_n_0
    SLICE_X1Y58          LUT5 (Prop_lut5_I1_O)        0.124     7.784 r  clk_divider/counter[0]_i_3/O
                         net (fo=2, routed)           0.299     8.083    clk_divider/clk_out
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.124     8.207 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.663     8.870    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.603    15.026    clk_divider/CLK100MHZ
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[16]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y60          FDRE (Setup_fdre_C_R)       -0.429    14.861    clk_divider/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.522    clk_divider/CLK100MHZ
    SLICE_X1Y57          FDRE                                         r  clk_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  clk_divider/clk_out_reg/Q
                         net (fo=2, routed)           0.168     1.832    clk_divider/LED_OBUF[0]
    SLICE_X1Y57          LUT3 (Prop_lut3_I1_O)        0.045     1.877 r  clk_divider/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.877    clk_divider/clk_out_i_1_n_0
    SLICE_X1Y57          FDRE                                         r  clk_divider/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.041    clk_divider/CLK100MHZ
    SLICE_X1Y57          FDRE                                         r  clk_divider/clk_out_reg/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y57          FDRE (Hold_fdre_C_D)         0.091     1.613    clk_divider/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.602     1.521    clk_divider/CLK100MHZ
    SLICE_X0Y61          FDRE                                         r  clk_divider/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  clk_divider/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.795    clk_divider/counter_reg[22]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  clk_divider/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    clk_divider/counter_reg[20]_i_1_n_5
    SLICE_X0Y61          FDRE                                         r  clk_divider/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.875     2.040    clk_divider/CLK100MHZ
    SLICE_X0Y61          FDRE                                         r  clk_divider/counter_reg[22]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y61          FDRE (Hold_fdre_C_D)         0.105     1.626    clk_divider/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.522    clk_divider/CLK100MHZ
    SLICE_X0Y58          FDRE                                         r  clk_divider/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  clk_divider/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.796    clk_divider/counter_reg[10]
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  clk_divider/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    clk_divider/counter_reg[8]_i_1_n_5
    SLICE_X0Y58          FDRE                                         r  clk_divider/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.041    clk_divider/CLK100MHZ
    SLICE_X0Y58          FDRE                                         r  clk_divider/counter_reg[10]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y58          FDRE (Hold_fdre_C_D)         0.105     1.627    clk_divider/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.522    clk_divider/CLK100MHZ
    SLICE_X0Y59          FDRE                                         r  clk_divider/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  clk_divider/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.796    clk_divider/counter_reg[14]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  clk_divider/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    clk_divider/counter_reg[12]_i_1_n_5
    SLICE_X0Y59          FDRE                                         r  clk_divider/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.041    clk_divider/CLK100MHZ
    SLICE_X0Y59          FDRE                                         r  clk_divider/counter_reg[14]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.105     1.627    clk_divider/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.522    clk_divider/CLK100MHZ
    SLICE_X0Y57          FDRE                                         r  clk_divider/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  clk_divider/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.796    clk_divider/counter_reg[6]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  clk_divider/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    clk_divider/counter_reg[4]_i_1_n_5
    SLICE_X0Y57          FDRE                                         r  clk_divider/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.041    clk_divider/CLK100MHZ
    SLICE_X0Y57          FDRE                                         r  clk_divider/counter_reg[6]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.105     1.627    clk_divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.602     1.521    clk_divider/CLK100MHZ
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  clk_divider/counter_reg[18]/Q
                         net (fo=2, routed)           0.134     1.796    clk_divider/counter_reg[18]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  clk_divider/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    clk_divider/counter_reg[16]_i_1_n_5
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.875     2.040    clk_divider/CLK100MHZ
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[18]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.105     1.626    clk_divider/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    clk_divider/CLK100MHZ
    SLICE_X0Y56          FDRE                                         r  clk_divider/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  clk_divider/counter_reg[2]/Q
                         net (fo=2, routed)           0.134     1.798    clk_divider/counter_reg[2]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.909 r  clk_divider/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.909    clk_divider/counter_reg[0]_i_2_n_5
    SLICE_X0Y56          FDRE                                         r  clk_divider/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    clk_divider/CLK100MHZ
    SLICE_X0Y56          FDRE                                         r  clk_divider/counter_reg[2]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y56          FDRE (Hold_fdre_C_D)         0.105     1.628    clk_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.522    clk_divider/CLK100MHZ
    SLICE_X0Y58          FDRE                                         r  clk_divider/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  clk_divider/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.796    clk_divider/counter_reg[10]
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.940 r  clk_divider/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    clk_divider/counter_reg[8]_i_1_n_4
    SLICE_X0Y58          FDRE                                         r  clk_divider/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.041    clk_divider/CLK100MHZ
    SLICE_X0Y58          FDRE                                         r  clk_divider/counter_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y58          FDRE (Hold_fdre_C_D)         0.105     1.627    clk_divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.522    clk_divider/CLK100MHZ
    SLICE_X0Y59          FDRE                                         r  clk_divider/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  clk_divider/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.796    clk_divider/counter_reg[14]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.940 r  clk_divider/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    clk_divider/counter_reg[12]_i_1_n_4
    SLICE_X0Y59          FDRE                                         r  clk_divider/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.041    clk_divider/CLK100MHZ
    SLICE_X0Y59          FDRE                                         r  clk_divider/counter_reg[15]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.105     1.627    clk_divider/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.522    clk_divider/CLK100MHZ
    SLICE_X0Y57          FDRE                                         r  clk_divider/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  clk_divider/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.796    clk_divider/counter_reg[6]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.940 r  clk_divider/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    clk_divider/counter_reg[4]_i_1_n_4
    SLICE_X0Y57          FDRE                                         r  clk_divider/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.041    clk_divider/CLK100MHZ
    SLICE_X0Y57          FDRE                                         r  clk_divider/counter_reg[7]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.105     1.627    clk_divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y57     clk_divider/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y56     clk_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58     clk_divider/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58     clk_divider/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y59     clk_divider/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y59     clk_divider/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y59     clk_divider/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y59     clk_divider/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y60     clk_divider/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y57     clk_divider/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y57     clk_divider/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y56     clk_divider/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y56     clk_divider/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     clk_divider/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     clk_divider/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     clk_divider/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     clk_divider/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     clk_divider/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     clk_divider/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y57     clk_divider/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y57     clk_divider/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y56     clk_divider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y56     clk_divider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     clk_divider/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     clk_divider/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     clk_divider/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     clk_divider/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     clk_divider/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     clk_divider/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.566ns  (logic 4.025ns (72.318%)  route 1.541ns (27.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.724     5.327    clk_divider/CLK100MHZ
    SLICE_X1Y57          FDRE                                         r  clk_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  clk_divider/clk_out_reg/Q
                         net (fo=2, routed)           1.541     7.323    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    10.892 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.892    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.410ns (82.768%)  route 0.294ns (17.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.522    clk_divider/CLK100MHZ
    SLICE_X1Y57          FDRE                                         r  clk_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  clk_divider/clk_out_reg/Q
                         net (fo=2, routed)           0.294     1.957    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.226 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.226    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            clk_divider/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.963ns  (logic 1.648ns (41.591%)  route 2.315ns (58.409%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.365     2.889    clk_divider/SW_IBUF[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.013 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.950     3.963    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y62          FDRE                                         r  clk_divider/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.601     5.024    clk_divider/CLK100MHZ
    SLICE_X0Y62          FDRE                                         r  clk_divider/counter_reg[24]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            clk_divider/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.824ns  (logic 1.648ns (43.096%)  route 2.176ns (56.904%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.365     2.889    clk_divider/SW_IBUF[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.013 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.811     3.824    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  clk_divider/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.602     5.025    clk_divider/CLK100MHZ
    SLICE_X0Y61          FDRE                                         r  clk_divider/counter_reg[20]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            clk_divider/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.824ns  (logic 1.648ns (43.096%)  route 2.176ns (56.904%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.365     2.889    clk_divider/SW_IBUF[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.013 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.811     3.824    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  clk_divider/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.602     5.025    clk_divider/CLK100MHZ
    SLICE_X0Y61          FDRE                                         r  clk_divider/counter_reg[21]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            clk_divider/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.824ns  (logic 1.648ns (43.096%)  route 2.176ns (56.904%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.365     2.889    clk_divider/SW_IBUF[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.013 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.811     3.824    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  clk_divider/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.602     5.025    clk_divider/CLK100MHZ
    SLICE_X0Y61          FDRE                                         r  clk_divider/counter_reg[22]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            clk_divider/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.824ns  (logic 1.648ns (43.096%)  route 2.176ns (56.904%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.365     2.889    clk_divider/SW_IBUF[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.013 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.811     3.824    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  clk_divider/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.602     5.025    clk_divider/CLK100MHZ
    SLICE_X0Y61          FDRE                                         r  clk_divider/counter_reg[23]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            clk_divider/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.676ns  (logic 1.648ns (44.835%)  route 2.028ns (55.165%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.365     2.889    clk_divider/SW_IBUF[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.013 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.663     3.676    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.603     5.026    clk_divider/CLK100MHZ
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[16]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            clk_divider/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.676ns  (logic 1.648ns (44.835%)  route 2.028ns (55.165%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.365     2.889    clk_divider/SW_IBUF[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.013 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.663     3.676    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.603     5.026    clk_divider/CLK100MHZ
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[17]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            clk_divider/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.676ns  (logic 1.648ns (44.835%)  route 2.028ns (55.165%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.365     2.889    clk_divider/SW_IBUF[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.013 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.663     3.676    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.603     5.026    clk_divider/CLK100MHZ
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[18]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            clk_divider/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.676ns  (logic 1.648ns (44.835%)  route 2.028ns (55.165%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.365     2.889    clk_divider/SW_IBUF[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.013 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.663     3.676    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.603     5.026    clk_divider/CLK100MHZ
    SLICE_X0Y60          FDRE                                         r  clk_divider/counter_reg[19]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            clk_divider/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.659ns  (logic 1.648ns (45.044%)  route 2.011ns (54.956%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           1.365     2.889    clk_divider/SW_IBUF[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.013 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.646     3.659    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y57          FDRE                                         r  clk_divider/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604     5.027    clk_divider/CLK100MHZ
    SLICE_X0Y57          FDRE                                         r  clk_divider/counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            clk_divider/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.337ns (49.242%)  route 0.347ns (50.758%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           0.347     0.638    clk_divider/SW_IBUF[0]
    SLICE_X1Y57          LUT3 (Prop_lut3_I0_O)        0.045     0.683 r  clk_divider/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.683    clk_divider/clk_out_i_1_n_0
    SLICE_X1Y57          FDRE                                         r  clk_divider/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.041    clk_divider/CLK100MHZ
    SLICE_X1Y57          FDRE                                         r  clk_divider/clk_out_reg/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            clk_divider/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.337ns (33.828%)  route 0.658ns (66.172%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           0.516     0.807    clk_divider/SW_IBUF[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.045     0.852 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.142     0.995    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  clk_divider/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.041    clk_divider/CLK100MHZ
    SLICE_X0Y58          FDRE                                         r  clk_divider/counter_reg[10]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            clk_divider/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.337ns (33.828%)  route 0.658ns (66.172%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           0.516     0.807    clk_divider/SW_IBUF[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.045     0.852 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.142     0.995    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  clk_divider/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.041    clk_divider/CLK100MHZ
    SLICE_X0Y58          FDRE                                         r  clk_divider/counter_reg[11]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            clk_divider/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.337ns (33.828%)  route 0.658ns (66.172%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           0.516     0.807    clk_divider/SW_IBUF[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.045     0.852 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.142     0.995    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  clk_divider/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.041    clk_divider/CLK100MHZ
    SLICE_X0Y58          FDRE                                         r  clk_divider/counter_reg[8]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            clk_divider/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.337ns (33.828%)  route 0.658ns (66.172%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           0.516     0.807    clk_divider/SW_IBUF[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.045     0.852 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.142     0.995    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  clk_divider/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.041    clk_divider/CLK100MHZ
    SLICE_X0Y58          FDRE                                         r  clk_divider/counter_reg[9]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            clk_divider/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.337ns (31.932%)  route 0.717ns (68.068%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           0.516     0.807    clk_divider/SW_IBUF[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.045     0.852 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.201     1.054    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y56          FDRE                                         r  clk_divider/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    clk_divider/CLK100MHZ
    SLICE_X0Y56          FDRE                                         r  clk_divider/counter_reg[0]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            clk_divider/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.337ns (31.932%)  route 0.717ns (68.068%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           0.516     0.807    clk_divider/SW_IBUF[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.045     0.852 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.201     1.054    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y56          FDRE                                         r  clk_divider/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    clk_divider/CLK100MHZ
    SLICE_X0Y56          FDRE                                         r  clk_divider/counter_reg[1]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            clk_divider/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.337ns (31.932%)  route 0.717ns (68.068%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           0.516     0.807    clk_divider/SW_IBUF[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.045     0.852 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.201     1.054    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y56          FDRE                                         r  clk_divider/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    clk_divider/CLK100MHZ
    SLICE_X0Y56          FDRE                                         r  clk_divider/counter_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            clk_divider/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.337ns (31.932%)  route 0.717ns (68.068%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           0.516     0.807    clk_divider/SW_IBUF[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.045     0.852 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.201     1.054    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y56          FDRE                                         r  clk_divider/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.877     2.042    clk_divider/CLK100MHZ
    SLICE_X0Y56          FDRE                                         r  clk_divider/counter_reg[3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            clk_divider/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.337ns (31.804%)  route 0.722ns (68.196%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           0.516     0.807    clk_divider/SW_IBUF[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.045     0.852 r  clk_divider/counter[0]_i_1/O
                         net (fo=25, routed)          0.206     1.058    clk_divider/counter[0]_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  clk_divider/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.041    clk_divider/CLK100MHZ
    SLICE_X0Y59          FDRE                                         r  clk_divider/counter_reg[12]/C





