8fe52f9c6726a71c42b1776bd16e4736047cbfa3
Set dcsr_n.cause according to how debug mode is entered
diff --git a/rtl/riscv_id_stage.sv b/rtl/riscv_id_stage.sv
index 8edb208..25af230 100644
--- a/rtl/riscv_id_stage.sv
+++ b/rtl/riscv_id_stage.sv
@@ -212,6 +212,7 @@ module riscv_id_stage
 
     // Debug Signal
     output logic        debug_mode_o,
+    output logic [2:0]  debug_cause_o,
     input  logic        debug_req_i,
     input  logic        debug_single_step_i,
     input  logic        debug_ebreakm_i,
@@ -1200,6 +1201,7 @@ module riscv_id_stage
 
     // Debug Signal
     .debug_mode_o                   ( debug_mode_o           ),
+    .debug_cause_o                  ( debug_cause_o          ),
     .debug_req_i                    ( debug_req_i            ),
     .debug_single_step_i            ( debug_single_step_i    ),
     .debug_ebreakm_i                ( debug_ebreakm_i        ),