\t (00:00:02) allegro 16.6 S025 (v16-6-112BW) Windows 32
\t (00:00:02)     Journal start - Wed Aug 08 14:41:11 2018
\t (00:00:02)         Host=WYU User=wyu08 Pid=968 CPUs=4
\t (00:00:02) CmdLine= D:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:02) 
   (00:00:02) Loading axlcore.cxt 
\t (00:00:03) Opening existing design...
\d (00:00:03) Design opened: D:/MyProject/SDHCAL_DAQ/PCB&Schematic/SDHCalDIF/Allegro/SDHCalDIF.brd
\i (00:00:04) trapsize 565
\i (00:00:04) trapsize 555
\i (00:00:04) trapsize 567
\i (00:00:04) trapsize 572
\i (00:00:04) trapsize 584
\i (00:00:04) trapsize 584
\i (00:00:06) generaledit 
\i (00:00:13) opencd D:/MyProject/SDHCAL_DAQ/PCB&Schematic/SDHCalFEB/Allegro/SDHCalFEB.brd 
\t (00:00:13) Opening existing design...
\t (00:00:15) Grids are drawn 4.00, 4.00 apart for enhanced viewability.
\i (00:00:15) trapsize 419
\t (00:00:15)     Journal end - Wed Aug 08 14:41:24 2018
