#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Tue Dec 28 18:44:32 2021
# Process ID: 11532
# Log file: F:/Xilinx/Vivado_code/Question_1/Fuction_1/vivado.log
# Journal file: F:/Xilinx/Vivado_code/Question_1/Fuction_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Xilinx/Vivado_code/Question_1/Fuction_1/Fuction_1.xpr
INFO: [Project 1-313] Project file moved from 'F:/Xilinx/Vivado_code/Fuction_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/egkatastasi/Vivado/2015.1/data/ip'.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xa7a15tcpg236-2I
Top: Fuction1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 741.188 ; gain = 568.094
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Fuction1' [C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_1/Fuction_1/Fuction_1.srcs/sources_1/new/Fuction1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Fuction1' (1#1) [C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_1/Fuction_1/Fuction_1.srcs/sources_1/new/Fuction1.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 749.414 ; gain = 576.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 749.414 ; gain = 576.320
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a15tcpg236-2I
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Xilinx/Vivado_code/Question_1/Fuction_1/Fuction_1.srcs/constrs_1/new/Fuction1.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [F:/Xilinx/Vivado_code/Question_1/Fuction_1/Fuction_1.srcs/constrs_1/new/Fuction1.xdc:1]
Finished Parsing XDC File [F:/Xilinx/Vivado_code/Question_1/Fuction_1/Fuction_1.srcs/constrs_1/new/Fuction1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado_code/Question_1/Fuction_1/Fuction_1.srcs/constrs_1/new/Fuction1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Fuction1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Fuction1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1037.094 ; gain = 864.000
7 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1037.094 ; gain = 300.754
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_1/Fuction_1/Fuction_1.srcs/sources_1/new/Fuction1.vhd" into library xil_defaultlib [C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_1/Fuction_1/Fuction_1.srcs/sources_1/new/Fuction1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_1/Fuction_1/Fuction_1.srcs/sources_1/new/Fuction1_tb.vhd" into library xil_defaultlib [C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_1/Fuction_1/Fuction_1.srcs/sources_1/new/Fuction1_tb.vhd:1]
[Tue Dec 28 18:45:07 2021] Launched synth_1...
Run output will be captured here: F:/Xilinx/Vivado_code/Question_1/Fuction_1/Fuction_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xa7a15tcpg236-2I
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Xilinx/Vivado_code/Question_1/Fuction_1/Fuction_1.srcs/constrs_1/new/Fuction1.xdc]
Finished Parsing XDC File [F:/Xilinx/Vivado_code/Question_1/Fuction_1/Fuction_1.srcs/constrs_1/new/Fuction1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1
[Tue Dec 28 18:45:55 2021] Launched impl_1...
Run output will be captured here: F:/Xilinx/Vivado_code/Question_1/Fuction_1/Fuction_1.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Xilinx/Vivado_code/Question_1/Fuction_1/.Xil/Vivado-11532-DESKTOP-GOIKKA8/dcp/Fuction1.xdc]
Finished Parsing XDC File [F:/Xilinx/Vivado_code/Question_1/Fuction_1/.Xil/Vivado-11532-DESKTOP-GOIKKA8/dcp/Fuction1.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1342.504 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1342.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property top Fuction1_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top Fuction1_tb [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Fuction1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/Xilinx/Vivado_code/Question_1/Fuction_1/Fuction_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Fuction1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_1/Fuction_1/Fuction_1.srcs/sources_1/new/Fuction1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Fuction1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_1/Fuction_1/Fuction_1.srcs/sources_1/new/Fuction1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Fuction1_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Xilinx/Vivado_code/Question_1/Fuction_1/Fuction_1.sim/sim_1/behav'
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/egkatastasi/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto 6b65752dd5ae4ce3ab738264fd9d5781 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Fuction1_tb_behav xil_defaultlib.Fuction1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Fuction1 [fuction1_default]
Compiling architecture fuction of entity xil_defaultlib.fuction1_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Fuction1_tb_behav

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/Xilinx/Vivado_code/Question_1/Fuction_1/Fuction_1.sim/sim_1/behav/xsim.dir/Fuction1_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 794652127 -regid "212325107_0_0_245" -xml F:/Xilinx/Vivado_code/Question_1/Fuction_1/Fuction_1.sim/sim_1/behav/xsim.dir/Fuc..."
    (file "F:/Xilinx/Vivado_code/Question_1/Fuction_1/Fuction_1.sim/sim_1/behav/xsim.dir/Fuction1_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 28 18:51:31 2021...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Xilinx/Vivado_code/Question_1/Fuction_1/Fuction_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fuction1_tb_behav -key {Behavioral:sim_1:Functional:Fuction1_tb} -tclbatch {Fuction1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.1
Time resolution is 1 ps
source Fuction1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fuction1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1378.055 ; gain = 28.355
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top Fuction1 [current_fileset]
update_compile_order -fileset sources_1
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xa7a15tcpg236-2I
Top: Fuction1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:01 ; elapsed = 00:09:08 . Memory (MB): peak = 1387.523 ; gain = 1214.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Fuction1' [C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_1/Fuction_1/Fuction_1.srcs/sources_1/new/Fuction1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Fuction1' (1#1) [C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_1/Fuction_1/Fuction_1.srcs/sources_1/new/Fuction1.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:01 ; elapsed = 00:09:08 . Memory (MB): peak = 1387.523 ; gain = 1214.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:01 ; elapsed = 00:09:08 . Memory (MB): peak = 1387.523 ; gain = 1214.430
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Xilinx/Vivado_code/Question_1/Fuction_1/Fuction_1.srcs/constrs_1/new/Fuction1.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [F:/Xilinx/Vivado_code/Question_1/Fuction_1/Fuction_1.srcs/constrs_1/new/Fuction1.xdc:1]
Finished Parsing XDC File [F:/Xilinx/Vivado_code/Question_1/Fuction_1/Fuction_1.srcs/constrs_1/new/Fuction1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado_code/Question_1/Fuction_1/Fuction_1.srcs/constrs_1/new/Fuction1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Fuction1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Fuction1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:06 ; elapsed = 00:09:11 . Memory (MB): peak = 1387.523 ; gain = 1214.430
6 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1387.523 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_1/Fuction_1/Fuction_1.srcs/sources_1/new/Fuction1.vhd" into library xil_defaultlib [C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_1/Fuction_1/Fuction_1.srcs/sources_1/new/Fuction1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_1/Fuction_1/Fuction_1.srcs/sources_1/new/Fuction1_tb.vhd" into library xil_defaultlib [C:/Users/Πάνος/Desktop/vivado code_1/Ερώτημα_1/Fuction_1/Fuction_1.srcs/sources_1/new/Fuction1_tb.vhd:1]
[Tue Dec 28 18:53:52 2021] Launched synth_1...
Run output will be captured here: F:/Xilinx/Vivado_code/Question_1/Fuction_1/Fuction_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xa7a15tcpg236-2I
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Xilinx/Vivado_code/Question_1/Fuction_1/Fuction_1.srcs/constrs_1/new/Fuction1.xdc]
Finished Parsing XDC File [F:/Xilinx/Vivado_code/Question_1/Fuction_1/Fuction_1.srcs/constrs_1/new/Fuction1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 28 18:54:41 2021...
