;redcode
;assert 1
	SPL 0, 5
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 270, 60
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB 0, <-1
	ADD -2, @10
	SUB 0, <-1
	SUB @124, 106
	SLT 120, 0
	SLT 120, 0
	ADD #12, 100
	SLT 120, 0
	SUB -2, @10
	SLT 120, 0
	JMZ <41, 802
	CMP #12, 100
	JMP -2, #10
	SUB -2, @10
	ADD -2, @10
	SUB #12, 100
	SUB #12, 100
	SUB #12, 100
	JMP @72, #200
	JMP @72, #200
	JMP <-127, 106
	MOV -7, <-20
	ADD @41, 802
	SPL 0, 5
	JMN 12, <10
	JMP 0, 9
	CMP #12, 100
	JMP 12, <10
	SUB 0, <-1
	SUB 12, @10
	JMZ 1, 22
	MOV 129, 900
	JMZ 270, 69
	MOV 120, 0
	SUB 0, <-1
	SLT 120, 0
	SLT 120, 0
	SLT 120, 0
	CMP -207, <-120
	JMZ 0, 9
	SPL 0, 5
	SLT 120, 0
	CMP -207, <-120
	MOV -1, <-20
