Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun 20 14:18:39 2025
| Host         : BOOK-ELUD8M5EVV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_top_control_sets_placed.rpt
| Design       : cpu_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   270 |
|    Minimum number of control sets                        |   270 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   270 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |   260 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             130 |           72 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |           18 |
| Yes          | No                    | No                     |            1161 |          532 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3457 |         1479 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+--------------------------------------------------+------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                   Enable Signal                  |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+--------------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG                       |                                                  |                                    |                1 |              1 |         1.00 |
|  UUT/D_CACHE/r_t_mem_Write_reg_rep__0_2[0] |                                                  |                                    |                1 |              2 |         2.00 |
|  UUT/DP/next_EX_w_addr_reg[1]_i_2_n_0      |                                                  |                                    |                1 |              2 |         2.00 |
|  i_readM_BUFG                              |                                                  |                                    |                1 |              2 |         2.00 |
|  slow_clock_BUFG                           | UUT/DP/pc[12]                                    | NUUT/SR[0]                         |                1 |              4 |         4.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/EX_pc                                | UUT/D_CACHE/ID_ALUOperation_reg[4] |                4 |              8 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/EX_d_MemRead_reg_1                   | NUUT/SR[0]                         |                4 |              9 |         2.25 |
|  slow_clock_BUFG                           | NUUT/r_d_data_valid_reg_0                        |                                    |                3 |             12 |         4.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/EX_pc                                |                                    |                6 |             12 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/EX_d_MemRead_reg_0[0]                | NUUT/SR[0]                         |                5 |             12 |         2.40 |
|  UUT/DP/next_r_num_inst_reg[15]_i_2_n_0    |                                                  |                                    |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/p_0_in0_out__0[16]                   |                                    |                4 |             16 |         4.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/p_0_in0_out__0[48]                   |                                    |                4 |             16 |         4.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__1_4           | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/data_store                           |                                    |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_14[0]       |                                    |               12 |             16 |         1.33 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_11[0]       |                                    |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_15[0]       |                                    |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_0[0]        |                                    |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_12[0]       |                                    |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_21[0]       | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/addr_store[1][15]_i_1_n_0            |                                    |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_22[0]       | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_10[0]       | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_2[0]        | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_20[0]       |                                    |               14 |             16 |         1.14 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_13[0]       |                                    |                4 |             16 |         4.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_34[0]       | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_39[0]       | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_7[0]        | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_40[0]       | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_33[0]       | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_41[0]       | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_38[0]       | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_36[0]       | NUUT/SR[0]                         |               16 |             16 |         1.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/addr_store[3][15]_i_1_n_0            |                                    |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_32[0]       | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_35[0]       | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_37[0]       | NUUT/SR[0]                         |               10 |             16 |         1.60 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[15]_1[0]         | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__10_2[0]  | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[15]_0[0]         | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__11_3[0]  | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__10_0[0]  | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__10_1[0]  | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__10_3[0]  | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__12_1[0]  | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__0_1[0]   | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/addr_store[5][15]_i_1_n_0            |                                    |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__19_16[0] |                                    |                9 |             16 |         1.78 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__1_3[0]   | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__21_2[0]  |                                    |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__21_3[0]  | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__21_4[0]  | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__21_1[0]  |                                    |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__22_0[0]  | NUUT/SR[0]                         |                9 |             16 |         1.78 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__22_2[0]  | NUUT/SR[0]                         |                4 |             16 |         4.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__3_1[0]   | NUUT/SR[0]                         |                9 |             16 |         1.78 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__3_2[0]   | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__3_3[0]   | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__20_2[0]  |                                    |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__20_3[0]  | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__5_1[0]   | NUUT/SR[0]                         |                4 |             16 |         4.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/addr_store[2][15]_i_1_n_0            |                                    |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__4_1[0]   | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__8_1[0]   | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__8_0[0]   | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__6_2[0]   | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__4_2[0]   | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__8_2[0]   | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__7_2[0]   | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/addr_store[4][15]_i_1_n_0            |                                    |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__32_0[0]       | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__10_1[0]  | NUUT/SR[0]                         |               10 |             16 |         1.60 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__9_3[0]   | NUUT/SR[0]                         |               10 |             16 |         1.60 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__0_5[0]   | NUUT/SR[0]                         |                9 |             16 |         1.78 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__0_2[0]   | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__9_1[0]   |                                    |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__9_2[0]   |                                    |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__10_3[0]  | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__10_4[0]  | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__7_0[0]   | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__10_2[0]  | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__7_1[0]   | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__9_0[0]   | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__0_1[0]   | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__0_4[0]   | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__11_1[0]  | NUUT/SR[0]                         |               10 |             16 |         1.60 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__5_0[0]   | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__9_4[0]   | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__2_6[0]   | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__1_2[0]   | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__2_2[0]   | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__4_8[0]   | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__5_2[0]   | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__4_1[0]   | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__9_2[0]   | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__7_2[0]   | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__9_3[0]   | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__9_4[0]   | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__4_2[0]   | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[4]_rep__1_1[0]   | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[5]_rep__1_11[0]  | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[5]_rep__1_10[0]  | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[4]_rep__6_2[0]   | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[5]_rep__1_3[0]   | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[4]_rep_5[0]      | NUUT/SR[0]                         |               11 |             16 |         1.45 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[4]_rep__1_2[0]   | NUUT/SR[0]                         |               11 |             16 |         1.45 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[4]_rep__6_1[0]   | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[5]_rep__1_12[0]  | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[4]_rep_2[0]      | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[5]_rep__1_5[0]   | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[5]_rep__1_7[0]   | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[5]_rep__1_1[0]   | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[4]_1[0]          | NUUT/SR[0]                         |                9 |             16 |         1.78 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[5]_rep__2_4[0]   | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[5]_rep__2_1[0]   |                                    |               10 |             16 |         1.60 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[5]_rep__1_13[0]  | NUUT/SR[0]                         |                9 |             16 |         1.78 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[5]_rep__1_4[0]   | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[4]_rep__4_1[0]   | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[4]_rep_0[0]      | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[5]_rep__2_2[0]   | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[5]_rep__2_5[0]   | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[6]_0[0]          | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[4]_rep__2_5[0]   | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[4]_rep__4_2[0]   | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[5]_rep__1_6[0]   | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[6]_rep_1[0]      | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[4]_rep_3[0]      | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[4]_rep__2_3[0]   | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[6]_rep__0_1[0]   |                                    |                4 |             16 |         4.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[4]_rep__2_6[0]   | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[5]_rep__1_9[0]   | NUUT/SR[0]                         |               15 |             16 |         1.07 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[4]_rep__2_7[0]   | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[5]_rep__0_0[0]   | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[4]_rep_1[0]      | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[4]_rep__2_4[0]   | NUUT/SR[0]                         |               15 |             16 |         1.07 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[5]_rep__0_1[0]   | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[5]_rep__1_8[0]   | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[6]_rep_2[0]      | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[5]_rep__1_2[0]   | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[4]_0[0]          | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[5]_rep__2_3[0]   | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[6]_rep__0_2[0]   | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[6]_rep__0_3[0]   | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[4]_rep_4[0]      | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[5]_rep__2_6[0]   | NUUT/SR[0]                         |                9 |             16 |         1.78 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[6]_rep_3[0]      | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[6]_rep__0_4[0]   | NUUT/SR[0]                         |                9 |             16 |         1.78 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[6]_rep__1_1[0]   | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[6]_rep__0_6[0]   | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[7]_rep__0_9[0]   | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[9]_1[0]          | NUUT/SR[0]                         |               14 |             16 |         1.14 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[6]_rep__1_3[0]   | NUUT/SR[0]                         |               10 |             16 |         1.60 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[7]_rep__0_0[0]   | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[7]_rep_4[0]      | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[6]_rep__1_6[0]   | NUUT/SR[0]                         |                9 |             16 |         1.78 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[7]_rep__0_4[0]   | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[7]_rep_2[0]      | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[7]_rep_3[0]      | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[7]_rep_5[0]      | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[7]_rep__0_11[0]  | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[7]_1[0]          | NUUT/SR[0]                         |                4 |             16 |         4.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[6]_rep__1_2[0]   | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[6]_rep__1_7[0]   | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[7]_rep_1[0]      | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[6]_rep__0_5[0]   | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[6]_rep__1_5[0]   | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[6]_rep__0_7[0]   | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[7]_rep__0_12[0]  | NUUT/SR[0]                         |                9 |             16 |         1.78 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[7]_rep__0_3[0]   |                                    |               11 |             16 |         1.45 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[7]_rep__0_5[0]   |                                    |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[9]_0[0]          | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[7]_0[0]          | NUUT/SR[0]                         |               10 |             16 |         1.60 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[7]_rep_0[0]      | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[6]_rep__1_4[0]   | NUUT/SR[0]                         |               12 |             16 |         1.33 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[7]_rep__0_10[0]  | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_28[0]              | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_39[0]              | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_43[0]              |                                    |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_7[0]               | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_2[0]               | NUUT/SR[0]                         |                9 |             16 |         1.78 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_22[0]              |                                    |               13 |             16 |         1.23 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_25[0]              |                                    |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_40[0]              | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_45[0]              | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_20[0]              | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_15[0]              | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_47[0]              | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_23[0]              |                                    |               14 |             16 |         1.14 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_16[0]              | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_12[0]              |                                    |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_37[0]              | NUUT/SR[0]                         |               11 |             16 |         1.45 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_38[0]              | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_8[0]               |                                    |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_4[0]               | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_46[0]              | NUUT/SR[0]                         |                4 |             16 |         4.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_27[0]              |                                    |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_9[0]               | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_29[0]              | NUUT/SR[0]                         |                4 |             16 |         4.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_48[0]              | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_31[0]              | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_14[0]              | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_41[0]              |                                    |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_18[0]              | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_35[0]              | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_34[0]              | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_19[0]              | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_44[0]              | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_21[0]              | NUUT/SR[0]                         |                9 |             16 |         1.78 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_6[0]               | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_13[0]              |                                    |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_3[0]               | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_32[0]              | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_33[0]              | NUUT/SR[0]                         |                4 |             16 |         4.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_26[0]              |                                    |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_24[0]              |                                    |               12 |             16 |         1.33 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_17[0]              | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_30[0]              | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_42[0]              |                                    |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_5[0]               |                                    |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__0_10[0]       | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__0_3[0]        | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__0_14[0]       | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__0_15[0]       | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__0_8[0]        | NUUT/SR[0]                         |                9 |             16 |         1.78 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__0_13[0]       | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__0_9[0]        | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__0_7[0]        | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__10_0[0]       | NUUT/SR[0]                         |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__10_3[0]       | NUUT/SR[0]                         |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__10_6[0]       | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__10_5[0]       |                                    |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__19_1[0]       |                                    |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_36[0]              | NUUT/SR[0]                         |                9 |             16 |         1.78 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__32_2[0]       | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_0[0]               | NUUT/SR[0]                         |               12 |             16 |         1.33 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_1[0]               | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_10[0]              | NUUT/SR[0]                         |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_11[0]              | NUUT/SR[0]                         |                9 |             16 |         1.78 |
|  slow_clock_BUFG                           | UUT/D_CACHE/E[0]                                 | NUUT/SR[0]                         |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/btn[0][0]                            |                                    |                8 |             16 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/btn[0]_1[0]                          |                                    |                5 |             16 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/btn[0]_2[0]                          |                                    |                9 |             16 |         1.78 |
|  slow_clock_BUFG                           | UUT/D_CACHE/btn[0]_3[0]                          |                                    |                7 |             16 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/btn[0]_0[0]                          |                                    |               12 |             16 |         1.33 |
|  slow_clock_BUFG                           | UUT/D_CACHE/btn[0]_4[0]                          |                                    |                6 |             16 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/p_0_in0_out__0[0]                    |                                    |                4 |             16 |         4.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/p_0_in0_out__0[32]                   |                                    |                4 |             16 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                       |                                                  | DIVIDER/r_slow_clock               |                6 |             20 |         3.33 |
|  slow_clock_BUFG                           |                                                  | NUUT/SR[0]                         |               12 |             31 |         2.58 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_1[0]        |                                    |               15 |             32 |         2.13 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_Write_reg_rep__9_31[0]       | NUUT/SR[0]                         |               13 |             32 |         2.46 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__14_0[0]  | NUUT/SR[0]                         |               15 |             32 |         2.13 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[2]_rep__8_3[0]   |                                    |               12 |             32 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep_0[0]      | NUUT/SR[0]                         |               10 |             32 |         3.20 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__0_3[0]   | NUUT/SR[0]                         |               14 |             32 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__2_5[0]   | NUUT/SR[0]                         |               12 |             32 |         2.67 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[7]_2[0]          | NUUT/SR[0]                         |               13 |             32 |         2.46 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__2_3[0]   | NUUT/SR[0]                         |               16 |             32 |         2.00 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__2_4[0]   | NUUT/SR[0]                         |               14 |             32 |         2.29 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__4_6[0]   | NUUT/SR[0]                         |               13 |             32 |         2.46 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__4_7[0]   | NUUT/SR[0]                         |               13 |             32 |         2.46 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__4_5[0]   | NUUT/SR[0]                         |               11 |             32 |         2.91 |
|  slow_clock_BUFG                           | UUT/D_CACHE/r_t_mem_address_reg[3]_rep__4_4[0]   | NUUT/SR[0]                         |               13 |             32 |         2.46 |
|  slow_clock_BUFG                           |                                                  |                                    |               25 |             42 |         1.68 |
|  slow_clock_BUFG                           | UUT/D_CACHE/EX_d_MemRead_reg[0]                  |                                    |               20 |             50 |         2.50 |
| ~D_CACHE/p_11_in                           |                                                  |                                    |               36 |             65 |         1.81 |
|  slow_clock_BUFG                           | NUUT/p_0_in1_in                                  |                                    |               19 |             76 |         4.00 |
|  slow_clock_BUFG                           | btn_IBUF[0]                                      |                                    |              152 |            331 |         2.18 |
+--------------------------------------------+--------------------------------------------------+------------------------------------+------------------+----------------+--------------+


