srcscan starts
-- Analyzing VHDL file "C:/Xilinx2017v4/Vivado/2017.4/data/vhdl/src/std/standard.vhd" into library std (VHDL-9003)
INFO: analyzing package STANDARD (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx2017v4/Vivado/2017.4/data/vhdl/src/std/textio.vhd" into library std (VHDL-9003)
INFO: analyzing package TEXTIO (VHDL-1014)
INFO: analyzing package body TEXTIO (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx2017v4/Vivado/2017.4/data/vhdl/src/synopsys/compileToSynopsys/attributes.vhd" into library synopsys (VHDL-9003)
INFO: analyzing package ATTRIBUTES (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx2017v4/Vivado/2017.4/data/vhdl/src/ieee/distributable/std_logic_1164.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_1164 (VHDL-1014)
INFO: analyzing package body std_logic_1164 (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx2017v4/Vivado/2017.4/data/vhdl/src/ieee/distributable/numeric_std.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_STD (VHDL-1014)
INFO: analyzing package body NUMERIC_STD (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx2017v4/Vivado/2017.4/data/vhdl/src/ieee/distributable/numeric_bit.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_BIT (VHDL-1014)
INFO: analyzing package body NUMERIC_BIT (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx2017v4/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee/std_logic_arith.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_arith (VHDL-1014)
INFO: analyzing package body std_logic_arith (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx2017v4/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee/std_logic_unsigned.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_UNSIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_UNSIGNED (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx2017v4/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee/std_logic_signed.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_SIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_SIGNED (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx2017v4/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee/std_logic_misc.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_misc (VHDL-1014)
INFO: analyzing package body std_logic_misc (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx2017v4/Vivado/2017.4/data/vhdl/src/synopsys/compileToIeee/std_logic_textio.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_TEXTIO (VHDL-1014)
INFO: analyzing package body STD_LOGIC_TEXTIO (VHDL-1013)
ERROR: cannot open vhdl file C:/Xilinx2017v4/Vivado/2017.4/data/vhdl/src/ieee/restricted/math_real.vhd (VHDL-1515)
-- Analyzing VHDL file "C:/Xilinx2017v4/Vivado/2017.4/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhd" into library unisim (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx2017v4/Vivado/2017.4/data/vhdl/src/unimacro/unimacro_VCOMP.vhd" into library unimacro (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
INFO: analyzing package body VCOMPONENTS (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx2017v4/Vivado/2017.4/data/vhdl/src/../../parts/xilinx/rtl/lib/vhdl/xst/src/mixed_lang_vltype.vhd" into library vl (VHDL-9003)
INFO: analyzing package vl_types (VHDL-1014)
INFO: analyzing package body vl_types (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx2017v4/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd" into library xpm (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
-- Analyzing VHDL file "C:/Users/student/Desktop/ncat-ecen429-repository/Lab11/Lab11Part1/Lab11Part1.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity clock_divider (VHDL-1012)
INFO: analyzing architecture clock_divider_arch of entity clock_divider (VHDL-9006)
-- Analyzing VHDL file "C:/Users/student/Desktop/ncat-ecen429-repository/Lab11/Lab11Part1/Lab11Part1.srcs/sources_1/new/timer_five.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity timer_five (VHDL-1012)
INFO: analyzing architecture Behavioral of entity timer_five (VHDL-9006)
-- Analyzing VHDL file "C:/Users/student/Desktop/ncat-ecen429-repository/Lab11/Lab11Part1/Lab11Part1.srcs/sources_1/new/vending_machine.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity vending_machine (VHDL-1012)
INFO: analyzing architecture Behavioral of entity vending_machine (VHDL-9006)
C:/Users/student/Desktop/ncat-ecen429-repository/Lab11/Lab11Part1/Lab11Part1.srcs/sources_1/new/vending_machine.vhd(32): WARNING: Positional port connection in entity/module instantiation <clock_divider> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/student/Desktop/ncat-ecen429-repository/Lab11/Lab11Part1/Lab11Part1.srcs/sources_1/new/vending_machine.vhd(32): WARNING: Positional port connection in entity/module instantiation <clock_divider> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/student/Desktop/ncat-ecen429-repository/Lab11/Lab11Part1/Lab11Part1.srcs/sources_1/new/vending_machine.vhd(32): WARNING: Positional port connection in entity/module instantiation <clock_divider> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/student/Desktop/ncat-ecen429-repository/Lab11/Lab11Part1/Lab11Part1.srcs/sources_1/new/vending_machine.vhd(32): WARNING: Positional port connection in entity/module instantiation <clock_divider> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/student/Desktop/ncat-ecen429-repository/Lab11/Lab11Part1/Lab11Part1.srcs/sources_1/new/vending_machine.vhd(32): WARNING: Positional port connection in entity/module instantiation <clock_divider> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/student/Desktop/ncat-ecen429-repository/Lab11/Lab11Part1/Lab11Part1.srcs/sources_1/new/vending_machine.vhd(32): WARNING: Positional port connection in entity/module instantiation <clock_divider> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/student/Desktop/ncat-ecen429-repository/Lab11/Lab11Part1/Lab11Part1.srcs/sources_1/new/vending_machine.vhd(33): WARNING: Positional port connection in entity/module instantiation <timer_five> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/student/Desktop/ncat-ecen429-repository/Lab11/Lab11Part1/Lab11Part1.srcs/sources_1/new/vending_machine.vhd(33): WARNING: Positional port connection in entity/module instantiation <timer_five> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/student/Desktop/ncat-ecen429-repository/Lab11/Lab11Part1/Lab11Part1.srcs/sources_1/new/vending_machine.vhd(33): WARNING: Positional port connection in entity/module instantiation <timer_five> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
Listing tops:
VHDL top: library:xil_defaultlib entity:vending_machine arch:
VHDL top: library:xil_defaultlib entity:vending_machine arch:
END of tops
C:/Users/student/Desktop/ncat-ecen429-repository/Lab11/Lab11Part1/Lab11Part1.srcs/sources_1/new/vending_machine.vhd(4): INFO: executing vending_machine(Behavioral) (VHDL-1067)
C:/Users/student/Desktop/ncat-ecen429-repository/Lab11/Lab11Part1/Lab11Part1.srcs/sources_1/new/clock_divider.vhd(5): INFO: executing clock_divider_default(clock_divider_arch) (VHDL-1067)
C:/Users/student/Desktop/ncat-ecen429-repository/Lab11/Lab11Part1/Lab11Part1.srcs/sources_1/new/timer_five.vhd(5): INFO: executing timer_five_default(Behavioral) (VHDL-1067)
srcscan exits with return value 0
