<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030002656A1-20030102-D00000.TIF SYSTEM "US20030002656A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030002656A1-20030102-D00001.TIF SYSTEM "US20030002656A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030002656A1-20030102-D00002.TIF SYSTEM "US20030002656A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030002656A1-20030102-D00003.TIF SYSTEM "US20030002656A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030002656A1-20030102-D00004.TIF SYSTEM "US20030002656A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030002656A1-20030102-D00005.TIF SYSTEM "US20030002656A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030002656A1-20030102-D00006.TIF SYSTEM "US20030002656A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030002656A1-20030102-D00007.TIF SYSTEM "US20030002656A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030002656A1-20030102-D00008.TIF SYSTEM "US20030002656A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030002656A1-20030102-D00009.TIF SYSTEM "US20030002656A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030002656A1-20030102-D00010.TIF SYSTEM "US20030002656A1-20030102-D00010.TIF" NDATA TIF>
<!ENTITY US20030002656A1-20030102-D00011.TIF SYSTEM "US20030002656A1-20030102-D00011.TIF" NDATA TIF>
<!ENTITY US20030002656A1-20030102-D00012.TIF SYSTEM "US20030002656A1-20030102-D00012.TIF" NDATA TIF>
<!ENTITY US20030002656A1-20030102-D00013.TIF SYSTEM "US20030002656A1-20030102-D00013.TIF" NDATA TIF>
<!ENTITY US20030002656A1-20030102-D00014.TIF SYSTEM "US20030002656A1-20030102-D00014.TIF" NDATA TIF>
<!ENTITY US20030002656A1-20030102-D00015.TIF SYSTEM "US20030002656A1-20030102-D00015.TIF" NDATA TIF>
<!ENTITY US20030002656A1-20030102-D00016.TIF SYSTEM "US20030002656A1-20030102-D00016.TIF" NDATA TIF>
<!ENTITY US20030002656A1-20030102-D00017.TIF SYSTEM "US20030002656A1-20030102-D00017.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030002656</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>09896809</doc-number>
</application-number>
<application-number-series-code>09</application-number-series-code>
<filing-date>20010629</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H04M003/00</ipc>
</classification-ipc-primary>
<classification-ipc-secondary>
<ipc>H04M005/00</ipc>
</classification-ipc-secondary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>379</class>
<subclass>325000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Splitter assembly with high density backplane board</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Paul</given-name>
<middle-name>W.</middle-name>
<family-name>Schmokel</family-name>
</name>
<residence>
<residence-us>
<city>Prior Lake</city>
<state>MN</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<assignee>
<organization-name>ADC Telecommunications, Inc.</organization-name>
<assignee-type>02</assignee-type>
</assignee>
<correspondence-address>
<name-1>MERCHANT &amp; GOULD PC</name-1>
<name-2></name-2>
<address>
<address-1>P.O. BOX 2903</address-1>
<city>MINNEAPOLIS</city>
<state>MN</state>
<postalcode>55402-0903</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A telecommunications device including a plurality of splitter cards mounted in a chassis. The device also includes a circuit board and plurality of card edge connectors for providing electrical connections between the splitter cards and the circuit board. The device further includes POTS connectors, LINE connectors and DATA connectors. The circuit board includes a first layer having first tracings that electrically connect contacts of at least one of the POTS, LINE or DATA connectors to at least one of the card edge connectors; a second layer having second tracings that electrically connect contacts of at least one of the POTS, LINE or DATA connectors to at least one of the card edge connectors; and a third layer having third tracings that electrically connect contacts of at least one of the POTS, LINE or DATA connectors to at least one of the card edge connectors. The second layer is positioned between the first and third layers. A majority of the second layer is covered by a grounding plane. The grounding plane and the second tracings are co-planar such that the grounding plane adds no additional thickness to the second layer. The grounding plane is positioned between the first and third tracings to reduce cross-talk between the first and third tracings. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">FIELD OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> The present invention relates generally to telecommunications devices. More particularly, the present invention relates to telecommunications devices for splitting telecommunications signals. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> Most telecommunications systems include cables (e.g., fiber optic cables or copper twisted pair cables) for interconnecting pieces of telecommunications equipment. For example, in a typical telephone carrier system servicing residences and/or businesses, cables are used to couple components such as an MDF (main distribution frame), a POTS (plain old telephone service) splitter for separating voice and data signals and a DSLAM (digital subscriber line access multiplexer). A telephone carrier&apos;s central office frequently includes multiple rows of telecommunications racks or cabinets. Each rack or cabinet is sized to hold several different pieces of telecommunications equipment. Racks typically have open fronts and open backs for allowing both front and back access to equipment, while cabinets typically have closed backs such that equipment is only accessible from the front. Often thousands of cables are used to interconnect the various pieces of telecommunications equipment mounted on the racks or cabinets. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> Circuit density is an important consideration relevant to the design of telecommunications equipment. Circuit density relates to the number of telecommunications lines that can be routed through a given volume of rack/cabinet space. By increasing the circuit density at a given location such as a telephone carrier central office, the overall capacity of the location can be increased. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> POTS splitters are an excellent example of a type of telecommunications equipment where relatively high circuit densities are desirable. An exemplary POTS splitter system includes a plurality of splitter devices mounted within a splitter chassis. To improve the circuit density of the POTS splitter system, the splitter devices can be mounted on circuit boards that fit within the splitter chassis. It is desirable for the circuit boards to be easily inserted into and removed from the splitter chassis. It is also desirable for connectors associated with the splitter system to be readily accessible. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> Other considerations relevant to the design of telecommunications equipment include cable management, manufacturing cost, assembly time, reliability and weight. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> One aspect of the present invention relates to a telecommunications device including a plurality of splitter cards mounted in a chassis. The device also includes a circuit board and plurality of card edge connectors for providing electrical connections between the splitter cards and the circuit board. The device further includes POTS connectors, LINE connectors and DATA connectors. The circuit board includes a first layer having first tracings that electrically connect contacts of at least one of the POTS, LINE or DATA connectors to at least one of the card edge connectors; a second layer having second tracings that electrically connect contacts of at least one of the POTS, LINE or DATA connectors to at least one of the card edge connectors; and a third layer having third tracings that electrically connect contacts of at least one of the POTS, LINE or DATA connectors to at least one of the card edge connectors. The second layer is positioned between the first and third layers. A majority of the second layer is covered by a grounding plane. The grounding plane and the second tracings are co-planar such that the grounding plane adds no additional thickness to the second layer. The grounding plane is positioned between the first and third tracings to reduce cross-talk between the first and third tracings. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> A variety of advantages of the invention will be set forth in part in the description that follows, and in part will be apparent from the description, or may be learned by practicing the invention. It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention as claimed.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a diagram of a telecommunications system including an MDF, a splitter device, a DSLAM, and a voice switch; </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is another telecommunications system including an MDF, a splitter device, a DSLAM, and a voice switch; </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a perspective view of a splitter assembly constructed in accordance with the principles of the present invention, the splitter assembly includes a chassis that is shown fully loaded with splitter cards; </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is an exploded view of the splitter assembly of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>; </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a rear perspective view of the splitter assembly of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>; </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a front view of the splitter assembly of <cross-reference target="DRAWINGS">FIG. 3</cross-reference> with the splitter cards and the front door removed; </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7A</cross-reference> is a plan view of one of the splitter cards of the splitter assembly of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>; </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7B</cross-reference> is a front view of the splitter card of <cross-reference target="DRAWINGS">FIG. 7A</cross-reference>; </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7C</cross-reference> is a front perspective view of the splitter card of <cross-reference target="DRAWINGS">FIG. 7A</cross-reference>; </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is a perspective of the splitter assembly of <cross-reference target="DRAWINGS">FIG. 3</cross-reference> with a splitter card being inserted within the chassis; </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9A</cross-reference> is a perspective view of a rear card guide of the splitter assembly of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>; </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9B</cross-reference> is a side view of the rear card guide of <cross-reference target="DRAWINGS">FIG. 9A</cross-reference>; </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9C</cross-reference> is a front view of the rear card guide of <cross-reference target="DRAWINGS">FIG. 9A</cross-reference>; </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 10</cross-reference> is a perspective view of the splitter assembly of <cross-reference target="DRAWINGS">FIG. 3</cross-reference> in the process of being mounted in a cabinet; </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 11</cross-reference> shows an exemplary cable routing configuration for the splitter assembly of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>; </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 12</cross-reference> is a plan view of an exemplary tracing layout for one circuit of the back plane circuit board of the splitter assembly of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>; </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 13A</cross-reference> is a schematic diagram of one circuit of the splitter assembly of <cross-reference target="DRAWINGS">FIG. 3</cross-reference> showing how a splitter card interfaces with the back plane of the splitter assembly; </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 13B</cross-reference> is a schematic view of the circuit of <cross-reference target="DRAWINGS">FIG. 13A</cross-reference> with the splitter card disconnected from the back plane of the splitter assembly of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>; </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> FIGS. <highlight><bold>14</bold></highlight>A-C show exemplary tracing layouts for three consecutive layers of the back plane circuit board of the splitter assembly of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>; and </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 15</cross-reference> shows an exemplary tracing layout for another layer of the back plane circuit board of the splitter assembly of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> While the invention is amenable to various modifications and alternative forms, specifics thereof have been shown by way of example in the drawings and will be described in detail below. It is to be understood, however, that the intention is not to limit the invention to the particular embodiments described. On the contrary, the invention is intended to cover all modifications, equivalents, and alternatives falling within the scope of the invention as defined by the appended claims. </paragraph>
<section>
<heading lvl="1">DETAILED DESCRIPTION </heading>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> In the following detailed description, references are made to the accompanying drawings that depict various embodiments in which the invention may be practiced. It is to be understood that other embodiments may be utilized, and structural and functional changes may be made without departing from the scope of the present invention. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> I. General Telecommunications System Description </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> Referring now to <cross-reference target="DRAWINGS">FIG. 1, a</cross-reference> telecommunications system <highlight><bold>10</bold></highlight> is shown. The system <highlight><bold>10</bold></highlight> is representative of a telephone carrier&apos;s system for transmitting voice and data to residences and businesses. A main distribution frame (MDF) <highlight><bold>12</bold></highlight> is linked to a splitter device <highlight><bold>16</bold></highlight> (e.g., a card including POTS splitter circuits or ISDN splitter circuits). The MDF <highlight><bold>12</bold></highlight> is also linked to one or more DSLAM modules <highlight><bold>18</bold></highlight>, and a voice switch <highlight><bold>19</bold></highlight> (e.g., a switch equipped with POTS interface line cards or ISDN interface line cards). </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> In use of the system <highlight><bold>10</bold></highlight>, the splitter device <highlight><bold>16</bold></highlight> receives a mixed voice and data signal from the MDF <highlight><bold>12</bold></highlight>. The splitter device <highlight><bold>16</bold></highlight> splits the mixed signal into split signals, and then filters the split signals. For example, one of the split signals can be filtered to provide a voice only signal (i.e., the high frequency data portion of the signal is filtered out), while the other split signal can be filtered to provide a data only signal (i.e., the low frequency voice portion of the signal is filtered out). The data only signals are passed from the splitter device <highlight><bold>16</bold></highlight> to the DSLAM <highlight><bold>18</bold></highlight>. The voice only signals are passed from the splitter device <highlight><bold>16</bold></highlight> to the MDF <highlight><bold>12</bold></highlight> for transmission to the voice switch <highlight><bold>19</bold></highlight>. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> shows a similar telecommunications system <highlight><bold>10</bold></highlight>&prime; having the same components as those described with respect to the telecommunications system <highlight><bold>10</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. However, in the embodiment of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, voice signals are transmitted directly from the splitter device <highlight><bold>16</bold></highlight> to the voice switch <highlight><bold>19</bold></highlight>. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> Referring still to <cross-reference target="DRAWINGS">FIGS. 1 and 2</cross-reference>, the MDF <highlight><bold>12</bold></highlight>, the POTS splitter device <highlight><bold>16</bold></highlight>, the DSLAM <highlight><bold>18</bold></highlight> and the voice switch <highlight><bold>19</bold></highlight> are typically interconnected by cables <highlight><bold>21</bold></highlight>. The cables <highlight><bold>21</bold></highlight> preferably each include multiple pairs of conductors for transmitting separate twisted pair signals. By way of example, the cables <highlight><bold>21</bold></highlight> can comprise 25 pair cables (i.e., cables each containing 25 pairs of wire conductors). Multi-pair connectors are used to provide interconnections between the cables <highlight><bold>21</bold></highlight> and the components of the telecommunications system <highlight><bold>10</bold></highlight>. For example, multi-pair connectors are typically provided at the ends of the cables <highlight><bold>21</bold></highlight>. The multi-pair connectors at the ends of the cables <highlight><bold>21</bold></highlight> are commonly coupled to corresponding multi-pair cable connectors mounted at the equipment to provide connections thereinbetween. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> Exemplary multi-pair cable connectors suitable for use with telecommunications equipment as described above are sold by AMP of Harrisburg, Pa., a division of Tyco Electronics; or Kycon, Inc. of San Jose Calif. Connectors suitable for use with 25 pair cable typically include 25 pairs of contacts (i.e., 50 pins). This type of connector can be referred to as an &ldquo;RJ-21X&rdquo; connector or a &ldquo;telco&rdquo; connector. Often, 24 pairs of the contacts are available for transmitting signals, while one pair is grounded. Straight connectors and right-angle connectors are commonly used. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> It will be appreciated that the various aspects of the present invention are applicable to a variety of telecommunications service options including, among other things, ADSL (Asymmetric Digital Subscriber Line), IDSL (Integrated Services Digital Network DSL), SDSL (Symmetric DSL) and VDSL (very high speed DSL) services. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> II. Splitter Chassis Assembly </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> illustrates a splitter assembly <highlight><bold>50</bold></highlight> constructed in accordance with the principles of the present invention. The splitter assembly <highlight><bold>50</bold></highlight> includes a chassis <highlight><bold>52</bold></highlight> defining a generally rectangular card housing <highlight><bold>54</bold></highlight>. The card housing <highlight><bold>54</bold></highlight> includes a top wall <highlight><bold>56</bold></highlight> positioned opposite from a bottom wall <highlight><bold>58</bold></highlight> (best shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>), and a front end <highlight><bold>60</bold></highlight> positioned opposite from a back end <highlight><bold>62</bold></highlight>. A plurality of splitter cards <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>55</bold></highlight>-<highlight><bold>10</bold></highlight> are shown mounted within the card housing <highlight><bold>54</bold></highlight>. The front end <highlight><bold>60</bold></highlight> of the card housing <highlight><bold>54</bold></highlight> defines an access opening <highlight><bold>64</bold></highlight> for allowing the splitter cards <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>55</bold></highlight>-<highlight><bold>10</bold></highlight> to be inserted into or removed from the card housing <highlight><bold>54</bold></highlight>. The access opening <highlight><bold>64</bold></highlight> can be opened and closed by a pivotal front door <highlight><bold>66</bold></highlight>. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, the chassis <highlight><bold>52</bold></highlight> of the splitter assembly <highlight><bold>50</bold></highlight> includes two opposing side wall structures <highlight><bold>100</bold></highlight> for enclosing the left and right sides of the chassis <highlight><bold>52</bold></highlight>. Mounting flanges <highlight><bold>106</bold></highlight> are connected to the side wall structures <highlight><bold>100</bold></highlight> adjacent the front end <highlight><bold>60</bold></highlight> of the card housing <highlight><bold>54</bold></highlight>. The mounting flanges <highlight><bold>106</bold></highlight> are adapted for allowing the splitter assembly <highlight><bold>50</bold></highlight> to be fastened (e.g., by screws or bolts) to a conventional rack or cabinet <highlight><bold>150</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 10</cross-reference>). The flanges <highlight><bold>106</bold></highlight> define fastener openings <highlight><bold>108</bold></highlight> adapted to align with corresponding openings <highlight><bold>154</bold></highlight> defined by the cabinet <highlight><bold>150</bold></highlight>. To secure the splitter assembly <highlight><bold>50</bold></highlight> to the cabinet <highlight><bold>150</bold></highlight>, fasteners <highlight><bold>151</bold></highlight> are mounted through the aligned openings <highlight><bold>108</bold></highlight> and <highlight><bold>154</bold></highlight>. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> Referring again to <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, each side wall structure <highlight><bold>100</bold></highlight> also includes a rear reinforcement member <highlight><bold>110</bold></highlight> positioned adjacent the back end <highlight><bold>62</bold></highlight> of the card housing <highlight><bold>54</bold></highlight>. The rear reinforcement members <highlight><bold>110</bold></highlight> include upper and lower extensions <highlight><bold>112</bold></highlight> and <highlight><bold>114</bold></highlight>. Top and bottom support members <highlight><bold>116</bold></highlight> and <highlight><bold>118</bold></highlight> cooperate with the rear reinforcement members <highlight><bold>110</bold></highlight> to form a reinforcing frame. The reinforcing frame extends about the perimeter of a circuit board <highlight><bold>68</bold></highlight> located at a back plane of the splitter assembly (i.e., a back plane circuit board). </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, the back of the chassis <highlight><bold>52</bold></highlight> is enclosed by a back plate <highlight><bold>124</bold></highlight> that is substantially the same size as the back plane circuit board <highlight><bold>68</bold></highlight>. As shown in <cross-reference target="DRAWINGS">FIGS. 4 and 5</cross-reference>, the top and bottom support members <highlight><bold>116</bold></highlight> and <highlight><bold>118</bold></highlight> are integrally connected with the back plate <highlight><bold>124</bold></highlight>. The back plate <highlight><bold>124</bold></highlight> is fastened to the side walls <highlight><bold>100</bold></highlight> and top and bottom face plates <highlight><bold>73</bold></highlight> and <highlight><bold>75</bold></highlight> of the chassis <highlight><bold>52</bold></highlight> by conventional fasteners. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> Referring again to <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, the printed circuit board <highlight><bold>68</bold></highlight> is mounted at the back end <highlight><bold>62</bold></highlight> of the card housing <highlight><bold>54</bold></highlight>. The printed circuit board <highlight><bold>68</bold></highlight> includes a front face <highlight><bold>70</bold></highlight> (i.e., a front side) that faces toward the front end <highlight><bold>60</bold></highlight> of the card housing <highlight><bold>54</bold></highlight>. The printed circuit board <highlight><bold>68</bold></highlight> includes an upper portion <highlight><bold>72</bold></highlight> covered by the upper face plate <highlight><bold>73</bold></highlight> and a lower portion <highlight><bold>74</bold></highlight> covered by lower face plate <highlight><bold>75</bold></highlight>. The upper portion <highlight><bold>72</bold></highlight> of the circuit board <highlight><bold>68</bold></highlight> extends higher than the top wall <highlight><bold>56</bold></highlight> of the card housing <highlight><bold>54</bold></highlight>. The lower portion <highlight><bold>74</bold></highlight> of the printed circuit board <highlight><bold>68</bold></highlight> extends lower than the bottom wall <highlight><bold>58</bold></highlight> of the card housing <highlight><bold>54</bold></highlight>. The upper and lower face plates <highlight><bold>73</bold></highlight> and <highlight><bold>75</bold></highlight> are respectively integrally connected with the top and bottom walls <highlight><bold>56</bold></highlight> and <highlight><bold>58</bold></highlight> of the housing <highlight><bold>54</bold></highlight>. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> Referring now to <cross-reference target="DRAWINGS">FIG. 6, a</cross-reference> plurality of LINE connectors <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>76</bold></highlight>-<highlight><bold>10</bold></highlight> are mechanically coupled to the front face <highlight><bold>70</bold></highlight> of the circuit board <highlight><bold>68</bold></highlight> at the upper portion <highlight><bold>72</bold></highlight>. Also, a plurality of POTS connectors <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>78</bold></highlight>-<highlight><bold>10</bold></highlight> are mechanically coupled to the front face <highlight><bold>70</bold></highlight> of the upper portion <highlight><bold>72</bold></highlight> of the circuit board <highlight><bold>68</bold></highlight>. The LINE and POTS connectors are preferably mechanically coupled directly to the circuit board <highlight><bold>68</bold></highlight> (e.g., by fasteners such as screws or bolts) and are mounted to extend through rectangular openings <highlight><bold>77</bold></highlight> (shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>) defined by the upper face plate <highlight><bold>73</bold></highlight>. It will be appreciated that the LINE connectors <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>76</bold></highlight>-<highlight><bold>10</bold></highlight> are used to input composite signals (i.e., signals having both data and voice) to the splitter assembly <highlight><bold>50</bold></highlight>, and the POTS connectors <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>78</bold></highlight>-<highlight><bold>10</bold></highlight> are used to output voice-only signals from the splitter assembly <highlight><bold>50</bold></highlight>. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> The LINE connectors <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>76</bold></highlight>-<highlight><bold>10</bold></highlight> and the POTS connectors <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>78</bold></highlight>-<highlight><bold>10</bold></highlight> of the splitter assembly <highlight><bold>50</bold></highlight> are preferably each positioned in a generally horizontal orientation (i.e., the length of each connector preferably extends in a horizontal or substantially horizontal direction). Also, the LINE connectors <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>76</bold></highlight>-<highlight><bold>10</bold></highlight> and the POTS connectors <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>78</bold></highlight>-<highlight><bold>10</bold></highlight> collectively are arranged to form a generally rectangular array. Preferably, the array includes five vertical rows each including four vertically spaced-apart connectors, and four horizontal rows each including five connectors. Preferably, each vertical row includes two horizontally oriented LINE connectors and two horizontally oriented POTS connectors. For example, the middle vertical row of the array is shown including POTS connectors <highlight><bold>78</bold></highlight>-<highlight><bold>5</bold></highlight> and <highlight><bold>78</bold></highlight>-<highlight><bold>6</bold></highlight> at the uppermost and lowermost positions, and LINE connectors <highlight><bold>76</bold></highlight>-<highlight><bold>5</bold></highlight> and <highlight><bold>76</bold></highlight>-<highlight><bold>6</bold></highlight> located at intermediate positions between the POTS connectors <highlight><bold>78</bold></highlight>-<highlight><bold>5</bold></highlight> and <highlight><bold>78</bold></highlight>-<highlight><bold>6</bold></highlight>. The other vertical rows are preferably arranged in a similar configuration with POTS connectors located at the uppermost and lowermost positions, and corresponding LINE connectors being located between the POTS connectors. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, selected connectors of each vertical row are preferably inverted in orientation (i.e., rotated about 180 degrees in orientation) relative to one another. For example, as shown in the middle vertical row, the POTS connectors <highlight><bold>78</bold></highlight>-<highlight><bold>5</bold></highlight> and <highlight><bold>78</bold></highlight>-<highlight><bold>6</bold></highlight> are oriented up-side-down as compared to the LINE connectors <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> and <highlight><bold>76</bold></highlight>-<highlight><bold>2</bold></highlight>. More specifically, the LINE connectors <highlight><bold>76</bold></highlight>-<highlight><bold>5</bold></highlight> and <highlight><bold>76</bold></highlight>-<highlight><bold>6</bold></highlight> are oriented with the wider portions of the connectors facing upwardly and the more narrow portions of the connectors facing downwardly. In contrast, the POTS connectors <highlight><bold>78</bold></highlight>-<highlight><bold>5</bold></highlight> and <highlight><bold>78</bold></highlight>-<highlight><bold>6</bold></highlight> are oriented with the wider portions of the connectors facing downwardly and the more narrow portions of the connectors facing upwardly. As labeled in <cross-reference target="DRAWINGS">FIG. 12</cross-reference>, the wider portions of the connectors correspond to pins <highlight><bold>1</bold></highlight>-<highlight><bold>25</bold></highlight> and the more narrow portions correspond to pins <highlight><bold>26</bold></highlight>-<highlight><bold>50</bold></highlight>. It will be appreciated that the connectors of the other vertical rows are preferably inverted in a similar manner. As will be described later in the specification, the inverted configuration of the connectors assists in reducing the amount of crossing that occurs between tracings of the back plane board <highlight><bold>68</bold></highlight>. This promotes manufacturing efficiency by allowing the number of layers used by the board <highlight><bold>68</bold></highlight> to be reduced. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 12</cross-reference>, the POTS and LINE connectors <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>78</bold></highlight>-<highlight><bold>10</bold></highlight> and <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>76</bold></highlight>-<highlight><bold>10</bold></highlight> each preferably have elongated sides <highlight><bold>115</bold></highlight> and relatively narrow ends <highlight><bold>117</bold></highlight>. The elongated sides of <highlight><bold>115</bold></highlight> are parallel to lengths L of the connectors <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>78</bold></highlight>-<highlight><bold>10</bold></highlight> and <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>76</bold></highlight>-<highlight><bold>10</bold></highlight>. Preferably, the inverted connectors and the right-side-up connectors are positioned with the elongated sides opposing one another. Additionally, while the inverted and right-side-up connectors are shown in a horizontal orientation with a vertical space between the connectors, the connectors could also be oriented in a vertical orientation with a horizontal space between the connectors. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> The splitter assembly <highlight><bold>50</bold></highlight> also includes a plurality of DATA connectors <highlight><bold>80</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>80</bold></highlight>-<highlight><bold>10</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 6</cross-reference>). The DATA connectors <highlight><bold>80</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>80</bold></highlight>-<highlight><bold>10</bold></highlight> are preferably directly mechanically coupled (e.g., by fasteners) to the front face of the lower portion <highlight><bold>74</bold></highlight> of the circuit board <highlight><bold>68</bold></highlight>. As best shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, the DATA connectors <highlight><bold>80</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>80</bold></highlight>-<highlight><bold>10</bold></highlight> extend through generally rectangular openings <highlight><bold>79</bold></highlight> defined by the lower face plate <highlight><bold>75</bold></highlight>. Each of the DATA connectors <highlight><bold>80</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>80</bold></highlight>-<highlight><bold>10</bold></highlight> is arranged in a generally horizontal orientation (i.e., the lengths of the connectors extend in a generally horizontal direction). As shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, the DATA connectors <highlight><bold>80</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>80</bold></highlight>-<highlight><bold>10</bold></highlight> collectively define a generally rectangular array. Preferably, the array includes five vertical rows each including two vertically spaced-apart connectors, and two horizontal rows each including five connectors. It will be appreciated that the DATA connectors <highlight><bold>80</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>80</bold></highlight>-<highlight><bold>10</bold></highlight> are used to output DATA signals from the splitter assembly <highlight><bold>50</bold></highlight>. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> The LINE, POTS and DATA connectors are preferably conventional multi-pin telecommunications connectors such as 50 pin telecommunications connectors for use with 25 pair cable. Also, the phrase &ldquo;mechanically coupled&rdquo; is intended to include situations where the connectors are fastened or mounted directly to the circuit board <highlight><bold>68</bold></highlight> as well as situations in which one or more intermediate members are provided between the connectors and the circuit board <highlight><bold>68</bold></highlight>. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> Referring again to <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, the splitter assembly <highlight><bold>50</bold></highlight> further includes first card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>96</bold></highlight>-<highlight><bold>10</bold></highlight> and second card edge connectors <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>97</bold></highlight>-<highlight><bold>10</bold></highlight> which are connected to the front face of the back plane circuit board <highlight><bold>68</bold></highlight>. The card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>96</bold></highlight>-<highlight><bold>10</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>97</bold></highlight>-<highlight><bold>10</bold></highlight> are preferably horizontally oriented (i.e., the lengths of the connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>96</bold></highlight>-<highlight><bold>10</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>97</bold></highlight>-<highlight><bold>10</bold></highlight> extend in a generally horizontal orientation). The first card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>96</bold></highlight>-<highlight><bold>10</bold></highlight> collectively define a generally vertical first row and the second card edge connectors <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>97</bold></highlight>-<highlight><bold>10</bold></highlight> collectively define a generally vertical second row. As will be described in greater detail later in the specification, the card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>96</bold></highlight>-<highlight><bold>10</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>97</bold></highlight>-<highlight><bold>10</bold></highlight> function provide an electrical interface between the back plane circuit board <highlight><bold>68</bold></highlight> and each splitter card <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>55</bold></highlight>-<highlight><bold>10</bold></highlight> of the assembly <highlight><bold>50</bold></highlight>. The circuit board <highlight><bold>68</bold></highlight> preferably electrically connects the first card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>96</bold></highlight>-<highlight><bold>10</bold></highlight> to the LINE and POTS connectors <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>76</bold></highlight>-<highlight><bold>10</bold></highlight> and <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>78</bold></highlight>-<highlight><bold>10</bold></highlight>. Also, the circuit board <highlight><bold>68</bold></highlight> preferably electrically connects the second card edge connectors <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>97</bold></highlight>-<highlight><bold>10</bold></highlight> to the DATA connectors <highlight><bold>80</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>80</bold></highlight>-<highlight><bold>10</bold></highlight>. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> III. Splitter Cards </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> Referring now to FIGS. <highlight><bold>7</bold></highlight>A-<highlight><bold>7</bold></highlight>C, one of the splitter cards <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> of the splitter assembly <highlight><bold>50</bold></highlight> is shown in isolation from the card housing <highlight><bold>54</bold></highlight>. The depicted splitter card <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> includes a plurality of splitters <highlight><bold>82</bold></highlight> (e.g., <highlight><bold>24</bold></highlight> splitters) mounted on a circuit board <highlight><bold>84</bold></highlight>. The card <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> also includes a front face plate <highlight><bold>86</bold></highlight> mounted to a front edge of the circuit board <highlight><bold>84</bold></highlight>. Retaining latches <highlight><bold>88</bold></highlight> are located at left and right edges of the face plate <highlight><bold>86</bold></highlight> for retaining the splitter card <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> within the card housing <highlight><bold>54</bold></highlight>. The card <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> also preferably includes first and second card edge extensions <highlight><bold>89</bold></highlight> and <highlight><bold>91</bold></highlight> (i.e., card edge connectors) located adjacent a rear edge of the circuit board <highlight><bold>84</bold></highlight>. Preferably, electrical contacts/pads <highlight><bold>93</bold></highlight> are located on both the top and bottom sides of the card edge extensions <highlight><bold>89</bold></highlight> and <highlight><bold>91</bold></highlight>. Tracings (not shown) on the circuit board <highlight><bold>84</bold></highlight> electrically connect the pads <highlight><bold>93</bold></highlight> to the splitters <highlight><bold>82</bold></highlight>. When the card <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> is fully inserted in the card housing <highlight><bold>54</bold></highlight>, the extensions <highlight><bold>89</bold></highlight> and <highlight><bold>91</bold></highlight> are respectively received in the first and second card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight> to provide an electrical interface between the splitter card <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> and the back plane circuit board <highlight><bold>68</bold></highlight>. It will be appreciated that the depicted splitter card <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> is representative of the other splitter cards <highlight><bold>55</bold></highlight>-<highlight><bold>2</bold></highlight> to <highlight><bold>55</bold></highlight>-<highlight><bold>10</bold></highlight>. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> The splitters <highlight><bold>82</bold></highlight> of the splitter assembly <highlight><bold>50</bold></highlight> can have a number of different configurations. For example, the splitters <highlight><bold>82</bold></highlight> can include conventional POTS splitter circuits. A conventional POTS splitter circuit functions to split a composite signal (i.e., a mixed voice/data signal) into two composite signals. One of the split composite signals is typically passed through one or more low pass filters capable of passing the relatively lower frequency voice content of the composite signal (e.g., less than about 4 kilohertz) and rejecting the composite signal content above the voice band (e.g., 30 kilohertz and above). The other split composite signal can be passed through a high pass filter that passes the composite signal content associated with the data band (e.g., about 30 kilohertz and above), and rejects the relatively lower frequency voice content of the composite signal. Alternatively, the other split signal can be unfiltered such that the signal remains a composite signal. For such an embodiment, it is assumed that the DSLAM or other digital multi-plexer that ultimately receives the composite signal will provide any required high-pass filter elements to remove the relatively low frequency voice signal content of the composite signal. It will further be appreciated that ISDN (Integrated Services Digital Network) filter circuits could also be used. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> IV. Card Insertion Process With Structure For Card Guidance </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, the splitter cards <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>55</bold></highlight>-<highlight><bold>10</bold></highlight> are mounted within the card housing by sliding the cards through the front end <highlight><bold>60</bold></highlight> of the card housing <highlight><bold>54</bold></highlight>. Opposing left and right tracks <highlight><bold>94</bold></highlight> (only the left tracks <highlight><bold>94</bold></highlight> are shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>) receive left and right edges of the splitter card circuit boards <highlight><bold>84</bold></highlight> to guide the splitter cards <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>55</bold></highlight>-<highlight><bold>10</bold></highlight> into the card housing <highlight><bold>54</bold></highlight>. When fully inserted within the housing <highlight><bold>54</bold></highlight>, the first and second card extensions <highlight><bold>89</bold></highlight> and <highlight><bold>91</bold></highlight> of the splitter cards <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>55</bold></highlight>-<highlight><bold>10</bold></highlight> are respectively received within the first and second card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>96</bold></highlight>-<highlight><bold>10</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>97</bold></highlight>-<highlight><bold>10</bold></highlight> of the back plane board <highlight><bold>68</bold></highlight>. Upon insertion, the contact pads <highlight><bold>93</bold></highlight> of the extensions <highlight><bold>89</bold></highlight> and <highlight><bold>91</bold></highlight> engage corresponding contacts within the card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>96</bold></highlight>-<highlight><bold>10</bold></highlight> to provide an electrical connection between the components. When mounted within the housing <highlight><bold>54</bold></highlight>, the circuit boards <highlight><bold>84</bold></highlight> of the splitter cards <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>55</bold></highlight>-<highlight><bold>10</bold></highlight> are each positioned in a generally horizontal orientation. </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> During the card insertion process, the splitter cards <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>55</bold></highlight>-<highlight><bold>10</bold></highlight> have a tendency to bow or sag downwardly due to the weight of the splitters <highlight><bold>82</bold></highlight> and the relatively large distance traversed between the left and right tracks <highlight><bold>94</bold></highlight>. This sagging makes it difficult to insert the first and second card edge extensions <highlight><bold>89</bold></highlight> and <highlight><bold>91</bold></highlight> into their respective card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>96</bold></highlight>-<highlight><bold>10</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>97</bold></highlight>-<highlight><bold>10</bold></highlight>. To overcome this problem, a card guide <highlight><bold>101</bold></highlight> (shown in <cross-reference target="DRAWINGS">FIGS. 4 and 6</cross-reference>) is positioned adjacent the backplane of the splitter assembly. As shown in FIGS. <highlight><bold>9</bold></highlight>A-<highlight><bold>9</bold></highlight>C, the card guide <highlight><bold>101</bold></highlight> includes a base <highlight><bold>103</bold></highlight> and a plurality of guide members <highlight><bold>105</bold></highlight> (e.g., ten guide members) that project forwardly from the base <highlight><bold>103</bold></highlight>. Each guide member <highlight><bold>105</bold></highlight> includes an inclined ramp surface <highlight><bold>107</bold></highlight> and a horizontal top surface <highlight><bold>109</bold></highlight>. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, the card guide <highlight><bold>101</bold></highlight> is connected to the back plane circuit board <highlight><bold>68</bold></highlight> by conventional techniques (e.g., fasteners such as screws or bolts). The card guide <highlight><bold>101</bold></highlight> is mounted in a generally vertical orientation. As so mounted, guide members <highlight><bold>105</bold></highlight> are positioned between corresponding card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>96</bold></highlight>-<highlight><bold>10</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>97</bold></highlight>-<highlight><bold>10</bold></highlight>. The inclined ramp surfaces <highlight><bold>107</bold></highlight> of the guide members <highlight><bold>105</bold></highlight> are inclined relative to the direction of insertion of the splitter cards <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>55</bold></highlight>-<highlight><bold>10</bold></highlight> (i.e., the direction defined by tracks <highlight><bold>94</bold></highlight>) so as to guide the rearward edges of the splitter cards <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>55</bold></highlight>-<highlight><bold>10</bold></highlight> into their respective card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>96</bold></highlight>-<highlight><bold>10</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>97</bold></highlight>-<highlight><bold>10</bold></highlight>. The inclined ramp surfaces <highlight><bold>107</bold></highlight> are preferably located lower than their corresponding card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>96</bold></highlight>-<highlight><bold>10</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>97</bold></highlight>-<highlight><bold>10</bold></highlight>. As shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, the top surfaces <highlight><bold>109</bold></highlight> of the guide members <highlight><bold>105</bold></highlight> preferably align generally with reference planes P that extend along bottom edges of card edge receiving openings defined by the card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>96</bold></highlight>-<highlight><bold>10</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>97</bold></highlight>-<highlight><bold>10</bold></highlight>. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> V. Rack/Cabinet Mounting and Cable Management </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIGS. 3, 4</cross-reference> and <highlight><bold>6</bold></highlight>, the LINE connectors <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>76</bold></highlight>-<highlight><bold>10</bold></highlight>, the POTS connectors <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>78</bold></highlight>-<highlight><bold>10</bold></highlight> and the DATA connectors <highlight><bold>80</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>80</bold></highlight>-<highlight><bold>10</bold></highlight> all preferably face in a forward direction (i.e., toward the front end <highlight><bold>60</bold></highlight> of the card housing <highlight><bold>54</bold></highlight>). This allows all of the connectors to be accessed from the front of the chassis <highlight><bold>52</bold></highlight>. This type of arrangement is ideally suited for use with cabinets since cabinets often have closed back sides. </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 10</cross-reference> shows the splitter assembly <highlight><bold>50</bold></highlight> in the process of being mounted within the telecommunications cabinet <highlight><bold>150</bold></highlight>. The cabinet includes a bay in which the splitter assembly <highlight><bold>50</bold></highlight> is mounted. The bay is defined by left and right channel members <highlight><bold>152</bold></highlight>L and <highlight><bold>152</bold></highlight>R. The channel members <highlight><bold>152</bold></highlight>L and <highlight><bold>152</bold></highlight>R define the fastener openings <highlight><bold>154</bold></highlight>. The splitter assembly <highlight><bold>50</bold></highlight> is mounted to the front side of the cabinet <highlight><bold>150</bold></highlight>. For example, the mounting flanges <highlight><bold>106</bold></highlight> are fastened to the front sides of the channel members <highlight><bold>152</bold></highlight>L and <highlight><bold>152</bold></highlight>R by fasteners <highlight><bold>151</bold></highlight>. The back of the cabinet <highlight><bold>150</bold></highlight> is closed. Thus, all of the connectors of the splitters assembly <highlight><bold>50</bold></highlight> are preferably accessible from the front. </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 11</cross-reference> shows preferred cable layout for cables connected to the LINE connectors <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>76</bold></highlight>-<highlight><bold>10</bold></highlight> and the POTS connectors <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>78</bold></highlight>-<highlight><bold>10</bold></highlight>. As shown in <cross-reference target="DRAWINGS">FIG. 11</cross-reference>, cables <highlight><bold>170</bold></highlight>L corresponding to connectors <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>76</bold></highlight>-<highlight><bold>5</bold></highlight> and <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>78</bold></highlight>-<highlight><bold>5</bold></highlight> are routed laterally in a leftward direction through a left upper open side region <highlight><bold>120</bold></highlight> of the chassis <highlight><bold>52</bold></highlight>. After passing through the left upper open side region <highlight><bold>120</bold></highlight>, the cables <highlight><bold>170</bold></highlight>L are routed vertically upwardly. </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> Cables <highlight><bold>170</bold></highlight>R corresponding to the connectors <highlight><bold>76</bold></highlight>-<highlight><bold>6</bold></highlight> to <highlight><bold>76</bold></highlight>-<highlight><bold>10</bold></highlight> and <highlight><bold>78</bold></highlight>-<highlight><bold>6</bold></highlight> to <highlight><bold>78</bold></highlight>-<highlight><bold>10</bold></highlight> are routed laterally to the right side of the chassis <highlight><bold>52</bold></highlight>. At the right side of the chassis <highlight><bold>52</bold></highlight>, the cables <highlight><bold>170</bold></highlight>R are passed through a right upper open side region <highlight><bold>120</bold></highlight> of the chassis <highlight><bold>52</bold></highlight>. After passing through the open side region <highlight><bold>120</bold></highlight>, the cables <highlight><bold>170</bold></highlight>R are routed vertically upwardly. </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> Still referring to <cross-reference target="DRAWINGS">FIG. 11</cross-reference>, the top surface of the top wall <highlight><bold>56</bold></highlight> includes structure for managing cables. For example, a plurality of lances <highlight><bold>162</bold></highlight> (i.e., tie-down loops) are provided on the top surface of the top wall <highlight><bold>56</bold></highlight>. As shown in <cross-reference target="DRAWINGS">FIG. 11</cross-reference>, the lances facilitate tying down groups of cable to the top wall <highlight><bold>56</bold></highlight>. </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> The chassis <highlight><bold>52</bold></highlight> preferably also has open sides <highlight><bold>123</bold></highlight> located adjacent the data connectors <highlight><bold>80</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>80</bold></highlight>-<highlight><bold>10</bold></highlight>. Thus, cables corresponding to the data connectors <highlight><bold>80</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>80</bold></highlight>-<highlight><bold>10</bold></highlight> can be routed laterally in the same manner depicted in <cross-reference target="DRAWINGS">FIG. 11</cross-reference> for the POTS and LINE connectors. Preferably, the splitter assembly <highlight><bold>50</bold></highlight> is mounted on the rack <highlight><bold>150</bold></highlight> at a position directly above a DSLAM <highlight><bold>164</bold></highlight> (shown in <cross-reference target="DRAWINGS">FIG. 10</cross-reference>). Since the DATA connectors <highlight><bold>80</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>80</bold></highlight>-<highlight><bold>10</bold></highlight> are located at the bottom of the chassis <highlight><bold>52</bold></highlight>, the DATA connectors are in close proximity to the DSLAM <highlight><bold>164</bold></highlight>. This allows relatively short cables to be looped directly from the data connectors <highlight><bold>80</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>80</bold></highlight>-<highlight><bold>10</bold></highlight> to the DSLAM <highlight><bold>164</bold></highlight>. </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> VI. Tracing Layout for Back Plane Circuit Board </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 12</cross-reference> shows a front view of the back plane circuit board <highlight><bold>68</bold></highlight> in isolation from the chassis <highlight><bold>52</bold></highlight>. The back plane circuit board <highlight><bold>68</bold></highlight> preferably includes tracings for electrically connecting the LINE connectors <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>76</bold></highlight>-<highlight><bold>10</bold></highlight> and the POTS connectors <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>78</bold></highlight>-<highlight><bold>10</bold></highlight> to the first card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>96</bold></highlight>-<highlight><bold>10</bold></highlight>. The back plane circuit board <highlight><bold>68</bold></highlight> also includes tracings for electrically connecting the DATA connectors <highlight><bold>80</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>80</bold></highlight>-<highlight><bold>10</bold></highlight> to the second card edge connectors <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>97</bold></highlight>-<highlight><bold>10</bold></highlight>. The splitter assembly <highlight><bold>50</bold></highlight> preferably includes 240 different circuits. In <cross-reference target="DRAWINGS">FIG. 12, a</cross-reference> schematic tracing layout for one of the 240 circuits has been shown. The tracing layout includes POTS tracings <highlight><bold>126</bold></highlight> that electrically connect a pair of pins of the POTS connector <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> to a corresponding pair of contacts on the first card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight>. The tracing layout also includes LINE tracings <highlight><bold>128</bold></highlight> that electrically connect a pair of pins of the LINE connector <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> to a corresponding pair of contacts of the first card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight>. The tracing layout further includes data tracings <highlight><bold>130</bold></highlight> that electrically connect a pair of pins of the DATA connector <highlight><bold>80</bold></highlight>-<highlight><bold>1</bold></highlight> to a corresponding pair of contacts of the second card edge connector <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> It will be appreciated that the LINE, POTS and DATA connectors are arranged in sets. For example, connectors <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight>, <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> and <highlight><bold>80</bold></highlight>-<highlight><bold>1</bold></highlight> form a first set, connectors <highlight><bold>76</bold></highlight>-<highlight><bold>2</bold></highlight>, <highlight><bold>78</bold></highlight>-<highlight><bold>2</bold></highlight> and <highlight><bold>80</bold></highlight>-<highlight><bold>2</bold></highlight> form a second set, connectors <highlight><bold>76</bold></highlight>-<highlight><bold>3</bold></highlight>, <highlight><bold>78</bold></highlight>-<highlight><bold>3</bold></highlight> and <highlight><bold>80</bold></highlight>-<highlight><bold>3</bold></highlight> form a third set, connectors <highlight><bold>76</bold></highlight>-<highlight><bold>4</bold></highlight>, <highlight><bold>78</bold></highlight>-<highlight><bold>4</bold></highlight> and <highlight><bold>80</bold></highlight>-<highlight><bold>4</bold></highlight> form a fourth set, connectors <highlight><bold>76</bold></highlight>-<highlight><bold>5</bold></highlight>, <highlight><bold>78</bold></highlight>-<highlight><bold>5</bold></highlight> and <highlight><bold>80</bold></highlight>-<highlight><bold>5</bold></highlight> form a fifth set, connectors <highlight><bold>76</bold></highlight>-<highlight><bold>6</bold></highlight>, <highlight><bold>78</bold></highlight>-<highlight><bold>6</bold></highlight> and <highlight><bold>80</bold></highlight>-<highlight><bold>6</bold></highlight> form a sixth set, connectors <highlight><bold>76</bold></highlight>-<highlight><bold>7</bold></highlight>, <highlight><bold>78</bold></highlight>-<highlight><bold>7</bold></highlight> and <highlight><bold>80</bold></highlight>-<highlight><bold>7</bold></highlight> form a seventh set, connectors <highlight><bold>76</bold></highlight>-<highlight><bold>8</bold></highlight>, <highlight><bold>78</bold></highlight>-<highlight><bold>8</bold></highlight> and <highlight><bold>80</bold></highlight>-<highlight><bold>8</bold></highlight> form an eighth set, connectors <highlight><bold>76</bold></highlight>-<highlight><bold>9</bold></highlight>, <highlight><bold>78</bold></highlight>-<highlight><bold>9</bold></highlight> and <highlight><bold>80</bold></highlight>-<highlight><bold>9</bold></highlight> form a ninth set and connectors <highlight><bold>76</bold></highlight>-<highlight><bold>10</bold></highlight>, <highlight><bold>78</bold></highlight>-<highlight><bold>10</bold></highlight> and <highlight><bold>80</bold></highlight>-<highlight><bold>10</bold></highlight> form a tenth set. </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> Each set of connectors is adapted for handling <highlight><bold>24</bold></highlight> separate circuits (i.e., channels or lines). The circuits for the first set of connectors are routed through card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight>; the circuits for the second set of connectors are routed through card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>2</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>2</bold></highlight>; the circuits for the third set of connectors are routed through card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>3</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>3</bold></highlight>; the circuits for the fourth set of connectors are routed through card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>4</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>4</bold></highlight>; the circuits for the fifth set of connectors are routed through card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>5</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>5</bold></highlight>; the circuits for the sixth set of connectors are routed through card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>6</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>6</bold></highlight>; the circuits for the seventh set of connectors are routed through card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>7</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>7</bold></highlight>; the circuits for the eighth set of connectors are routed through card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>8</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>18</bold></highlight>; the circuits for the ninth set of connectors are routed through card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>9</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>9</bold></highlight>; and the circuits for the tenth set of connectors are routed through card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>10</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>10</bold></highlight>. </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 12</cross-reference>, the first card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>96</bold></highlight>-<highlight><bold>10</bold></highlight> are arranged in a separate row from the second card edge connectors <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>97</bold></highlight>-<highlight><bold>10</bold></highlight>. The POTS and LINE connectors <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>78</bold></highlight>-<highlight><bold>10</bold></highlight> and <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>76</bold></highlight>-<highlight><bold>10</bold></highlight> are preferably electrically connected exclusively to the first card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>96</bold></highlight>-<highlight><bold>10</bold></highlight> and the DATA connectors <highlight><bold>80</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>80</bold></highlight>-<highlight><bold>10</bold></highlight> are preferably connected exclusively to the second card edge connectors <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>97</bold></highlight>-<highlight><bold>10</bold></highlight>. This separation assists in simplifying the board <highlight><bold>68</bold></highlight> by reducing or eliminating the amount that tracings corresponding the to DATA connectors cross over tracing corresponding to the POTS and LINE connectors. However, other connector configurations can also be used and the connectors need not be segregated. For example, a single row of card edge connectors could be used with the POTS, LINE and DATA connectors all electrically connected to common card edge connectors. </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 13A and 13B</cross-reference> are additional schematic depictions of the tracing layout shown in <cross-reference target="DRAWINGS">FIG. 12</cross-reference>. In <cross-reference target="DRAWINGS">FIG. 13</cross-reference>A, the splitter card <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> is shown connected with card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight>. With the interface between the splitter card <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> and the card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight>, LINE signals inputted through LINE connector <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> are directed through tracings <highlight><bold>128</bold></highlight> to card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight>. From card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight>, the signal is conveyed to splitter <highlight><bold>82</bold></highlight> of splitter card <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight>. At splitter <highlight><bold>82</bold></highlight>, the LINE signal is split into separate voice and data signals. The voice signal is directed back through card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> to tracings <highlight><bold>126</bold></highlight>. Tracings <highlight><bold>126</bold></highlight> carry the voice signal to POTS connector <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> where the voice signal is output from the splitter assembly <highlight><bold>50</bold></highlight>. The data component of the LINE signal is directed from splitter <highlight><bold>82</bold></highlight> to card edge connector <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight>. From card edge connector <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight>, the data signal is carried by tracings <highlight><bold>130</bold></highlight> to data connector <highlight><bold>80</bold></highlight>-<highlight><bold>1</bold></highlight>. At data connector <highlight><bold>80</bold></highlight>-<highlight><bold>1</bold></highlight>, the data signal is output from the splitter assembly <highlight><bold>50</bold></highlight>. </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 13B</cross-reference> shows the splitter card <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> disconnected from the card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> and <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight>. The splitter assembly <highlight><bold>50</bold></highlight> is preferably adapted for supporting lifeline functions. Therefore, the card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> (which is representative of all of the card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>96</bold></highlight>-<highlight><bold>10</bold></highlight>) preferably includes contacts that automatically close upon removal of the splitter card <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> (i.e., the contacts are &ldquo;normally closed&rdquo;). When closed, the contacts provide electrical connections between the LINE tracings <highlight><bold>128</bold></highlight> and the POTS tracings <highlight><bold>126</bold></highlight>. Thus, even when the card <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> is removed from the chassis <highlight><bold>52</bold></highlight>, lifeline function is fully supported. Preferably, the contacts in the card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> are &ldquo;make-before-break&rdquo; contacts which close before contact has been broken with the splitter card <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight>. Thus, lifeline functions are not interrupted even as the card <highlight><bold>55</bold></highlight>-<highlight><bold>1</bold></highlight> is in the process of being disconnected from the card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> An important consideration relating to the design of the tracing layout for the back plane circuit board <highlight><bold>68</bold></highlight> is the reduction of cross-talk. To reduce cross-talk, it is desirable to maintain a spacing of at least 0.04 inches between parallel portions of tracings corresponding to different circuits. This spacing can be reduced between layers through the use of grounding planes. It is also desirable to limit the crossing over of tracings of a given layer. To cross over tracings, vias (i.e., through holes) are used to allow the tracings to pass to a different layer. The use of vias increases the manufacturing complexity of the board and also reduces the usable area of the board thereby reducing the maximum possible circuit density of the board. </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> Preferably, the board <highlight><bold>68</bold></highlight> includes a plurality of layers (e.g., <highlight><bold>28</bold></highlight> or more layers) that are laminated together to form the board. Each layer preferably initially includes a dielectric support made of a material such as fiber-glass. A relatively thin conductive sheet or film made of an electrically conductive material such as copper is supported on the dielectric support. To form the tracings of the board, a conventional etching process is used to remove selected portions of the conductive sheet. Preferably, only a relatively small amount of the conductive sheet is removed. For example, only an amount sufficient to electrically isolate each of the tracings need be removed. Thus, a majority of the conductive sheet is preferably left on the support after the etching process has been completed. As described later in the specification, this remaining portion of conductive sheet can function as a grounding plane for preventing cross-talk between layers of the board <highlight><bold>68</bold></highlight> between which the grounding plane is positioned. Since the grounding plane and the tracings of a given layer are formed from a common conductive sheet, the tracings and the grounding plane are co-planar. Additionally, the grounding plane does not project outwardly from the dielectric support farther than the tracings. Thus, the grounding plane does not add any additional thickness to the layer. </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> FIGS. <highlight><bold>14</bold></highlight>A-<highlight><bold>14</bold></highlight>C show tracing layouts for exemplary layers of the back plane circuit board <highlight><bold>68</bold></highlight>. The layers are 3 of many layers (e.g., 28 layers), and are shown for illustration purposes only. <cross-reference target="DRAWINGS">FIG. 14A</cross-reference> shows a first layer <highlight><bold>200</bold></highlight>, <cross-reference target="DRAWINGS">FIG. 14B</cross-reference> shows a second layer <highlight><bold>202</bold></highlight> and <cross-reference target="DRAWINGS">FIG. 14C</cross-reference> shows a third layer <highlight><bold>204</bold></highlight>. When the circuit board <highlight><bold>68</bold></highlight> is assembled, the second layer <highlight><bold>202</bold></highlight> is preferably laminated directly between the first and third layers <highlight><bold>200</bold></highlight> and <highlight><bold>204</bold></highlight>. </paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 14</cross-reference>A, the depicted layer includes <highlight><bold>6</bold></highlight> groups of tracings <highlight><bold>201</bold></highlight>-<highlight><bold>206</bold></highlight>. Group <highlight><bold>201</bold></highlight> electrically connects pads corresponding to POTS connector <highlight><bold>78</bold></highlight>-<highlight><bold>3</bold></highlight> to pads corresponding to card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>3</bold></highlight>. Group <highlight><bold>202</bold></highlight> electrically connects pads corresponding to POTS connector <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> to pads corresponding to card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight>. Group <highlight><bold>203</bold></highlight> electrically connects pads corresponding to POTS connector <highlight><bold>78</bold></highlight>-<highlight><bold>5</bold></highlight> to pads corresponding to card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>5</bold></highlight>. Group <highlight><bold>204</bold></highlight> electrically connects pads corresponding to POTS connector <highlight><bold>78</bold></highlight>-<highlight><bold>7</bold></highlight> to pads corresponding to card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>7</bold></highlight>. Group <highlight><bold>205</bold></highlight> electrically connects pads corresponding to POTS connector <highlight><bold>78</bold></highlight>-<highlight><bold>9</bold></highlight> to pads corresponding to card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>9</bold></highlight>. Group <highlight><bold>206</bold></highlight> electrically connects pads corresponding to DATA connector <highlight><bold>80</bold></highlight>-<highlight><bold>10</bold></highlight> to pads corresponding to card edge connector <highlight><bold>97</bold></highlight>-<highlight><bold>10</bold></highlight>. A ground plane <highlight><bold>210</bold></highlight> preferably covers a majority of the layer. The ground plane is preferably co-planar with and electrically isolated from (i.e., not in contact with) the tracings <highlight><bold>201</bold></highlight>-<highlight><bold>206</bold></highlight>. </paragraph>
<paragraph id="P-0075" lvl="0"><number>&lsqb;0075&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 14</cross-reference>B, the depicted layer includes <highlight><bold>5</bold></highlight> groups of tracings <highlight><bold>301</bold></highlight>-<highlight><bold>305</bold></highlight>. Group <highlight><bold>301</bold></highlight> electrically connects pads corresponding to POTS connector <highlight><bold>78</bold></highlight>-<highlight><bold>4</bold></highlight> to pads corresponding to card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>4</bold></highlight>. Group <highlight><bold>302</bold></highlight> electrically connects pads corresponding to POTS connector <highlight><bold>78</bold></highlight>-<highlight><bold>2</bold></highlight> to pads corresponding to card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>2</bold></highlight>. Group <highlight><bold>303</bold></highlight> electrically connects pads corresponding to POTS connector <highlight><bold>78</bold></highlight>-<highlight><bold>6</bold></highlight> to pads corresponding to card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>6</bold></highlight>. Group <highlight><bold>304</bold></highlight> electrically connects pads corresponding to POTS connector <highlight><bold>78</bold></highlight>-<highlight><bold>8</bold></highlight> to pads corresponding to card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>8</bold></highlight>. Group <highlight><bold>305</bold></highlight> electrically connects pads corresponding to POTS connector <highlight><bold>78</bold></highlight>-<highlight><bold>10</bold></highlight> to pads corresponding to card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>10</bold></highlight>. A ground plane <highlight><bold>310</bold></highlight> preferably covers a majority of the layer. The ground plane is preferably co-planar with and electrically isolated from (i.e., not in contact with) the tracings <highlight><bold>301</bold></highlight>-<highlight><bold>305</bold></highlight>. </paragraph>
<paragraph id="P-0076" lvl="0"><number>&lsqb;0076&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 14</cross-reference>C, the depicted layer includes <highlight><bold>8</bold></highlight> groups of tracings <highlight><bold>401</bold></highlight>-<highlight><bold>408</bold></highlight>. Group <highlight><bold>401</bold></highlight> electrically connects pads corresponding to POTS connector <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> to pads corresponding to card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight>. Group <highlight><bold>402</bold></highlight> electrically connects pads corresponding to DATA connector <highlight><bold>80</bold></highlight>-<highlight><bold>2</bold></highlight> to pads corresponding to card edge connector <highlight><bold>97</bold></highlight>-<highlight><bold>2</bold></highlight>. Group <highlight><bold>403</bold></highlight> electrically connects pads corresponding to DATA connector <highlight><bold>80</bold></highlight>-<highlight><bold>3</bold></highlight> to pads corresponding to card edge connector <highlight><bold>97</bold></highlight>-<highlight><bold>3</bold></highlight>. Group <highlight><bold>404</bold></highlight> electrically connects pads corresponding to DATA connector <highlight><bold>80</bold></highlight>-<highlight><bold>4</bold></highlight> to pads corresponding to card edge connector <highlight><bold>97</bold></highlight>-<highlight><bold>4</bold></highlight>. Group <highlight><bold>405</bold></highlight> electrically connects pads corresponding to DATA connector <highlight><bold>80</bold></highlight>-<highlight><bold>6</bold></highlight> to pads corresponding to card edge connector <highlight><bold>97</bold></highlight>-<highlight><bold>6</bold></highlight>. Group <highlight><bold>406</bold></highlight> electrically connects pads corresponding to DATA connector <highlight><bold>80</bold></highlight>-<highlight><bold>8</bold></highlight> to pads corresponding to card edge connector <highlight><bold>97</bold></highlight>-<highlight><bold>8</bold></highlight>. Group <highlight><bold>407</bold></highlight> electrically connects pads corresponding to DATA connector <highlight><bold>80</bold></highlight>-<highlight><bold>9</bold></highlight> to pads corresponding to card edge connector <highlight><bold>97</bold></highlight>-<highlight><bold>9</bold></highlight>. Group <highlight><bold>408</bold></highlight> electrically connects pads corresponding to DATA connector <highlight><bold>80</bold></highlight>-<highlight><bold>10</bold></highlight> to pads corresponding to card edge connector <highlight><bold>97</bold></highlight>-<highlight><bold>10</bold></highlight>. A ground plane <highlight><bold>410</bold></highlight> preferably covers a majority of the layer. The ground plane is preferably co-planar with and electrically isolated from (i.e., not in contact with) the tracings <highlight><bold>401</bold></highlight>-<highlight><bold>408</bold></highlight>. </paragraph>
<paragraph id="P-0077" lvl="0"><number>&lsqb;0077&rsqb;</number> Referring still to FIGS. <highlight><bold>14</bold></highlight>A-<highlight><bold>14</bold></highlight>C, each of the groups of tracings <highlight><bold>201</bold></highlight>-<highlight><bold>206</bold></highlight>, <highlight><bold>301</bold></highlight>-<highlight><bold>305</bold></highlight> and <highlight><bold>401</bold></highlight>-<highlight><bold>408</bold></highlight> includes tracings that are generally parallel to one another. Preferably, a spacing of at least 0.04 inches is maintained between parallel portions of each pair of tracings. A typical layer thickness is about 0.008 inches. Therefore, the tracings of adjacent layers have parallel portions that are preferably offset from one another by distances sufficient to maintain spacings of at least 0.04 inches between the tracings. For example, if <cross-reference target="DRAWINGS">FIGS. 14A and 14B</cross-reference> are overlaid, it is noted that all of the horizontal portions of tracings <highlight><bold>201</bold></highlight>-<highlight><bold>206</bold></highlight> are vertically offset from all of the horizontal portions of tracings <highlight><bold>301</bold></highlight>-<highlight><bold>305</bold></highlight>, and all of the vertical portions of tracings <highlight><bold>201</bold></highlight>-<highlight><bold>206</bold></highlight> are laterally offset from all of the vertical portions of tracings <highlight><bold>301</bold></highlight>-<highlight><bold>305</bold></highlight>. Similarly, all of the horizontal portions of tracings <highlight><bold>301</bold></highlight>-<highlight><bold>305</bold></highlight> are preferably vertically offset from all of the horizontal portions of tracings <highlight><bold>401</bold></highlight>-<highlight><bold>408</bold></highlight>, and all of the vertical portions of tracings <highlight><bold>301</bold></highlight>-<highlight><bold>305</bold></highlight> are preferably laterally offset from all of the vertical portions of tracings <highlight><bold>401</bold></highlight>-<highlight><bold>408</bold></highlight>. </paragraph>
<paragraph id="P-0078" lvl="0"><number>&lsqb;0078&rsqb;</number> A typical layer thickness for each of the layers of the circuit board <highlight><bold>68</bold></highlight> is about 0.008 inches. Thus, prevention of cross-talk is also a concern for non-adjacent layers (i.e., layers separated by one or more layers) because parallel portions of tracings corresponding to non-adjacent layers can be spaced less than 0.04 inches apart. The issue of cross-talk between non-adjacent layers is addressed through the use of the grounding planes <highlight><bold>210</bold></highlight>, <highlight><bold>310</bold></highlight> and <highlight><bold>410</bold></highlight>. The grounding planes <highlight><bold>210</bold></highlight>, <highlight><bold>310</bold></highlight> and <highlight><bold>410</bold></highlight> function as barriers for the prevention/reduction of cross-talk. For example, if <cross-reference target="DRAWINGS">FIGS. 14A and 14C</cross-reference> are overlaid, it is noted that the vertical and horizontal portions of tracings <highlight><bold>202</bold></highlight> and <highlight><bold>401</bold></highlight> are not offset by a distance greater than 0.04 inches. However, the intermediate grounding plane <highlight><bold>310</bold></highlight> of the layer of <cross-reference target="DRAWINGS">FIG. 14B</cross-reference> separates and isolates the tracings <highlight><bold>202</bold></highlight> and <highlight><bold>401</bold></highlight> thereby reducing or preventing cross-talk between the tracings. Advantageously, the grounding plane <highlight><bold>310</bold></highlight> prevents excessive cross-talk without increasing the thickness of the board <highlight><bold>68</bold></highlight>. Preferably, lamination adhesive prevents electric contact between the grounding plane <highlight><bold>310</bold></highlight> and the tracings <highlight><bold>202</bold></highlight> and <highlight><bold>401</bold></highlight>. </paragraph>
<paragraph id="P-0079" lvl="0"><number>&lsqb;0079&rsqb;</number> It is preferred for the 24 available contact pairs of each POTS connector to be electrically connected to the same 24 contact pairs of the corresponding LINE connector (e.g., contacts <highlight><bold>1</bold></highlight>&amp;<highlight><bold>26</bold></highlight> of POTS connector <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> are electrically connected to contacts <highlight><bold>1</bold></highlight>&amp;<highlight><bold>26</bold></highlight> of LINE connector <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight>, contacts <highlight><bold>2</bold></highlight>&amp;<highlight><bold>27</bold></highlight> of POTS connector <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> are electrically connected to contacts <highlight><bold>2</bold></highlight>&amp;<highlight><bold>27</bold></highlight> of LINE connector <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight>, etc.). </paragraph>
<paragraph id="P-0080" lvl="0"><number>&lsqb;0080&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 15</cross-reference> shows another layer of the board <highlight><bold>68</bold></highlight>. In the layer of <cross-reference target="DRAWINGS">FIG. 15, </cross-reference>7 pairs of tracings <highlight><bold>800</bold></highlight> are shown electrically connecting 7 pairs of contacts <highlight><bold>801</bold></highlight>-<highlight><bold>807</bold></highlight> of LINE connector <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> with corresponding contact pairs <highlight><bold>901</bold></highlight>-<highlight><bold>907</bold></highlight> of card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight>. The contact pairs <highlight><bold>801</bold></highlight>-<highlight><bold>807</bold></highlight> respectively include contacts <highlight><bold>1</bold></highlight>&amp;<highlight><bold>26</bold></highlight>, contacts <highlight><bold>3</bold></highlight>&amp;<highlight><bold>28</bold></highlight>, contacts <highlight><bold>5</bold></highlight>&amp;<highlight><bold>30</bold></highlight>, contacts <highlight><bold>7</bold></highlight>&amp;<highlight><bold>32</bold></highlight>, contacts <highlight><bold>9</bold></highlight>&amp;<highlight><bold>34</bold></highlight>, contacts <highlight><bold>11</bold></highlight>&amp;<highlight><bold>36</bold></highlight> and contacts <highlight><bold>13</bold></highlight>&amp;<highlight><bold>38</bold></highlight> of LINE connector <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight>. As indicated above, it is desirable for the contact pairs of each POTS connector to be electrically connected to the same contact pairs of the corresponding LINE connector. Thus, it is preferred for the 7 depicted contact pairs <highlight><bold>801</bold></highlight>-<highlight><bold>807</bold></highlight> of LINE connector <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> to be electrically connected to the same 7 contact pairs of POTS connector <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0081" lvl="0"><number>&lsqb;0081&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 14A</cross-reference> shows 7 contact pairs <highlight><bold>601</bold></highlight>-<highlight><bold>607</bold></highlight> of POTS connector <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight>. The contact pairs <highlight><bold>601</bold></highlight>-<highlight><bold>607</bold></highlight> respectively include contacts <highlight><bold>1</bold></highlight>&amp;<highlight><bold>26</bold></highlight>, contacts <highlight><bold>3</bold></highlight>&amp;<highlight><bold>28</bold></highlight>, contacts <highlight><bold>5</bold></highlight>&amp;<highlight><bold>30</bold></highlight>, contacts <highlight><bold>7</bold></highlight>&amp;<highlight><bold>32</bold></highlight>, contacts <highlight><bold>9</bold></highlight>&amp;<highlight><bold>34</bold></highlight>, contacts <highlight><bold>11</bold></highlight>&amp;<highlight><bold>36</bold></highlight> and contacts <highlight><bold>13</bold></highlight>&amp;<highlight><bold>38</bold></highlight> of POTS connector <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight>. Tracings <highlight><bold>202</bold></highlight> electrically connect contact pairs <highlight><bold>601</bold></highlight>-<highlight><bold>607</bold></highlight> with corresponding contact pairs <highlight><bold>701</bold></highlight>-<highlight><bold>707</bold></highlight> of card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight>. Contacts <highlight><bold>701</bold></highlight>-<highlight><bold>707</bold></highlight> respectively oppose contacts <highlight><bold>901</bold></highlight>-<highlight><bold>907</bold></highlight> (shown in <cross-reference target="DRAWINGS">FIG. 15</cross-reference>) of card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> such that an electrical interface can be provided between the contacts. Thus, contact pairs <highlight><bold>801</bold></highlight>-<highlight><bold>807</bold></highlight> of LINE connector <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> are electrically connected to contact pairs <highlight><bold>601</bold></highlight>-<highlight><bold>607</bold></highlight> of POTS connector <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> by circuits that pass though card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0082" lvl="0"><number>&lsqb;0082&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIGS. 14A and 15</cross-reference>, uniform spacings are maintained between the pairs of tracings <highlight><bold>202</bold></highlight> and are also maintained between the pairs of tracings <highlight><bold>800</bold></highlight>. To maintain the desired spacing between tracings <highlight><bold>202</bold></highlight> and <highlight><bold>800</bold></highlight>, the tracings <highlight><bold>202</bold></highlight> and <highlight><bold>800</bold></highlight> preferably have a &ldquo;cascading&rdquo; configuration as the tracings transition from horizontal to vertical and from vertical to horizontal. It will be appreciated that the contact pairs of the other POTS and LINE connectors <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>78</bold></highlight>-<highlight><bold>10</bold></highlight> and <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>76</bold></highlight>-<highlight><bold>10</bold></highlight> are connected to card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>96</bold></highlight>-<highlight><bold>10</bold></highlight> in a similar manner by tracings on one or more other layers. </paragraph>
<paragraph id="P-0083" lvl="0"><number>&lsqb;0083&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 14</cross-reference>A, it is noted that tracings <highlight><bold>202</bold></highlight> do not cross over each other as the tracings extend from contact pairs <highlight><bold>601</bold></highlight>-<highlight><bold>607</bold></highlight> of POTS connector <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> to contact pairs <highlight><bold>701</bold></highlight>-<highlight><bold>707</bold></highlight> of card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight>. Similarly, as shown in <cross-reference target="DRAWINGS">FIG. 15</cross-reference>, tracings <highlight><bold>800</bold></highlight> do not cross over each other as the tracings extend from contact pairs <highlight><bold>801</bold></highlight>-<highlight><bold>807</bold></highlight> of LINE connector <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> to contact pairs <highlight><bold>901</bold></highlight>-<highlight><bold>907</bold></highlight> of card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight>. The crossing over of tracings is prevented by inverting the POTS connector <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> relative to the LINE connector <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight>. If the connectors <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> and <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> were positioned in the same orientation, the tracings corresponding to one of the connectors would need to crossover each other to reach the desired contact pairs of card edge connector <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight>. Such crossing over typically requires the use of vias, which complicate the board manufacturing process. This type of tracing configuration is also preferably used for the remaining contact pairs of connectors <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> and <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> as well as the contact pairs of the other connector sets <highlight><bold>78</bold></highlight>-<highlight><bold>2</bold></highlight> to <highlight><bold>78</bold></highlight>-<highlight><bold>10</bold></highlight> and <highlight><bold>76</bold></highlight>-<highlight><bold>2</bold></highlight> to <highlight><bold>76</bold></highlight>-<highlight><bold>10</bold></highlight>. </paragraph>
<paragraph id="P-0084" lvl="0"><number>&lsqb;0084&rsqb;</number> VII. Manufacturing Efficiency and Circuit Density </paragraph>
<paragraph id="P-0085" lvl="0"><number>&lsqb;0085&rsqb;</number> Circuit density is an important factor that is preferably considered in the design of a splitter assembly. The size of a given splitter assembly chassis is at least partially dictated by the size of the rack or cabinet in which the chassis is to be mounted. Racks and cabinets have conventional sizes. For example, a conventional European Telecommunications Standards Institute (EDSI) cabinet has a bay width w (shown in <cross-reference target="DRAWINGS">FIG. 10</cross-reference>) of 444.5 millimeters (mm) and a depth of either 300 or 600 millimeters. One embodiment of a splitter chassis constructed in accordance with the principles of the present invention has a depth d (shown in <cross-reference target="DRAWINGS">FIG. 10</cross-reference>) less than 300 mm, a card housing chamber width w<highlight><bold>1</bold></highlight> (shown in <cross-reference target="DRAWINGS">FIG. 10</cross-reference>) less than 444.5 mm, a height h (shown in <cross-reference target="DRAWINGS">FIG. 10</cross-reference>) less than or equal to 406 mm and a circuit capacity equal to or greater than 240 circuits. Another embodiment of a splitter chassis constructed in accordance with the principles of the present invention has a depth d less than 300 mm, a card housing chamber width w<highlight><bold>1</bold></highlight> less than 444.5 mm, a height h less than or equal to 381 mm and a circuit capacity equal to or greater than 240 circuits. It is preferred for the depth of the chassis to be less than 300 mm. This allows the chassis to be used with a cabinet having a depth of 300 mm, and also allows two chassis to be mounted back-to-back in a cabinet or rack having a depth of 600 mm. </paragraph>
<paragraph id="P-0086" lvl="0"><number>&lsqb;0086&rsqb;</number> The various aspects of the present invention provide a splitter assembly having a relatively low number of parts, which is relatively light and can be easily and quickly assembled. Further, the various aspects of the present invention assist in simplifying the manufacturability and increasing the circuit density of the splitter assembly. For example, by mounting the LINE connectors <highlight><bold>76</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>76</bold></highlight>-<highlight><bold>10</bold></highlight>, the POTS connectors <highlight><bold>78</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>78</bold></highlight>-<highlight><bold>10</bold></highlight>, the DATA connectors <highlight><bold>80</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>80</bold></highlight>-<highlight><bold>10</bold></highlight>, the first card edge connectors <highlight><bold>96</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>96</bold></highlight>-<highlight><bold>10</bold></highlight> and the second card edge connectors <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>97</bold></highlight>-<highlight><bold>10</bold></highlight> all in a generally horizontal orientation, the height of the chassis can be reduced. This configuration also facilitates providing an efficient tracing layout for the back plane circuit board <highlight><bold>68</bold></highlight>. Similarly, the tracing layout of the board <highlight><bold>68</bold></highlight> is also simplified by inverting selected POTS and LINE connectors relative to one another. </paragraph>
<paragraph id="P-0087" lvl="0"><number>&lsqb;0087&rsqb;</number> A number of components disclosed in this specification are described as being &ldquo;horizontal&rdquo; in orientation. It will be understood that the phrase &ldquo;horizontal&rdquo; orientation or like phrases mean that the components are generally horizontally aligned when their corresponding splitter chassis is mounted in a rack or cabinet. </paragraph>
<paragraph id="P-0088" lvl="0"><number>&lsqb;0088&rsqb;</number> With regard to the foregoing description, it is to be understood that changes may be made in detail without departing from the scope of the present invention. It is intended that the specification and depicted aspects of the invention may be considered exemplary, only, with a true scope and spirit of the invention being indicated by the broad meaning of the following claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A telecommunications device comprising: 
<claim-text>a plurality of splitter cards; </claim-text>
<claim-text>a chassis including a card housing in which the splitter cards are mounted, the card housing defining an access opening for allowing the splitter cards to be inserted into or removed from the card housing; </claim-text>
<claim-text>a circuit board that defines a backplane of the chassis; </claim-text>
<claim-text>a plurality of card edge connectors for providing electrical connections between the splitter cards and the circuit board; </claim-text>
<claim-text>POTS connectors, LINE connectors and DATA connectors; </claim-text>
<claim-text>the circuit board including a first layer having first tracings that electrically connect contacts of at least one of the POTS, LINE or DATA connectors to at least one of the card edge connectors; </claim-text>
<claim-text>the circuit board including a second layer having second tracings that electrically connect contacts of at least one of the POTS, LINE or DATA connectors to at least one of the card edge connectors; </claim-text>
<claim-text>the circuit board including a third layer having third tracings that electrically connect contacts of at least one of the POTS, LINE or DATA connectors to at least one of the card edge connectors; and </claim-text>
<claim-text>the second layer being positioned between the first and third layers, a majority of the second layer including a grounding plane, the grounding plane and the second tracings are co-planar such that the grounding plane adds no additional thickness to the second layer, and the grounding plane being positioned between the first and third tracings to reduce cross-talk between the first and third tracings. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The telecommunications device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the first and third tracings are separated by a distance less than 0.04 inches. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The telecommunications device of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein the second layer has a thickness of about 0.008 inches. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The telecommunications device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the POTS, LINE and DATA connectors are RJ21 connectors. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The telecommunications device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the POTS, LINE and DATA connectors are multi-pin connectors adapted for use with multi-pair cables. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. A circuit board device comprising: 
<claim-text>a circuit board including a first layer including first tracings, a second layer including second tracing and a third layer including third tracings, the second layer being positioned directly between the first and third layers; and </claim-text>
<claim-text>the second layer including a grounding plane, the grounding plane and the second tracings being formed from a common sheet of conductive material such that the grounding plane adds no additional thickness to the second layer, and the grounding plane being positioned between the first and third tracings to reduce cross-talk between the first and third tracings. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The telecommunications device of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, wherein the first and third tracings are separated by a distance less than 0.04 inches. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The telecommunications device of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein the second layer has a thickness of about 0.008 inches. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The telecommunications device of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, further comprising telecommunications connectors electrically connected to the first, second and tracings. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The telecommunications device of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein the telecommunications connectors include RJ21 connectors. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The telecommunications device of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein the telecommunication connectors include card edge connectors. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The telecommunications device of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein the telecommunications connectors include multi-pin connectors adapted for use with multi-pair cables. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The telecommunications device of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein the telecommunications connectors include POTS, LINE and DATA connectors. </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. A method for reducing cross-talk between first and second tracings provided on first and second different layers of a circuit board, the method comprising: 
<claim-text>providing an intermediate layer having a film of conductive material; </claim-text>
<claim-text>removing a portion of the film such that remaining portions of the film define a plurality of third tracings and also define a grounding plane, the grounding plane being electrically disconnected from the third tracings; </claim-text>
<claim-text>positioning the intermediate layer between the first and second layers with the grounding plane positioned between the first and second tracings. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 14</dependent-claim-reference>, further comprising laminating the intermediate layer between the first and second layers. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 14</dependent-claim-reference>, wherein a spacing of less than 0.04 inches is provided between the first and second tracings.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030002656A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030002656A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030002656A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030002656A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030002656A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030002656A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030002656A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030002656A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030002656A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030002656A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030002656A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00011">
<image id="EMI-D00011" file="US20030002656A1-20030102-D00011.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00012">
<image id="EMI-D00012" file="US20030002656A1-20030102-D00012.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00013">
<image id="EMI-D00013" file="US20030002656A1-20030102-D00013.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00014">
<image id="EMI-D00014" file="US20030002656A1-20030102-D00014.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00015">
<image id="EMI-D00015" file="US20030002656A1-20030102-D00015.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00016">
<image id="EMI-D00016" file="US20030002656A1-20030102-D00016.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00017">
<image id="EMI-D00017" file="US20030002656A1-20030102-D00017.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
