# Varilog-Homeworks
I will upload my verilog homeworks of FPGA course in university here.

- [Moory Finite State Machine Detecting ..., 3, 0, 1, 2, ... ](https://github.com/Amirerfan/Varilog-Homeworks/tree/master/FSM)
- [Pipelined Multiplire With Two Stage](https://github.com/Amirerfan/Varilog-Homeworks/tree/master/two-stage-pipline-multiplier)
- [64-Byte RAM With Synchronous Write And Asynchronous Read](https://github.com/Amirerfan/Varilog-Homeworks/tree/master/ram-with-asynch-output)
- [64-Byte RAM With Synchronous Write And Read](https://github.com/Amirerfan/Varilog-Homeworks/tree/master/ram-with-synch-output)
