Vivado Simulator 2017.2
Time resolution is 1 ps
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00400000, 32'h201d003c, 32'hzzzzzzzz, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'bxxxxx, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hzzzzzzzz, 5'h1d, 32'hzzzzzzzz, 32'h0000003c, 32'hxxxxxxxx, 32'h0000003c, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00400004, 32'h8c040004, 32'hzzzzzzzz, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'bxxxxx, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hzzzzzzzz, 5'h04, 32'hxxxxxxxx, 32'h00000004, 32'hxxxxxxxx, 32'h00000004, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00400008, 32'h0c000005, 32'hzzzzzzzz, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'bxxxxx, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hzzzzzzzz, 5'h1f, 32'h0040000c, 32'h00000005, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'b10, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hzzzzzzzz, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'bxxxxx, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hzzzzzzzz, 5'h1d, 32'hzzzzzzzz, 32'hfffffff8, 32'hxxxxxxxx, 32'hfffffff8, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000018, 32'hafbf0004, 32'hzzzzzzzz, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bxxxxx, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hzzzzzzzz, 5'hxx, 32'hxxxxxxxx, 32'h00000004, 32'hxxxxxxxx, 32'h00000004, 2'b00, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b1, 2'b00};
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000001c, 32'hafa40000, 32'hzzzzzzzz, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bxxxxx, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hzzzzzzzz, 5'hxx, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 2'b00, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b1, 2'b00};
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000020, 32'h28880002, 32'hzzzzzzzz, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'bxxxxx, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hzzzzzzzz, 5'h08, 32'hzzzzzzzz, 32'h00000002, 32'hxxxxxxxx, 32'h00000002, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000024, 32'h11000002, 32'hzzzzzzzz, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bxxxxx, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hzzzzzzzz, 5'hxx, 32'hxxxxxxxx, 32'h00000002, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'b0x, 2'bxx, 1'b1, 1'b0, 2'bxx, 1'b0, 2'b00};
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000XX, 32'hxxxxxxxx, 32'hzzzzzzzz, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bxxxxx, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hzzzzzzzz, 5'hxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#09 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hzzzzzzzz, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bxxxxx, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hzzzzzzzz, 5'hxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Users/MIE/Desktop/COMP541/Lab/Lab8/Lab8.srcs/sim_2/imports/Lab/tester_sqr.sv" Line 84
