Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  2 22:34:56 2025
| Host         : DESKTOP-V402F34 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_timing_summary_routed.rpt -pb test_timing_summary_routed.pb -rpx test_timing_summary_routed.rpx -warn_on_violation
| Design       : test
| Device       : 7z030-ffg676
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.488        0.000                      0                  201        0.131        0.000                      0                  201        2.100        0.000                       0                   199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_200M  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_200M            0.488        0.000                      0                  201        0.131        0.000                      0                  201        2.100        0.000                       0                   199  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_200M
  To Clock:  clk_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 c_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][61]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 2.527ns (56.186%)  route 1.971ns (43.814%))
  Logic Levels:           22  (CARRY4=17 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.598     0.598 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.611     2.209    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.302 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.343     3.645    sys_clk_IBUF_BUFG
    SLICE_X118Y61        FDRE                                         r  c_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y61        FDRE (Prop_fdre_C_Q)         0.259     3.904 r  c_reg[3][6]/Q
                         net (fo=3, routed)           0.551     4.455    c_reg[3][6]
    SLICE_X117Y61        LUT6 (Prop_lut6_I0_O)        0.043     4.498 r  your_instance_name_i_11/O
                         net (fo=1, routed)           0.000     4.498    your_instance_name_i_11_n_0
    SLICE_X117Y61        MUXF7 (Prop_muxf7_I0_O)      0.107     4.605 r  your_instance_name_i_2/O
                         net (fo=120, routed)         0.669     5.274    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X117Y67        LUT4 (Prop_lut4_I0_O)        0.124     5.398 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.398    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppsub.stageN.muxcy0_i_1_n_0
    SLICE_X117Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.665 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.665    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X117Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.718 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.718    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X117Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.771 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.771    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_11
    SLICE_X117Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.824 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[12].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.824    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_15
    SLICE_X117Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.877 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[16].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.877    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_19
    SLICE_X117Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.930 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[20].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.930    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_23
    SLICE_X117Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.983 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[24].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.983    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_27
    SLICE_X117Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.149 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[28].ppsub.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.300     6.449    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[29]
    SLICE_X113Y74        LUT2 (Prop_lut2_I1_O)        0.123     6.572 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_i_3/O
                         net (fo=1, routed)           0.000     6.572    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_i_3_n_0
    SLICE_X113Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.839 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6/CO[3]
                         net (fo=1, routed)           0.007     6.847    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_n_0
    SLICE_X113Y75        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.958 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__7/O[0]
                         net (fo=1, routed)           0.436     7.394    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[32]
    SLICE_X118Y74        LUT2 (Prop_lut2_I1_O)        0.124     7.518 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_i_2/O
                         net (fo=1, routed)           0.000     7.518    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_i_2_n_0
    SLICE_X118Y74        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.701 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7/CO[3]
                         net (fo=1, routed)           0.007     7.708    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_n_0
    SLICE_X118Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.762 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.762    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__8_n_0
    SLICE_X118Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.816 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.816    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__9_n_0
    SLICE_X118Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.870 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.870    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__10_n_0
    SLICE_X118Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.924 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.924    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__11_n_0
    SLICE_X118Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.978 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.978    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__12_n_0
    SLICE_X118Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.143 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__13/O[1]
                         net (fo=1, routed)           0.000     8.143    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[57]
    SLICE_X118Y80        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    L3                                                0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.492     5.492 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.501     6.993    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.076 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.202     8.278    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X118Y80        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][61]/C
                         clock pessimism              0.312     8.590    
                         clock uncertainty           -0.035     8.555    
    SLICE_X118Y80        FDRE (Setup_fdre_C_D)        0.076     8.631    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][61]
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                          -8.143    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 c_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 2.513ns (56.049%)  route 1.971ns (43.951%))
  Logic Levels:           22  (CARRY4=17 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.598     0.598 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.611     2.209    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.302 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.343     3.645    sys_clk_IBUF_BUFG
    SLICE_X118Y61        FDRE                                         r  c_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y61        FDRE (Prop_fdre_C_Q)         0.259     3.904 r  c_reg[3][6]/Q
                         net (fo=3, routed)           0.551     4.455    c_reg[3][6]
    SLICE_X117Y61        LUT6 (Prop_lut6_I0_O)        0.043     4.498 r  your_instance_name_i_11/O
                         net (fo=1, routed)           0.000     4.498    your_instance_name_i_11_n_0
    SLICE_X117Y61        MUXF7 (Prop_muxf7_I0_O)      0.107     4.605 r  your_instance_name_i_2/O
                         net (fo=120, routed)         0.669     5.274    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X117Y67        LUT4 (Prop_lut4_I0_O)        0.124     5.398 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.398    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppsub.stageN.muxcy0_i_1_n_0
    SLICE_X117Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.665 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.665    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X117Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.718 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.718    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X117Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.771 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.771    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_11
    SLICE_X117Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.824 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[12].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.824    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_15
    SLICE_X117Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.877 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[16].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.877    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_19
    SLICE_X117Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.930 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[20].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.930    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_23
    SLICE_X117Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.983 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[24].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.983    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_27
    SLICE_X117Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.149 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[28].ppsub.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.300     6.449    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[29]
    SLICE_X113Y74        LUT2 (Prop_lut2_I1_O)        0.123     6.572 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_i_3/O
                         net (fo=1, routed)           0.000     6.572    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_i_3_n_0
    SLICE_X113Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.839 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6/CO[3]
                         net (fo=1, routed)           0.007     6.847    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_n_0
    SLICE_X113Y75        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.958 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__7/O[0]
                         net (fo=1, routed)           0.436     7.394    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[32]
    SLICE_X118Y74        LUT2 (Prop_lut2_I1_O)        0.124     7.518 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_i_2/O
                         net (fo=1, routed)           0.000     7.518    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_i_2_n_0
    SLICE_X118Y74        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.701 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7/CO[3]
                         net (fo=1, routed)           0.007     7.708    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_n_0
    SLICE_X118Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.762 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.762    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__8_n_0
    SLICE_X118Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.816 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.816    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__9_n_0
    SLICE_X118Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.870 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.870    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__10_n_0
    SLICE_X118Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.924 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.924    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__11_n_0
    SLICE_X118Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.978 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.978    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__12_n_0
    SLICE_X118Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.129 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__13/O[3]
                         net (fo=1, routed)           0.000     8.129    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[59]
    SLICE_X118Y80        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    L3                                                0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.492     5.492 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.501     6.993    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.076 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.202     8.278    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X118Y80        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][63]/C
                         clock pessimism              0.312     8.590    
                         clock uncertainty           -0.035     8.555    
    SLICE_X118Y80        FDRE (Setup_fdre_C_D)        0.076     8.631    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][63]
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 c_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][62]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 2.474ns (55.663%)  route 1.971ns (44.337%))
  Logic Levels:           22  (CARRY4=17 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.598     0.598 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.611     2.209    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.302 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.343     3.645    sys_clk_IBUF_BUFG
    SLICE_X118Y61        FDRE                                         r  c_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y61        FDRE (Prop_fdre_C_Q)         0.259     3.904 r  c_reg[3][6]/Q
                         net (fo=3, routed)           0.551     4.455    c_reg[3][6]
    SLICE_X117Y61        LUT6 (Prop_lut6_I0_O)        0.043     4.498 r  your_instance_name_i_11/O
                         net (fo=1, routed)           0.000     4.498    your_instance_name_i_11_n_0
    SLICE_X117Y61        MUXF7 (Prop_muxf7_I0_O)      0.107     4.605 r  your_instance_name_i_2/O
                         net (fo=120, routed)         0.669     5.274    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X117Y67        LUT4 (Prop_lut4_I0_O)        0.124     5.398 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.398    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppsub.stageN.muxcy0_i_1_n_0
    SLICE_X117Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.665 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.665    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X117Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.718 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.718    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X117Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.771 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.771    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_11
    SLICE_X117Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.824 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[12].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.824    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_15
    SLICE_X117Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.877 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[16].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.877    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_19
    SLICE_X117Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.930 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[20].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.930    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_23
    SLICE_X117Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.983 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[24].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.983    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_27
    SLICE_X117Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.149 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[28].ppsub.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.300     6.449    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[29]
    SLICE_X113Y74        LUT2 (Prop_lut2_I1_O)        0.123     6.572 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_i_3/O
                         net (fo=1, routed)           0.000     6.572    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_i_3_n_0
    SLICE_X113Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.839 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6/CO[3]
                         net (fo=1, routed)           0.007     6.847    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_n_0
    SLICE_X113Y75        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.958 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__7/O[0]
                         net (fo=1, routed)           0.436     7.394    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[32]
    SLICE_X118Y74        LUT2 (Prop_lut2_I1_O)        0.124     7.518 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_i_2/O
                         net (fo=1, routed)           0.000     7.518    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_i_2_n_0
    SLICE_X118Y74        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.701 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7/CO[3]
                         net (fo=1, routed)           0.007     7.708    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_n_0
    SLICE_X118Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.762 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.762    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__8_n_0
    SLICE_X118Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.816 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.816    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__9_n_0
    SLICE_X118Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.870 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.870    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__10_n_0
    SLICE_X118Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.924 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.924    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__11_n_0
    SLICE_X118Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.978 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.978    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__12_n_0
    SLICE_X118Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     8.090 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__13/O[2]
                         net (fo=1, routed)           0.000     8.090    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[58]
    SLICE_X118Y80        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    L3                                                0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.492     5.492 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.501     6.993    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.076 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.202     8.278    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X118Y80        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][62]/C
                         clock pessimism              0.312     8.590    
                         clock uncertainty           -0.035     8.555    
    SLICE_X118Y80        FDRE (Setup_fdre_C_D)        0.076     8.631    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][62]
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 c_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][57]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 2.473ns (55.653%)  route 1.971ns (44.347%))
  Logic Levels:           21  (CARRY4=16 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.277ns = ( 8.277 - 5.000 ) 
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.598     0.598 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.611     2.209    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.302 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.343     3.645    sys_clk_IBUF_BUFG
    SLICE_X118Y61        FDRE                                         r  c_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y61        FDRE (Prop_fdre_C_Q)         0.259     3.904 r  c_reg[3][6]/Q
                         net (fo=3, routed)           0.551     4.455    c_reg[3][6]
    SLICE_X117Y61        LUT6 (Prop_lut6_I0_O)        0.043     4.498 r  your_instance_name_i_11/O
                         net (fo=1, routed)           0.000     4.498    your_instance_name_i_11_n_0
    SLICE_X117Y61        MUXF7 (Prop_muxf7_I0_O)      0.107     4.605 r  your_instance_name_i_2/O
                         net (fo=120, routed)         0.669     5.274    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X117Y67        LUT4 (Prop_lut4_I0_O)        0.124     5.398 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.398    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppsub.stageN.muxcy0_i_1_n_0
    SLICE_X117Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.665 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.665    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X117Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.718 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.718    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X117Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.771 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.771    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_11
    SLICE_X117Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.824 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[12].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.824    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_15
    SLICE_X117Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.877 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[16].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.877    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_19
    SLICE_X117Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.930 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[20].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.930    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_23
    SLICE_X117Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.983 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[24].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.983    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_27
    SLICE_X117Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.149 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[28].ppsub.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.300     6.449    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[29]
    SLICE_X113Y74        LUT2 (Prop_lut2_I1_O)        0.123     6.572 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_i_3/O
                         net (fo=1, routed)           0.000     6.572    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_i_3_n_0
    SLICE_X113Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.839 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6/CO[3]
                         net (fo=1, routed)           0.007     6.847    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_n_0
    SLICE_X113Y75        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.958 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__7/O[0]
                         net (fo=1, routed)           0.436     7.394    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[32]
    SLICE_X118Y74        LUT2 (Prop_lut2_I1_O)        0.124     7.518 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_i_2/O
                         net (fo=1, routed)           0.000     7.518    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_i_2_n_0
    SLICE_X118Y74        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.701 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7/CO[3]
                         net (fo=1, routed)           0.007     7.708    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_n_0
    SLICE_X118Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.762 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.762    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__8_n_0
    SLICE_X118Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.816 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.816    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__9_n_0
    SLICE_X118Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.870 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.870    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__10_n_0
    SLICE_X118Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.924 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.924    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__11_n_0
    SLICE_X118Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.089 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__12/O[1]
                         net (fo=1, routed)           0.000     8.089    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[53]
    SLICE_X118Y79        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    L3                                                0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.492     5.492 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.501     6.993    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.076 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.201     8.277    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X118Y79        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][57]/C
                         clock pessimism              0.312     8.589    
                         clock uncertainty           -0.035     8.554    
    SLICE_X118Y79        FDRE (Setup_fdre_C_D)        0.076     8.630    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][57]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 c_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][60]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 2.470ns (55.623%)  route 1.971ns (44.377%))
  Logic Levels:           22  (CARRY4=17 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.598     0.598 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.611     2.209    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.302 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.343     3.645    sys_clk_IBUF_BUFG
    SLICE_X118Y61        FDRE                                         r  c_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y61        FDRE (Prop_fdre_C_Q)         0.259     3.904 r  c_reg[3][6]/Q
                         net (fo=3, routed)           0.551     4.455    c_reg[3][6]
    SLICE_X117Y61        LUT6 (Prop_lut6_I0_O)        0.043     4.498 r  your_instance_name_i_11/O
                         net (fo=1, routed)           0.000     4.498    your_instance_name_i_11_n_0
    SLICE_X117Y61        MUXF7 (Prop_muxf7_I0_O)      0.107     4.605 r  your_instance_name_i_2/O
                         net (fo=120, routed)         0.669     5.274    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X117Y67        LUT4 (Prop_lut4_I0_O)        0.124     5.398 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.398    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppsub.stageN.muxcy0_i_1_n_0
    SLICE_X117Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.665 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.665    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X117Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.718 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.718    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X117Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.771 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.771    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_11
    SLICE_X117Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.824 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[12].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.824    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_15
    SLICE_X117Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.877 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[16].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.877    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_19
    SLICE_X117Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.930 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[20].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.930    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_23
    SLICE_X117Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.983 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[24].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.983    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_27
    SLICE_X117Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.149 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[28].ppsub.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.300     6.449    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[29]
    SLICE_X113Y74        LUT2 (Prop_lut2_I1_O)        0.123     6.572 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_i_3/O
                         net (fo=1, routed)           0.000     6.572    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_i_3_n_0
    SLICE_X113Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.839 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6/CO[3]
                         net (fo=1, routed)           0.007     6.847    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_n_0
    SLICE_X113Y75        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.958 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__7/O[0]
                         net (fo=1, routed)           0.436     7.394    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[32]
    SLICE_X118Y74        LUT2 (Prop_lut2_I1_O)        0.124     7.518 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_i_2/O
                         net (fo=1, routed)           0.000     7.518    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_i_2_n_0
    SLICE_X118Y74        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.701 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7/CO[3]
                         net (fo=1, routed)           0.007     7.708    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_n_0
    SLICE_X118Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.762 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.762    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__8_n_0
    SLICE_X118Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.816 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.816    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__9_n_0
    SLICE_X118Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.870 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.870    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__10_n_0
    SLICE_X118Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.924 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.924    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__11_n_0
    SLICE_X118Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.978 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.978    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__12_n_0
    SLICE_X118Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.086 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__13/O[0]
                         net (fo=1, routed)           0.000     8.086    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[56]
    SLICE_X118Y80        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    L3                                                0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.492     5.492 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.501     6.993    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.076 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.202     8.278    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X118Y80        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][60]/C
                         clock pessimism              0.312     8.590    
                         clock uncertainty           -0.035     8.555    
    SLICE_X118Y80        FDRE (Setup_fdre_C_D)        0.076     8.631    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][60]
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 c_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][59]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 2.459ns (55.513%)  route 1.971ns (44.487%))
  Logic Levels:           21  (CARRY4=16 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.277ns = ( 8.277 - 5.000 ) 
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.598     0.598 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.611     2.209    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.302 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.343     3.645    sys_clk_IBUF_BUFG
    SLICE_X118Y61        FDRE                                         r  c_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y61        FDRE (Prop_fdre_C_Q)         0.259     3.904 r  c_reg[3][6]/Q
                         net (fo=3, routed)           0.551     4.455    c_reg[3][6]
    SLICE_X117Y61        LUT6 (Prop_lut6_I0_O)        0.043     4.498 r  your_instance_name_i_11/O
                         net (fo=1, routed)           0.000     4.498    your_instance_name_i_11_n_0
    SLICE_X117Y61        MUXF7 (Prop_muxf7_I0_O)      0.107     4.605 r  your_instance_name_i_2/O
                         net (fo=120, routed)         0.669     5.274    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X117Y67        LUT4 (Prop_lut4_I0_O)        0.124     5.398 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.398    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppsub.stageN.muxcy0_i_1_n_0
    SLICE_X117Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.665 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.665    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X117Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.718 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.718    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X117Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.771 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.771    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_11
    SLICE_X117Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.824 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[12].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.824    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_15
    SLICE_X117Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.877 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[16].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.877    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_19
    SLICE_X117Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.930 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[20].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.930    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_23
    SLICE_X117Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.983 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[24].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.983    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_27
    SLICE_X117Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.149 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[28].ppsub.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.300     6.449    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[29]
    SLICE_X113Y74        LUT2 (Prop_lut2_I1_O)        0.123     6.572 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_i_3/O
                         net (fo=1, routed)           0.000     6.572    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_i_3_n_0
    SLICE_X113Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.839 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6/CO[3]
                         net (fo=1, routed)           0.007     6.847    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_n_0
    SLICE_X113Y75        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.958 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__7/O[0]
                         net (fo=1, routed)           0.436     7.394    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[32]
    SLICE_X118Y74        LUT2 (Prop_lut2_I1_O)        0.124     7.518 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_i_2/O
                         net (fo=1, routed)           0.000     7.518    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_i_2_n_0
    SLICE_X118Y74        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.701 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7/CO[3]
                         net (fo=1, routed)           0.007     7.708    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_n_0
    SLICE_X118Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.762 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.762    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__8_n_0
    SLICE_X118Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.816 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.816    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__9_n_0
    SLICE_X118Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.870 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.870    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__10_n_0
    SLICE_X118Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.924 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.924    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__11_n_0
    SLICE_X118Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.075 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__12/O[3]
                         net (fo=1, routed)           0.000     8.075    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[55]
    SLICE_X118Y79        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    L3                                                0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.492     5.492 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.501     6.993    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.076 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.201     8.277    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X118Y79        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][59]/C
                         clock pessimism              0.312     8.589    
                         clock uncertainty           -0.035     8.554    
    SLICE_X118Y79        FDRE (Setup_fdre_C_D)        0.076     8.630    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][59]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 c_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][53]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 2.419ns (55.108%)  route 1.971ns (44.892%))
  Logic Levels:           20  (CARRY4=15 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.275ns = ( 8.275 - 5.000 ) 
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.598     0.598 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.611     2.209    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.302 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.343     3.645    sys_clk_IBUF_BUFG
    SLICE_X118Y61        FDRE                                         r  c_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y61        FDRE (Prop_fdre_C_Q)         0.259     3.904 r  c_reg[3][6]/Q
                         net (fo=3, routed)           0.551     4.455    c_reg[3][6]
    SLICE_X117Y61        LUT6 (Prop_lut6_I0_O)        0.043     4.498 r  your_instance_name_i_11/O
                         net (fo=1, routed)           0.000     4.498    your_instance_name_i_11_n_0
    SLICE_X117Y61        MUXF7 (Prop_muxf7_I0_O)      0.107     4.605 r  your_instance_name_i_2/O
                         net (fo=120, routed)         0.669     5.274    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X117Y67        LUT4 (Prop_lut4_I0_O)        0.124     5.398 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.398    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppsub.stageN.muxcy0_i_1_n_0
    SLICE_X117Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.665 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.665    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X117Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.718 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.718    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X117Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.771 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.771    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_11
    SLICE_X117Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.824 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[12].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.824    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_15
    SLICE_X117Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.877 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[16].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.877    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_19
    SLICE_X117Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.930 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[20].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.930    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_23
    SLICE_X117Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.983 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[24].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.983    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_27
    SLICE_X117Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.149 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[28].ppsub.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.300     6.449    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[29]
    SLICE_X113Y74        LUT2 (Prop_lut2_I1_O)        0.123     6.572 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_i_3/O
                         net (fo=1, routed)           0.000     6.572    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_i_3_n_0
    SLICE_X113Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.839 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6/CO[3]
                         net (fo=1, routed)           0.007     6.847    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_n_0
    SLICE_X113Y75        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.958 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__7/O[0]
                         net (fo=1, routed)           0.436     7.394    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[32]
    SLICE_X118Y74        LUT2 (Prop_lut2_I1_O)        0.124     7.518 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_i_2/O
                         net (fo=1, routed)           0.000     7.518    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_i_2_n_0
    SLICE_X118Y74        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.701 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7/CO[3]
                         net (fo=1, routed)           0.007     7.708    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_n_0
    SLICE_X118Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.762 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.762    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__8_n_0
    SLICE_X118Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.816 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.816    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__9_n_0
    SLICE_X118Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.870 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.870    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__10_n_0
    SLICE_X118Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.035 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__11/O[1]
                         net (fo=1, routed)           0.000     8.035    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[49]
    SLICE_X118Y78        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    L3                                                0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.492     5.492 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.501     6.993    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.076 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.199     8.275    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X118Y78        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][53]/C
                         clock pessimism              0.312     8.587    
                         clock uncertainty           -0.035     8.552    
    SLICE_X118Y78        FDRE (Setup_fdre_C_D)        0.076     8.628    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][53]
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                          -8.035    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 c_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][58]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 2.420ns (55.118%)  route 1.971ns (44.882%))
  Logic Levels:           21  (CARRY4=16 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.277ns = ( 8.277 - 5.000 ) 
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.598     0.598 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.611     2.209    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.302 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.343     3.645    sys_clk_IBUF_BUFG
    SLICE_X118Y61        FDRE                                         r  c_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y61        FDRE (Prop_fdre_C_Q)         0.259     3.904 r  c_reg[3][6]/Q
                         net (fo=3, routed)           0.551     4.455    c_reg[3][6]
    SLICE_X117Y61        LUT6 (Prop_lut6_I0_O)        0.043     4.498 r  your_instance_name_i_11/O
                         net (fo=1, routed)           0.000     4.498    your_instance_name_i_11_n_0
    SLICE_X117Y61        MUXF7 (Prop_muxf7_I0_O)      0.107     4.605 r  your_instance_name_i_2/O
                         net (fo=120, routed)         0.669     5.274    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X117Y67        LUT4 (Prop_lut4_I0_O)        0.124     5.398 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.398    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppsub.stageN.muxcy0_i_1_n_0
    SLICE_X117Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.665 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.665    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X117Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.718 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.718    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X117Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.771 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.771    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_11
    SLICE_X117Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.824 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[12].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.824    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_15
    SLICE_X117Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.877 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[16].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.877    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_19
    SLICE_X117Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.930 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[20].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.930    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_23
    SLICE_X117Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.983 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[24].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.983    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_27
    SLICE_X117Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.149 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[28].ppsub.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.300     6.449    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[29]
    SLICE_X113Y74        LUT2 (Prop_lut2_I1_O)        0.123     6.572 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_i_3/O
                         net (fo=1, routed)           0.000     6.572    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_i_3_n_0
    SLICE_X113Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.839 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6/CO[3]
                         net (fo=1, routed)           0.007     6.847    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_n_0
    SLICE_X113Y75        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.958 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__7/O[0]
                         net (fo=1, routed)           0.436     7.394    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[32]
    SLICE_X118Y74        LUT2 (Prop_lut2_I1_O)        0.124     7.518 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_i_2/O
                         net (fo=1, routed)           0.000     7.518    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_i_2_n_0
    SLICE_X118Y74        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.701 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7/CO[3]
                         net (fo=1, routed)           0.007     7.708    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_n_0
    SLICE_X118Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.762 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.762    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__8_n_0
    SLICE_X118Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.816 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.816    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__9_n_0
    SLICE_X118Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.870 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.870    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__10_n_0
    SLICE_X118Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.924 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.924    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__11_n_0
    SLICE_X118Y79        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     8.036 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__12/O[2]
                         net (fo=1, routed)           0.000     8.036    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[54]
    SLICE_X118Y79        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    L3                                                0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.492     5.492 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.501     6.993    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.076 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.201     8.277    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X118Y79        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][58]/C
                         clock pessimism              0.312     8.589    
                         clock uncertainty           -0.035     8.554    
    SLICE_X118Y79        FDRE (Setup_fdre_C_D)        0.076     8.630    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][58]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 c_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][56]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 2.416ns (55.077%)  route 1.971ns (44.923%))
  Logic Levels:           21  (CARRY4=16 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.277ns = ( 8.277 - 5.000 ) 
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.598     0.598 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.611     2.209    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.302 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.343     3.645    sys_clk_IBUF_BUFG
    SLICE_X118Y61        FDRE                                         r  c_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y61        FDRE (Prop_fdre_C_Q)         0.259     3.904 r  c_reg[3][6]/Q
                         net (fo=3, routed)           0.551     4.455    c_reg[3][6]
    SLICE_X117Y61        LUT6 (Prop_lut6_I0_O)        0.043     4.498 r  your_instance_name_i_11/O
                         net (fo=1, routed)           0.000     4.498    your_instance_name_i_11_n_0
    SLICE_X117Y61        MUXF7 (Prop_muxf7_I0_O)      0.107     4.605 r  your_instance_name_i_2/O
                         net (fo=120, routed)         0.669     5.274    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X117Y67        LUT4 (Prop_lut4_I0_O)        0.124     5.398 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.398    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppsub.stageN.muxcy0_i_1_n_0
    SLICE_X117Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.665 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.665    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X117Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.718 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.718    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X117Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.771 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.771    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_11
    SLICE_X117Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.824 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[12].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.824    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_15
    SLICE_X117Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.877 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[16].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.877    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_19
    SLICE_X117Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.930 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[20].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.930    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_23
    SLICE_X117Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.983 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[24].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.983    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_27
    SLICE_X117Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.149 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[28].ppsub.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.300     6.449    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[29]
    SLICE_X113Y74        LUT2 (Prop_lut2_I1_O)        0.123     6.572 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_i_3/O
                         net (fo=1, routed)           0.000     6.572    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_i_3_n_0
    SLICE_X113Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.839 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6/CO[3]
                         net (fo=1, routed)           0.007     6.847    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_n_0
    SLICE_X113Y75        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.958 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__7/O[0]
                         net (fo=1, routed)           0.436     7.394    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[32]
    SLICE_X118Y74        LUT2 (Prop_lut2_I1_O)        0.124     7.518 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_i_2/O
                         net (fo=1, routed)           0.000     7.518    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_i_2_n_0
    SLICE_X118Y74        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.701 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7/CO[3]
                         net (fo=1, routed)           0.007     7.708    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_n_0
    SLICE_X118Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.762 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.762    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__8_n_0
    SLICE_X118Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.816 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.816    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__9_n_0
    SLICE_X118Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.870 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.870    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__10_n_0
    SLICE_X118Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.924 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.924    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__11_n_0
    SLICE_X118Y79        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.032 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__12/O[0]
                         net (fo=1, routed)           0.000     8.032    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[52]
    SLICE_X118Y79        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    L3                                                0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.492     5.492 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.501     6.993    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.076 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.201     8.277    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X118Y79        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][56]/C
                         clock pessimism              0.312     8.589    
                         clock uncertainty           -0.035     8.554    
    SLICE_X118Y79        FDRE (Setup_fdre_C_D)        0.076     8.630    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][56]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 c_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][55]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 2.405ns (54.964%)  route 1.971ns (45.036%))
  Logic Levels:           20  (CARRY4=15 LUT2=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.275ns = ( 8.275 - 5.000 ) 
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.598     0.598 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.611     2.209    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.302 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.343     3.645    sys_clk_IBUF_BUFG
    SLICE_X118Y61        FDRE                                         r  c_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y61        FDRE (Prop_fdre_C_Q)         0.259     3.904 r  c_reg[3][6]/Q
                         net (fo=3, routed)           0.551     4.455    c_reg[3][6]
    SLICE_X117Y61        LUT6 (Prop_lut6_I0_O)        0.043     4.498 r  your_instance_name_i_11/O
                         net (fo=1, routed)           0.000     4.498    your_instance_name_i_11_n_0
    SLICE_X117Y61        MUXF7 (Prop_muxf7_I0_O)      0.107     4.605 r  your_instance_name_i_2/O
                         net (fo=120, routed)         0.669     5.274    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X117Y67        LUT4 (Prop_lut4_I0_O)        0.124     5.398 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.398    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppsub.stageN.muxcy0_i_1_n_0
    SLICE_X117Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.665 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.665    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X117Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.718 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.718    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X117Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.771 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.771    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_11
    SLICE_X117Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.824 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[12].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.824    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_15
    SLICE_X117Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.877 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[16].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.877    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_19
    SLICE_X117Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.930 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[20].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.930    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_23
    SLICE_X117Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.983 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[24].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.983    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_27
    SLICE_X117Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.149 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[28].ppsub.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.300     6.449    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[29]
    SLICE_X113Y74        LUT2 (Prop_lut2_I1_O)        0.123     6.572 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_i_3/O
                         net (fo=1, routed)           0.000     6.572    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_i_3_n_0
    SLICE_X113Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.839 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6/CO[3]
                         net (fo=1, routed)           0.007     6.847    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__6_n_0
    SLICE_X113Y75        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.958 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__195_carry__7/O[0]
                         net (fo=1, routed)           0.436     7.394    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[32]
    SLICE_X118Y74        LUT2 (Prop_lut2_I1_O)        0.124     7.518 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_i_2/O
                         net (fo=1, routed)           0.000     7.518    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_i_2_n_0
    SLICE_X118Y74        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.701 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7/CO[3]
                         net (fo=1, routed)           0.007     7.708    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__7_n_0
    SLICE_X118Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.762 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.762    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__8_n_0
    SLICE_X118Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.816 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.816    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__9_n_0
    SLICE_X118Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.870 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.870    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__10_n_0
    SLICE_X118Y78        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.021 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__391_carry__11/O[3]
                         net (fo=1, routed)           0.000     8.021    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[51]
    SLICE_X118Y78        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    L3                                                0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.492     5.492 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.501     6.993    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.076 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.199     8.275    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X118Y78        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][55]/C
                         clock pessimism              0.312     8.587    
                         clock uncertainty           -0.035     8.552    
    SLICE_X118Y78        FDRE (Setup_fdre_C_D)        0.076     8.628    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][55]
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                  0.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TempValue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.651%)  route 0.101ns (50.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.105     0.105 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.702     0.807    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.833 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.610     1.443    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X116Y67        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y67        FDRE (Prop_fdre_C_Q)         0.100     1.543 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/Q
                         net (fo=1, routed)           0.101     1.645    P[3]
    SLICE_X115Y67        FDRE                                         r  TempValue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.770     1.041    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.071 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.808     1.879    sys_clk_IBUF_BUFG
    SLICE_X115Y67        FDRE                                         r  TempValue_reg[3]/C
                         clock pessimism             -0.406     1.473    
    SLICE_X115Y67        FDRE (Hold_fdre_C_D)         0.040     1.513    TempValue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 c_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.132ns (52.687%)  route 0.119ns (47.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.105     0.105 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.702     0.807    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.833 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.612     1.445    sys_clk_IBUF_BUFG
    SLICE_X115Y61        FDRE                                         r  c_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y61        FDRE (Prop_fdre_C_Q)         0.100     1.545 r  c_reg[0][1]/Q
                         net (fo=7, routed)           0.119     1.664    c_reg[0][1]
    SLICE_X114Y61        LUT5 (Prop_lut5_I2_O)        0.032     1.696 r  c[0][4]_i_1/O
                         net (fo=1, routed)           0.000     1.696    p_0_in__0[4]
    SLICE_X114Y61        FDRE                                         r  c_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.770     1.041    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.071 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.814     1.885    sys_clk_IBUF_BUFG
    SLICE_X114Y61        FDRE                                         r  c_reg[0][4]/C
                         clock pessimism             -0.429     1.456    
    SLICE_X114Y61        FDRE (Hold_fdre_C_D)         0.096     1.552    c_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][63]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TempValue_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.520%)  route 0.102ns (46.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.105     0.105 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.702     0.807    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.833 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.608     1.441    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X118Y80        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y80        FDRE (Prop_fdre_C_Q)         0.118     1.559 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][63]/Q
                         net (fo=1, routed)           0.102     1.662    P[63]
    SLICE_X115Y80        FDRE                                         r  TempValue_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.770     1.041    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.071 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.806     1.877    sys_clk_IBUF_BUFG
    SLICE_X115Y80        FDRE                                         r  TempValue_reg[63]/C
                         clock pessimism             -0.406     1.471    
    SLICE_X115Y80        FDRE (Hold_fdre_C_D)         0.043     1.514    TempValue_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 c_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.919%)  route 0.119ns (48.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.105     0.105 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.702     0.807    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.833 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.612     1.445    sys_clk_IBUF_BUFG
    SLICE_X115Y61        FDRE                                         r  c_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y61        FDRE (Prop_fdre_C_Q)         0.100     1.545 r  c_reg[0][1]/Q
                         net (fo=7, routed)           0.119     1.664    c_reg[0][1]
    SLICE_X114Y61        LUT4 (Prop_lut4_I0_O)        0.028     1.692 r  c[0][3]_i_1/O
                         net (fo=1, routed)           0.000     1.692    p_0_in__0[3]
    SLICE_X114Y61        FDRE                                         r  c_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.770     1.041    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.071 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.814     1.885    sys_clk_IBUF_BUFG
    SLICE_X114Y61        FDRE                                         r  c_reg[0][3]/C
                         clock pessimism             -0.429     1.456    
    SLICE_X114Y61        FDRE (Hold_fdre_C_D)         0.087     1.543    c_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 c_reg[1][2]/C
                            (rising edge-triggered cell FDSE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c_reg[1][5]/D
                            (rising edge-triggered cell FDSE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (57.978%)  route 0.093ns (42.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.105     0.105 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.702     0.807    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.833 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.612     1.445    sys_clk_IBUF_BUFG
    SLICE_X117Y63        FDSE                                         r  c_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y63        FDSE (Prop_fdse_C_Q)         0.100     1.545 r  c_reg[1][2]/Q
                         net (fo=6, routed)           0.093     1.638    c_reg[1][2]
    SLICE_X116Y63        LUT6 (Prop_lut6_I3_O)        0.028     1.666 r  c[1][5]_i_1/O
                         net (fo=1, routed)           0.000     1.666    p_0_in__1[5]
    SLICE_X116Y63        FDSE                                         r  c_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.770     1.041    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.071 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.812     1.883    sys_clk_IBUF_BUFG
    SLICE_X116Y63        FDSE                                         r  c_reg[1][5]/C
                         clock pessimism             -0.427     1.456    
    SLICE_X116Y63        FDSE (Hold_fdse_C_D)         0.060     1.516    c_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][61]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TempValue_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.520%)  route 0.102ns (46.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.105     0.105 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.702     0.807    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.833 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.608     1.441    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X118Y80        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y80        FDRE (Prop_fdre_C_Q)         0.118     1.559 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][61]/Q
                         net (fo=1, routed)           0.102     1.662    P[61]
    SLICE_X115Y80        FDRE                                         r  TempValue_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.770     1.041    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.071 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.806     1.877    sys_clk_IBUF_BUFG
    SLICE_X115Y80        FDRE                                         r  TempValue_reg[61]/C
                         clock pessimism             -0.406     1.471    
    SLICE_X115Y80        FDRE (Hold_fdre_C_D)         0.038     1.509    TempValue_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TempValue_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.694%)  route 0.094ns (44.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.105     0.105 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.702     0.807    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.833 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.608     1.441    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X118Y69        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y69        FDRE (Prop_fdre_C_Q)         0.118     1.559 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][19]/Q
                         net (fo=1, routed)           0.094     1.653    P[19]
    SLICE_X117Y69        FDRE                                         r  TempValue_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.770     1.041    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.071 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.807     1.878    sys_clk_IBUF_BUFG
    SLICE_X117Y69        FDRE                                         r  TempValue_reg[19]/C
                         clock pessimism             -0.425     1.453    
    SLICE_X117Y69        FDRE (Hold_fdre_C_D)         0.043     1.496    TempValue_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TempValue_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.694%)  route 0.094ns (44.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.105     0.105 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.702     0.807    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.833 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.607     1.440    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X118Y70        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y70        FDRE (Prop_fdre_C_Q)         0.118     1.558 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][23]/Q
                         net (fo=1, routed)           0.094     1.652    P[23]
    SLICE_X117Y70        FDRE                                         r  TempValue_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.770     1.041    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.071 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.806     1.877    sys_clk_IBUF_BUFG
    SLICE_X117Y70        FDRE                                         r  TempValue_reg[23]/C
                         clock pessimism             -0.425     1.452    
    SLICE_X117Y70        FDRE (Hold_fdre_C_D)         0.043     1.495    TempValue_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TempValue_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.694%)  route 0.094ns (44.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.105     0.105 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.702     0.807    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.833 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.606     1.439    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X118Y78        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y78        FDRE (Prop_fdre_C_Q)         0.118     1.557 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][55]/Q
                         net (fo=1, routed)           0.094     1.651    P[55]
    SLICE_X117Y78        FDRE                                         r  TempValue_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.770     1.041    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.071 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.805     1.876    sys_clk_IBUF_BUFG
    SLICE_X117Y78        FDRE                                         r  TempValue_reg[55]/C
                         clock pessimism             -0.425     1.451    
    SLICE_X117Y78        FDRE (Hold_fdre_C_D)         0.043     1.494    TempValue_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][59]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TempValue_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.694%)  route 0.094ns (44.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.105     0.105 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.702     0.807    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.833 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.607     1.440    your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X118Y79        FDRE                                         r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y79        FDRE (Prop_fdre_C_Q)         0.118     1.558 r  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][59]/Q
                         net (fo=1, routed)           0.094     1.652    P[59]
    SLICE_X117Y79        FDRE                                         r  TempValue_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L3                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.770     1.041    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.071 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.806     1.877    sys_clk_IBUF_BUFG
    SLICE_X117Y79        FDRE                                         r  TempValue_reg[59]/C
                         clock pessimism             -0.425     1.452    
    SLICE_X117Y79        FDRE (Hold_fdre_C_D)         0.043     1.495    TempValue_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         5.000       3.591      BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X119Y69  out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X115Y61  c_reg[0][2]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X114Y61  c_reg[0][4]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X118Y61  c_reg[0][7]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X117Y63  c_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X116Y63  c_reg[1][4]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X117Y62  c_reg[1][7]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X115Y62  c_reg[2][1]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X114Y63  c_reg[2][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X118Y61  c_reg[0][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X116Y61  c_reg[2][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X118Y61  c_reg[3][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X117Y61  c_reg[4][7]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X116Y60  c_reg[6][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X117Y60  c_reg[6][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X117Y61  c_reg[7][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X117Y62  c_reg[1][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X115Y62  c_reg[2][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X119Y62  c_reg[3][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X116Y72  TempValue_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X116Y72  TempValue_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X117Y72  TempValue_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X117Y72  TempValue_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X118Y71  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X118Y71  your_instance_name/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X117Y72  TempValue_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X117Y72  TempValue_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X116Y72  TempValue_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X116Y72  TempValue_reg[31]/C



