VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {DTMF_CHIP}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {slow}
  {PVT Mode} {max}
  {Tree Type} {balanced}
  {Process} {1.000}
  {Voltage} {1.620}
  {Temperature} {125.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v21.15-s110_1 ((64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64))}
  {DATE} {November 20, 2025}
END_BANNER
PATH 1
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/dout_reg_7} {CK}
  ENDPT {DTMF_INST/SPI_INST/dout_reg_7} {D} {SEDFFX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_7} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.185}
    {} {Slack Time} {-1.973}
  END_SLK_CLC
  SLK -1.973
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.973} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.973} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_7} {CK} {^} {Q} {^} {} {SEDFFX1} {0.185} {0.000} {0.085} {} {0.185} {2.158} {} {2} {(653.07, 751.80) (659.01, 752.92)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/spi_sr[7]} {} {0.000} {0.000} {0.085} {0.009} {0.185} {2.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.027} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/dout_reg_0} {CK}
  ENDPT {DTMF_INST/SPI_INST/dout_reg_0} {D} {SEDFFX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_0} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.203}
    {} {Slack Time} {-1.955}
  END_SLK_CLC
  SLK -1.955
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.955} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.955} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_0} {CK} {^} {Q} {^} {} {SEDFFX1} {0.203} {0.000} {0.116} {} {0.203} {2.158} {} {3} {(628.65, 761.88) (634.59, 763.00)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/spi_sr[0]} {} {0.000} {0.000} {0.116} {0.013} {0.203} {2.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.045} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.045} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/dout_reg_4} {CK}
  ENDPT {DTMF_INST/SPI_INST/dout_reg_4} {D} {SEDFFX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_4} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.205}
    {} {Slack Time} {-1.953}
  END_SLK_CLC
  SLK -1.953
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.953} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.953} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_4} {CK} {^} {Q} {^} {} {SEDFFX1} {0.205} {0.000} {0.120} {} {0.205} {2.158} {} {3} {(655.71, 725.48) (661.65, 724.36)} 
    NET {} {} {} {} {} {DTMF_INST/SPCBSCAN_N18} {} {0.000} {0.000} {0.120} {0.014} {0.205} {2.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.047} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.047} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/dout_reg_3} {CK}
  ENDPT {DTMF_INST/SPI_INST/dout_reg_3} {D} {SEDFFX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_3} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.208}
    {} {Slack Time} {-1.950}
  END_SLK_CLC
  SLK -1.950
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.950} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.950} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_3} {CK} {^} {Q} {^} {} {SEDFFX1} {0.208} {0.000} {0.125} {} {0.208} {2.158} {} {3} {(655.05, 731.64) (660.99, 732.76)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/spi_sr[3]} {} {0.000} {0.000} {0.125} {0.015} {0.208} {2.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.050} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.050} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/dout_reg_6} {CK}
  ENDPT {DTMF_INST/SPI_INST/dout_reg_6} {D} {SEDFFX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_6} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.212}
    {} {Slack Time} {-1.946}
  END_SLK_CLC
  SLK -1.946
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.946} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.946} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_6} {CK} {^} {Q} {^} {} {SEDFFX1} {0.212} {0.000} {0.132} {} {0.212} {2.158} {} {3} {(653.73, 745.64) (659.67, 744.52)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/spi_sr[6]} {} {0.000} {0.000} {0.132} {0.016} {0.212} {2.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.054} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/dout_reg_5} {CK}
  ENDPT {DTMF_INST/SPI_INST/dout_reg_5} {D} {SEDFFX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_5} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.212}
    {} {Slack Time} {-1.946}
  END_SLK_CLC
  SLK -1.946
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.946} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.946} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_5} {CK} {^} {Q} {^} {} {SEDFFX1} {0.212} {0.000} {0.133} {} {0.212} {2.158} {} {3} {(655.71, 741.72) (661.65, 742.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/spi_sr[5]} {} {0.000} {0.000} {0.133} {0.016} {0.212} {2.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.054} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/dout_reg_1} {CK}
  ENDPT {DTMF_INST/SPI_INST/dout_reg_1} {D} {SEDFFX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_1} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.214}
    {} {Slack Time} {-1.944}
  END_SLK_CLC
  SLK -1.944
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.944} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.944} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_1} {CK} {^} {Q} {^} {} {SEDFFX1} {0.214} {0.000} {0.136} {} {0.214} {2.158} {} {3} {(649.77, 761.88) (655.71, 763.00)} 
    NET {} {} {} {} {} {DTMF_INST/SPCBSCAN_N19} {} {0.000} {0.000} {0.136} {0.017} {0.214} {2.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.056} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.056} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/dout_reg_2} {CK}
  ENDPT {DTMF_INST/SPI_INST/dout_reg_2} {D} {SEDFFX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_2} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.223}
    {} {Slack Time} {-1.935}
  END_SLK_CLC
  SLK -1.935
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.935} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.935} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_2} {CK} {^} {Q} {^} {} {SEDFFX1} {0.223} {0.000} {0.151} {} {0.223} {2.158} {} {3} {(651.09, 755.72) (657.03, 754.60)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/spi_sr[2]} {} {0.000} {0.000} {0.151} {0.019} {0.223} {2.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.065} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_10} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_10} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_10} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.360}
    {} {Slack Time} {-1.818}
  END_SLK_CLC
  SLK -1.818
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.818} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.818} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_10} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.177} {0.000} {0.147} {} {7.177} {8.995} {} {9} {(1011.45, 660.52) (1022.67, 662.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[10]} {} {0.000} {0.000} {0.147} {0.022} {7.177} {8.995} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1867} {A1} {^} {Y} {v} {} {AOI22X1} {0.033} {0.000} {0.057} {} {7.210} {9.028} {} {1} {(1015.41, 670.60) (1015.41, 670.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2484} {} {0.000} {0.000} {0.057} {0.006} {7.210} {9.028} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7372} {A0} {v} {Y} {^} {} {AOI21X1} {0.083} {0.000} {0.102} {} {7.293} {9.111} {} {1} {(1009.47, 671.72) (1008.81, 671.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5532} {} {0.000} {0.000} {0.102} {0.006} {7.293} {9.111} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7371} {B0} {^} {Y} {v} {} {AOI21X1} {0.029} {0.000} {0.042} {} {7.322} {9.140} {} {1} {(997.59, 671.16) (997.59, 671.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5530} {} {0.000} {0.000} {0.042} {0.005} {7.322} {9.140} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9398} {A} {v} {Y} {^} {} {INVX1} {0.037} {0.000} {0.048} {} {7.360} {9.178} {} {1} {(993.63, 665.00) (994.29, 665.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5982} {} {0.000} {0.000} {0.048} {0.004} {7.360} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.182} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.182} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_10} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_10} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_10} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.375}
    {} {Slack Time} {-1.803}
  END_SLK_CLC
  SLK -1.803
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.803} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.803} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_10} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.178} {0.000} {0.148} {} {7.178} {8.980} {} {10} {(897.93, 685.72) (909.15, 684.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[10]} {} {0.000} {0.000} {0.149} {0.022} {7.178} {8.981} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4899} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.109} {0.000} {0.100} {} {7.287} {9.090} {} {1} {(917.07, 665.00) (919.05, 666.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[10]} {} {0.000} {0.000} {0.100} {0.012} {7.287} {9.090} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7483} {A} {^} {Y} {^} {} {MX2X1} {0.088} {0.000} {0.047} {} {7.375} {9.178} {} {1} {(961.95, 671.16) (961.29, 670.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5626} {} {0.000} {0.000} {0.047} {0.003} {7.375} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.197} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.197} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_0} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_0} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_0} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.377}
    {} {Slack Time} {-1.801}
  END_SLK_CLC
  SLK -1.801
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.801} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.801} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_0} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.198} {0.000} {0.184} {} {7.198} {8.999} {} {6} {(950.73, 564.76) (939.51, 563.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[0]} {} {0.001} {0.000} {0.185} {0.029} {7.199} {9.000} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4849} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.091} {0.000} {0.070} {} {7.290} {9.091} {} {1} {(942.81, 580.44) (944.79, 578.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[0]} {} {0.000} {0.000} {0.070} {0.006} {7.290} {9.091} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7413} {A} {^} {Y} {^} {} {MX2X1} {0.087} {0.000} {0.050} {} {7.377} {9.178} {} {1} {(955.35, 570.36) (954.69, 569.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5566} {} {0.000} {0.000} {0.050} {0.004} {7.377} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.199} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.199} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_8} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_8} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_8} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.378}
    {} {Slack Time} {-1.800}
  END_SLK_CLC
  SLK -1.800
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.800} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.800} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_8} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.179} {0.000} {0.151} {} {7.179} {8.979} {} {10} {(1022.67, 655.48) (1033.89, 653.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[8]} {} {0.000} {0.000} {0.151} {0.023} {7.179} {8.979} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1881} {A1} {^} {Y} {v} {} {AOI22X1} {0.033} {0.000} {0.058} {} {7.212} {9.012} {} {1} {(1019.37, 645.40) (1019.37, 645.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2488} {} {0.000} {0.000} {0.058} {0.006} {7.212} {9.012} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7358} {A0} {v} {Y} {^} {} {AOI21X1} {0.101} {0.000} {0.132} {} {7.313} {9.113} {} {1} {(1021.35, 641.48) (1020.69, 641.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5520} {} {0.000} {0.000} {0.132} {0.010} {7.313} {9.113} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7357} {B0} {^} {Y} {v} {} {AOI21X1} {0.030} {0.000} {0.049} {} {7.344} {9.144} {} {1} {(1000.89, 624.68) (1000.89, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5518} {} {0.000} {0.000} {0.049} {0.006} {7.344} {9.144} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9394} {A} {v} {Y} {^} {} {INVX1} {0.034} {0.000} {0.041} {} {7.378} {9.178} {} {1} {(1005.51, 634.76) (1004.85, 635.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5978} {} {0.000} {0.000} {0.041} {0.003} {7.378} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.200} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.200} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_15} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_15} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_15} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.386}
    {} {Slack Time} {-1.792}
  END_SLK_CLC
  SLK -1.792
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.792} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.792} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_15} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.180} {0.000} {0.153} {} {7.180} {8.972} {} {9} {(951.39, 721.00) (962.61, 722.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[15]} {} {0.000} {0.000} {0.153} {0.023} {7.180} {8.972} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1691} {B0} {^} {Y} {v} {} {AOI222X1} {0.061} {0.000} {0.077} {} {7.241} {9.033} {} {1} {(970.53, 711.48) (973.17, 712.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2426} {} {0.000} {0.000} {0.077} {0.004} {7.241} {9.033} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4924} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.061} {0.000} {0.066} {} {7.302} {9.094} {} {1} {(975.15, 715.96) (976.47, 717.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[15]} {} {0.000} {0.000} {0.066} {0.005} {7.302} {9.094} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7518} {A} {^} {Y} {^} {} {MX2X1} {0.084} {0.000} {0.047} {} {7.386} {9.178} {} {1} {(981.75, 711.48) (981.09, 710.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5656} {} {0.000} {0.000} {0.047} {0.003} {7.386} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.208} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.208} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_0} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.390}
    {} {Slack Time} {-1.788}
  END_SLK_CLC
  SLK -1.788
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.788} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.788} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_0} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.182} {0.000} {0.156} {} {7.182} {8.970} {} {9} {(1025.31, 569.80) (1036.53, 571.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[0]} {} {0.000} {0.000} {0.156} {0.024} {7.182} {8.970} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1936} {B1} {^} {Y} {v} {} {AOI32X1} {0.032} {0.000} {0.058} {} {7.214} {9.002} {} {1} {(1029.93, 590.52) (1029.27, 591.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2503} {} {0.000} {0.000} {0.058} {0.005} {7.214} {9.002} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7302} {A1} {v} {Y} {^} {} {AOI21X1} {0.113} {0.000} {0.135} {} {7.327} {9.115} {} {1} {(1025.97, 590.52) (1024.65, 591.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5472} {} {0.000} {0.000} {0.135} {0.010} {7.327} {9.115} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7301} {B0} {^} {Y} {v} {} {AOI21X1} {0.029} {0.000} {0.048} {} {7.355} {9.143} {} {1} {(994.95, 584.36) (994.95, 583.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5470} {} {0.000} {0.000} {0.048} {0.005} {7.355} {9.144} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9385} {A} {v} {Y} {^} {} {INVX1} {0.034} {0.000} {0.041} {} {7.390} {9.178} {} {1} {(996.27, 590.52) (995.61, 589.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5969} {} {0.000} {0.000} {0.041} {0.003} {7.390} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.212} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.212} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_2} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_2} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_2} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.399}
    {} {Slack Time} {-1.779}
  END_SLK_CLC
  SLK -1.779
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.779} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.779} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_2} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.231} {0.000} {0.242} {} {7.231} {9.010} {} {9} {(936.21, 564.76) (924.99, 563.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[2]} {} {0.001} {0.000} {0.243} {0.039} {7.232} {9.011} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4859} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.082} {0.000} {0.057} {} {7.314} {9.093} {} {1} {(941.49, 584.36) (943.47, 586.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[2]} {} {0.000} {0.000} {0.057} {0.004} {7.314} {9.093} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7427} {A} {^} {Y} {^} {} {MX2X1} {0.085} {0.000} {0.050} {} {7.399} {9.178} {} {1} {(944.79, 584.36) (944.13, 585.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5578} {} {0.000} {0.000} {0.050} {0.004} {7.399} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.221} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.221} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_12} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_12} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_12} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.401}
    {} {Slack Time} {-1.777}
  END_SLK_CLC
  SLK -1.777
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.777} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.777} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_12} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.217} {0.000} {0.218} {} {7.217} {8.994} {} {9} {(913.77, 726.04) (924.99, 724.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[12]} {} {0.002} {0.000} {0.219} {0.035} {7.219} {8.996} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4909} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.094} {0.000} {0.077} {} {7.313} {9.090} {} {1} {(950.73, 695.24) (952.71, 696.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[12]} {} {0.000} {0.000} {0.077} {0.007} {7.313} {9.090} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7497} {A} {^} {Y} {^} {} {MX2X1} {0.088} {0.000} {0.050} {} {7.401} {9.178} {} {1} {(965.25, 681.24) (964.59, 680.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5638} {} {0.000} {0.000} {0.050} {0.004} {7.401} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.223} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.223} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_8} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_8} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_8} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.412}
    {} {Slack Time} {-1.766}
  END_SLK_CLC
  SLK -1.766
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.766} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.766} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_8} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.224} {0.000} {0.230} {} {7.224} {8.989} {} {9} {(901.89, 665.56) (913.11, 663.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[8]} {} {0.001} {0.000} {0.230} {0.037} {7.225} {8.991} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4889} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.100} {0.000} {0.086} {} {7.325} {9.090} {} {1} {(934.23, 661.08) (936.21, 659.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[8]} {} {0.000} {0.000} {0.086} {0.009} {7.325} {9.091} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7469} {A} {^} {Y} {^} {} {MX2X1} {0.087} {0.000} {0.047} {} {7.412} {9.178} {} {1} {(965.25, 654.92) (965.91, 656.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5614} {} {0.000} {0.000} {0.047} {0.003} {7.412} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.234} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.234} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_4} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_4} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_4} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.415}
    {} {Slack Time} {-1.763}
  END_SLK_CLC
  SLK -1.763
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.763} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.763} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_4} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.245} {0.000} {0.269} {} {7.246} {9.008} {} {9} {(948.75, 610.12) (937.53, 611.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[4]} {} {0.001} {0.000} {0.269} {0.044} {7.247} {9.009} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4869} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.086} {0.000} {0.066} {} {7.333} {9.096} {} {1} {(952.05, 620.76) (954.03, 619.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[4]} {} {0.000} {0.000} {0.066} {0.005} {7.333} {9.096} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7441} {A} {^} {Y} {^} {} {MX2X1} {0.082} {0.000} {0.043} {} {7.415} {9.178} {} {1} {(962.61, 614.60) (963.27, 615.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5590} {} {0.000} {0.000} {0.043} {0.003} {7.415} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.237} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.237} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_3} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_3} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_3} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.416}
    {} {Slack Time} {-1.761}
  END_SLK_CLC
  SLK -1.761
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.761} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.761} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_3} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.238} {0.000} {0.255} {} {7.238} {8.999} {} {9} {(948.75, 600.04) (937.53, 601.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[3]} {} {0.000} {0.000} {0.255} {0.041} {7.238} {8.999} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4864} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.095} {0.000} {0.079} {} {7.333} {9.094} {} {1} {(937.53, 604.52) (939.51, 606.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[3]} {} {0.000} {0.000} {0.079} {0.008} {7.333} {9.094} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7434} {A} {^} {Y} {^} {} {MX2X1} {0.083} {0.000} {0.043} {} {7.416} {9.178} {} {1} {(959.31, 600.60) (959.97, 599.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5584} {} {0.000} {0.000} {0.043} {0.003} {7.416} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.239} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.239} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_1} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_1} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_1} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.418}
    {} {Slack Time} {-1.760}
  END_SLK_CLC
  SLK -1.760
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.760} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.760} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_1} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.232} {0.000} {0.245} {} {7.232} {8.992} {} {12} {(921.03, 564.76) (909.81, 563.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[1]} {} {0.001} {0.000} {0.245} {0.039} {7.233} {8.993} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4854} {A1N} {^} {Y} {^} {} {OAI2BB1X1} {0.100} {0.000} {0.076} {} {7.333} {9.093} {} {1} {(938.85, 579.32) (941.49, 578.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[1]} {} {0.000} {0.000} {0.076} {0.007} {7.333} {9.093} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7420} {A} {^} {Y} {^} {} {MX2X1} {0.084} {0.000} {0.045} {} {7.418} {9.178} {} {1} {(959.31, 574.28) (959.97, 575.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5572} {} {0.000} {0.000} {0.045} {0.003} {7.418} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.240} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.240} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_7} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_7} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_7} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.418}
    {} {Slack Time} {-1.760}
  END_SLK_CLC
  SLK -1.760
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.760} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.760} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_7} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.229} {0.000} {0.240} {} {7.229} {8.989} {} {9} {(950.07, 650.44) (938.85, 652.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[7]} {} {0.000} {0.000} {0.240} {0.038} {7.230} {8.990} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4884} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.102} {0.000} {0.090} {} {7.332} {9.092} {} {1} {(938.85, 644.84) (936.87, 646.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[7]} {} {0.000} {0.000} {0.090} {0.010} {7.332} {9.092} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7462} {A} {^} {Y} {^} {} {MX2X1} {0.086} {0.000} {0.044} {} {7.418} {9.177} {} {1} {(960.63, 630.84) (961.29, 629.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5608} {} {0.000} {0.000} {0.044} {0.003} {7.418} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.240} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.240} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_9} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.422}
    {} {Slack Time} {-1.756}
  END_SLK_CLC
  SLK -1.756
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.756} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.756} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_9} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.243} {0.000} {0.265} {} {7.243} {8.999} {} {9} {(949.41, 665.56) (938.19, 663.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[9]} {} {0.001} {0.000} {0.265} {0.043} {7.244} {9.000} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4894} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.090} {0.000} {0.072} {} {7.334} {9.090} {} {1} {(949.41, 661.08) (951.39, 659.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[9]} {} {0.000} {0.000} {0.072} {0.006} {7.334} {9.090} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7476} {A} {^} {Y} {^} {} {MX2X1} {0.088} {0.000} {0.051} {} {7.422} {9.178} {} {1} {(948.75, 644.84) (948.09, 645.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5620} {} {0.000} {0.000} {0.051} {0.004} {7.422} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.244} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.244} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_5} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_5} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_5} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.422}
    {} {Slack Time} {-1.756}
  END_SLK_CLC
  SLK -1.756
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.756} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.756} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_5} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.252} {0.000} {0.280} {} {7.252} {9.008} {} {9} {(948.75, 625.24) (937.53, 623.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[5]} {} {0.001} {0.000} {0.281} {0.046} {7.253} {9.008} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4874} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.087} {0.000} {0.068} {} {7.340} {9.095} {} {1} {(944.13, 604.52) (946.11, 606.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[5]} {} {0.000} {0.000} {0.068} {0.006} {7.340} {9.095} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7448} {A} {^} {Y} {^} {} {MX2X1} {0.082} {0.000} {0.043} {} {7.422} {9.178} {} {1} {(950.73, 600.60) (950.07, 599.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5596} {} {0.000} {0.000} {0.043} {0.003} {7.422} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.244} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.244} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_13} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_13} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_13} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.422}
    {} {Slack Time} {-1.756}
  END_SLK_CLC
  SLK -1.756
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.756} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.756} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_13} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.249} {0.000} {0.275} {} {7.249} {9.005} {} {9} {(965.25, 721.00) (976.47, 722.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[13]} {} {0.002} {0.000} {0.276} {0.045} {7.251} {9.006} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4914} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.085} {0.000} {0.064} {} {7.336} {9.091} {} {1} {(961.29, 701.40) (963.27, 699.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[13]} {} {0.000} {0.000} {0.064} {0.005} {7.336} {9.091} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7504} {A} {^} {Y} {^} {} {MX2X1} {0.086} {0.000} {0.051} {} {7.422} {9.178} {} {1} {(968.55, 705.32) (967.89, 706.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5644} {} {0.000} {0.000} {0.051} {0.004} {7.422} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.244} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.244} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_6} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_6} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_6} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.425}
    {} {Slack Time} {-1.753}
  END_SLK_CLC
  SLK -1.753
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.753} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.753} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_6} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.260} {0.000} {0.295} {} {7.260} {9.013} {} {9} {(950.07, 640.36) (938.85, 642.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[6]} {} {0.001} {0.000} {0.295} {0.048} {7.261} {9.013} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4879} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.081} {0.000} {0.059} {} {7.342} {9.095} {} {1} {(947.43, 630.84) (949.41, 629.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[6]} {} {0.000} {0.000} {0.060} {0.004} {7.342} {9.095} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7455} {A} {^} {Y} {^} {} {MX2X1} {0.082} {0.000} {0.046} {} {7.425} {9.177} {} {1} {(952.05, 630.84) (951.39, 629.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5602} {} {0.000} {0.000} {0.046} {0.003} {7.425} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.247} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.247} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_14} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_14} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_14} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.425}
    {} {Slack Time} {-1.752}
  END_SLK_CLC
  SLK -1.752
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.752} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.752} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_14} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.261} {0.000} {0.297} {} {7.261} {9.013} {} {9} {(981.75, 731.08) (970.53, 732.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[14]} {} {0.002} {0.000} {0.298} {0.049} {7.263} {9.016} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4919} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.081} {0.000} {0.058} {} {7.344} {9.096} {} {1} {(963.27, 695.24) (965.25, 696.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[14]} {} {0.000} {0.000} {0.058} {0.004} {7.344} {9.096} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7511} {A} {^} {Y} {^} {} {MX2X1} {0.081} {0.000} {0.044} {} {7.425} {9.178} {} {1} {(967.23, 695.24) (966.57, 696.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5650} {} {0.000} {0.000} {0.044} {0.003} {7.425} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.248} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.248} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_2} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_2} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_2} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.426}
    {} {Slack Time} {-1.751}
  END_SLK_CLC
  SLK -1.751
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.751} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.751} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_2} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.228} {0.000} {0.238} {} {7.228} {8.979} {} {9} {(1012.11, 595.00) (1000.89, 593.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[2]} {} {0.001} {0.000} {0.238} {0.038} {7.229} {8.981} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1923} {A0} {^} {Y} {v} {} {AOI22X1} {0.034} {0.000} {0.076} {} {7.263} {9.014} {} {1} {(1016.73, 594.44) (1017.39, 595.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2500} {} {0.000} {0.000} {0.076} {0.006} {7.263} {9.015} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7316} {A0} {v} {Y} {^} {} {AOI21X1} {0.101} {0.000} {0.128} {} {7.364} {9.115} {} {1} {(1014.75, 591.08) (1014.09, 591.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5484} {} {0.000} {0.000} {0.128} {0.009} {7.364} {9.115} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7315} {B0} {^} {Y} {v} {} {AOI21X1} {0.028} {0.000} {0.046} {} {7.392} {9.143} {} {1} {(988.35, 584.36) (988.35, 583.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5482} {} {0.000} {0.000} {0.046} {0.005} {7.392} {9.143} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9387} {A} {v} {Y} {^} {} {INVX1} {0.034} {0.000} {0.042} {} {7.426} {9.178} {} {1} {(988.35, 574.28) (989.01, 574.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5971} {} {0.000} {0.000} {0.042} {0.003} {7.426} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.249} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.249} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_14} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_14} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_14} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.430}
    {} {Slack Time} {-1.747}
  END_SLK_CLC
  SLK -1.747
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.747} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.747} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_14} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.254} {0.000} {0.284} {} {7.254} {9.002} {} {9} {(1020.69, 731.08) (1009.47, 732.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[14]} {} {0.001} {0.000} {0.285} {0.046} {7.255} {9.003} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1839} {A0} {^} {Y} {v} {} {AOI22X1} {0.034} {0.000} {0.086} {} {7.289} {9.036} {} {1} {(1016.07, 711.48) (1015.41, 710.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2476} {} {0.000} {0.000} {0.086} {0.006} {7.289} {9.037} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7400} {A0} {v} {Y} {^} {} {AOI21X1} {0.082} {0.000} {0.094} {} {7.371} {9.118} {} {1} {(1011.45, 704.76) (1010.79, 704.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5556} {} {0.000} {0.000} {0.094} {0.005} {7.371} {9.118} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7399} {B0} {^} {Y} {v} {} {AOI21X1} {0.027} {0.000} {0.039} {} {7.398} {9.145} {} {1} {(1008.81, 701.40) (1008.81, 701.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5554} {} {0.000} {0.000} {0.039} {0.004} {7.398} {9.145} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9405} {A} {v} {Y} {^} {} {INVX1} {0.032} {0.000} {0.041} {} {7.430} {9.177} {} {1} {(1008.15, 705.32) (1007.49, 705.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5989} {} {0.000} {0.000} {0.041} {0.003} {7.430} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.253} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_12} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_12} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_12} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.434}
    {} {Slack Time} {-1.744}
  END_SLK_CLC
  SLK -1.744
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.744} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.744} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_12} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.185} {0.000} {0.160} {} {7.185} {8.929} {} {9} {(1031.91, 726.04) (1043.13, 724.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[12]} {} {0.000} {0.000} {0.160} {0.024} {7.185} {8.929} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1853} {A1} {^} {Y} {v} {} {AOI22X1} {0.033} {0.000} {0.060} {} {7.218} {8.962} {} {1} {(1037.19, 715.96) (1037.19, 716.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2480} {} {0.000} {0.000} {0.060} {0.006} {7.218} {8.962} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7386} {A0} {v} {Y} {^} {} {AOI21X1} {0.141} {0.000} {0.184} {} {7.359} {9.103} {} {1} {(1033.23, 712.04) (1032.57, 712.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5544} {} {0.001} {0.000} {0.184} {0.018} {7.360} {9.104} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7385} {B0} {^} {Y} {v} {} {AOI21X1} {0.028} {0.000} {0.057} {} {7.388} {9.132} {} {1} {(991.65, 665.00) (991.65, 664.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5542} {} {0.000} {0.000} {0.057} {0.005} {7.388} {9.132} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9401} {A} {v} {Y} {^} {} {INVX1} {0.046} {0.000} {0.059} {} {7.434} {9.178} {} {1} {(985.05, 665.00) (985.71, 665.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5985} {} {0.000} {0.000} {0.059} {0.006} {7.434} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.256} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.256} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_11} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_11} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_11} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.073}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.177}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.434}
    {} {Slack Time} {-1.743}
  END_SLK_CLC
  SLK -1.743
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.743} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.743} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_11} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.248} {0.000} {0.273} {} {7.248} {8.991} {} {9} {(1009.47, 690.76) (998.25, 692.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[11]} {} {0.002} {0.000} {0.273} {0.044} {7.250} {8.993} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1860} {A0} {^} {Y} {v} {} {AOI22X1} {0.031} {0.000} {0.081} {} {7.280} {9.023} {} {1} {(1015.41, 681.24) (1014.75, 680.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2482} {} {0.000} {0.000} {0.081} {0.005} {7.280} {9.023} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7379} {A0} {v} {Y} {^} {} {AOI21X1} {0.095} {0.000} {0.119} {} {7.376} {9.119} {} {1} {(1012.77, 681.80) (1012.11, 681.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5538} {} {0.000} {0.000} {0.119} {0.008} {7.376} {9.119} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7378} {B0} {^} {Y} {v} {} {AOI21X1} {0.027} {0.000} {0.043} {} {7.403} {9.146} {} {1} {(1003.53, 665.00) (1003.53, 664.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5536} {} {0.000} {0.000} {0.043} {0.004} {7.403} {9.146} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9399} {A} {v} {Y} {^} {} {INVX1} {0.031} {0.000} {0.038} {} {7.434} {9.177} {} {1} {(1000.23, 665.00) (999.57, 665.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5983} {} {0.000} {0.000} {0.038} {0.002} {7.434} {9.177} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.257} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.257} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_3} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_3} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_3} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.442}
    {} {Slack Time} {-1.735}
  END_SLK_CLC
  SLK -1.735
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.735} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.735} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_3} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.254} {0.000} {0.285} {} {7.254} {8.990} {} {9} {(1000.89, 605.08) (1012.11, 603.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[3]} {} {0.001} {0.000} {0.285} {0.046} {7.255} {8.990} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1916} {A0} {^} {Y} {v} {} {AOI22X1} {0.033} {0.000} {0.086} {} {7.288} {9.023} {} {1} {(1016.73, 604.52) (1017.39, 605.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2498} {} {0.000} {0.000} {0.086} {0.006} {7.288} {9.024} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7323} {A0} {v} {Y} {^} {} {AOI21X1} {0.095} {0.000} {0.117} {} {7.383} {9.119} {} {1} {(1022.01, 601.16) (1021.35, 601.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5490} {} {0.000} {0.000} {0.117} {0.008} {7.383} {9.119} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7322} {B0} {^} {Y} {v} {} {AOI21X1} {0.027} {0.000} {0.043} {} {7.411} {9.146} {} {1} {(1000.23, 600.60) (1000.23, 601.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5488} {} {0.000} {0.000} {0.043} {0.004} {7.411} {9.146} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9388} {A} {v} {Y} {^} {} {INVX1} {0.031} {0.000} {0.038} {} {7.442} {9.178} {} {1} {(995.61, 600.60) (994.95, 600.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5972} {} {0.000} {0.000} {0.038} {0.003} {7.442} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.265} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.265} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_11} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_11} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_11} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.445}
    {} {Slack Time} {-1.733}
  END_SLK_CLC
  SLK -1.733
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.733} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.733} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_11} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.238} {0.000} {0.255} {} {7.238} {8.971} {} {9} {(923.67, 721.00) (912.45, 722.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[11]} {} {0.002} {0.000} {0.256} {0.041} {7.240} {8.973} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4904} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.115} {0.000} {0.112} {} {7.354} {9.087} {} {1} {(918.39, 701.40) (920.37, 699.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[11]} {} {0.000} {0.000} {0.112} {0.013} {7.355} {9.088} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7490} {A} {^} {Y} {^} {} {MX2X1} {0.090} {0.000} {0.049} {} {7.445} {9.178} {} {1} {(967.23, 685.16) (966.57, 686.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5632} {} {0.000} {0.000} {0.049} {0.004} {7.445} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.267} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.267} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_13} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_13} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_13} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.445}
    {} {Slack Time} {-1.732}
  END_SLK_CLC
  SLK -1.732
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.732} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.732} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_13} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.245} {0.000} {0.268} {} {7.245} {8.977} {} {9} {(1035.87, 731.08) (1024.65, 732.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[13]} {} {0.001} {0.000} {0.268} {0.043} {7.246} {8.978} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1846} {A0} {^} {Y} {v} {} {AOI22X1} {0.032} {0.000} {0.081} {} {7.278} {9.010} {} {1} {(1025.97, 715.40) (1025.31, 716.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2478} {} {0.000} {0.000} {0.081} {0.006} {7.278} {9.010} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7393} {A0} {v} {Y} {^} {} {AOI21X1} {0.106} {0.000} {0.137} {} {7.384} {9.116} {} {1} {(1026.63, 712.04) (1025.97, 712.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5550} {} {0.000} {0.000} {0.137} {0.010} {7.384} {9.116} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7392} {B0} {^} {Y} {v} {} {AOI21X1} {0.027} {0.000} {0.047} {} {7.411} {9.143} {} {1} {(996.93, 715.40) (996.93, 714.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5548} {} {0.000} {0.000} {0.047} {0.004} {7.411} {9.143} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9403} {A} {v} {Y} {^} {} {INVX1} {0.034} {0.000} {0.042} {} {7.445} {9.178} {} {1} {(994.29, 715.40) (993.63, 715.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5987} {} {0.000} {0.000} {0.042} {0.003} {7.445} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.268} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.268} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_15} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_15} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_15} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.448}
    {} {Slack Time} {-1.730}
  END_SLK_CLC
  SLK -1.730
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.730} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.730} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_15} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.264} {0.000} {0.303} {} {7.264} {8.994} {} {9} {(1027.95, 721.00) (1016.73, 722.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[15]} {} {0.000} {0.000} {0.303} {0.050} {7.265} {8.994} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1832} {A0} {^} {Y} {v} {} {AOI22X1} {0.033} {0.000} {0.090} {} {7.297} {9.027} {} {1} {(1013.43, 721.56) (1012.77, 720.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2474} {} {0.000} {0.000} {0.090} {0.006} {7.298} {9.027} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7407} {A0} {v} {Y} {^} {} {AOI21X1} {0.091} {0.000} {0.109} {} {7.388} {9.118} {} {1} {(1016.73, 714.84) (1016.07, 714.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5562} {} {0.000} {0.000} {0.109} {0.007} {7.389} {9.118} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7406} {B0} {^} {Y} {v} {} {AOI21X1} {0.027} {0.000} {0.042} {} {7.416} {9.145} {} {1} {(1004.85, 711.48) (1004.85, 712.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5560} {} {0.000} {0.000} {0.042} {0.004} {7.416} {9.145} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9407} {A} {v} {Y} {^} {} {INVX1} {0.032} {0.000} {0.040} {} {7.448} {9.178} {} {1} {(1000.89, 711.48) (1001.55, 710.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5991} {} {0.000} {0.000} {0.040} {0.003} {7.448} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.270} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.270} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_9} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_9} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_9} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.463}
    {} {Slack Time} {-1.714}
  END_SLK_CLC
  SLK -1.714
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.714} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.714} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_9} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.246} {0.000} {0.269} {} {7.246} {8.960} {} {9} {(1049.07, 655.48) (1037.85, 653.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[9]} {} {0.000} {0.000} {0.269} {0.044} {7.246} {8.960} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1874} {A0} {^} {Y} {v} {} {AOI22X1} {0.039} {0.000} {0.088} {} {7.285} {9.000} {} {1} {(1045.77, 644.84) (1046.43, 645.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2486} {} {0.000} {0.000} {0.088} {0.008} {7.285} {9.000} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7365} {A0} {v} {Y} {^} {} {AOI21X1} {0.116} {0.000} {0.149} {} {7.401} {9.116} {} {1} {(1051.71, 641.48) (1052.37, 641.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5526} {} {0.000} {0.000} {0.149} {0.012} {7.401} {9.116} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7364} {B0} {^} {Y} {v} {} {AOI21X1} {0.028} {0.000} {0.050} {} {7.429} {9.144} {} {1} {(1009.47, 640.92) (1009.47, 641.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5524} {} {0.000} {0.000} {0.050} {0.005} {7.430} {9.144} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9396} {A} {v} {Y} {^} {} {INVX1} {0.034} {0.000} {0.040} {} {7.463} {9.178} {} {1} {(1004.85, 640.92) (1004.19, 640.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5980} {} {0.000} {0.000} {0.040} {0.003} {7.463} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.286} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.286} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_7} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_7} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_7} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.466}
    {} {Slack Time} {-1.712}
  END_SLK_CLC
  SLK -1.712
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.712} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.712} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_7} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.222} {0.000} {0.227} {} {7.223} {8.934} {} {9} {(1095.27, 650.44) (1084.05, 652.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[7]} {} {0.001} {0.000} {0.228} {0.036} {7.224} {8.935} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1888} {A0} {^} {Y} {v} {} {AOI22X1} {0.033} {0.000} {0.073} {} {7.257} {8.969} {} {1} {(1068.87, 640.92) (1069.53, 639.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2490} {} {0.000} {0.000} {0.073} {0.006} {7.257} {8.969} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7351} {A0} {v} {Y} {^} {} {AOI21X1} {0.147} {0.000} {0.188} {} {7.404} {9.115} {} {1} {(1070.19, 634.20) (1069.53, 634.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5514} {} {0.001} {0.000} {0.188} {0.019} {7.404} {9.116} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7350} {B0} {^} {Y} {v} {} {AOI21X1} {0.026} {0.000} {0.056} {} {7.430} {9.142} {} {1} {(992.97, 624.68) (992.97, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5512} {} {0.000} {0.000} {0.056} {0.004} {7.430} {9.142} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9393} {A} {v} {Y} {^} {} {INVX1} {0.036} {0.000} {0.042} {} {7.466} {9.177} {} {1} {(995.61, 624.68) (996.27, 625.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5977} {} {0.000} {0.000} {0.042} {0.003} {7.466} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.288} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.288} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_4} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_4} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_4} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.467}
    {} {Slack Time} {-1.710}
  END_SLK_CLC
  SLK -1.710
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.710} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.710} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_4} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.222} {0.000} {0.226} {} {7.222} {8.932} {} {9} {(1055.67, 574.84) (1066.89, 573.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[4]} {} {0.001} {0.000} {0.226} {0.036} {7.223} {8.933} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1908} {B0} {^} {Y} {v} {} {AOI32X1} {0.036} {0.000} {0.075} {} {7.259} {8.969} {} {1} {(1074.81, 600.04) (1073.49, 601.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2495} {} {0.000} {0.000} {0.075} {0.006} {7.259} {8.970} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7330} {A1} {v} {Y} {^} {} {AOI21X1} {0.146} {0.000} {0.175} {} {7.405} {9.116} {} {1} {(1070.85, 594.44) (1069.53, 593.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5496} {} {0.001} {0.000} {0.175} {0.017} {7.406} {9.116} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7329} {B0} {^} {Y} {v} {} {AOI21X1} {0.026} {0.000} {0.053} {} {7.432} {9.142} {} {1} {(998.25, 590.52) (998.25, 591.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5494} {} {0.000} {0.000} {0.053} {0.004} {7.432} {9.142} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9389} {A} {v} {Y} {^} {} {INVX1} {0.035} {0.000} {0.042} {} {7.467} {9.178} {} {1} {(996.93, 594.44) (996.27, 595.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5973} {} {0.000} {0.000} {0.042} {0.003} {7.467} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.290} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.290} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_6} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_6} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_6} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.472}
    {} {Slack Time} {-1.705}
  END_SLK_CLC
  SLK -1.705
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.705} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.705} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_6} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.236} {0.000} {0.251} {} {7.236} {8.941} {} {9} {(1089.33, 620.20) (1100.55, 621.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[6]} {} {0.002} {0.000} {0.252} {0.041} {7.238} {8.943} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1895} {A0} {^} {Y} {v} {} {AOI22X1} {0.032} {0.000} {0.077} {} {7.269} {8.975} {} {1} {(1073.49, 624.68) (1072.83, 625.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2492} {} {0.000} {0.000} {0.077} {0.005} {7.269} {8.975} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7344} {A0} {v} {Y} {^} {} {AOI21X1} {0.138} {0.000} {0.177} {} {7.407} {9.113} {} {1} {(1070.19, 624.12) (1069.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5508} {} {0.000} {0.000} {0.177} {0.017} {7.408} {9.113} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7343} {B0} {^} {Y} {v} {} {AOI21X1} {0.028} {0.000} {0.055} {} {7.435} {9.141} {} {1} {(998.25, 624.68) (998.25, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5506} {} {0.000} {0.000} {0.055} {0.005} {7.435} {9.141} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9392} {A} {v} {Y} {^} {} {INVX1} {0.037} {0.000} {0.044} {} {7.472} {9.178} {} {1} {(1004.19, 624.68) (1004.85, 625.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5976} {} {0.000} {0.000} {0.044} {0.003} {7.472} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.295} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.295} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_5} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_5} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_5} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.483}
    {} {Slack Time} {-1.694}
  END_SLK_CLC
  SLK -1.694
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.694} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.694} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_5} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.221} {0.000} {0.225} {} {7.221} {8.916} {} {9} {(1101.87, 605.08) (1090.65, 603.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[5]} {} {0.001} {0.000} {0.225} {0.036} {7.222} {8.916} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1901} {A2} {^} {Y} {v} {} {AOI32X1} {0.049} {0.000} {0.082} {} {7.271} {8.965} {} {1} {(1078.77, 610.68) (1074.81, 611.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2493} {} {0.000} {0.000} {0.082} {0.006} {7.271} {8.965} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7337} {A1} {v} {Y} {^} {} {AOI21X1} {0.150} {0.000} {0.178} {} {7.421} {9.115} {} {1} {(1069.53, 614.60) (1068.21, 614.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5502} {} {0.000} {0.000} {0.178} {0.017} {7.421} {9.116} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7336} {B0} {^} {Y} {v} {} {AOI21X1} {0.026} {0.000} {0.054} {} {7.448} {9.142} {} {1} {(995.61, 614.60) (995.61, 614.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5500} {} {0.000} {0.000} {0.054} {0.004} {7.448} {9.142} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9391} {A} {v} {Y} {^} {} {INVX1} {0.035} {0.000} {0.042} {} {7.483} {9.178} {} {1} {(992.31, 614.60) (991.65, 615.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5975} {} {0.000} {0.000} {0.042} {0.003} {7.483} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.306} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.306} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_1} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_1} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_1} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.495}
    {} {Slack Time} {-1.683}
  END_SLK_CLC
  SLK -1.683
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.683} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.683} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_1} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.280} {0.000} {0.332} {} {7.280} {8.963} {} {12} {(1020.69, 620.20) (1031.91, 621.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[1]} {} {0.001} {0.000} {0.332} {0.055} {7.281} {8.964} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1929} {B1} {^} {Y} {v} {} {AOI32X1} {0.029} {0.000} {0.093} {} {7.310} {8.993} {} {1} {(1027.29, 600.60) (1026.63, 601.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2501} {} {0.000} {0.000} {0.093} {0.007} {7.310} {8.993} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7309} {A1} {v} {Y} {^} {} {AOI21X1} {0.118} {0.000} {0.137} {} {7.428} {9.111} {} {1} {(1027.95, 584.36) (1026.63, 583.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5478} {} {0.000} {0.000} {0.137} {0.010} {7.428} {9.111} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7308} {B0} {^} {Y} {v} {} {AOI21X1} {0.031} {0.000} {0.051} {} {7.460} {9.143} {} {1} {(992.31, 584.36) (992.31, 583.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5476} {} {0.000} {0.000} {0.051} {0.006} {7.460} {9.143} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9386} {A} {v} {Y} {^} {} {INVX1} {0.035} {0.000} {0.042} {} {7.495} {9.178} {} {1} {(986.37, 574.28) (985.71, 574.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5970} {} {0.000} {0.000} {0.042} {0.003} {7.495} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.317} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.317} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/gt_reg} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/gt_reg} {D} {SEDFFX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_15} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.532}
    {} {Slack Time} {-1.626}
  END_SLK_CLC
  SLK -1.626
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.626} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.626} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_15} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.257} {0.000} {0.290} {} {7.257} {8.884} {} {9} {(1003.53, 756.28) (1014.75, 754.60)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[15]} {} {0.002} {0.000} {0.291} {0.047} {7.259} {8.886} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_396} {AN} {^} {Y} {^} {} {NAND2BX1} {0.108} {0.000} {0.122} {} {7.367} {8.994} {} {2} {(1036.53, 737.80) (1035.21, 735.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_1395} {} {0.000} {0.000} {0.122} {0.015} {7.368} {8.994} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1679} {B2} {^} {Y} {v} {} {AOI33X1} {0.066} {0.000} {0.072} {} {7.433} {9.060} {} {1} {(1010.79, 735.56) (1008.15, 736.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2422} {} {0.000} {0.000} {0.072} {0.008} {7.434} {9.060} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4748} {B} {v} {Y} {^} {} {NAND4X1} {0.098} {0.000} {0.126} {} {7.531} {9.158} {} {1} {(1010.13, 715.96) (1010.79, 714.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4172} {} {0.000} {0.000} {0.126} {0.014} {7.532} {9.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.374} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.374} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/clear_flag_reg} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/clear_flag_reg} {SI} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {v} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.078}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.172}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.558}
    {} {Slack Time} {-1.615}
  END_SLK_CLC
  SLK -1.615
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.615} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.615} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {v} {} {SDFFNRX1} {0.366} {0.000} {0.264} {} {7.366} {8.981} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.003} {0.000} {0.264} {0.075} {7.369} {8.984} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4945} {A} {v} {Y} {^} {} {NOR2X1} {0.189} {0.000} {0.223} {} {7.558} {9.172} {} {4} {(1088.01, 721.56) (1087.35, 721.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2527} {} {0.000} {0.000} {0.223} {0.020} {7.558} {9.172} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.385} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.385} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_0} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_0} {D} {SDFFSHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.060}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.190}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.586}
    {} {Slack Time} {-1.604}
  END_SLK_CLC
  SLK -1.604
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.604} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.604} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {^} {} {SDFFNRX1} {0.517} {0.000} {0.489} {} {7.517} {9.121} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.005} {0.000} {0.489} {0.075} {7.522} {9.126} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7618} {A0} {^} {Y} {v} {} {OAI21XL} {0.009} {0.000} {0.080} {} {7.531} {9.136} {} {1} {(1137.51, 695.24) (1138.17, 696.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5740} {} {0.000} {0.000} {0.080} {0.004} {7.532} {9.136} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7617} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.054} {0.000} {0.052} {} {7.586} {9.190} {} {1} {(1140.81, 695.80) (1139.49, 696.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5738} {} {0.000} {0.000} {0.052} {0.003} {7.586} {9.190} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.396} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.396} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_2} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_2} {D} {SDFFSHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.060}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.190}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.588}
    {} {Slack Time} {-1.602}
  END_SLK_CLC
  SLK -1.602
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.602} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.602} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {^} {} {SDFFNRX1} {0.517} {0.000} {0.489} {} {7.517} {9.119} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.005} {0.000} {0.489} {0.075} {7.522} {9.124} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7632} {A0} {^} {Y} {v} {} {OAI21XL} {0.010} {0.000} {0.082} {} {7.532} {9.134} {} {1} {(1140.81, 711.48) (1140.15, 709.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5752} {} {0.000} {0.000} {0.082} {0.004} {7.532} {9.134} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7631} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.056} {0.000} {0.055} {} {7.588} {9.190} {} {1} {(1143.45, 710.92) (1144.77, 709.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5750} {} {0.000} {0.000} {0.055} {0.004} {7.588} {9.190} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.398} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.398} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_5} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_5} {D} {SDFFSHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.060}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.190}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.589}
    {} {Slack Time} {-1.601}
  END_SLK_CLC
  SLK -1.601
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.601} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.601} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {^} {} {SDFFNRX1} {0.517} {0.000} {0.489} {} {7.517} {9.118} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.004} {0.000} {0.489} {0.075} {7.521} {9.122} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7653} {A0} {^} {Y} {v} {} {OAI21XL} {0.011} {0.000} {0.083} {} {7.532} {9.134} {} {1} {(1128.93, 735.56) (1129.59, 737.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5770} {} {0.000} {0.000} {0.083} {0.004} {7.532} {9.134} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7652} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.056} {0.000} {0.054} {} {7.589} {9.190} {} {1} {(1130.25, 731.08) (1131.57, 729.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5768} {} {0.000} {0.000} {0.054} {0.004} {7.589} {9.190} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.399} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.399} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_1} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_1} {D} {SDFFSHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.060}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.190}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.590}
    {} {Slack Time} {-1.599}
  END_SLK_CLC
  SLK -1.599
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.599} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.599} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {^} {} {SDFFNRX1} {0.517} {0.000} {0.489} {} {7.517} {9.116} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.005} {0.000} {0.489} {0.075} {7.522} {9.121} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7625} {A0} {^} {Y} {v} {} {OAI21XL} {0.013} {0.000} {0.083} {} {7.535} {9.134} {} {1} {(1140.81, 705.32) (1141.47, 707.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5746} {} {0.000} {0.000} {0.083} {0.005} {7.535} {9.134} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7624} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.056} {0.000} {0.054} {} {7.590} {9.190} {} {1} {(1143.45, 700.84) (1144.77, 699.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5744} {} {0.000} {0.000} {0.054} {0.003} {7.590} {9.190} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.401} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.401} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_6} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_6} {D} {SDFFSHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.060}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.190}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.591}
    {} {Slack Time} {-1.599}
  END_SLK_CLC
  SLK -1.599
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.599} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.599} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {^} {} {SDFFNRX1} {0.517} {0.000} {0.489} {} {7.517} {9.116} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.004} {0.000} {0.489} {0.075} {7.521} {9.120} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7660} {A0} {^} {Y} {v} {} {OAI21XL} {0.014} {0.000} {0.091} {} {7.535} {9.134} {} {1} {(1115.73, 735.56) (1116.39, 737.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5776} {} {0.000} {0.000} {0.091} {0.005} {7.535} {9.134} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7659} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.055} {0.000} {0.050} {} {7.590} {9.190} {} {1} {(1120.35, 741.16) (1121.67, 740.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5774} {} {0.000} {0.000} {0.050} {0.003} {7.591} {9.190} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.401} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.401} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_3} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_3} {D} {SDFFSHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.060}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.190}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.591}
    {} {Slack Time} {-1.599}
  END_SLK_CLC
  SLK -1.599
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.599} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.599} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {^} {} {SDFFNRX1} {0.517} {0.000} {0.489} {} {7.517} {9.116} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.005} {0.000} {0.489} {0.075} {7.521} {9.120} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7639} {A0} {^} {Y} {v} {} {OAI21XL} {0.010} {0.000} {0.085} {} {7.532} {9.131} {} {1} {(1140.15, 725.48) (1140.81, 727.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5758} {} {0.000} {0.000} {0.085} {0.004} {7.532} {9.131} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7638} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.059} {0.000} {0.059} {} {7.591} {9.190} {} {1} {(1144.11, 726.04) (1145.43, 727.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5756} {} {0.000} {0.000} {0.059} {0.004} {7.591} {9.190} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.401} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.401} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_4} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_4} {D} {SDFFSHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.060}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.190}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.600}
    {} {Slack Time} {-1.590}
  END_SLK_CLC
  SLK -1.590
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.590} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.590} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {^} {} {SDFFNRX1} {0.517} {0.000} {0.489} {} {7.517} {9.107} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.005} {0.000} {0.489} {0.075} {7.522} {9.111} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7646} {A0} {^} {Y} {v} {} {OAI21XL} {0.016} {0.000} {0.092} {} {7.538} {9.128} {} {1} {(1132.89, 725.48) (1133.55, 727.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5764} {} {0.000} {0.000} {0.092} {0.005} {7.538} {9.128} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7645} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.062} {0.000} {0.061} {} {7.600} {9.190} {} {1} {(1136.85, 736.12) (1138.17, 737.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5762} {} {0.000} {0.000} {0.061} {0.005} {7.600} {9.190} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.410} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.410} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_7} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_7} {D} {SDFFSHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.060}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.190}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.606}
    {} {Slack Time} {-1.584}
  END_SLK_CLC
  SLK -1.584
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.584} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.584} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {^} {} {SDFFNRX1} {0.517} {0.000} {0.489} {} {7.517} {9.101} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.004} {0.000} {0.489} {0.075} {7.521} {9.105} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7667} {A1} {^} {Y} {v} {} {OAI21XL} {0.032} {0.000} {0.078} {} {7.553} {9.137} {} {1} {(1113.75, 741.16) (1112.43, 740.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5782} {} {0.000} {0.000} {0.078} {0.005} {7.553} {9.137} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7666} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.053} {0.000} {0.051} {} {7.606} {9.190} {} {1} {(1109.13, 746.20) (1107.81, 747.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5780} {} {0.000} {0.000} {0.051} {0.003} {7.606} {9.190} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.416} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.416} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/present_state_reg_2} {CK}
  ENDPT {DTMF_INST/SPI_INST/present_state_reg_2} {D} {SDFFRHQX1} {v} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.164}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.086}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.515}
    {} {Slack Time} {-1.570}
  END_SLK_CLC
  SLK -1.570
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.570} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.570} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.186} {0.000} {0.115} {} {0.186} {1.756} {} {5} {(627.33, 756.28) (612.15, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[3]} {} {0.000} {0.000} {0.115} {0.026} {0.186} {1.756} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_82315} {AN} {v} {Y} {v} {} {NOR4BX1} {0.186} {0.000} {0.156} {} {0.372} {1.943} {} {8} {(634.59, 745.64) (635.91, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_23} {} {0.001} {0.000} {0.157} {0.042} {0.373} {1.944} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_158} {C} {v} {Y} {v} {} {AND4X1} {0.142} {0.000} {0.043} {} {0.515} {2.086} {} {1} {(630.63, 736.12) (632.61, 735.00)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_46} {} {0.000} {0.000} {0.043} {0.004} {0.515} {2.086} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.430} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.430} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/state_reg_0} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/state_reg_0} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {v} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.609}
    {} {Slack Time} {-1.569}
  END_SLK_CLC
  SLK -1.569
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.569} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.569} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {v} {} {SDFFNRX1} {0.366} {0.000} {0.264} {} {7.366} {8.935} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.005} {0.000} {0.265} {0.075} {7.372} {8.940} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1821} {A} {v} {Y} {^} {} {NOR3X1} {0.129} {0.000} {0.132} {} {7.501} {9.070} {} {1} {(1109.79, 696.36) (1109.79, 694.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_1932} {} {0.000} {0.000} {0.132} {0.005} {7.501} {9.070} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1823} {B0} {^} {Y} {v} {} {AOI21X1} {0.033} {0.000} {0.051} {} {7.534} {9.103} {} {1} {(1109.13, 691.32) (1109.13, 691.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2470} {} {0.000} {0.000} {0.051} {0.006} {7.534} {9.103} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_321} {D} {v} {Y} {^} {} {NAND4BBX1} {0.075} {0.000} {0.070} {} {7.609} {9.178} {} {1} {(1107.81, 681.24) (1104.51, 681.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_548[0]} {} {0.000} {0.000} {0.070} {0.004} {7.609} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.431} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.431} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/present_state_reg_0} {CK}
  ENDPT {DTMF_INST/SPI_INST/present_state_reg_0} {D} {SDFFSHQX1} {v} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.213}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.037}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.493}
    {} {Slack Time} {-1.544}
  END_SLK_CLC
  SLK -1.544
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.544} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.544} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.186} {0.000} {0.115} {} {0.186} {1.730} {} {5} {(627.33, 756.28) (612.15, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[3]} {} {0.000} {0.000} {0.115} {0.026} {0.186} {1.730} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_82315} {AN} {v} {Y} {v} {} {NOR4BX1} {0.186} {0.000} {0.156} {} {0.372} {1.917} {} {8} {(634.59, 745.64) (635.91, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_23} {} {0.001} {0.000} {0.157} {0.042} {0.374} {1.918} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_19} {A} {v} {Y} {^} {} {NAND2X1} {0.065} {0.000} {0.062} {} {0.439} {1.983} {} {1} {(620.07, 736.12) (620.07, 736.68)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_26} {} {0.000} {0.000} {0.062} {0.004} {0.439} {1.983} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_160} {D} {^} {Y} {v} {} {NAND4BXL} {0.054} {0.000} {0.066} {} {0.493} {2.037} {} {1} {(618.75, 735.56) (618.09, 737.24)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/nbus_470[0]} {} {0.000} {0.000} {0.066} {0.004} {0.493} {2.037} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.456} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.456} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_reg_2} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_reg_2} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {v} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.652}
    {} {Slack Time} {-1.525}
  END_SLK_CLC
  SLK -1.525
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.525} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.525} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {v} {} {SDFFNRX1} {0.366} {0.000} {0.264} {} {7.366} {8.892} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.003} {0.000} {0.264} {0.075} {7.369} {8.894} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4945} {A} {v} {Y} {^} {} {NOR2X1} {0.189} {0.000} {0.223} {} {7.558} {9.083} {} {4} {(1088.01, 721.56) (1087.35, 721.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2527} {} {0.000} {0.000} {0.223} {0.020} {7.558} {9.083} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7273} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.047} {} {7.652} {9.178} {} {1} {(1093.58, 700.42) (1097.25, 700.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5446} {} {0.000} {0.000} {0.047} {0.003} {7.652} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.475} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.475} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_reg_2} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_reg_2} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {v} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.655}
    {} {Slack Time} {-1.523}
  END_SLK_CLC
  SLK -1.523
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.523} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.523} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {v} {} {SDFFNRX1} {0.366} {0.000} {0.264} {} {7.366} {8.889} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.003} {0.000} {0.264} {0.075} {7.369} {8.892} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4945} {A} {v} {Y} {^} {} {NOR2X1} {0.189} {0.000} {0.223} {} {7.558} {9.081} {} {4} {(1088.01, 721.56) (1087.35, 721.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2527} {} {0.000} {0.000} {0.223} {0.020} {7.558} {9.081} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7294} {B} {^} {Y} {^} {} {MX2X1} {0.097} {0.000} {0.050} {} {7.655} {9.178} {} {1} {(1094.24, 710.50) (1097.91, 710.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5464} {} {0.000} {0.000} {0.050} {0.004} {7.655} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.477} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.477} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/gt_reg} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/gt_reg} {E} {SEDFFX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {v} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.100}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.150}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.723}
    {} {Slack Time} {-1.427}
  END_SLK_CLC
  SLK -1.427
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {8.427} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {8.427} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {v} {} {SDFFNRX1} {0.366} {0.000} {0.264} {} {7.366} {8.793} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.003} {0.000} {0.264} {0.075} {7.369} {8.796} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4945} {A} {v} {Y} {^} {} {NOR2X1} {0.189} {0.000} {0.223} {} {7.558} {8.984} {} {4} {(1088.01, 721.56) (1087.35, 721.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2527} {} {0.000} {0.000} {0.223} {0.020} {7.558} {8.984} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1043} {D} {^} {Y} {v} {} {NOR4BX1} {0.057} {0.000} {0.050} {} {7.615} {9.042} {} {1} {(1086.03, 696.36) (1085.37, 694.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2109} {} {0.000} {0.000} {0.050} {0.005} {7.615} {9.042} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_5187} {A1} {v} {Y} {^} {} {AOI21X1} {0.108} {0.000} {0.112} {} {7.723} {9.149} {} {1} {(1082.73, 691.32) (1081.41, 691.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2518} {} {0.000} {0.000} {0.112} {0.009} {7.723} {9.150} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.573} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.573} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_6} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_6} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {Q[6]} {ram_128x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.990}
    {} {Slack Time} {-1.188}
  END_SLK_CLC
  SLK -1.188
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_152} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.188} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_ram_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.188} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {CLK} {^} {Q[6]} {^} {} {ram_128x16A} {0.738} {0.000} {0.043} {} {0.738} {1.926} {} {16} {(912.50, 816.64) (805.91, 816.64)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_128x16_TEST_INST/ramout[6]} {} {0.000} {0.000} {0.043} {0.028} {0.738} {1.926} {} {} {} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/i_9} {A} {^} {Y} {^} {} {MX2X1} {0.086} {0.000} {0.055} {} {0.824} {2.012} {} {1} {(808.83, 771.96) (809.49, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/mem_data[6]} {} {0.000} {0.000} {0.055} {0.005} {0.824} {2.012} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_9} {A} {^} {Y} {^} {} {MX2X1} {0.086} {0.000} {0.052} {} {0.910} {2.098} {} {1} {(810.15, 761.88) (810.81, 760.76)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[6]} {} {0.000} {0.000} {0.052} {0.004} {0.910} {2.098} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6187} {B} {^} {Y} {^} {} {MX2X1} {0.080} {0.000} {0.043} {} {0.990} {2.178} {} {1} {(816.46, 760.90) (812.79, 760.76)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4570} {} {0.000} {0.000} {0.043} {0.003} {0.990} {2.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.812} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.812} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_2} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_2} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {Q[2]} {ram_128x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.990}
    {} {Slack Time} {-1.187}
  END_SLK_CLC
  SLK -1.187
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_152} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.187} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_ram_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.187} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {CLK} {^} {Q[2]} {^} {} {ram_128x16A} {0.738} {0.000} {0.043} {} {0.738} {1.925} {} {16} {(912.50, 816.64) (684.55, 816.64)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_128x16_TEST_INST/ramout[2]} {} {0.000} {0.000} {0.043} {0.028} {0.738} {1.925} {} {} {} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/i_13} {A} {^} {Y} {^} {} {MX2X1} {0.084} {0.000} {0.053} {} {0.822} {2.010} {} {1} {(686.07, 771.96) (685.41, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/mem_data[2]} {} {0.000} {0.000} {0.053} {0.004} {0.823} {2.010} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_13} {A} {^} {Y} {^} {} {MX2X1} {0.084} {0.000} {0.049} {} {0.907} {2.094} {} {1} {(684.09, 765.80) (684.75, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[2]} {} {0.000} {0.000} {0.049} {0.004} {0.907} {2.094} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6159} {B} {^} {Y} {^} {} {MX2X1} {0.083} {0.000} {0.050} {} {0.990} {2.178} {} {1} {(687.68, 766.78) (691.35, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4546} {} {0.000} {0.000} {0.050} {0.004} {0.990} {2.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.813} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.813} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_3} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_3} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {Q[3]} {ram_128x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.993}
    {} {Slack Time} {-1.185}
  END_SLK_CLC
  SLK -1.185
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_152} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.185} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_ram_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.185} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {CLK} {^} {Q[3]} {^} {} {ram_128x16A} {0.738} {0.000} {0.043} {} {0.738} {1.923} {} {16} {(912.50, 816.64) (705.93, 816.64)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_128x16_TEST_INST/ramout[3]} {} {0.000} {0.000} {0.043} {0.028} {0.738} {1.923} {} {} {} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/i_12} {A} {^} {Y} {^} {} {MX2X1} {0.085} {0.000} {0.055} {} {0.823} {2.008} {} {1} {(703.89, 771.96) (703.23, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/mem_data[3]} {} {0.000} {0.000} {0.055} {0.005} {0.823} {2.008} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_12} {A} {^} {Y} {^} {} {MX2X1} {0.087} {0.000} {0.053} {} {0.910} {2.095} {} {1} {(700.59, 765.80) (699.93, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[3]} {} {0.000} {0.000} {0.053} {0.004} {0.910} {2.095} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6166} {B} {^} {Y} {^} {} {MX2X1} {0.082} {0.000} {0.048} {} {0.992} {2.178} {} {1} {(697.00, 766.78) (693.33, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4552} {} {0.000} {0.000} {0.048} {0.004} {0.993} {2.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.815} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.815} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_7} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_7} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {Q[7]} {ram_128x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.994}
    {} {Slack Time} {-1.184}
  END_SLK_CLC
  SLK -1.184
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_152} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.184} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_ram_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.184} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {CLK} {^} {Q[7]} {^} {} {ram_128x16A} {0.738} {0.000} {0.043} {} {0.738} {1.921} {} {16} {(912.50, 816.64) (827.29, 816.64)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_128x16_TEST_INST/ramout[7]} {} {0.000} {0.000} {0.043} {0.028} {0.738} {1.922} {} {} {} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/i_8} {A} {^} {Y} {^} {} {MX2X1} {0.085} {0.000} {0.054} {} {0.823} {2.007} {} {1} {(829.29, 771.96) (829.95, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/mem_data[7]} {} {0.000} {0.000} {0.054} {0.004} {0.823} {2.007} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_8} {A} {^} {Y} {^} {} {MX2X1} {0.088} {0.000} {0.054} {} {0.911} {2.094} {} {1} {(832.59, 765.80) (831.93, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[7]} {} {0.000} {0.000} {0.054} {0.005} {0.911} {2.094} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6194} {B} {^} {Y} {^} {} {MX2X1} {0.083} {0.000} {0.049} {} {0.994} {2.178} {} {1} {(838.16, 766.78) (841.83, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4576} {} {0.000} {0.000} {0.049} {0.004} {0.994} {2.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.816} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.816} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_8} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_8} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {Q[8]} {ram_128x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.995}
    {} {Slack Time} {-1.182}
  END_SLK_CLC
  SLK -1.182
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_152} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.182} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_ram_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.182} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {CLK} {^} {Q[8]} {^} {} {ram_128x16A} {0.738} {0.000} {0.044} {} {0.738} {1.921} {} {16} {(912.50, 816.64) (932.81, 816.64)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_128x16_TEST_INST/ramout[8]} {} {0.000} {0.000} {0.044} {0.029} {0.738} {1.921} {} {} {} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/i_7} {A} {^} {Y} {^} {} {MX2X1} {0.087} {0.000} {0.058} {} {0.826} {2.008} {} {1} {(926.31, 765.80) (925.65, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/mem_data[8]} {} {0.000} {0.000} {0.058} {0.005} {0.826} {2.008} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_7} {A} {^} {Y} {^} {} {MX2X1} {0.088} {0.000} {0.054} {} {0.913} {2.096} {} {1} {(924.33, 755.72) (924.99, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[8]} {} {0.000} {0.000} {0.054} {0.005} {0.914} {2.096} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6201} {B} {^} {Y} {^} {} {MX2X1} {0.082} {0.000} {0.047} {} {0.995} {2.178} {} {1} {(920.08, 760.90) (916.41, 760.76)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4582} {} {0.000} {0.000} {0.047} {0.003} {0.995} {2.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.818} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.818} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_4} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_4} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {Q[4]} {ram_128x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.999}
    {} {Slack Time} {-1.179}
  END_SLK_CLC
  SLK -1.179
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_152} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.179} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_ram_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.179} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {CLK} {^} {Q[4]} {^} {} {ram_128x16A} {0.738} {0.000} {0.043} {} {0.738} {1.917} {} {16} {(912.50, 816.64) (745.23, 816.64)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_128x16_TEST_INST/ramout[4]} {} {0.000} {0.000} {0.043} {0.029} {0.738} {1.917} {} {} {} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/i_11} {A} {^} {Y} {^} {} {MX2X1} {0.084} {0.000} {0.053} {} {0.822} {2.001} {} {1} {(752.07, 771.96) (752.73, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/mem_data[4]} {} {0.000} {0.000} {0.053} {0.004} {0.822} {2.001} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_11} {A} {^} {Y} {^} {} {MX2X1} {0.089} {0.000} {0.058} {} {0.912} {2.091} {} {1} {(752.07, 765.80) (752.73, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[4]} {} {0.000} {0.000} {0.058} {0.005} {0.912} {2.091} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6173} {B} {^} {Y} {^} {} {MX2X1} {0.087} {0.000} {0.054} {} {0.999} {2.178} {} {1} {(760.28, 760.90) (763.95, 760.76)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4558} {} {0.000} {0.000} {0.054} {0.005} {0.999} {2.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.821} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.821} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_5} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_5} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {Q[5]} {ram_128x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.999}
    {} {Slack Time} {-1.178}
  END_SLK_CLC
  SLK -1.178
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_152} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.178} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_ram_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.178} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {CLK} {^} {Q[5]} {^} {} {ram_128x16A} {0.738} {0.000} {0.043} {} {0.738} {1.916} {} {16} {(912.50, 816.64) (766.61, 816.64)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_128x16_TEST_INST/ramout[5]} {} {0.000} {0.000} {0.043} {0.028} {0.738} {1.916} {} {} {} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/i_10} {A} {^} {Y} {^} {} {MX2X1} {0.088} {0.000} {0.059} {} {0.826} {2.004} {} {1} {(769.89, 771.96) (769.23, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/mem_data[5]} {} {0.000} {0.000} {0.059} {0.005} {0.826} {2.004} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_10} {A} {^} {Y} {^} {} {MX2X1} {0.088} {0.000} {0.054} {} {0.914} {2.092} {} {1} {(779.79, 771.96) (780.45, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[5]} {} {0.000} {0.000} {0.054} {0.005} {0.914} {2.092} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6180} {B} {^} {Y} {^} {} {MX2X1} {0.085} {0.000} {0.052} {} {0.999} {2.178} {} {1} {(786.76, 770.98) (783.09, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4564} {} {0.000} {0.000} {0.052} {0.004} {0.999} {2.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.822} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.822} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_9} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_9} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {Q[9]} {ram_128x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.002}
    {} {Slack Time} {-1.175}
  END_SLK_CLC
  SLK -1.175
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_152} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.175} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_ram_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.175} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {CLK} {^} {Q[9]} {^} {} {ram_128x16A} {0.738} {0.000} {0.043} {} {0.738} {1.913} {} {16} {(912.50, 816.64) (954.19, 816.64)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_128x16_TEST_INST/ramout[9]} {} {0.000} {0.000} {0.043} {0.029} {0.738} {1.914} {} {} {} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/i_6} {A} {^} {Y} {^} {} {MX2X1} {0.084} {0.000} {0.053} {} {0.823} {1.998} {} {1} {(957.33, 765.80) (956.67, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/mem_data[9]} {} {0.000} {0.000} {0.053} {0.004} {0.823} {1.998} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_6} {A} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.063} {} {0.915} {2.091} {} {1} {(953.37, 765.80) (954.03, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[9]} {} {0.000} {0.000} {0.063} {0.006} {0.915} {2.091} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6208} {B} {^} {Y} {^} {} {MX2X1} {0.087} {0.000} {0.053} {} {1.002} {2.178} {} {1} {(942.44, 760.90) (946.11, 760.76)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4588} {} {0.000} {0.000} {0.053} {0.004} {1.002} {2.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.825} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.825} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_1} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_1} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {Q[1]} {ram_128x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.006}
    {} {Slack Time} {-1.172}
  END_SLK_CLC
  SLK -1.172
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_152} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.172} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_ram_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.172} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {CLK} {^} {Q[1]} {^} {} {ram_128x16A} {0.738} {0.000} {0.043} {} {0.738} {1.910} {} {16} {(912.50, 816.64) (645.25, 816.64)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_128x16_TEST_INST/ramout[1]} {} {0.000} {0.000} {0.043} {0.028} {0.738} {1.910} {} {} {} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/i_14} {A} {^} {Y} {^} {} {MX2X1} {0.090} {0.000} {0.062} {} {0.828} {2.000} {} {1} {(649.77, 771.96) (650.43, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/mem_data[1]} {} {0.000} {0.000} {0.062} {0.006} {0.828} {2.000} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_14} {A} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.066} {} {0.924} {2.096} {} {1} {(657.03, 765.80) (657.69, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[1]} {} {0.000} {0.000} {0.066} {0.007} {0.924} {2.096} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6152} {B} {^} {Y} {^} {} {MX2X1} {0.082} {0.000} {0.043} {} {1.006} {2.177} {} {1} {(670.60, 770.98) (666.93, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4540} {} {0.000} {0.000} {0.043} {0.003} {1.006} {2.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.828} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.828} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_10} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_10} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {Q[10]} {ram_128x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.016}
    {} {Slack Time} {-1.161}
  END_SLK_CLC
  SLK -1.161
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_152} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.161} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_ram_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.161} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {CLK} {^} {Q[10]} {^} {} {ram_128x16A} {0.738} {0.000} {0.044} {} {0.738} {1.900} {} {16} {(912.50, 816.64) (993.49, 816.64)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_128x16_TEST_INST/ramout[10]} {} {0.000} {0.000} {0.044} {0.030} {0.739} {1.900} {} {} {} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/i_5} {A} {^} {Y} {^} {} {MX2X1} {0.086} {0.000} {0.056} {} {0.825} {1.986} {} {1} {(980.43, 765.80) (979.77, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/mem_data[10]} {} {0.000} {0.000} {0.056} {0.005} {0.825} {1.986} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_5} {A} {^} {Y} {^} {} {MX2X1} {0.105} {0.000} {0.083} {} {0.930} {2.091} {} {1} {(973.17, 765.80) (972.51, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[10]} {} {0.000} {0.000} {0.083} {0.010} {0.930} {2.092} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6215} {B} {^} {Y} {^} {} {MX2X1} {0.086} {0.000} {0.047} {} {1.016} {2.177} {} {1} {(937.24, 770.98) (933.57, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4594} {} {0.000} {0.000} {0.047} {0.004} {1.016} {2.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.839} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.839} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_0} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_0} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {Q[0]} {ram_128x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.023}
    {} {Slack Time} {-1.155}
  END_SLK_CLC
  SLK -1.155
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_152} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.155} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_ram_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.155} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {CLK} {^} {Q[0]} {^} {} {ram_128x16A} {0.738} {0.000} {0.043} {} {0.738} {1.893} {} {16} {(912.50, 816.64) (623.67, 816.64)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_128x16_TEST_INST/ramout[0]} {} {0.000} {0.000} {0.043} {0.028} {0.738} {1.893} {} {} {} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/i_15} {A} {^} {Y} {^} {} {MX2X1} {0.087} {0.000} {0.058} {} {0.825} {1.980} {} {1} {(625.35, 771.96) (624.69, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/mem_data[0]} {} {0.000} {0.000} {0.058} {0.005} {0.825} {1.980} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_15} {A} {^} {Y} {^} {} {MX2X1} {0.104} {0.000} {0.081} {} {0.929} {2.084} {} {1} {(632.61, 771.96) (631.95, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[0]} {} {0.000} {0.000} {0.081} {0.009} {0.929} {2.084} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6145} {B} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.060} {} {1.023} {2.178} {} {1} {(663.34, 770.98) (659.67, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4534} {} {0.000} {0.000} {0.060} {0.006} {1.023} {2.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.845} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.845} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_11} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_11} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {Q[11]} {ram_128x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.054}
    {} {Slack Time} {-1.123}
  END_SLK_CLC
  SLK -1.123
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_152} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.123} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_ram_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.123} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {CLK} {^} {Q[11]} {^} {} {ram_128x16A} {0.738} {0.000} {0.043} {} {0.738} {1.861} {} {16} {(912.50, 816.64) (1014.87, 816.64)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_128x16_TEST_INST/ramout[11]} {} {0.000} {0.000} {0.043} {0.028} {0.738} {1.861} {} {} {} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/i_4} {A} {^} {Y} {^} {} {MX2X1} {0.090} {0.000} {0.063} {} {0.828} {1.951} {} {1} {(1014.75, 765.80) (1014.09, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/mem_data[11]} {} {0.000} {0.000} {0.063} {0.006} {0.828} {1.951} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_4} {A} {^} {Y} {^} {} {MX2X1} {0.137} {0.000} {0.135} {} {0.965} {2.088} {} {1} {(1001.55, 765.80) (1000.89, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[11]} {} {0.001} {0.000} {0.135} {0.018} {0.965} {2.088} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6222} {B} {^} {Y} {^} {} {MX2X1} {0.089} {0.000} {0.045} {} {1.054} {2.178} {} {1} {(909.52, 766.78) (905.85, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4600} {} {0.000} {0.000} {0.046} {0.003} {1.054} {2.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.877} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.877} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_13} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_13} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {Q[13]} {ram_128x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.148}
    {} {Slack Time} {-1.030}
  END_SLK_CLC
  SLK -1.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_152} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.030} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_ram_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.030} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {CLK} {^} {Q[13]} {^} {} {ram_128x16A} {0.738} {0.000} {0.043} {} {0.738} {1.768} {} {16} {(912.50, 816.64) (1075.55, 816.64)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_128x16_TEST_INST/ramout[13]} {} {0.000} {0.000} {0.043} {0.029} {0.738} {1.768} {} {} {} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/i_2} {A} {^} {Y} {^} {} {MX2X1} {0.087} {0.000} {0.057} {} {0.825} {1.855} {} {1} {(1070.85, 765.80) (1070.19, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/mem_data[13]} {} {0.000} {0.000} {0.057} {0.005} {0.825} {1.855} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_2} {A} {^} {Y} {^} {} {MX2X1} {0.225} {0.000} {0.296} {} {1.050} {2.080} {} {1} {(1061.61, 765.80) (1060.95, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[13]} {} {0.002} {0.000} {0.297} {0.045} {1.052} {2.082} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6236} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.046} {} {1.148} {2.178} {} {1} {(802.60, 766.78) (798.93, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4612} {} {0.000} {0.000} {0.046} {0.003} {1.148} {2.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.970} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.970} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_12} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_12} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {Q[12]} {ram_128x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.150}
    {} {Slack Time} {-1.027}
  END_SLK_CLC
  SLK -1.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_152} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.027} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_ram_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.027} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {CLK} {^} {Q[12]} {^} {} {ram_128x16A} {0.738} {0.000} {0.043} {} {0.738} {1.765} {} {16} {(912.50, 816.64) (1054.17, 816.64)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_128x16_TEST_INST/ramout[12]} {} {0.000} {0.000} {0.043} {0.028} {0.738} {1.765} {} {} {} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/i_3} {A} {^} {Y} {^} {} {MX2X1} {0.090} {0.000} {0.062} {} {0.828} {1.855} {} {1} {(1051.71, 771.96) (1051.05, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/mem_data[12]} {} {0.000} {0.000} {0.062} {0.006} {0.828} {1.855} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_3} {A} {^} {Y} {^} {} {MX2X1} {0.220} {0.000} {0.287} {} {1.048} {2.075} {} {1} {(1041.81, 765.80) (1041.15, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[12]} {} {0.002} {0.000} {0.287} {0.043} {1.050} {2.077} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6229} {B} {^} {Y} {^} {} {MX2X1} {0.100} {0.000} {0.054} {} {1.150} {2.178} {} {1} {(793.28, 766.78) (796.95, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4606} {} {0.000} {0.000} {0.054} {0.004} {1.150} {2.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.973} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.973} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_14} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_14} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {Q[14]} {ram_128x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.157}
    {} {Slack Time} {-1.020}
  END_SLK_CLC
  SLK -1.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_152} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {1.020} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_ram_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {1.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {CLK} {^} {Q[14]} {^} {} {ram_128x16A} {0.738} {0.000} {0.044} {} {0.738} {1.758} {} {16} {(912.50, 816.64) (1114.85, 816.64)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_128x16_TEST_INST/ramout[14]} {} {0.000} {0.000} {0.044} {0.030} {0.738} {1.759} {} {} {} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/i_1} {A} {^} {Y} {^} {} {MX2X1} {0.086} {0.000} {0.055} {} {0.824} {1.844} {} {1} {(1111.11, 761.88) (1110.45, 760.76)} 
    NET {} {} {} {} {} {DTMF_INST/mem_data[14]} {} {0.000} {0.000} {0.055} {0.005} {0.824} {1.844} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_1} {A} {^} {Y} {^} {} {MX2X1} {0.234} {0.000} {0.314} {} {1.058} {2.078} {} {1} {(1104.51, 761.88) (1103.85, 760.76)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[14]} {} {0.003} {0.000} {0.315} {0.048} {1.061} {2.081} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6243} {B} {^} {Y} {^} {} {MX2X1} {0.097} {0.000} {0.047} {} {1.157} {2.177} {} {1} {(829.00, 760.90) (825.33, 760.76)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4618} {} {0.000} {0.000} {0.047} {0.003} {1.157} {2.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {0.980} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {0.980} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_15} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_15} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {Q[15]} {ram_128x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.181}
    {} {Slack Time} {-0.996}
  END_SLK_CLC
  SLK -0.996
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_152} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {0.996} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_ram_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {0.996} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST} {CLK} {^} {Q[15]} {^} {} {ram_128x16A} {0.739} {0.000} {0.045} {} {0.739} {1.735} {} {16} {(912.50, 816.64) (1136.33, 816.64)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_128x16_TEST_INST/ramout[15]} {} {0.000} {0.000} {0.045} {0.031} {0.739} {1.735} {} {} {} 
    INST {DTMF_INST/RAM_128x16_TEST_INST/i_0} {A} {^} {Y} {^} {} {MX2X1} {0.092} {0.000} {0.065} {} {0.831} {1.827} {} {1} {(1119.03, 765.80) (1118.37, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/mem_data[15]} {} {0.000} {0.000} {0.065} {0.006} {0.831} {1.827} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_08998} {A} {^} {Y} {^} {} {MX2X1} {0.243} {0.000} {0.328} {} {1.073} {2.070} {} {1} {(1105.17, 771.96) (1104.51, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[15]} {} {0.003} {0.000} {0.329} {0.050} {1.076} {2.073} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6250} {B} {^} {Y} {^} {} {MX2X1} {0.105} {0.000} {0.060} {} {1.181} {2.178} {} {1} {(815.80, 770.98) (812.13, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4624} {} {0.000} {0.000} {0.060} {0.006} {1.181} {2.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Network Insertion Delay} {2.000}
    {=} {Beginpoint Arrival Time} {2.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {2.000} {1.004} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_clk} {} {0.000} {0.000} {0.000} {0.000} {2.000} {1.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_10} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_10} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_10} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.265}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.992} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.992} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_10} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.177} {0.000} {0.147} {} {7.177} {7.169} {} {9} {(1011.45, 660.52) (1022.67, 662.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[10]} {} {0.000} {0.000} {0.147} {0.022} {7.177} {7.169} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6874} {B} {^} {Y} {^} {} {MX2X1} {0.088} {0.000} {0.042} {} {7.265} {7.257} {} {1} {(1019.08, 665.98) (1015.41, 666.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5104} {} {0.000} {0.000} {0.042} {0.002} {7.265} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.008} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_10} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_10} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_10} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.266}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.991} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.991} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_10} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.178} {0.000} {0.148} {} {7.178} {7.168} {} {10} {(897.93, 685.72) (909.15, 684.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[10]} {} {0.000} {0.000} {0.149} {0.022} {7.178} {7.169} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6538} {B} {^} {Y} {^} {} {MX2X1} {0.088} {0.000} {0.043} {} {7.266} {7.257} {} {1} {(906.88, 690.34) (903.21, 690.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4816} {} {0.000} {0.000} {0.043} {0.003} {7.266} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.009} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_0} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_0} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_0} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.267}
    {} {Slack Time} {0.010}
  END_SLK_CLC
  SLK 0.010
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.990} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.990} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_0} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.179} {0.000} {0.150} {} {7.179} {7.169} {} {10} {(909.15, 569.80) (920.37, 571.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[0]} {} {0.000} {0.000} {0.150} {0.023} {7.179} {7.169} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7140} {B} {^} {Y} {^} {} {MX2X1} {0.088} {0.000} {0.043} {} {7.267} {7.257} {} {1} {(918.10, 575.26) (914.43, 575.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5332} {} {0.000} {0.000} {0.043} {0.003} {7.267} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.010} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_8} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_8} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_8} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.268}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.989} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.989} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_8} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.179} {0.000} {0.151} {} {7.179} {7.169} {} {10} {(1022.67, 655.48) (1033.89, 653.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[8]} {} {0.000} {0.000} {0.151} {0.023} {7.179} {7.169} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6860} {B} {^} {Y} {^} {} {MX2X1} {0.088} {0.000} {0.043} {} {7.268} {7.257} {} {1} {(1030.96, 660.10) (1027.29, 659.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5092} {} {0.000} {0.000} {0.043} {0.003} {7.268} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.011} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_8} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_8} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_8} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.272}
    {} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.986} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.986} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_8} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.176} {0.000} {0.145} {} {7.176} {7.162} {} {11} {(1041.81, 645.40) (1030.59, 643.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[8]} {} {0.000} {0.000} {0.146} {0.022} {7.176} {7.162} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6748} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.055} {} {7.272} {7.257} {} {1} {(1026.34, 645.82) (1022.67, 645.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4996} {} {0.000} {0.000} {0.055} {0.005} {7.272} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.014} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.014} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_0} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_0} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_0} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.272}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.985} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.985} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_0} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.182} {0.000} {0.156} {} {7.182} {7.168} {} {9} {(1025.31, 569.80) (1036.53, 571.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[0]} {} {0.000} {0.000} {0.156} {0.024} {7.182} {7.168} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6692} {B} {^} {Y} {^} {} {MX2X1} {0.089} {0.000} {0.044} {} {7.272} {7.257} {} {1} {(1032.28, 579.46) (1028.61, 579.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4948} {} {0.000} {0.000} {0.044} {0.003} {7.272} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.015} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_12} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_12} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_12} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.274}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.983} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.983} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_12} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.185} {0.000} {0.160} {} {7.185} {7.167} {} {9} {(1031.91, 726.04) (1043.13, 724.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[12]} {} {0.000} {0.000} {0.160} {0.024} {7.185} {7.167} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6888} {B} {^} {Y} {^} {} {MX2X1} {0.090} {0.000} {0.044} {} {7.274} {7.257} {} {1} {(1041.52, 730.66) (1037.85, 730.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5116} {} {0.000} {0.000} {0.044} {0.003} {7.274} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.017} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_0} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_0} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_0} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.289}
    {} {Slack Time} {0.032}
  END_SLK_CLC
  SLK 0.032
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.968} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.968} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_0} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.198} {0.000} {0.184} {} {7.198} {7.167} {} {6} {(950.73, 564.76) (939.51, 563.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[0]} {} {0.001} {0.000} {0.184} {0.029} {7.199} {7.167} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6468} {B} {^} {Y} {^} {} {MX2X1} {0.090} {0.000} {0.042} {} {7.289} {7.257} {} {1} {(944.42, 569.38) (948.09, 569.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4756} {} {0.000} {0.000} {0.042} {0.002} {7.289} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.032} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.032} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_6} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_6} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_6} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.298}
    {} {Slack Time} {0.040}
  END_SLK_CLC
  SLK 0.040
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.960} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.960} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_6} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.231} {0.000} {0.243} {} {7.231} {7.192} {} {9} {(1117.71, 625.24) (1106.49, 623.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[6]} {} {0.001} {0.000} {0.244} {0.039} {7.233} {7.193} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6400} {B} {^} {Y} {v} {} {NAND2BX1} {0.019} {0.000} {0.048} {} {7.251} {7.212} {} {1} {(1098.57, 630.84) (1099.23, 631.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4699} {} {0.000} {0.000} {0.048} {0.005} {7.251} {7.212} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6398} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.046} {0.000} {0.060} {} {7.298} {7.258} {} {1} {(1102.53, 625.24) (1103.85, 626.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4696} {} {0.000} {0.000} {0.060} {0.003} {7.298} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.040} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.040} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_13} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_13} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_13} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.297}
    {} {Slack Time} {0.040}
  END_SLK_CLC
  SLK 0.040
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.960} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.960} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_13} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.240} {0.000} {0.259} {} {7.240} {7.200} {} {9} {(956.01, 756.28) (944.79, 754.60)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[13]} {} {0.001} {0.000} {0.260} {0.042} {7.241} {7.201} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7121} {B} {^} {Y} {v} {} {NAND2BX1} {0.015} {0.000} {0.045} {} {7.256} {7.216} {} {1} {(947.43, 761.88) (948.09, 762.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5317} {} {0.000} {0.000} {0.045} {0.004} {7.256} {7.216} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7119} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.041} {0.000} {0.052} {} {7.297} {7.257} {} {1} {(951.39, 761.32) (952.71, 760.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5314} {} {0.000} {0.000} {0.052} {0.002} {7.297} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.040} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.040} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_1} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_1} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_1} {QN} {SDFFNX1} {v} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.299}
    {} {Slack Time} {0.041}
  END_SLK_CLC
  SLK 0.041
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.959} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.959} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_1} {CKN} {v} {QN} {v} {} {SDFFNX1} {0.202} {0.000} {0.080} {} {7.202} {7.161} {} {11} {(1022.67, 625.24) (1035.21, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_693} {} {0.000} {0.000} {0.080} {0.018} {7.202} {7.161} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6363} {A1} {v} {Y} {^} {} {OAI21XL} {0.097} {0.000} {0.071} {} {7.299} {7.258} {} {1} {(1030.59, 635.32) (1029.27, 636.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4666} {} {0.000} {0.000} {0.071} {0.004} {7.299} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.041} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.041} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_5} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_5} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_5} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.301}
    {} {Slack Time} {0.043}
  END_SLK_CLC
  SLK 0.043
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.957} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.957} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_5} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.244} {0.000} {0.266} {} {7.244} {7.200} {} {9} {(1105.17, 589.96) (1116.39, 591.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[5]} {} {0.001} {0.000} {0.266} {0.043} {7.245} {7.201} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6393} {B} {^} {Y} {v} {} {NAND2BX1} {0.014} {0.000} {0.046} {} {7.259} {7.215} {} {1} {(1102.53, 594.44) (1103.19, 593.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4693} {} {0.000} {0.000} {0.046} {0.004} {7.259} {7.215} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6391} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.042} {0.000} {0.054} {} {7.301} {7.258} {} {1} {(1107.81, 595.00) (1109.13, 596.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4690} {} {0.000} {0.000} {0.054} {0.002} {7.301} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.043} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.043} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_4} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_4} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_4} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.301}
    {} {Slack Time} {0.043}
  END_SLK_CLC
  SLK 0.043
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.957} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.957} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_4} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.237} {0.000} {0.254} {} {7.237} {7.194} {} {9} {(1071.51, 569.80) (1082.73, 571.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[4]} {} {0.001} {0.000} {0.254} {0.041} {7.239} {7.195} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6386} {B} {^} {Y} {v} {} {NAND2BX1} {0.018} {0.000} {0.048} {} {7.256} {7.213} {} {1} {(1086.03, 584.36) (1085.37, 583.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4687} {} {0.000} {0.000} {0.048} {0.005} {7.257} {7.213} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6384} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.044} {0.000} {0.056} {} {7.301} {7.258} {} {1} {(1077.45, 579.88) (1076.13, 578.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4684} {} {0.000} {0.000} {0.056} {0.003} {7.301} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.043} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.043} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_1} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_1} {D} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_0} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.203}
    {} {Slack Time} {0.045}
  END_SLK_CLC
  SLK 0.045
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {-0.045} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {-0.045} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_0} {CK} {^} {Q} {^} {} {SEDFFX1} {0.203} {0.000} {0.116} {} {0.203} {0.158} {} {3} {(628.65, 761.88) (634.59, 763.00)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/spi_sr[0]} {} {0.000} {0.000} {0.116} {0.013} {0.203} {0.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {0.045} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {0.045} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_15} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_15} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_15} {QN} {SDFFNX1} {v} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.304}
    {} {Slack Time} {0.046}
  END_SLK_CLC
  SLK 0.046
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.954} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.954} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_15} {CKN} {v} {QN} {v} {} {SDFFNX1} {0.208} {0.000} {0.087} {} {7.208} {7.162} {} {9} {(951.39, 721.00) (963.93, 722.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_461} {} {0.000} {0.000} {0.087} {0.020} {7.208} {7.162} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7021} {A1} {v} {Y} {^} {} {OAI21XL} {0.096} {0.000} {0.071} {} {7.304} {7.258} {} {1} {(959.97, 715.96) (958.65, 717.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5230} {} {0.000} {0.000} {0.071} {0.004} {7.304} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.046} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.046} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_11} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_11} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_11} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.305}
    {} {Slack Time} {0.047}
  END_SLK_CLC
  SLK 0.047
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.953} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.953} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_11} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.245} {0.000} {0.267} {} {7.245} {7.198} {} {9} {(886.05, 721.00) (897.27, 722.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[11]} {} {0.001} {0.000} {0.268} {0.043} {7.246} {7.199} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7107} {B} {^} {Y} {v} {} {NAND2BX1} {0.014} {0.000} {0.045} {} {7.260} {7.213} {} {1} {(891.99, 725.48) (891.33, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5305} {} {0.000} {0.000} {0.045} {0.004} {7.260} {7.213} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7105} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.044} {0.000} {0.058} {} {7.305} {7.258} {} {1} {(886.71, 726.04) (885.39, 727.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5302} {} {0.000} {0.000} {0.058} {0.003} {7.305} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.047} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.047} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_5} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_5} {D} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_4} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.205}
    {} {Slack Time} {0.047}
  END_SLK_CLC
  SLK 0.047
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {-0.047} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {-0.047} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_4} {CK} {^} {Q} {^} {} {SEDFFX1} {0.205} {0.000} {0.120} {} {0.205} {0.158} {} {3} {(655.71, 725.48) (661.65, 724.36)} 
    NET {} {} {} {} {} {DTMF_INST/SPCBSCAN_N18} {} {0.000} {0.000} {0.120} {0.014} {0.205} {0.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {0.047} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {0.047} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_5} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_5} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_5} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.305}
    {} {Slack Time} {0.048}
  END_SLK_CLC
  SLK 0.048
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.952} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.952} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_5} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.243} {0.000} {0.264} {} {7.242} {7.195} {} {9} {(841.17, 630.28) (852.39, 631.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[5]} {} {0.001} {0.000} {0.264} {0.043} {7.244} {7.196} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7065} {B} {^} {Y} {v} {} {NAND2BX1} {0.016} {0.000} {0.046} {} {7.259} {7.212} {} {1} {(850.41, 624.68) (849.75, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5269} {} {0.000} {0.000} {0.046} {0.005} {7.259} {7.212} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7063} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.046} {0.000} {0.060} {} {7.305} {7.258} {} {1} {(845.13, 620.20) (843.81, 619.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5266} {} {0.000} {0.000} {0.060} {0.003} {7.305} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.048} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.048} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_0} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_0} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_0} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.305}
    {} {Slack Time} {0.048}
  END_SLK_CLC
  SLK 0.048
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.952} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.952} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_0} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.209} {0.000} {0.204} {} {7.209} {7.161} {} {6} {(1018.05, 620.20) (1006.83, 621.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[0]} {} {0.001} {0.000} {0.204} {0.032} {7.210} {7.162} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6804} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.049} {} {7.305} {7.257} {} {1} {(1018.34, 615.58) (1022.01, 615.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5044} {} {0.000} {0.000} {0.049} {0.004} {7.305} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.048} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.048} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_2} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_2} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_2} {QN} {SDFFNX1} {v} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.307}
    {} {Slack Time} {0.049}
  END_SLK_CLC
  SLK 0.049
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.951} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.951} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_2} {CKN} {v} {QN} {v} {} {SDFFNX1} {0.216} {0.000} {0.098} {} {7.216} {7.167} {} {9} {(881.43, 595.00) (893.97, 593.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_539} {} {0.000} {0.000} {0.098} {0.024} {7.216} {7.167} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6930} {A1} {v} {Y} {^} {} {OAI21XL} {0.091} {0.000} {0.064} {} {7.307} {7.258} {} {1} {(887.37, 589.96) (886.05, 588.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5152} {} {0.000} {0.000} {0.064} {0.003} {7.307} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.049} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.049} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_4} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_4} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_4} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.307}
    {} {Slack Time} {0.050}
  END_SLK_CLC
  SLK 0.050
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.950} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.950} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_4} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.242} {0.000} {0.263} {} {7.242} {7.193} {} {9} {(847.77, 610.12) (858.99, 611.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[4]} {} {0.001} {0.000} {0.263} {0.043} {7.243} {7.194} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6946} {B} {^} {Y} {v} {} {NAND2BX1} {0.016} {0.000} {0.046} {} {7.259} {7.210} {} {1} {(868.23, 610.68) (868.89, 611.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5167} {} {0.000} {0.000} {0.046} {0.005} {7.259} {7.210} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6944} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.048} {0.000} {0.064} {} {7.307} {7.258} {} {1} {(863.61, 615.16) (862.29, 616.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5164} {} {0.000} {0.000} {0.064} {0.004} {7.307} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.050} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.050} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_4} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_4} {D} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_3} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.208}
    {} {Slack Time} {0.050}
  END_SLK_CLC
  SLK 0.050
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {-0.050} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {-0.050} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_3} {CK} {^} {Q} {^} {} {SEDFFX1} {0.208} {0.000} {0.125} {} {0.208} {0.158} {} {3} {(655.05, 731.64) (660.99, 732.76)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/spi_sr[3]} {} {0.000} {0.000} {0.125} {0.015} {0.208} {0.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {0.050} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {0.050} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_11} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_11} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_11} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.308}
    {} {Slack Time} {0.050}
  END_SLK_CLC
  SLK 0.050
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.950} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.950} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_11} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.246} {0.000} {0.270} {} {7.246} {7.196} {} {9} {(896.61, 710.92) (885.39, 712.60)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[11]} {} {0.001} {0.000} {0.271} {0.044} {7.248} {7.198} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6995} {B} {^} {Y} {v} {} {NAND2BX1} {0.016} {0.000} {0.047} {} {7.264} {7.214} {} {1} {(900.57, 721.56) (899.91, 722.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5209} {} {0.000} {0.000} {0.047} {0.005} {7.264} {7.214} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6993} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.044} {0.000} {0.056} {} {7.308} {7.258} {} {1} {(899.25, 710.92) (897.93, 709.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5206} {} {0.000} {0.000} {0.056} {0.003} {7.308} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.050} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.050} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_9} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_9} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_9} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.308}
    {} {Slack Time} {0.050}
  END_SLK_CLC
  SLK 0.050
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.950} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.950} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_9} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.245} {0.000} {0.268} {} {7.245} {7.195} {} {9} {(870.21, 675.64) (858.99, 673.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[9]} {} {0.001} {0.000} {0.268} {0.043} {7.246} {7.196} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7093} {B} {^} {Y} {v} {} {NAND2BX1} {0.016} {0.000} {0.047} {} {7.263} {7.213} {} {1} {(879.45, 675.08) (878.79, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5293} {} {0.000} {0.000} {0.047} {0.005} {7.263} {7.213} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7091} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.045} {0.000} {0.058} {} {7.308} {7.258} {} {1} {(874.17, 680.68) (872.85, 679.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5290} {} {0.000} {0.000} {0.058} {0.003} {7.308} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.050} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.050} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_7} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_7} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_7} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.308}
    {} {Slack Time} {0.050}
  END_SLK_CLC
  SLK 0.050
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.950} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.950} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_7} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.253} {0.000} {0.283} {} {7.253} {7.203} {} {9} {(850.41, 660.52) (861.63, 662.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[7]} {} {0.000} {0.000} {0.283} {0.046} {7.254} {7.203} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7079} {B} {^} {Y} {v} {} {NAND2BX1} {0.012} {0.000} {0.044} {} {7.265} {7.215} {} {1} {(858.33, 665.00) (857.67, 664.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5281} {} {0.000} {0.000} {0.044} {0.004} {7.265} {7.215} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7077} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.042} {0.000} {0.055} {} {7.308} {7.257} {} {1} {(855.03, 665.56) (853.71, 666.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5278} {} {0.000} {0.000} {0.055} {0.003} {7.308} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.050} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.050} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_0} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_0} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_0} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.308}
    {} {Slack Time} {0.050}
  END_SLK_CLC
  SLK 0.050
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.950} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.950} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_0} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.250} {0.000} {0.277} {} {7.250} {7.199} {} {10} {(1007.49, 630.28) (1018.71, 631.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[0]} {} {0.002} {0.000} {0.277} {0.045} {7.251} {7.201} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6358} {B} {^} {Y} {v} {} {NAND2BX1} {0.014} {0.000} {0.046} {} {7.265} {7.215} {} {1} {(1018.05, 624.68) (1017.39, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4663} {} {0.000} {0.000} {0.046} {0.005} {7.265} {7.215} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6356} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.043} {0.000} {0.054} {} {7.308} {7.258} {} {1} {(1013.43, 625.24) (1012.11, 626.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4660} {} {0.000} {0.000} {0.054} {0.003} {7.308} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.050} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.050} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_5} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_5} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_5} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.308}
    {} {Slack Time} {0.051}
  END_SLK_CLC
  SLK 0.051
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.949} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.949} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_5} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.254} {0.000} {0.284} {} {7.254} {7.203} {} {9} {(854.37, 635.32) (865.59, 633.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[5]} {} {0.001} {0.000} {0.284} {0.046} {7.254} {7.203} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6953} {B} {^} {Y} {v} {} {NAND2BX1} {0.011} {0.000} {0.044} {} {7.266} {7.215} {} {1} {(864.27, 630.84) (863.61, 631.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5173} {} {0.000} {0.000} {0.044} {0.004} {7.266} {7.215} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6951} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.043} {0.000} {0.055} {} {7.308} {7.258} {} {1} {(860.97, 630.28) (859.65, 629.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5170} {} {0.000} {0.000} {0.055} {0.003} {7.308} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.051} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.051} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_9} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_9} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_9} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.310}
    {} {Slack Time} {0.052}
  END_SLK_CLC
  SLK 0.052
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.948} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.948} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_9} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.249} {0.000} {0.276} {} {7.249} {7.197} {} {9} {(852.39, 670.60) (863.61, 672.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[9]} {} {0.002} {0.000} {0.276} {0.045} {7.251} {7.199} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6981} {B} {^} {Y} {v} {} {NAND2BX1} {0.012} {0.000} {0.044} {} {7.263} {7.211} {} {1} {(860.97, 685.16) (860.31, 684.60)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5197} {} {0.000} {0.000} {0.044} {0.004} {7.263} {7.211} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6979} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.046} {0.000} {0.062} {} {7.310} {7.258} {} {1} {(857.67, 685.72) (856.35, 686.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5194} {} {0.000} {0.000} {0.062} {0.004} {7.310} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.052} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.052} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100
PATH 101
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_3} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_3} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_3} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.310}
    {} {Slack Time} {0.052}
  END_SLK_CLC
  SLK 0.052
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.948} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.948} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_3} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.248} {0.000} {0.273} {} {7.248} {7.196} {} {9} {(847.11, 605.08) (858.33, 603.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[3]} {} {0.001} {0.000} {0.273} {0.044} {7.249} {7.196} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7051} {B} {^} {Y} {v} {} {NAND2BX1} {0.016} {0.000} {0.047} {} {7.265} {7.212} {} {1} {(842.49, 614.60) (841.83, 614.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5257} {} {0.000} {0.000} {0.047} {0.005} {7.265} {7.212} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7049} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.045} {0.000} {0.059} {} {7.310} {7.258} {} {1} {(843.15, 605.08) (841.83, 606.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5254} {} {0.000} {0.000} {0.059} {0.003} {7.310} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.052} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.052} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 101
PATH 102
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_9} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_9} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_9} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.311}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.947} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.947} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_9} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.252} {0.000} {0.281} {} {7.252} {7.199} {} {9} {(1063.59, 660.52) (1052.37, 662.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[9]} {} {0.002} {0.000} {0.281} {0.046} {7.254} {7.200} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6421} {B} {^} {Y} {v} {} {NAND2BX1} {0.012} {0.000} {0.045} {} {7.266} {7.213} {} {1} {(1068.21, 665.00) (1068.87, 664.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4717} {} {0.000} {0.000} {0.046} {0.004} {7.266} {7.213} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6419} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.045} {0.000} {0.058} {} {7.311} {7.258} {} {1} {(1067.55, 660.52) (1066.23, 659.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4714} {} {0.000} {0.000} {0.058} {0.003} {7.311} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.053} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.053} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 102
PATH 103
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_4} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_4} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_4} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.312}
    {} {Slack Time} {0.054}
  END_SLK_CLC
  SLK 0.054
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.946} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.946} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_4} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.251} {0.000} {0.279} {} {7.251} {7.197} {} {9} {(848.43, 620.20) (859.65, 621.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[4]} {} {0.001} {0.000} {0.279} {0.045} {7.252} {7.197} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7058} {B} {^} {Y} {v} {} {NAND2BX1} {0.016} {0.000} {0.047} {} {7.267} {7.213} {} {1} {(862.95, 620.76) (863.61, 621.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5263} {} {0.000} {0.000} {0.047} {0.005} {7.268} {7.213} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7056} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.044} {0.000} {0.056} {} {7.312} {7.258} {} {1} {(856.35, 625.24) (855.03, 626.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5260} {} {0.000} {0.000} {0.056} {0.003} {7.312} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.054} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 103
PATH 104
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_7} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_7} {D} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_6} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.212}
    {} {Slack Time} {0.054}
  END_SLK_CLC
  SLK 0.054
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {-0.054} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {-0.054} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_6} {CK} {^} {Q} {^} {} {SEDFFX1} {0.212} {0.000} {0.132} {} {0.212} {0.158} {} {3} {(653.73, 745.64) (659.67, 744.52)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/spi_sr[6]} {} {0.000} {0.000} {0.132} {0.016} {0.212} {0.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {0.054} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 104
PATH 105
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_6} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_6} {D} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_5} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.213}
    {} {Slack Time} {0.054}
  END_SLK_CLC
  SLK 0.054
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {-0.054} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {-0.054} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_5} {CK} {^} {Q} {^} {} {SEDFFX1} {0.212} {0.000} {0.133} {} {0.212} {0.158} {} {3} {(655.71, 741.72) (661.65, 742.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/spi_sr[5]} {} {0.000} {0.000} {0.133} {0.016} {0.213} {0.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {0.054} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 105
PATH 106
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_7} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_7} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_7} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.312}
    {} {Slack Time} {0.055}
  END_SLK_CLC
  SLK 0.055
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.945} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.945} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_7} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.254} {0.000} {0.284} {} {7.254} {7.199} {} {9} {(850.41, 645.40) (861.63, 643.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[7]} {} {0.001} {0.000} {0.284} {0.046} {7.255} {7.200} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6967} {B} {^} {Y} {v} {} {NAND2BX1} {0.014} {0.000} {0.046} {} {7.269} {7.215} {} {1} {(862.29, 651.00) (862.95, 651.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5185} {} {0.000} {0.000} {0.046} {0.005} {7.269} {7.215} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6965} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.043} {0.000} {0.054} {} {7.312} {7.257} {} {1} {(855.69, 650.44) (854.37, 649.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5182} {} {0.000} {0.000} {0.054} {0.003} {7.312} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.055} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 106
PATH 107
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_2} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_2} {D} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_1} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.214}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {-0.056} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {-0.056} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_1} {CK} {^} {Q} {^} {} {SEDFFX1} {0.214} {0.000} {0.136} {} {0.214} {0.158} {} {3} {(649.77, 761.88) (655.71, 763.00)} 
    NET {} {} {} {} {} {DTMF_INST/SPCBSCAN_N19} {} {0.000} {0.000} {0.136} {0.017} {0.214} {0.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {0.056} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {0.056} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 107
PATH 108
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_4} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_4} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_4} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.314}
    {} {Slack Time} {0.057}
  END_SLK_CLC
  SLK 0.057
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.943} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.943} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_4} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.222} {0.000} {0.226} {} {7.222} {7.165} {} {9} {(1055.67, 574.84) (1066.89, 573.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[4]} {} {0.000} {0.000} {0.226} {0.036} {7.222} {7.165} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6720} {B} {^} {Y} {^} {} {MX2X1} {0.092} {0.000} {0.043} {} {7.314} {7.257} {} {1} {(1063.96, 579.46) (1060.29, 579.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4972} {} {0.000} {0.000} {0.043} {0.002} {7.314} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.057} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 108
PATH 109
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_3} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_3} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_3} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.314}
    {} {Slack Time} {0.057}
  END_SLK_CLC
  SLK 0.057
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.943} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.943} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_3} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.257} {0.000} {0.290} {} {7.257} {7.201} {} {9} {(858.99, 600.04) (847.77, 601.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[3]} {} {0.002} {0.000} {0.290} {0.047} {7.259} {7.202} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6939} {B} {^} {Y} {v} {} {NAND2BX1} {0.011} {0.000} {0.044} {} {7.270} {7.213} {} {1} {(863.61, 600.60) (862.95, 601.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5161} {} {0.000} {0.000} {0.045} {0.004} {7.270} {7.214} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6937} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.044} {0.000} {0.058} {} {7.314} {7.258} {} {1} {(861.63, 605.08) (860.31, 606.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5158} {} {0.000} {0.000} {0.058} {0.003} {7.314} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.057} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 109
PATH 110
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_14} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_14} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_14} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.315}
    {} {Slack Time} {0.057}
  END_SLK_CLC
  SLK 0.057
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.943} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.943} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_14} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.249} {0.000} {0.275} {} {7.249} {7.192} {} {9} {(970.53, 761.32) (959.31, 763.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[14]} {} {0.001} {0.000} {0.275} {0.045} {7.250} {7.193} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7016} {B} {^} {Y} {v} {} {NAND2BX1} {0.018} {0.000} {0.049} {} {7.268} {7.211} {} {1} {(956.67, 761.88) (956.01, 762.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5227} {} {0.000} {0.000} {0.049} {0.006} {7.269} {7.211} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7014} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.047} {0.000} {0.060} {} {7.315} {7.258} {} {1} {(963.27, 771.40) (964.59, 770.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5224} {} {0.000} {0.000} {0.060} {0.003} {7.315} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.057} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 110
PATH 111
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_12} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_12} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_12} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.315}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.942} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.942} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_12} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.217} {0.000} {0.218} {} {7.217} {7.160} {} {9} {(913.77, 726.04) (924.99, 724.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[12]} {} {0.001} {0.000} {0.219} {0.035} {7.218} {7.161} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6552} {B} {^} {Y} {^} {} {MX2X1} {0.097} {0.000} {0.051} {} {7.315} {7.257} {} {1} {(926.68, 716.38) (923.01, 716.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4828} {} {0.000} {0.000} {0.051} {0.004} {7.315} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.058} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 111
PATH 112
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_8} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_8} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_8} {QN} {SDFFNX1} {v} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.316}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.942} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.942} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_8} {CKN} {v} {QN} {v} {} {SDFFNX1} {0.224} {0.000} {0.109} {} {7.224} {7.166} {} {9} {(882.75, 665.56) (895.29, 664.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_503} {} {0.000} {0.000} {0.109} {0.027} {7.224} {7.166} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6972} {A1} {v} {Y} {^} {} {OAI21XL} {0.092} {0.000} {0.062} {} {7.316} {7.258} {} {1} {(888.69, 670.60) (887.37, 669.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5188} {} {0.000} {0.000} {0.062} {0.002} {7.316} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.058} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 112
PATH 113
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_6} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_6} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_6} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.316}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.942} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.942} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_6} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.260} {0.000} {0.295} {} {7.260} {7.202} {} {9} {(836.55, 645.40) (847.77, 643.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[6]} {} {0.001} {0.000} {0.296} {0.048} {7.261} {7.203} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7072} {B} {^} {Y} {v} {} {NAND2BX1} {0.011} {0.000} {0.045} {} {7.273} {7.214} {} {1} {(849.75, 651.00) (849.09, 651.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5275} {} {0.000} {0.000} {0.045} {0.004} {7.273} {7.214} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7070} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.043} {0.000} {0.056} {} {7.316} {7.258} {} {1} {(845.13, 650.44) (843.81, 649.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5272} {} {0.000} {0.000} {0.056} {0.003} {7.316} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.058} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 113
PATH 114
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_7} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_7} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_7} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.317}
    {} {Slack Time} {0.060}
  END_SLK_CLC
  SLK 0.060
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.940} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.940} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_7} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.222} {0.000} {0.227} {} {7.222} {7.162} {} {9} {(1095.27, 650.44) (1084.05, 652.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[7]} {} {0.001} {0.000} {0.228} {0.036} {7.223} {7.163} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6853} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.046} {} {7.317} {7.257} {} {1} {(1085.00, 645.82) (1088.67, 645.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5086} {} {0.000} {0.000} {0.046} {0.003} {7.317} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.060} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 114
PATH 115
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_5} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_5} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_5} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.318}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.939} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.939} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_5} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.221} {0.000} {0.225} {} {7.221} {7.160} {} {9} {(1101.87, 605.08) (1090.65, 603.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[5]} {} {0.001} {0.000} {0.225} {0.036} {7.222} {7.161} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6615} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.050} {} {7.318} {7.257} {} {1} {(1106.78, 605.50) (1110.45, 605.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4882} {} {0.000} {0.000} {0.050} {0.004} {7.318} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.061} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 115
PATH 116
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_12} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_12} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_12} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.320}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.938} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.938} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_12} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.251} {0.000} {0.279} {} {7.251} {7.189} {} {9} {(917.07, 746.20) (905.85, 744.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[12]} {} {0.001} {0.000} {0.279} {0.045} {7.252} {7.191} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7114} {B} {^} {Y} {v} {} {NAND2BX1} {0.019} {0.000} {0.050} {} {7.272} {7.210} {} {1} {(913.11, 741.72) (912.45, 742.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5311} {} {0.000} {0.000} {0.050} {0.006} {7.272} {7.210} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7112} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.048} {0.000} {0.062} {} {7.319} {7.258} {} {1} {(902.55, 746.20) (903.87, 747.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5308} {} {0.000} {0.000} {0.062} {0.004} {7.320} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.062} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 116
PATH 117
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_8} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_8} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_8} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.319}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.938} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.938} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_8} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.224} {0.000} {0.230} {} {7.224} {7.162} {} {9} {(901.89, 665.56) (913.11, 663.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[8]} {} {0.001} {0.000} {0.230} {0.037} {7.225} {7.163} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6524} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.047} {} {7.319} {7.257} {} {1} {(910.84, 655.90) (907.17, 656.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4804} {} {0.000} {0.000} {0.047} {0.003} {7.319} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.062} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 117
PATH 118
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_7} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_7} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_7} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.320}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.938} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.938} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_7} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.256} {0.000} {0.288} {} {7.256} {7.194} {} {9} {(1105.17, 630.28) (1116.39, 631.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[7]} {} {0.002} {0.000} {0.288} {0.047} {7.258} {7.196} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6407} {B} {^} {Y} {v} {} {NAND2BX1} {0.011} {0.000} {0.045} {} {7.269} {7.207} {} {1} {(1098.57, 640.92) (1099.23, 641.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4705} {} {0.000} {0.000} {0.045} {0.004} {7.269} {7.207} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6405} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.051} {0.000} {0.069} {} {7.320} {7.258} {} {1} {(1099.89, 645.40) (1101.21, 646.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4702} {} {0.000} {0.000} {0.069} {0.005} {7.320} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.062} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 118
PATH 119
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_13} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_13} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_13} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.320}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.938} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.938} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_13} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.261} {0.000} {0.297} {} {7.261} {7.199} {} {9} {(944.79, 746.20) (956.01, 744.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[13]} {} {0.001} {0.000} {0.298} {0.049} {7.262} {7.200} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7009} {B} {^} {Y} {v} {} {NAND2BX1} {0.011} {0.000} {0.045} {} {7.273} {7.211} {} {1} {(962.61, 745.64) (963.27, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5221} {} {0.000} {0.000} {0.045} {0.004} {7.274} {7.211} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7007} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.047} {0.000} {0.062} {} {7.320} {7.258} {} {1} {(959.31, 746.20) (957.99, 747.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5218} {} {0.000} {0.000} {0.062} {0.004} {7.320} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.062} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 119
PATH 120
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_2} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_2} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_2} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.321}
    {} {Slack Time} {0.063}
  END_SLK_CLC
  SLK 0.063
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.937} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.937} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_2} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.258} {0.000} {0.292} {} {7.258} {7.196} {} {9} {(847.11, 595.00) (858.33, 593.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[2]} {} {0.001} {0.000} {0.292} {0.048} {7.259} {7.196} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7044} {B} {^} {Y} {v} {} {NAND2BX1} {0.013} {0.000} {0.046} {} {7.272} {7.210} {} {1} {(870.21, 594.44) (870.87, 593.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5251} {} {0.000} {0.000} {0.046} {0.005} {7.272} {7.210} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7042} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.048} {0.000} {0.064} {} {7.321} {7.258} {} {1} {(864.93, 595.00) (863.61, 596.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5248} {} {0.000} {0.000} {0.064} {0.004} {7.321} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.063} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 120
PATH 121
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_6} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_6} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_6} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.321}
    {} {Slack Time} {0.063}
  END_SLK_CLC
  SLK 0.063
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.937} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.937} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_6} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.264} {0.000} {0.309} {} {7.264} {7.201} {} {9} {(852.39, 635.32) (841.17, 633.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[6]} {} {0.002} {0.000} {0.309} {0.050} {7.266} {7.203} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6960} {B} {^} {Y} {v} {} {NAND2BX1} {0.010} {0.000} {0.045} {} {7.276} {7.213} {} {1} {(859.65, 640.92) (858.99, 641.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5179} {} {0.000} {0.000} {0.045} {0.004} {7.276} {7.213} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6958} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.044} {0.000} {0.057} {} {7.321} {7.258} {} {1} {(854.37, 640.36) (853.05, 639.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5176} {} {0.000} {0.000} {0.057} {0.003} {7.321} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.063} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 121
PATH 122
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_10} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_10} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_10} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.322}
    {} {Slack Time} {0.063}
  END_SLK_CLC
  SLK 0.063
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.937} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.937} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_10} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.259} {0.000} {0.294} {} {7.259} {7.196} {} {9} {(1016.73, 655.48) (1005.51, 653.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[10]} {} {0.001} {0.000} {0.294} {0.048} {7.260} {7.197} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6428} {B} {^} {Y} {v} {} {NAND2BX1} {0.011} {0.000} {0.046} {} {7.272} {7.209} {} {1} {(1009.47, 661.08) (1008.81, 661.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4723} {} {0.000} {0.000} {0.046} {0.004} {7.272} {7.209} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6426} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.049} {0.000} {0.066} {} {7.321} {7.258} {} {1} {(1008.15, 665.56) (1006.83, 666.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4720} {} {0.000} {0.000} {0.066} {0.004} {7.322} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.063} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 122
PATH 123
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_14} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_14} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_14} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.322}
    {} {Slack Time} {0.064}
  END_SLK_CLC
  SLK 0.064
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.936} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.936} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_14} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.257} {0.000} {0.290} {} {7.258} {7.193} {} {9} {(971.19, 751.24) (959.97, 752.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[14]} {} {0.001} {0.000} {0.291} {0.047} {7.259} {7.194} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7128} {B} {^} {Y} {v} {} {NAND2BX1} {0.013} {0.000} {0.045} {} {7.272} {7.207} {} {1} {(975.15, 761.88) (975.81, 762.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5323} {} {0.000} {0.000} {0.045} {0.005} {7.272} {7.207} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7126} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.051} {0.000} {0.069} {} {7.322} {7.258} {} {1} {(981.75, 761.32) (980.43, 760.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5320} {} {0.000} {0.000} {0.069} {0.005} {7.322} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.064} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 123
PATH 124
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_15} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_15} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_15} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.322}
    {} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.935} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.935} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_15} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.257} {0.000} {0.290} {} {7.257} {7.193} {} {9} {(1003.53, 756.28) (1014.75, 754.60)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[15]} {} {0.001} {0.000} {0.291} {0.047} {7.259} {7.194} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6463} {B} {^} {Y} {v} {} {NAND2BX1} {0.020} {0.000} {0.052} {} {7.279} {7.214} {} {1} {(1018.71, 751.80) (1018.05, 752.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4753} {} {0.000} {0.000} {0.052} {0.006} {7.279} {7.214} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6461} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.043} {0.000} {0.053} {} {7.322} {7.258} {} {1} {(1008.81, 761.32) (1007.49, 760.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4750} {} {0.000} {0.000} {0.053} {0.002} {7.322} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.065} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 124
PATH 125
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_3} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_3} {D} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_2} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.223}
    {} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {-0.065} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {-0.065} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_2} {CK} {^} {Q} {^} {} {SEDFFX1} {0.223} {0.000} {0.151} {} {0.223} {0.158} {} {3} {(651.09, 755.72) (657.03, 754.60)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/spi_sr[2]} {} {0.000} {0.000} {0.151} {0.019} {0.223} {0.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {0.065} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 125
PATH 126
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_2} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_2} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_2} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.322}
    {} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.935} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.935} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_2} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.228} {0.000} {0.238} {} {7.228} {7.163} {} {9} {(1012.11, 595.00) (1000.89, 593.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[2]} {} {0.001} {0.000} {0.238} {0.038} {7.229} {7.164} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6818} {B} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.043} {} {7.322} {7.257} {} {1} {(1003.82, 599.62) (1007.49, 599.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5056} {} {0.000} {0.000} {0.043} {0.003} {7.322} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.065} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 126
PATH 127
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_15} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_15} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_15} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.323}
    {} {Slack Time} {0.066}
  END_SLK_CLC
  SLK 0.066
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.934} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.934} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_15} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.230} {0.000} {0.241} {} {7.230} {7.164} {} {9} {(991.65, 726.04) (980.43, 724.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[15]} {} {0.001} {0.000} {0.241} {0.039} {7.231} {7.165} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6573} {B} {^} {Y} {^} {} {MX2X1} {0.092} {0.000} {0.043} {} {7.323} {7.257} {} {1} {(985.34, 730.66) (989.01, 730.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4846} {} {0.000} {0.000} {0.043} {0.002} {7.323} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.066} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 127
PATH 128
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_7} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_7} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_7} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.323}
    {} {Slack Time} {0.066}
  END_SLK_CLC
  SLK 0.066
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.934} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.934} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_7} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.229} {0.000} {0.240} {} {7.229} {7.163} {} {9} {(950.07, 650.44) (938.85, 652.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[7]} {} {0.000} {0.000} {0.240} {0.038} {7.230} {7.164} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6517} {B} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.045} {} {7.323} {7.257} {} {1} {(941.12, 645.82) (944.79, 645.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4798} {} {0.000} {0.000} {0.045} {0.003} {7.323} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.066} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 128
PATH 129
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_13} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_13} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_13} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.324}
    {} {Slack Time} {0.066}
  END_SLK_CLC
  SLK 0.066
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.934} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.934} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_13} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.228} {0.000} {0.238} {} {7.228} {7.162} {} {9} {(941.49, 741.16) (930.27, 742.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[13]} {} {0.001} {0.000} {0.238} {0.038} {7.229} {7.163} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7231} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.046} {} {7.323} {7.257} {} {1} {(936.50, 746.62) (940.17, 746.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5410} {} {0.000} {0.000} {0.046} {0.003} {7.324} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.066} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 129
PATH 130
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_12} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_12} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_12} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.324}
    {} {Slack Time} {0.067}
  END_SLK_CLC
  SLK 0.067
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.933} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.933} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_12} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.269} {0.000} {0.312} {} {7.269} {7.202} {} {9} {(1072.83, 751.24) (1084.05, 752.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[12]} {} {0.001} {0.000} {0.312} {0.051} {7.270} {7.203} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6442} {B} {^} {Y} {v} {} {NAND2BX1} {0.010} {0.000} {0.045} {} {7.280} {7.213} {} {1} {(1078.77, 745.64) (1079.43, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4735} {} {0.000} {0.000} {0.045} {0.004} {7.280} {7.213} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6440} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.045} {0.000} {0.058} {} {7.324} {7.258} {} {1} {(1076.13, 746.20) (1077.45, 747.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4732} {} {0.000} {0.000} {0.058} {0.003} {7.324} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.067} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 130
PATH 131
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_2} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_2} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_2} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.326}
    {} {Slack Time} {0.068}
  END_SLK_CLC
  SLK 0.068
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.932} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.932} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_2} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.265} {0.000} {0.304} {} {7.265} {7.197} {} {9} {(1012.11, 579.88) (1000.89, 581.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[2]} {} {0.001} {0.000} {0.304} {0.050} {7.266} {7.198} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6372} {B} {^} {Y} {v} {} {NAND2BX1} {0.014} {0.000} {0.048} {} {7.280} {7.211} {} {1} {(1016.73, 590.52) (1017.39, 591.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4675} {} {0.000} {0.000} {0.048} {0.005} {7.280} {7.211} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6370} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.046} {0.000} {0.060} {} {7.326} {7.258} {} {1} {(1016.73, 579.88) (1018.05, 578.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4672} {} {0.000} {0.000} {0.060} {0.003} {7.326} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.068} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 131
PATH 132
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_2} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_2} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_2} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.325}
    {} {Slack Time} {0.068}
  END_SLK_CLC
  SLK 0.068
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.932} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.932} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_2} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.231} {0.000} {0.242} {} {7.231} {7.163} {} {9} {(936.21, 564.76) (924.99, 563.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[2]} {} {0.001} {0.000} {0.243} {0.039} {7.232} {7.164} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6482} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.045} {} {7.325} {7.257} {} {1} {(931.88, 569.38) (935.55, 569.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4768} {} {0.000} {0.000} {0.045} {0.003} {7.325} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.068} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 132
PATH 133
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_5} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_5} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_5} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.326}
    {} {Slack Time} {0.069}
  END_SLK_CLC
  SLK 0.069
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.931} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.931} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_5} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.232} {0.000} {0.245} {} {7.232} {7.163} {} {9} {(877.47, 635.32) (888.69, 633.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[5]} {} {0.001} {0.000} {0.245} {0.039} {7.233} {7.164} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7175} {B} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.044} {} {7.326} {7.257} {} {1} {(886.42, 629.86) (882.75, 629.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5362} {} {0.000} {0.000} {0.044} {0.003} {7.326} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.069} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 133
PATH 134
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_3} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_3} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_3} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.327}
    {} {Slack Time} {0.070}
  END_SLK_CLC
  SLK 0.070
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.930} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.930} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_3} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.232} {0.000} {0.244} {} {7.232} {7.162} {} {9} {(878.13, 610.12) (889.35, 611.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[3]} {} {0.001} {0.000} {0.245} {0.039} {7.233} {7.163} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7161} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.045} {} {7.327} {7.257} {} {1} {(889.06, 605.50) (885.39, 605.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5350} {} {0.000} {0.000} {0.045} {0.003} {7.327} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.070} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 134
PATH 135
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_3} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_3} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_3} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.327}
    {} {Slack Time} {0.070}
  END_SLK_CLC
  SLK 0.070
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.930} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.930} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_3} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.267} {0.000} {0.308} {} {7.267} {7.198} {} {9} {(998.91, 574.84) (1010.13, 573.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[3]} {} {0.001} {0.000} {0.308} {0.050} {7.268} {7.198} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6379} {B} {^} {Y} {v} {} {NAND2BX1} {0.014} {0.000} {0.049} {} {7.282} {7.212} {} {1} {(1004.85, 584.36) (1004.19, 583.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4681} {} {0.000} {0.000} {0.049} {0.005} {7.282} {7.212} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6377} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.045} {0.000} {0.058} {} {7.327} {7.258} {} {1} {(997.59, 579.88) (998.91, 578.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4678} {} {0.000} {0.000} {0.058} {0.003} {7.327} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.070} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 135
PATH 136
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_6} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_6} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_6} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.327}
    {} {Slack Time} {0.070}
  END_SLK_CLC
  SLK 0.070
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.930} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.930} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_6} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.231} {0.000} {0.243} {} {7.231} {7.161} {} {9} {(1096.59, 615.16) (1107.81, 613.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[6]} {} {0.001} {0.000} {0.243} {0.039} {7.232} {7.162} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6734} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.048} {} {7.327} {7.257} {} {1} {(1096.88, 625.66) (1100.55, 625.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4984} {} {0.000} {0.000} {0.048} {0.003} {7.327} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.070} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 136
PATH 137
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_4} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_4} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_4} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.327}
    {} {Slack Time} {0.070}
  END_SLK_CLC
  SLK 0.070
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.930} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.930} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_4} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.234} {0.000} {0.249} {} {7.234} {7.164} {} {9} {(878.13, 625.24) (889.35, 623.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[4]} {} {0.001} {0.000} {0.249} {0.040} {7.235} {7.165} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7168} {B} {^} {Y} {^} {} {MX2X1} {0.092} {0.000} {0.042} {} {7.327} {7.257} {} {1} {(885.76, 619.78) (882.09, 619.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5356} {} {0.000} {0.000} {0.042} {0.002} {7.327} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.070} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 137
PATH 138
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_13} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_13} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_13} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.328}
    {} {Slack Time} {0.070}
  END_SLK_CLC
  SLK 0.070
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.930} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.930} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_13} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.273} {0.000} {0.318} {} {7.273} {7.202} {} {9} {(1042.47, 751.24) (1031.25, 752.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[13]} {} {0.002} {0.000} {0.318} {0.052} {7.274} {7.204} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6449} {B} {^} {Y} {v} {} {NAND2BX1} {0.011} {0.000} {0.047} {} {7.286} {7.215} {} {1} {(1047.09, 745.64) (1046.43, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4741} {} {0.000} {0.000} {0.047} {0.005} {7.286} {7.215} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6447} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.042} {0.000} {0.053} {} {7.328} {7.257} {} {1} {(1040.49, 746.20) (1039.17, 747.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4738} {} {0.000} {0.000} {0.053} {0.002} {7.328} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.070} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 138
PATH 139
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_15} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_15} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_15} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.329}
    {} {Slack Time} {0.071}
  END_SLK_CLC
  SLK 0.071
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.929} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.929} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_15} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.269} {0.000} {0.312} {} {7.269} {7.198} {} {9} {(997.59, 746.20) (986.37, 744.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[15]} {} {0.001} {0.000} {0.312} {0.051} {7.270} {7.198} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7135} {B} {^} {Y} {v} {} {NAND2BX1} {0.011} {0.000} {0.045} {} {7.280} {7.209} {} {1} {(981.75, 755.72) (981.09, 755.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5329} {} {0.000} {0.000} {0.045} {0.004} {7.280} {7.209} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7133} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.049} {0.000} {0.065} {} {7.329} {7.258} {} {1} {(985.71, 756.28) (987.03, 757.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5326} {} {0.000} {0.000} {0.065} {0.004} {7.329} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.071} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 139
PATH 140
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_9} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_9} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_9} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.329}
    {} {Slack Time} {0.071}
  END_SLK_CLC
  SLK 0.071
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.929} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.929} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_9} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.231} {0.000} {0.243} {} {7.231} {7.160} {} {9} {(1051.71, 655.48) (1062.93, 653.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[9]} {} {0.000} {0.000} {0.243} {0.039} {7.231} {7.160} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6643} {B} {^} {Y} {^} {} {MX2X1} {0.097} {0.000} {0.051} {} {7.329} {7.257} {} {1} {(1060.00, 645.82) (1056.33, 645.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4906} {} {0.000} {0.000} {0.051} {0.004} {7.329} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.071} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 140
PATH 141
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_11} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_11} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_11} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.330}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.928} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.928} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_11} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.272} {0.000} {0.324} {} {7.272} {7.200} {} {9} {(993.63, 731.08) (1004.85, 732.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[11]} {} {0.002} {0.000} {0.324} {0.053} {7.274} {7.202} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6435} {B} {^} {Y} {v} {} {NAND2BX1} {0.009} {0.000} {0.045} {} {7.282} {7.210} {} {1} {(1004.85, 715.40) (1004.19, 714.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4729} {} {0.000} {0.000} {0.045} {0.004} {7.282} {7.211} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6433} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.047} {0.000} {0.063} {} {7.329} {7.258} {} {1} {(1000.89, 715.96) (999.57, 717.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4726} {} {0.000} {0.000} {0.063} {0.004} {7.330} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.072} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 141
PATH 142
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_4} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_4} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_4} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.330}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.928} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.928} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_4} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.234} {0.000} {0.249} {} {7.234} {7.162} {} {9} {(1101.87, 584.92) (1090.65, 583.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[4]} {} {0.001} {0.000} {0.249} {0.040} {7.235} {7.163} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6832} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.046} {} {7.330} {7.257} {} {1} {(1090.28, 579.46) (1093.95, 579.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5068} {} {0.000} {0.000} {0.046} {0.003} {7.330} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.072} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 142
PATH 143
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_6} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_6} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_6} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.330}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.928} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.928} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_6} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.234} {0.000} {0.247} {} {7.234} {7.161} {} {9} {(878.79, 650.44) (890.01, 652.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[6]} {} {0.001} {0.000} {0.247} {0.040} {7.234} {7.162} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7182} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.048} {} {7.330} {7.257} {} {1} {(887.74, 639.94) (884.07, 639.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5368} {} {0.000} {0.000} {0.048} {0.003} {7.330} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.072} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 143
PATH 144
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_1} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_1} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_1} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.330}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.927} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.927} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_1} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.232} {0.000} {0.245} {} {7.232} {7.160} {} {12} {(921.03, 564.76) (909.81, 563.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[1]} {} {0.001} {0.000} {0.245} {0.039} {7.233} {7.160} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6475} {B} {^} {Y} {^} {} {MX2X1} {0.097} {0.000} {0.050} {} {7.330} {7.257} {} {1} {(928.66, 569.38) (924.99, 569.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4762} {} {0.000} {0.000} {0.050} {0.004} {7.330} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.073} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 144
PATH 145
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_12} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_12} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_12} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.331}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.927} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.927} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_12} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.278} {0.000} {0.328} {} {7.278} {7.205} {} {9} {(908.49, 736.12) (897.27, 734.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[12]} {} {0.001} {0.000} {0.328} {0.054} {7.279} {7.206} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7002} {B} {^} {Y} {v} {} {NAND2BX1} {0.008} {0.000} {0.045} {} {7.287} {7.214} {} {1} {(905.85, 741.72) (905.19, 742.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5215} {} {0.000} {0.000} {0.045} {0.004} {7.287} {7.214} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7000} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.043} {0.000} {0.056} {} {7.331} {7.257} {} {1} {(902.55, 741.16) (903.87, 740.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5212} {} {0.000} {0.000} {0.056} {0.003} {7.331} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.073} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 145
PATH 146
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_6} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_6} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_6} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.331}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.926} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.926} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_6} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.236} {0.000} {0.251} {} {7.236} {7.162} {} {9} {(1089.33, 620.20) (1100.55, 621.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[6]} {} {0.001} {0.000} {0.252} {0.041} {7.237} {7.163} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6846} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.045} {} {7.331} {7.257} {} {1} {(1090.28, 615.58) (1093.95, 615.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5080} {} {0.000} {0.000} {0.045} {0.003} {7.331} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.074} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 146
PATH 147
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_7} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_7} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_7} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.332}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.925} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.925} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_7} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.237} {0.000} {0.254} {} {7.237} {7.163} {} {9} {(1117.05, 640.36) (1105.83, 642.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[7]} {} {0.001} {0.000} {0.254} {0.041} {7.238} {7.163} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6629} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.045} {} {7.332} {7.257} {} {1} {(1105.46, 635.74) (1109.13, 635.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4894} {} {0.000} {0.000} {0.045} {0.003} {7.332} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.075} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 147
PATH 148
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_9} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_9} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_9} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.332}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.925} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.925} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_9} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.237} {0.000} {0.253} {} {7.237} {7.162} {} {9} {(882.75, 680.68) (893.97, 682.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[9]} {} {0.000} {0.000} {0.253} {0.041} {7.237} {7.162} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7203} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.046} {} {7.332} {7.257} {} {1} {(894.34, 686.14) (890.67, 686.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5386} {} {0.000} {0.000} {0.046} {0.003} {7.332} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.075} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 148
PATH 149
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_0} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_0} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_0} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.333}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.925} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.925} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_0} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.273} {0.000} {0.319} {} {7.273} {7.198} {} {10} {(883.41, 579.88) (872.19, 581.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[0]} {} {0.001} {0.000} {0.319} {0.052} {7.274} {7.199} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7030} {B} {^} {Y} {v} {} {NAND2BX1} {0.009} {0.000} {0.044} {} {7.283} {7.208} {} {1} {(861.63, 574.28) (860.97, 573.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5239} {} {0.000} {0.000} {0.044} {0.004} {7.283} {7.208} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7028} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.050} {0.000} {0.067} {} {7.333} {7.258} {} {1} {(864.27, 574.84) (865.59, 575.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5236} {} {0.000} {0.000} {0.067} {0.005} {7.333} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.075} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 149
PATH 150
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_12} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_12} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_12} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.334}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.923} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.923} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_12} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.241} {0.000} {0.260} {} {7.240} {7.163} {} {9} {(930.93, 746.20) (919.71, 744.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[12]} {} {0.001} {0.000} {0.260} {0.042} {7.241} {7.164} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7224} {B} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.043} {} {7.334} {7.257} {} {1} {(923.30, 740.74) (926.97, 740.60)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5404} {} {0.000} {0.000} {0.043} {0.002} {7.334} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.077} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 150
PATH 151
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_5} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_5} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_5} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.335}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.922} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.922} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_5} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.240} {0.000} {0.260} {} {7.240} {7.163} {} {9} {(1090.65, 589.96) (1101.87, 591.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[5]} {} {0.001} {0.000} {0.260} {0.042} {7.241} {7.164} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6727} {B} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.044} {} {7.335} {7.257} {} {1} {(1099.60, 595.42) (1095.93, 595.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4978} {} {0.000} {0.000} {0.044} {0.003} {7.335} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.078} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 151
PATH 152
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_11} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_11} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_11} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.335}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.922} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.922} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_11} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.238} {0.000} {0.255} {} {7.238} {7.160} {} {9} {(923.67, 721.00) (912.45, 722.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[11]} {} {0.001} {0.000} {0.256} {0.041} {7.239} {7.161} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6545} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.048} {} {7.335} {7.257} {} {1} {(914.72, 716.38) (918.39, 716.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4822} {} {0.000} {0.000} {0.048} {0.003} {7.335} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.078} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 152
PATH 153
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_11} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_11} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_11} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.336}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.922} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.922} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_11} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.240} {0.000} {0.259} {} {7.240} {7.162} {} {9} {(895.95, 726.04) (907.17, 724.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[11]} {} {0.001} {0.000} {0.259} {0.042} {7.241} {7.163} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7217} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.045} {} {7.336} {7.257} {} {1} {(906.22, 720.58) (902.55, 720.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5398} {} {0.000} {0.000} {0.045} {0.003} {7.336} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.078} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 153
PATH 154
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_3} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_3} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_3} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.337}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.921} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.921} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_3} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.238} {0.000} {0.255} {} {7.238} {7.158} {} {9} {(948.75, 600.04) (937.53, 601.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[3]} {} {0.000} {0.000} {0.255} {0.041} {7.238} {7.159} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6489} {B} {^} {Y} {^} {} {MX2X1} {0.098} {0.000} {0.052} {} {7.336} {7.257} {} {1} {(943.18, 589.54) (939.51, 589.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4774} {} {0.000} {0.000} {0.052} {0.004} {7.337} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.079} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 154
PATH 155
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_0} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_0} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_0} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.337}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.921} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.921} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_0} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.279} {0.000} {0.330} {} {7.279} {7.200} {} {10} {(893.31, 584.92) (882.09, 583.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[0]} {} {0.002} {0.000} {0.330} {0.054} {7.281} {7.201} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6918} {B} {^} {Y} {v} {} {NAND2BX1} {0.012} {0.000} {0.048} {} {7.293} {7.214} {} {1} {(893.97, 580.44) (894.63, 581.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5143} {} {0.000} {0.000} {0.048} {0.005} {7.293} {7.214} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6916} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.044} {0.000} {0.055} {} {7.337} {7.258} {} {1} {(888.69, 574.84) (890.01, 575.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5140} {} {0.000} {0.000} {0.055} {0.003} {7.337} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.079} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 155
PATH 156
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_10} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_10} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_10} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.338}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.919} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.919} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_10} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.281} {0.000} {0.333} {} {7.281} {7.200} {} {10} {(874.17, 685.72) (885.39, 684.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[10]} {} {0.001} {0.000} {0.333} {0.055} {7.282} {7.201} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6988} {B} {^} {Y} {v} {} {NAND2BX1} {0.013} {0.000} {0.048} {} {7.295} {7.214} {} {1} {(878.79, 691.32) (878.13, 691.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5203} {} {0.000} {0.000} {0.048} {0.005} {7.295} {7.214} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6986} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.044} {0.000} {0.055} {} {7.338} {7.258} {} {1} {(871.53, 685.72) (872.85, 686.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5200} {} {0.000} {0.000} {0.055} {0.003} {7.338} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.081} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 156
PATH 157
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_9} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_9} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_9} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.339}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.918} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.918} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_9} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.243} {0.000} {0.265} {} {7.243} {7.162} {} {9} {(949.41, 665.56) (938.19, 663.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[9]} {} {0.001} {0.000} {0.265} {0.043} {7.244} {7.162} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6531} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.046} {} {7.339} {7.257} {} {1} {(939.14, 660.10) (942.81, 659.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4810} {} {0.000} {0.000} {0.046} {0.003} {7.339} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.082} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 157
PATH 158
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_2} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_2} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_2} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.340}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.918} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.918} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_2} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.243} {0.000} {0.264} {} {7.243} {7.160} {} {9} {(1018.05, 574.84) (1029.27, 573.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[2]} {} {0.001} {0.000} {0.264} {0.043} {7.243} {7.161} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6706} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.048} {} {7.340} {7.257} {} {1} {(1024.36, 585.34) (1020.69, 585.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4960} {} {0.000} {0.000} {0.048} {0.003} {7.340} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.082} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 158
PATH 159
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_4} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_4} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_4} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.340}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.917} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.917} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_4} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.245} {0.000} {0.269} {} {7.246} {7.163} {} {9} {(948.75, 610.12) (937.53, 611.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[4]} {} {0.001} {0.000} {0.269} {0.044} {7.247} {7.164} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6496} {B} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.043} {} {7.340} {7.257} {} {1} {(942.44, 615.58) (946.11, 615.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4780} {} {0.000} {0.000} {0.043} {0.002} {7.340} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.083} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 159
PATH 160
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_13} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_13} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_13} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.340}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.917} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.917} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_13} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.245} {0.000} {0.268} {} {7.245} {7.162} {} {9} {(1035.87, 731.08) (1024.65, 732.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[13]} {} {0.001} {0.000} {0.268} {0.043} {7.245} {7.163} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6895} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.045} {} {7.340} {7.257} {} {1} {(1030.22, 736.54) (1033.89, 736.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5122} {} {0.000} {0.000} {0.045} {0.003} {7.340} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.083} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 160
PATH 161
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_9} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_9} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_9} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.342}
    {} {Slack Time} {0.084}
  END_SLK_CLC
  SLK 0.084
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.916} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.916} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_9} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.246} {0.000} {0.269} {} {7.246} {7.161} {} {9} {(1049.07, 655.48) (1037.85, 653.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[9]} {} {0.001} {0.000} {0.269} {0.044} {7.247} {7.162} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6867} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.046} {} {7.342} {7.257} {} {1} {(1041.44, 660.10) (1045.11, 659.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5098} {} {0.000} {0.000} {0.046} {0.003} {7.342} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.084} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 161
PATH 162
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_11} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_11} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_11} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.342}
    {} {Slack Time} {0.085}
  END_SLK_CLC
  SLK 0.085
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.915} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.915} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_11} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.248} {0.000} {0.273} {} {7.248} {7.163} {} {9} {(1009.47, 690.76) (998.25, 692.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[11]} {} {0.001} {0.000} {0.273} {0.044} {7.249} {7.164} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6881} {B} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.043} {} {7.342} {7.257} {} {1} {(1003.16, 696.22) (1006.83, 696.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5110} {} {0.000} {0.000} {0.043} {0.002} {7.342} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.085} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 162
PATH 163
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_14} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_14} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_14} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.342}
    {} {Slack Time} {0.085}
  END_SLK_CLC
  SLK 0.085
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.915} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.915} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_14} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.246} {0.000} {0.270} {} {7.246} {7.161} {} {9} {(981.09, 746.20) (969.87, 744.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[14]} {} {0.000} {0.000} {0.270} {0.044} {7.246} {7.162} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7238} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.047} {} {7.342} {7.257} {} {1} {(974.78, 756.70) (978.45, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5416} {} {0.000} {0.000} {0.047} {0.003} {7.342} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.085} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 163
PATH 164
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_7} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_7} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_7} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.342}
    {} {Slack Time} {0.085}
  END_SLK_CLC
  SLK 0.085
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.915} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.915} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_7} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.246} {0.000} {0.270} {} {7.246} {7.162} {} {9} {(880.11, 655.48) (891.33, 653.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[7]} {} {0.001} {0.000} {0.271} {0.044} {7.247} {7.162} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7189} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.046} {} {7.342} {7.257} {} {1} {(885.76, 645.82) (882.09, 645.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5374} {} {0.000} {0.000} {0.046} {0.003} {7.342} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.085} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 164
PATH 165
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_15} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_15} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_15} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.342}
    {} {Slack Time} {0.085}
  END_SLK_CLC
  SLK 0.085
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.915} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.915} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_15} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.245} {0.000} {0.269} {} {7.245} {7.161} {} {9} {(983.07, 741.16) (971.85, 742.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[15]} {} {0.002} {0.000} {0.269} {0.044} {7.247} {7.162} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7245} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.046} {} {7.342} {7.257} {} {1} {(974.78, 736.54) (978.45, 736.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5422} {} {0.000} {0.000} {0.046} {0.003} {7.342} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.085} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 165
PATH 166
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_10} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_10} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_10} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.344}
    {} {Slack Time} {0.087}
  END_SLK_CLC
  SLK 0.087
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.913} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.913} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_10} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.247} {0.000} {0.271} {} {7.247} {7.160} {} {9} {(1010.13, 675.64) (998.91, 673.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[10]} {} {0.002} {0.000} {0.271} {0.044} {7.248} {7.162} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6762} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.047} {} {7.344} {7.257} {} {1} {(1016.44, 676.06) (1012.77, 676.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5008} {} {0.000} {0.000} {0.047} {0.003} {7.344} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.087} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 166
PATH 167
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_2} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_2} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_2} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.344}
    {} {Slack Time} {0.087}
  END_SLK_CLC
  SLK 0.087
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.913} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.913} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_2} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.247} {0.000} {0.272} {} {7.247} {7.160} {} {9} {(890.01, 600.04) (878.79, 601.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[2]} {} {0.002} {0.000} {0.272} {0.044} {7.249} {7.162} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7154} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.046} {} {7.344} {7.257} {} {1} {(896.98, 599.62) (893.31, 599.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5344} {} {0.000} {0.000} {0.046} {0.003} {7.344} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.087} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 167
PATH 168
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_7} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_7} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_7} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.344}
    {} {Slack Time} {0.087}
  END_SLK_CLC
  SLK 0.087
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.913} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.913} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_7} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.248} {0.000} {0.274} {} {7.248} {7.161} {} {9} {(1110.45, 650.44) (1099.23, 652.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[7]} {} {0.000} {0.000} {0.274} {0.044} {7.248} {7.161} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6741} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.047} {} {7.344} {7.257} {} {1} {(1100.18, 655.90) (1103.85, 656.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4990} {} {0.000} {0.000} {0.047} {0.003} {7.344} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.087} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 168
PATH 169
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_13} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_13} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_13} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.345}
    {} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.912} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.912} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_13} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.249} {0.000} {0.275} {} {7.249} {7.161} {} {9} {(965.25, 721.00) (976.47, 722.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[13]} {} {0.001} {0.000} {0.276} {0.045} {7.250} {7.162} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6559} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.046} {} {7.345} {7.257} {} {1} {(963.56, 730.66) (967.23, 730.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4834} {} {0.000} {0.000} {0.046} {0.003} {7.345} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.088} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 169
PATH 170
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_9} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_9} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_9} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.345}
    {} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.912} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.912} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_9} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.247} {0.000} {0.271} {} {7.247} {7.159} {} {9} {(1074.81, 645.40) (1063.59, 643.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[9]} {} {0.001} {0.000} {0.271} {0.044} {7.247} {7.159} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6755} {B} {^} {Y} {^} {} {MX2X1} {0.098} {0.000} {0.051} {} {7.345} {7.257} {} {1} {(1066.52, 655.90) (1070.19, 656.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5002} {} {0.000} {0.000} {0.051} {0.004} {7.345} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.088} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 170
PATH 171
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_5} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_5} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_5} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.347}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.910} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.910} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_5} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.252} {0.000} {0.280} {} {7.252} {7.162} {} {9} {(948.75, 625.24) (937.53, 623.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[5]} {} {0.001} {0.000} {0.281} {0.046} {7.253} {7.163} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6503} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.044} {} {7.347} {7.257} {} {1} {(940.46, 619.78) (944.13, 619.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4786} {} {0.000} {0.000} {0.044} {0.003} {7.347} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.090} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 171
PATH 172
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_15} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_15} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_15} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.347}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.910} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.910} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_15} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.250} {0.000} {0.277} {} {7.250} {7.160} {} {9} {(1055.67, 761.32) (1044.45, 763.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[15]} {} {0.001} {0.000} {0.277} {0.045} {7.251} {7.161} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6685} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.047} {} {7.347} {7.257} {} {1} {(1056.70, 750.82) (1053.03, 750.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4942} {} {0.000} {0.000} {0.047} {0.003} {7.347} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.090} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 172
PATH 173
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_11} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_11} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_11} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.347}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.910} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.910} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_11} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.253} {0.000} {0.282} {} {7.253} {7.163} {} {9} {(1011.45, 690.76) (1022.67, 692.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[11]} {} {0.001} {0.000} {0.283} {0.046} {7.253} {7.164} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6769} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.043} {} {7.347} {7.257} {} {1} {(1017.76, 686.14) (1014.09, 686.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5014} {} {0.000} {0.000} {0.043} {0.002} {7.347} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.090} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 173
PATH 174
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_8} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_8} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_8} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.347}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.910} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.910} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_8} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.252} {0.000} {0.280} {} {7.252} {7.161} {} {9} {(894.63, 675.64) (883.41, 673.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[8]} {} {0.001} {0.000} {0.280} {0.046} {7.253} {7.163} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7196} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.044} {} {7.347} {7.257} {} {1} {(890.30, 670.18) (893.97, 670.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5380} {} {0.000} {0.000} {0.044} {0.003} {7.347} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.090} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 174
PATH 175
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_14} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_14} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_14} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.348}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.909} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.909} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_14} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.254} {0.000} {0.284} {} {7.254} {7.163} {} {9} {(1020.69, 731.08) (1009.47, 732.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[14]} {} {0.001} {0.000} {0.285} {0.046} {7.255} {7.164} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6902} {B} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.042} {} {7.348} {7.257} {} {1} {(1013.72, 736.54) (1017.39, 736.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5128} {} {0.000} {0.000} {0.042} {0.002} {7.348} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.091} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 175
PATH 176
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_3} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_3} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_3} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.348}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.909} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.909} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_3} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.252} {0.000} {0.281} {} {7.252} {7.161} {} {9} {(1000.23, 589.96) (1011.45, 591.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[3]} {} {0.000} {0.000} {0.281} {0.046} {7.253} {7.162} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6713} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.046} {} {7.348} {7.257} {} {1} {(1011.82, 585.34) (1008.15, 585.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4966} {} {0.000} {0.000} {0.046} {0.003} {7.348} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.091} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 176
PATH 177
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_14} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_14} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_14} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.350}
    {} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.908} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.908} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_14} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.294} {0.000} {0.363} {} {7.294} {7.202} {} {9} {(1000.89, 756.28) (989.67, 754.60)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[14]} {} {0.001} {0.000} {0.363} {0.060} {7.295} {7.203} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6456} {B} {^} {Y} {v} {} {NAND2BX1} {0.010} {0.000} {0.049} {} {7.305} {7.212} {} {1} {(1002.87, 761.88) (1002.21, 762.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4747} {} {0.000} {0.000} {0.049} {0.005} {7.305} {7.212} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6454} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.045} {0.000} {0.058} {} {7.350} {7.258} {} {1} {(994.29, 761.32) (992.97, 760.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4744} {} {0.000} {0.000} {0.058} {0.003} {7.350} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.092} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 177
PATH 178
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_6} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_6} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_6} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.349}
    {} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.908} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.908} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_6} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.253} {0.000} {0.283} {} {7.253} {7.161} {} {9} {(1105.17, 620.20) (1116.39, 621.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[6]} {} {0.001} {0.000} {0.283} {0.046} {7.254} {7.162} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6622} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.046} {} {7.349} {7.257} {} {1} {(1110.74, 615.58) (1114.41, 615.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4888} {} {0.000} {0.000} {0.046} {0.003} {7.349} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.092} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 178
PATH 179
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_13} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_13} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_13} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.350}
    {} {Slack Time} {0.093}
  END_SLK_CLC
  SLK 0.093
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.907} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.907} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_13} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.248} {0.000} {0.274} {} {7.248} {7.156} {} {9} {(1073.49, 761.32) (1084.71, 763.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[13]} {} {0.002} {0.000} {0.275} {0.045} {7.250} {7.157} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6671} {B} {^} {Y} {^} {} {MX2X1} {0.100} {0.000} {0.054} {} {7.350} {7.257} {} {1} {(1065.20, 750.82) (1068.87, 750.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4930} {} {0.000} {0.000} {0.054} {0.004} {7.350} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.093} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 179
PATH 180
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_15} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_15} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_15} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.351}
    {} {Slack Time} {0.094}
  END_SLK_CLC
  SLK 0.094
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.906} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.906} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_15} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.252} {0.000} {0.280} {} {7.252} {7.158} {} {9} {(1026.63, 741.16) (1015.41, 742.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[15]} {} {0.001} {0.000} {0.281} {0.046} {7.253} {7.159} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6797} {B} {^} {Y} {^} {} {MX2X1} {0.098} {0.000} {0.050} {} {7.351} {7.257} {} {1} {(1034.26, 746.62) (1030.59, 746.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5038} {} {0.000} {0.000} {0.050} {0.004} {7.351} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.094} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 180
PATH 181
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_3} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_3} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_3} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.351}
    {} {Slack Time} {0.094}
  END_SLK_CLC
  SLK 0.094
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.906} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.906} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_3} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.254} {0.000} {0.285} {} {7.254} {7.160} {} {9} {(1000.89, 605.08) (1012.11, 603.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[3]} {} {0.000} {0.000} {0.285} {0.046} {7.255} {7.161} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6825} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.048} {} {7.351} {7.257} {} {1} {(1012.48, 599.62) (1008.81, 599.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5062} {} {0.000} {0.000} {0.048} {0.003} {7.351} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.094} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 181
PATH 182
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_5} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_5} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_5} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.351}
    {} {Slack Time} {0.094}
  END_SLK_CLC
  SLK 0.094
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.906} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.906} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_5} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.251} {0.000} {0.279} {} {7.251} {7.157} {} {9} {(1106.49, 600.04) (1095.27, 601.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[5]} {} {0.001} {0.000} {0.279} {0.045} {7.252} {7.158} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6839} {B} {^} {Y} {^} {} {MX2X1} {0.099} {0.000} {0.052} {} {7.351} {7.257} {} {1} {(1090.94, 609.70) (1094.61, 609.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5074} {} {0.000} {0.000} {0.052} {0.004} {7.351} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.094} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 182
PATH 183
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_4} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_4} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_4} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.353}
    {} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.905} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.905} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_4} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.250} {0.000} {0.284} {} {7.250} {7.155} {} {9} {(1089.33, 574.84) (1100.55, 573.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[4]} {} {0.003} {0.000} {0.284} {0.046} {7.253} {7.158} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6608} {B} {^} {Y} {^} {} {MX2X1} {0.100} {0.000} {0.053} {} {7.353} {7.257} {} {1} {(1083.10, 579.46) (1079.43, 579.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4876} {} {0.000} {0.000} {0.053} {0.004} {7.353} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.095} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 183
PATH 184
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_1} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_1} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_1} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.353}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.904} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.904} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_1} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.259} {0.000} {0.293} {} {7.259} {7.163} {} {12} {(898.59, 574.84) (909.81, 573.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[1]} {} {0.001} {0.000} {0.293} {0.048} {7.260} {7.164} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7147} {B} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.043} {} {7.353} {7.257} {} {1} {(904.90, 569.38) (901.23, 569.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5338} {} {0.000} {0.000} {0.043} {0.002} {7.353} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.096} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 184
PATH 185
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_8} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_8} {D} {SDFFNXL} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_8} {Q} {SDFFNXL} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.280}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.377}
    {} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.903} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.903} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_8} {CKN} {v} {Q} {^} {} {SDFFNXL} {0.322} {0.000} {0.363} {} {7.322} {7.224} {} {9} {(880.11, 665.56) (870.21, 664.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[8]} {} {0.001} {0.000} {0.363} {0.045} {7.322} {7.225} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7086} {B} {^} {Y} {v} {} {NAND2BX1} {0.010} {0.000} {0.048} {} {7.332} {7.235} {} {1} {(880.11, 661.08) (880.77, 661.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5287} {} {0.000} {0.000} {0.048} {0.005} {7.332} {7.235} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7084} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.045} {0.000} {0.058} {} {7.377} {7.280} {} {1} {(878.79, 670.60) (877.47, 669.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5284} {} {0.000} {0.000} {0.058} {0.003} {7.377} {7.280} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.097} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 185
PATH 186
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_3} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_3} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_3} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.356}
    {} {Slack Time} {0.098}
  END_SLK_CLC
  SLK 0.098
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.902} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.902} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_3} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.254} {0.000} {0.284} {} {7.254} {7.156} {} {9} {(1000.23, 564.76) (1011.45, 563.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[3]} {} {0.001} {0.000} {0.285} {0.046} {7.255} {7.157} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6601} {B} {^} {Y} {^} {} {MX2X1} {0.101} {0.000} {0.055} {} {7.356} {7.257} {} {1} {(1015.78, 575.26) (1012.11, 575.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4870} {} {0.000} {0.000} {0.055} {0.005} {7.356} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.098} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.098} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 186
PATH 187
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_6} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_6} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_6} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.356}
    {} {Slack Time} {0.099}
  END_SLK_CLC
  SLK 0.099
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.901} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.901} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_6} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.260} {0.000} {0.295} {} {7.260} {7.161} {} {9} {(950.07, 640.36) (938.85, 642.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[6]} {} {0.001} {0.000} {0.295} {0.048} {7.261} {7.162} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6510} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.045} {} {7.356} {7.257} {} {1} {(940.46, 635.74) (944.13, 635.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4792} {} {0.000} {0.000} {0.045} {0.003} {7.356} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.099} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.099} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 187
PATH 188
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_14} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_14} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_14} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.356}
    {} {Slack Time} {0.099}
  END_SLK_CLC
  SLK 0.099
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.901} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.901} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_14} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.261} {0.000} {0.297} {} {7.261} {7.163} {} {9} {(981.75, 731.08) (970.53, 732.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[14]} {} {0.001} {0.000} {0.298} {0.049} {7.262} {7.164} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6566} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.043} {} {7.356} {7.257} {} {1} {(982.78, 736.54) (979.11, 736.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4840} {} {0.000} {0.000} {0.043} {0.002} {7.356} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.099} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.099} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 188
PATH 189
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_14} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_14} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_14} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.358}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.900} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.900} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_14} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.261} {0.000} {0.301} {} {7.261} {7.160} {} {9} {(1012.77, 746.20) (1001.55, 744.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[14]} {} {0.001} {0.000} {0.301} {0.049} {7.262} {7.162} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6790} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.045} {} {7.357} {7.257} {} {1} {(1009.84, 740.74) (1006.17, 740.60)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5032} {} {0.000} {0.000} {0.045} {0.003} {7.358} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.100} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.100} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 189
PATH 190
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_1} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_1} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_1} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.359}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.899} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.899} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_1} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.305} {0.000} {0.377} {} {7.305} {7.204} {} {10} {(852.39, 584.92) (863.61, 583.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[1]} {} {0.001} {0.000} {0.377} {0.062} {7.306} {7.205} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7037} {B} {^} {Y} {v} {} {NAND2BX1} {0.006} {0.000} {0.046} {} {7.312} {7.211} {} {1} {(845.13, 580.44) (844.47, 581.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5245} {} {0.000} {0.000} {0.046} {0.005} {7.312} {7.211} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7035} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.047} {0.000} {0.061} {} {7.359} {7.258} {} {1} {(845.79, 589.96) (847.11, 588.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5242} {} {0.000} {0.000} {0.061} {0.004} {7.359} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.101} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 190
PATH 191
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_10} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_10} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_10} {QN} {SDFFNX1} {v} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.360}
    {} {Slack Time} {0.102}
  END_SLK_CLC
  SLK 0.102
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.898} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.898} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_10} {CKN} {v} {QN} {v} {} {SDFFNX1} {0.250} {0.000} {0.148} {} {7.250} {7.148} {} {11} {(894.63, 690.76) (882.09, 691.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_492} {} {0.002} {0.000} {0.148} {0.041} {7.252} {7.150} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7098} {A1} {v} {Y} {^} {} {OAI21XL} {0.109} {0.000} {0.073} {} {7.360} {7.258} {} {1} {(901.89, 695.80) (900.57, 696.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5296} {} {0.000} {0.000} {0.073} {0.004} {7.360} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.102} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 191
PATH 192
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_12} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_12} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_12} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.360}
    {} {Slack Time} {0.102}
  END_SLK_CLC
  SLK 0.102
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.898} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.898} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_12} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.264} {0.000} {0.301} {} {7.264} {7.161} {} {9} {(1058.31, 756.28) (1069.53, 754.60)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[12]} {} {0.000} {0.000} {0.301} {0.049} {7.264} {7.162} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6664} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.046} {} {7.360} {7.257} {} {1} {(1062.64, 750.82) (1058.97, 750.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4924} {} {0.000} {0.000} {0.046} {0.003} {7.360} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.102} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 192
PATH 193
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_14} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_14} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_14} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.359}
    {} {Slack Time} {0.102}
  END_SLK_CLC
  SLK 0.102
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.898} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.898} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_14} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.264} {0.000} {0.302} {} {7.264} {7.161} {} {9} {(1015.41, 746.20) (1026.63, 744.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[14]} {} {0.001} {0.000} {0.302} {0.049} {7.264} {7.162} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6678} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.045} {} {7.359} {7.257} {} {1} {(1022.38, 736.54) (1018.71, 736.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4936} {} {0.000} {0.000} {0.045} {0.003} {7.359} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.102} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 193
PATH 194
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_12} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_12} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_12} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.362}
    {} {Slack Time} {0.104}
  END_SLK_CLC
  SLK 0.104
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.896} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.896} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_12} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.262} {0.000} {0.298} {} {7.262} {7.157} {} {9} {(1014.75, 761.32) (1025.97, 763.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[12]} {} {0.001} {0.000} {0.298} {0.049} {7.262} {7.158} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6776} {B} {^} {Y} {^} {} {MX2X1} {0.099} {0.000} {0.052} {} {7.362} {7.257} {} {1} {(1025.68, 750.82) (1022.01, 750.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5020} {} {0.000} {0.000} {0.052} {0.004} {7.362} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.104} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 194
PATH 195
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_1} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_1} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_1} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.364}
    {} {Slack Time} {0.106}
  END_SLK_CLC
  SLK 0.106
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.894} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.894} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_1} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.314} {0.000} {0.402} {} {7.314} {7.209} {} {11} {(862.29, 579.88) (851.07, 581.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[1]} {} {0.002} {0.000} {0.402} {0.066} {7.316} {7.211} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6925} {B} {^} {Y} {v} {} {NAND2BX1} {0.001} {0.000} {0.045} {} {7.317} {7.211} {} {1} {(869.55, 580.44) (868.89, 581.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5149} {} {0.000} {0.000} {0.045} {0.004} {7.317} {7.212} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6923} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.046} {0.000} {0.061} {} {7.363} {7.258} {} {1} {(867.57, 584.92) (866.25, 586.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5146} {} {0.000} {0.000} {0.061} {0.004} {7.364} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.106} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 195
PATH 196
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_8} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_8} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_8} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.364}
    {} {Slack Time} {0.106}
  END_SLK_CLC
  SLK 0.106
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.894} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.894} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_8} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.316} {0.000} {0.405} {} {7.316} {7.210} {} {11} {(1007.49, 650.44) (1018.71, 652.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[8]} {} {0.002} {0.000} {0.405} {0.067} {7.318} {7.212} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6414} {B} {^} {Y} {v} {} {NAND2BX1} {0.002} {0.000} {0.047} {} {7.320} {7.214} {} {1} {(1013.43, 644.84) (1012.77, 644.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4711} {} {0.000} {0.000} {0.047} {0.005} {7.320} {7.214} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6412} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.044} {0.000} {0.056} {} {7.364} {7.258} {} {1} {(1007.49, 645.40) (1008.81, 646.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4708} {} {0.000} {0.000} {0.056} {0.003} {7.364} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.106} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 196
PATH 197
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_11} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_11} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_11} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.364}
    {} {Slack Time} {0.107}
  END_SLK_CLC
  SLK 0.107
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.893} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.893} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_11} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.267} {0.000} {0.307} {} {7.267} {7.160} {} {9} {(1010.79, 695.80) (1022.01, 694.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[11]} {} {0.001} {0.000} {0.308} {0.050} {7.267} {7.161} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6657} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.047} {} {7.364} {7.257} {} {1} {(1017.76, 706.30) (1014.09, 706.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4918} {} {0.000} {0.000} {0.047} {0.003} {7.364} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.107} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.107} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 197
PATH 198
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_15} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_15} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_15} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.366}
    {} {Slack Time} {0.108}
  END_SLK_CLC
  SLK 0.108
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.892} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.892} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_15} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.264} {0.000} {0.303} {} {7.264} {7.156} {} {9} {(1027.95, 721.00) (1016.73, 722.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[15]} {} {0.001} {0.000} {0.303} {0.050} {7.265} {7.157} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6909} {B} {^} {Y} {^} {} {MX2X1} {0.101} {0.000} {0.054} {} {7.366} {7.257} {} {1} {(1024.94, 736.54) (1028.61, 736.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5134} {} {0.000} {0.000} {0.054} {0.004} {7.366} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.108} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 198
PATH 199
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_13} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_13} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_13} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.258}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.367}
    {} {Slack Time} {0.110}
  END_SLK_CLC
  SLK 0.110
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.890} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.890} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_13} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.264} {0.000} {0.303} {} {7.264} {7.155} {} {9} {(1041.81, 761.32) (1030.59, 763.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[13]} {} {0.001} {0.000} {0.303} {0.050} {7.266} {7.156} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6783} {B} {^} {Y} {^} {} {MX2X1} {0.101} {0.000} {0.055} {} {7.367} {7.257} {} {1} {(1050.10, 750.82) (1046.43, 750.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5026} {} {0.000} {0.000} {0.055} {0.005} {7.367} {7.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.110} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.110} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 199
PATH 200
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_0} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_0} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_0} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.369}
    {} {Slack Time} {0.111}
  END_SLK_CLC
  SLK 0.111
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.889} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.889} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_0} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.270} {0.000} {0.320} {} {7.270} {7.158} {} {10} {(1023.99, 554.68) (1035.21, 553.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[0]} {} {0.002} {0.000} {0.320} {0.052} {7.272} {7.160} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6580} {B} {^} {Y} {^} {} {MX2X1} {0.097} {0.000} {0.048} {} {7.369} {7.257} {} {1} {(1032.28, 565.18) (1028.61, 565.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4852} {} {0.000} {0.000} {0.048} {0.003} {7.369} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.111} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 200
PATH 201
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_10} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_10} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_10} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.370}
    {} {Slack Time} {0.113}
  END_SLK_CLC
  SLK 0.113
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.887} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.887} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_10} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.272} {0.000} {0.317} {} {7.272} {7.159} {} {9} {(1010.13, 680.68) (998.91, 682.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[10]} {} {0.001} {0.000} {0.318} {0.052} {7.273} {7.161} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6650} {B} {^} {Y} {^} {} {MX2X1} {0.097} {0.000} {0.047} {} {7.370} {7.257} {} {1} {(1005.88, 686.14) (1002.21, 686.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4912} {} {0.000} {0.000} {0.047} {0.003} {7.370} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.113} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.113} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 201
PATH 202
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_2} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_2} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_2} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.371}
    {} {Slack Time} {0.113}
  END_SLK_CLC
  SLK 0.113
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.887} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.887} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_2} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.271} {0.000} {0.314} {} {7.271} {7.157} {} {9} {(1001.55, 559.72) (1012.77, 561.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[2]} {} {0.001} {0.000} {0.314} {0.052} {7.271} {7.158} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6594} {B} {^} {Y} {^} {} {MX2X1} {0.099} {0.000} {0.052} {} {7.371} {7.257} {} {1} {(1019.08, 565.18) (1015.41, 565.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4864} {} {0.000} {0.000} {0.052} {0.004} {7.371} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.113} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.113} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 202
PATH 203
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_1} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_1} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_1} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.374}
    {} {Slack Time} {0.117}
  END_SLK_CLC
  SLK 0.117
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.883} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.883} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_1} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.280} {0.000} {0.332} {} {7.280} {7.163} {} {12} {(1020.69, 620.20) (1031.91, 621.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[1]} {} {0.001} {0.000} {0.332} {0.055} {7.281} {7.163} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6699} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.043} {} {7.374} {7.257} {} {1} {(1027.66, 615.58) (1023.99, 615.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4954} {} {0.000} {0.000} {0.043} {0.002} {7.374} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.117} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.117} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 203
PATH 204
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_10} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_10} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_10} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.375}
    {} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.882} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.882} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_10} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.278} {0.000} {0.327} {} {7.278} {7.160} {} {11} {(895.95, 695.80) (884.73, 694.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[10]} {} {0.001} {0.000} {0.328} {0.054} {7.279} {7.162} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7210} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.046} {} {7.375} {7.257} {} {1} {(892.36, 700.42) (888.69, 700.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5392} {} {0.000} {0.000} {0.046} {0.003} {7.375} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.118} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 204
PATH 205
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/bit_cnt_reg_0} {CK}
  ENDPT {DTMF_INST/SPI_INST/bit_cnt_reg_0} {D} {SDFFRHQX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_0} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.299}
    {} {Slack Time} {0.121}
  END_SLK_CLC
  SLK 0.121
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {-0.121} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {-0.121} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_0} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.216} {0.000} {0.155} {} {0.216} {0.095} {} {6} {(624.69, 746.20) (609.51, 746.76)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[0]} {} {0.001} {0.000} {0.156} {0.040} {0.216} {0.096} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_70} {A} {v} {Y} {^} {} {NOR2X1} {0.082} {0.000} {0.089} {} {0.299} {0.178} {} {1} {(626.67, 735.56) (626.01, 736.12)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2547} {} {0.000} {0.000} {0.089} {0.004} {0.299} {0.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {0.121} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {0.121} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 205
PATH 206
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_1} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_1} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_1} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.387}
    {} {Slack Time} {0.130}
  END_SLK_CLC
  SLK 0.130
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.870} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.870} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_1} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.288} {0.000} {0.345} {} {7.288} {7.158} {} {10} {(1030.59, 559.72) (1019.37, 561.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[1]} {} {0.001} {0.000} {0.346} {0.057} {7.289} {7.159} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6587} {B} {^} {Y} {^} {} {MX2X1} {0.098} {0.000} {0.049} {} {7.387} {7.257} {} {1} {(1020.32, 569.38) (1023.99, 569.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4858} {} {0.000} {0.000} {0.049} {0.004} {7.387} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.130} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 206
PATH 207
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_8} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_8} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_8} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.413}
    {} {Slack Time} {0.156}
  END_SLK_CLC
  SLK 0.156
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.844} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.844} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_8} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.317} {0.000} {0.398} {} {7.317} {7.161} {} {10} {(1008.15, 635.32) (1019.37, 633.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[8]} {} {0.002} {0.000} {0.398} {0.066} {7.318} {7.163} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6636} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.044} {} {7.413} {7.257} {} {1} {(1016.44, 639.94) (1012.77, 639.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4900} {} {0.000} {0.000} {0.044} {0.003} {7.413} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.156} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.156} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 207
PATH 208
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_1} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_1} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_1} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {7.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.416}
    {} {Slack Time} {0.159}
  END_SLK_CLC
  SLK 0.159
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {6.841} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {6.841} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_1} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.318} {0.000} {0.400} {} {7.318} {7.159} {} {13} {(1014.75, 615.16) (1003.53, 613.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[1]} {} {0.002} {0.000} {0.400} {0.067} {7.319} {7.161} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6811} {B} {^} {Y} {^} {} {MX2X1} {0.097} {0.000} {0.047} {} {7.416} {7.257} {} {1} {(1007.78, 625.66) (1011.45, 625.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5050} {} {0.000} {0.000} {0.047} {0.003} {7.416} {7.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {=} {Beginpoint Arrival Time} {7.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.000} {} {7.000} {7.159} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_rcc_clk} {} {0.000} {0.000} {0.000} {0.000} {7.000} {7.159} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 208
PATH 209
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK}
  ENDPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {D} {SDFFRHQX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {Q} {SDFFRHQX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.349}
    {} {Slack Time} {0.171}
  END_SLK_CLC
  SLK 0.171
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {-0.171} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {-0.171} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK} {^} {Q} {^} {} {SDFFRHQX1} {0.271} {0.000} {0.272} {} {0.271} {0.100} {} {5} {(627.33, 756.28) (612.15, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[3]} {} {0.000} {0.000} {0.272} {0.026} {0.271} {0.100} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_92} {A} {^} {Y} {v} {} {NAND2X1} {0.020} {0.000} {0.073} {} {0.292} {0.120} {} {1} {(612.15, 751.24) (612.15, 750.68)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2566} {} {0.000} {0.000} {0.073} {0.004} {0.292} {0.120} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_90} {B0} {v} {Y} {^} {} {OAI21XL} {0.057} {0.000} {0.069} {} {0.349} {0.178} {} {1} {(616.77, 750.68) (616.77, 750.12)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2563} {} {0.000} {0.000} {0.069} {0.004} {0.349} {0.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {0.171} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {0.171} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 209
PATH 210
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/bit_cnt_reg_2} {CK}
  ENDPT {DTMF_INST/SPI_INST/bit_cnt_reg_2} {D} {SDFFRHQX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_2} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.352}
    {} {Slack Time} {0.174}
  END_SLK_CLC
  SLK 0.174
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {-0.174} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {-0.174} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_2} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.190} {0.000} {0.120} {} {0.190} {0.016} {} {5} {(633.93, 751.24) (618.75, 750.68)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[2]} {} {0.001} {0.000} {0.120} {0.028} {0.191} {0.017} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_27} {A} {v} {Y} {^} {} {NOR2X1} {0.078} {0.000} {0.094} {} {0.270} {0.096} {} {1} {(638.55, 751.80) (639.21, 751.24)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_31} {} {0.000} {0.000} {0.094} {0.005} {0.270} {0.096} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_101732} {B0} {^} {Y} {v} {} {AOI21X1} {0.031} {0.000} {0.043} {} {0.301} {0.127} {} {1} {(636.57, 751.80) (636.57, 752.36)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/nbus_469[2]} {} {0.000} {0.000} {0.043} {0.006} {0.301} {0.127} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_84} {A} {v} {Y} {^} {} {NOR2X1} {0.051} {0.000} {0.073} {} {0.352} {0.178} {} {1} {(635.91, 755.72) (635.25, 756.28)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2559} {} {0.000} {0.000} {0.073} {0.004} {0.352} {0.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {0.174} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {0.174} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 210
PATH 211
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/bit_cnt_reg_1} {CK}
  ENDPT {DTMF_INST/SPI_INST/bit_cnt_reg_1} {D} {SDFFRHQX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_1} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.356}
    {} {Slack Time} {0.178}
  END_SLK_CLC
  SLK 0.178
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {-0.178} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {-0.178} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_1} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.193} {0.000} {0.124} {} {0.193} {0.015} {} {5} {(632.61, 741.16) (617.43, 740.60)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[1]} {} {0.001} {0.000} {0.124} {0.029} {0.194} {0.016} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_9} {A} {v} {Y} {v} {} {XNOR2X1} {0.112} {0.000} {0.043} {} {0.306} {0.128} {} {1} {(629.97, 745.64) (633.93, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/nbus_469[1]} {} {0.000} {0.000} {0.043} {0.006} {0.306} {0.128} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_77} {A} {v} {Y} {^} {} {NOR2X1} {0.050} {0.000} {0.071} {} {0.356} {0.178} {} {1} {(636.57, 741.72) (635.91, 741.16)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2553} {} {0.000} {0.000} {0.071} {0.003} {0.356} {0.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {0.178} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {0.178} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 211
PATH 212
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_0} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_0} {E} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.593}
    {} {Slack Time} {0.435}
  END_SLK_CLC
  SLK 0.435
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {-0.435} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {-0.435} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.186} {0.000} {0.115} {} {0.186} {-0.249} {} {5} {(627.33, 756.28) (612.15, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[3]} {} {0.000} {0.000} {0.115} {0.026} {0.186} {-0.249} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_82315} {AN} {v} {Y} {v} {} {NOR4BX1} {0.186} {0.000} {0.156} {} {0.372} {-0.063} {} {8} {(634.59, 745.64) (635.91, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_23} {} {0.000} {0.000} {0.156} {0.042} {0.373} {-0.062} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_278} {A} {v} {Y} {^} {} {INVX1} {0.220} {0.000} {0.326} {} {0.593} {0.158} {} {8} {(639.87, 745.64) (640.53, 746.20)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2679} {} {0.001} {0.000} {0.326} {0.050} {0.593} {0.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {0.435} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {0.435} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 212
PATH 213
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_2} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_2} {E} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.593}
    {} {Slack Time} {0.435}
  END_SLK_CLC
  SLK 0.435
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {-0.435} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {-0.435} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.186} {0.000} {0.115} {} {0.186} {-0.249} {} {5} {(627.33, 756.28) (612.15, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[3]} {} {0.000} {0.000} {0.115} {0.026} {0.186} {-0.249} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_82315} {AN} {v} {Y} {v} {} {NOR4BX1} {0.186} {0.000} {0.156} {} {0.372} {-0.063} {} {8} {(634.59, 745.64) (635.91, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_23} {} {0.000} {0.000} {0.156} {0.042} {0.373} {-0.062} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_278} {A} {v} {Y} {^} {} {INVX1} {0.220} {0.000} {0.326} {} {0.593} {0.158} {} {8} {(639.87, 745.64) (640.53, 746.20)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2679} {} {0.001} {0.000} {0.326} {0.050} {0.593} {0.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {0.435} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {0.435} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 213
PATH 214
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_1} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_1} {E} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.593}
    {} {Slack Time} {0.435}
  END_SLK_CLC
  SLK 0.435
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {-0.435} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {-0.435} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.186} {0.000} {0.115} {} {0.186} {-0.249} {} {5} {(627.33, 756.28) (612.15, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[3]} {} {0.000} {0.000} {0.115} {0.026} {0.186} {-0.249} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_82315} {AN} {v} {Y} {v} {} {NOR4BX1} {0.186} {0.000} {0.156} {} {0.372} {-0.063} {} {8} {(634.59, 745.64) (635.91, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_23} {} {0.000} {0.000} {0.156} {0.042} {0.373} {-0.062} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_278} {A} {v} {Y} {^} {} {INVX1} {0.220} {0.000} {0.326} {} {0.593} {0.158} {} {8} {(639.87, 745.64) (640.53, 746.20)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2679} {} {0.001} {0.000} {0.326} {0.050} {0.593} {0.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {0.435} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {0.435} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 214
PATH 215
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_7} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_7} {E} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.593}
    {} {Slack Time} {0.435}
  END_SLK_CLC
  SLK 0.435
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {-0.435} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {-0.435} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.186} {0.000} {0.115} {} {0.186} {-0.249} {} {5} {(627.33, 756.28) (612.15, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[3]} {} {0.000} {0.000} {0.115} {0.026} {0.186} {-0.249} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_82315} {AN} {v} {Y} {v} {} {NOR4BX1} {0.186} {0.000} {0.156} {} {0.372} {-0.063} {} {8} {(634.59, 745.64) (635.91, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_23} {} {0.000} {0.000} {0.156} {0.042} {0.373} {-0.063} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_278} {A} {v} {Y} {^} {} {INVX1} {0.220} {0.000} {0.326} {} {0.593} {0.157} {} {8} {(639.87, 745.64) (640.53, 746.20)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2679} {} {0.001} {0.000} {0.326} {0.050} {0.593} {0.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {0.435} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {0.435} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 215
PATH 216
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_6} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_6} {E} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.593}
    {} {Slack Time} {0.435}
  END_SLK_CLC
  SLK 0.435
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {-0.435} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {-0.435} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.186} {0.000} {0.115} {} {0.186} {-0.249} {} {5} {(627.33, 756.28) (612.15, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[3]} {} {0.000} {0.000} {0.115} {0.026} {0.186} {-0.249} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_82315} {AN} {v} {Y} {v} {} {NOR4BX1} {0.186} {0.000} {0.156} {} {0.372} {-0.063} {} {8} {(634.59, 745.64) (635.91, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_23} {} {0.000} {0.000} {0.156} {0.042} {0.373} {-0.063} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_278} {A} {v} {Y} {^} {} {INVX1} {0.220} {0.000} {0.326} {} {0.593} {0.157} {} {8} {(639.87, 745.64) (640.53, 746.20)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2679} {} {0.001} {0.000} {0.326} {0.050} {0.593} {0.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {0.435} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {0.435} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 216
PATH 217
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_4} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_4} {E} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.593}
    {} {Slack Time} {0.435}
  END_SLK_CLC
  SLK 0.435
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {-0.435} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {-0.435} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.186} {0.000} {0.115} {} {0.186} {-0.250} {} {5} {(627.33, 756.28) (612.15, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[3]} {} {0.000} {0.000} {0.115} {0.026} {0.186} {-0.249} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_82315} {AN} {v} {Y} {v} {} {NOR4BX1} {0.186} {0.000} {0.156} {} {0.372} {-0.063} {} {8} {(634.59, 745.64) (635.91, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_23} {} {0.000} {0.000} {0.156} {0.042} {0.373} {-0.063} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_278} {A} {v} {Y} {^} {} {INVX1} {0.220} {0.000} {0.326} {} {0.593} {0.157} {} {8} {(639.87, 745.64) (640.53, 746.20)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2679} {} {0.001} {0.000} {0.326} {0.050} {0.593} {0.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {0.435} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {0.435} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 217
PATH 218
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_3} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_3} {E} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.593}
    {} {Slack Time} {0.435}
  END_SLK_CLC
  SLK 0.435
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {-0.435} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {-0.435} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.186} {0.000} {0.115} {} {0.186} {-0.250} {} {5} {(627.33, 756.28) (612.15, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[3]} {} {0.000} {0.000} {0.115} {0.026} {0.186} {-0.249} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_82315} {AN} {v} {Y} {v} {} {NOR4BX1} {0.186} {0.000} {0.156} {} {0.372} {-0.063} {} {8} {(634.59, 745.64) (635.91, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_23} {} {0.000} {0.000} {0.156} {0.042} {0.373} {-0.063} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_278} {A} {v} {Y} {^} {} {INVX1} {0.220} {0.000} {0.326} {} {0.593} {0.157} {} {8} {(639.87, 745.64) (640.53, 746.20)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2679} {} {0.001} {0.000} {0.326} {0.050} {0.593} {0.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {0.435} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {0.435} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 218
PATH 219
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_5} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_5} {E} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.092}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.158}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.593}
    {} {Slack Time} {0.435}
  END_SLK_CLC
  SLK 0.435
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {-0.435} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {-0.435} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.186} {0.000} {0.115} {} {0.186} {-0.250} {} {5} {(627.33, 756.28) (612.15, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[3]} {} {0.000} {0.000} {0.115} {0.026} {0.186} {-0.249} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_82315} {AN} {v} {Y} {v} {} {NOR4BX1} {0.186} {0.000} {0.156} {} {0.372} {-0.063} {} {8} {(634.59, 745.64) (635.91, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_23} {} {0.000} {0.000} {0.156} {0.042} {0.373} {-0.063} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_278} {A} {v} {Y} {^} {} {INVX1} {0.220} {0.000} {0.326} {} {0.593} {0.157} {} {8} {(639.87, 745.64) (640.53, 746.20)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2679} {} {0.001} {0.000} {0.326} {0.050} {0.593} {0.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.000} {} {0.000} {0.435} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/m_spi_clk} {} {0.000} {0.000} {0.000} {0.000} {0.000} {0.435} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 219

