// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        layer14_out_dout,
        layer14_out_num_data_valid,
        layer14_out_fifo_cap,
        layer14_out_empty_n,
        layer14_out_read,
        layer16_out_din,
        layer16_out_num_data_valid,
        layer16_out_fifo_cap,
        layer16_out_full_n,
        layer16_out_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [415:0] layer14_out_dout;
input  [1:0] layer14_out_num_data_valid;
input  [1:0] layer14_out_fifo_cap;
input   layer14_out_empty_n;
output   layer14_out_read;
output  [415:0] layer16_out_din;
input  [1:0] layer16_out_num_data_valid;
input  [1:0] layer16_out_fifo_cap;
input   layer16_out_full_n;
output   layer16_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg layer14_out_read;
reg layer16_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    layer14_out_blk_n;
reg    layer16_out_blk_n;
wire    ap_CS_fsm_state2;
wire   [6:0] select_ln51_fu_1381_p3;
reg   [6:0] select_ln51_reg_2368;
wire   [6:0] out_data_data_26_fu_1395_p3;
reg   [6:0] out_data_data_26_reg_2373;
wire   [6:0] select_ln51_99_fu_1409_p3;
reg   [6:0] select_ln51_99_reg_2378;
wire   [6:0] out_data_data_28_fu_1423_p3;
reg   [6:0] out_data_data_28_reg_2383;
wire   [6:0] select_ln51_101_fu_1437_p3;
reg   [6:0] select_ln51_101_reg_2388;
wire   [6:0] out_data_data_30_fu_1451_p3;
reg   [6:0] out_data_data_30_reg_2393;
wire   [6:0] select_ln51_103_fu_1465_p3;
reg   [6:0] select_ln51_103_reg_2398;
wire   [6:0] out_data_data_32_fu_1479_p3;
reg   [6:0] out_data_data_32_reg_2403;
wire   [6:0] select_ln51_105_fu_1493_p3;
reg   [6:0] select_ln51_105_reg_2408;
wire   [6:0] p_Val2_152_fu_1507_p3;
reg   [6:0] p_Val2_152_reg_2413;
wire   [6:0] select_ln51_107_fu_1521_p3;
reg   [6:0] select_ln51_107_reg_2418;
wire   [6:0] p_Val2_153_fu_1535_p3;
reg   [6:0] p_Val2_153_reg_2423;
wire   [6:0] select_ln51_109_fu_1549_p3;
reg   [6:0] select_ln51_109_reg_2428;
wire   [6:0] p_Val2_154_fu_1563_p3;
reg   [6:0] p_Val2_154_reg_2433;
wire   [6:0] select_ln51_111_fu_1577_p3;
reg   [6:0] select_ln51_111_reg_2438;
wire   [6:0] p_Val2_155_fu_1591_p3;
reg   [6:0] p_Val2_155_reg_2443;
wire   [6:0] select_ln51_113_fu_1605_p3;
reg   [6:0] select_ln51_113_reg_2448;
wire   [6:0] p_Val2_156_fu_1619_p3;
reg   [6:0] p_Val2_156_reg_2453;
wire   [6:0] select_ln51_115_fu_1633_p3;
reg   [6:0] select_ln51_115_reg_2458;
wire   [6:0] p_Val2_157_fu_1647_p3;
reg   [6:0] p_Val2_157_reg_2463;
wire   [6:0] select_ln51_117_fu_1661_p3;
reg   [6:0] select_ln51_117_reg_2468;
wire   [6:0] p_Val2_158_fu_1675_p3;
reg   [6:0] p_Val2_158_reg_2473;
wire   [6:0] select_ln51_119_fu_1689_p3;
reg   [6:0] select_ln51_119_reg_2478;
wire   [6:0] p_Val2_159_fu_1703_p3;
reg   [6:0] p_Val2_159_reg_2483;
wire   [6:0] select_ln51_121_fu_1717_p3;
reg   [6:0] select_ln51_121_reg_2488;
wire   [6:0] p_Val2_160_fu_1731_p3;
reg   [6:0] p_Val2_160_reg_2493;
wire   [6:0] select_ln51_123_fu_1745_p3;
reg   [6:0] select_ln51_123_reg_2498;
wire   [6:0] p_Val2_161_fu_1759_p3;
reg   [6:0] p_Val2_161_reg_2503;
wire   [6:0] select_ln51_125_fu_1773_p3;
reg   [6:0] select_ln51_125_reg_2508;
wire   [6:0] p_Val2_162_fu_1787_p3;
reg   [6:0] p_Val2_162_reg_2513;
wire   [6:0] select_ln51_127_fu_1801_p3;
reg   [6:0] select_ln51_127_reg_2518;
wire   [6:0] p_Val2_163_fu_1815_p3;
reg   [6:0] p_Val2_163_reg_2523;
wire   [6:0] select_ln51_129_fu_1829_p3;
reg   [6:0] select_ln51_129_reg_2528;
wire   [6:0] p_Val2_164_fu_1843_p3;
reg   [6:0] p_Val2_164_reg_2533;
wire   [6:0] select_ln51_131_fu_1857_p3;
reg   [6:0] select_ln51_131_reg_2538;
wire   [6:0] p_Val2_165_fu_1871_p3;
reg   [6:0] p_Val2_165_reg_2543;
wire   [6:0] select_ln51_133_fu_1885_p3;
reg   [6:0] select_ln51_133_reg_2548;
wire   [6:0] p_Val2_166_fu_1899_p3;
reg   [6:0] p_Val2_166_reg_2553;
wire   [6:0] select_ln51_135_fu_1913_p3;
reg   [6:0] select_ln51_135_reg_2558;
wire   [6:0] p_Val2_167_fu_1927_p3;
reg   [6:0] p_Val2_167_reg_2563;
wire   [6:0] select_ln51_137_fu_1941_p3;
reg   [6:0] select_ln51_137_reg_2568;
wire   [6:0] p_Val2_168_fu_1955_p3;
reg   [6:0] p_Val2_168_reg_2573;
wire   [6:0] select_ln51_139_fu_1969_p3;
reg   [6:0] select_ln51_139_reg_2578;
wire   [6:0] p_Val2_169_fu_1983_p3;
reg   [6:0] p_Val2_169_reg_2583;
wire   [6:0] select_ln51_141_fu_1997_p3;
reg   [6:0] select_ln51_141_reg_2588;
wire   [6:0] p_Val2_170_fu_2011_p3;
reg   [6:0] p_Val2_170_reg_2593;
wire   [6:0] select_ln51_143_fu_2025_p3;
reg   [6:0] select_ln51_143_reg_2598;
wire   [6:0] p_Val2_171_fu_2039_p3;
reg   [6:0] p_Val2_171_reg_2603;
wire   [6:0] select_ln51_145_fu_2053_p3;
reg   [6:0] select_ln51_145_reg_2608;
wire   [6:0] p_Val2_172_fu_2067_p3;
reg   [6:0] p_Val2_172_reg_2613;
wire   [6:0] select_ln51_147_fu_2081_p3;
reg   [6:0] select_ln51_147_reg_2618;
wire   [6:0] p_Val2_173_fu_2095_p3;
reg   [6:0] p_Val2_173_reg_2623;
reg    ap_block_state1;
wire   [7:0] out_data_data_33_fu_347_p1;
wire   [0:0] icmp_ln1649_fu_1375_p2;
wire   [6:0] trunc_ln45_fu_351_p1;
wire   [7:0] in_data_data_fu_375_p4;
wire   [0:0] icmp_ln1649_103_fu_1389_p2;
wire   [6:0] trunc_ln44_s_fu_385_p4;
wire   [7:0] out_data_data_fu_395_p4;
wire   [0:0] icmp_ln1649_104_fu_1403_p2;
wire   [6:0] trunc_ln45_6_fu_405_p4;
wire   [7:0] in_data_data_24_fu_415_p4;
wire   [0:0] icmp_ln1649_105_fu_1417_p2;
wire   [6:0] trunc_ln44_50_fu_425_p4;
wire   [7:0] out_data_data_34_fu_435_p4;
wire   [0:0] icmp_ln1649_106_fu_1431_p2;
wire   [6:0] trunc_ln45_7_fu_445_p4;
wire   [7:0] in_data_data_25_fu_455_p4;
wire   [0:0] icmp_ln1649_107_fu_1445_p2;
wire   [6:0] trunc_ln44_51_fu_465_p4;
wire   [7:0] out_data_data_35_fu_475_p4;
wire   [0:0] icmp_ln1649_108_fu_1459_p2;
wire   [6:0] trunc_ln45_8_fu_485_p4;
wire   [7:0] in_data_data_26_fu_495_p4;
wire   [0:0] icmp_ln1649_109_fu_1473_p2;
wire   [6:0] trunc_ln44_52_fu_505_p4;
wire   [7:0] p_Val2_s_fu_515_p4;
wire   [0:0] icmp_ln1649_110_fu_1487_p2;
wire   [6:0] trunc_ln_fu_525_p4;
wire   [7:0] p_Val2_127_fu_535_p4;
wire   [0:0] icmp_ln1649_111_fu_1501_p2;
wire   [6:0] trunc_ln44_53_fu_545_p4;
wire   [7:0] p_Val2_86_fu_555_p4;
wire   [0:0] icmp_ln1649_112_fu_1515_p2;
wire   [6:0] trunc_ln810_s_fu_565_p4;
wire   [7:0] p_Val2_87_fu_575_p4;
wire   [0:0] icmp_ln1649_113_fu_1529_p2;
wire   [6:0] trunc_ln44_54_fu_585_p4;
wire   [7:0] p_Val2_88_fu_595_p4;
wire   [0:0] icmp_ln1649_114_fu_1543_p2;
wire   [6:0] trunc_ln810_44_fu_605_p4;
wire   [7:0] p_Val2_89_fu_615_p4;
wire   [0:0] icmp_ln1649_115_fu_1557_p2;
wire   [6:0] trunc_ln44_55_fu_625_p4;
wire   [7:0] p_Val2_90_fu_635_p4;
wire   [0:0] icmp_ln1649_116_fu_1571_p2;
wire   [6:0] trunc_ln810_45_fu_645_p4;
wire   [7:0] p_Val2_91_fu_655_p4;
wire   [0:0] icmp_ln1649_117_fu_1585_p2;
wire   [6:0] trunc_ln44_56_fu_665_p4;
wire   [7:0] p_Val2_92_fu_675_p4;
wire   [0:0] icmp_ln1649_118_fu_1599_p2;
wire   [6:0] trunc_ln810_46_fu_685_p4;
wire   [7:0] p_Val2_93_fu_695_p4;
wire   [0:0] icmp_ln1649_119_fu_1613_p2;
wire   [6:0] trunc_ln44_57_fu_705_p4;
wire   [7:0] p_Val2_94_fu_715_p4;
wire   [0:0] icmp_ln1649_120_fu_1627_p2;
wire   [6:0] trunc_ln810_47_fu_725_p4;
wire   [7:0] p_Val2_95_fu_735_p4;
wire   [0:0] icmp_ln1649_121_fu_1641_p2;
wire   [6:0] trunc_ln44_58_fu_745_p4;
wire   [7:0] p_Val2_96_fu_755_p4;
wire   [0:0] icmp_ln1649_122_fu_1655_p2;
wire   [6:0] trunc_ln810_48_fu_765_p4;
wire   [7:0] p_Val2_97_fu_775_p4;
wire   [0:0] icmp_ln1649_123_fu_1669_p2;
wire   [6:0] trunc_ln44_59_fu_785_p4;
wire   [7:0] p_Val2_98_fu_795_p4;
wire   [0:0] icmp_ln1649_124_fu_1683_p2;
wire   [6:0] trunc_ln810_49_fu_805_p4;
wire   [7:0] p_Val2_99_fu_815_p4;
wire   [0:0] icmp_ln1649_125_fu_1697_p2;
wire   [6:0] trunc_ln44_60_fu_825_p4;
wire   [7:0] p_Val2_100_fu_835_p4;
wire   [0:0] icmp_ln1649_126_fu_1711_p2;
wire   [6:0] trunc_ln810_50_fu_845_p4;
wire   [7:0] p_Val2_101_fu_855_p4;
wire   [0:0] icmp_ln1649_127_fu_1725_p2;
wire   [6:0] trunc_ln44_61_fu_865_p4;
wire   [7:0] p_Val2_102_fu_875_p4;
wire   [0:0] icmp_ln1649_128_fu_1739_p2;
wire   [6:0] trunc_ln810_51_fu_885_p4;
wire   [7:0] p_Val2_103_fu_895_p4;
wire   [0:0] icmp_ln1649_129_fu_1753_p2;
wire   [6:0] trunc_ln44_62_fu_905_p4;
wire   [7:0] p_Val2_104_fu_915_p4;
wire   [0:0] icmp_ln1649_130_fu_1767_p2;
wire   [6:0] trunc_ln810_52_fu_925_p4;
wire   [7:0] p_Val2_105_fu_935_p4;
wire   [0:0] icmp_ln1649_131_fu_1781_p2;
wire   [6:0] trunc_ln44_63_fu_945_p4;
wire   [7:0] p_Val2_106_fu_955_p4;
wire   [0:0] icmp_ln1649_132_fu_1795_p2;
wire   [6:0] trunc_ln810_53_fu_965_p4;
wire   [7:0] p_Val2_107_fu_975_p4;
wire   [0:0] icmp_ln1649_133_fu_1809_p2;
wire   [6:0] trunc_ln44_64_fu_985_p4;
wire   [7:0] p_Val2_108_fu_995_p4;
wire   [0:0] icmp_ln1649_134_fu_1823_p2;
wire   [6:0] trunc_ln810_54_fu_1005_p4;
wire   [7:0] p_Val2_109_fu_1015_p4;
wire   [0:0] icmp_ln1649_135_fu_1837_p2;
wire   [6:0] trunc_ln44_65_fu_1025_p4;
wire   [7:0] p_Val2_110_fu_1035_p4;
wire   [0:0] icmp_ln1649_136_fu_1851_p2;
wire   [6:0] trunc_ln810_55_fu_1045_p4;
wire   [7:0] p_Val2_111_fu_1055_p4;
wire   [0:0] icmp_ln1649_137_fu_1865_p2;
wire   [6:0] trunc_ln44_66_fu_1065_p4;
wire   [7:0] p_Val2_112_fu_1075_p4;
wire   [0:0] icmp_ln1649_138_fu_1879_p2;
wire   [6:0] trunc_ln810_56_fu_1085_p4;
wire   [7:0] p_Val2_113_fu_1095_p4;
wire   [0:0] icmp_ln1649_139_fu_1893_p2;
wire   [6:0] trunc_ln44_67_fu_1105_p4;
wire   [7:0] p_Val2_114_fu_1115_p4;
wire   [0:0] icmp_ln1649_140_fu_1907_p2;
wire   [6:0] trunc_ln810_57_fu_1125_p4;
wire   [7:0] p_Val2_115_fu_1135_p4;
wire   [0:0] icmp_ln1649_141_fu_1921_p2;
wire   [6:0] trunc_ln44_68_fu_1145_p4;
wire   [7:0] p_Val2_116_fu_1155_p4;
wire   [0:0] icmp_ln1649_142_fu_1935_p2;
wire   [6:0] trunc_ln810_58_fu_1165_p4;
wire   [7:0] p_Val2_117_fu_1175_p4;
wire   [0:0] icmp_ln1649_143_fu_1949_p2;
wire   [6:0] trunc_ln44_69_fu_1185_p4;
wire   [7:0] p_Val2_118_fu_1195_p4;
wire   [0:0] icmp_ln1649_144_fu_1963_p2;
wire   [6:0] trunc_ln810_59_fu_1205_p4;
wire   [7:0] p_Val2_119_fu_1215_p4;
wire   [0:0] icmp_ln1649_145_fu_1977_p2;
wire   [6:0] trunc_ln44_70_fu_1225_p4;
wire   [7:0] p_Val2_120_fu_1235_p4;
wire   [0:0] icmp_ln1649_146_fu_1991_p2;
wire   [6:0] trunc_ln810_60_fu_1245_p4;
wire   [7:0] p_Val2_121_fu_1255_p4;
wire   [0:0] icmp_ln1649_147_fu_2005_p2;
wire   [6:0] trunc_ln44_71_fu_1265_p4;
wire   [7:0] p_Val2_122_fu_1275_p4;
wire   [0:0] icmp_ln1649_148_fu_2019_p2;
wire   [6:0] trunc_ln810_61_fu_1285_p4;
wire   [7:0] p_Val2_123_fu_1295_p4;
wire   [0:0] icmp_ln1649_149_fu_2033_p2;
wire   [6:0] trunc_ln44_72_fu_1305_p4;
wire   [7:0] p_Val2_124_fu_1315_p4;
wire   [0:0] icmp_ln1649_150_fu_2047_p2;
wire   [6:0] trunc_ln810_62_fu_1325_p4;
wire   [7:0] p_Val2_125_fu_1335_p4;
wire   [0:0] icmp_ln1649_151_fu_2061_p2;
wire   [6:0] trunc_ln44_73_fu_1345_p4;
wire   [7:0] p_Val2_147_fu_355_p4;
wire   [0:0] icmp_ln1649_152_fu_2075_p2;
wire   [6:0] trunc_ln810_63_fu_1355_p4;
wire   [7:0] p_Val2_126_fu_365_p4;
wire   [0:0] icmp_ln1649_153_fu_2089_p2;
wire   [6:0] trunc_ln2_fu_1365_p4;
wire   [7:0] zext_ln1649_73_fu_2253_p1;
wire   [7:0] zext_ln51_72_fu_2250_p1;
wire   [7:0] zext_ln1649_72_fu_2247_p1;
wire   [7:0] zext_ln51_71_fu_2244_p1;
wire   [7:0] zext_ln1649_71_fu_2241_p1;
wire   [7:0] zext_ln51_70_fu_2238_p1;
wire   [7:0] zext_ln1649_70_fu_2235_p1;
wire   [7:0] zext_ln51_69_fu_2232_p1;
wire   [7:0] zext_ln1649_69_fu_2229_p1;
wire   [7:0] zext_ln51_68_fu_2226_p1;
wire   [7:0] zext_ln1649_68_fu_2223_p1;
wire   [7:0] zext_ln51_67_fu_2220_p1;
wire   [7:0] zext_ln1649_67_fu_2217_p1;
wire   [7:0] zext_ln51_66_fu_2214_p1;
wire   [7:0] zext_ln1649_66_fu_2211_p1;
wire   [7:0] zext_ln51_65_fu_2208_p1;
wire   [7:0] zext_ln1649_65_fu_2205_p1;
wire   [7:0] zext_ln51_64_fu_2202_p1;
wire   [7:0] zext_ln1649_64_fu_2199_p1;
wire   [7:0] zext_ln51_63_fu_2196_p1;
wire   [7:0] zext_ln1649_63_fu_2193_p1;
wire   [7:0] zext_ln51_62_fu_2190_p1;
wire   [7:0] zext_ln1649_62_fu_2187_p1;
wire   [7:0] zext_ln51_61_fu_2184_p1;
wire   [7:0] zext_ln1649_61_fu_2181_p1;
wire   [7:0] zext_ln51_60_fu_2178_p1;
wire   [7:0] zext_ln1649_60_fu_2175_p1;
wire   [7:0] zext_ln51_59_fu_2172_p1;
wire   [7:0] zext_ln1649_59_fu_2169_p1;
wire   [7:0] zext_ln51_58_fu_2166_p1;
wire   [7:0] zext_ln1649_58_fu_2163_p1;
wire   [7:0] zext_ln51_57_fu_2160_p1;
wire   [7:0] zext_ln1649_57_fu_2157_p1;
wire   [7:0] zext_ln51_56_fu_2154_p1;
wire   [7:0] zext_ln1649_56_fu_2151_p1;
wire   [7:0] zext_ln51_55_fu_2148_p1;
wire   [7:0] zext_ln1649_55_fu_2145_p1;
wire   [7:0] zext_ln51_54_fu_2142_p1;
wire   [7:0] zext_ln1649_54_fu_2139_p1;
wire   [7:0] zext_ln51_53_fu_2136_p1;
wire   [7:0] zext_ln1649_53_fu_2133_p1;
wire   [7:0] zext_ln51_52_fu_2130_p1;
wire   [7:0] zext_ln1649_52_fu_2127_p1;
wire   [7:0] zext_ln51_51_fu_2124_p1;
wire   [7:0] zext_ln1649_51_fu_2121_p1;
wire   [7:0] zext_ln51_50_fu_2118_p1;
wire   [7:0] zext_ln1649_50_fu_2115_p1;
wire   [7:0] zext_ln51_49_fu_2112_p1;
wire   [7:0] zext_ln1649_49_fu_2109_p1;
wire   [7:0] zext_ln51_fu_2106_p1;
wire   [7:0] zext_ln1649_fu_2103_p1;
wire   [414:0] or_ln57_s_fu_2256_p53;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((layer16_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        out_data_data_26_reg_2373 <= out_data_data_26_fu_1395_p3;
        out_data_data_28_reg_2383 <= out_data_data_28_fu_1423_p3;
        out_data_data_30_reg_2393 <= out_data_data_30_fu_1451_p3;
        out_data_data_32_reg_2403 <= out_data_data_32_fu_1479_p3;
        p_Val2_152_reg_2413 <= p_Val2_152_fu_1507_p3;
        p_Val2_153_reg_2423 <= p_Val2_153_fu_1535_p3;
        p_Val2_154_reg_2433 <= p_Val2_154_fu_1563_p3;
        p_Val2_155_reg_2443 <= p_Val2_155_fu_1591_p3;
        p_Val2_156_reg_2453 <= p_Val2_156_fu_1619_p3;
        p_Val2_157_reg_2463 <= p_Val2_157_fu_1647_p3;
        p_Val2_158_reg_2473 <= p_Val2_158_fu_1675_p3;
        p_Val2_159_reg_2483 <= p_Val2_159_fu_1703_p3;
        p_Val2_160_reg_2493 <= p_Val2_160_fu_1731_p3;
        p_Val2_161_reg_2503 <= p_Val2_161_fu_1759_p3;
        p_Val2_162_reg_2513 <= p_Val2_162_fu_1787_p3;
        p_Val2_163_reg_2523 <= p_Val2_163_fu_1815_p3;
        p_Val2_164_reg_2533 <= p_Val2_164_fu_1843_p3;
        p_Val2_165_reg_2543 <= p_Val2_165_fu_1871_p3;
        p_Val2_166_reg_2553 <= p_Val2_166_fu_1899_p3;
        p_Val2_167_reg_2563 <= p_Val2_167_fu_1927_p3;
        p_Val2_168_reg_2573 <= p_Val2_168_fu_1955_p3;
        p_Val2_169_reg_2583 <= p_Val2_169_fu_1983_p3;
        p_Val2_170_reg_2593 <= p_Val2_170_fu_2011_p3;
        p_Val2_171_reg_2603 <= p_Val2_171_fu_2039_p3;
        p_Val2_172_reg_2613 <= p_Val2_172_fu_2067_p3;
        p_Val2_173_reg_2623 <= p_Val2_173_fu_2095_p3;
        select_ln51_101_reg_2388 <= select_ln51_101_fu_1437_p3;
        select_ln51_103_reg_2398 <= select_ln51_103_fu_1465_p3;
        select_ln51_105_reg_2408 <= select_ln51_105_fu_1493_p3;
        select_ln51_107_reg_2418 <= select_ln51_107_fu_1521_p3;
        select_ln51_109_reg_2428 <= select_ln51_109_fu_1549_p3;
        select_ln51_111_reg_2438 <= select_ln51_111_fu_1577_p3;
        select_ln51_113_reg_2448 <= select_ln51_113_fu_1605_p3;
        select_ln51_115_reg_2458 <= select_ln51_115_fu_1633_p3;
        select_ln51_117_reg_2468 <= select_ln51_117_fu_1661_p3;
        select_ln51_119_reg_2478 <= select_ln51_119_fu_1689_p3;
        select_ln51_121_reg_2488 <= select_ln51_121_fu_1717_p3;
        select_ln51_123_reg_2498 <= select_ln51_123_fu_1745_p3;
        select_ln51_125_reg_2508 <= select_ln51_125_fu_1773_p3;
        select_ln51_127_reg_2518 <= select_ln51_127_fu_1801_p3;
        select_ln51_129_reg_2528 <= select_ln51_129_fu_1829_p3;
        select_ln51_131_reg_2538 <= select_ln51_131_fu_1857_p3;
        select_ln51_133_reg_2548 <= select_ln51_133_fu_1885_p3;
        select_ln51_135_reg_2558 <= select_ln51_135_fu_1913_p3;
        select_ln51_137_reg_2568 <= select_ln51_137_fu_1941_p3;
        select_ln51_139_reg_2578 <= select_ln51_139_fu_1969_p3;
        select_ln51_141_reg_2588 <= select_ln51_141_fu_1997_p3;
        select_ln51_143_reg_2598 <= select_ln51_143_fu_2025_p3;
        select_ln51_145_reg_2608 <= select_ln51_145_fu_2053_p3;
        select_ln51_147_reg_2618 <= select_ln51_147_fu_2081_p3;
        select_ln51_99_reg_2378 <= select_ln51_99_fu_1409_p3;
        select_ln51_reg_2368 <= select_ln51_fu_1381_p3;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) | (layer14_out_empty_n == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((layer16_out_full_n == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if (((layer16_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((layer16_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer14_out_blk_n = layer14_out_empty_n;
    end else begin
        layer14_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (layer14_out_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer14_out_read = 1'b1;
    end else begin
        layer14_out_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        layer16_out_blk_n = layer16_out_full_n;
    end else begin
        layer16_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((layer16_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        layer16_out_write = 1'b1;
    end else begin
        layer16_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (layer14_out_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((layer16_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (layer14_out_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_ready = internal_ap_ready;

assign icmp_ln1649_103_fu_1389_p2 = (($signed(in_data_data_fu_375_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_104_fu_1403_p2 = (($signed(out_data_data_fu_395_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_105_fu_1417_p2 = (($signed(in_data_data_24_fu_415_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_106_fu_1431_p2 = (($signed(out_data_data_34_fu_435_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_107_fu_1445_p2 = (($signed(in_data_data_25_fu_455_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_108_fu_1459_p2 = (($signed(out_data_data_35_fu_475_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_109_fu_1473_p2 = (($signed(in_data_data_26_fu_495_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_110_fu_1487_p2 = (($signed(p_Val2_s_fu_515_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_111_fu_1501_p2 = (($signed(p_Val2_127_fu_535_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_112_fu_1515_p2 = (($signed(p_Val2_86_fu_555_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_113_fu_1529_p2 = (($signed(p_Val2_87_fu_575_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_114_fu_1543_p2 = (($signed(p_Val2_88_fu_595_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_115_fu_1557_p2 = (($signed(p_Val2_89_fu_615_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_116_fu_1571_p2 = (($signed(p_Val2_90_fu_635_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_117_fu_1585_p2 = (($signed(p_Val2_91_fu_655_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_118_fu_1599_p2 = (($signed(p_Val2_92_fu_675_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_119_fu_1613_p2 = (($signed(p_Val2_93_fu_695_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_120_fu_1627_p2 = (($signed(p_Val2_94_fu_715_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_121_fu_1641_p2 = (($signed(p_Val2_95_fu_735_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_122_fu_1655_p2 = (($signed(p_Val2_96_fu_755_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_123_fu_1669_p2 = (($signed(p_Val2_97_fu_775_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_124_fu_1683_p2 = (($signed(p_Val2_98_fu_795_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_125_fu_1697_p2 = (($signed(p_Val2_99_fu_815_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_126_fu_1711_p2 = (($signed(p_Val2_100_fu_835_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_127_fu_1725_p2 = (($signed(p_Val2_101_fu_855_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_128_fu_1739_p2 = (($signed(p_Val2_102_fu_875_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_129_fu_1753_p2 = (($signed(p_Val2_103_fu_895_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_130_fu_1767_p2 = (($signed(p_Val2_104_fu_915_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_131_fu_1781_p2 = (($signed(p_Val2_105_fu_935_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_132_fu_1795_p2 = (($signed(p_Val2_106_fu_955_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_133_fu_1809_p2 = (($signed(p_Val2_107_fu_975_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_134_fu_1823_p2 = (($signed(p_Val2_108_fu_995_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_135_fu_1837_p2 = (($signed(p_Val2_109_fu_1015_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_136_fu_1851_p2 = (($signed(p_Val2_110_fu_1035_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_137_fu_1865_p2 = (($signed(p_Val2_111_fu_1055_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_138_fu_1879_p2 = (($signed(p_Val2_112_fu_1075_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_139_fu_1893_p2 = (($signed(p_Val2_113_fu_1095_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_140_fu_1907_p2 = (($signed(p_Val2_114_fu_1115_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_141_fu_1921_p2 = (($signed(p_Val2_115_fu_1135_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_142_fu_1935_p2 = (($signed(p_Val2_116_fu_1155_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_143_fu_1949_p2 = (($signed(p_Val2_117_fu_1175_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_144_fu_1963_p2 = (($signed(p_Val2_118_fu_1195_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_145_fu_1977_p2 = (($signed(p_Val2_119_fu_1215_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_146_fu_1991_p2 = (($signed(p_Val2_120_fu_1235_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_147_fu_2005_p2 = (($signed(p_Val2_121_fu_1255_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_148_fu_2019_p2 = (($signed(p_Val2_122_fu_1275_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_149_fu_2033_p2 = (($signed(p_Val2_123_fu_1295_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_150_fu_2047_p2 = (($signed(p_Val2_124_fu_1315_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_151_fu_2061_p2 = (($signed(p_Val2_125_fu_1335_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_152_fu_2075_p2 = (($signed(p_Val2_147_fu_355_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_153_fu_2089_p2 = (($signed(p_Val2_126_fu_365_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_fu_1375_p2 = (($signed(out_data_data_33_fu_347_p1) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign in_data_data_24_fu_415_p4 = {{layer14_out_dout[31:24]}};

assign in_data_data_25_fu_455_p4 = {{layer14_out_dout[47:40]}};

assign in_data_data_26_fu_495_p4 = {{layer14_out_dout[63:56]}};

assign in_data_data_fu_375_p4 = {{layer14_out_dout[15:8]}};

assign layer16_out_din = or_ln57_s_fu_2256_p53;

assign or_ln57_s_fu_2256_p53 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{p_Val2_173_reg_2623}, {zext_ln1649_73_fu_2253_p1}}, {zext_ln51_72_fu_2250_p1}}, {zext_ln1649_72_fu_2247_p1}}, {zext_ln51_71_fu_2244_p1}}, {zext_ln1649_71_fu_2241_p1}}, {zext_ln51_70_fu_2238_p1}}, {zext_ln1649_70_fu_2235_p1}}, {zext_ln51_69_fu_2232_p1}}, {zext_ln1649_69_fu_2229_p1}}, {zext_ln51_68_fu_2226_p1}}, {zext_ln1649_68_fu_2223_p1}}, {zext_ln51_67_fu_2220_p1}}, {zext_ln1649_67_fu_2217_p1}}, {zext_ln51_66_fu_2214_p1}}, {zext_ln1649_66_fu_2211_p1}}, {zext_ln51_65_fu_2208_p1}}, {zext_ln1649_65_fu_2205_p1}}, {zext_ln51_64_fu_2202_p1}}, {zext_ln1649_64_fu_2199_p1}}, {zext_ln51_63_fu_2196_p1}}, {zext_ln1649_63_fu_2193_p1}}, {zext_ln51_62_fu_2190_p1}}, {zext_ln1649_62_fu_2187_p1}}, {zext_ln51_61_fu_2184_p1}}, {zext_ln1649_61_fu_2181_p1}}, {zext_ln51_60_fu_2178_p1}}, {zext_ln1649_60_fu_2175_p1}}, {zext_ln51_59_fu_2172_p1}}, {zext_ln1649_59_fu_2169_p1}}, {zext_ln51_58_fu_2166_p1}}, {zext_ln1649_58_fu_2163_p1}}, {zext_ln51_57_fu_2160_p1}}, {zext_ln1649_57_fu_2157_p1}}, {zext_ln51_56_fu_2154_p1}}, {zext_ln1649_56_fu_2151_p1}}, {zext_ln51_55_fu_2148_p1}}, {zext_ln1649_55_fu_2145_p1}}, {zext_ln51_54_fu_2142_p1}}, {zext_ln1649_54_fu_2139_p1}}, {zext_ln51_53_fu_2136_p1}}, {zext_ln1649_53_fu_2133_p1}}, {zext_ln51_52_fu_2130_p1}}, {zext_ln1649_52_fu_2127_p1}}, {zext_ln51_51_fu_2124_p1}}, {zext_ln1649_51_fu_2121_p1}}, {zext_ln51_50_fu_2118_p1}}, {zext_ln1649_50_fu_2115_p1}}, {zext_ln51_49_fu_2112_p1}}, {zext_ln1649_49_fu_2109_p1}}, {zext_ln51_fu_2106_p1}}, {zext_ln1649_fu_2103_p1}};

assign out_data_data_26_fu_1395_p3 = ((icmp_ln1649_103_fu_1389_p2[0:0] == 1'b1) ? trunc_ln44_s_fu_385_p4 : 7'd0);

assign out_data_data_28_fu_1423_p3 = ((icmp_ln1649_105_fu_1417_p2[0:0] == 1'b1) ? trunc_ln44_50_fu_425_p4 : 7'd0);

assign out_data_data_30_fu_1451_p3 = ((icmp_ln1649_107_fu_1445_p2[0:0] == 1'b1) ? trunc_ln44_51_fu_465_p4 : 7'd0);

assign out_data_data_32_fu_1479_p3 = ((icmp_ln1649_109_fu_1473_p2[0:0] == 1'b1) ? trunc_ln44_52_fu_505_p4 : 7'd0);

assign out_data_data_33_fu_347_p1 = layer14_out_dout[7:0];

assign out_data_data_34_fu_435_p4 = {{layer14_out_dout[39:32]}};

assign out_data_data_35_fu_475_p4 = {{layer14_out_dout[55:48]}};

assign out_data_data_fu_395_p4 = {{layer14_out_dout[23:16]}};

assign p_Val2_100_fu_835_p4 = {{layer14_out_dout[199:192]}};

assign p_Val2_101_fu_855_p4 = {{layer14_out_dout[207:200]}};

assign p_Val2_102_fu_875_p4 = {{layer14_out_dout[215:208]}};

assign p_Val2_103_fu_895_p4 = {{layer14_out_dout[223:216]}};

assign p_Val2_104_fu_915_p4 = {{layer14_out_dout[231:224]}};

assign p_Val2_105_fu_935_p4 = {{layer14_out_dout[239:232]}};

assign p_Val2_106_fu_955_p4 = {{layer14_out_dout[247:240]}};

assign p_Val2_107_fu_975_p4 = {{layer14_out_dout[255:248]}};

assign p_Val2_108_fu_995_p4 = {{layer14_out_dout[263:256]}};

assign p_Val2_109_fu_1015_p4 = {{layer14_out_dout[271:264]}};

assign p_Val2_110_fu_1035_p4 = {{layer14_out_dout[279:272]}};

assign p_Val2_111_fu_1055_p4 = {{layer14_out_dout[287:280]}};

assign p_Val2_112_fu_1075_p4 = {{layer14_out_dout[295:288]}};

assign p_Val2_113_fu_1095_p4 = {{layer14_out_dout[303:296]}};

assign p_Val2_114_fu_1115_p4 = {{layer14_out_dout[311:304]}};

assign p_Val2_115_fu_1135_p4 = {{layer14_out_dout[319:312]}};

assign p_Val2_116_fu_1155_p4 = {{layer14_out_dout[327:320]}};

assign p_Val2_117_fu_1175_p4 = {{layer14_out_dout[335:328]}};

assign p_Val2_118_fu_1195_p4 = {{layer14_out_dout[343:336]}};

assign p_Val2_119_fu_1215_p4 = {{layer14_out_dout[351:344]}};

assign p_Val2_120_fu_1235_p4 = {{layer14_out_dout[359:352]}};

assign p_Val2_121_fu_1255_p4 = {{layer14_out_dout[367:360]}};

assign p_Val2_122_fu_1275_p4 = {{layer14_out_dout[375:368]}};

assign p_Val2_123_fu_1295_p4 = {{layer14_out_dout[383:376]}};

assign p_Val2_124_fu_1315_p4 = {{layer14_out_dout[391:384]}};

assign p_Val2_125_fu_1335_p4 = {{layer14_out_dout[399:392]}};

assign p_Val2_126_fu_365_p4 = {{layer14_out_dout[415:408]}};

assign p_Val2_127_fu_535_p4 = {{layer14_out_dout[79:72]}};

assign p_Val2_147_fu_355_p4 = {{layer14_out_dout[407:400]}};

assign p_Val2_152_fu_1507_p3 = ((icmp_ln1649_111_fu_1501_p2[0:0] == 1'b1) ? trunc_ln44_53_fu_545_p4 : 7'd0);

assign p_Val2_153_fu_1535_p3 = ((icmp_ln1649_113_fu_1529_p2[0:0] == 1'b1) ? trunc_ln44_54_fu_585_p4 : 7'd0);

assign p_Val2_154_fu_1563_p3 = ((icmp_ln1649_115_fu_1557_p2[0:0] == 1'b1) ? trunc_ln44_55_fu_625_p4 : 7'd0);

assign p_Val2_155_fu_1591_p3 = ((icmp_ln1649_117_fu_1585_p2[0:0] == 1'b1) ? trunc_ln44_56_fu_665_p4 : 7'd0);

assign p_Val2_156_fu_1619_p3 = ((icmp_ln1649_119_fu_1613_p2[0:0] == 1'b1) ? trunc_ln44_57_fu_705_p4 : 7'd0);

assign p_Val2_157_fu_1647_p3 = ((icmp_ln1649_121_fu_1641_p2[0:0] == 1'b1) ? trunc_ln44_58_fu_745_p4 : 7'd0);

assign p_Val2_158_fu_1675_p3 = ((icmp_ln1649_123_fu_1669_p2[0:0] == 1'b1) ? trunc_ln44_59_fu_785_p4 : 7'd0);

assign p_Val2_159_fu_1703_p3 = ((icmp_ln1649_125_fu_1697_p2[0:0] == 1'b1) ? trunc_ln44_60_fu_825_p4 : 7'd0);

assign p_Val2_160_fu_1731_p3 = ((icmp_ln1649_127_fu_1725_p2[0:0] == 1'b1) ? trunc_ln44_61_fu_865_p4 : 7'd0);

assign p_Val2_161_fu_1759_p3 = ((icmp_ln1649_129_fu_1753_p2[0:0] == 1'b1) ? trunc_ln44_62_fu_905_p4 : 7'd0);

assign p_Val2_162_fu_1787_p3 = ((icmp_ln1649_131_fu_1781_p2[0:0] == 1'b1) ? trunc_ln44_63_fu_945_p4 : 7'd0);

assign p_Val2_163_fu_1815_p3 = ((icmp_ln1649_133_fu_1809_p2[0:0] == 1'b1) ? trunc_ln44_64_fu_985_p4 : 7'd0);

assign p_Val2_164_fu_1843_p3 = ((icmp_ln1649_135_fu_1837_p2[0:0] == 1'b1) ? trunc_ln44_65_fu_1025_p4 : 7'd0);

assign p_Val2_165_fu_1871_p3 = ((icmp_ln1649_137_fu_1865_p2[0:0] == 1'b1) ? trunc_ln44_66_fu_1065_p4 : 7'd0);

assign p_Val2_166_fu_1899_p3 = ((icmp_ln1649_139_fu_1893_p2[0:0] == 1'b1) ? trunc_ln44_67_fu_1105_p4 : 7'd0);

assign p_Val2_167_fu_1927_p3 = ((icmp_ln1649_141_fu_1921_p2[0:0] == 1'b1) ? trunc_ln44_68_fu_1145_p4 : 7'd0);

assign p_Val2_168_fu_1955_p3 = ((icmp_ln1649_143_fu_1949_p2[0:0] == 1'b1) ? trunc_ln44_69_fu_1185_p4 : 7'd0);

assign p_Val2_169_fu_1983_p3 = ((icmp_ln1649_145_fu_1977_p2[0:0] == 1'b1) ? trunc_ln44_70_fu_1225_p4 : 7'd0);

assign p_Val2_170_fu_2011_p3 = ((icmp_ln1649_147_fu_2005_p2[0:0] == 1'b1) ? trunc_ln44_71_fu_1265_p4 : 7'd0);

assign p_Val2_171_fu_2039_p3 = ((icmp_ln1649_149_fu_2033_p2[0:0] == 1'b1) ? trunc_ln44_72_fu_1305_p4 : 7'd0);

assign p_Val2_172_fu_2067_p3 = ((icmp_ln1649_151_fu_2061_p2[0:0] == 1'b1) ? trunc_ln44_73_fu_1345_p4 : 7'd0);

assign p_Val2_173_fu_2095_p3 = ((icmp_ln1649_153_fu_2089_p2[0:0] == 1'b1) ? trunc_ln2_fu_1365_p4 : 7'd0);

assign p_Val2_86_fu_555_p4 = {{layer14_out_dout[87:80]}};

assign p_Val2_87_fu_575_p4 = {{layer14_out_dout[95:88]}};

assign p_Val2_88_fu_595_p4 = {{layer14_out_dout[103:96]}};

assign p_Val2_89_fu_615_p4 = {{layer14_out_dout[111:104]}};

assign p_Val2_90_fu_635_p4 = {{layer14_out_dout[119:112]}};

assign p_Val2_91_fu_655_p4 = {{layer14_out_dout[127:120]}};

assign p_Val2_92_fu_675_p4 = {{layer14_out_dout[135:128]}};

assign p_Val2_93_fu_695_p4 = {{layer14_out_dout[143:136]}};

assign p_Val2_94_fu_715_p4 = {{layer14_out_dout[151:144]}};

assign p_Val2_95_fu_735_p4 = {{layer14_out_dout[159:152]}};

assign p_Val2_96_fu_755_p4 = {{layer14_out_dout[167:160]}};

assign p_Val2_97_fu_775_p4 = {{layer14_out_dout[175:168]}};

assign p_Val2_98_fu_795_p4 = {{layer14_out_dout[183:176]}};

assign p_Val2_99_fu_815_p4 = {{layer14_out_dout[191:184]}};

assign p_Val2_s_fu_515_p4 = {{layer14_out_dout[71:64]}};

assign select_ln51_101_fu_1437_p3 = ((icmp_ln1649_106_fu_1431_p2[0:0] == 1'b1) ? trunc_ln45_7_fu_445_p4 : 7'd0);

assign select_ln51_103_fu_1465_p3 = ((icmp_ln1649_108_fu_1459_p2[0:0] == 1'b1) ? trunc_ln45_8_fu_485_p4 : 7'd0);

assign select_ln51_105_fu_1493_p3 = ((icmp_ln1649_110_fu_1487_p2[0:0] == 1'b1) ? trunc_ln_fu_525_p4 : 7'd0);

assign select_ln51_107_fu_1521_p3 = ((icmp_ln1649_112_fu_1515_p2[0:0] == 1'b1) ? trunc_ln810_s_fu_565_p4 : 7'd0);

assign select_ln51_109_fu_1549_p3 = ((icmp_ln1649_114_fu_1543_p2[0:0] == 1'b1) ? trunc_ln810_44_fu_605_p4 : 7'd0);

assign select_ln51_111_fu_1577_p3 = ((icmp_ln1649_116_fu_1571_p2[0:0] == 1'b1) ? trunc_ln810_45_fu_645_p4 : 7'd0);

assign select_ln51_113_fu_1605_p3 = ((icmp_ln1649_118_fu_1599_p2[0:0] == 1'b1) ? trunc_ln810_46_fu_685_p4 : 7'd0);

assign select_ln51_115_fu_1633_p3 = ((icmp_ln1649_120_fu_1627_p2[0:0] == 1'b1) ? trunc_ln810_47_fu_725_p4 : 7'd0);

assign select_ln51_117_fu_1661_p3 = ((icmp_ln1649_122_fu_1655_p2[0:0] == 1'b1) ? trunc_ln810_48_fu_765_p4 : 7'd0);

assign select_ln51_119_fu_1689_p3 = ((icmp_ln1649_124_fu_1683_p2[0:0] == 1'b1) ? trunc_ln810_49_fu_805_p4 : 7'd0);

assign select_ln51_121_fu_1717_p3 = ((icmp_ln1649_126_fu_1711_p2[0:0] == 1'b1) ? trunc_ln810_50_fu_845_p4 : 7'd0);

assign select_ln51_123_fu_1745_p3 = ((icmp_ln1649_128_fu_1739_p2[0:0] == 1'b1) ? trunc_ln810_51_fu_885_p4 : 7'd0);

assign select_ln51_125_fu_1773_p3 = ((icmp_ln1649_130_fu_1767_p2[0:0] == 1'b1) ? trunc_ln810_52_fu_925_p4 : 7'd0);

assign select_ln51_127_fu_1801_p3 = ((icmp_ln1649_132_fu_1795_p2[0:0] == 1'b1) ? trunc_ln810_53_fu_965_p4 : 7'd0);

assign select_ln51_129_fu_1829_p3 = ((icmp_ln1649_134_fu_1823_p2[0:0] == 1'b1) ? trunc_ln810_54_fu_1005_p4 : 7'd0);

assign select_ln51_131_fu_1857_p3 = ((icmp_ln1649_136_fu_1851_p2[0:0] == 1'b1) ? trunc_ln810_55_fu_1045_p4 : 7'd0);

assign select_ln51_133_fu_1885_p3 = ((icmp_ln1649_138_fu_1879_p2[0:0] == 1'b1) ? trunc_ln810_56_fu_1085_p4 : 7'd0);

assign select_ln51_135_fu_1913_p3 = ((icmp_ln1649_140_fu_1907_p2[0:0] == 1'b1) ? trunc_ln810_57_fu_1125_p4 : 7'd0);

assign select_ln51_137_fu_1941_p3 = ((icmp_ln1649_142_fu_1935_p2[0:0] == 1'b1) ? trunc_ln810_58_fu_1165_p4 : 7'd0);

assign select_ln51_139_fu_1969_p3 = ((icmp_ln1649_144_fu_1963_p2[0:0] == 1'b1) ? trunc_ln810_59_fu_1205_p4 : 7'd0);

assign select_ln51_141_fu_1997_p3 = ((icmp_ln1649_146_fu_1991_p2[0:0] == 1'b1) ? trunc_ln810_60_fu_1245_p4 : 7'd0);

assign select_ln51_143_fu_2025_p3 = ((icmp_ln1649_148_fu_2019_p2[0:0] == 1'b1) ? trunc_ln810_61_fu_1285_p4 : 7'd0);

assign select_ln51_145_fu_2053_p3 = ((icmp_ln1649_150_fu_2047_p2[0:0] == 1'b1) ? trunc_ln810_62_fu_1325_p4 : 7'd0);

assign select_ln51_147_fu_2081_p3 = ((icmp_ln1649_152_fu_2075_p2[0:0] == 1'b1) ? trunc_ln810_63_fu_1355_p4 : 7'd0);

assign select_ln51_99_fu_1409_p3 = ((icmp_ln1649_104_fu_1403_p2[0:0] == 1'b1) ? trunc_ln45_6_fu_405_p4 : 7'd0);

assign select_ln51_fu_1381_p3 = ((icmp_ln1649_fu_1375_p2[0:0] == 1'b1) ? trunc_ln45_fu_351_p1 : 7'd0);

assign start_out = real_start;

assign trunc_ln2_fu_1365_p4 = {{layer14_out_dout[414:408]}};

assign trunc_ln44_50_fu_425_p4 = {{layer14_out_dout[30:24]}};

assign trunc_ln44_51_fu_465_p4 = {{layer14_out_dout[46:40]}};

assign trunc_ln44_52_fu_505_p4 = {{layer14_out_dout[62:56]}};

assign trunc_ln44_53_fu_545_p4 = {{layer14_out_dout[78:72]}};

assign trunc_ln44_54_fu_585_p4 = {{layer14_out_dout[94:88]}};

assign trunc_ln44_55_fu_625_p4 = {{layer14_out_dout[110:104]}};

assign trunc_ln44_56_fu_665_p4 = {{layer14_out_dout[126:120]}};

assign trunc_ln44_57_fu_705_p4 = {{layer14_out_dout[142:136]}};

assign trunc_ln44_58_fu_745_p4 = {{layer14_out_dout[158:152]}};

assign trunc_ln44_59_fu_785_p4 = {{layer14_out_dout[174:168]}};

assign trunc_ln44_60_fu_825_p4 = {{layer14_out_dout[190:184]}};

assign trunc_ln44_61_fu_865_p4 = {{layer14_out_dout[206:200]}};

assign trunc_ln44_62_fu_905_p4 = {{layer14_out_dout[222:216]}};

assign trunc_ln44_63_fu_945_p4 = {{layer14_out_dout[238:232]}};

assign trunc_ln44_64_fu_985_p4 = {{layer14_out_dout[254:248]}};

assign trunc_ln44_65_fu_1025_p4 = {{layer14_out_dout[270:264]}};

assign trunc_ln44_66_fu_1065_p4 = {{layer14_out_dout[286:280]}};

assign trunc_ln44_67_fu_1105_p4 = {{layer14_out_dout[302:296]}};

assign trunc_ln44_68_fu_1145_p4 = {{layer14_out_dout[318:312]}};

assign trunc_ln44_69_fu_1185_p4 = {{layer14_out_dout[334:328]}};

assign trunc_ln44_70_fu_1225_p4 = {{layer14_out_dout[350:344]}};

assign trunc_ln44_71_fu_1265_p4 = {{layer14_out_dout[366:360]}};

assign trunc_ln44_72_fu_1305_p4 = {{layer14_out_dout[382:376]}};

assign trunc_ln44_73_fu_1345_p4 = {{layer14_out_dout[398:392]}};

assign trunc_ln44_s_fu_385_p4 = {{layer14_out_dout[14:8]}};

assign trunc_ln45_6_fu_405_p4 = {{layer14_out_dout[22:16]}};

assign trunc_ln45_7_fu_445_p4 = {{layer14_out_dout[38:32]}};

assign trunc_ln45_8_fu_485_p4 = {{layer14_out_dout[54:48]}};

assign trunc_ln45_fu_351_p1 = layer14_out_dout[6:0];

assign trunc_ln810_44_fu_605_p4 = {{layer14_out_dout[102:96]}};

assign trunc_ln810_45_fu_645_p4 = {{layer14_out_dout[118:112]}};

assign trunc_ln810_46_fu_685_p4 = {{layer14_out_dout[134:128]}};

assign trunc_ln810_47_fu_725_p4 = {{layer14_out_dout[150:144]}};

assign trunc_ln810_48_fu_765_p4 = {{layer14_out_dout[166:160]}};

assign trunc_ln810_49_fu_805_p4 = {{layer14_out_dout[182:176]}};

assign trunc_ln810_50_fu_845_p4 = {{layer14_out_dout[198:192]}};

assign trunc_ln810_51_fu_885_p4 = {{layer14_out_dout[214:208]}};

assign trunc_ln810_52_fu_925_p4 = {{layer14_out_dout[230:224]}};

assign trunc_ln810_53_fu_965_p4 = {{layer14_out_dout[246:240]}};

assign trunc_ln810_54_fu_1005_p4 = {{layer14_out_dout[262:256]}};

assign trunc_ln810_55_fu_1045_p4 = {{layer14_out_dout[278:272]}};

assign trunc_ln810_56_fu_1085_p4 = {{layer14_out_dout[294:288]}};

assign trunc_ln810_57_fu_1125_p4 = {{layer14_out_dout[310:304]}};

assign trunc_ln810_58_fu_1165_p4 = {{layer14_out_dout[326:320]}};

assign trunc_ln810_59_fu_1205_p4 = {{layer14_out_dout[342:336]}};

assign trunc_ln810_60_fu_1245_p4 = {{layer14_out_dout[358:352]}};

assign trunc_ln810_61_fu_1285_p4 = {{layer14_out_dout[374:368]}};

assign trunc_ln810_62_fu_1325_p4 = {{layer14_out_dout[390:384]}};

assign trunc_ln810_63_fu_1355_p4 = {{layer14_out_dout[406:400]}};

assign trunc_ln810_s_fu_565_p4 = {{layer14_out_dout[86:80]}};

assign trunc_ln_fu_525_p4 = {{layer14_out_dout[70:64]}};

assign zext_ln1649_49_fu_2109_p1 = select_ln51_99_reg_2378;

assign zext_ln1649_50_fu_2115_p1 = select_ln51_101_reg_2388;

assign zext_ln1649_51_fu_2121_p1 = select_ln51_103_reg_2398;

assign zext_ln1649_52_fu_2127_p1 = select_ln51_105_reg_2408;

assign zext_ln1649_53_fu_2133_p1 = select_ln51_107_reg_2418;

assign zext_ln1649_54_fu_2139_p1 = select_ln51_109_reg_2428;

assign zext_ln1649_55_fu_2145_p1 = select_ln51_111_reg_2438;

assign zext_ln1649_56_fu_2151_p1 = select_ln51_113_reg_2448;

assign zext_ln1649_57_fu_2157_p1 = select_ln51_115_reg_2458;

assign zext_ln1649_58_fu_2163_p1 = select_ln51_117_reg_2468;

assign zext_ln1649_59_fu_2169_p1 = select_ln51_119_reg_2478;

assign zext_ln1649_60_fu_2175_p1 = select_ln51_121_reg_2488;

assign zext_ln1649_61_fu_2181_p1 = select_ln51_123_reg_2498;

assign zext_ln1649_62_fu_2187_p1 = select_ln51_125_reg_2508;

assign zext_ln1649_63_fu_2193_p1 = select_ln51_127_reg_2518;

assign zext_ln1649_64_fu_2199_p1 = select_ln51_129_reg_2528;

assign zext_ln1649_65_fu_2205_p1 = select_ln51_131_reg_2538;

assign zext_ln1649_66_fu_2211_p1 = select_ln51_133_reg_2548;

assign zext_ln1649_67_fu_2217_p1 = select_ln51_135_reg_2558;

assign zext_ln1649_68_fu_2223_p1 = select_ln51_137_reg_2568;

assign zext_ln1649_69_fu_2229_p1 = select_ln51_139_reg_2578;

assign zext_ln1649_70_fu_2235_p1 = select_ln51_141_reg_2588;

assign zext_ln1649_71_fu_2241_p1 = select_ln51_143_reg_2598;

assign zext_ln1649_72_fu_2247_p1 = select_ln51_145_reg_2608;

assign zext_ln1649_73_fu_2253_p1 = select_ln51_147_reg_2618;

assign zext_ln1649_fu_2103_p1 = select_ln51_reg_2368;

assign zext_ln51_49_fu_2112_p1 = out_data_data_28_reg_2383;

assign zext_ln51_50_fu_2118_p1 = out_data_data_30_reg_2393;

assign zext_ln51_51_fu_2124_p1 = out_data_data_32_reg_2403;

assign zext_ln51_52_fu_2130_p1 = p_Val2_152_reg_2413;

assign zext_ln51_53_fu_2136_p1 = p_Val2_153_reg_2423;

assign zext_ln51_54_fu_2142_p1 = p_Val2_154_reg_2433;

assign zext_ln51_55_fu_2148_p1 = p_Val2_155_reg_2443;

assign zext_ln51_56_fu_2154_p1 = p_Val2_156_reg_2453;

assign zext_ln51_57_fu_2160_p1 = p_Val2_157_reg_2463;

assign zext_ln51_58_fu_2166_p1 = p_Val2_158_reg_2473;

assign zext_ln51_59_fu_2172_p1 = p_Val2_159_reg_2483;

assign zext_ln51_60_fu_2178_p1 = p_Val2_160_reg_2493;

assign zext_ln51_61_fu_2184_p1 = p_Val2_161_reg_2503;

assign zext_ln51_62_fu_2190_p1 = p_Val2_162_reg_2513;

assign zext_ln51_63_fu_2196_p1 = p_Val2_163_reg_2523;

assign zext_ln51_64_fu_2202_p1 = p_Val2_164_reg_2533;

assign zext_ln51_65_fu_2208_p1 = p_Val2_165_reg_2543;

assign zext_ln51_66_fu_2214_p1 = p_Val2_166_reg_2553;

assign zext_ln51_67_fu_2220_p1 = p_Val2_167_reg_2563;

assign zext_ln51_68_fu_2226_p1 = p_Val2_168_reg_2573;

assign zext_ln51_69_fu_2232_p1 = p_Val2_169_reg_2583;

assign zext_ln51_70_fu_2238_p1 = p_Val2_170_reg_2593;

assign zext_ln51_71_fu_2244_p1 = p_Val2_171_reg_2603;

assign zext_ln51_72_fu_2250_p1 = p_Val2_172_reg_2613;

assign zext_ln51_fu_2106_p1 = out_data_data_26_reg_2373;

endmodule //myproject_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s
