// Seed: 1554198807
module module_0 (
    input  tri0 id_0,
    input  tri  id_1,
    input  tri  id_2,
    output tri1 id_3,
    input  tri0 id_4
);
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input wand id_2,
    input tri id_3,
    output tri1 id_4,
    output supply1 id_5,
    input tri1 id_6,
    input wire id_7,
    input wor id_8
    , id_22,
    input wire id_9,
    input wire id_10,
    input tri0 id_11,
    output supply1 id_12,
    input supply0 id_13,
    output supply1 id_14,
    output tri0 id_15,
    output logic id_16,
    input wire id_17,
    output supply1 id_18,
    output tri id_19,
    output tri id_20
);
  module_0 modCall_1 (
      id_2,
      id_10,
      id_2,
      id_19,
      id_9
  );
  wire id_23;
  always @*
    #1 begin : LABEL_0
      id_16 <= 1'b0;
    end
endmodule
