#Start recording tcl command: 10/20/2019 17:03:54
#Project Location: C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/lcd01; Project name: lcd01
prj_project new -name "lcd01" -impl "lcd1" -dev LCMXO2-7000HE-5TG144C -synthesis "synplify"
prj_src add "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/div00VHDL/div00.vhdl" "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/div00VHDL/osc00.vhd" "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/div00VHDL/packagediv00.vhdl" "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/div00VHDL/topdiv00.vhdl"
prj_project save
prj_src add "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/lcd01/lcdconfig00.vhdl"
prj_src add "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/lcd01/lcdcontconfig00.vhdl"
prj_src add "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/lcd01/lcddata00.vhdl"
prj_src add "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/lcd01/lcdcontdata.vhdl"
prj_src add "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/lcd01/lcdmux00.vhdl"
prj_src add "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/lcd01/packagelcd00.vhdl"
prj_src add "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/lcd01/toplcd01.vhdl"
prj_run Export -impl lcd1 -task Jedecgen
prj_run Export -impl lcd1 -task Jedecgen
pgr_project save "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/lcd01/lcd1/lcd1.xcf"
prj_src add -exclude "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/lcd01/lcd1/lcd1.xcf"
prj_src enable "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/lcd01/lcd1/lcd1.xcf"
pgr_project save "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/lcd01/lcd1/lcd1.xcf"
pgr_program run
pgr_project close
prj_project save
prj_project close
#Stop recording: 10/20/2019 17:31:09
