<profile>

<section name = "Vitis HLS Report for 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1'" level="0">
<item name = "Date">Thu Apr 17 09:53:02 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">conv2d_hls</item>
<item name = "Solution">sol1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcvu37p-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00 ns, 2.190 ns, 0.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_42_1">451, 451, 2, 1, 1, 450, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 20, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 41, -</column>
<column name="Register">-, -, 12, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln42_fu_75_p2">+, 0, 0, 14, 7, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="HBM0_blk_n_R">9, 2, 1, 2</column>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="i_fu_44">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_44">7, 0, 7, 0</column>
<column name="trunc_ln42_reg_104">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv2d_kernel_Pipeline_VITIS_LOOP_42_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv2d_kernel_Pipeline_VITIS_LOOP_42_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv2d_kernel_Pipeline_VITIS_LOOP_42_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv2d_kernel_Pipeline_VITIS_LOOP_42_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv2d_kernel_Pipeline_VITIS_LOOP_42_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv2d_kernel_Pipeline_VITIS_LOOP_42_1, return value</column>
<column name="m_axi_HBM0_AWVALID">out, 1, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_AWREADY">in, 1, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_AWADDR">out, 64, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_AWID">out, 1, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_AWLEN">out, 32, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_AWSIZE">out, 3, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_AWBURST">out, 2, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_AWLOCK">out, 2, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_AWCACHE">out, 4, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_AWPROT">out, 3, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_AWQOS">out, 4, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_AWREGION">out, 4, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_AWUSER">out, 1, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_WVALID">out, 1, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_WREADY">in, 1, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_WDATA">out, 64, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_WSTRB">out, 8, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_WLAST">out, 1, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_WID">out, 1, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_WUSER">out, 1, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_ARVALID">out, 1, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_ARREADY">in, 1, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_ARADDR">out, 64, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_ARID">out, 1, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_ARLEN">out, 32, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_ARSIZE">out, 3, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_ARBURST">out, 2, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_ARLOCK">out, 2, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_ARCACHE">out, 4, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_ARPROT">out, 3, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_ARQOS">out, 4, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_ARREGION">out, 4, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_ARUSER">out, 1, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_RVALID">in, 1, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_RREADY">out, 1, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_RDATA">in, 64, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_RLAST">in, 1, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_RID">in, 1, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_RFIFONUM">in, 9, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_RUSER">in, 1, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_RRESP">in, 2, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_BVALID">in, 1, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_BREADY">out, 1, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_BRESP">in, 2, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_BID">in, 1, m_axi, HBM0, pointer</column>
<column name="m_axi_HBM0_BUSER">in, 1, m_axi, HBM0, pointer</column>
<column name="sext_ln42">in, 61, ap_none, sext_ln42, scalar</column>
</table>
</item>
</section>
</profile>
