# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../alu.srcs/sources_1/new/comp_4bit.vhd" \
"../../../../alu.srcs/sim_1/new/alu_top_tb.vhd" \

# Do not sort compile order
nosort
