/*---------------------------------------------------------------------------
 *	This program is free software; you can redistribute it and/or modify
 *	it under the terms of the GNU General Public License as published by
 *	the Free Software Foundation; either version 2 of the License, or
 *	(at your option) any later version. See also the license.txt file for
 *	additional informations.
 *---------------------------------------------------------------------------
 */

#ifndef _MEMORYH_
#define _MEMORYH_

#ifndef INLINE
#define INLINE inline
#endif

// Enable 16-bit read optimization for faster memory access
#define NGP_OPTIMIZATION_16BIT_READ

#include "flash.h"
#include "graphics.h"
#include "input.h"
#include "neopopsound.h"
#include "sound.h"
#include "types.h"
#include <stdbool.h>

extern bool g_palette_dirty;

#ifdef DRZ80
#include "DrZ80_support.h"
#else
#ifdef CZ80
#include "cz80_support.h"
#else
#include "z80.h"
#endif
#endif

#ifdef __cplusplus
extern "C" {
#endif

/* Maximum ROM size is 4 megabytes */
#define MAINROM_SIZE_MAX (0)

extern unsigned char *mainram; // ex 64K statique
extern unsigned char *cpurom;  // ex 0x10000 statique
extern const unsigned char *mainrom;
extern unsigned char *cpuram;
extern unsigned char ldcRegs[64];

bool ngp_mem_alloc_init(size_t mainram_sz, size_t cpurom_sz);
void ngp_mem_free(void);
void ngp_mem_init(void);
bool ngp_mem_set_rom(const void *rom_base, size_t rom_len);

/* Z80 memory functions */

extern unsigned char (*z80MemReadB)(unsigned short addr);
extern unsigned short (*z80MemReadW)(unsigned short addr);
extern void (*z80MemWriteB)(unsigned short addr, unsigned char data);
extern void (*z80MemWriteW)(unsigned short addr, unsigned short data);
extern void (*z80PortWriteB)(unsigned char port, unsigned char data);
extern unsigned char (*z80PortReadB)(unsigned char port);

#if defined(DRZ80) || defined(CZ80)
unsigned char z80ngpMemReadB(unsigned short addr);
unsigned short z80ngpMemReadW(unsigned short addr);
void DrZ80ngpMemWriteB(unsigned char data, unsigned short addr);
void DrZ80ngpMemWriteW(unsigned short data, unsigned short addr);
void DrZ80ngpPortWriteB(unsigned short port, unsigned char data);
unsigned char DrZ80ngpPortReadB(unsigned short port);
#endif

extern unsigned char realBIOSloaded;

static inline const unsigned char *get_address(unsigned int addr) {
  addr &= 0x00FFFFFF;

  // Optimization: Check ROM first (Most frequent access)
  if (addr >= 0x00200000) {
    if (addr < 0x00400000) {
      unsigned int offset = addr - 0x00200000;
      if (offset < m_emuInfo.romSize)
        return &mainrom[offset];
      return 0;
    }
    if (addr < 0x00A00000) {
      if (addr < 0x00800000)
        return 0; /* Flavor added */
      unsigned int offset = addr - 0x00600000;
      if (offset < m_emuInfo.romSize)
        return &mainrom[offset];
      return 0;
    }
    if (addr < 0x00FF0000)
      return 0; /* Flavor added */

    return &cpurom[addr - 0x00ff0000];
  }

  // RAM Access
  if (addr < 0x000008a0)
    return &cpuram[addr];

  if (addr > 0x00003fff && addr < 0x00018000) {
    switch (addr) /* Thanks Koyote */
    {
    case 0x6F80:
      mainram[addr - 0x00004000] = 0xFF;
      break;
    case 0x6F80 + 1:
      mainram[addr - 0x00004000] = 0x03;
      break;
    case 0x6F85:
      mainram[addr - 0x00004000] = 0x00;
      break;
    case 0x6F82:
      mainram[addr - 0x00004000] = ngpInputState;
      break;
    case 0x6DA2:
      mainram[addr - 0x00004000] = 0x80;
      break;
    }
    return &mainram[addr - 0x00004000];
  }
  static const unsigned char dummy_page[256] = {0};
  return dummy_page; /* Fallback to dummy data instead of NULL to prevent panic
                      */
}

/* read a byte from a memory address (addr) */
static INLINE unsigned char tlcsMemReadB(unsigned int addr) {
  addr &= 0x00FFFFFF;

  // Optimization: Flash command is unlikely, hint compiler
  if (__builtin_expect(currentCommand == COMMAND_INFO_READ, 0))
    return flashReadInfo(addr);

  // Optimization: Check ROM first (Most frequent access for instruction fetch)
  // Neo Geo Pocket ROM addresses are 0x200000..0x3FFFFF and 0x800000..0x9FFFFF
  if (addr >= 0x00200000) {
    if (addr < 0x00400000) {
      unsigned int offset = addr - 0x200000;
      if (offset < m_emuInfo.romSize)
        return mainrom[offset];
      return 0xFF;
    }
    if (addr >= 0x00800000 && addr < 0x00A00000) {
      unsigned int offset = addr - 0x600000;
      if (offset < m_emuInfo.romSize)
        return mainrom[offset];
      return 0xFF;
    }
    if (addr >= 0x00FF0000)
      return cpurom[addr - 0x00ff0000];
    return 0xFF;
  }

  // RAM Access
  {
    if (addr < 0x000008A0) {
      if (addr == 0xBC)
        ngpSoundExecute();
      return cpuram[addr];
    } else if (addr > 0x00003FFF && addr < 0x00018000) {
      switch (addr) /* Thanks Koyote */
      {
      case 0x6DA2:
        return 0x80;
      case 0x6F80:
        return 0xFF;
      case 0x6F80 + 1:
        return 0x03;
      case 0x6F85:
        return 0x00;
      case 0x6F82:
        return ngpInputState;
      default:
        break;
      }
      return mainram[addr - 0x00004000];
    }
  }
  return 0xFF;
}

/* read a word from a memory address (addr) */
static INLINE unsigned short tlcsMemReadW(unsigned int addr) {
#ifdef TARGET_GP2X
  register unsigned short i asm("r0");
  register unsigned char *gA asm("r1");

  gA = get_address(addr);

  if (gA == 0)
    return 0;

  asm volatile("ldrb	%0, [%1]\n\t"
               "ldrb	r2, [%1, #1]\n\t"
               "orr	%0, %0, r2, asl #8"
               : "=r"(i)
               : "r"(gA)
               : "r2");

  return i;
#else
#ifdef NGP_OPTIMIZATION_16BIT_READ
  const unsigned char *gA;
  gA = get_address(addr);

  if (gA == 0)
    return 0;

  if (((unsigned int)gA) & 1)
    return (*(gA)) | (*(gA + 1) << 8);
  return *(unsigned short *)gA;
#else
  return tlcsMemReadB(addr) | (tlcsMemReadB(addr + 1) << 8);
#endif
#endif
}

/* read a long word from a memory address (addr) */
static INLINE unsigned int tlcsMemReadL(unsigned int addr) {
#ifdef TARGET_GP2X
  register unsigned int i asm("r0");
  register unsigned char *gA asm("r4");

  gA = get_address(addr);

  if (gA == 0)
    return 0;

  asm volatile("bic	r1,%1,#3	\n"
               "ldmia	r1,{r0,r3}	\n"
               "ands	r1,%1,#3	\n"
               "movne	r2,r1,lsl #3	\n"
               "movne	r0,r0,lsr r2	\n"
               "rsbne	r1,r2,#32	\n"
               "orrne	r0,r0,r3,lsl r1"
               : "=r"(i)
               : "r"(gA)
               : "r1", "r2", "r3");

  return i;
#else
  const unsigned char *gA = get_address(addr);

  if (gA == 0)
    return 0;

  /* unaligned path */
  if (((uintptr_t)gA) & 3) {
    return (unsigned int)gA[0] | ((unsigned int)gA[1] << 8) |
           ((unsigned int)gA[2] << 16) | ((unsigned int)gA[3] << 24);
  }

  /* aligned fast path */
  return *(const unsigned int *)gA;
#endif
}

/* write a byte (data) to a memory address (addr) */
static INLINE void tlcsMemWriteB(unsigned int addr, unsigned char data) {
  addr &= 0x00FFFFFF;
  if (addr < 0x000008a0) {
    switch (addr) {
    case 0xA0: /* L CH Sound Source Control Register */
      if (cpuram[0xB8] == 0x55 && cpuram[0xB9] == 0xAA)
        Write_SoundChipNoise(data); /*Flavor SN76496Write(0, data); */
      break;
    case 0xA1: /* R CH Sound Source Control Register */
      if (cpuram[0xB8] == 0x55 && cpuram[0xB9] == 0xAA)
        Write_SoundChipTone(data); /*Flavor SN76496Write(0, data); */
      break;
    case 0xA2: /* L CH DAC Control Register */
      ngpSoundExecute();
      if (cpuram[0xB8] == 0xAA)
        dac_writeL(data); /*Flavor DAC_data_w(0,data); */
      break;
    case 0xB8: /* Z80 Reset */
    case 0xB9: /* Sourd Source Reset Control Register */
      switch (data) {
      case 0x55:
        ngpSoundStart();
        break;
      case 0xAA:
        ngpSoundExecute();
        ngpSoundOff();
        break;
      }
      break;
    case 0xBA:
      ngpSoundExecute();
#if defined(DRZ80) || defined(CZ80)
      Z80_Cause_Interrupt(Z80_NMI_INT);
#else
      z80Interrupt(Z80NMI);
#endif
      break;
    }
    cpuram[addr] = data;
    if (addr >= 0x83E0 && addr < 0x8400)
      g_palette_dirty = true;
    return;
  } else if (addr > 0x00003fff && addr < 0x00018000) {
    if (addr == 0x87E2 && mainram[0x47F0] != 0xAA)
      return; /* disallow writes to GEMODE */

    mainram[addr - 0x00004000] = data;
    // Palette memory for NGPC is usually in this range
    if (addr >= 0x8000 && addr < 0x8800)
      g_palette_dirty = true;
    return;
  } else if (addr >= 0x00200000 && addr < 0x00400000)
    flashChipWrite(addr, data);
  else if (addr >= 0x00800000 && addr < 0x00A00000)
    flashChipWrite(addr, data);
}

#ifdef __cplusplus
}
#endif

#endif /* _MEMORYH_ */
