// Seed: 1602923349
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_13, id_14, id_15;
endmodule
module module_1 #(
    parameter id_0  = 32'd26,
    parameter id_10 = 32'd72,
    parameter id_9  = 32'd36
) (
    input tri _id_0,
    output tri id_1,
    inout supply1 id_2,
    input wire id_3,
    output supply0 id_4,
    output wire id_5,
    input uwire id_6,
    input uwire id_7,
    output uwire id_8,
    input wor _id_9,
    input wor _id_10,
    output uwire id_11,
    output uwire id_12
);
  wire [id_10  (  id_0  ,  -1  ) : 1] id_14[-1  &&  1 : id_9], id_15;
  module_0 modCall_1 (
      id_15,
      id_14,
      id_15,
      id_14,
      id_15,
      id_14,
      id_14,
      id_15,
      id_14,
      id_14,
      id_15,
      id_15
  );
  wire id_16;
endmodule
