INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fran/Desktop/practica_3 con divisor de frecuencia/practica_3.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity parity_machine
INFO: [VRFC 10-307] analyzing entity fdivider
