; VMID read from a gfx10 dGPU
; gfx10 has new register names so we test that umr uses them correctly

;=== VM Decoding of address 0@0x446000 ===
;mmGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32=0x0
;mmGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32=0x0
;mmGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32=0x1
;mmGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32=0x0
;PDE0.block_fragment_size=0
;mmGCVM_CONTEXT0_CNTL=0x7ffe01
;VMID0.page_table_block_size=0
;VMID0.page_table_depth=0
;mmVGA_MEMORY_BASE_ADDRESS=0x0
;mmVGA_MEMORY_BASE_ADDRESS_HIGH=0x0
;mmMC_VM_FB_OFFSET=0x0
;mmGCMC_VM_MX_L1_TLB_CNTL=0x1859
;mmGCMC_VM_SYSTEM_APERTURE_LOW_ADDR=0x200000
;mmGCMC_VM_SYSTEM_APERTURE_HIGH_ADDR=0x207fbf
;mmGCMC_VM_FB_LOCATION_BASE=0x8000
;mmGCMC_VM_FB_LOCATION_TOP=0x81ff
;PDE=0x0000000000000001, PBA==0x000000000000, V=1, S=0, FS=0
;\-> PTE=0x000300022275b077, VA=0x0000000000446000, PBA==0x00022275b000, F=0, V=1, S=1

MMIO@0xA618={0x200000}     ; mmGCMC_VM_SYSTEM_APERTURE_HIGH_ADDR
MMIO@0xA614={0x207fbf}     ; mmGCMC_VM_SYSTEM_APERTURE_LOW_ADDR
MMIO@0xA600={0x8000}       ; mmGCMC_VM_FB_LOCATION_BASE
MMIO@0xA604={0x81ff}       ; mmGCMC_VM_FB_LOCATION_TOP
MMIO@0xA42C={0x0}          ; mmGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32
MMIO@0xA430={0x0}          ; mmGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32
MMIO@0xA4AC={0xFFFFFFFF}  ; mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32=0xFFFFFFFF
MMIO@0xA4B0={0}  ; mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32=0xFFFFFFFF
MMIO@0xA200={0x7ffe01}     ; mmGCVM_CONTEXT0_CNTL
MMIO@0x0310={0}            ; mmVGA_MEMORY_BASE_ADDRESS
MMIO@0x0324={0}            ; mmVGA_MEMORY_BASE_ADDRESS_HIGH=0xf4
MMIO@0xA5AC={0x0}          ; mmGCMC_VM_FB_OFFSET
MMIO@0xA61C={0x1859}       ; mmGCMC_VM_MX_L1_TLB_CNTL
MMIO@0xA3AC={0x1}          ; mmGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32
MMIO@0xA3B0={0x0}          ; mmGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32

; PTB
VRAM@0x2230={77b0752202000300}

; data
SYSRAM@0x22275b000={0001020304050607}
