Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Aug 15 23:10:51 2020
| Host         : dereck running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file test_pattern1_methodology_drc_routed.rpt -pb test_pattern1_methodology_drc_routed.pb -rpx test_pattern1_methodology_drc_routed.rpx
| Design       : test_pattern1
| Device       : xc7z010clg400-2
| Speed File   : -2
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_test_pattern1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 33
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 33         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ap_rst_n relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ap_start relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on src_axi0_TREADY relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on ap_done relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on ap_idle relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on ap_ready relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[18] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[19] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[20] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[21] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[22] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[23] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TDATA[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TLAST[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TUSER[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on src_axi0_TVALID relative to clock(s) ap_clk
Related violations: <none>


