$date
	Thu Jan 07 11:42:47 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$scope module myAndOr $end
$var wire 2 ! A [1:0] $end
$var wire 2 " AandB [1:0] $end
$var wire 2 # AorB [1:0] $end
$var wire 2 $ B [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 $
b10 #
b0 "
b0 !
$end
#20
b10 "
b10 !
#40
b11 #
b0 "
b1 $
#60
b1 "
b11 !
#100
