#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Jan 10 19:22:33 2017
# Process ID: 9893
# Current directory: /home/tyh/Documents/pipeline/pipeline.runs/synth_1
# Command line: vivado -log pipeline.vds -mode batch -messageDb vivado.pb -notrace -source pipeline.tcl
# Log file: /home/tyh/Documents/pipeline/pipeline.runs/synth_1/pipeline.vds
# Journal file: /home/tyh/Documents/pipeline/pipeline.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source pipeline.tcl -notrace
Command: synth_design -top pipeline -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9897 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.117 ; gain = 127.137 ; free physical = 3391 ; free virtual = 7942
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pipeline' [/home/tyh/SYS_LAB/Pipeline-cpu/src/pipeline.v:6]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cpu_top' [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX32_5' [/home/tyh/SYS_LAB/Pipeline-cpu/src/MUX.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tyh/SYS_LAB/Pipeline-cpu/src/MUX.v:82]
INFO: [Synth 8-256] done synthesizing module 'MUX32_5' (1#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/MUX.v:71]
INFO: [Synth 8-638] synthesizing module 'pc' [/home/tyh/SYS_LAB/Pipeline-cpu/src/pc.v:21]
INFO: [Synth 8-256] done synthesizing module 'pc' (2#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/pc.v:21]
INFO: [Synth 8-638] synthesizing module 'adder' [/home/tyh/SYS_LAB/Pipeline-cpu/src/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'adder' (3#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'ifid_reg' [/home/tyh/SYS_LAB/Pipeline-cpu/src/ifid_reg.v:23]
INFO: [Synth 8-256] done synthesizing module 'ifid_reg' (4#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/ifid_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX5_2' [/home/tyh/SYS_LAB/Pipeline-cpu/src/MUX.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX5_2' (5#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/MUX.v:23]
INFO: [Synth 8-638] synthesizing module 'GPR' [/home/tyh/SYS_LAB/Pipeline-cpu/src/GPR.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPR' (6#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/GPR.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX32_2' [/home/tyh/SYS_LAB/Pipeline-cpu/src/MUX.v:39]
INFO: [Synth 8-256] done synthesizing module 'MUX32_2' (7#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/MUX.v:39]
INFO: [Synth 8-638] synthesizing module 'Ext_unit' [/home/tyh/SYS_LAB/Pipeline-cpu/src/Ext_unit.v:22]
	Parameter UNSIGN_EXT bound to: 0 - type: integer 
	Parameter SIGN_EXT bound to: 1 - type: integer 
	Parameter LUI bound to: 2 - type: integer 
	Parameter CONST_4 bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Ext_unit' (8#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/Ext_unit.v:22]
INFO: [Synth 8-638] synthesizing module 'except_detect1' [/home/tyh/SYS_LAB/Pipeline-cpu/src/except_detect1.v:8]
INFO: [Synth 8-256] done synthesizing module 'except_detect1' (9#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/except_detect1.v:8]
INFO: [Synth 8-638] synthesizing module 'decoder' [/home/tyh/SYS_LAB/Pipeline-cpu/src/decoder.v:10]
INFO: [Synth 8-256] done synthesizing module 'decoder' (10#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/decoder.v:10]
INFO: [Synth 8-638] synthesizing module 'control_unit' [/home/tyh/SYS_LAB/Pipeline-cpu/src/control_unit.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tyh/SYS_LAB/Pipeline-cpu/src/control_unit.v:57]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (11#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/control_unit.v:9]
INFO: [Synth 8-638] synthesizing module 'cp0' [/home/tyh/SYS_LAB/Pipeline-cpu/src/cp0.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tyh/SYS_LAB/Pipeline-cpu/src/cp0.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tyh/SYS_LAB/Pipeline-cpu/src/cp0.v:115]
INFO: [Synth 8-256] done synthesizing module 'cp0' (12#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/cp0.v:1]
INFO: [Synth 8-638] synthesizing module 'MUX5_3' [/home/tyh/SYS_LAB/Pipeline-cpu/src/MUX.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tyh/SYS_LAB/Pipeline-cpu/src/MUX.v:101]
INFO: [Synth 8-256] done synthesizing module 'MUX5_3' (13#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/MUX.v:92]
INFO: [Synth 8-638] synthesizing module 'idex_reg' [/home/tyh/SYS_LAB/Pipeline-cpu/src/idex_reg.v:21]
INFO: [Synth 8-256] done synthesizing module 'idex_reg' (14#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/idex_reg.v:21]
INFO: [Synth 8-638] synthesizing module 'is_delayslot' [/home/tyh/SYS_LAB/Pipeline-cpu/src/is_delayslot.v:9]
INFO: [Synth 8-256] done synthesizing module 'is_delayslot' (15#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/is_delayslot.v:9]
INFO: [Synth 8-638] synthesizing module 'MUX32_3' [/home/tyh/SYS_LAB/Pipeline-cpu/src/MUX.v:54]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tyh/SYS_LAB/Pipeline-cpu/src/MUX.v:63]
INFO: [Synth 8-256] done synthesizing module 'MUX32_3' (16#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/MUX.v:54]
INFO: [Synth 8-638] synthesizing module 'SHIFT' [/home/tyh/SYS_LAB/Pipeline-cpu/src/SHIFT.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OP_WIDTH bound to: 2 - type: integer 
	Parameter SHIFT_NUM_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SHIFT' (17#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/SHIFT.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/tyh/SYS_LAB/Pipeline-cpu/src/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'alu_controller' [/home/tyh/SYS_LAB/Pipeline-cpu/src/alu_controller.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tyh/SYS_LAB/Pipeline-cpu/src/alu_controller.v:29]
INFO: [Synth 8-256] done synthesizing module 'alu_controller' (18#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/alu_controller.v:23]
INFO: [Synth 8-638] synthesizing module 'count_leading_zero' [/home/tyh/SYS_LAB/Pipeline-cpu/src/count_leading_zero.v:23]
INFO: [Synth 8-256] done synthesizing module 'count_leading_zero' (19#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/count_leading_zero.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (20#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'muldiv' [/home/tyh/SYS_LAB/Pipeline-cpu/src/muldiv.v:23]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (21#1) [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'div_gen_0' [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/realtime/div_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'div_gen_0' (22#1) [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/realtime/div_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'muldiv' (23#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/muldiv.v:23]
INFO: [Synth 8-638] synthesizing module 'except_detect2' [/home/tyh/SYS_LAB/Pipeline-cpu/src/except_detect2.v:26]
INFO: [Synth 8-256] done synthesizing module 'except_detect2' (24#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/except_detect2.v:26]
INFO: [Synth 8-638] synthesizing module 'load_b_w_e_gen' [/home/tyh/SYS_LAB/Pipeline-cpu/src/load_b_w_e_gen.v:1]
INFO: [Synth 8-226] default block is never used [/home/tyh/SYS_LAB/Pipeline-cpu/src/load_b_w_e_gen.v:10]
INFO: [Synth 8-226] default block is never used [/home/tyh/SYS_LAB/Pipeline-cpu/src/load_b_w_e_gen.v:19]
INFO: [Synth 8-256] done synthesizing module 'load_b_w_e_gen' (25#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/load_b_w_e_gen.v:1]
INFO: [Synth 8-638] synthesizing module 'store_b_w_e_gen' [/home/tyh/SYS_LAB/Pipeline-cpu/src/store_b_w_e_gen.v:1]
INFO: [Synth 8-226] default block is never used [/home/tyh/SYS_LAB/Pipeline-cpu/src/store_b_w_e_gen.v:10]
INFO: [Synth 8-226] default block is never used [/home/tyh/SYS_LAB/Pipeline-cpu/src/store_b_w_e_gen.v:20]
INFO: [Synth 8-226] default block is never used [/home/tyh/SYS_LAB/Pipeline-cpu/src/store_b_w_e_gen.v:28]
INFO: [Synth 8-226] default block is never used [/home/tyh/SYS_LAB/Pipeline-cpu/src/store_b_w_e_gen.v:37]
INFO: [Synth 8-256] done synthesizing module 'store_b_w_e_gen' (26#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/store_b_w_e_gen.v:1]
INFO: [Synth 8-638] synthesizing module 'store_shifter' [/home/tyh/SYS_LAB/Pipeline-cpu/src/store_shifter.v:1]
INFO: [Synth 8-226] default block is never used [/home/tyh/SYS_LAB/Pipeline-cpu/src/store_shifter.v:11]
INFO: [Synth 8-226] default block is never used [/home/tyh/SYS_LAB/Pipeline-cpu/src/store_shifter.v:20]
INFO: [Synth 8-226] default block is never used [/home/tyh/SYS_LAB/Pipeline-cpu/src/store_shifter.v:28]
INFO: [Synth 8-226] default block is never used [/home/tyh/SYS_LAB/Pipeline-cpu/src/store_shifter.v:37]
INFO: [Synth 8-256] done synthesizing module 'store_shifter' (27#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/store_shifter.v:1]
INFO: [Synth 8-638] synthesizing module 'FU' [/home/tyh/SYS_LAB/Pipeline-cpu/src/FU.v:4]
INFO: [Synth 8-256] done synthesizing module 'FU' (28#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/FU.v:4]
INFO: [Synth 8-638] synthesizing module 'interrupt_except_handle' [/home/tyh/SYS_LAB/Pipeline-cpu/src/interrupt_except_handle.v:1]
INFO: [Synth 8-256] done synthesizing module 'interrupt_except_handle' (29#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/interrupt_except_handle.v:1]
INFO: [Synth 8-638] synthesizing module 'reg_w_gen' [/home/tyh/SYS_LAB/Pipeline-cpu/src/reg_w_gen.v:1]
INFO: [Synth 8-256] done synthesizing module 'reg_w_gen' (30#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/reg_w_gen.v:1]
INFO: [Synth 8-638] synthesizing module 'exmem_reg' [/home/tyh/SYS_LAB/Pipeline-cpu/src/exmem_reg.v:23]
INFO: [Synth 8-256] done synthesizing module 'exmem_reg' (31#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/exmem_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'final_target' [/home/tyh/SYS_LAB/Pipeline-cpu/src/final_target.v:22]
INFO: [Synth 8-256] done synthesizing module 'final_target' (32#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/final_target.v:22]
INFO: [Synth 8-638] synthesizing module 'load_shifter' [/home/tyh/SYS_LAB/Pipeline-cpu/src/load_shifter.v:1]
INFO: [Synth 8-256] done synthesizing module 'load_shifter' (33#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/load_shifter.v:1]
INFO: [Synth 8-638] synthesizing module 'memwb_reg' [/home/tyh/SYS_LAB/Pipeline-cpu/src/memwb_reg.v:23]
INFO: [Synth 8-256] done synthesizing module 'memwb_reg' (34#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/memwb_reg.v:23]
INFO: [Synth 8-256] done synthesizing module 'cpu_top' (35#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_control' [/home/tyh/SYS_LAB/Pipeline-cpu/src/clock_control.v:4]
	Parameter CLK_MANUAL bound to: 2'b00 
	Parameter CLK_SLOW bound to: 2'b01 
	Parameter CLK_FAST bound to: 2'b10 
	Parameter CLK_EX bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'ddr_clock_gen' [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/realtime/ddr_clock_gen_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'ddr_clock_gen' (36#1) [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/realtime/ddr_clock_gen_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clock_control' (37#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/clock_control.v:4]
WARNING: [Synth 8-350] instance 'cc0' of module 'clock_control' requires 8 connections, but only 7 given [/home/tyh/SYS_LAB/Pipeline-cpu/src/pipeline.v:147]
INFO: [Synth 8-638] synthesizing module 'cpu_interface' [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_interface.v:26]
	Parameter VMEM_START bound to: -1073741824 - type: integer 
	Parameter TIMER_START bound to: -805306368 - type: integer 
	Parameter KBD_START bound to: -536870912 - type: integer 
	Parameter LOADER_START bound to: -268435456 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_interface.v:196]
INFO: [Synth 8-638] synthesizing module 'spi_flash' [/home/tyh/SYS_LAB/Pipeline-cpu/src/spi_flash.v:3]
	Parameter ADDRESS_BYTE_NUMBER bound to: 3 - type: integer 
	Parameter NUMBER_OF_DATA_TRANSMITTED bound to: 4 - type: integer 
	Parameter IDLE bound to: 6'b000000 
	Parameter READ_INSTRUCTION bound to: 6'b000001 
	Parameter READ_START bound to: 6'b000010 
	Parameter READ_DELAY_1 bound to: 6'b000011 
	Parameter READ_SEND_ADDRESS bound to: 6'b000100 
	Parameter READ_SEND_DUMMY bound to: 6'b000101 
	Parameter READ_RECEIVE_DATA bound to: 6'b000110 
	Parameter READ_WAIT bound to: 6'b000111 
	Parameter READ_DELAY_2 bound to: 6'b001000 
	Parameter WRITE_ENABLE_INSTRUCTION bound to: 6'b001001 
	Parameter WRITE_ENABLE_START bound to: 6'b001010 
	Parameter WRITE_ENABLE_WAIT bound to: 6'b001011 
	Parameter WRITE_ENABLE_DELAY bound to: 6'b001100 
	Parameter ERASE_INSTRUCTION bound to: 6'b001101 
	Parameter ERASE_START bound to: 6'b001110 
	Parameter ERASE_DELAY_1 bound to: 6'b001111 
	Parameter ERASE_SEND_ADDRESS bound to: 6'b010000 
	Parameter ERASE_WAIT bound to: 6'b010001 
	Parameter ERASE_DELAY_2 bound to: 6'b010010 
	Parameter ERASE_READ_STATUS_INSTRUCTION bound to: 6'b010011 
	Parameter ERASE_READ_STATUS_START bound to: 6'b010100 
	Parameter ERASE_READ_STATUS_DELAY_1 bound to: 6'b010101 
	Parameter ERASE_READ_STATUS_DATA bound to: 6'b010110 
	Parameter ERASE_READ_STATUS_DELAY_2 bound to: 6'b010111 
	Parameter ERASE_READ_STATUS_WAIT bound to: 6'b011000 
	Parameter ERASE_READ_STATUS_DELAY_3 bound to: 6'b011001 
	Parameter WRITE_INSTRUCTION bound to: 6'b011010 
	Parameter WRITE_START bound to: 6'b011011 
	Parameter WRITE_DELAY_1 bound to: 6'b011100 
	Parameter WRITE_SEND_ADDRESS bound to: 6'b011101 
	Parameter WRITE_SEND_DATA bound to: 6'b011110 
	Parameter WRITE_WAIT bound to: 6'b011111 
	Parameter WRITE_DELAY_2 bound to: 6'b100000 
	Parameter WRITE_READ_STATUS_INSTRUCTION bound to: 6'b100001 
	Parameter WRITE_READ_STATUS_START bound to: 6'b100010 
	Parameter WRITE_READ_STATUS_DELAY_1 bound to: 6'b100011 
	Parameter WRITE_READ_STATUS_DATA bound to: 6'b100100 
	Parameter WRITE_READ_STATUS_DELAY_2 bound to: 6'b100101 
	Parameter WRITE_READ_STATUS_WAIT bound to: 6'b100110 
	Parameter WRITE_READ_STATUS_DELAY_3 bound to: 6'b100111 
	Parameter RESET_INSTRUCTION bound to: 6'b101000 
	Parameter RESET_START bound to: 6'b101001 
	Parameter RESET_WAIT bound to: 6'b101010 
	Parameter RESET_DELAY bound to: 6'b101011 
INFO: [Synth 8-638] synthesizing module 'spi_tr8' [/home/tyh/SYS_LAB/Pipeline-cpu/src/spi_tr8.v:21]
	Parameter idle bound to: 3'b000 
	Parameter idle_wait bound to: 3'b001 
	Parameter send_dummy bound to: 3'b011 
	Parameter send_data bound to: 3'b010 
	Parameter read_data bound to: 3'b110 
	Parameter idle_clk bound to: 2'b00 
	Parameter gen_clk bound to: 2'b01 
	Parameter got bound to: 2'b00 
	Parameter buc bound to: 2'b01 
	Parameter sfarsit bound to: 2'b11 
	Parameter trig_start bound to: 2'b00 
	Parameter trig_posedge bound to: 2'b01 
	Parameter preend_event bound to: 2'b11 
	Parameter end_event bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tyh/SYS_LAB/Pipeline-cpu/src/spi_tr8.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tyh/SYS_LAB/Pipeline-cpu/src/spi_tr8.v:277]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tyh/SYS_LAB/Pipeline-cpu/src/spi_tr8.v:338]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tyh/SYS_LAB/Pipeline-cpu/src/spi_tr8.v:365]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tyh/SYS_LAB/Pipeline-cpu/src/spi_tr8.v:395]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tyh/SYS_LAB/Pipeline-cpu/src/spi_tr8.v:413]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tyh/SYS_LAB/Pipeline-cpu/src/spi_tr8.v:500]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tyh/SYS_LAB/Pipeline-cpu/src/spi_tr8.v:520]
INFO: [Synth 8-256] done synthesizing module 'spi_tr8' (38#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/spi_tr8.v:21]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/myFile/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (39#1) [/myFile/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [/myFile/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43480]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (40#1) [/myFile/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43480]
WARNING: [Synth 8-5788] Register address_reg in module spi_flash is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tyh/SYS_LAB/Pipeline-cpu/src/spi_flash.v:180]
WARNING: [Synth 8-5788] Register data_reg in module spi_flash is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tyh/SYS_LAB/Pipeline-cpu/src/spi_flash.v:490]
INFO: [Synth 8-256] done synthesizing module 'spi_flash' (41#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/spi_flash.v:3]
INFO: [Synth 8-638] synthesizing module 'cache_manage_unit' [/home/tyh/Documents/cache-design/code/cache_manage_unit.v:5]
INFO: [Synth 8-638] synthesizing module 'cache_top' [/home/tyh/Documents/cache-design/code/cache_top.v:5]
INFO: [Synth 8-638] synthesizing module 'cache_control' [/home/tyh/Documents/cache-design/code/cache_control.v:5]
INFO: [Synth 8-256] done synthesizing module 'cache_control' (42#1) [/home/tyh/Documents/cache-design/code/cache_control.v:5]
INFO: [Synth 8-638] synthesizing module 'two_ways_cache' [/home/tyh/Documents/cache-design/code/two_ways_cache.v:3]
INFO: [Synth 8-638] synthesizing module 'direct_mapped_cache' [/home/tyh/Documents/cache-design/code/direct_mapped_cache.v:3]
INFO: [Synth 8-638] synthesizing module 'cache_word_memc' [/home/tyh/Documents/cache-design/code/cache_word_memc.v:3]
INFO: [Synth 8-638] synthesizing module 'memc' [/home/tyh/Documents/cache-design/code/memc.v:3]
	Parameter Size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memc' (43#1) [/home/tyh/Documents/cache-design/code/memc.v:3]
INFO: [Synth 8-256] done synthesizing module 'cache_word_memc' (44#1) [/home/tyh/Documents/cache-design/code/cache_word_memc.v:3]
INFO: [Synth 8-638] synthesizing module 'memc__parameterized0' [/home/tyh/Documents/cache-design/code/memc.v:3]
	Parameter Size bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memc__parameterized0' (44#1) [/home/tyh/Documents/cache-design/code/memc.v:3]
INFO: [Synth 8-638] synthesizing module 'memc__parameterized1' [/home/tyh/Documents/cache-design/code/memc.v:3]
	Parameter Size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memc__parameterized1' (44#1) [/home/tyh/Documents/cache-design/code/memc.v:3]
INFO: [Synth 8-638] synthesizing module 'memv' [/home/tyh/Documents/cache-design/code/memv.v:3]
INFO: [Synth 8-256] done synthesizing module 'memv' (45#1) [/home/tyh/Documents/cache-design/code/memv.v:3]
INFO: [Synth 8-256] done synthesizing module 'direct_mapped_cache' (46#1) [/home/tyh/Documents/cache-design/code/direct_mapped_cache.v:3]
INFO: [Synth 8-638] synthesizing module 'victim_line_decide' [/home/tyh/Documents/cache-design/code/victim_line_decide.v:3]
INFO: [Synth 8-256] done synthesizing module 'victim_line_decide' (47#1) [/home/tyh/Documents/cache-design/code/victim_line_decide.v:3]
INFO: [Synth 8-256] done synthesizing module 'two_ways_cache' (48#1) [/home/tyh/Documents/cache-design/code/two_ways_cache.v:3]
INFO: [Synth 8-256] done synthesizing module 'cache_top' (49#1) [/home/tyh/Documents/cache-design/code/cache_top.v:5]
WARNING: [Synth 8-3848] Net status in module/entity cache_manage_unit does not have driver. [/home/tyh/Documents/cache-design/code/cache_manage_unit.v:28]
WARNING: [Synth 8-3848] Net counter in module/entity cache_manage_unit does not have driver. [/home/tyh/Documents/cache-design/code/cache_manage_unit.v:30]
INFO: [Synth 8-256] done synthesizing module 'cache_manage_unit' (50#1) [/home/tyh/Documents/cache-design/code/cache_manage_unit.v:5]
INFO: [Synth 8-638] synthesizing module 'ddr_ctrl' [/home/tyh/SYS_LAB/Pipeline-cpu/src/cache/ddr_control.v:21]
INFO: [Synth 8-638] synthesizing module 'DDRControlModule' [/home/tyh/SYS_LAB/Pipeline-cpu/src/cache/DDRControlModule.v:1]
INFO: [Synth 8-256] done synthesizing module 'DDRControlModule' (51#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/cache/DDRControlModule.v:1]
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (52#1) [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'ddr_ctrl' (53#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/cache/ddr_control.v:21]
INFO: [Synth 8-638] synthesizing module 'loader_mem' [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/realtime/loader_mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'loader_mem' (54#1) [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/realtime/loader_mem_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'vga' [/home/tyh/SYS_LAB/Pipeline-cpu/src/vga.v:5]
	Parameter DATA_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter h_sync bound to: 112 - type: integer 
	Parameter h_back bound to: 248 - type: integer 
	Parameter h_disp bound to: 1280 - type: integer 
	Parameter h_front bound to: 48 - type: integer 
	Parameter v_sync bound to: 3 - type: integer 
	Parameter v_back bound to: 38 - type: integer 
	Parameter v_disp bound to: 1024 - type: integer 
	Parameter v_front bound to: 1 - type: integer 
	Parameter addr_width bound to: 15 - type: integer 
	Parameter x_width bound to: 11 - type: integer 
	Parameter y_width bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vga_model' [/home/tyh/SYS_LAB/Pipeline-cpu/src/vga_module.v:5]
	Parameter h_disp bound to: 1280 - type: integer 
	Parameter v_disp bound to: 1024 - type: integer 
	Parameter x_limit bound to: 160 - type: integer 
	Parameter y_limit bound to: 128 - type: integer 
	Parameter addr_width bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'text_mem' [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/realtime/text_mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'text_mem' (55#1) [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/realtime/text_mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vga_model' (56#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/vga_module.v:5]
INFO: [Synth 8-638] synthesizing module 'vga_view' [/home/tyh/SYS_LAB/Pipeline-cpu/src/vga_view.v:3]
	Parameter h_sync bound to: 112 - type: integer 
	Parameter h_back bound to: 248 - type: integer 
	Parameter h_disp bound to: 1280 - type: integer 
	Parameter h_front bound to: 48 - type: integer 
	Parameter v_sync bound to: 3 - type: integer 
	Parameter v_back bound to: 38 - type: integer 
	Parameter v_disp bound to: 1024 - type: integer 
	Parameter v_front bound to: 1 - type: integer 
	Parameter x_width bound to: 11 - type: integer 
	Parameter y_width bound to: 10 - type: integer 
	Parameter h_limit bound to: 1688 - type: integer 
	Parameter v_limit bound to: 1066 - type: integer 
	Parameter x_cnt_width bound to: 11 - type: integer 
	Parameter y_cnt_width bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_view' (57#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/vga_view.v:3]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [/home/tyh/SYS_LAB/Pipeline-cpu/src/vga_ctrl.v:5]
	Parameter h_disp bound to: 1280 - type: integer 
	Parameter v_disp bound to: 1024 - type: integer 
	Parameter x_width bound to: 11 - type: integer 
	Parameter y_width bound to: 10 - type: integer 
	Parameter char_addr_width bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'font_mem' [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/realtime/font_mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'font_mem' (58#1) [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/realtime/font_mem_stub.v:6]
INFO: [Synth 8-4471] merging register 'vga_g_reg[3:0]' into 'vga_r_reg[3:0]' [/home/tyh/SYS_LAB/Pipeline-cpu/src/vga_ctrl.v:47]
INFO: [Synth 8-4471] merging register 'vga_b_reg[3:0]' into 'vga_r_reg[3:0]' [/home/tyh/SYS_LAB/Pipeline-cpu/src/vga_ctrl.v:48]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (59#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/vga_ctrl.v:5]
INFO: [Synth 8-256] done synthesizing module 'vga' (60#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/vga.v:5]
INFO: [Synth 8-638] synthesizing module 'Keyboard' [/home/tyh/SYS_LAB/Pipeline-cpu/src/keyboard.v:1]
INFO: [Synth 8-256] done synthesizing module 'Keyboard' (61#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/keyboard.v:1]
INFO: [Synth 8-256] done synthesizing module 'cpu_interface' (62#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_interface.v:26]
WARNING: [Synth 8-350] instance 'inst_ci' of module 'cpu_interface' requires 52 connections, but only 50 given [/home/tyh/SYS_LAB/Pipeline-cpu/src/pipeline.v:166]
INFO: [Synth 8-638] synthesizing module 'seg_ctrl' [/home/tyh/SYS_LAB/Pipeline-cpu/src/seg_ctrl.v:20]
INFO: [Synth 8-638] synthesizing module 'hex_to_seg' [/home/tyh/SYS_LAB/Pipeline-cpu/src/hex_to_seg.v:20]
INFO: [Synth 8-256] done synthesizing module 'hex_to_seg' (63#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/hex_to_seg.v:20]
INFO: [Synth 8-256] done synthesizing module 'seg_ctrl' (64#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/seg_ctrl.v:20]
INFO: [Synth 8-638] synthesizing module 'Breakpoint' [/home/tyh/SYS_LAB/Pipeline-cpu/src/breakpoint.v:9]
INFO: [Synth 8-256] done synthesizing module 'Breakpoint' (65#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/breakpoint.v:9]
WARNING: [Synth 8-689] width (1) of port connection 'break_point' does not match port width (32) of module 'Breakpoint' [/home/tyh/SYS_LAB/Pipeline-cpu/src/pipeline.v:254]
INFO: [Synth 8-256] done synthesizing module 'pipeline' (66#1) [/home/tyh/SYS_LAB/Pipeline-cpu/src/pipeline.v:6]
WARNING: [Synth 8-3917] design pipeline has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port led[11] driven by constant 0
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port reset
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port char_read[7]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port x_pos[10]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port x_pos[9]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port x_pos[8]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port x_pos[7]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port x_pos[6]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port x_pos[5]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port x_pos[4]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port x_pos[3]
WARNING: [Synth 8-3331] design vga_model has unconnected port reset
WARNING: [Synth 8-3331] design DDRControlModule has unconnected port io_ram_addr[29]
WARNING: [Synth 8-3331] design DDRControlModule has unconnected port io_ram_addr[28]
WARNING: [Synth 8-3331] design DDRControlModule has unconnected port io_ram_addr[27]
WARNING: [Synth 8-3331] design DDRControlModule has unconnected port io_ram_addr[26]
WARNING: [Synth 8-3331] design DDRControlModule has unconnected port io_ram_addr[2]
WARNING: [Synth 8-3331] design DDRControlModule has unconnected port io_ram_addr[1]
WARNING: [Synth 8-3331] design DDRControlModule has unconnected port io_ram_addr[0]
WARNING: [Synth 8-3331] design ddr_ctrl has unconnected port clk_ci
WARNING: [Synth 8-3331] design two_ways_cache has unconnected port addr[1]
WARNING: [Synth 8-3331] design two_ways_cache has unconnected port addr[0]
WARNING: [Synth 8-3331] design cache_control has unconnected port dirty[0]
WARNING: [Synth 8-3331] design cache_control has unconnected port valid[1]
WARNING: [Synth 8-3331] design cache_control has unconnected port valid[0]
WARNING: [Synth 8-3331] design cache_manage_unit has unconnected port status[2]
WARNING: [Synth 8-3331] design cache_manage_unit has unconnected port status[1]
WARNING: [Synth 8-3331] design cache_manage_unit has unconnected port status[0]
WARNING: [Synth 8-3331] design cache_manage_unit has unconnected port counter[2]
WARNING: [Synth 8-3331] design cache_manage_unit has unconnected port counter[1]
WARNING: [Synth 8-3331] design cache_manage_unit has unconnected port counter[0]
WARNING: [Synth 8-3331] design cpu_interface has unconnected port sync_manual_clk
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_status_i[31]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_status_i[30]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_status_i[29]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_status_i[28]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_status_i[27]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_status_i[26]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_status_i[25]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_status_i[24]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_status_i[23]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_status_i[22]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_status_i[21]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_status_i[20]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_status_i[19]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_status_i[18]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_status_i[17]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_status_i[16]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_status_i[7]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_status_i[6]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_status_i[5]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_status_i[4]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_status_i[3]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_status_i[2]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[31]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[30]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[29]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[28]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[27]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[26]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[25]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[24]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[23]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[22]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[21]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[20]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[19]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[18]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[17]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[16]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[7]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[6]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[5]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[4]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[3]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[2]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[1]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port cp0_cause_i[0]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[31]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[30]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[29]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[28]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[27]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[26]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[25]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[24]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[23]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[22]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[21]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[20]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[19]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[18]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[17]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[16]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[15]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[14]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[13]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[7]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[6]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[5]
WARNING: [Synth 8-3331] design interrupt_except_handle has unconnected port excepttype_i[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1134.555 ; gain = 242.574 ; free physical = 3272 ; free virtual = 7825
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[31] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[30] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[29] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[28] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[27] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[26] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[25] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[24] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[23] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[22] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[21] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[20] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[19] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[18] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[17] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[16] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[15] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[14] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[13] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[12] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[11] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[10] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[9] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[8] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[7] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[6] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[5] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[4] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[3] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[2] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[1] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin ID_EX:id_instr[0] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:385]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[31] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[30] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[29] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[28] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[27] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[26] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[25] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[24] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[23] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[22] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[21] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[20] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[19] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[18] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[17] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[16] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[15] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[14] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[13] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[12] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[11] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[10] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[9] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[8] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[7] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[6] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[5] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[4] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[3] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[2] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[1] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin EX_MEM:idex_instr[0] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_top.v:611]
WARNING: [Synth 8-3295] tying undriven pin cpu:interruptions[7] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/pipeline.v:114]
WARNING: [Synth 8-3295] tying undriven pin cpu:interruptions[6] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/pipeline.v:114]
WARNING: [Synth 8-3295] tying undriven pin cpu:interruptions[5] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/pipeline.v:114]
WARNING: [Synth 8-3295] tying undriven pin cpu:interruptions[4] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/pipeline.v:114]
WARNING: [Synth 8-3295] tying undriven pin cpu:interruptions[3] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/pipeline.v:114]
WARNING: [Synth 8-3295] tying undriven pin cpu:interruptions[2] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/pipeline.v:114]
WARNING: [Synth 8-3295] tying undriven pin cpu:interruptions[1] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/pipeline.v:114]
WARNING: [Synth 8-3295] tying undriven pin cpu:interruptions[0] to constant 0 [/home/tyh/SYS_LAB/Pipeline-cpu/src/pipeline.v:114]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1134.555 ; gain = 242.574 ; free physical = 3272 ; free virtual = 7825
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ddr_clock_gen' instantiated as 'cc0/dcg' [/home/tyh/SYS_LAB/Pipeline-cpu/src/clock_control.v:15]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'div_gen_0' instantiated as 'cpu/MD/div0' [/home/tyh/SYS_LAB/Pipeline-cpu/src/muldiv.v:68]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'font_mem' instantiated as 'inst_ci/vga0/ctrl/font' [/home/tyh/SYS_LAB/Pipeline-cpu/src/vga_ctrl.v:31]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'loader_mem' instantiated as 'inst_ci/loader' [/home/tyh/SYS_LAB/Pipeline-cpu/src/cpu_interface.v:520]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mig_7series_0' instantiated as 'inst_ci/ddr_ctrl_0/m70' [/home/tyh/SYS_LAB/Pipeline-cpu/src/cache/ddr_control.v:100]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mult_gen_0' instantiated as 'cpu/MD/mul0' [/home/tyh/SYS_LAB/Pipeline-cpu/src/muldiv.v:60]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'text_mem' instantiated as 'inst_ci/vga0/model/text' [/home/tyh/SYS_LAB/Pipeline-cpu/src/vga_module.v:22]
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp/mult_gen_0_in_context.xdc] for cell 'cpu/MD/mul0'
Finished Parsing XDC File [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp/mult_gen_0_in_context.xdc] for cell 'cpu/MD/mul0'
Parsing XDC File [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_2/div_gen_0_in_context.xdc] for cell 'cpu/MD/div0'
Finished Parsing XDC File [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_2/div_gen_0_in_context.xdc] for cell 'cpu/MD/div0'
Parsing XDC File [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_3/font_mem_in_context.xdc] for cell 'inst_ci/vga0/ctrl/font'
Finished Parsing XDC File [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_3/font_mem_in_context.xdc] for cell 'inst_ci/vga0/ctrl/font'
Parsing XDC File [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_4/loader_mem_in_context.xdc] for cell 'inst_ci/loader'
Finished Parsing XDC File [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_4/loader_mem_in_context.xdc] for cell 'inst_ci/loader'
Parsing XDC File [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc] for cell 'inst_ci/ddr_ctrl_0/m70'
Finished Parsing XDC File [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc] for cell 'inst_ci/ddr_ctrl_0/m70'
Parsing XDC File [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_6/ddr_clock_gen_in_context.xdc] for cell 'cc0/dcg'
Finished Parsing XDC File [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_6/ddr_clock_gen_in_context.xdc] for cell 'cc0/dcg'
Parsing XDC File [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_7/text_mem_in_context.xdc] for cell 'inst_ci/vga0/model/text'
Finished Parsing XDC File [/home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_7/text_mem_in_context.xdc] for cell 'inst_ci/vga0/model/text'
Parsing XDC File [/home/tyh/Desktop/project /project.srcs/constrs_1/imports/constrain/top.xdc]
WARNING: [Vivado 12-507] No nets matched 'BP_SAMPLER_IBUF'. [/home/tyh/Desktop/project /project.srcs/constrs_1/imports/constrain/top.xdc:145]
Finished Parsing XDC File [/home/tyh/Desktop/project /project.srcs/constrs_1/imports/constrain/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/tyh/Desktop/project /project.srcs/constrs_1/imports/constrain/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/pipeline_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tyh/Desktop/project /project.srcs/constrs_1/imports/constrain/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pipeline_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pipeline_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1450.469 ; gain = 0.000 ; free physical = 3030 ; free virtual = 7583
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'cpu/MD/div0' at clock pin 'aclk' is different from the actual clock period '20.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cpu/MD/mul0' at clock pin 'CLK' is different from the actual clock period '20.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_ci/vga0/ctrl/font' at clock pin 'clka' is different from the actual clock period '9.231', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_ci/vga0/model/text' at clock pin 'clka' is different from the actual clock period '5.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1450.469 ; gain = 558.488 ; free physical = 3029 ; free virtual = 7582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1450.469 ; gain = 558.488 ; free physical = 3029 ; free virtual = 7582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_6/ddr_clock_gen_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1. (constraint file  /home/tyh/Documents/pipeline/pipeline.runs/synth_1/.Xil/Vivado-9893-tyh/dcp_6/ddr_clock_gen_in_context.xdc, line 5).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1450.469 ; gain = 558.488 ; free physical = 3029 ; free virtual = 7582
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cu_pc_stall" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cu_pc_src" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cu_vector" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "cp0_mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "cp0_mem" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'idex_overflow_detect_out_reg' into 'idex_of_w_disen_reg' [/home/tyh/SYS_LAB/Pipeline-cpu/src/idex_reg.v:144]
INFO: [Synth 8-5544] ROM "branch_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_tr8'
INFO: [Synth 8-5544] ROM "activate_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "signal_start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_for_wr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dq_o0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dq_t_cmb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_dly" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_flash'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "transmission_bytes_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "transmission_bytes_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "transmission_bytes_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "transmission_bytes_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "delay_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_load" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_read" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ic_read_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vga_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "read_finished" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [/home/tyh/SYS_LAB/Pipeline-cpu/src/MUX.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [/home/tyh/SYS_LAB/Pipeline-cpu/src/MUX.v:102]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [/home/tyh/SYS_LAB/Pipeline-cpu/src/MUX.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'alu_ctr_reg' [/home/tyh/SYS_LAB/Pipeline-cpu/src/alu_controller.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [/home/tyh/SYS_LAB/Pipeline-cpu/src/muldiv.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'A_reg' [/home/tyh/SYS_LAB/Pipeline-cpu/src/muldiv.v:62]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               send_data |                              011 |                              010
               read_data |                              010 |                              110
              send_dummy |                              001 |                              011
               idle_wait |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_tr8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       RESET_INSTRUCTION |                           000001 |                           101000
             RESET_START |                           000010 |                           101001
              RESET_WAIT |                           000011 |                           101010
             RESET_DELAY |                           000100 |                           101011
                    IDLE |                           000000 |                           000000
        READ_INSTRUCTION |                           000101 |                           000001
              READ_START |                           000111 |                           000010
            READ_DELAY_1 |                           001000 |                           000011
       READ_SEND_ADDRESS |                           001001 |                           000100
         READ_SEND_DUMMY |                           001010 |                           000101
       READ_RECEIVE_DATA |                           001011 |                           000110
               READ_WAIT |                           001100 |                           000111
            READ_DELAY_2 |                           001101 |                           001000
WRITE_ENABLE_INSTRUCTION |                           000110 |                           001001
      WRITE_ENABLE_START |                           001110 |                           001010
       WRITE_ENABLE_WAIT |                           001111 |                           001011
      WRITE_ENABLE_DELAY |                           010000 |                           001100
       WRITE_INSTRUCTION |                           010001 |                           011010
             WRITE_START |                           011111 |                           011011
           WRITE_DELAY_1 |                           100000 |                           011100
      WRITE_SEND_ADDRESS |                           100001 |                           011101
         WRITE_SEND_DATA |                           100010 |                           011110
              WRITE_WAIT |                           100011 |                           011111
           WRITE_DELAY_2 |                           100100 |                           100000
WRITE_READ_STATUS_INSTRUCTION |                           100101 |                           100001
 WRITE_READ_STATUS_START |                           100110 |                           100010
WRITE_READ_STATUS_DELAY_1 |                           100111 |                           100011
  WRITE_READ_STATUS_DATA |                           101000 |                           100100
WRITE_READ_STATUS_DELAY_2 |                           101001 |                           100101
  WRITE_READ_STATUS_WAIT |                           101010 |                           100110
WRITE_READ_STATUS_DELAY_3 |                           101011 |                           100111
       ERASE_INSTRUCTION |                           010010 |                           001101
             ERASE_START |                           010011 |                           001110
           ERASE_DELAY_1 |                           010100 |                           001111
      ERASE_SEND_ADDRESS |                           010101 |                           010000
              ERASE_WAIT |                           010110 |                           010001
           ERASE_DELAY_2 |                           010111 |                           010010
ERASE_READ_STATUS_INSTRUCTION |                           011000 |                           010011
 ERASE_READ_STATUS_START |                           011001 |                           010100
ERASE_READ_STATUS_DELAY_1 |                           011010 |                           010101
  ERASE_READ_STATUS_DATA |                           011011 |                           010110
ERASE_READ_STATUS_DELAY_2 |                           011100 |                           010111
  ERASE_READ_STATUS_WAIT |                           011101 |                           011000
ERASE_READ_STATUS_DELAY_3 |                           011110 |                           011001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_flash'
WARNING: [Synth 8-327] inferring latch for variable 'victim_reg' [/home/tyh/Documents/cache-design/code/victim_line_decide.v:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1450.469 ; gain = 558.488 ; free physical = 3022 ; free virtual = 7574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |spi_flash__GC0     |           1|      4936|
|2     |cpu_interface__GC0 |           1|     24002|
|3     |pipeline__GC0      |           1|     41827|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 10    
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                9 Bit    Wide XORs := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	               32 Bit    Registers := 13    
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 38    
+---RAMs : 
	               8K Bit         RAMs := 1     
	               2K Bit         RAMs := 4     
	             1024 Bit         RAMs := 128   
	              128 Bit         RAMs := 4     
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 11    
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 247   
	  44 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 11    
	  16 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 5     
	  10 Input     32 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
	   9 Input     27 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 531   
	  44 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
	  44 Input      6 Bit        Muxes := 1     
	  55 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	  23 Input      5 Bit        Muxes := 1     
	  75 Input      5 Bit        Muxes := 1     
	  76 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 25    
	   6 Input      4 Bit        Muxes := 2     
	  47 Input      4 Bit        Muxes := 1     
	  62 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	  49 Input      3 Bit        Muxes := 1     
	  72 Input      3 Bit        Muxes := 1     
	  74 Input      3 Bit        Muxes := 1     
	  62 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	  53 Input      2 Bit        Muxes := 1     
	  24 Input      2 Bit        Muxes := 1     
	  49 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1719  
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
	  44 Input      1 Bit        Muxes := 15    
	   6 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 3     
	  28 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	  74 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pipeline 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module spi_tr8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module spi_flash 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  44 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	  44 Input      8 Bit        Muxes := 1     
	  44 Input      6 Bit        Muxes := 1     
	  55 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  44 Input      1 Bit        Muxes := 15    
Module cache_control 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
Module memc__127 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__126 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__125 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__124 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__123 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__122 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__121 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__120 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__119 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__118 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__117 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__116 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__115 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__114 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__113 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__112 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__111 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__110 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__109 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__108 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__107 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__106 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__105 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__104 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__103 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__102 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__101 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__100 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__99 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__98 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__97 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__96 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__parameterized0__3 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memc__parameterized1__3 
Detailed RTL Component Info : 
+---RAMs : 
	              128 Bit         RAMs := 1     
Module memv__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 384   
Module direct_mapped_cache__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module memc__95 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__94 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__93 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__92 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__91 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__90 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__89 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__88 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__87 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__86 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__85 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__84 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__83 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__82 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__81 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__80 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__79 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__78 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__77 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__76 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__75 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__74 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__73 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__72 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__71 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__70 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__69 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__68 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__67 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__66 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__65 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__64 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__parameterized0__2 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memc__parameterized1__2 
Detailed RTL Component Info : 
+---RAMs : 
	              128 Bit         RAMs := 1     
Module memv__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 384   
Module direct_mapped_cache__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module victim_line_decide__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module two_ways_cache__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module memc__63 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__62 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__61 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__60 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__59 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__58 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__57 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__56 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__55 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__54 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__53 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__52 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__51 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__50 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__49 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__48 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__47 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__46 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__45 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__44 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__43 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__42 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__41 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__40 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__39 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__38 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__37 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__36 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__35 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__34 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__33 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__32 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__parameterized0__1 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memc__parameterized1__1 
Detailed RTL Component Info : 
+---RAMs : 
	              128 Bit         RAMs := 1     
Module memv__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 384   
Module direct_mapped_cache__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module memc__7 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__6 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__5 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__4 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__11 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__10 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__9 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__8 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__15 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__14 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__13 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__12 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__19 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__18 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__17 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__16 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__23 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__22 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__21 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__20 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__27 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__26 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__25 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__24 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__31 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__30 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__29 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__28 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__1 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__2 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__3 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memc__parameterized0 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memc__parameterized1 
Detailed RTL Component Info : 
+---RAMs : 
	              128 Bit         RAMs := 1     
Module memv 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 384   
Module direct_mapped_cache 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module victim_line_decide 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module two_ways_cache 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module cache_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module DDRControlModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
	   9 Input     27 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module vga_view 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module vga_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Keyboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	                9 Bit    Wide XORs := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cpu_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 11    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module MUX32_5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
Module adder__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module MUX5_2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module GPR 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 128   
	   2 Input      8 Bit        Muxes := 512   
Module MUX32_2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Ext_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  23 Input      5 Bit        Muxes := 1     
	  75 Input      5 Bit        Muxes := 1     
	  76 Input      5 Bit        Muxes := 1     
	  47 Input      4 Bit        Muxes := 1     
	  62 Input      4 Bit        Muxes := 1     
	  49 Input      3 Bit        Muxes := 1     
	  72 Input      3 Bit        Muxes := 1     
	  74 Input      3 Bit        Muxes := 1     
	  62 Input      3 Bit        Muxes := 1     
	  53 Input      2 Bit        Muxes := 1     
	  24 Input      2 Bit        Muxes := 1     
	  49 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	  28 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	  74 Input      1 Bit        Muxes := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  14 Input      1 Bit        Muxes := 1     
Module cp0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   6 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 7     
Module MUX5_3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module MUX32_2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX32_2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX32_3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module MUX32_3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module MUX5_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module SHIFT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module alu_controller 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      3 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
Module adder__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module count_leading_zero 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module muldiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	  10 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module MUX32_2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX32_5 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
Module except_detect2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
Module load_b_w_e_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
Module store_b_w_e_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module store_shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
Module FU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 2     
Module interrupt_except_handle 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      4 Bit        Muxes := 1     
Module exmem_reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module final_target 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module load_shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
Module MUX32_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module clock_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module hex_to_seg__1 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
Module hex_to_seg__2 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
Module hex_to_seg__3 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
Module hex_to_seg__4 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
Module hex_to_seg__5 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
Module hex_to_seg__6 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
Module hex_to_seg__7 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
Module hex_to_seg 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
Module seg_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Breakpoint 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1450.469 ; gain = 558.488 ; free physical = 3022 ; free virtual = 7574
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "transmission_bytes_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "transmission_bytes_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "transmission_bytes_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "transmission_bytes_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "vga_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "cp0_mem" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design pipeline has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design pipeline has port led[11] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1450.469 ; gain = 558.488 ; free physical = 3030 ; free virtual = 7583
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1450.469 ; gain = 558.488 ; free physical = 3030 ; free virtual = 7583

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |spi_flash__GC0     |           1|      4735|
|2     |cpu_interface__GC0 |           1|     28312|
|3     |pipeline__GC0      |           1|     42387|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------+---------------------------------+-----------+----------------------+------------------+
|Module Name    | RTL Object                      | Inference | Size (Depth x Width) | Primitives       | 
+---------------+---------------------------------+-----------+----------------------+------------------+
|two_ways_cache | cache_way0/mem_w0/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w0/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w0/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w0/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w1/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w1/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w1/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w1/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w2/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w2/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w2/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w2/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w3/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w3/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w3/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w3/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w4/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w4/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w4/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w4/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w5/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w5/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w5/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w5/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w6/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w6/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w6/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w6/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w7/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w7/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w7/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w7/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_tg/mem_reg       | Implied   | 128 x 20             | RAM128X1S x 20   | 
|two_ways_cache | cache_way0/mem_dr/mem_reg       | Implied   | 128 x 1              | RAM128X1S x 1    | 
|two_ways_cache | cache_way1/mem_w0/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w0/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w0/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w0/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w1/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w1/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w1/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w1/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w2/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w2/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w2/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w2/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w3/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w3/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w3/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w3/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w4/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w4/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w4/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w4/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w5/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w5/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w5/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w5/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w6/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w6/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w6/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w6/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w7/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w7/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w7/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w7/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_tg/mem_reg       | Implied   | 128 x 20             | RAM128X1S x 20   | 
|two_ways_cache | cache_way1/mem_dr/mem_reg       | Implied   | 128 x 1              | RAM128X1S x 1    | 
|two_ways_cache | cache_way0/mem_w0/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w0/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w0/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w0/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w1/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w1/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w1/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w1/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w2/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w2/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w2/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w2/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w3/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w3/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w3/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w3/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w4/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w4/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w4/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w4/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w5/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w5/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w5/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w5/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w6/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w6/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w6/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w6/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w7/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w7/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w7/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_w7/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way0/mem_tg/mem_reg       | Implied   | 128 x 20             | RAM128X1S x 20   | 
|two_ways_cache | cache_way0/mem_dr/mem_reg       | Implied   | 128 x 1              | RAM128X1S x 1    | 
|two_ways_cache | cache_way1/mem_w0/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w0/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w0/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w0/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w1/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w1/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w1/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w1/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w2/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w2/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w2/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w2/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w3/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w3/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w3/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w3/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w4/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w4/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w4/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w4/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w5/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w5/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w5/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w5/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w6/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w6/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w6/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w6/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w7/byte0/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w7/byte1/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w7/byte2/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_w7/byte3/mem_reg | Implied   | 128 x 8              | RAM128X1S x 8    | 
|two_ways_cache | cache_way1/mem_tg/mem_reg       | Implied   | 128 x 20             | RAM128X1S x 20   | 
|two_ways_cache | cache_way1/mem_dr/mem_reg       | Implied   | 128 x 1              | RAM128X1S x 1    | 
|Keyboard       | fifo_reg                        | Implied   | 8 x 8                | RAM32M x 2       | 
|cpu_interface  | debug_queue_reg                 | Implied   | 64 x 128             | RAM64M x 43      | 
+---------------+---------------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst_ci/sf0i_0/start_reg' (FDR) to 'inst_ci/sf0i_0/debug_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_ci/sf0i_0/instruction_reg[4]' (FDE) to 'inst_ci/sf0i_0/instruction_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_ci/sf0i_0/instruction_reg[6]' (FDE) to 'inst_ci/sf0i_0/instruction_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_ci/sf0i_0/\spi_tr8_inst/state_clk_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_ci/sf0i_0/cnt_begin_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_ci/sf0i_0/\debug_state_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst_ci/sf0i_0/spi_tr8_inst/dq_t_reg[0]' (FDSE) to 'inst_ci/sf0i_0/spi_tr8_inst/dq_t_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_ci/sf0i_0/spi_tr8_inst/dq_t_reg[1]' (FDSE) to 'inst_ci/sf0i_0/spi_tr8_inst/dq_t_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_ci/sf0i_0/spi_tr8_inst/dq_t_reg[2]' (FDSE) to 'inst_ci/sf0i_0/spi_tr8_inst/dq_t_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_ci/sf0i_0/dq_o_reg__0i_13' (FDE) to 'inst_ci/sf0i_0/dq_o_reg__0i_9'
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[255]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[254]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[253]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[252]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[251]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[250]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[249]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[248]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[247]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[246]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[245]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[244]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[243]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[242]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[241]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[240]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[239]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[238]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[237]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[236]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[235]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[234]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[233]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[232]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[231]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[230]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[229]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[228]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[227]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[226]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[225]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[224]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[223]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[222]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[221]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[220]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[219]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[218]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[217]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[216]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[215]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[214]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[213]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[212]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[211]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[210]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[209]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[208]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[207]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[206]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[205]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[204]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[203]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[202]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[201]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[200]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[199]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[198]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[197]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[196]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[195]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[194]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[193]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[192]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[191]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[190]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[189]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[188]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[187]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[186]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[185]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[184]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[183]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[182]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[181]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[180]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[179]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[178]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[177]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[176]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[175]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[174]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[173]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[172]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[171]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[170]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[169]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[168]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[167]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[166]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[165]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[164]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[163]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[162]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[161]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[160]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[159]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[158]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[157]) is unused and will be removed from module DDRControlModule.
WARNING: [Synth 8-3332] Sequential element (buffer_old_reg[156]) is unused and will be removed from module DDRControlModule.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_0/cpu/IF_ID/ifid_pc_reg[1]' (FDRE_1) to 'i_0/cpu/IF_ID/ifid_pc_4_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/IF_ID/ifid_pc_reg[0]' (FDRE_1) to 'i_0/cpu/IF_ID/ifid_pc_4_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_pc_reg[1]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_pc_4_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_pc_reg[0]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_pc_4_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/EX_MEM/exmem_pc_reg[1]' (FDRE_1) to 'i_0/cpu/EX_MEM/exmem_pc_4_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/EX_MEM/exmem_pc_reg[0]' (FDRE_1) to 'i_0/cpu/EX_MEM/exmem_pc_4_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[32]' (LD) to 'i_0/cpu/MD/A_reg[33]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[33]' (LD) to 'i_0/cpu/MD/A_reg[34]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[34]' (LD) to 'i_0/cpu/MD/A_reg[35]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[35]' (LD) to 'i_0/cpu/MD/A_reg[36]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[36]' (LD) to 'i_0/cpu/MD/A_reg[37]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[37]' (LD) to 'i_0/cpu/MD/A_reg[38]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[38]' (LD) to 'i_0/cpu/MD/A_reg[39]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[39]' (LD) to 'i_0/cpu/MD/A_reg[40]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[40]' (LD) to 'i_0/cpu/MD/A_reg[41]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[41]' (LD) to 'i_0/cpu/MD/A_reg[42]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[42]' (LD) to 'i_0/cpu/MD/A_reg[43]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[43]' (LD) to 'i_0/cpu/MD/A_reg[44]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[44]' (LD) to 'i_0/cpu/MD/A_reg[45]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[45]' (LD) to 'i_0/cpu/MD/A_reg[46]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[46]' (LD) to 'i_0/cpu/MD/A_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[47]' (LD) to 'i_0/cpu/MD/A_reg[48]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[48]' (LD) to 'i_0/cpu/MD/A_reg[49]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[49]' (LD) to 'i_0/cpu/MD/A_reg[50]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[50]' (LD) to 'i_0/cpu/MD/A_reg[51]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[51]' (LD) to 'i_0/cpu/MD/A_reg[52]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[52]' (LD) to 'i_0/cpu/MD/A_reg[53]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[53]' (LD) to 'i_0/cpu/MD/A_reg[54]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[54]' (LD) to 'i_0/cpu/MD/A_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[55]' (LD) to 'i_0/cpu/MD/A_reg[56]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[56]' (LD) to 'i_0/cpu/MD/A_reg[57]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[57]' (LD) to 'i_0/cpu/MD/A_reg[58]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[58]' (LD) to 'i_0/cpu/MD/A_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[59]' (LD) to 'i_0/cpu/MD/A_reg[60]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[60]' (LD) to 'i_0/cpu/MD/A_reg[61]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[61]' (LD) to 'i_0/cpu/MD/A_reg[62]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/A_reg[62]' (LD) to 'i_0/cpu/MD/A_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[32]' (LD) to 'i_0/cpu/MD/B_reg[33]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[33]' (LD) to 'i_0/cpu/MD/B_reg[34]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[34]' (LD) to 'i_0/cpu/MD/B_reg[35]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[35]' (LD) to 'i_0/cpu/MD/B_reg[36]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[36]' (LD) to 'i_0/cpu/MD/B_reg[37]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[37]' (LD) to 'i_0/cpu/MD/B_reg[38]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[38]' (LD) to 'i_0/cpu/MD/B_reg[39]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[39]' (LD) to 'i_0/cpu/MD/B_reg[40]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[40]' (LD) to 'i_0/cpu/MD/B_reg[41]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[41]' (LD) to 'i_0/cpu/MD/B_reg[42]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[42]' (LD) to 'i_0/cpu/MD/B_reg[43]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[43]' (LD) to 'i_0/cpu/MD/B_reg[44]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[44]' (LD) to 'i_0/cpu/MD/B_reg[45]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[45]' (LD) to 'i_0/cpu/MD/B_reg[46]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[46]' (LD) to 'i_0/cpu/MD/B_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[47]' (LD) to 'i_0/cpu/MD/B_reg[48]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[48]' (LD) to 'i_0/cpu/MD/B_reg[49]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[49]' (LD) to 'i_0/cpu/MD/B_reg[50]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[50]' (LD) to 'i_0/cpu/MD/B_reg[51]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[51]' (LD) to 'i_0/cpu/MD/B_reg[52]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[52]' (LD) to 'i_0/cpu/MD/B_reg[53]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[53]' (LD) to 'i_0/cpu/MD/B_reg[54]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[54]' (LD) to 'i_0/cpu/MD/B_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[55]' (LD) to 'i_0/cpu/MD/B_reg[56]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[56]' (LD) to 'i_0/cpu/MD/B_reg[57]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[57]' (LD) to 'i_0/cpu/MD/B_reg[58]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[58]' (LD) to 'i_0/cpu/MD/B_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[59]' (LD) to 'i_0/cpu/MD/B_reg[60]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[60]' (LD) to 'i_0/cpu/MD/B_reg[61]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[61]' (LD) to 'i_0/cpu/MD/B_reg[62]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/MD/B_reg[62]' (LD) to 'i_0/cpu/MD/B_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/reset_done_reg)
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[31]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[30]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[29]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[28]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[27]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[26]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[25]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[24]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[23]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[22]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[21]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[20]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[19]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[18]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[17]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[16]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[15]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[14]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[13]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[11]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[7]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[6]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[5]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[4]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/cpu/ID_EX/idex_excepttype_out_reg[3]' (FDRE_1) to 'i_0/cpu/ID_EX/idex_excepttype_out_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/cpu/\ID_EX/idex_excepttype_out_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/reset_sel_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[2]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[8]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[4]_LDC )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_ci/sf0i_0/\address_reg[1]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_ci/sf0i_0/\address_reg[1]_C )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[1]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[3]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[6]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[5]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[7]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[10]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[16]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\data_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[12]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[9]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[11]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[14]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[13]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[15]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[18]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\data_reg[2]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[20]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[17]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\data_reg[4]_LDC )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_ci/sf0i_0/\data_reg[1]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_ci/sf0i_0/\data_reg[1]_C )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\data_reg[1]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[19]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\data_reg[3]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[22]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[21]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\data_reg[6]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\data_reg[5]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\data_reg[7]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\address_reg[23]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_ci/sf0i_0/\spi_tr8_inst/dq_o_retimed_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_ci/i_1/\flash_counter_reg[5] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 1468.469 ; gain = 576.488 ; free physical = 2970 ; free virtual = 7522
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 1468.469 ; gain = 576.488 ; free physical = 2970 ; free virtual = 7522

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |spi_flash__GC0     |           1|      1241|
|2     |cpu_interface__GC0 |           1|     13779|
|3     |pipeline__GC0      |           1|     13198|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr_ctrl_0/m70/ui_clk' to pin 'ddr_ctrl_0/m70/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cc0/dcg/clk_out1' to pin 'cc0/dcg/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cc0/dcg/clk_out2' to pin 'cc0/dcg/bbstub_clk_out2/O'
INFO: [Synth 8-5820] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:35 . Memory (MB): peak = 1565.758 ; gain = 673.777 ; free physical = 2873 ; free virtual = 7426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:01:50 . Memory (MB): peak = 1728.500 ; gain = 836.520 ; free physical = 2708 ; free virtual = 7262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |spi_flash__GC0     |           1|      1241|
|2     |cpu_interface__GC0 |           1|     13779|
|3     |pipeline__GC0      |           1|     13198|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 1728.500 ; gain = 836.520 ; free physical = 2708 ; free virtual = 7261
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 1728.500 ; gain = 836.520 ; free physical = 2708 ; free virtual = 7261

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 1728.500 ; gain = 836.520 ; free physical = 2708 ; free virtual = 7261
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:00 ; elapsed = 00:02:00 . Memory (MB): peak = 1728.500 ; gain = 836.520 ; free physical = 2709 ; free virtual = 7262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:00 ; elapsed = 00:02:00 . Memory (MB): peak = 1728.500 ; gain = 836.520 ; free physical = 2709 ; free virtual = 7262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 1728.500 ; gain = 836.520 ; free physical = 2709 ; free virtual = 7262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:02 ; elapsed = 00:02:02 . Memory (MB): peak = 1728.500 ; gain = 836.520 ; free physical = 2709 ; free virtual = 7262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 1728.500 ; gain = 836.520 ; free physical = 2709 ; free virtual = 7262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 1728.500 ; gain = 836.520 ; free physical = 2709 ; free virtual = 7262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |loader_mem    |         1|
|2     |mig_7series_0 |         1|
|3     |font_mem      |         1|
|4     |text_mem      |         1|
|5     |ddr_clock_gen |         1|
|6     |mult_gen_0    |         1|
|7     |div_gen_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |ddr_clock_gen |     1|
|2     |div_gen_0     |     1|
|3     |font_mem      |     1|
|4     |loader_mem    |     1|
|5     |mig_7series_0 |     1|
|6     |mult_gen_0    |     1|
|7     |text_mem      |     1|
|8     |BUFG          |     7|
|9     |CARRY4        |   173|
|10    |LUT1          |   301|
|11    |LUT2          |   298|
|12    |LUT3          |  1007|
|13    |LUT4          |  1200|
|14    |LUT5          |  1155|
|15    |LUT6          |  3626|
|16    |MUXF7         |   600|
|17    |MUXF8         |   154|
|18    |RAM128X1S     |  1108|
|19    |RAM32M        |     2|
|20    |RAM64M        |    36|
|21    |STARTUPE2     |     1|
|22    |FDCE          |    22|
|23    |FDRE          |  3473|
|24    |FDSE          |    20|
|25    |LD            |   207|
|26    |IBUF          |    19|
|27    |IOBUF         |     4|
|28    |OBUF          |    48|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------------+-----------------------+------+
|      |Instance               |Module                 |Cells |
+------+-----------------------+-----------------------+------+
|1     |top                    |                       | 13963|
|2     |  inst_ci              |cpu_interface          |  7556|
|3     |    kb                 |Keyboard               |    55|
|4     |    ddr_ctrl_0         |ddr_ctrl               |  1221|
|5     |      DDRControlModule |DDRControlModule       |   950|
|6     |    sf0                |spi_flash              |   672|
|7     |      spi_tr8_inst     |spi_tr8                |   312|
|8     |    u_cm_0             |cache_manage_unit      |  2855|
|9     |      cache            |cache_top              |  2855|
|10    |        d_cache        |two_ways_cache         |  1306|
|11    |          cache_way0   |direct_mapped_cache_10 |   211|
|12    |            mem_vl     |memv_14                |   204|
|13    |          cache_way1   |direct_mapped_cache_11 |   432|
|14    |            mem_vl     |memv_13                |   425|
|15    |          decide       |victim_line_decide_12  |   663|
|16    |        i_cache        |two_ways_cache_7       |   688|
|17    |          cache_way0   |direct_mapped_cache    |   200|
|18    |            mem_vl     |memv_9                 |   189|
|19    |          cache_way1   |direct_mapped_cache_8  |   451|
|20    |            mem_vl     |memv                   |   440|
|21    |          decide       |victim_line_decide     |    37|
|22    |    vga0               |vga                    |   169|
|23    |      ctrl             |vga_ctrl               |    57|
|24    |      model            |vga_model              |    26|
|25    |      view             |vga_view               |    86|
|26    |  breakpoint           |Breakpoint             |    72|
|27    |  cc0                  |clock_control          |    67|
|28    |  cpu                  |cpu_top                |  6024|
|29    |    EX_MEM             |exmem_reg              |   577|
|30    |    Eut                |Ext_unit               |    31|
|31    |    IDSLOT             |is_delayslot           |     1|
|32    |    ID_EX              |idex_reg               |   918|
|33    |    IF_ID              |ifid_reg               |   360|
|34    |    MD                 |muldiv                 |   503|
|35    |    MEM_WB             |memwb_reg              |   610|
|36    |    PC                 |pc                     |    92|
|37    |    adder2             |adder                  |    38|
|38    |    adder_for_pc       |adder_0                |     9|
|39    |    alu                |ALU                    |    57|
|40    |      controller       |alu_controller         |    57|
|41    |    cp0                |cp0                    |   309|
|42    |    gpr                |GPR                    |  1889|
|43    |    mux_0              |MUX32_5                |    32|
|44    |    mux_10             |MUX32_2                |    32|
|45    |    mux_11             |MUX32_5_1              |    32|
|46    |    mux_2              |MUX32_2_2              |    32|
|47    |    mux_3              |MUX32_2_3              |    32|
|48    |    mux_4              |MUX5_3                 |    10|
|49    |    mux_5              |MUX32_2_4              |    96|
|50    |    mux_6              |MUX32_3                |    72|
|51    |    mux_7              |MUX32_2_5              |    32|
|52    |    mux_8              |MUX32_3_6              |   255|
|53    |    mux_9              |MUX5_2                 |     5|
|54    |  seg_ctrl0            |seg_ctrl               |    47|
+------+-----------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 1728.500 ; gain = 836.520 ; free physical = 2709 ; free virtual = 7262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 371 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 1728.500 ; gain = 433.465 ; free physical = 2709 ; free virtual = 7262
Synthesis Optimization Complete : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 1728.508 ; gain = 836.527 ; free physical = 2710 ; free virtual = 7263
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1550 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 15 inverter(s) to 3604 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1357 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  LD => LDCE: 207 instances
  RAM128X1S => RAM128X1S (inverted pins: WCLK) (MUXF7, RAMS64E, RAMS64E): 1108 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM64M => RAM64M (inverted pins: WCLK) (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 36 instances

INFO: [Common 17-83] Releasing license: Synthesis
386 Infos, 309 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:06 ; elapsed = 00:02:06 . Memory (MB): peak = 1728.508 ; gain = 761.973 ; free physical = 2711 ; free virtual = 7264
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1760.516 ; gain = 0.000 ; free physical = 2708 ; free virtual = 7264
INFO: [Common 17-206] Exiting Vivado at Tue Jan 10 19:24:49 2017...
