 
****************************************
Report : timing
        -path full
        -delay min
        -nets
        -max_paths 50
        -capacitance
Design : cpu
Version: T-2022.03-SP3
Date   : Thu Jun  8 22:30:47 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: fast   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/load_flag_o_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset (in)                                         0.00       0.10 r
  reset (net)                  108         0.00      0.00       0.10 r
  decode0/reset (decode)                             0.00       0.10 r
  decode0/reset (net)                      0.00      0.00       0.10 r
  decode0/U700/ZN (NOR2_X1)                          0.01       0.11 f
  decode0/N175 (net)             1         1.34      0.00       0.11 f
  decode0/load_flag_o_reg/D (DFF_X1)                 0.01       0.11 f
  data arrival time                                             0.11

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  decode0/load_flag_o_reg/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U682/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N142 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[31]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[31]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U681/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N141 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[30]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[30]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U679/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N140 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[29]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[29]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U678/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N139 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[28]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[28]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U677/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N138 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[27]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[27]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U675/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N137 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[26]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[26]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U674/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N136 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[25]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[25]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U673/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N135 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[24]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[24]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U672/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N134 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[23]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[23]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U671/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N133 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[22]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[22]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U670/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N132 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[21]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[21]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U668/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N131 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[20]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[20]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U666/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N130 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[19]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[19]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U665/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N129 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[18]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[18]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U664/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N128 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[17]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[17]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U663/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N127 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[16]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[16]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U662/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N126 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[15]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[15]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U661/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N125 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[14]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[14]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U660/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N124 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[13]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[13]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U659/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N123 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[12]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[12]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U657/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N122 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[11]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[11]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U656/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N121 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[10]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[10]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U654/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N120 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[9]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[9]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U652/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N119 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[8]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[8]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U650/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N118 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[7]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[7]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U648/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N117 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[6]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[6]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U687/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N116 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[5]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[5]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U647/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N115 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[4]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[4]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U686/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N114 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[3]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[3]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U685/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N113 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[2]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[2]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U684/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N112 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[1]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[1]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs1_value_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U683/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N111 (net)                            1         1.34      0.00       0.11 f
  decode0/rs1_value_o_reg[0]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs1_value_o_reg[0]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs2_value_o_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U627/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N159 (net)                            1         1.34      0.00       0.11 f
  decode0/rs2_value_o_reg[16]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs2_value_o_reg[16]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs2_value_o_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U626/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N158 (net)                            1         1.34      0.00       0.11 f
  decode0/rs2_value_o_reg[15]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs2_value_o_reg[15]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs2_value_o_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U624/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N157 (net)                            1         1.34      0.00       0.11 f
  decode0/rs2_value_o_reg[14]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs2_value_o_reg[14]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs2_value_o_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U623/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N156 (net)                            1         1.34      0.00       0.11 f
  decode0/rs2_value_o_reg[13]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs2_value_o_reg[13]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs2_value_o_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U622/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N155 (net)                            1         1.34      0.00       0.11 f
  decode0/rs2_value_o_reg[12]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs2_value_o_reg[12]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs2_value_o_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U621/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N154 (net)                            1         1.34      0.00       0.11 f
  decode0/rs2_value_o_reg[11]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs2_value_o_reg[11]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs2_value_o_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U620/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N153 (net)                            1         1.34      0.00       0.11 f
  decode0/rs2_value_o_reg[10]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs2_value_o_reg[10]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs2_value_o_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U619/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N152 (net)                            1         1.34      0.00       0.11 f
  decode0/rs2_value_o_reg[9]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs2_value_o_reg[9]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs2_value_o_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U618/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N151 (net)                            1         1.34      0.00       0.11 f
  decode0/rs2_value_o_reg[8]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs2_value_o_reg[8]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs2_value_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U617/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N150 (net)                            1         1.34      0.00       0.11 f
  decode0/rs2_value_o_reg[7]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs2_value_o_reg[7]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs2_value_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U616/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N149 (net)                            1         1.34      0.00       0.11 f
  decode0/rs2_value_o_reg[6]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs2_value_o_reg[6]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs2_value_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U615/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N148 (net)                            1         1.34      0.00       0.11 f
  decode0/rs2_value_o_reg[5]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs2_value_o_reg[5]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs2_value_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U614/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N147 (net)                            1         1.34      0.00       0.11 f
  decode0/rs2_value_o_reg[4]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs2_value_o_reg[4]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs2_value_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U612/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N146 (net)                            1         1.34      0.00       0.11 f
  decode0/rs2_value_o_reg[3]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs2_value_o_reg[3]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs2_value_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U610/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N145 (net)                            1         1.34      0.00       0.11 f
  decode0/rs2_value_o_reg[2]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs2_value_o_reg[2]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs2_value_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U609/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N144 (net)                            1         1.34      0.00       0.11 f
  decode0/rs2_value_o_reg[1]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs2_value_o_reg[1]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset (input port clocked by clk)
  Endpoint: decode0/rs2_value_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                                        0.00       0.10 r
  reset (net)                                 108         0.00      0.00       0.10 r
  decode0/reset (decode)                                            0.00       0.10 r
  decode0/reset (net)                                     0.00      0.00       0.10 r
  decode0/U608/ZN (NOR2_X1)                                         0.01       0.11 f
  decode0/N143 (net)                            1         1.34      0.00       0.11 f
  decode0/rs2_value_o_reg[0]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                                            0.11

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  decode0/rs2_value_o_reg[0]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: exec0/mem_w_en_o_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_w_en (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  exec0/mem_w_en_o_reg/CK (DFF_X1)                   0.00 #     0.00 r
  exec0/mem_w_en_o_reg/Q (DFF_X1)                    0.27       0.27 f
  exec0/mem_w_en_o (net)         1        25.00      0.00       0.27 f
  exec0/mem_w_en_o (execute)                         0.00       0.27 f
  dmem_w_en (net)                         25.00      0.00       0.27 f
  dmem_w_en (out)                                    0.12       0.39 f
  data arrival time                                             0.39

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: exec0/rs2_data_o_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[31]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exec0/rs2_data_o_reg[31]/CK (DFF_X1)                              0.00 #     0.00 r
  exec0/rs2_data_o_reg[31]/Q (DFF_X1)                               0.27       0.27 f
  exec0/rs2_data_o[31] (net)                    1        25.00      0.00       0.27 f
  exec0/rs2_data_o[31] (execute)                                    0.00       0.27 f
  dmem_wdata[31] (net)                                   25.00      0.00       0.27 f
  dmem_wdata[31] (out)                                              0.12       0.39 f
  data arrival time                                                            0.39

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: exec0/rs2_data_o_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[30]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exec0/rs2_data_o_reg[30]/CK (DFF_X1)                              0.00 #     0.00 r
  exec0/rs2_data_o_reg[30]/Q (DFF_X1)                               0.27       0.27 f
  exec0/rs2_data_o[30] (net)                    1        25.00      0.00       0.27 f
  exec0/rs2_data_o[30] (execute)                                    0.00       0.27 f
  dmem_wdata[30] (net)                                   25.00      0.00       0.27 f
  dmem_wdata[30] (out)                                              0.12       0.39 f
  data arrival time                                                            0.39

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: exec0/rs2_data_o_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[29]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exec0/rs2_data_o_reg[29]/CK (DFF_X1)                              0.00 #     0.00 r
  exec0/rs2_data_o_reg[29]/Q (DFF_X1)                               0.27       0.27 f
  exec0/rs2_data_o[29] (net)                    1        25.00      0.00       0.27 f
  exec0/rs2_data_o[29] (execute)                                    0.00       0.27 f
  dmem_wdata[29] (net)                                   25.00      0.00       0.27 f
  dmem_wdata[29] (out)                                              0.12       0.39 f
  data arrival time                                                            0.39

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: exec0/rs2_data_o_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[28]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exec0/rs2_data_o_reg[28]/CK (DFF_X1)                              0.00 #     0.00 r
  exec0/rs2_data_o_reg[28]/Q (DFF_X1)                               0.27       0.27 f
  exec0/rs2_data_o[28] (net)                    1        25.00      0.00       0.27 f
  exec0/rs2_data_o[28] (execute)                                    0.00       0.27 f
  dmem_wdata[28] (net)                                   25.00      0.00       0.27 f
  dmem_wdata[28] (out)                                              0.12       0.39 f
  data arrival time                                                            0.39

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: exec0/rs2_data_o_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[27]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exec0/rs2_data_o_reg[27]/CK (DFF_X1)                              0.00 #     0.00 r
  exec0/rs2_data_o_reg[27]/Q (DFF_X1)                               0.27       0.27 f
  exec0/rs2_data_o[27] (net)                    1        25.00      0.00       0.27 f
  exec0/rs2_data_o[27] (execute)                                    0.00       0.27 f
  dmem_wdata[27] (net)                                   25.00      0.00       0.27 f
  dmem_wdata[27] (out)                                              0.12       0.39 f
  data arrival time                                                            0.39

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: exec0/rs2_data_o_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[26]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exec0/rs2_data_o_reg[26]/CK (DFF_X1)                              0.00 #     0.00 r
  exec0/rs2_data_o_reg[26]/Q (DFF_X1)                               0.27       0.27 f
  exec0/rs2_data_o[26] (net)                    1        25.00      0.00       0.27 f
  exec0/rs2_data_o[26] (execute)                                    0.00       0.27 f
  dmem_wdata[26] (net)                                   25.00      0.00       0.27 f
  dmem_wdata[26] (out)                                              0.12       0.39 f
  data arrival time                                                            0.39

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: exec0/rs2_data_o_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[25]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exec0/rs2_data_o_reg[25]/CK (DFF_X1)                              0.00 #     0.00 r
  exec0/rs2_data_o_reg[25]/Q (DFF_X1)                               0.27       0.27 f
  exec0/rs2_data_o[25] (net)                    1        25.00      0.00       0.27 f
  exec0/rs2_data_o[25] (execute)                                    0.00       0.27 f
  dmem_wdata[25] (net)                                   25.00      0.00       0.27 f
  dmem_wdata[25] (out)                                              0.12       0.39 f
  data arrival time                                                            0.39

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: exec0/rs2_data_o_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[24]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exec0/rs2_data_o_reg[24]/CK (DFF_X1)                              0.00 #     0.00 r
  exec0/rs2_data_o_reg[24]/Q (DFF_X1)                               0.27       0.27 f
  exec0/rs2_data_o[24] (net)                    1        25.00      0.00       0.27 f
  exec0/rs2_data_o[24] (execute)                                    0.00       0.27 f
  dmem_wdata[24] (net)                                   25.00      0.00       0.27 f
  dmem_wdata[24] (out)                                              0.12       0.39 f
  data arrival time                                                            0.39

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: exec0/rs2_data_o_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[23]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exec0/rs2_data_o_reg[23]/CK (DFF_X1)                              0.00 #     0.00 r
  exec0/rs2_data_o_reg[23]/Q (DFF_X1)                               0.27       0.27 f
  exec0/rs2_data_o[23] (net)                    1        25.00      0.00       0.27 f
  exec0/rs2_data_o[23] (execute)                                    0.00       0.27 f
  dmem_wdata[23] (net)                                   25.00      0.00       0.27 f
  dmem_wdata[23] (out)                                              0.12       0.39 f
  data arrival time                                                            0.39

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: exec0/rs2_data_o_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[22]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exec0/rs2_data_o_reg[22]/CK (DFF_X1)                              0.00 #     0.00 r
  exec0/rs2_data_o_reg[22]/Q (DFF_X1)                               0.27       0.27 f
  exec0/rs2_data_o[22] (net)                    1        25.00      0.00       0.27 f
  exec0/rs2_data_o[22] (execute)                                    0.00       0.27 f
  dmem_wdata[22] (net)                                   25.00      0.00       0.27 f
  dmem_wdata[22] (out)                                              0.12       0.39 f
  data arrival time                                                            0.39

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: exec0/rs2_data_o_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[21]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exec0/rs2_data_o_reg[21]/CK (DFF_X1)                              0.00 #     0.00 r
  exec0/rs2_data_o_reg[21]/Q (DFF_X1)                               0.27       0.27 f
  exec0/rs2_data_o[21] (net)                    1        25.00      0.00       0.27 f
  exec0/rs2_data_o[21] (execute)                                    0.00       0.27 f
  dmem_wdata[21] (net)                                   25.00      0.00       0.27 f
  dmem_wdata[21] (out)                                              0.12       0.39 f
  data arrival time                                                            0.39

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: exec0/rs2_data_o_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[20]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exec0/rs2_data_o_reg[20]/CK (DFF_X1)                              0.00 #     0.00 r
  exec0/rs2_data_o_reg[20]/Q (DFF_X1)                               0.27       0.27 f
  exec0/rs2_data_o[20] (net)                    1        25.00      0.00       0.27 f
  exec0/rs2_data_o[20] (execute)                                    0.00       0.27 f
  dmem_wdata[20] (net)                                   25.00      0.00       0.27 f
  dmem_wdata[20] (out)                                              0.12       0.39 f
  data arrival time                                                            0.39

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: exec0/rs2_data_o_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[19]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exec0/rs2_data_o_reg[19]/CK (DFF_X1)                              0.00 #     0.00 r
  exec0/rs2_data_o_reg[19]/Q (DFF_X1)                               0.27       0.27 f
  exec0/rs2_data_o[19] (net)                    1        25.00      0.00       0.27 f
  exec0/rs2_data_o[19] (execute)                                    0.00       0.27 f
  dmem_wdata[19] (net)                                   25.00      0.00       0.27 f
  dmem_wdata[19] (out)                                              0.12       0.39 f
  data arrival time                                                            0.39

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: exec0/rs2_data_o_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[18]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exec0/rs2_data_o_reg[18]/CK (DFF_X1)                              0.00 #     0.00 r
  exec0/rs2_data_o_reg[18]/Q (DFF_X1)                               0.27       0.27 f
  exec0/rs2_data_o[18] (net)                    1        25.00      0.00       0.27 f
  exec0/rs2_data_o[18] (execute)                                    0.00       0.27 f
  dmem_wdata[18] (net)                                   25.00      0.00       0.27 f
  dmem_wdata[18] (out)                                              0.12       0.39 f
  data arrival time                                                            0.39

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: exec0/rs2_data_o_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[17]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exec0/rs2_data_o_reg[17]/CK (DFF_X1)                              0.00 #     0.00 r
  exec0/rs2_data_o_reg[17]/Q (DFF_X1)                               0.27       0.27 f
  exec0/rs2_data_o[17] (net)                    1        25.00      0.00       0.27 f
  exec0/rs2_data_o[17] (execute)                                    0.00       0.27 f
  dmem_wdata[17] (net)                                   25.00      0.00       0.27 f
  dmem_wdata[17] (out)                                              0.12       0.39 f
  data arrival time                                                            0.39

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: exec0/rs2_data_o_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[16]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exec0/rs2_data_o_reg[16]/CK (DFF_X1)                              0.00 #     0.00 r
  exec0/rs2_data_o_reg[16]/Q (DFF_X1)                               0.27       0.27 f
  exec0/rs2_data_o[16] (net)                    1        25.00      0.00       0.27 f
  exec0/rs2_data_o[16] (execute)                                    0.00       0.27 f
  dmem_wdata[16] (net)                                   25.00      0.00       0.27 f
  dmem_wdata[16] (out)                                              0.12       0.39 f
  data arrival time                                                            0.39

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: exec0/rs2_data_o_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[15]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exec0/rs2_data_o_reg[15]/CK (DFF_X1)                              0.00 #     0.00 r
  exec0/rs2_data_o_reg[15]/Q (DFF_X1)                               0.27       0.27 f
  exec0/rs2_data_o[15] (net)                    1        25.00      0.00       0.27 f
  exec0/rs2_data_o[15] (execute)                                    0.00       0.27 f
  dmem_wdata[15] (net)                                   25.00      0.00       0.27 f
  dmem_wdata[15] (out)                                              0.12       0.39 f
  data arrival time                                                            0.39

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: exec0/rs2_data_o_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[14]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exec0/rs2_data_o_reg[14]/CK (DFF_X1)                              0.00 #     0.00 r
  exec0/rs2_data_o_reg[14]/Q (DFF_X1)                               0.27       0.27 f
  exec0/rs2_data_o[14] (net)                    1        25.00      0.00       0.27 f
  exec0/rs2_data_o[14] (execute)                                    0.00       0.27 f
  dmem_wdata[14] (net)                                   25.00      0.00       0.27 f
  dmem_wdata[14] (out)                                              0.12       0.39 f
  data arrival time                                                            0.39

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: exec0/rs2_data_o_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[13]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exec0/rs2_data_o_reg[13]/CK (DFF_X1)                              0.00 #     0.00 r
  exec0/rs2_data_o_reg[13]/Q (DFF_X1)                               0.27       0.27 f
  exec0/rs2_data_o[13] (net)                    1        25.00      0.00       0.27 f
  exec0/rs2_data_o[13] (execute)                                    0.00       0.27 f
  dmem_wdata[13] (net)                                   25.00      0.00       0.27 f
  dmem_wdata[13] (out)                                              0.12       0.39 f
  data arrival time                                                            0.39

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: exec0/rs2_data_o_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[12]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exec0/rs2_data_o_reg[12]/CK (DFF_X1)                              0.00 #     0.00 r
  exec0/rs2_data_o_reg[12]/Q (DFF_X1)                               0.27       0.27 f
  exec0/rs2_data_o[12] (net)                    1        25.00      0.00       0.27 f
  exec0/rs2_data_o[12] (execute)                                    0.00       0.27 f
  dmem_wdata[12] (net)                                   25.00      0.00       0.27 f
  dmem_wdata[12] (out)                                              0.12       0.39 f
  data arrival time                                                            0.39

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: exec0/rs2_data_o_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[11]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exec0/rs2_data_o_reg[11]/CK (DFF_X1)                              0.00 #     0.00 r
  exec0/rs2_data_o_reg[11]/Q (DFF_X1)                               0.27       0.27 f
  exec0/rs2_data_o[11] (net)                    1        25.00      0.00       0.27 f
  exec0/rs2_data_o[11] (execute)                                    0.00       0.27 f
  dmem_wdata[11] (net)                                   25.00      0.00       0.27 f
  dmem_wdata[11] (out)                                              0.12       0.39 f
  data arrival time                                                            0.39

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: exec0/rs2_data_o_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[10]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  exec0/rs2_data_o_reg[10]/CK (DFF_X1)                              0.00 #     0.00 r
  exec0/rs2_data_o_reg[10]/Q (DFF_X1)                               0.27       0.27 f
  exec0/rs2_data_o[10] (net)                    1        25.00      0.00       0.27 f
  exec0/rs2_data_o[10] (execute)                                    0.00       0.27 f
  dmem_wdata[10] (net)                                   25.00      0.00       0.27 f
  dmem_wdata[10] (out)                                              0.12       0.39 f
  data arrival time                                                            0.39

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.39
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.48


  Startpoint: exec0/rs2_data_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[9]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  exec0/rs2_data_o_reg[9]/CK (DFF_X1)                0.00 #     0.00 r
  exec0/rs2_data_o_reg[9]/Q (DFF_X1)                 0.27       0.27 f
  exec0/rs2_data_o[9] (net)      1        25.00      0.00       0.27 f
  exec0/rs2_data_o[9] (execute)                      0.00       0.27 f
  dmem_wdata[9] (net)                     25.00      0.00       0.27 f
  dmem_wdata[9] (out)                                0.12       0.39 f
  data arrival time                                             0.39

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: exec0/rs2_data_o_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[8]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  exec0/rs2_data_o_reg[8]/CK (DFF_X1)                0.00 #     0.00 r
  exec0/rs2_data_o_reg[8]/Q (DFF_X1)                 0.27       0.27 f
  exec0/rs2_data_o[8] (net)      1        25.00      0.00       0.27 f
  exec0/rs2_data_o[8] (execute)                      0.00       0.27 f
  dmem_wdata[8] (net)                     25.00      0.00       0.27 f
  dmem_wdata[8] (out)                                0.12       0.39 f
  data arrival time                                             0.39

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: exec0/rs2_data_o_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[7]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  exec0/rs2_data_o_reg[7]/CK (DFF_X1)                0.00 #     0.00 r
  exec0/rs2_data_o_reg[7]/Q (DFF_X1)                 0.27       0.27 f
  exec0/rs2_data_o[7] (net)      1        25.00      0.00       0.27 f
  exec0/rs2_data_o[7] (execute)                      0.00       0.27 f
  dmem_wdata[7] (net)                     25.00      0.00       0.27 f
  dmem_wdata[7] (out)                                0.12       0.39 f
  data arrival time                                             0.39

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: exec0/rs2_data_o_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[6]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  exec0/rs2_data_o_reg[6]/CK (DFF_X1)                0.00 #     0.00 r
  exec0/rs2_data_o_reg[6]/Q (DFF_X1)                 0.27       0.27 f
  exec0/rs2_data_o[6] (net)      1        25.00      0.00       0.27 f
  exec0/rs2_data_o[6] (execute)                      0.00       0.27 f
  dmem_wdata[6] (net)                     25.00      0.00       0.27 f
  dmem_wdata[6] (out)                                0.12       0.39 f
  data arrival time                                             0.39

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: exec0/rs2_data_o_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[5]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  exec0/rs2_data_o_reg[5]/CK (DFF_X1)                0.00 #     0.00 r
  exec0/rs2_data_o_reg[5]/Q (DFF_X1)                 0.27       0.27 f
  exec0/rs2_data_o[5] (net)      1        25.00      0.00       0.27 f
  exec0/rs2_data_o[5] (execute)                      0.00       0.27 f
  dmem_wdata[5] (net)                     25.00      0.00       0.27 f
  dmem_wdata[5] (out)                                0.12       0.39 f
  data arrival time                                             0.39

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: exec0/rs2_data_o_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[4]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  exec0/rs2_data_o_reg[4]/CK (DFF_X1)                0.00 #     0.00 r
  exec0/rs2_data_o_reg[4]/Q (DFF_X1)                 0.27       0.27 f
  exec0/rs2_data_o[4] (net)      1        25.00      0.00       0.27 f
  exec0/rs2_data_o[4] (execute)                      0.00       0.27 f
  dmem_wdata[4] (net)                     25.00      0.00       0.27 f
  dmem_wdata[4] (out)                                0.12       0.39 f
  data arrival time                                             0.39

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: exec0/rs2_data_o_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[3]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  exec0/rs2_data_o_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  exec0/rs2_data_o_reg[3]/Q (DFF_X1)                 0.27       0.27 f
  exec0/rs2_data_o[3] (net)      1        25.00      0.00       0.27 f
  exec0/rs2_data_o[3] (execute)                      0.00       0.27 f
  dmem_wdata[3] (net)                     25.00      0.00       0.27 f
  dmem_wdata[3] (out)                                0.12       0.39 f
  data arrival time                                             0.39

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: exec0/rs2_data_o_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[2]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  exec0/rs2_data_o_reg[2]/CK (DFF_X1)                0.00 #     0.00 r
  exec0/rs2_data_o_reg[2]/Q (DFF_X1)                 0.27       0.27 f
  exec0/rs2_data_o[2] (net)      1        25.00      0.00       0.27 f
  exec0/rs2_data_o[2] (execute)                      0.00       0.27 f
  dmem_wdata[2] (net)                     25.00      0.00       0.27 f
  dmem_wdata[2] (out)                                0.12       0.39 f
  data arrival time                                             0.39

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: exec0/rs2_data_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[1]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  exec0/rs2_data_o_reg[1]/CK (DFF_X1)                0.00 #     0.00 r
  exec0/rs2_data_o_reg[1]/Q (DFF_X1)                 0.27       0.27 f
  exec0/rs2_data_o[1] (net)      1        25.00      0.00       0.27 f
  exec0/rs2_data_o[1] (execute)                      0.00       0.27 f
  dmem_wdata[1] (net)                     25.00      0.00       0.27 f
  dmem_wdata[1] (out)                                0.12       0.39 f
  data arrival time                                             0.39

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: exec0/rs2_data_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wdata[0]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  exec0/rs2_data_o_reg[0]/CK (DFF_X1)                0.00 #     0.00 r
  exec0/rs2_data_o_reg[0]/Q (DFF_X1)                 0.27       0.27 f
  exec0/rs2_data_o[0] (net)      1        25.00      0.00       0.27 f
  exec0/rs2_data_o[0] (execute)                      0.00       0.27 f
  dmem_wdata[0] (net)                     25.00      0.00       0.27 f
  dmem_wdata[0] (out)                                0.12       0.39 f
  data arrival time                                             0.39

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: exec0/alu_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr[5]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  exec0/alu_out_reg[7]/CK (DFF_X1)                   0.00 #     0.00 r
  exec0/alu_out_reg[7]/Q (DFF_X1)                    0.27       0.27 f
  exec0/alu_out[7] (net)         2        26.22      0.00       0.27 f
  exec0/alu_out[7] (execute)                         0.00       0.27 f
  dmem_addr[5] (net)                      26.22      0.00       0.27 f
  dmem_addr[5] (out)                                 0.14       0.41 f
  data arrival time                                             0.41

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.41
  ---------------------------------------------------------------------
  slack (MET)                                                   0.50


  Startpoint: exec0/alu_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr[4]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  exec0/alu_out_reg[6]/CK (DFF_X1)                   0.00 #     0.00 r
  exec0/alu_out_reg[6]/Q (DFF_X1)                    0.27       0.27 f
  exec0/alu_out[6] (net)         2        26.22      0.00       0.27 f
  exec0/alu_out[6] (execute)                         0.00       0.27 f
  dmem_addr[4] (net)                      26.22      0.00       0.27 f
  dmem_addr[4] (out)                                 0.14       0.41 f
  data arrival time                                             0.41

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.41
  ---------------------------------------------------------------------
  slack (MET)                                                   0.50


  Startpoint: exec0/alu_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr[3]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  exec0/alu_out_reg[5]/CK (DFF_X1)                   0.00 #     0.00 r
  exec0/alu_out_reg[5]/Q (DFF_X1)                    0.27       0.27 f
  exec0/alu_out[5] (net)         2        26.22      0.00       0.27 f
  exec0/alu_out[5] (execute)                         0.00       0.27 f
  dmem_addr[3] (net)                      26.22      0.00       0.27 f
  dmem_addr[3] (out)                                 0.14       0.41 f
  data arrival time                                             0.41

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.41
  ---------------------------------------------------------------------
  slack (MET)                                                   0.50


  Startpoint: exec0/alu_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr[2]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  exec0/alu_out_reg[4]/CK (DFF_X1)                   0.00 #     0.00 r
  exec0/alu_out_reg[4]/Q (DFF_X1)                    0.27       0.27 f
  exec0/alu_out[4] (net)         2        26.22      0.00       0.27 f
  exec0/alu_out[4] (execute)                         0.00       0.27 f
  dmem_addr[2] (net)                      26.22      0.00       0.27 f
  dmem_addr[2] (out)                                 0.14       0.41 f
  data arrival time                                             0.41

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.41
  ---------------------------------------------------------------------
  slack (MET)                                                   0.50


  Startpoint: exec0/alu_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr[1]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  exec0/alu_out_reg[3]/CK (DFF_X1)                   0.00 #     0.00 r
  exec0/alu_out_reg[3]/Q (DFF_X1)                    0.27       0.27 f
  exec0/alu_out[3] (net)         2        26.22      0.00       0.27 f
  exec0/alu_out[3] (execute)                         0.00       0.27 f
  dmem_addr[1] (net)                      26.22      0.00       0.27 f
  dmem_addr[1] (out)                                 0.14       0.41 f
  data arrival time                                             0.41

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.41
  ---------------------------------------------------------------------
  slack (MET)                                                   0.50


  Startpoint: exec0/alu_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr[0]
            (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  exec0/alu_out_reg[2]/CK (DFF_X1)                   0.00 #     0.00 r
  exec0/alu_out_reg[2]/Q (DFF_X1)                    0.27       0.27 f
  exec0/alu_out[2] (net)         2        26.22      0.00       0.27 f
  exec0/alu_out[2] (execute)                         0.00       0.27 f
  dmem_addr[0] (net)                      26.22      0.00       0.27 f
  dmem_addr[0] (out)                                 0.14       0.41 f
  data arrival time                                             0.41

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.41
  ---------------------------------------------------------------------
  slack (MET)                                                   0.50


  Startpoint: fetch0/pc_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc_if[31] (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch0/pc_reg[31]/CK (DFF_X1)                      0.00 #     0.00 r
  fetch0/pc_reg[31]/Q (DFF_X1)                       0.27       0.27 f
  fetch0/pc_if[31] (net)         2        26.79      0.00       0.27 f
  fetch0/pc_if[31] (fetch)                           0.00       0.27 f
  pc_if[31] (net)                         26.79      0.00       0.27 f
  pc_if[31] (out)                                    0.14       0.41 f
  data arrival time                                             0.41

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.41
  ---------------------------------------------------------------------
  slack (MET)                                                   0.50


  Startpoint: fetch0/pc_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc_if[30] (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch0/pc_reg[30]/CK (DFF_X1)                      0.00 #     0.00 r
  fetch0/pc_reg[30]/Q (DFF_X1)                       0.27       0.27 f
  fetch0/pc_if[30] (net)         2        26.79      0.00       0.27 f
  fetch0/pc_if[30] (fetch)                           0.00       0.27 f
  pc_if[30] (net)                         26.79      0.00       0.27 f
  pc_if[30] (out)                                    0.14       0.41 f
  data arrival time                                             0.41

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.41
  ---------------------------------------------------------------------
  slack (MET)                                                   0.50


  Startpoint: fetch0/pc_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc_if[29] (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch0/pc_reg[29]/CK (DFF_X1)                      0.00 #     0.00 r
  fetch0/pc_reg[29]/Q (DFF_X1)                       0.27       0.27 f
  fetch0/pc_if[29] (net)         2        26.79      0.00       0.27 f
  fetch0/pc_if[29] (fetch)                           0.00       0.27 f
  pc_if[29] (net)                         26.79      0.00       0.27 f
  pc_if[29] (out)                                    0.14       0.41 f
  data arrival time                                             0.41

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.41
  ---------------------------------------------------------------------
  slack (MET)                                                   0.50


  Startpoint: fetch0/pc_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc_if[28] (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch0/pc_reg[28]/CK (DFF_X1)                      0.00 #     0.00 r
  fetch0/pc_reg[28]/Q (DFF_X1)                       0.27       0.27 f
  fetch0/pc_if[28] (net)         2        26.79      0.00       0.27 f
  fetch0/pc_if[28] (fetch)                           0.00       0.27 f
  pc_if[28] (net)                         26.79      0.00       0.27 f
  pc_if[28] (out)                                    0.14       0.41 f
  data arrival time                                             0.41

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.41
  ---------------------------------------------------------------------
  slack (MET)                                                   0.50


  Startpoint: fetch0/pc_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc_if[22] (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch0/pc_reg[22]/CK (DFF_X1)                      0.00 #     0.00 r
  fetch0/pc_reg[22]/Q (DFF_X1)                       0.27       0.27 f
  fetch0/pc_if[22] (net)         2        26.79      0.00       0.27 f
  fetch0/pc_if[22] (fetch)                           0.00       0.27 f
  pc_if[22] (net)                         26.79      0.00       0.27 f
  pc_if[22] (out)                                    0.14       0.41 f
  data arrival time                                             0.41

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.41
  ---------------------------------------------------------------------
  slack (MET)                                                   0.50


  Startpoint: fetch0/pc_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc_if[21] (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch0/pc_reg[21]/CK (DFF_X1)                      0.00 #     0.00 r
  fetch0/pc_reg[21]/Q (DFF_X1)                       0.27       0.27 f
  fetch0/pc_if[21] (net)         2        26.79      0.00       0.27 f
  fetch0/pc_if[21] (fetch)                           0.00       0.27 f
  pc_if[21] (net)                         26.79      0.00       0.27 f
  pc_if[21] (out)                                    0.14       0.41 f
  data arrival time                                             0.41

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.41
  ---------------------------------------------------------------------
  slack (MET)                                                   0.50


  Startpoint: fetch0/pc_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc_if[20] (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch0/pc_reg[20]/CK (DFF_X1)                      0.00 #     0.00 r
  fetch0/pc_reg[20]/Q (DFF_X1)                       0.27       0.27 f
  fetch0/pc_if[20] (net)         2        26.79      0.00       0.27 f
  fetch0/pc_if[20] (fetch)                           0.00       0.27 f
  pc_if[20] (net)                         26.79      0.00       0.27 f
  pc_if[20] (out)                                    0.14       0.41 f
  data arrival time                                             0.41

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.41
  ---------------------------------------------------------------------
  slack (MET)                                                   0.50


  Startpoint: fetch0/pc_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc_if[19] (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch0/pc_reg[19]/CK (DFF_X1)                      0.00 #     0.00 r
  fetch0/pc_reg[19]/Q (DFF_X1)                       0.27       0.27 f
  fetch0/pc_if[19] (net)         2        26.79      0.00       0.27 f
  fetch0/pc_if[19] (fetch)                           0.00       0.27 f
  pc_if[19] (net)                         26.79      0.00       0.27 f
  pc_if[19] (out)                                    0.14       0.41 f
  data arrival time                                             0.41

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.41
  ---------------------------------------------------------------------
  slack (MET)                                                   0.50


  Startpoint: fetch0/pc_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc_if[10] (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch0/pc_reg[10]/CK (DFF_X1)                      0.00 #     0.00 r
  fetch0/pc_reg[10]/Q (DFF_X1)                       0.28       0.28 f
  fetch0/pc_if[10] (net)         3        28.63      0.00       0.28 f
  fetch0/pc_if[10] (fetch)                           0.00       0.28 f
  pc_if[10] (net)                         28.63      0.00       0.28 f
  pc_if[10] (out)                                    0.15       0.43 f
  data arrival time                                             0.43

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.43
  ---------------------------------------------------------------------
  slack (MET)                                                   0.52


  Startpoint: fetch0/pc_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc_if[9] (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch0/pc_reg[9]/CK (DFF_X1)                       0.00 #     0.00 r
  fetch0/pc_reg[9]/Q (DFF_X1)                        0.28       0.28 f
  fetch0/pc_if[9] (net)          3        28.63      0.00       0.28 f
  fetch0/pc_if[9] (fetch)                            0.00       0.28 f
  pc_if[9] (net)                          28.63      0.00       0.28 f
  pc_if[9] (out)                                     0.15       0.43 f
  data arrival time                                             0.43

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.43
  ---------------------------------------------------------------------
  slack (MET)                                                   0.52


  Startpoint: fetch0/pc_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc_if[8] (output port clocked by clk)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch0/pc_reg[8]/CK (DFF_X1)                       0.00 #     0.00 r
  fetch0/pc_reg[8]/Q (DFF_X1)                        0.28       0.28 f
  fetch0/pc_if[8] (net)          3        28.63      0.00       0.28 f
  fetch0/pc_if[8] (fetch)                            0.00       0.28 f
  pc_if[8] (net)                          28.63      0.00       0.28 f
  pc_if[8] (out)                                     0.15       0.43 f
  data arrival time                                             0.43

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.43
  ---------------------------------------------------------------------
  slack (MET)                                                   0.52


  Startpoint: decode0/imm_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decode0/imm_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  decode0/imm_reg[11]/CK (DFF_X1)                    0.00 #     0.00 r
  decode0/imm_reg[11]/QN (DFF_X1)                    0.17       0.17 r
  decode0/n522 (net)             1         1.93      0.00       0.17 r
  decode0/U543/ZN (OAI21_X1)                         0.04       0.21 f
  decode0/n12 (net)              1         1.34      0.00       0.21 f
  decode0/imm_reg[11]/D (DFF_X1)                     0.01       0.22 f
  data arrival time                                             0.22

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  decode0/imm_reg[11]/CK (DFF_X1)                    0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: decode0/imm_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decode0/imm_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  decode0/imm_reg[10]/CK (DFF_X1)                    0.00 #     0.00 r
  decode0/imm_reg[10]/QN (DFF_X1)                    0.17       0.17 r
  decode0/n521 (net)             1         1.93      0.00       0.17 r
  decode0/U541/ZN (OAI21_X1)                         0.04       0.21 f
  decode0/n11 (net)              1         1.34      0.00       0.21 f
  decode0/imm_reg[10]/D (DFF_X1)                     0.01       0.22 f
  data arrival time                                             0.22

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  decode0/imm_reg[10]/CK (DFF_X1)                    0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: decode0/imm_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decode0/imm_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  decode0/imm_reg[9]/CK (DFF_X1)                     0.00 #     0.00 r
  decode0/imm_reg[9]/QN (DFF_X1)                     0.17       0.17 r
  decode0/n520 (net)             1         1.93      0.00       0.17 r
  decode0/U539/ZN (OAI21_X1)                         0.04       0.21 f
  decode0/n10 (net)              1         1.34      0.00       0.21 f
  decode0/imm_reg[9]/D (DFF_X1)                      0.01       0.22 f
  data arrival time                                             0.22

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  decode0/imm_reg[9]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: decode0/imm_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decode0/imm_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  decode0/imm_reg[8]/CK (DFF_X1)                     0.00 #     0.00 r
  decode0/imm_reg[8]/QN (DFF_X1)                     0.17       0.17 r
  decode0/n519 (net)             1         1.93      0.00       0.17 r
  decode0/U537/ZN (OAI21_X1)                         0.04       0.21 f
  decode0/n9 (net)               1         1.34      0.00       0.21 f
  decode0/imm_reg[8]/D (DFF_X1)                      0.01       0.22 f
  data arrival time                                             0.22

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  decode0/imm_reg[8]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: decode0/imm_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decode0/imm_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  decode0/imm_reg[7]/CK (DFF_X1)                     0.00 #     0.00 r
  decode0/imm_reg[7]/QN (DFF_X1)                     0.17       0.17 r
  decode0/n518 (net)             1         1.93      0.00       0.17 r
  decode0/U535/ZN (OAI21_X1)                         0.04       0.21 f
  decode0/n8 (net)               1         1.34      0.00       0.21 f
  decode0/imm_reg[7]/D (DFF_X1)                      0.01       0.22 f
  data arrival time                                             0.22

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  decode0/imm_reg[7]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: decode0/imm_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decode0/imm_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  decode0/imm_reg[6]/CK (DFF_X1)                     0.00 #     0.00 r
  decode0/imm_reg[6]/QN (DFF_X1)                     0.17       0.17 r
  decode0/n517 (net)             1         1.93      0.00       0.17 r
  decode0/U533/ZN (OAI21_X1)                         0.04       0.21 f
  decode0/n7 (net)               1         1.34      0.00       0.21 f
  decode0/imm_reg[6]/D (DFF_X1)                      0.01       0.22 f
  data arrival time                                             0.22

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  decode0/imm_reg[6]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: decode0/imm_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: decode0/imm_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  decode0/imm_reg[5]/CK (DFF_X1)                     0.00 #     0.00 r
  decode0/imm_reg[5]/QN (DFF_X1)                     0.17       0.17 r
  decode0/n516 (net)             1         1.93      0.00       0.17 r
  decode0/U531/ZN (OAI21_X1)                         0.04       0.21 f
  decode0/n6 (net)               1         1.34      0.00       0.21 f
  decode0/imm_reg[5]/D (DFF_X1)                      0.01       0.22 f
  data arrival time                                             0.22

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  decode0/imm_reg[5]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: regfile0/register_reg[1][31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][31]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[1][31]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n3602 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2676/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2048 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][31]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][31]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][30]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[1][30]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n3593 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2675/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2047 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][30]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][30]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][29]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[1][29]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n2850 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2674/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2046 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][29]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][29]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][28]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[1][28]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n3592 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2673/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2045 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][28]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][28]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][27]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[1][27]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n3310 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2672/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2044 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][27]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][27]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][26]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[1][26]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n3591 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2671/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2043 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][26]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][26]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][25]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[1][25]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n3590 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2670/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2042 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][25]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][25]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][24]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[1][24]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n2849 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2669/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2041 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][24]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][24]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][23]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[1][23]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n3589 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2668/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2040 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][23]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][23]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][22]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[1][22]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n3588 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2667/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2039 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][22]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][22]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][21]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[1][21]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n3097 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2666/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2038 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][21]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][21]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][20]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[1][20]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n3215 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2665/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2037 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][20]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][20]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][19]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[1][19]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n3214 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2664/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2036 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][19]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][19]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][18]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[1][18]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n2848 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2663/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2035 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][18]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][18]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][17]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[1][17]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n3213 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2662/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2034 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][17]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][17]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][16]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[1][16]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n3587 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2661/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2033 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][16]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][16]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][15]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[1][15]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n3586 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2659/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2032 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][15]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][15]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][14]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[1][14]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n3096 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2658/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2031 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][14]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][14]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][13]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[1][13]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n3095 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2657/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2030 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][13]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][13]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][12]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[1][12]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n3585 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2656/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2029 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][12]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][12]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][11]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[1][11]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n2633 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2655/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2028 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][11]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][11]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][10]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[1][10]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n2847 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2654/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2027 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][10]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][10]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][9]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[1][9]/QN (DFF_X1)                           0.17       0.17 r
  regfile0/n2846 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2653/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2026 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][9]/D (DFF_X1)                            0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][9]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][8]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[1][8]/QN (DFF_X1)                           0.17       0.17 r
  regfile0/n2632 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2652/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2025 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][8]/D (DFF_X1)                            0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][8]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][7]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[1][7]/QN (DFF_X1)                           0.17       0.17 r
  regfile0/n3094 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2651/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2024 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][7]/D (DFF_X1)                            0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][7]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][6]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[1][6]/QN (DFF_X1)                           0.17       0.17 r
  regfile0/n3317 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2650/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2023 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][6]/D (DFF_X1)                            0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][6]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][5]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[1][5]/QN (DFF_X1)                           0.17       0.17 r
  regfile0/n3093 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2649/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2022 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][5]/D (DFF_X1)                            0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][5]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][4]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[1][4]/QN (DFF_X1)                           0.17       0.17 r
  regfile0/n2845 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2648/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2021 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][4]/D (DFF_X1)                            0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][4]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][3]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[1][3]/QN (DFF_X1)                           0.17       0.17 r
  regfile0/n3584 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2647/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2020 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][3]/D (DFF_X1)                            0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][3]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][2]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[1][2]/QN (DFF_X1)                           0.17       0.17 r
  regfile0/n2844 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2646/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2019 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][2]/D (DFF_X1)                            0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][2]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][1]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[1][1]/QN (DFF_X1)                           0.17       0.17 r
  regfile0/n2843 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2645/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2018 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][1]/D (DFF_X1)                            0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][1]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[1][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[1][0]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[1][0]/QN (DFF_X1)                           0.17       0.17 r
  regfile0/n3321 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2644/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n2017 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[1][0]/D (DFF_X1)                            0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[1][0]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[2][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[2][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[2][10]/CK (DFF_X1)                          0.00 #     0.00 r
  regfile0/register_reg[2][10]/QN (DFF_X1)                          0.17       0.17 r
  regfile0/n3082 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2619/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n1995 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[2][10]/D (DFF_X1)                           0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[2][10]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[2][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[2][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[2][9]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[2][9]/QN (DFF_X1)                           0.17       0.17 r
  regfile0/n2839 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2618/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n1994 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[2][9]/D (DFF_X1)                            0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[2][9]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[2][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[2][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[2][8]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[2][8]/QN (DFF_X1)                           0.17       0.17 r
  regfile0/n3525 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2617/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n1993 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[2][8]/D (DFF_X1)                            0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[2][8]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[2][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[2][7]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[2][7]/QN (DFF_X1)                           0.17       0.17 r
  regfile0/n3081 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2616/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n1992 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[2][7]/D (DFF_X1)                            0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[2][7]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[2][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[2][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[2][6]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[2][6]/QN (DFF_X1)                           0.17       0.17 r
  regfile0/n3578 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2615/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n1991 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[2][6]/D (DFF_X1)                            0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[2][6]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[2][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[2][5]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[2][5]/QN (DFF_X1)                           0.17       0.17 r
  regfile0/n3080 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2614/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n1990 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[2][5]/D (DFF_X1)                            0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[2][5]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[2][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[2][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[2][4]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[2][4]/QN (DFF_X1)                           0.17       0.17 r
  regfile0/n3577 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2613/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n1989 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[2][4]/D (DFF_X1)                            0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[2][4]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[2][3]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[2][3]/QN (DFF_X1)                           0.17       0.17 r
  regfile0/n3297 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2612/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n1988 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[2][3]/D (DFF_X1)                            0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[2][3]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[2][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[2][2]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[2][2]/QN (DFF_X1)                           0.17       0.17 r
  regfile0/n3576 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2611/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n1987 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[2][2]/D (DFF_X1)                            0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[2][2]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[2][1]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[2][1]/QN (DFF_X1)                           0.17       0.17 r
  regfile0/n2838 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2610/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n1986 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[2][1]/D (DFF_X1)                            0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[2][1]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


  Startpoint: regfile0/register_reg[2][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regfile0/register_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  regfile0/register_reg[2][0]/CK (DFF_X1)                           0.00 #     0.00 r
  regfile0/register_reg[2][0]/QN (DFF_X1)                           0.17       0.17 r
  regfile0/n3575 (net)                          1         1.94      0.00       0.17 r
  regfile0/U2609/ZN (AOI22_X1)                                      0.04       0.21 f
  regfile0/n1985 (net)                          1         1.34      0.00       0.21 f
  regfile0/register_reg[2][0]/D (DFF_X1)                            0.01       0.22 f
  data arrival time                                                            0.22

  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  regfile0/register_reg[2][0]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.22
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.19


1
