EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# STM32F413RGT6Tx-ETH1CPMU1
#
DEF STM32F413RGT6Tx-ETH1CPMU1 U 0 40 Y Y 1 F N
F0 "U" -5450 1800 50 H V C CNN
F1 "STM32F413RGT6Tx-ETH1CPMU1" 5150 1800 50 H V C CNN
F2 "" -6700 -600 50 H I C CNN
F3 "" -6700 -600 50 H I C CNN
DRAW
S -5550 1750 5550 -1750 0 1 0 f
X VBAT 1 -250 1850 100 D 50 50 1 1 W
X PC2,LPTIM1_IN2,DFSDM2_DATIN7,SPI2_MISO,I2S2ext_SD,SAI1_SCK_B,DFSDM1_CKOUT,FSMC_NWE,EVENTOUT,ADC1_IN12 10 -5650 -250 100 R 50 50 1 1 B
X PC3,LPTIM1_ETR,DFSDM2_CKIN7,SPI2_MOSI/I2S2_SD,SAI1_FS_B,_FSMC_A0,EVENTOUT,ADC1_IN13 11 -5650 -350 100 R 50 50 1 1 B
X VSSA 12 200 -1850 100 U 50 50 1 1 W
X VDDA 13 250 1850 100 D 50 50 1 1 W
X PA0,TIM2_CH1,TIM2_ETR,_TIM5_CH1,TIM8_ETR,USART2_CTS,UART4_TX,EVENTOUT,ADC1_IN0,_WKUP1 14 -5650 1650 100 R 50 50 1 1 B
X PA1,TIM2_CH2,TIM5_CH2,SPI4_MOSI,I2S4_SD,USART2_RTS,UART4_RX,QUADSPI_BK1_IO3,EVENTOUT,ADC1_IN1 15 -5650 1550 100 R 50 50 1 1 B
X PA2,TIM2_CH3,_TIM5_CH3,TIM9_CH1,I2S2_CKIN,USART2_TX,FSMC_D4,FSMC_DA4,EVENTOUT,ADC1_IN2 16 -5650 1450 100 R 50 50 1 1 B
X PA3,TIM2_CH4,_TIM5_CH4,TIM9_CH2,I2S2_MCK,USART2_RX,SAI1_SD_B,FSMC_D5,FSMC_DA5,EVENTOUT,ADC1_IN3 17 -5650 1350 100 R 50 50 1 1 B
X VSS 18 -200 -1850 100 U 50 50 1 1 W
X VDD 19 -150 1850 100 D 50 50 1 1 W
X PC13,EVENTOUT,TAMP_1 2 -5650 -1650 100 R 50 50 1 1 B
X PA4,SPI1_NSS,I2S1_WS,SPI3_NSS,I2S3_WS,USART2_CK,DFSDM1_DATIN1,FSMC_D6,FSMC_DA6,EVENTOUT,ADC1_IN4,DAC_OUT1 20 -5650 1250 100 R 50 50 1 1 B
X PA5,TIM2_CH1,TIM2_ETR,TIM8_CH1N,SPI1_SCK,I2S1_CK,DFSDM1_CKIN1,FSMC_D7,FSMC_DA7,EVENTOUT,ADC1_IN5,DAC_OUT2 21 -5650 1150 100 R 50 50 1 1 B
X PA6,TIM1_BKIN,TIM3_CH1,TIM8_BKIN,SPI1_MISO,I2S2_MCK,DFSDM2_CKIN1,TIM13_CH1,QUADSPI_BK2_IO0,SDIO_CMD,EVENTOUT,ADC1_IN6 22 -5650 1050 100 R 50 50 1 1 B
X PA7,TIM1_CH1N,TIM3_CH2,TIM8_CH1N,SPI1MOSI,I2S1_SD,DFSDM2_DATIN1,TIM14_CH1,QUADSPI_BK2_IO1,EVENTOUT,ADC1_IN7 23 -5650 950 100 R 50 50 1 1 B
X PC4,DFSDM2_CKIN2,I2S1_MCK,_QUADSPI_BK2_IO2,FSMC_NE4,EVENTOUT,ADC1_IN14 24 -5650 -450 100 R 50 50 1 1 B
X PC5,DFSDM2_DATIN2,I2CFMP1_SMBA,USART3_RX,QUADSPI_BK2_IO3,FSMC_NOE,EVENTOUT,ADC1_IN15 25 -5650 -550 100 R 50 50 1 1 B
X PB0,TIM1_CH2N,TIM3_CH3,TIM8_CH2N,SPI5_SCK,I2S5_CK,EVENTOUT,ADC1_IN8 26 5650 1650 100 L 50 50 1 1 B
X PB1,TIM1_CH3N,TIM3_CH4,TIM8_CH3N,SPI5_NSS,I2S5_WS,DFSDM1_DATIN0,QUADSPI_CLK,EVENTOUT,ADC1_IN9 27 5650 1550 100 L 50 50 1 1 B
X PB2,LPTIM1_OUT,DFSDM1_CKIN0,QUADSPI_CLK,EVENTOUT,BOOT1 28 5650 1450 100 L 50 50 1 1 B
X PB10,TIM2_CH3,I2C2_SCL,SPI2_SCK/I2S2_CK,I2S3_MCK,USART3_TX,I2CFMP1_SCL,DFSDM2_CKOUT,SDIO_D7,EVENTOUT 29 5650 650 100 L 50 50 1 1 B
X PC14,EVENTOUT,OSC32_IN 3 5650 -250 100 L 50 50 1 1 B
X VCAP_1 30 5650 -650 100 L 50 50 1 1 W
X VSS 31 -100 -1850 100 U 50 50 1 1 W
X VDD 32 -50 1850 100 D 50 50 1 1 W
X PB12,TIM1_BKIN,I2C2_SMBA,SPI2_NSS,I2S2_WS,SPI4_NSS,I2S4_WS,SPI3_SCK,I2S3_CK,USART3_CK,CAN2_RX,DFSDM1_DATIN1,UART5_RX,FSMC_D13,FSMC_DA13,EVENTOUT 33 5650 550 100 L 50 50 1 1 B
X PB13,TIM1_CH1N,I2CFMP1_SMBA,SPI2_SCK,I2S2_CK,SPI4_SCK,I2S4_CK,USART3_CTS,CAN2_TX,DFSDM1_CKIN1,UART5_TX,EVENTOUT 34 5650 450 100 L 50 50 1 1 B
X PB14,TIM1_CH2N,TIM8_CH2N,I2CFMP1_SDA,SPI2_MISO,I2S2ext_SD,USART3_RTS,DFSDM1_DATIN2,TIM12_CH1,FSMC_D0/FSMC_DA0,SDIO_D6,EVENTOUT 35 5650 350 100 L 50 50 1 1 B
X PB15,RTC_REFIN,TIM1_CH3N,TIM8_CH3N,I2CFMP1_SCL,_SPI2_MOSI,I2S2_SD,DFSDM1_CKIN2,TIM12_CH2,_SDIO_CK,EVENTOU 36 5650 250 100 L 50 50 1 1 B
X PC6,TIM3_CH1,TIM8_CH1,I2CFMP1_SCL,I2S2_MCK,DFSDM1_CKIN3,DFSDM2_DATIN6,USART6_TX,FSMC_D1,FSMC_DA1,SDIO_D6,EVENTOUT 37 -5650 -650 100 R 50 50 1 1 B
X PC7,TIM3_CH2,TIM8_CH2,I2CFMP1_SDA,SPI2_SCK,I2S2_CK,I2S3_MCK,DFSDM2_CKIN6,USART6_RX,DFSDM1_DATIN3,SDIO_D7,EVENTOUT 38 -5650 -750 100 R 50 50 1 1 B
X PC8,TIM3_CH3,TIM8_CH3,DFSDM2_CKIN3,USART6_CK,QUADSPI_BK1_IO2,SDIO_D0,EVENTOUT 39 -5650 -850 100 R 50 50 1 1 B
X PC15,EVENTOUT,OSC32_OUT 4 5650 -350 100 L 50 50 1 1 B
X PC9,MCO_2,TIM3_CH4,TIM8_CH4,I2C3_SDA,I2S2_CKIN,DFSDM2_DATIN3,QUADSPI_BK1_IO0,SDIO_D1,EVENTOUT 40 -5650 -950 100 R 50 50 1 1 B
X PA8,MCO_1,TIM1_CH1,I2C3_SCL,DFSDM1_CKOUT,USART1_CK,UART7_RX,USB_FS_SOF,CAN3_RX,SDIO_D1,EVENTOUT 41 -5650 850 100 R 50 50 1 1 B
X PA9,TIM1_CH2,DFSDM2_CKIN3,I2C3_SMBA,SPI2_SCK,I2S2_CK,USART1_TX,USB_FS_VBUS,SDIO_D2,EVENTOUT 42 -5650 750 100 R 50 50 1 1 B
X PA10,TIM1_CH3,DFSDM2_DATIN3,SPI2_MOSI,I2S2_SD,SPI5_MOSI,I2S5_SD,USART1_RX,USB_FS_ID,EVENTOUT 43 -5650 650 100 R 50 50 1 1 B
X PA11,TIM1_CH4,DFSDM2_CKIN5,SPI2_NSS,I2S2_WS,SPI4_MISO,USART1_CTS,USART6_TX,CAN1_RX,USB_FS_DM,UART4_RX,EVENTOUT 44 -5650 550 100 R 50 50 1 1 B
X PA12,TIM1_ETR,DFSDM2_DATIN5,SPI2_MISO,SPI5_MISO,USART1_RTS,USART6_RX,CAN1_TX,USB_FS_DP,UART4_TX,EVENTOUT 45 -5650 450 100 R 50 50 1 1 B
X PA13,TMS-SWDIO,EVENTOUT 46 -5650 350 100 R 50 50 1 1 B
X VSS 47 0 -1850 100 U 50 50 1 1 W
X VDD 48 50 1850 100 D 50 50 1 1 W
X PA14,TCK-SWCLK,EVENTOUT 49 -5650 250 100 R 50 50 1 1 B
X PH0,EVENTOUT,OSC_IN 5 5650 50 100 L 50 50 1 1 I
X PA15,JTDI,TIM2_CH1,TIM2_ETR,SPI1_NSS,I2S1_WS,SPI3_NSS,I2S3_WS,USART1_TX,UART7_TX,SAI1_MCLK_A,CAN3_TX,EVENTOUT 50 -5650 150 100 R 50 50 1 1 B
X PC10,DFSDM2_CKIN5,SPI3_SCK,I2S3_CK,USART3_TX,QUADSPI_BK1_IO1,SDIO_D2,EVENTOUT 51 -5650 -1050 100 R 50 50 1 1 B
X PC11,DFSDM2_DATIN5,I2S3ext_SD,SPI3_MISO,USART3_RX,UART4_RX,QUADSPI_BK2_NCS,FSMC_D2,FSMC_DA2,SDIO_D3,EVENTOUT 52 -5650 -1150 100 R 50 50 1 1 B
X PC12,SPI3_MOSI,I2S3_SD,USART3_CK,UART5_TX,FSMC_D3,FSMC_DA3,SDIO_CK,EVENTOUT 53 -5650 -1250 100 R 50 50 1 1 B
X PD2,TIM3_ETR,DFSDM2_CKOUT,UART5_RX,FSMC_NWE,SDIO_CMD,EVENTOUT 54 -5650 -1450 100 R 50 50 1 1 B
X PB3,JTDO-SWO,TIM2_CH2,I2CFMP1_SDA,SPI1_SCK,I2S1_CK,SPI3_SCK,I2S3_CK,USART1_RX,UART7_RX,I2C2_SDA,SAI1_SD_A,CAN3_RX,EVENTOUT 55 5650 1350 100 L 50 50 1 1 B
X PB4,TRST,TIM3_CH1,SPI1_MISO,SPI3_MISO,I2S3ext_SD,UART7_TX,I2C3_SDA,SAI1_SCK_A,CAN3_TX,SDIO_D0,EVENTOUT 56 5650 1250 100 L 50 50 1 1 B
X PB5,LPTIM1_IN1,TIM3_CH2,I2C1_SMBA,SPI1_MOSI,I2S1_SD,SPI3_MOSI,I2S3_SD,CAN2_RX,SAI1_FS_A,UART5_RX,SDIO_D3,EVENTOUT 57 5650 1150 100 L 50 50 1 1 B
X PB6,LPTIM1_ETR,TIM4_CH1,I2C1_SCL,DFSDM2_CKIN7,USART1_TX,CAN2_TX,QUADSPI_BK1_NCS,UART5_TX,SDIO_D0,EVENTOUT 58 5650 1050 100 L 50 50 1 1 B
X PB7,LPTIM1_IN2,TIM4_CH2,I2C1_SDA,DFSDM2_DATIN7,USART1_RX,FSMC_NL,EVENTOUT 59 5650 950 100 L 50 50 1 1 B
X PH1,EVENTOUT,OSC_OUT 6 5650 -50 100 L 50 50 1 1 I
X BOOT0 60 5650 -1250 100 L 50 50 1 1 I
X PB8,LPTIM1_OUT,TIM4_CH3,TIM10_CH1,I2C1_SCL,SPI5_MOSI,I2S5_SD,DFSDM2_CKIN1,CAN1_RX,I2C3_SDA,UART5_RX,SDIO_D4,EVENTOUT 61 5650 850 100 L 50 50 1 1 B
X PB9,TIM4_CH4,TIM11_CH1,I2C1_SDA,SPI2_NSS,I2S2_WS,DFSDM2_DATIN1,CAN1_TX,I2C2_SDA,UART5_TX,SDIO_D5,EVENTOUT 62 5650 750 100 L 50 50 1 1 B
X VSS 63 100 -1850 100 U 50 50 1 1 W
X VDD 64 150 1850 100 D 50 50 1 1 W
X NRST 7 5650 -950 100 L 50 50 1 1 I
X PC0,LPTIM1_IN1,DFSDM2_CKIN4,SAI1_MCLK_B,EVENTOUT,ADC1_IN10,WKUP2 8 -5650 -50 100 R 50 50 1 1 B
X PC1,LPTIM1_OUT,DFSDM2_DATIN4,SAI1_SD_B,EVENTOUT,ADC1_IN11,WKUP3 9 -5650 -150 100 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
