Vesta static timing analysis, register-to-register minimum timing

Top 0 minimum delay paths:
Design meets minimum hold timing.
-----------------------------------------

