library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Counter_positivi is
	port(CLK,RST,EN,DATA_IN : in std_logic;
	  	  DATA_OUT : out std_logic_vector(11 downto 0)
		  );
end entity;

architecture behaviour of Counter_positivi is
	component regn 
	GENERIC ( N : integer:=11);
	PORT (EN : in std_logic;
			R : IN SIGNED(N-1 DOWNTO 0);
			Clock, Resetn : IN STD_LOGIC;
			Q : OUT SIGNED(N-1 DOWNTO 0));
	end component;

begin

end architecture;