{
    "keywords": {
        "gmem": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/devckernels.html#hxx1556235054362",
        "#pragma HLS INTERFACE": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/hls_pragmas.html#jit1504034365862",
        "m_axi": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/managing_interface_synthesis.html#qoa1585574520885",
        "dataflow": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitis_hls_optimization_techniques.html#bmx1539734225930",
        "hls::stream": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/hls_stream_library.html",
        "#pragma HLS ARRAY_PARTITION": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/hls_pragmas.html#gle1504034361378",
        "complete": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/hls_pragmas.html#gle1504034361378__ad410829",
        "cyclic": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/hls_pragmas.html#gle1504034361378__ad410829", 
        "block": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/hls_pragmas.html#gle1504034361378__ad410829", 
        "factor": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/hls_pragmas.html#gle1504034361378__ad410829", 
        "dim": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/hls_pragmas.html#gle1504034361378__ad410829", 
        "aiecompiler": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/compile_graph_application.html",
        "aiesimulator": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/simulate_graph_application.html#pmy1512608736116",
        "stream_connect": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/buildingdevicebinary.html#yha1565541199876",
        "BIND_OP": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/hls_pragmas.html#ttl1584844636775", 
        "BIND_STORAGE": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/hls_pragmas.html#chr1584844747152",
        "impl": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/hls_pragmas.html#ttl1584844636775__ad411605", 
        "op": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/hls_pragmas.html#ttl1584844636775__ad411605",
        "type": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/hls_pragmas.html#ttl1584844636775__ad411605", 
        "latency": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/hls_pragmas.html#ttl1584844636775__ad411605",
        "memcpy": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/managing_interface_synthesis.html#qoa1585574520885", 
        "max_read_burst_length": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitis_hls_optimization_techniques.html#mcz1586914389391", 
        "max_write_burst_length": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitis_hls_optimization_techniques.html#mcz1586914389391",
        "struct": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitis_hls_coding_styles.html#ghc1585180876264", 
        "#pragma HLS LOOP_TRIPCOUNT": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/hls_pragmas.html#sty1504034367099",
        "DEPENDENCE": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/hls_pragmas.html#dxe1504034360397", 
        "inter": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/hls_pragmas.html#dxe1504034360397__ad411019", 
        "WAR": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/hls_pragmas.html#dxe1504034360397__ad411019",
        "m_axi_auto_max_ports": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/migrating_to_vitis_hls.html#jsk1590553271532",
        "sp": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#clt1568640709907__section_tfc_zxm_1jb",
        "connectivity": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#qcm1528577331870__section_wgd_dxf_dnb",
        "#pragma HLS UNROLL FACTOR=2": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/hls_pragmas.html#uyd1504034366571",
        "pragma HLS PIPELINE": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/hls_pragmas.html#fde1504034360078",
        "PLRAM": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/buildingdevicebinary.html#wsi1614020986106",
        "m_axi_max_widen_bitwidth": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/managing_interface_synthesis.html#ooe1589518299593",
        "ap_uint<>": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/integer_types.html#kcn1539734233458", 
        "ap_int.h": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/integer_types.html",
        "sim_ipc_axis_master": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/runemulation1.html#sbn1601597712644__section_g3t_2s2_nnb",
        "sim_ipc_axis_slave": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/runemulation1.html#sbn1601597712644__section_g3t_2s2_nnb",
        "gt_master": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/runemulation1.html#sbn1601597712644__section_gsg_11m_nnb",
        "gt_slave": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/runemulation1.html#sbn1601597712644__section_c3g_pzl_nnb",
        "CL_QUEUE_OUT_OF_ORDER_EXEC_MODE_ENABLE": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/optimizingperformance.html#nzy1504034306881", 
        "setCallback": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/optimizingperformance.html#nzy1504034306881",
        "cl::CommandQueue": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html#llr1524522915783",
        "enqueueWriteBuffer": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html#xio1524524087132",
        "enqueueReadBuffer": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html#xio1524524087132",
        "enqueueMigrateMemObjects": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html#xio1524524087132",
        "enqueueMapBuffer": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html#czb1555520653128",
        "HBM": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/buildingdevicebinary.html#lgl1614021146997", 
        "XCL_MEM_TOPOLOGY": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/optimizingperformance.html#utc1504034308941", 
        "cl_mem_ext_ptr_t": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/optimizingperformance.html#utc1504034308941",
        "ra_master_interface": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/buildingdevicebinary.html#xxs1614054654284",
        "nk": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#clt1568640709907__section_wtp_zvm_1jb",
        "cl_event": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html#usz1524526733752", 
        "ap_ctrl_none": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/managing_interface_synthesis.html#qls1539734256651__ae476284",
        "xclRegRead": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/xrtini.html#tpi1504034339424__section_tnh_pks_rx",
        "xclRegWrite": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/obl1532064985142.html#tpi1504034339424__section_tnh_pks_rx",
        "xcl_array_partition": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html#kal1504034361186",
	"compiler.interfaceRdBurstLen": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#fgh1568640841739__section_mh4_qf4_bjb",
	"compiler.interfaceWrBurstLen": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#fgh1568640841739__section_mh4_qf4_bjb",
        "xcl_dataflow": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html#dmj1504034358681", 
        "xclDataflowFifoDepth": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#fgh1568640841739__section_mh4_qf4_bjb",
        "opencl_unroll_hint": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html#put1504034360770",
        "xcl_pipeline_loop": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html#sgo1504034359903",
        "ap_axiu": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/streamingconnections.html#tzq1555344621950",
	"kernel_frequency": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#qcm1528577331870__section_frk_xtr_t3b",
	"config": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#qcm1528577331870__config",
	"hls.pre_tcl": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#mcj1568640526180__section_emy_hbk_dnb",
        "CL_MIGRATE_MEM_OBJECT_HOST": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html#kcd1556227380924",
        "slr": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#clt1568640709907__section_m3v_qxm_1jb",
        "create_sc_xo": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/runemulation1.html#rgl1621883070991", 
        "xtlm_ap_ctrl_hs": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/runemulation1.html#pkt1621882955152",
        "xrt::bo::write": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/devhostapp.html#yaz1622072496185",
        "xrt::bo::read": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/devhostapp.html#yaz1622072496185",
        "xrt::device": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/devhostapp.html#zja1524097906844",
        "xrt::bo": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/devhostapp.html#yaz1622072496185",
        "xrt::kernel": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/devhostapp.html#lqq1622157666187", 
        "map": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/devhostapp.html#yaz1622072496185", 
        "sync": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/devhostapp.html#yaz1622072496185",
        "enable_memory_persistence": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/xrtini.html#tpi1504034339424__section_tnh_pks_rx",
        "clock": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#ans1568640653312",
        "freqHz": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#ans1568640653312__section_vh5_yf4_bjb",
        "ap_clk": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/managing_interface_synthesis.html#opo1539734223038",
        "ap_clk_2": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/rtl_kernel_wizard.html#isr1504034324715__section_x53_pcb_2jb",
        "kernel_files": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/devrtlkernel.html#nuy1588349382079"
    },
    "key_concepts": {
        "HLS C Kernel": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/devckernels.html#hxx1556235054362",
        "OpenCL Host APIs": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html",
        "Task Level Parallelism": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/optimizingperformance.html#cvc1523913889499",     
        "Kernel Optimization": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitis_hls_optimization_techniques.html",
        "Array Partition": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitis_hls_optimization_techniques.html#swq1539734225427",
        "Block Partition": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitis_hls_optimization_techniques.html#swq1539734225427", 
        "Cyclic Partition": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitis_hls_optimization_techniques.html#swq1539734225427",
        "AI Engine": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/programmable_logic_integration.html",
        "Adaptive Data Flow": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/data_flow_graph_reference.html",
        "Graph": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/data_flow_graph_reference.html#dfu1518633879802",
        "BIND OP": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitis_hls_optimization_techniques.html#yew1585574779610",
        "BIND STORAGE": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitis_hls_optimization_techniques.html#yew1585574779610",
        "burst access": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitis_hls_optimization_techniques.html#ddw1586913493144",
        "Custom Datatype": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitis_hls_coding_styles.html#cfk1539734244479",
        "Inter Dependence": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitis_hls_optimization_techniques.html#wen1539734225565",
        "Multiple Banks": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/optimizingperformance.html#uuy1504034303412",
        "ap_ctrl_chain": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/managing_interface_synthesis.html#qls1539734256651__ae476333", 
        "PLRAMs": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/buildingdevicebinary.html#wsi1614020986106",
        "2port BRAM Utilization": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/managing_interface_synthesis.html#gen1585145183590__ae401668",
        "Loop Pipelining": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitis_hls_optimization_techniques.html#kcq1539734224846",
        "Interface port width auto widening": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/managing_interface_synthesis.html#ooe1589518299593",
        "Shift Register": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitis_hls_optimization_techniques.html#jnp1590257015961", 
        "FIR": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/dwh1606804880900.html",
        "wide memory access": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitis_hls_optimization_techniques.html#ddw1586913493144__section_kc3_ykf_jlb", 
        "burst read and write": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitis_hls_optimization_techniques.html#ddw1586913493144__section_ogb_tkf_jlb",
        "Multiple compute units": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html#dqz1555367565037",
        "Concurrent execution": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/optimizingperformance.html#cvc1523913889499", 
        "Out of Order Command Queues": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/optimizingperformance.html#nzy1504034306881", 
        "Multiple Command Queues": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/optimizingperformance.html#jyf1504034306600",
        "Data Transfer": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html#xio1524524087132",
        "Write Buffers": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html#xio1524524087132",
        "Read Buffers": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html#xio1524524087132",
        "Map Buffers": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html#xio1524524087132",
        "Use of Profile API": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/profilingapplication.html#vfc1586356138757", 
        "Waveform Dumping and loading" : "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/profilingapplication.html#ffv1523643432801",
        "High Bandwidth Memory": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/buildingdevicebinary.html#lgl1614021146997", 
        "Multiple HBM Pseudo-channels": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/buildingdevicebinary.html#lgl1614021146997",
        "RAMA IP": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/buildingdevicebinary.html#xxs1614054654284",
        "Multiple Compute Units": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html#dqz1555367565037",
        "Synchronize Host and FPGA": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html#usz1524526733752", 
        "Asynchronous Processing": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html#usz1524526733752", 
        "Events": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/optimizingperformance.html#bsa1504034305860", 
        "Asynchronous memcpy": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html#usz1524526733752",
        "Free Running Kernel": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/streamingconnections.html#uug1556136182736",
        "Read/Write Stream": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/streamingconnections.html#ynb1556233012018", 
        "Create/Release Stream": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/streamingconnections.html#ynb1556233012018",
        "AXIS FIFO depth": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitis_hls_optimization_techniques.html#tvy1539734226664",
        "Function/Task Level Parallelism": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/optimizingperformance.html#cvc1523913889499",
        "RTL Kernel": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/devrtlkernel.html", 
        "Multiple RTL Kernels": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/devrtlkernel.html",
        "Multiple Kernel Clocks": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#mcj1568640526180__section_bh5_dg4_bjb",
        "RTL Kernel Debug": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/debuggingapplicationskernels.html#xey1524445482547",
        "Using custom Tcl": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#mcj1568640526180__section_emy_hbk_dnb", 
        "Setting Kernel Clock Frequency": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#qcm1528577331870__section_frk_",
	"Clock Uncertainity": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#mcj1568640526180__section_bh5_dg4_bjb",
        "Event Handling": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/optimizingperformance.html#bsa1504034305860",
        "SLR Assignments": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/migrating_new_target_platform.html#img1535745661571",
        "SystemC": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/runemulation1.html#cmo1619037605921",
        "XRT Native API": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/devhostapp.html#jln1620691667890",
        "P2P": "https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/Chunk938767849.html#qex1558551641915" 
    }
}
