

================================================================
== Vivado HLS Report for 'max_pooling2'
================================================================
* Date:           Thu Apr  4 12:39:00 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  9416|  9416|  9416|  9416|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  9414|  9414|         9|          2|          1|  4704|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    681|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    228|    -|
|Register         |        0|      -|     562|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     628|   1244|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |lenet_cnn_fcmp_32dEe_U12  |lenet_cnn_fcmp_32dEe  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln32_fu_261_p2       |     +    |      0|  0|  17|          13|           1|
    |add_ln33_1_fu_746_p2     |     +    |      0|  0|  14|          10|           1|
    |add_ln34_1_fu_733_p2     |     +    |      0|  0|  15|           7|           1|
    |add_ln35_1_fu_720_p2     |     +    |      0|  0|  13|           4|           1|
    |add_ln40_1_fu_699_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln40_2_fu_638_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln40_fu_249_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln41_1_fu_709_p2     |     +    |      0|  0|  12|          14|          14|
    |add_ln41_fu_655_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln45_1_fu_839_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln45_fu_794_p2       |     +    |      0|  0|  15|           9|           9|
    |c_fu_267_p2              |     +    |      0|  0|  12|           1|           3|
    |h_fu_351_p2              |     +    |      0|  0|  13|           1|           4|
    |i_fu_443_p2              |     +    |      0|  0|  10|           1|           2|
    |j_fu_715_p2              |     +    |      0|  0|  10|           2|           1|
    |w_fu_607_p2              |     +    |      0|  0|  13|           1|           4|
    |sub_ln41_1_fu_685_p2     |     -    |      0|  0|  12|          14|          14|
    |sub_ln41_fu_537_p2       |     -    |      0|  0|  15|           9|           9|
    |sub_ln45_1_fu_824_p2     |     -    |      0|  0|  12|          12|          12|
    |sub_ln45_fu_781_p2       |     -    |      0|  0|  15|           8|           8|
    |and_ln33_1_fu_381_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln33_2_fu_387_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln33_3_fu_393_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln33_fu_375_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln34_1_fu_431_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln34_2_fu_437_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln34_fu_425_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln41_1_fu_950_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln41_2_fu_297_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln41_3_fu_309_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln41_4_fu_321_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln41_5_fu_333_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln41_6_fu_345_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln41_fu_944_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln44_fu_501_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln5_fu_1002_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln32_fu_255_p2      |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln33_fu_273_p2      |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln34_fu_339_p2      |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln35_fu_327_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln36_fu_315_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln41_1_fu_914_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln41_2_fu_926_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln41_3_fu_932_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln41_fu_908_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln44_1_fu_495_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln44_2_fu_481_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln44_fu_303_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln5_2_fu_990_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln5_fu_984_p2       |   icmp   |      0|  0|  11|           8|           2|
    |or_ln33_1_fu_369_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln33_fu_357_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln34_1_fu_405_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln34_fu_399_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_1_fu_455_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_449_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln38_fu_860_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln41_1_fu_938_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln41_fu_920_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln5_fu_996_p2         |    or    |      0|  0|   2|           1|           1|
    |max_value_2_fu_956_p3    |  select  |      0|  0|  32|           1|          32|
    |max_value_fu_865_p3      |  select  |      0|  0|  32|           1|          32|
    |select_ln33_1_fu_573_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln33_2_fu_580_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln33_3_fu_593_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln33_4_fu_600_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln33_5_fu_752_p3  |  select  |      0|  0|  10|           1|           1|
    |select_ln33_fu_559_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln34_1_fu_621_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln34_2_fu_830_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln34_3_fu_628_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln34_4_fu_739_p3  |  select  |      0|  0|   7|           1|           1|
    |select_ln34_fu_411_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln35_1_fu_473_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln35_2_fu_644_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_3_fu_487_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln35_4_fu_691_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln35_5_fu_726_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln35_fu_461_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln41_1_fu_507_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln41_2_fu_547_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln41_3_fu_553_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln41_fu_279_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln5_fu_1008_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln33_fu_363_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln34_fu_419_p2       |    xor   |      0|  0|   2|           2|           1|
    |xor_ln41_fu_287_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 681|         333|         346|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter4                     |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_142_p4                |   9|          2|    3|          6|
    |ap_phi_mux_h_0_phi_fu_166_p4                |   9|          2|    4|          8|
    |ap_phi_mux_i_0_phi_fu_213_p4                |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten117_phi_fu_131_p4  |   9|          2|   13|         26|
    |ap_phi_mux_indvar_flatten24_phi_fu_177_p4   |   9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten63_phi_fu_154_p4   |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten_phi_fu_201_p4     |   9|          2|    4|          8|
    |ap_phi_mux_j_0_phi_fu_224_p4                |   9|          2|    2|          4|
    |ap_phi_mux_w_0_phi_fu_189_p4                |   9|          2|    4|          8|
    |c_0_reg_138                                 |   9|          2|    3|          6|
    |grp_fu_231_p0                               |  15|          3|   32|         96|
    |grp_fu_231_p1                               |  15|          3|   32|         96|
    |h_0_reg_162                                 |   9|          2|    4|          8|
    |i_0_reg_209                                 |   9|          2|    2|          4|
    |indvar_flatten117_reg_127                   |   9|          2|   13|         26|
    |indvar_flatten24_reg_173                    |   9|          2|    7|         14|
    |indvar_flatten63_reg_150                    |   9|          2|   10|         20|
    |indvar_flatten_reg_197                      |   9|          2|    4|          8|
    |j_0_reg_220                                 |   9|          2|    2|          4|
    |w_0_reg_185                                 |   9|          2|    4|          8|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 228|         49|  164|        395|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln32_reg_1035                     |  13|   0|   13|          0|
    |add_ln40_reg_1026                     |   5|   0|    5|          0|
    |add_ln41_1_reg_1151                   |  14|   0|   14|          0|
    |and_ln33_3_reg_1078                   |   1|   0|    1|          0|
    |and_ln34_2_reg_1095                   |   1|   0|    1|          0|
    |and_ln41_6_reg_1058                   |   1|   0|    1|          0|
    |and_ln44_reg_1119                     |   1|   0|    1|          0|
    |ap_CS_fsm                             |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |c_0_reg_138                           |   3|   0|    3|          0|
    |c_reg_1040                            |   3|   0|    3|          0|
    |h_0_reg_162                           |   4|   0|    4|          0|
    |h_reg_1065                            |   4|   0|    4|          0|
    |i_0_reg_209                           |   2|   0|    2|          0|
    |i_reg_1101                            |   2|   0|    2|          0|
    |icmp_ln32_reg_1031                    |   1|   0|    1|          0|
    |icmp_ln33_reg_1045                    |   1|   0|    1|          0|
    |indvar_flatten117_reg_127             |  13|   0|   13|          0|
    |indvar_flatten24_reg_173              |   7|   0|    7|          0|
    |indvar_flatten63_reg_150              |  10|   0|   10|          0|
    |indvar_flatten_reg_197                |   4|   0|    4|          0|
    |input_load_reg_1198                   |  32|   0|   32|          0|
    |j_0_reg_220                           |   2|   0|    2|          0|
    |j_reg_1156                            |   2|   0|    2|          0|
    |max_value_2_reg_1205                  |  32|   0|   32|          0|
    |max_value_2_reg_1205_pp0_iter3_reg    |  32|   0|   32|          0|
    |max_value_4_fu_98                     |  32|   0|   32|          0|
    |max_value_reg_1191                    |  32|   0|   32|          0|
    |or_ln33_reg_1071                      |   1|   0|    1|          0|
    |or_ln34_1_reg_1085                    |   1|   0|    1|          0|
    |output_addr_reg_1181                  |  11|   0|   11|          0|
    |select_ln33_2_reg_1135                |   4|   0|    4|          0|
    |select_ln33_5_reg_1171                |  10|   0|   10|          0|
    |select_ln33_reg_1130                  |   4|   0|    4|          0|
    |select_ln34_2_reg_1176                |   4|   0|    4|          0|
    |select_ln34_4_reg_1166                |   7|   0|    7|          0|
    |select_ln34_reg_1090                  |   2|   0|    2|          0|
    |select_ln35_1_reg_1114                |   1|   0|    1|          0|
    |select_ln35_1_reg_1114_pp0_iter1_reg  |   1|   0|    1|          0|
    |select_ln35_4_reg_1146                |   2|   0|    2|          0|
    |select_ln35_5_reg_1161                |   4|   0|    4|          0|
    |select_ln35_reg_1107                  |   2|   0|    2|          0|
    |select_ln35_reg_1107_pp0_iter1_reg    |   2|   0|    2|          0|
    |select_ln41_1_reg_1123                |   3|   0|    3|          0|
    |select_ln41_reg_1053                  |   4|   0|    4|          0|
    |select_ln5_reg_1212                   |  32|   0|   32|          0|
    |shl_ln_reg_1021                       |   4|   0|    5|          1|
    |w_0_reg_185                           |   4|   0|    4|          0|
    |w_reg_1141                            |   4|   0|    4|          0|
    |and_ln44_reg_1119                     |  64|  32|    1|          0|
    |icmp_ln32_reg_1031                    |  64|  32|    1|          0|
    |output_addr_reg_1181                  |  64|  32|   11|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 562|  96|  384|          1|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pooling2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pooling2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pooling2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pooling2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pooling2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pooling2 | return value |
|input_r_address0   | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |   11|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

