
CAMP1.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b5d4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000608  0800b768  0800b768  0001b768  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800bd70  0800bd70  0001bd70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800bd78  0800bd78  0001bd78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800bd7c  0800bd7c  0001bd7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000074c  20000000  0800bd80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  0002074c  2**0
                  CONTENTS
  8 .bss          000006a8  2000074c  2000074c  0002074c  2**2
                  ALLOC
  9 ._user_heap_stack 00000400  20000df4  20000df4  0002074c  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002074c  2**0
                  CONTENTS, READONLY
 11 .debug_info   00010647  00000000  00000000  0002077c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002b9a  00000000  00000000  00030dc3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001308  00000000  00000000  00033960  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001160  00000000  00000000  00034c68  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000075c3  00000000  00000000  00035dc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000054e9  00000000  00000000  0003d38b  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00042874  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005ad8  00000000  00000000  000428f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000074c 	.word	0x2000074c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b74c 	.word	0x0800b74c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000750 	.word	0x20000750
 80001cc:	0800b74c 	.word	0x0800b74c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_uldivmod>:
 8000c40:	b953      	cbnz	r3, 8000c58 <__aeabi_uldivmod+0x18>
 8000c42:	b94a      	cbnz	r2, 8000c58 <__aeabi_uldivmod+0x18>
 8000c44:	2900      	cmp	r1, #0
 8000c46:	bf08      	it	eq
 8000c48:	2800      	cmpeq	r0, #0
 8000c4a:	bf1c      	itt	ne
 8000c4c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c50:	f04f 30ff 	movne.w	r0, #4294967295
 8000c54:	f000 b97a 	b.w	8000f4c <__aeabi_idiv0>
 8000c58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c60:	f000 f806 	bl	8000c70 <__udivmoddi4>
 8000c64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c6c:	b004      	add	sp, #16
 8000c6e:	4770      	bx	lr

08000c70 <__udivmoddi4>:
 8000c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c74:	468c      	mov	ip, r1
 8000c76:	460d      	mov	r5, r1
 8000c78:	4604      	mov	r4, r0
 8000c7a:	9e08      	ldr	r6, [sp, #32]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d151      	bne.n	8000d24 <__udivmoddi4+0xb4>
 8000c80:	428a      	cmp	r2, r1
 8000c82:	4617      	mov	r7, r2
 8000c84:	d96d      	bls.n	8000d62 <__udivmoddi4+0xf2>
 8000c86:	fab2 fe82 	clz	lr, r2
 8000c8a:	f1be 0f00 	cmp.w	lr, #0
 8000c8e:	d00b      	beq.n	8000ca8 <__udivmoddi4+0x38>
 8000c90:	f1ce 0c20 	rsb	ip, lr, #32
 8000c94:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c98:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c9c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ca0:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ca4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ca8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000cac:	0c25      	lsrs	r5, r4, #16
 8000cae:	fbbc f8fa 	udiv	r8, ip, sl
 8000cb2:	fa1f f987 	uxth.w	r9, r7
 8000cb6:	fb0a cc18 	mls	ip, sl, r8, ip
 8000cba:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000cbe:	fb08 f309 	mul.w	r3, r8, r9
 8000cc2:	42ab      	cmp	r3, r5
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x6c>
 8000cc6:	19ed      	adds	r5, r5, r7
 8000cc8:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ccc:	f080 8123 	bcs.w	8000f16 <__udivmoddi4+0x2a6>
 8000cd0:	42ab      	cmp	r3, r5
 8000cd2:	f240 8120 	bls.w	8000f16 <__udivmoddi4+0x2a6>
 8000cd6:	f1a8 0802 	sub.w	r8, r8, #2
 8000cda:	443d      	add	r5, r7
 8000cdc:	1aed      	subs	r5, r5, r3
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000ce4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000ce8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cec:	fb00 f909 	mul.w	r9, r0, r9
 8000cf0:	45a1      	cmp	r9, r4
 8000cf2:	d909      	bls.n	8000d08 <__udivmoddi4+0x98>
 8000cf4:	19e4      	adds	r4, r4, r7
 8000cf6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfa:	f080 810a 	bcs.w	8000f12 <__udivmoddi4+0x2a2>
 8000cfe:	45a1      	cmp	r9, r4
 8000d00:	f240 8107 	bls.w	8000f12 <__udivmoddi4+0x2a2>
 8000d04:	3802      	subs	r0, #2
 8000d06:	443c      	add	r4, r7
 8000d08:	eba4 0409 	sub.w	r4, r4, r9
 8000d0c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d10:	2100      	movs	r1, #0
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	d061      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d16:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	6034      	str	r4, [r6, #0]
 8000d1e:	6073      	str	r3, [r6, #4]
 8000d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d24:	428b      	cmp	r3, r1
 8000d26:	d907      	bls.n	8000d38 <__udivmoddi4+0xc8>
 8000d28:	2e00      	cmp	r6, #0
 8000d2a:	d054      	beq.n	8000dd6 <__udivmoddi4+0x166>
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d32:	4608      	mov	r0, r1
 8000d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d38:	fab3 f183 	clz	r1, r3
 8000d3c:	2900      	cmp	r1, #0
 8000d3e:	f040 808e 	bne.w	8000e5e <__udivmoddi4+0x1ee>
 8000d42:	42ab      	cmp	r3, r5
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xdc>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80fa 	bhi.w	8000f40 <__udivmoddi4+0x2d0>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb65 0503 	sbc.w	r5, r5, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	46ac      	mov	ip, r5
 8000d56:	2e00      	cmp	r6, #0
 8000d58:	d03f      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d5a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	b912      	cbnz	r2, 8000d6a <__udivmoddi4+0xfa>
 8000d64:	2701      	movs	r7, #1
 8000d66:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d6a:	fab7 fe87 	clz	lr, r7
 8000d6e:	f1be 0f00 	cmp.w	lr, #0
 8000d72:	d134      	bne.n	8000dde <__udivmoddi4+0x16e>
 8000d74:	1beb      	subs	r3, r5, r7
 8000d76:	0c3a      	lsrs	r2, r7, #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d82:	0c25      	lsrs	r5, r4, #16
 8000d84:	fb02 3318 	mls	r3, r2, r8, r3
 8000d88:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d8c:	fb0c f308 	mul.w	r3, ip, r8
 8000d90:	42ab      	cmp	r3, r5
 8000d92:	d907      	bls.n	8000da4 <__udivmoddi4+0x134>
 8000d94:	19ed      	adds	r5, r5, r7
 8000d96:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x132>
 8000d9c:	42ab      	cmp	r3, r5
 8000d9e:	f200 80d1 	bhi.w	8000f44 <__udivmoddi4+0x2d4>
 8000da2:	4680      	mov	r8, r0
 8000da4:	1aed      	subs	r5, r5, r3
 8000da6:	b2a3      	uxth	r3, r4
 8000da8:	fbb5 f0f2 	udiv	r0, r5, r2
 8000dac:	fb02 5510 	mls	r5, r2, r0, r5
 8000db0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000db4:	fb0c fc00 	mul.w	ip, ip, r0
 8000db8:	45a4      	cmp	ip, r4
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x15c>
 8000dbc:	19e4      	adds	r4, r4, r7
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x15a>
 8000dc4:	45a4      	cmp	ip, r4
 8000dc6:	f200 80b8 	bhi.w	8000f3a <__udivmoddi4+0x2ca>
 8000dca:	4618      	mov	r0, r3
 8000dcc:	eba4 040c 	sub.w	r4, r4, ip
 8000dd0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dd4:	e79d      	b.n	8000d12 <__udivmoddi4+0xa2>
 8000dd6:	4631      	mov	r1, r6
 8000dd8:	4630      	mov	r0, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	f1ce 0420 	rsb	r4, lr, #32
 8000de2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000de6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dea:	fa20 f804 	lsr.w	r8, r0, r4
 8000dee:	0c3a      	lsrs	r2, r7, #16
 8000df0:	fa25 f404 	lsr.w	r4, r5, r4
 8000df4:	ea48 0803 	orr.w	r8, r8, r3
 8000df8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000dfc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e00:	fb02 4411 	mls	r4, r2, r1, r4
 8000e04:	fa1f fc87 	uxth.w	ip, r7
 8000e08:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e0c:	fb01 f30c 	mul.w	r3, r1, ip
 8000e10:	42ab      	cmp	r3, r5
 8000e12:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e16:	d909      	bls.n	8000e2c <__udivmoddi4+0x1bc>
 8000e18:	19ed      	adds	r5, r5, r7
 8000e1a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e1e:	f080 808a 	bcs.w	8000f36 <__udivmoddi4+0x2c6>
 8000e22:	42ab      	cmp	r3, r5
 8000e24:	f240 8087 	bls.w	8000f36 <__udivmoddi4+0x2c6>
 8000e28:	3902      	subs	r1, #2
 8000e2a:	443d      	add	r5, r7
 8000e2c:	1aeb      	subs	r3, r5, r3
 8000e2e:	fa1f f588 	uxth.w	r5, r8
 8000e32:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e36:	fb02 3310 	mls	r3, r2, r0, r3
 8000e3a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e3e:	fb00 f30c 	mul.w	r3, r0, ip
 8000e42:	42ab      	cmp	r3, r5
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x1e6>
 8000e46:	19ed      	adds	r5, r5, r7
 8000e48:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e4c:	d26f      	bcs.n	8000f2e <__udivmoddi4+0x2be>
 8000e4e:	42ab      	cmp	r3, r5
 8000e50:	d96d      	bls.n	8000f2e <__udivmoddi4+0x2be>
 8000e52:	3802      	subs	r0, #2
 8000e54:	443d      	add	r5, r7
 8000e56:	1aeb      	subs	r3, r5, r3
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	e78f      	b.n	8000d7e <__udivmoddi4+0x10e>
 8000e5e:	f1c1 0720 	rsb	r7, r1, #32
 8000e62:	fa22 f807 	lsr.w	r8, r2, r7
 8000e66:	408b      	lsls	r3, r1
 8000e68:	fa05 f401 	lsl.w	r4, r5, r1
 8000e6c:	ea48 0303 	orr.w	r3, r8, r3
 8000e70:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e74:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e7e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e82:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e86:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e8a:	fa1f f883 	uxth.w	r8, r3
 8000e8e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e92:	fb09 f408 	mul.w	r4, r9, r8
 8000e96:	42ac      	cmp	r4, r5
 8000e98:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ea0:	d908      	bls.n	8000eb4 <__udivmoddi4+0x244>
 8000ea2:	18ed      	adds	r5, r5, r3
 8000ea4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ea8:	d243      	bcs.n	8000f32 <__udivmoddi4+0x2c2>
 8000eaa:	42ac      	cmp	r4, r5
 8000eac:	d941      	bls.n	8000f32 <__udivmoddi4+0x2c2>
 8000eae:	f1a9 0902 	sub.w	r9, r9, #2
 8000eb2:	441d      	add	r5, r3
 8000eb4:	1b2d      	subs	r5, r5, r4
 8000eb6:	fa1f fe8e 	uxth.w	lr, lr
 8000eba:	fbb5 f0fc 	udiv	r0, r5, ip
 8000ebe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000ec2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000ec6:	fb00 f808 	mul.w	r8, r0, r8
 8000eca:	45a0      	cmp	r8, r4
 8000ecc:	d907      	bls.n	8000ede <__udivmoddi4+0x26e>
 8000ece:	18e4      	adds	r4, r4, r3
 8000ed0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ed4:	d229      	bcs.n	8000f2a <__udivmoddi4+0x2ba>
 8000ed6:	45a0      	cmp	r8, r4
 8000ed8:	d927      	bls.n	8000f2a <__udivmoddi4+0x2ba>
 8000eda:	3802      	subs	r0, #2
 8000edc:	441c      	add	r4, r3
 8000ede:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ee2:	eba4 0408 	sub.w	r4, r4, r8
 8000ee6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eea:	454c      	cmp	r4, r9
 8000eec:	46c6      	mov	lr, r8
 8000eee:	464d      	mov	r5, r9
 8000ef0:	d315      	bcc.n	8000f1e <__udivmoddi4+0x2ae>
 8000ef2:	d012      	beq.n	8000f1a <__udivmoddi4+0x2aa>
 8000ef4:	b156      	cbz	r6, 8000f0c <__udivmoddi4+0x29c>
 8000ef6:	ebba 030e 	subs.w	r3, sl, lr
 8000efa:	eb64 0405 	sbc.w	r4, r4, r5
 8000efe:	fa04 f707 	lsl.w	r7, r4, r7
 8000f02:	40cb      	lsrs	r3, r1
 8000f04:	431f      	orrs	r7, r3
 8000f06:	40cc      	lsrs	r4, r1
 8000f08:	6037      	str	r7, [r6, #0]
 8000f0a:	6074      	str	r4, [r6, #4]
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	4618      	mov	r0, r3
 8000f14:	e6f8      	b.n	8000d08 <__udivmoddi4+0x98>
 8000f16:	4690      	mov	r8, r2
 8000f18:	e6e0      	b.n	8000cdc <__udivmoddi4+0x6c>
 8000f1a:	45c2      	cmp	sl, r8
 8000f1c:	d2ea      	bcs.n	8000ef4 <__udivmoddi4+0x284>
 8000f1e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f22:	eb69 0503 	sbc.w	r5, r9, r3
 8000f26:	3801      	subs	r0, #1
 8000f28:	e7e4      	b.n	8000ef4 <__udivmoddi4+0x284>
 8000f2a:	4628      	mov	r0, r5
 8000f2c:	e7d7      	b.n	8000ede <__udivmoddi4+0x26e>
 8000f2e:	4640      	mov	r0, r8
 8000f30:	e791      	b.n	8000e56 <__udivmoddi4+0x1e6>
 8000f32:	4681      	mov	r9, r0
 8000f34:	e7be      	b.n	8000eb4 <__udivmoddi4+0x244>
 8000f36:	4601      	mov	r1, r0
 8000f38:	e778      	b.n	8000e2c <__udivmoddi4+0x1bc>
 8000f3a:	3802      	subs	r0, #2
 8000f3c:	443c      	add	r4, r7
 8000f3e:	e745      	b.n	8000dcc <__udivmoddi4+0x15c>
 8000f40:	4608      	mov	r0, r1
 8000f42:	e708      	b.n	8000d56 <__udivmoddi4+0xe6>
 8000f44:	f1a8 0802 	sub.w	r8, r8, #2
 8000f48:	443d      	add	r5, r7
 8000f4a:	e72b      	b.n	8000da4 <__udivmoddi4+0x134>

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000f58:	4a06      	ldr	r2, [pc, #24]	; (8000f74 <NVIC_PriorityGroupConfig+0x24>)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f64:	60d3      	str	r3, [r2, #12]
}
 8000f66:	bf00      	nop
 8000f68:	370c      	adds	r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	e000ed00 	.word	0xe000ed00

08000f78 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b085      	sub	sp, #20
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000f80:	2300      	movs	r3, #0
 8000f82:	73fb      	strb	r3, [r7, #15]
 8000f84:	2300      	movs	r3, #0
 8000f86:	73bb      	strb	r3, [r7, #14]
 8000f88:	230f      	movs	r3, #15
 8000f8a:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	78db      	ldrb	r3, [r3, #3]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d039      	beq.n	8001008 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000f94:	4b27      	ldr	r3, [pc, #156]	; (8001034 <NVIC_Init+0xbc>)
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	43db      	mvns	r3, r3
 8000f9a:	0a1b      	lsrs	r3, r3, #8
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	f003 0307 	and.w	r3, r3, #7
 8000fa2:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000fa4:	7bfb      	ldrb	r3, [r7, #15]
 8000fa6:	f1c3 0304 	rsb	r3, r3, #4
 8000faa:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000fac:	7b7a      	ldrb	r2, [r7, #13]
 8000fae:	7bfb      	ldrb	r3, [r7, #15]
 8000fb0:	fa42 f303 	asr.w	r3, r2, r3
 8000fb4:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	785b      	ldrb	r3, [r3, #1]
 8000fba:	461a      	mov	r2, r3
 8000fbc:	7bbb      	ldrb	r3, [r7, #14]
 8000fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc2:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	789a      	ldrb	r2, [r3, #2]
 8000fc8:	7b7b      	ldrb	r3, [r7, #13]
 8000fca:	4013      	ands	r3, r2
 8000fcc:	b2da      	uxtb	r2, r3
 8000fce:	7bfb      	ldrb	r3, [r7, #15]
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000fd4:	7bfb      	ldrb	r3, [r7, #15]
 8000fd6:	011b      	lsls	r3, r3, #4
 8000fd8:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000fda:	4a17      	ldr	r2, [pc, #92]	; (8001038 <NVIC_Init+0xc0>)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	7bfa      	ldrb	r2, [r7, #15]
 8000fe4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000fe8:	4a13      	ldr	r2, [pc, #76]	; (8001038 <NVIC_Init+0xc0>)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	095b      	lsrs	r3, r3, #5
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	f003 031f 	and.w	r3, r3, #31
 8000ffc:	2101      	movs	r1, #1
 8000ffe:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001002:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8001006:	e00f      	b.n	8001028 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001008:	490b      	ldr	r1, [pc, #44]	; (8001038 <NVIC_Init+0xc0>)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	095b      	lsrs	r3, r3, #5
 8001010:	b2db      	uxtb	r3, r3
 8001012:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	f003 031f 	and.w	r3, r3, #31
 800101c:	2201      	movs	r2, #1
 800101e:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001020:	f100 0320 	add.w	r3, r0, #32
 8001024:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001028:	bf00      	nop
 800102a:	3714      	adds	r7, #20
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr
 8001034:	e000ed00 	.word	0xe000ed00
 8001038:	e000e100 	.word	0xe000e100

0800103c <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 800103c:	b480      	push	{r7}
 800103e:	b085      	sub	sp, #20
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8001046:	2300      	movs	r3, #0
 8001048:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 800104a:	2300      	movs	r3, #0
 800104c:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800105a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800105e:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	791b      	ldrb	r3, [r3, #4]
 8001064:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 800106a:	4313      	orrs	r3, r2
 800106c:	68fa      	ldr	r2, [r7, #12]
 800106e:	4313      	orrs	r3, r2
 8001070:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	68fa      	ldr	r2, [r7, #12]
 8001076:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 800107e:	68fa      	ldr	r2, [r7, #12]
 8001080:	4b18      	ldr	r3, [pc, #96]	; (80010e4 <ADC_Init+0xa8>)
 8001082:	4013      	ands	r3, r2
 8001084:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800108e:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8001094:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	795b      	ldrb	r3, [r3, #5]
 800109a:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800109c:	4313      	orrs	r3, r2
 800109e:	68fa      	ldr	r2, [r7, #12]
 80010a0:	4313      	orrs	r3, r2
 80010a2:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	68fa      	ldr	r2, [r7, #12]
 80010a8:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010ae:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80010b6:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	7d1b      	ldrb	r3, [r3, #20]
 80010bc:	3b01      	subs	r3, #1
 80010be:	b2da      	uxtb	r2, r3
 80010c0:	7afb      	ldrb	r3, [r7, #11]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 80010c6:	7afb      	ldrb	r3, [r7, #11]
 80010c8:	051b      	lsls	r3, r3, #20
 80010ca:	68fa      	ldr	r2, [r7, #12]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	68fa      	ldr	r2, [r7, #12]
 80010d4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80010d6:	bf00      	nop
 80010d8:	3714      	adds	r7, #20
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	c0fff7fd 	.word	0xc0fff7fd

080010e8 <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2200      	movs	r2, #0
 80010fa:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2200      	movs	r2, #0
 8001100:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2200      	movs	r2, #0
 8001106:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2200      	movs	r2, #0
 800110c:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2200      	movs	r2, #0
 8001112:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2201      	movs	r2, #1
 8001118:	751a      	strb	r2, [r3, #20]
}
 800111a:	bf00      	nop
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
	...

08001128 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8001128:	b480      	push	{r7}
 800112a:	b085      	sub	sp, #20
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8001130:	2300      	movs	r3, #0
 8001132:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8001134:	4b0e      	ldr	r3, [pc, #56]	; (8001170 <ADC_CommonInit+0x48>)
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 800113a:	68fa      	ldr	r2, [r7, #12]
 800113c:	4b0d      	ldr	r3, [pc, #52]	; (8001174 <ADC_CommonInit+0x4c>)
 800113e:	4013      	ands	r3, r2
 8001140:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800114a:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8001150:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8001156:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8001158:	68fa      	ldr	r2, [r7, #12]
 800115a:	4313      	orrs	r3, r2
 800115c:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 800115e:	4a04      	ldr	r2, [pc, #16]	; (8001170 <ADC_CommonInit+0x48>)
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	6053      	str	r3, [r2, #4]
}
 8001164:	bf00      	nop
 8001166:	3714      	adds	r7, #20
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr
 8001170:	40012300 	.word	0x40012300
 8001174:	fffc30e0 	.word	0xfffc30e0

08001178 <ADC_CommonStructInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2200      	movs	r2, #0
 8001184:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_Prescaler member */
  ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2200      	movs	r2, #0
 800118a:	605a      	str	r2, [r3, #4]

  /* Initialize the ADC_DMAAccessMode member */
  ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2200      	movs	r2, #0
 8001190:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_TwoSamplingDelay member */
  ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2200      	movs	r2, #0
 8001196:	60da      	str	r2, [r3, #12]
}
 8001198:	bf00      	nop
 800119a:	370c      	adds	r7, #12
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	460b      	mov	r3, r1
 80011ae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80011b0:	78fb      	ldrb	r3, [r7, #3]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d006      	beq.n	80011c4 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	f043 0201 	orr.w	r2, r3, #1
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 80011c2:	e005      	b.n	80011d0 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	689b      	ldr	r3, [r3, #8]
 80011c8:	f023 0201 	bic.w	r2, r3, #1
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	609a      	str	r2, [r3, #8]
}
 80011d0:	bf00      	nop
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr

080011dc <ADC_InjectedChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80011dc:	b480      	push	{r7}
 80011de:	b087      	sub	sp, #28
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	4608      	mov	r0, r1
 80011e6:	4611      	mov	r1, r2
 80011e8:	461a      	mov	r2, r3
 80011ea:	4603      	mov	r3, r0
 80011ec:	70fb      	strb	r3, [r7, #3]
 80011ee:	460b      	mov	r3, r1
 80011f0:	70bb      	strb	r3, [r7, #2]
 80011f2:	4613      	mov	r3, r2
 80011f4:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	617b      	str	r3, [r7, #20]
 80011fa:	2300      	movs	r3, #0
 80011fc:	613b      	str	r3, [r7, #16]
 80011fe:	2300      	movs	r3, #0
 8001200:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8001202:	78fb      	ldrb	r3, [r7, #3]
 8001204:	2b09      	cmp	r3, #9
 8001206:	d923      	bls.n	8001250 <ADC_InjectedChannelConfig+0x74>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
 800120e:	78fb      	ldrb	r3, [r7, #3]
 8001210:	f1a3 020a 	sub.w	r2, r3, #10
 8001214:	4613      	mov	r3, r2
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	4413      	add	r3, r2
 800121a:	2207      	movs	r2, #7
 800121c:	fa02 f303 	lsl.w	r3, r2, r3
 8001220:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	43db      	mvns	r3, r3
 8001226:	697a      	ldr	r2, [r7, #20]
 8001228:	4013      	ands	r3, r2
 800122a:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 800122c:	7879      	ldrb	r1, [r7, #1]
 800122e:	78fb      	ldrb	r3, [r7, #3]
 8001230:	f1a3 020a 	sub.w	r2, r3, #10
 8001234:	4613      	mov	r3, r2
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	4413      	add	r3, r2
 800123a:	fa01 f303 	lsl.w	r3, r1, r3
 800123e:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8001240:	697a      	ldr	r2, [r7, #20]
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	4313      	orrs	r3, r2
 8001246:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	697a      	ldr	r2, [r7, #20]
 800124c:	60da      	str	r2, [r3, #12]
 800124e:	e01e      	b.n	800128e <ADC_InjectedChannelConfig+0xb2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	691b      	ldr	r3, [r3, #16]
 8001254:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8001256:	78fa      	ldrb	r2, [r7, #3]
 8001258:	4613      	mov	r3, r2
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	4413      	add	r3, r2
 800125e:	2207      	movs	r2, #7
 8001260:	fa02 f303 	lsl.w	r3, r2, r3
 8001264:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8001266:	693b      	ldr	r3, [r7, #16]
 8001268:	43db      	mvns	r3, r3
 800126a:	697a      	ldr	r2, [r7, #20]
 800126c:	4013      	ands	r3, r2
 800126e:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8001270:	7879      	ldrb	r1, [r7, #1]
 8001272:	78fa      	ldrb	r2, [r7, #3]
 8001274:	4613      	mov	r3, r2
 8001276:	005b      	lsls	r3, r3, #1
 8001278:	4413      	add	r3, r2
 800127a:	fa01 f303 	lsl.w	r3, r1, r3
 800127e:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8001280:	697a      	ldr	r2, [r7, #20]
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	4313      	orrs	r3, r2
 8001286:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	697a      	ldr	r2, [r7, #20]
 800128c:	611a      	str	r2, [r3, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001292:	617b      	str	r3, [r7, #20]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_SET)>> 20;
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	0d1b      	lsrs	r3, r3, #20
 8001298:	f003 0303 	and.w	r3, r3, #3
 800129c:	60fb      	str	r3, [r7, #12]
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_SET << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	78ba      	ldrb	r2, [r7, #2]
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	3302      	adds	r3, #2
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	461a      	mov	r2, r3
 80012ae:	4613      	mov	r3, r2
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	4413      	add	r3, r2
 80012b4:	221f      	movs	r2, #31
 80012b6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ba:	613b      	str	r3, [r7, #16]
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	43db      	mvns	r3, r3
 80012c0:	697a      	ldr	r2, [r7, #20]
 80012c2:	4013      	ands	r3, r2
 80012c4:	617b      	str	r3, [r7, #20]
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 80012c6:	78fa      	ldrb	r2, [r7, #3]
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	78b9      	ldrb	r1, [r7, #2]
 80012ce:	1acb      	subs	r3, r1, r3
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	3302      	adds	r3, #2
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	4619      	mov	r1, r3
 80012d8:	460b      	mov	r3, r1
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	440b      	add	r3, r1
 80012de:	fa02 f303 	lsl.w	r3, r2, r3
 80012e2:	613b      	str	r3, [r7, #16]
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 80012e4:	697a      	ldr	r2, [r7, #20]
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	4313      	orrs	r3, r2
 80012ea:	617b      	str	r3, [r7, #20]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	697a      	ldr	r2, [r7, #20]
 80012f0:	639a      	str	r2, [r3, #56]	; 0x38
}
 80012f2:	bf00      	nop
 80012f4:	371c      	adds	r7, #28
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr

080012fe <ADC_InjectedSequencerLengthConfig>:
  * @param  Length: The sequencer length. 
  *          This parameter must be a number between 1 to 4.
  * @retval None
  */
void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
{
 80012fe:	b480      	push	{r7}
 8001300:	b085      	sub	sp, #20
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
 8001306:	460b      	mov	r3, r1
 8001308:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 800130a:	2300      	movs	r3, #0
 800130c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 800130e:	2300      	movs	r3, #0
 8001310:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001316:	60fb      	str	r3, [r7, #12]
  
  /* Clear the old injected sequence length JL bits */
  tmpreg1 &= JSQR_JL_RESET;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800131e:	60fb      	str	r3, [r7, #12]
  
  /* Set the injected sequence length JL bits */
  tmpreg2 = Length - 1; 
 8001320:	78fb      	ldrb	r3, [r7, #3]
 8001322:	3b01      	subs	r3, #1
 8001324:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 20;
 8001326:	68bb      	ldr	r3, [r7, #8]
 8001328:	051b      	lsls	r3, r3, #20
 800132a:	68fa      	ldr	r2, [r7, #12]
 800132c:	4313      	orrs	r3, r2
 800132e:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	68fa      	ldr	r2, [r7, #12]
 8001334:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001336:	bf00      	nop
 8001338:	3714      	adds	r7, #20
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr

08001342 <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *          This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
 8001342:	b480      	push	{r7}
 8001344:	b085      	sub	sp, #20
 8001346:	af00      	add	r7, sp, #0
 8001348:	6078      	str	r0, [r7, #4]
 800134a:	460b      	mov	r3, r1
 800134c:	70fb      	strb	r3, [r7, #3]
 800134e:	4613      	mov	r3, r2
 8001350:	803b      	strh	r3, [r7, #0]
    __IO uint32_t tmp = 0;
 8001352:	2300      	movs	r3, #0
 8001354:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));
  
  tmp = (uint32_t)ADCx;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel;
 800135a:	78fa      	ldrb	r2, [r7, #3]
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	4413      	add	r3, r2
 8001360:	60fb      	str	r3, [r7, #12]
  
  /* Set the selected injected channel data offset */
 *(__IO uint32_t *) tmp = (uint32_t)Offset;
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	461a      	mov	r2, r3
 8001366:	883b      	ldrh	r3, [r7, #0]
 8001368:	6013      	str	r3, [r2, #0]
}
 800136a:	bf00      	nop
 800136c:	3714      	adds	r7, #20
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr

08001376 <ADC_SoftwareStartInjectedConv>:
  * @brief  Enables the selected ADC software start conversion of the injected channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx)
{
 8001376:	b480      	push	{r7}
 8001378:	b083      	sub	sp, #12
 800137a:	af00      	add	r7, sp, #0
 800137c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC conversion for injected group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_JSWSTART;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	609a      	str	r2, [r3, #8]
}
 800138a:	bf00      	nop
 800138c:	370c      	adds	r7, #12
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr

08001396 <ADC_GetInjectedConversionValue>:
  *            @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *            @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 8001396:	b480      	push	{r7}
 8001398:	b085      	sub	sp, #20
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
 800139e:	460b      	mov	r3, r1
 80013a0:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
 80013a2:	2300      	movs	r3, #0
 80013a4:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel + JDR_OFFSET;
 80013aa:	78fa      	ldrb	r2, [r7, #3]
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	4413      	add	r3, r2
 80013b0:	3328      	adds	r3, #40	; 0x28
 80013b2:	60fb      	str	r3, [r7, #12]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp); 
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	b29b      	uxth	r3, r3
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3714      	adds	r7, #20
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr

080013c6 <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 80013c6:	b480      	push	{r7}
 80013c8:	b085      	sub	sp, #20
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	6078      	str	r0, [r7, #4]
 80013ce:	460b      	mov	r3, r1
 80013d0:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 80013d2:	2300      	movs	r3, #0
 80013d4:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	78fb      	ldrb	r3, [r7, #3]
 80013dc:	4013      	ands	r3, r2
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d002      	beq.n	80013e8 <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 80013e2:	2301      	movs	r3, #1
 80013e4:	73fb      	strb	r3, [r7, #15]
 80013e6:	e001      	b.n	80013ec <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 80013e8:	2300      	movs	r3, #0
 80013ea:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 80013ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3714      	adds	r7, #20
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr

080013fa <ADC_ClearFlag>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                          
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 80013fa:	b480      	push	{r7}
 80013fc:	b083      	sub	sp, #12
 80013fe:	af00      	add	r7, sp, #0
 8001400:	6078      	str	r0, [r7, #4]
 8001402:	460b      	mov	r3, r1
 8001404:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 8001406:	78fb      	ldrb	r3, [r7, #3]
 8001408:	43da      	mvns	r2, r3
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	601a      	str	r2, [r3, #0]
}
 800140e:	bf00      	nop
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
	...

0800141c <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 800141c:	b480      	push	{r7}
 800141e:	b085      	sub	sp, #20
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8001424:	2300      	movs	r3, #0
 8001426:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8001428:	4b34      	ldr	r3, [pc, #208]	; (80014fc <EXTI_Init+0xe0>)
 800142a:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	799b      	ldrb	r3, [r3, #6]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d04f      	beq.n	80014d4 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8001434:	4931      	ldr	r1, [pc, #196]	; (80014fc <EXTI_Init+0xe0>)
 8001436:	4b31      	ldr	r3, [pc, #196]	; (80014fc <EXTI_Init+0xe0>)
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	43db      	mvns	r3, r3
 8001440:	4013      	ands	r3, r2
 8001442:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8001444:	492d      	ldr	r1, [pc, #180]	; (80014fc <EXTI_Init+0xe0>)
 8001446:	4b2d      	ldr	r3, [pc, #180]	; (80014fc <EXTI_Init+0xe0>)
 8001448:	685a      	ldr	r2, [r3, #4]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	43db      	mvns	r3, r3
 8001450:	4013      	ands	r3, r2
 8001452:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	791b      	ldrb	r3, [r3, #4]
 8001458:	461a      	mov	r2, r3
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	4413      	add	r3, r2
 800145e:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	68fa      	ldr	r2, [r7, #12]
 8001464:	6811      	ldr	r1, [r2, #0]
 8001466:	687a      	ldr	r2, [r7, #4]
 8001468:	6812      	ldr	r2, [r2, #0]
 800146a:	430a      	orrs	r2, r1
 800146c:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 800146e:	4923      	ldr	r1, [pc, #140]	; (80014fc <EXTI_Init+0xe0>)
 8001470:	4b22      	ldr	r3, [pc, #136]	; (80014fc <EXTI_Init+0xe0>)
 8001472:	689a      	ldr	r2, [r3, #8]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	43db      	mvns	r3, r3
 800147a:	4013      	ands	r3, r2
 800147c:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800147e:	491f      	ldr	r1, [pc, #124]	; (80014fc <EXTI_Init+0xe0>)
 8001480:	4b1e      	ldr	r3, [pc, #120]	; (80014fc <EXTI_Init+0xe0>)
 8001482:	68da      	ldr	r2, [r3, #12]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	43db      	mvns	r3, r3
 800148a:	4013      	ands	r3, r2
 800148c:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	795b      	ldrb	r3, [r3, #5]
 8001492:	2b10      	cmp	r3, #16
 8001494:	d10e      	bne.n	80014b4 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8001496:	4919      	ldr	r1, [pc, #100]	; (80014fc <EXTI_Init+0xe0>)
 8001498:	4b18      	ldr	r3, [pc, #96]	; (80014fc <EXTI_Init+0xe0>)
 800149a:	689a      	ldr	r2, [r3, #8]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4313      	orrs	r3, r2
 80014a2:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 80014a4:	4915      	ldr	r1, [pc, #84]	; (80014fc <EXTI_Init+0xe0>)
 80014a6:	4b15      	ldr	r3, [pc, #84]	; (80014fc <EXTI_Init+0xe0>)
 80014a8:	68da      	ldr	r2, [r3, #12]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4313      	orrs	r3, r2
 80014b0:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 80014b2:	e01d      	b.n	80014f0 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 80014b4:	4b11      	ldr	r3, [pc, #68]	; (80014fc <EXTI_Init+0xe0>)
 80014b6:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	795b      	ldrb	r3, [r3, #5]
 80014bc:	461a      	mov	r2, r3
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	4413      	add	r3, r2
 80014c2:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	68fa      	ldr	r2, [r7, #12]
 80014c8:	6811      	ldr	r1, [r2, #0]
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	6812      	ldr	r2, [r2, #0]
 80014ce:	430a      	orrs	r2, r1
 80014d0:	601a      	str	r2, [r3, #0]
}
 80014d2:	e00d      	b.n	80014f0 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	791b      	ldrb	r3, [r3, #4]
 80014d8:	461a      	mov	r2, r3
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	4413      	add	r3, r2
 80014de:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	68fa      	ldr	r2, [r7, #12]
 80014e4:	6811      	ldr	r1, [r2, #0]
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	6812      	ldr	r2, [r2, #0]
 80014ea:	43d2      	mvns	r2, r2
 80014ec:	400a      	ands	r2, r1
 80014ee:	601a      	str	r2, [r3, #0]
}
 80014f0:	bf00      	nop
 80014f2:	3714      	adds	r7, #20
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr
 80014fc:	40013c00 	.word	0x40013c00

08001500 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8001500:	b480      	push	{r7}
 8001502:	b085      	sub	sp, #20
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8001508:	2300      	movs	r3, #0
 800150a:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 800150c:	2300      	movs	r3, #0
 800150e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8001510:	4b0c      	ldr	r3, [pc, #48]	; (8001544 <EXTI_GetITStatus+0x44>)
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	4013      	ands	r3, r2
 8001518:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 800151a:	4b0a      	ldr	r3, [pc, #40]	; (8001544 <EXTI_GetITStatus+0x44>)
 800151c:	695a      	ldr	r2, [r3, #20]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4013      	ands	r3, r2
 8001522:	2b00      	cmp	r3, #0
 8001524:	d005      	beq.n	8001532 <EXTI_GetITStatus+0x32>
 8001526:	68bb      	ldr	r3, [r7, #8]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d002      	beq.n	8001532 <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 800152c:	2301      	movs	r3, #1
 800152e:	73fb      	strb	r3, [r7, #15]
 8001530:	e001      	b.n	8001536 <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 8001532:	2300      	movs	r3, #0
 8001534:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001536:	7bfb      	ldrb	r3, [r7, #15]
}
 8001538:	4618      	mov	r0, r3
 800153a:	3714      	adds	r7, #20
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr
 8001544:	40013c00 	.word	0x40013c00

08001548 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8001550:	4a04      	ldr	r2, [pc, #16]	; (8001564 <EXTI_ClearITPendingBit+0x1c>)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6153      	str	r3, [r2, #20]
}
 8001556:	bf00      	nop
 8001558:	370c      	adds	r7, #12
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	40013c00 	.word	0x40013c00

08001568 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001568:	b480      	push	{r7}
 800156a:	b087      	sub	sp, #28
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8001572:	2300      	movs	r3, #0
 8001574:	617b      	str	r3, [r7, #20]
 8001576:	2300      	movs	r3, #0
 8001578:	613b      	str	r3, [r7, #16]
 800157a:	2300      	movs	r3, #0
 800157c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800157e:	2300      	movs	r3, #0
 8001580:	617b      	str	r3, [r7, #20]
 8001582:	e076      	b.n	8001672 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8001584:	2201      	movs	r2, #1
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	fa02 f303 	lsl.w	r3, r2, r3
 800158c:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	4013      	ands	r3, r2
 8001596:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8001598:	68fa      	ldr	r2, [r7, #12]
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	429a      	cmp	r2, r3
 800159e:	d165      	bne.n	800166c <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	005b      	lsls	r3, r3, #1
 80015a8:	2103      	movs	r1, #3
 80015aa:	fa01 f303 	lsl.w	r3, r1, r3
 80015ae:	43db      	mvns	r3, r3
 80015b0:	401a      	ands	r2, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	791b      	ldrb	r3, [r3, #4]
 80015be:	4619      	mov	r1, r3
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	005b      	lsls	r3, r3, #1
 80015c4:	fa01 f303 	lsl.w	r3, r1, r3
 80015c8:	431a      	orrs	r2, r3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	791b      	ldrb	r3, [r3, #4]
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d003      	beq.n	80015de <GPIO_Init+0x76>
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	791b      	ldrb	r3, [r3, #4]
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d12e      	bne.n	800163c <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	689a      	ldr	r2, [r3, #8]
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	005b      	lsls	r3, r3, #1
 80015e6:	2103      	movs	r1, #3
 80015e8:	fa01 f303 	lsl.w	r3, r1, r3
 80015ec:	43db      	mvns	r3, r3
 80015ee:	401a      	ands	r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	689a      	ldr	r2, [r3, #8]
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	795b      	ldrb	r3, [r3, #5]
 80015fc:	4619      	mov	r1, r3
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	fa01 f303 	lsl.w	r3, r1, r3
 8001606:	431a      	orrs	r2, r3
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	685a      	ldr	r2, [r3, #4]
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	b29b      	uxth	r3, r3
 8001614:	4619      	mov	r1, r3
 8001616:	2301      	movs	r3, #1
 8001618:	408b      	lsls	r3, r1
 800161a:	43db      	mvns	r3, r3
 800161c:	401a      	ands	r2, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	683a      	ldr	r2, [r7, #0]
 8001628:	7992      	ldrb	r2, [r2, #6]
 800162a:	4611      	mov	r1, r2
 800162c:	697a      	ldr	r2, [r7, #20]
 800162e:	b292      	uxth	r2, r2
 8001630:	fa01 f202 	lsl.w	r2, r1, r2
 8001634:	b292      	uxth	r2, r2
 8001636:	431a      	orrs	r2, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	68da      	ldr	r2, [r3, #12]
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	b29b      	uxth	r3, r3
 8001644:	005b      	lsls	r3, r3, #1
 8001646:	2103      	movs	r1, #3
 8001648:	fa01 f303 	lsl.w	r3, r1, r3
 800164c:	43db      	mvns	r3, r3
 800164e:	401a      	ands	r2, r3
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	68da      	ldr	r2, [r3, #12]
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	79db      	ldrb	r3, [r3, #7]
 800165c:	4619      	mov	r1, r3
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	fa01 f303 	lsl.w	r3, r1, r3
 8001666:	431a      	orrs	r2, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	3301      	adds	r3, #1
 8001670:	617b      	str	r3, [r7, #20]
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	2b0f      	cmp	r3, #15
 8001676:	d985      	bls.n	8001584 <GPIO_Init+0x1c>
    }
  }
}
 8001678:	bf00      	nop
 800167a:	371c      	adds	r7, #28
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001692:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2200      	movs	r2, #0
 8001698:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2200      	movs	r2, #0
 80016a4:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	2200      	movs	r2, #0
 80016aa:	71da      	strb	r2, [r3, #7]
}
 80016ac:	bf00      	nop
 80016ae:	370c      	adds	r7, #12
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr

080016b8 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b085      	sub	sp, #20
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	460b      	mov	r3, r1
 80016c2:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80016c4:	2300      	movs	r3, #0
 80016c6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	691a      	ldr	r2, [r3, #16]
 80016cc:	887b      	ldrh	r3, [r7, #2]
 80016ce:	4013      	ands	r3, r2
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d002      	beq.n	80016da <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 80016d4:	2301      	movs	r3, #1
 80016d6:	73fb      	strb	r3, [r7, #15]
 80016d8:	e001      	b.n	80016de <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 80016da:	2300      	movs	r3, #0
 80016dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80016de:	7bfb      	ldrb	r3, [r7, #15]
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3714      	adds	r7, #20
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr

080016ec <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	460b      	mov	r3, r1
 80016f6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	887a      	ldrh	r2, [r7, #2]
 80016fc:	831a      	strh	r2, [r3, #24]
}
 80016fe:	bf00      	nop
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr

0800170a <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800170a:	b480      	push	{r7}
 800170c:	b083      	sub	sp, #12
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
 8001712:	460b      	mov	r3, r1
 8001714:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	887a      	ldrh	r2, [r7, #2]
 800171a:	835a      	strh	r2, [r3, #26]
}
 800171c:	bf00      	nop
 800171e:	370c      	adds	r7, #12
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr

08001728 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	460b      	mov	r3, r1
 8001732:	807b      	strh	r3, [r7, #2]
 8001734:	4613      	mov	r3, r2
 8001736:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8001738:	787b      	ldrb	r3, [r7, #1]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d003      	beq.n	8001746 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	887a      	ldrh	r2, [r7, #2]
 8001742:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
 8001744:	e002      	b.n	800174c <GPIO_WriteBit+0x24>
    GPIOx->BSRRH = GPIO_Pin ;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	887a      	ldrh	r2, [r7, #2]
 800174a:	835a      	strh	r2, [r3, #26]
}
 800174c:	bf00      	nop
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8001758:	b480      	push	{r7}
 800175a:	b085      	sub	sp, #20
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	460b      	mov	r3, r1
 8001762:	807b      	strh	r3, [r7, #2]
 8001764:	4613      	mov	r3, r2
 8001766:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8001768:	2300      	movs	r3, #0
 800176a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800176c:	2300      	movs	r3, #0
 800176e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001770:	787a      	ldrb	r2, [r7, #1]
 8001772:	887b      	ldrh	r3, [r7, #2]
 8001774:	f003 0307 	and.w	r3, r3, #7
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	fa02 f303 	lsl.w	r3, r2, r3
 800177e:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001780:	887b      	ldrh	r3, [r7, #2]
 8001782:	08db      	lsrs	r3, r3, #3
 8001784:	b29b      	uxth	r3, r3
 8001786:	4618      	mov	r0, r3
 8001788:	887b      	ldrh	r3, [r7, #2]
 800178a:	08db      	lsrs	r3, r3, #3
 800178c:	b29b      	uxth	r3, r3
 800178e:	461a      	mov	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	3208      	adds	r2, #8
 8001794:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001798:	887b      	ldrh	r3, [r7, #2]
 800179a:	f003 0307 	and.w	r3, r3, #7
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	210f      	movs	r1, #15
 80017a2:	fa01 f303 	lsl.w	r3, r1, r3
 80017a6:	43db      	mvns	r3, r3
 80017a8:	ea02 0103 	and.w	r1, r2, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	f100 0208 	add.w	r2, r0, #8
 80017b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80017b6:	887b      	ldrh	r3, [r7, #2]
 80017b8:	08db      	lsrs	r3, r3, #3
 80017ba:	b29b      	uxth	r3, r3
 80017bc:	461a      	mov	r2, r3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	3208      	adds	r2, #8
 80017c2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80017cc:	887b      	ldrh	r3, [r7, #2]
 80017ce:	08db      	lsrs	r3, r3, #3
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	461a      	mov	r2, r3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	3208      	adds	r2, #8
 80017d8:	68b9      	ldr	r1, [r7, #8]
 80017da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80017de:	bf00      	nop
 80017e0:	3714      	adds	r7, #20
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
	...

080017ec <PWR_BackupAccessCmd>:
  * @param  NewState: new state of the access to the backup domain.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_BackupAccessCmd(FunctionalState NewState)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 80017f6:	4a04      	ldr	r2, [pc, #16]	; (8001808 <PWR_BackupAccessCmd+0x1c>)
 80017f8:	79fb      	ldrb	r3, [r7, #7]
 80017fa:	6013      	str	r3, [r2, #0]
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr
 8001808:	420e0020 	.word	0x420e0020

0800180c <RCC_LSEConfig>:
  *            @arg RCC_LSE_ON: turn ON the LSE oscillator
  *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	4603      	mov	r3, r0
 8001814:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8001816:	4b0d      	ldr	r3, [pc, #52]	; (800184c <RCC_LSEConfig+0x40>)
 8001818:	2200      	movs	r2, #0
 800181a:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 800181c:	4b0b      	ldr	r3, [pc, #44]	; (800184c <RCC_LSEConfig+0x40>)
 800181e:	2200      	movs	r2, #0
 8001820:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8001822:	79fb      	ldrb	r3, [r7, #7]
 8001824:	2b01      	cmp	r3, #1
 8001826:	d002      	beq.n	800182e <RCC_LSEConfig+0x22>
 8001828:	2b04      	cmp	r3, #4
 800182a:	d004      	beq.n	8001836 <RCC_LSEConfig+0x2a>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
      break;
    default:
      break;
 800182c:	e007      	b.n	800183e <RCC_LSEConfig+0x32>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 800182e:	4b07      	ldr	r3, [pc, #28]	; (800184c <RCC_LSEConfig+0x40>)
 8001830:	2201      	movs	r2, #1
 8001832:	701a      	strb	r2, [r3, #0]
      break;
 8001834:	e003      	b.n	800183e <RCC_LSEConfig+0x32>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8001836:	4b05      	ldr	r3, [pc, #20]	; (800184c <RCC_LSEConfig+0x40>)
 8001838:	2205      	movs	r2, #5
 800183a:	701a      	strb	r2, [r3, #0]
      break;
 800183c:	bf00      	nop
  }
}
 800183e:	bf00      	nop
 8001840:	370c      	adds	r7, #12
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	40023870 	.word	0x40023870

08001850 <RCC_LSICmd>:
  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
  *         clock cycles. 
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
 8001856:	4603      	mov	r3, r0
 8001858:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 800185a:	4a04      	ldr	r2, [pc, #16]	; (800186c <RCC_LSICmd+0x1c>)
 800185c:	79fb      	ldrb	r3, [r7, #7]
 800185e:	6013      	str	r3, [r2, #0]
}
 8001860:	bf00      	nop
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr
 800186c:	42470e80 	.word	0x42470e80

08001870 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001870:	b480      	push	{r7}
 8001872:	b089      	sub	sp, #36	; 0x24
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8001878:	2300      	movs	r3, #0
 800187a:	61bb      	str	r3, [r7, #24]
 800187c:	2300      	movs	r3, #0
 800187e:	617b      	str	r3, [r7, #20]
 8001880:	2300      	movs	r3, #0
 8001882:	61fb      	str	r3, [r7, #28]
 8001884:	2302      	movs	r3, #2
 8001886:	613b      	str	r3, [r7, #16]
 8001888:	2300      	movs	r3, #0
 800188a:	60fb      	str	r3, [r7, #12]
 800188c:	2302      	movs	r3, #2
 800188e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001890:	4b47      	ldr	r3, [pc, #284]	; (80019b0 <RCC_GetClocksFreq+0x140>)
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	f003 030c 	and.w	r3, r3, #12
 8001898:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 800189a:	69bb      	ldr	r3, [r7, #24]
 800189c:	2b04      	cmp	r3, #4
 800189e:	d007      	beq.n	80018b0 <RCC_GetClocksFreq+0x40>
 80018a0:	2b08      	cmp	r3, #8
 80018a2:	d009      	beq.n	80018b8 <RCC_GetClocksFreq+0x48>
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d13d      	bne.n	8001924 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	4a42      	ldr	r2, [pc, #264]	; (80019b4 <RCC_GetClocksFreq+0x144>)
 80018ac:	601a      	str	r2, [r3, #0]
      break;
 80018ae:	e03d      	b.n	800192c <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	4a41      	ldr	r2, [pc, #260]	; (80019b8 <RCC_GetClocksFreq+0x148>)
 80018b4:	601a      	str	r2, [r3, #0]
      break;
 80018b6:	e039      	b.n	800192c <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80018b8:	4b3d      	ldr	r3, [pc, #244]	; (80019b0 <RCC_GetClocksFreq+0x140>)
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	0d9b      	lsrs	r3, r3, #22
 80018be:	f003 0301 	and.w	r3, r3, #1
 80018c2:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80018c4:	4b3a      	ldr	r3, [pc, #232]	; (80019b0 <RCC_GetClocksFreq+0x140>)
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80018cc:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d00c      	beq.n	80018ee <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80018d4:	4a38      	ldr	r2, [pc, #224]	; (80019b8 <RCC_GetClocksFreq+0x148>)
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80018dc:	4a34      	ldr	r2, [pc, #208]	; (80019b0 <RCC_GetClocksFreq+0x140>)
 80018de:	6852      	ldr	r2, [r2, #4]
 80018e0:	0992      	lsrs	r2, r2, #6
 80018e2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80018e6:	fb02 f303 	mul.w	r3, r2, r3
 80018ea:	61fb      	str	r3, [r7, #28]
 80018ec:	e00b      	b.n	8001906 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80018ee:	4a31      	ldr	r2, [pc, #196]	; (80019b4 <RCC_GetClocksFreq+0x144>)
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80018f6:	4a2e      	ldr	r2, [pc, #184]	; (80019b0 <RCC_GetClocksFreq+0x140>)
 80018f8:	6852      	ldr	r2, [r2, #4]
 80018fa:	0992      	lsrs	r2, r2, #6
 80018fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001900:	fb02 f303 	mul.w	r3, r2, r3
 8001904:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001906:	4b2a      	ldr	r3, [pc, #168]	; (80019b0 <RCC_GetClocksFreq+0x140>)
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	0c1b      	lsrs	r3, r3, #16
 800190c:	f003 0303 	and.w	r3, r3, #3
 8001910:	3301      	adds	r3, #1
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8001916:	69fa      	ldr	r2, [r7, #28]
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	fbb2 f2f3 	udiv	r2, r2, r3
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	601a      	str	r2, [r3, #0]
      break;
 8001922:	e003      	b.n	800192c <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	4a23      	ldr	r2, [pc, #140]	; (80019b4 <RCC_GetClocksFreq+0x144>)
 8001928:	601a      	str	r2, [r3, #0]
      break;
 800192a:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 800192c:	4b20      	ldr	r3, [pc, #128]	; (80019b0 <RCC_GetClocksFreq+0x140>)
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001934:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8001936:	69bb      	ldr	r3, [r7, #24]
 8001938:	091b      	lsrs	r3, r3, #4
 800193a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800193c:	4a1f      	ldr	r2, [pc, #124]	; (80019bc <RCC_GetClocksFreq+0x14c>)
 800193e:	69bb      	ldr	r3, [r7, #24]
 8001940:	4413      	add	r3, r2
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	b2db      	uxtb	r3, r3
 8001946:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	40da      	lsrs	r2, r3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8001954:	4b16      	ldr	r3, [pc, #88]	; (80019b0 <RCC_GetClocksFreq+0x140>)
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800195c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800195e:	69bb      	ldr	r3, [r7, #24]
 8001960:	0a9b      	lsrs	r3, r3, #10
 8001962:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001964:	4a15      	ldr	r2, [pc, #84]	; (80019bc <RCC_GetClocksFreq+0x14c>)
 8001966:	69bb      	ldr	r3, [r7, #24]
 8001968:	4413      	add	r3, r2
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	b2db      	uxtb	r3, r3
 800196e:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	685a      	ldr	r2, [r3, #4]
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	40da      	lsrs	r2, r3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 800197c:	4b0c      	ldr	r3, [pc, #48]	; (80019b0 <RCC_GetClocksFreq+0x140>)
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001984:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8001986:	69bb      	ldr	r3, [r7, #24]
 8001988:	0b5b      	lsrs	r3, r3, #13
 800198a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800198c:	4a0b      	ldr	r2, [pc, #44]	; (80019bc <RCC_GetClocksFreq+0x14c>)
 800198e:	69bb      	ldr	r3, [r7, #24]
 8001990:	4413      	add	r3, r2
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	b2db      	uxtb	r3, r3
 8001996:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	685a      	ldr	r2, [r3, #4]
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	40da      	lsrs	r2, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	60da      	str	r2, [r3, #12]
}
 80019a4:	bf00      	nop
 80019a6:	3724      	adds	r7, #36	; 0x24
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr
 80019b0:	40023800 	.word	0x40023800
 80019b4:	00f42400 	.word	0x00f42400
 80019b8:	007a1200 	.word	0x007a1200
 80019bc:	20000000 	.word	0x20000000

080019c0 <RCC_RTCCLKConfig>:
  *         RTC clock source).
  *  
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b085      	sub	sp, #20
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80019c8:	2300      	movs	r3, #0
 80019ca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80019d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80019d6:	d111      	bne.n	80019fc <RCC_RTCCLKConfig+0x3c>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 80019d8:	4b0f      	ldr	r3, [pc, #60]	; (8001a18 <RCC_RTCCLKConfig+0x58>)
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	60fb      	str	r3, [r7, #12]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80019e4:	60fb      	str	r3, [r7, #12]

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80019ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80019f0:	68fa      	ldr	r2, [r7, #12]
 80019f2:	4313      	orrs	r3, r2
 80019f4:	60fb      	str	r3, [r7, #12]

    /* Store the new value */
    RCC->CFGR = tmpreg;
 80019f6:	4a08      	ldr	r2, [pc, #32]	; (8001a18 <RCC_RTCCLKConfig+0x58>)
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	6093      	str	r3, [r2, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 80019fc:	4906      	ldr	r1, [pc, #24]	; (8001a18 <RCC_RTCCLKConfig+0x58>)
 80019fe:	4b06      	ldr	r3, [pc, #24]	; (8001a18 <RCC_RTCCLKConfig+0x58>)
 8001a00:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	670b      	str	r3, [r1, #112]	; 0x70
}
 8001a0c:	bf00      	nop
 8001a0e:	3714      	adds	r7, #20
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr
 8001a18:	40023800 	.word	0x40023800

08001a1c <RCC_RTCCLKCmd>:
  *         using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	4603      	mov	r3, r0
 8001a24:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8001a26:	4a04      	ldr	r2, [pc, #16]	; (8001a38 <RCC_RTCCLKCmd+0x1c>)
 8001a28:	79fb      	ldrb	r3, [r7, #7]
 8001a2a:	6013      	str	r3, [r2, #0]
}
 8001a2c:	bf00      	nop
 8001a2e:	370c      	adds	r7, #12
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr
 8001a38:	42470e3c 	.word	0x42470e3c

08001a3c <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
 8001a44:	460b      	mov	r3, r1
 8001a46:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001a48:	78fb      	ldrb	r3, [r7, #3]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d006      	beq.n	8001a5c <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8001a4e:	490a      	ldr	r1, [pc, #40]	; (8001a78 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001a50:	4b09      	ldr	r3, [pc, #36]	; (8001a78 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001a52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	4313      	orrs	r3, r2
 8001a58:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8001a5a:	e006      	b.n	8001a6a <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001a5c:	4906      	ldr	r1, [pc, #24]	; (8001a78 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001a5e:	4b06      	ldr	r3, [pc, #24]	; (8001a78 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001a60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	43db      	mvns	r3, r3
 8001a66:	4013      	ands	r3, r2
 8001a68:	630b      	str	r3, [r1, #48]	; 0x30
}
 8001a6a:	bf00      	nop
 8001a6c:	370c      	adds	r7, #12
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	40023800 	.word	0x40023800

08001a7c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	460b      	mov	r3, r1
 8001a86:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001a88:	78fb      	ldrb	r3, [r7, #3]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d006      	beq.n	8001a9c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001a8e:	490a      	ldr	r1, [pc, #40]	; (8001ab8 <RCC_APB1PeriphClockCmd+0x3c>)
 8001a90:	4b09      	ldr	r3, [pc, #36]	; (8001ab8 <RCC_APB1PeriphClockCmd+0x3c>)
 8001a92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	4313      	orrs	r3, r2
 8001a98:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8001a9a:	e006      	b.n	8001aaa <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001a9c:	4906      	ldr	r1, [pc, #24]	; (8001ab8 <RCC_APB1PeriphClockCmd+0x3c>)
 8001a9e:	4b06      	ldr	r3, [pc, #24]	; (8001ab8 <RCC_APB1PeriphClockCmd+0x3c>)
 8001aa0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	43db      	mvns	r3, r3
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	640b      	str	r3, [r1, #64]	; 0x40
}
 8001aaa:	bf00      	nop
 8001aac:	370c      	adds	r7, #12
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop
 8001ab8:	40023800 	.word	0x40023800

08001abc <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
 8001ac4:	460b      	mov	r3, r1
 8001ac6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001ac8:	78fb      	ldrb	r3, [r7, #3]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d006      	beq.n	8001adc <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001ace:	490a      	ldr	r1, [pc, #40]	; (8001af8 <RCC_APB2PeriphClockCmd+0x3c>)
 8001ad0:	4b09      	ldr	r3, [pc, #36]	; (8001af8 <RCC_APB2PeriphClockCmd+0x3c>)
 8001ad2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001ada:	e006      	b.n	8001aea <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001adc:	4906      	ldr	r1, [pc, #24]	; (8001af8 <RCC_APB2PeriphClockCmd+0x3c>)
 8001ade:	4b06      	ldr	r3, [pc, #24]	; (8001af8 <RCC_APB2PeriphClockCmd+0x3c>)
 8001ae0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	43db      	mvns	r3, r3
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	644b      	str	r3, [r1, #68]	; 0x44
}
 8001aea:	bf00      	nop
 8001aec:	370c      	adds	r7, #12
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr
 8001af6:	bf00      	nop
 8001af8:	40023800 	.word	0x40023800

08001afc <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b087      	sub	sp, #28
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	4603      	mov	r3, r0
 8001b04:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8001b06:	2300      	movs	r3, #0
 8001b08:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8001b12:	79fb      	ldrb	r3, [r7, #7]
 8001b14:	095b      	lsrs	r3, r3, #5
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d103      	bne.n	8001b28 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8001b20:	4b12      	ldr	r3, [pc, #72]	; (8001b6c <RCC_GetFlagStatus+0x70>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	617b      	str	r3, [r7, #20]
 8001b26:	e009      	b.n	8001b3c <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	d103      	bne.n	8001b36 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 8001b2e:	4b0f      	ldr	r3, [pc, #60]	; (8001b6c <RCC_GetFlagStatus+0x70>)
 8001b30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b32:	617b      	str	r3, [r7, #20]
 8001b34:	e002      	b.n	8001b3c <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8001b36:	4b0d      	ldr	r3, [pc, #52]	; (8001b6c <RCC_GetFlagStatus+0x70>)
 8001b38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b3a:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	f003 031f 	and.w	r3, r3, #31
 8001b42:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8001b44:	697a      	ldr	r2, [r7, #20]
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	fa22 f303 	lsr.w	r3, r2, r3
 8001b4c:	f003 0301 	and.w	r3, r3, #1
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d002      	beq.n	8001b5a <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 8001b54:	2301      	movs	r3, #1
 8001b56:	74fb      	strb	r3, [r7, #19]
 8001b58:	e001      	b.n	8001b5e <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 8001b5e:	7cfb      	ldrb	r3, [r7, #19]
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	371c      	adds	r7, #28
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr
 8001b6c:	40023800 	.word	0x40023800

08001b70 <RTC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized  
  */
ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  ErrorStatus status = ERROR;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RTC_HOUR_FORMAT(RTC_InitStruct->RTC_HourFormat));
  assert_param(IS_RTC_ASYNCH_PREDIV(RTC_InitStruct->RTC_AsynchPrediv));
  assert_param(IS_RTC_SYNCH_PREDIV(RTC_InitStruct->RTC_SynchPrediv));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001b7c:	4b19      	ldr	r3, [pc, #100]	; (8001be4 <RTC_Init+0x74>)
 8001b7e:	22ca      	movs	r2, #202	; 0xca
 8001b80:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001b82:	4b18      	ldr	r3, [pc, #96]	; (8001be4 <RTC_Init+0x74>)
 8001b84:	2253      	movs	r2, #83	; 0x53
 8001b86:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8001b88:	f000 f848 	bl	8001c1c <RTC_EnterInitMode>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d102      	bne.n	8001b98 <RTC_Init+0x28>
  {
    status = ERROR;
 8001b92:	2300      	movs	r3, #0
 8001b94:	73fb      	strb	r3, [r7, #15]
 8001b96:	e01c      	b.n	8001bd2 <RTC_Init+0x62>
  } 
  else
  {
    /* Clear RTC CR FMT Bit */
    RTC->CR &= ((uint32_t)~(RTC_CR_FMT));
 8001b98:	4a12      	ldr	r2, [pc, #72]	; (8001be4 <RTC_Init+0x74>)
 8001b9a:	4b12      	ldr	r3, [pc, #72]	; (8001be4 <RTC_Init+0x74>)
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001ba2:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    RTC->CR |=  ((uint32_t)(RTC_InitStruct->RTC_HourFormat));
 8001ba4:	490f      	ldr	r1, [pc, #60]	; (8001be4 <RTC_Init+0x74>)
 8001ba6:	4b0f      	ldr	r3, [pc, #60]	; (8001be4 <RTC_Init+0x74>)
 8001ba8:	689a      	ldr	r2, [r3, #8]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	608b      	str	r3, [r1, #8]
  
    /* Configure the RTC PRER */
    RTC->PRER = (uint32_t)(RTC_InitStruct->RTC_SynchPrediv);
 8001bb2:	4a0c      	ldr	r2, [pc, #48]	; (8001be4 <RTC_Init+0x74>)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	6113      	str	r3, [r2, #16]
    RTC->PRER |= (uint32_t)(RTC_InitStruct->RTC_AsynchPrediv << 16);
 8001bba:	490a      	ldr	r1, [pc, #40]	; (8001be4 <RTC_Init+0x74>)
 8001bbc:	4b09      	ldr	r3, [pc, #36]	; (8001be4 <RTC_Init+0x74>)
 8001bbe:	691a      	ldr	r2, [r3, #16]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	041b      	lsls	r3, r3, #16
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	610b      	str	r3, [r1, #16]

    /* Exit Initialization mode */
    RTC_ExitInitMode();
 8001bca:	f000 f861 	bl	8001c90 <RTC_ExitInitMode>

    status = SUCCESS;    
 8001bce:	2301      	movs	r3, #1
 8001bd0:	73fb      	strb	r3, [r7, #15]
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001bd2:	4b04      	ldr	r3, [pc, #16]	; (8001be4 <RTC_Init+0x74>)
 8001bd4:	22ff      	movs	r2, #255	; 0xff
 8001bd6:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8001bd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3710      	adds	r7, #16
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	40002800 	.word	0x40002800

08001be8 <RTC_WriteProtectionCmd>:
  * @param  NewState: new state of the write protection.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_WriteProtectionCmd(FunctionalState NewState)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8001bf2:	79fb      	ldrb	r3, [r7, #7]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d003      	beq.n	8001c00 <RTC_WriteProtectionCmd+0x18>
  {
    /* Enable the write protection for RTC registers */
    RTC->WPR = 0xFF;   
 8001bf8:	4b07      	ldr	r3, [pc, #28]	; (8001c18 <RTC_WriteProtectionCmd+0x30>)
 8001bfa:	22ff      	movs	r2, #255	; 0xff
 8001bfc:	625a      	str	r2, [r3, #36]	; 0x24
  {
    /* Disable the write protection for RTC registers */
    RTC->WPR = 0xCA;
    RTC->WPR = 0x53;    
  }
}
 8001bfe:	e005      	b.n	8001c0c <RTC_WriteProtectionCmd+0x24>
    RTC->WPR = 0xCA;
 8001c00:	4b05      	ldr	r3, [pc, #20]	; (8001c18 <RTC_WriteProtectionCmd+0x30>)
 8001c02:	22ca      	movs	r2, #202	; 0xca
 8001c04:	625a      	str	r2, [r3, #36]	; 0x24
    RTC->WPR = 0x53;    
 8001c06:	4b04      	ldr	r3, [pc, #16]	; (8001c18 <RTC_WriteProtectionCmd+0x30>)
 8001c08:	2253      	movs	r2, #83	; 0x53
 8001c0a:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001c0c:	bf00      	nop
 8001c0e:	370c      	adds	r7, #12
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr
 8001c18:	40002800 	.word	0x40002800

08001c1c <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode  
  */
ErrorStatus RTC_EnterInitMode(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b085      	sub	sp, #20
 8001c20:	af00      	add	r7, sp, #0
  __IO uint32_t initcounter = 0x00;
 8001c22:	2300      	movs	r3, #0
 8001c24:	607b      	str	r3, [r7, #4]
  ErrorStatus status = ERROR;
 8001c26:	2300      	movs	r3, #0
 8001c28:	73fb      	strb	r3, [r7, #15]
  uint32_t initstatus = 0x00;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	60bb      	str	r3, [r7, #8]
     
  /* Check if the Initialization mode is set */
  if ((RTC->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8001c2e:	4b17      	ldr	r3, [pc, #92]	; (8001c8c <RTC_EnterInitMode+0x70>)
 8001c30:	68db      	ldr	r3, [r3, #12]
 8001c32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d11e      	bne.n	8001c78 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    RTC->ISR = (uint32_t)RTC_INIT_MASK;
 8001c3a:	4b14      	ldr	r3, [pc, #80]	; (8001c8c <RTC_EnterInitMode+0x70>)
 8001c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c40:	60da      	str	r2, [r3, #12]
    
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    do
    {
      initstatus = RTC->ISR & RTC_ISR_INITF;
 8001c42:	4b12      	ldr	r3, [pc, #72]	; (8001c8c <RTC_EnterInitMode+0x70>)
 8001c44:	68db      	ldr	r3, [r3, #12]
 8001c46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c4a:	60bb      	str	r3, [r7, #8]
      initcounter++;  
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	3301      	adds	r3, #1
 8001c50:	607b      	str	r3, [r7, #4]
    } while((initcounter != INITMODE_TIMEOUT) && (initstatus == 0x00));
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c58:	d002      	beq.n	8001c60 <RTC_EnterInitMode+0x44>
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d0f0      	beq.n	8001c42 <RTC_EnterInitMode+0x26>
    
    if ((RTC->ISR & RTC_ISR_INITF) != RESET)
 8001c60:	4b0a      	ldr	r3, [pc, #40]	; (8001c8c <RTC_EnterInitMode+0x70>)
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d002      	beq.n	8001c72 <RTC_EnterInitMode+0x56>
    {
      status = SUCCESS;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	73fb      	strb	r3, [r7, #15]
 8001c70:	e004      	b.n	8001c7c <RTC_EnterInitMode+0x60>
    }
    else
    {
      status = ERROR;
 8001c72:	2300      	movs	r3, #0
 8001c74:	73fb      	strb	r3, [r7, #15]
 8001c76:	e001      	b.n	8001c7c <RTC_EnterInitMode+0x60>
    }        
  }
  else
  {
    status = SUCCESS;  
 8001c78:	2301      	movs	r3, #1
 8001c7a:	73fb      	strb	r3, [r7, #15]
  } 
    
  return (status);  
 8001c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3714      	adds	r7, #20
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	40002800 	.word	0x40002800

08001c90 <RTC_ExitInitMode>:
  *         RTC_WriteProtectionCmd(DISABLE) before calling this function.      
  * @param  None
  * @retval None
  */
void RTC_ExitInitMode(void)
{ 
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  /* Exit Initialization mode */
  RTC->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8001c94:	4a05      	ldr	r2, [pc, #20]	; (8001cac <RTC_ExitInitMode+0x1c>)
 8001c96:	4b05      	ldr	r3, [pc, #20]	; (8001cac <RTC_ExitInitMode+0x1c>)
 8001c98:	68db      	ldr	r3, [r3, #12]
 8001c9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001c9e:	60d3      	str	r3, [r2, #12]
}
 8001ca0:	bf00      	nop
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	40002800 	.word	0x40002800

08001cb0 <RTC_WaitForSynchro>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus RTC_WaitForSynchro(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b085      	sub	sp, #20
 8001cb4:	af00      	add	r7, sp, #0
  __IO uint32_t synchrocounter = 0;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	607b      	str	r3, [r7, #4]
  ErrorStatus status = ERROR;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	73fb      	strb	r3, [r7, #15]
  uint32_t synchrostatus = 0x00;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	60bb      	str	r3, [r7, #8]

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001cc2:	4b18      	ldr	r3, [pc, #96]	; (8001d24 <RTC_WaitForSynchro+0x74>)
 8001cc4:	22ca      	movs	r2, #202	; 0xca
 8001cc6:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001cc8:	4b16      	ldr	r3, [pc, #88]	; (8001d24 <RTC_WaitForSynchro+0x74>)
 8001cca:	2253      	movs	r2, #83	; 0x53
 8001ccc:	625a      	str	r2, [r3, #36]	; 0x24
    
  /* Clear RSF flag */
  RTC->ISR &= (uint32_t)RTC_RSF_MASK;
 8001cce:	4a15      	ldr	r2, [pc, #84]	; (8001d24 <RTC_WaitForSynchro+0x74>)
 8001cd0:	4b14      	ldr	r3, [pc, #80]	; (8001d24 <RTC_WaitForSynchro+0x74>)
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001cd8:	60d3      	str	r3, [r2, #12]
    
  /* Wait the registers to be synchronised */
  do
  {
    synchrostatus = RTC->ISR & RTC_ISR_RSF;
 8001cda:	4b12      	ldr	r3, [pc, #72]	; (8001d24 <RTC_WaitForSynchro+0x74>)
 8001cdc:	68db      	ldr	r3, [r3, #12]
 8001cde:	f003 0320 	and.w	r3, r3, #32
 8001ce2:	60bb      	str	r3, [r7, #8]
    synchrocounter++;  
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	607b      	str	r3, [r7, #4]
  } while((synchrocounter != SYNCHRO_TIMEOUT) && (synchrostatus == 0x00));
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001cf0:	d002      	beq.n	8001cf8 <RTC_WaitForSynchro+0x48>
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d0f0      	beq.n	8001cda <RTC_WaitForSynchro+0x2a>
    
  if ((RTC->ISR & RTC_ISR_RSF) != RESET)
 8001cf8:	4b0a      	ldr	r3, [pc, #40]	; (8001d24 <RTC_WaitForSynchro+0x74>)
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	f003 0320 	and.w	r3, r3, #32
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d002      	beq.n	8001d0a <RTC_WaitForSynchro+0x5a>
  {
    status = SUCCESS;
 8001d04:	2301      	movs	r3, #1
 8001d06:	73fb      	strb	r3, [r7, #15]
 8001d08:	e001      	b.n	8001d0e <RTC_WaitForSynchro+0x5e>
  }
  else
  {
    status = ERROR;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	73fb      	strb	r3, [r7, #15]
  }        

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001d0e:	4b05      	ldr	r3, [pc, #20]	; (8001d24 <RTC_WaitForSynchro+0x74>)
 8001d10:	22ff      	movs	r2, #255	; 0xff
 8001d12:	625a      	str	r2, [r3, #36]	; 0x24
    
  return (status); 
 8001d14:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3714      	adds	r7, #20
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	40002800 	.word	0x40002800

08001d28 <RTC_SetTime>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Time register is configured
  *          - ERROR: RTC Time register is not configured
  */
ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8001d28:	b590      	push	{r4, r7, lr}
 8001d2a:	b085      	sub	sp, #20
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001d32:	2300      	movs	r3, #0
 8001d34:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = ERROR;
 8001d36:	2300      	movs	r3, #0
 8001d38:	72fb      	strb	r3, [r7, #11]
    
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  if (RTC_Format == RTC_Format_BIN)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d109      	bne.n	8001d54 <RTC_SetTime+0x2c>
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001d40:	4b3d      	ldr	r3, [pc, #244]	; (8001e38 <RTC_SetTime+0x110>)
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d114      	bne.n	8001d76 <RTC_SetTime+0x4e>
      assert_param(IS_RTC_HOUR12(RTC_TimeStruct->RTC_Hours));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12));
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	70da      	strb	r2, [r3, #3]
 8001d52:	e010      	b.n	8001d76 <RTC_SetTime+0x4e>
    assert_param(IS_RTC_MINUTES(RTC_TimeStruct->RTC_Minutes));
    assert_param(IS_RTC_SECONDS(RTC_TimeStruct->RTC_Seconds));
  }
  else
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001d54:	4b38      	ldr	r3, [pc, #224]	; (8001e38 <RTC_SetTime+0x110>)
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d007      	beq.n	8001d70 <RTC_SetTime+0x48>
    {
      tmpreg = RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	4618      	mov	r0, r3
 8001d66:	f000 fafc 	bl	8002362 <RTC_Bcd2ToByte>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	60fb      	str	r3, [r7, #12]
 8001d6e:	e002      	b.n	8001d76 <RTC_SetTime+0x4e>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12)); 
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	2200      	movs	r2, #0
 8001d74:	70da      	strb	r2, [r3, #3]
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds)));
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d00f      	beq.n	8001d9c <RTC_SetTime+0x74>
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	041a      	lsls	r2, r3, #16
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	785b      	ldrb	r3, [r3, #1]
 8001d86:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001d88:	4313      	orrs	r3, r2
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
 8001d8a:	683a      	ldr	r2, [r7, #0]
 8001d8c:	7892      	ldrb	r2, [r2, #2]
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8001d8e:	431a      	orrs	r2, r3
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	78db      	ldrb	r3, [r3, #3]
 8001d94:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001d96:	4313      	orrs	r3, r2
 8001d98:	60fb      	str	r3, [r7, #12]
 8001d9a:	e01b      	b.n	8001dd4 <RTC_SetTime+0xac>
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	4618      	mov	r0, r3
 8001da2:	f000 fac1 	bl	8002328 <RTC_ByteToBcd2>
 8001da6:	4603      	mov	r3, r0
 8001da8:	041c      	lsls	r4, r3, #16
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	785b      	ldrb	r3, [r3, #1]
 8001dae:	4618      	mov	r0, r3
 8001db0:	f000 faba 	bl	8002328 <RTC_ByteToBcd2>
 8001db4:	4603      	mov	r3, r0
 8001db6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001db8:	431c      	orrs	r4, r3
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	789b      	ldrb	r3, [r3, #2]
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f000 fab2 	bl	8002328 <RTC_ByteToBcd2>
 8001dc4:	4603      	mov	r3, r0
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8001dc6:	ea44 0203 	orr.w	r2, r4, r3
                   (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	78db      	ldrb	r3, [r3, #3]
 8001dce:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	60fb      	str	r3, [r7, #12]
  }  

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001dd4:	4b18      	ldr	r3, [pc, #96]	; (8001e38 <RTC_SetTime+0x110>)
 8001dd6:	22ca      	movs	r2, #202	; 0xca
 8001dd8:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001dda:	4b17      	ldr	r3, [pc, #92]	; (8001e38 <RTC_SetTime+0x110>)
 8001ddc:	2253      	movs	r2, #83	; 0x53
 8001dde:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8001de0:	f7ff ff1c 	bl	8001c1c <RTC_EnterInitMode>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d102      	bne.n	8001df0 <RTC_SetTime+0xc8>
  {
    status = ERROR;
 8001dea:	2300      	movs	r3, #0
 8001dec:	72fb      	strb	r3, [r7, #11]
 8001dee:	e01b      	b.n	8001e28 <RTC_SetTime+0x100>
  } 
  else
  {
    /* Set the RTC_TR register */
    RTC->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001df0:	4a11      	ldr	r2, [pc, #68]	; (8001e38 <RTC_SetTime+0x110>)
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8001df8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001dfc:	6013      	str	r3, [r2, #0]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 8001dfe:	f7ff ff47 	bl	8001c90 <RTC_ExitInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 8001e02:	4b0d      	ldr	r3, [pc, #52]	; (8001e38 <RTC_SetTime+0x110>)
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	f003 0320 	and.w	r3, r3, #32
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d10a      	bne.n	8001e24 <RTC_SetTime+0xfc>
    {
    if(RTC_WaitForSynchro() == ERROR)
 8001e0e:	f7ff ff4f 	bl	8001cb0 <RTC_WaitForSynchro>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d102      	bne.n	8001e1e <RTC_SetTime+0xf6>
    {
      status = ERROR;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	72fb      	strb	r3, [r7, #11]
 8001e1c:	e004      	b.n	8001e28 <RTC_SetTime+0x100>
    }
    else
    {
      status = SUCCESS;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	72fb      	strb	r3, [r7, #11]
 8001e22:	e001      	b.n	8001e28 <RTC_SetTime+0x100>
    }
  }
    else
    {
      status = SUCCESS;
 8001e24:	2301      	movs	r3, #1
 8001e26:	72fb      	strb	r3, [r7, #11]
    }
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001e28:	4b03      	ldr	r3, [pc, #12]	; (8001e38 <RTC_SetTime+0x110>)
 8001e2a:	22ff      	movs	r2, #255	; 0xff
 8001e2c:	625a      	str	r2, [r3, #36]	; 0x24
    
  return status;
 8001e2e:	7afb      	ldrb	r3, [r7, #11]
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3714      	adds	r7, #20
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd90      	pop	{r4, r7, pc}
 8001e38:	40002800 	.word	0x40002800

08001e3c <RTC_GetTime>:
  * @param  RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure that will 
  *                        contain the returned current time configuration.     
  * @retval None
  */
void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b084      	sub	sp, #16
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001e46:	2300      	movs	r3, #0
 8001e48:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->TR & RTC_TR_RESERVED_MASK); 
 8001e4a:	4b24      	ldr	r3, [pc, #144]	; (8001edc <RTC_GetTime+0xa0>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8001e52:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001e56:	60fb      	str	r3, [r7, #12]
  
  /* Fill the structure fields with the read parameters */
  RTC_TimeStruct->RTC_Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	0c1b      	lsrs	r3, r3, #16
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001e62:	b2da      	uxtb	r2, r3
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	701a      	strb	r2, [r3, #0]
  RTC_TimeStruct->RTC_Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	0a1b      	lsrs	r3, r3, #8
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001e72:	b2da      	uxtb	r2, r3
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	705a      	strb	r2, [r3, #1]
  RTC_TimeStruct->RTC_Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001e80:	b2da      	uxtb	r2, r3
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	709a      	strb	r2, [r3, #2]
  RTC_TimeStruct->RTC_H12 = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);  
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	0c1b      	lsrs	r3, r3, #16
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e90:	b2da      	uxtb	r2, r3
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d11a      	bne.n	8001ed2 <RTC_GetTime+0x96>
  {
    /* Convert the structure parameters to Binary format */
    RTC_TimeStruct->RTC_Hours = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f000 fa5e 	bl	8002362 <RTC_Bcd2ToByte>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	701a      	strb	r2, [r3, #0]
    RTC_TimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes);
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	785b      	ldrb	r3, [r3, #1]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f000 fa55 	bl	8002362 <RTC_Bcd2ToByte>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	461a      	mov	r2, r3
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	705a      	strb	r2, [r3, #1]
    RTC_TimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds);   
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	789b      	ldrb	r3, [r3, #2]
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f000 fa4c 	bl	8002362 <RTC_Bcd2ToByte>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	461a      	mov	r2, r3
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	709a      	strb	r2, [r3, #2]
  }
}
 8001ed2:	bf00      	nop
 8001ed4:	3710      	adds	r7, #16
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	40002800 	.word	0x40002800

08001ee0 <RTC_SetDate>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Date register is configured
  *          - ERROR: RTC Date register is not configured
  */
ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 8001ee0:	b590      	push	{r4, r7, lr}
 8001ee2:	b085      	sub	sp, #20
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
 8001ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001eea:	2300      	movs	r3, #0
 8001eec:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = ERROR;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	72fb      	strb	r3, [r7, #11]
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  if ((RTC_Format == RTC_Format_BIN) && ((RTC_DateStruct->RTC_Month & 0x10) == 0x10))
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d10e      	bne.n	8001f16 <RTC_SetDate+0x36>
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	785b      	ldrb	r3, [r3, #1]
 8001efc:	f003 0310 	and.w	r3, r3, #16
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d008      	beq.n	8001f16 <RTC_SetDate+0x36>
  {
    RTC_DateStruct->RTC_Month = (RTC_DateStruct->RTC_Month & (uint32_t)~(0x10)) + 0x0A;
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	785b      	ldrb	r3, [r3, #1]
 8001f08:	f023 0310 	bic.w	r3, r3, #16
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	330a      	adds	r3, #10
 8001f10:	b2da      	uxtb	r2, r3
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	705a      	strb	r2, [r3, #1]
  }  
  if (RTC_Format == RTC_Format_BIN)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d00d      	beq.n	8001f38 <RTC_SetDate+0x58>
    assert_param(IS_RTC_DATE(RTC_DateStruct->RTC_Date));
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year)));
    tmpreg = RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	785b      	ldrb	r3, [r3, #1]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f000 fa1e 	bl	8002362 <RTC_Bcd2ToByte>
 8001f26:	4603      	mov	r3, r0
 8001f28:	60fb      	str	r3, [r7, #12]
    assert_param(IS_RTC_MONTH(tmpreg));
    tmpreg = RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	789b      	ldrb	r3, [r3, #2]
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f000 fa17 	bl	8002362 <RTC_Bcd2ToByte>
 8001f34:	4603      	mov	r3, r0
 8001f36:	60fb      	str	r3, [r7, #12]
    assert_param(IS_RTC_DATE(tmpreg));
  }
  assert_param(IS_RTC_WEEKDAY(RTC_DateStruct->RTC_WeekDay));

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d00f      	beq.n	8001f5e <RTC_SetDate+0x7e>
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	78db      	ldrb	r3, [r3, #3]
 8001f42:	041a      	lsls	r2, r3, #16
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	785b      	ldrb	r3, [r3, #1]
 8001f48:	021b      	lsls	r3, r3, #8
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8001f4a:	4313      	orrs	r3, r2
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
 8001f4c:	683a      	ldr	r2, [r7, #0]
 8001f4e:	7892      	ldrb	r2, [r2, #2]
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 8001f50:	431a      	orrs	r2, r3
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	035b      	lsls	r3, r3, #13
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	e01b      	b.n	8001f96 <RTC_SetDate+0xb6>
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	78db      	ldrb	r3, [r3, #3]
 8001f62:	4618      	mov	r0, r3
 8001f64:	f000 f9e0 	bl	8002328 <RTC_ByteToBcd2>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	785b      	ldrb	r3, [r3, #1]
 8001f70:	4618      	mov	r0, r3
 8001f72:	f000 f9d9 	bl	8002328 <RTC_ByteToBcd2>
 8001f76:	4603      	mov	r3, r0
 8001f78:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 8001f7a:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Date)) | \
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	789b      	ldrb	r3, [r3, #2]
 8001f80:	4618      	mov	r0, r3
 8001f82:	f000 f9d1 	bl	8002328 <RTC_ByteToBcd2>
 8001f86:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 8001f88:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)RTC_DateStruct->RTC_WeekDay << 13));
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	035b      	lsls	r3, r3, #13
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 8001f92:	4313      	orrs	r3, r2
 8001f94:	60fb      	str	r3, [r7, #12]
  }

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001f96:	4b19      	ldr	r3, [pc, #100]	; (8001ffc <RTC_SetDate+0x11c>)
 8001f98:	22ca      	movs	r2, #202	; 0xca
 8001f9a:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001f9c:	4b17      	ldr	r3, [pc, #92]	; (8001ffc <RTC_SetDate+0x11c>)
 8001f9e:	2253      	movs	r2, #83	; 0x53
 8001fa0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8001fa2:	f7ff fe3b 	bl	8001c1c <RTC_EnterInitMode>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d102      	bne.n	8001fb2 <RTC_SetDate+0xd2>
  {
    status = ERROR;
 8001fac:	2300      	movs	r3, #0
 8001fae:	72fb      	strb	r3, [r7, #11]
 8001fb0:	e01b      	b.n	8001fea <RTC_SetDate+0x10a>
  } 
  else
  {
    /* Set the RTC_DR register */
    RTC->DR = (uint32_t)(tmpreg & RTC_DR_RESERVED_MASK);
 8001fb2:	4a12      	ldr	r2, [pc, #72]	; (8001ffc <RTC_SetDate+0x11c>)
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001fba:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001fbe:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 8001fc0:	f7ff fe66 	bl	8001c90 <RTC_ExitInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 8001fc4:	4b0d      	ldr	r3, [pc, #52]	; (8001ffc <RTC_SetDate+0x11c>)
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	f003 0320 	and.w	r3, r3, #32
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d10a      	bne.n	8001fe6 <RTC_SetDate+0x106>
    {
    if(RTC_WaitForSynchro() == ERROR)
 8001fd0:	f7ff fe6e 	bl	8001cb0 <RTC_WaitForSynchro>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d102      	bne.n	8001fe0 <RTC_SetDate+0x100>
    {
      status = ERROR;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	72fb      	strb	r3, [r7, #11]
 8001fde:	e004      	b.n	8001fea <RTC_SetDate+0x10a>
    }
    else
    {
      status = SUCCESS;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	72fb      	strb	r3, [r7, #11]
 8001fe4:	e001      	b.n	8001fea <RTC_SetDate+0x10a>
    }
  }
    else
    {
      status = SUCCESS;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	72fb      	strb	r3, [r7, #11]
    }
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;   
 8001fea:	4b04      	ldr	r3, [pc, #16]	; (8001ffc <RTC_SetDate+0x11c>)
 8001fec:	22ff      	movs	r2, #255	; 0xff
 8001fee:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8001ff0:	7afb      	ldrb	r3, [r7, #11]
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3714      	adds	r7, #20
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd90      	pop	{r4, r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	40002800 	.word	0x40002800

08002000 <RTC_GetDate>:
  * @param RTC_DateStruct: pointer to a RTC_DateTypeDef structure that will 
  *                        contain the returned current date configuration.     
  * @retval None
  */
void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800200a:	2300      	movs	r3, #0
 800200c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->DR & RTC_DR_RESERVED_MASK); 
 800200e:	4b22      	ldr	r3, [pc, #136]	; (8002098 <RTC_GetDate+0x98>)
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002016:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800201a:	60fb      	str	r3, [r7, #12]

  /* Fill the structure fields with the read parameters */
  RTC_DateStruct->RTC_Year = (uint8_t)((tmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	0c1b      	lsrs	r3, r3, #16
 8002020:	b2da      	uxtb	r2, r3
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	70da      	strb	r2, [r3, #3]
  RTC_DateStruct->RTC_Month = (uint8_t)((tmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	0a1b      	lsrs	r3, r3, #8
 800202a:	b2db      	uxtb	r3, r3
 800202c:	f003 031f 	and.w	r3, r3, #31
 8002030:	b2da      	uxtb	r2, r3
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	705a      	strb	r2, [r3, #1]
  RTC_DateStruct->RTC_Date = (uint8_t)(tmpreg & (RTC_DR_DT | RTC_DR_DU));
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	b2db      	uxtb	r3, r3
 800203a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800203e:	b2da      	uxtb	r2, r3
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	709a      	strb	r2, [r3, #2]
  RTC_DateStruct->RTC_WeekDay = (uint8_t)((tmpreg & (RTC_DR_WDU)) >> 13);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	0b5b      	lsrs	r3, r3, #13
 8002048:	b2db      	uxtb	r3, r3
 800204a:	f003 0307 	and.w	r3, r3, #7
 800204e:	b2da      	uxtb	r2, r3
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d11a      	bne.n	8002090 <RTC_GetDate+0x90>
  {
    /* Convert the structure parameters to Binary format */
    RTC_DateStruct->RTC_Year = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year);
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	78db      	ldrb	r3, [r3, #3]
 800205e:	4618      	mov	r0, r3
 8002060:	f000 f97f 	bl	8002362 <RTC_Bcd2ToByte>
 8002064:	4603      	mov	r3, r0
 8002066:	461a      	mov	r2, r3
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	70da      	strb	r2, [r3, #3]
    RTC_DateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	785b      	ldrb	r3, [r3, #1]
 8002070:	4618      	mov	r0, r3
 8002072:	f000 f976 	bl	8002362 <RTC_Bcd2ToByte>
 8002076:	4603      	mov	r3, r0
 8002078:	461a      	mov	r2, r3
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	705a      	strb	r2, [r3, #1]
    RTC_DateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	789b      	ldrb	r3, [r3, #2]
 8002082:	4618      	mov	r0, r3
 8002084:	f000 f96d 	bl	8002362 <RTC_Bcd2ToByte>
 8002088:	4603      	mov	r3, r0
 800208a:	461a      	mov	r2, r3
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	709a      	strb	r2, [r3, #2]
  }
}
 8002090:	bf00      	nop
 8002092:	3710      	adds	r7, #16
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	40002800 	.word	0x40002800

0800209c <RTC_WakeUpClockConfig>:
  *            @arg RTC_WakeUpClock_CK_SPRE_16bits: RTC Wakeup Counter Clock = CK_SPRE
  *            @arg RTC_WakeUpClock_CK_SPRE_17bits: RTC Wakeup Counter Clock = CK_SPRE
  * @retval None
  */
void RTC_WakeUpClockConfig(uint32_t RTC_WakeUpClock)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(RTC_WakeUpClock));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80020a4:	4b0d      	ldr	r3, [pc, #52]	; (80020dc <RTC_WakeUpClockConfig+0x40>)
 80020a6:	22ca      	movs	r2, #202	; 0xca
 80020a8:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80020aa:	4b0c      	ldr	r3, [pc, #48]	; (80020dc <RTC_WakeUpClockConfig+0x40>)
 80020ac:	2253      	movs	r2, #83	; 0x53
 80020ae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear the Wakeup Timer clock source bits in CR register */
  RTC->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80020b0:	4a0a      	ldr	r2, [pc, #40]	; (80020dc <RTC_WakeUpClockConfig+0x40>)
 80020b2:	4b0a      	ldr	r3, [pc, #40]	; (80020dc <RTC_WakeUpClockConfig+0x40>)
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	f023 0307 	bic.w	r3, r3, #7
 80020ba:	6093      	str	r3, [r2, #8]

  /* Configure the clock source */
  RTC->CR |= (uint32_t)RTC_WakeUpClock;
 80020bc:	4907      	ldr	r1, [pc, #28]	; (80020dc <RTC_WakeUpClockConfig+0x40>)
 80020be:	4b07      	ldr	r3, [pc, #28]	; (80020dc <RTC_WakeUpClockConfig+0x40>)
 80020c0:	689a      	ldr	r2, [r3, #8]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	608b      	str	r3, [r1, #8]
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80020c8:	4b04      	ldr	r3, [pc, #16]	; (80020dc <RTC_WakeUpClockConfig+0x40>)
 80020ca:	22ff      	movs	r2, #255	; 0xff
 80020cc:	625a      	str	r2, [r3, #36]	; 0x24
}
 80020ce:	bf00      	nop
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	40002800 	.word	0x40002800

080020e0 <RTC_SetWakeUpCounter>:
  * @param  RTC_WakeUpCounter: specifies the WakeUp counter.
  *          This parameter can be a value from 0x0000 to 0xFFFF. 
  * @retval None
  */
void RTC_SetWakeUpCounter(uint32_t RTC_WakeUpCounter)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_COUNTER(RTC_WakeUpCounter));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80020e8:	4b08      	ldr	r3, [pc, #32]	; (800210c <RTC_SetWakeUpCounter+0x2c>)
 80020ea:	22ca      	movs	r2, #202	; 0xca
 80020ec:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80020ee:	4b07      	ldr	r3, [pc, #28]	; (800210c <RTC_SetWakeUpCounter+0x2c>)
 80020f0:	2253      	movs	r2, #83	; 0x53
 80020f2:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Configure the Wakeup Timer counter */
  RTC->WUTR = (uint32_t)RTC_WakeUpCounter;
 80020f4:	4a05      	ldr	r2, [pc, #20]	; (800210c <RTC_SetWakeUpCounter+0x2c>)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6153      	str	r3, [r2, #20]
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80020fa:	4b04      	ldr	r3, [pc, #16]	; (800210c <RTC_SetWakeUpCounter+0x2c>)
 80020fc:	22ff      	movs	r2, #255	; 0xff
 80020fe:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002100:	bf00      	nop
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr
 800210c:	40002800 	.word	0x40002800

08002110 <RTC_WakeUpCmd>:
  * @param  NewState: new state of the WakeUp timer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
ErrorStatus RTC_WakeUpCmd(FunctionalState NewState)
{
 8002110:	b480      	push	{r7}
 8002112:	b087      	sub	sp, #28
 8002114:	af00      	add	r7, sp, #0
 8002116:	4603      	mov	r3, r0
 8002118:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t wutcounter = 0x00;
 800211a:	2300      	movs	r3, #0
 800211c:	60fb      	str	r3, [r7, #12]
  uint32_t wutwfstatus = 0x00;
 800211e:	2300      	movs	r3, #0
 8002120:	613b      	str	r3, [r7, #16]
  ErrorStatus status = ERROR;
 8002122:	2300      	movs	r3, #0
 8002124:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8002126:	4b1e      	ldr	r3, [pc, #120]	; (80021a0 <RTC_WakeUpCmd+0x90>)
 8002128:	22ca      	movs	r2, #202	; 0xca
 800212a:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 800212c:	4b1c      	ldr	r3, [pc, #112]	; (80021a0 <RTC_WakeUpCmd+0x90>)
 800212e:	2253      	movs	r2, #83	; 0x53
 8002130:	625a      	str	r2, [r3, #36]	; 0x24

  if (NewState != DISABLE)
 8002132:	79fb      	ldrb	r3, [r7, #7]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d008      	beq.n	800214a <RTC_WakeUpCmd+0x3a>
  {
    /* Enable the Wakeup Timer */
    RTC->CR |= (uint32_t)RTC_CR_WUTE;
 8002138:	4a19      	ldr	r2, [pc, #100]	; (80021a0 <RTC_WakeUpCmd+0x90>)
 800213a:	4b19      	ldr	r3, [pc, #100]	; (80021a0 <RTC_WakeUpCmd+0x90>)
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002142:	6093      	str	r3, [r2, #8]
    status = SUCCESS;    
 8002144:	2301      	movs	r3, #1
 8002146:	75fb      	strb	r3, [r7, #23]
 8002148:	e01f      	b.n	800218a <RTC_WakeUpCmd+0x7a>
  }
  else
  {
    /* Disable the Wakeup Timer */
    RTC->CR &= (uint32_t)~RTC_CR_WUTE;
 800214a:	4a15      	ldr	r2, [pc, #84]	; (80021a0 <RTC_WakeUpCmd+0x90>)
 800214c:	4b14      	ldr	r3, [pc, #80]	; (80021a0 <RTC_WakeUpCmd+0x90>)
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002154:	6093      	str	r3, [r2, #8]
    /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
    do
    {
      wutwfstatus = RTC->ISR & RTC_ISR_WUTWF;
 8002156:	4b12      	ldr	r3, [pc, #72]	; (80021a0 <RTC_WakeUpCmd+0x90>)
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	f003 0304 	and.w	r3, r3, #4
 800215e:	613b      	str	r3, [r7, #16]
      wutcounter++;  
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	3301      	adds	r3, #1
 8002164:	60fb      	str	r3, [r7, #12]
    } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800216c:	d002      	beq.n	8002174 <RTC_WakeUpCmd+0x64>
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d0f0      	beq.n	8002156 <RTC_WakeUpCmd+0x46>
    
    if ((RTC->ISR & RTC_ISR_WUTWF) == RESET)
 8002174:	4b0a      	ldr	r3, [pc, #40]	; (80021a0 <RTC_WakeUpCmd+0x90>)
 8002176:	68db      	ldr	r3, [r3, #12]
 8002178:	f003 0304 	and.w	r3, r3, #4
 800217c:	2b00      	cmp	r3, #0
 800217e:	d102      	bne.n	8002186 <RTC_WakeUpCmd+0x76>
    {
      status = ERROR;
 8002180:	2300      	movs	r3, #0
 8002182:	75fb      	strb	r3, [r7, #23]
 8002184:	e001      	b.n	800218a <RTC_WakeUpCmd+0x7a>
    }
    else
    {
      status = SUCCESS;
 8002186:	2301      	movs	r3, #1
 8002188:	75fb      	strb	r3, [r7, #23]
    }    
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 800218a:	4b05      	ldr	r3, [pc, #20]	; (80021a0 <RTC_WakeUpCmd+0x90>)
 800218c:	22ff      	movs	r2, #255	; 0xff
 800218e:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8002190:	7dfb      	ldrb	r3, [r7, #23]
}
 8002192:	4618      	mov	r0, r3
 8002194:	371c      	adds	r7, #28
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	40002800 	.word	0x40002800

080021a4 <RTC_WriteBackupRegister>:
  *                          specify the register.
  * @param  Data: Data to be written in the specified RTC Backup data register.                     
  * @retval None
  */
void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b085      	sub	sp, #20
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0;
 80021ae:	2300      	movs	r3, #0
 80021b0:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(RTC_BKP_DR));

  tmp = RTC_BASE + 0x50;
 80021b2:	4b08      	ldr	r3, [pc, #32]	; (80021d4 <RTC_WriteBackupRegister+0x30>)
 80021b4:	60fb      	str	r3, [r7, #12]
  tmp += (RTC_BKP_DR * 4);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	009a      	lsls	r2, r3, #2
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	4413      	add	r3, r2
 80021be:	60fb      	str	r3, [r7, #12]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	461a      	mov	r2, r3
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	6013      	str	r3, [r2, #0]
}
 80021c8:	bf00      	nop
 80021ca:	3714      	adds	r7, #20
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr
 80021d4:	40002850 	.word	0x40002850

080021d8 <RTC_ReadBackupRegister>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to 
  *                          specify the register.                   
  * @retval None
  */
uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR)
{
 80021d8:	b480      	push	{r7}
 80021da:	b085      	sub	sp, #20
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmp = 0;
 80021e0:	2300      	movs	r3, #0
 80021e2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(RTC_BKP_DR));

  tmp = RTC_BASE + 0x50;
 80021e4:	4b07      	ldr	r3, [pc, #28]	; (8002204 <RTC_ReadBackupRegister+0x2c>)
 80021e6:	60fb      	str	r3, [r7, #12]
  tmp += (RTC_BKP_DR * 4);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	009a      	lsls	r2, r3, #2
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	4413      	add	r3, r2
 80021f0:	60fb      	str	r3, [r7, #12]
  
  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3714      	adds	r7, #20
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop
 8002204:	40002850 	.word	0x40002850

08002208 <RTC_ITConfig>:
  * @param  NewState: new state of the specified RTC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_ITConfig(uint32_t RTC_IT, FunctionalState NewState)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	460b      	mov	r3, r1
 8002212:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RTC_CONFIG_IT(RTC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8002214:	4b1a      	ldr	r3, [pc, #104]	; (8002280 <RTC_ITConfig+0x78>)
 8002216:	22ca      	movs	r2, #202	; 0xca
 8002218:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 800221a:	4b19      	ldr	r3, [pc, #100]	; (8002280 <RTC_ITConfig+0x78>)
 800221c:	2253      	movs	r2, #83	; 0x53
 800221e:	625a      	str	r2, [r3, #36]	; 0x24

  if (NewState != DISABLE)
 8002220:	78fb      	ldrb	r3, [r7, #3]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d010      	beq.n	8002248 <RTC_ITConfig+0x40>
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR |= (uint32_t)(RTC_IT & ~RTC_TAFCR_TAMPIE);
 8002226:	4916      	ldr	r1, [pc, #88]	; (8002280 <RTC_ITConfig+0x78>)
 8002228:	4b15      	ldr	r3, [pc, #84]	; (8002280 <RTC_ITConfig+0x78>)
 800222a:	689a      	ldr	r2, [r3, #8]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	f023 0304 	bic.w	r3, r3, #4
 8002232:	4313      	orrs	r3, r2
 8002234:	608b      	str	r3, [r1, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR |= (uint32_t)(RTC_IT & RTC_TAFCR_TAMPIE);
 8002236:	4912      	ldr	r1, [pc, #72]	; (8002280 <RTC_ITConfig+0x78>)
 8002238:	4b11      	ldr	r3, [pc, #68]	; (8002280 <RTC_ITConfig+0x78>)
 800223a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	f003 0304 	and.w	r3, r3, #4
 8002242:	4313      	orrs	r3, r2
 8002244:	640b      	str	r3, [r1, #64]	; 0x40
 8002246:	e011      	b.n	800226c <RTC_ITConfig+0x64>
  }
  else
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR &= (uint32_t)~(RTC_IT & (uint32_t)~RTC_TAFCR_TAMPIE);
 8002248:	490d      	ldr	r1, [pc, #52]	; (8002280 <RTC_ITConfig+0x78>)
 800224a:	4b0d      	ldr	r3, [pc, #52]	; (8002280 <RTC_ITConfig+0x78>)
 800224c:	689a      	ldr	r2, [r3, #8]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	f023 0304 	bic.w	r3, r3, #4
 8002254:	43db      	mvns	r3, r3
 8002256:	4013      	ands	r3, r2
 8002258:	608b      	str	r3, [r1, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR &= (uint32_t)~(RTC_IT & RTC_TAFCR_TAMPIE);
 800225a:	4909      	ldr	r1, [pc, #36]	; (8002280 <RTC_ITConfig+0x78>)
 800225c:	4b08      	ldr	r3, [pc, #32]	; (8002280 <RTC_ITConfig+0x78>)
 800225e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	f003 0304 	and.w	r3, r3, #4
 8002266:	43db      	mvns	r3, r3
 8002268:	4013      	ands	r3, r2
 800226a:	640b      	str	r3, [r1, #64]	; 0x40
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 800226c:	4b04      	ldr	r3, [pc, #16]	; (8002280 <RTC_ITConfig+0x78>)
 800226e:	22ff      	movs	r2, #255	; 0xff
 8002270:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002272:	bf00      	nop
 8002274:	370c      	adds	r7, #12
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	40002800 	.word	0x40002800

08002284 <RTC_GetITStatus>:
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval The new state of RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint32_t RTC_IT)
{
 8002284:	b480      	push	{r7}
 8002286:	b087      	sub	sp, #28
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 800228c:	2300      	movs	r3, #0
 800228e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0, enablestatus = 0;
 8002290:	2300      	movs	r3, #0
 8002292:	613b      	str	r3, [r7, #16]
 8002294:	2300      	movs	r3, #0
 8002296:	60fb      	str	r3, [r7, #12]
 
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT));
  
  /* Get the TAMPER Interrupt enable bit and pending bit */
  tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
 8002298:	4b13      	ldr	r3, [pc, #76]	; (80022e8 <RTC_GetITStatus+0x64>)
 800229a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800229c:	f003 0304 	and.w	r3, r3, #4
 80022a0:	613b      	str	r3, [r7, #16]
 
  /* Get the Interrupt enable Status */
  enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)));
 80022a2:	4b11      	ldr	r3, [pc, #68]	; (80022e8 <RTC_GetITStatus+0x64>)
 80022a4:	689a      	ldr	r2, [r3, #8]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	401a      	ands	r2, r3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	0bd9      	lsrs	r1, r3, #15
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	400b      	ands	r3, r1
 80022b2:	4313      	orrs	r3, r2
 80022b4:	60fb      	str	r3, [r7, #12]
  
  /* Get the Interrupt pending bit */
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
 80022b6:	4b0c      	ldr	r3, [pc, #48]	; (80022e8 <RTC_GetITStatus+0x64>)
 80022b8:	68da      	ldr	r2, [r3, #12]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	091b      	lsrs	r3, r3, #4
 80022be:	4013      	ands	r3, r2
 80022c0:	613b      	str	r3, [r7, #16]
  
  /* Get the status of the Interrupt */
  if ((enablestatus != (uint32_t)RESET) && ((tmpreg & 0x0000FFFF) != (uint32_t)RESET))
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d006      	beq.n	80022d6 <RTC_GetITStatus+0x52>
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d002      	beq.n	80022d6 <RTC_GetITStatus+0x52>
  {
    bitstatus = SET;
 80022d0:	2301      	movs	r3, #1
 80022d2:	75fb      	strb	r3, [r7, #23]
 80022d4:	e001      	b.n	80022da <RTC_GetITStatus+0x56>
  }
  else
  {
    bitstatus = RESET;
 80022d6:	2300      	movs	r3, #0
 80022d8:	75fb      	strb	r3, [r7, #23]
  }
  return bitstatus;
 80022da:	7dfb      	ldrb	r3, [r7, #23]
}
 80022dc:	4618      	mov	r0, r3
 80022de:	371c      	adds	r7, #28
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr
 80022e8:	40002800 	.word	0x40002800

080022ec <RTC_ClearITPendingBit>:
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval None
  */
void RTC_ClearITPendingBit(uint32_t RTC_IT)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b085      	sub	sp, #20
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80022f4:	2300      	movs	r3, #0
 80022f6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_IT(RTC_IT));

  /* Get the RTC_ISR Interrupt pending bits mask */
  tmpreg = (uint32_t)(RTC_IT >> 4);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	091b      	lsrs	r3, r3, #4
 80022fc:	60fb      	str	r3, [r7, #12]

  /* Clear the interrupt pending bits in the RTC_ISR register */
  RTC->ISR = (uint32_t)((uint32_t)(~((tmpreg | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT))); 
 80022fe:	4909      	ldr	r1, [pc, #36]	; (8002324 <RTC_ClearITPendingBit+0x38>)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	b29b      	uxth	r3, r3
 8002304:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002308:	43da      	mvns	r2, r3
 800230a:	4b06      	ldr	r3, [pc, #24]	; (8002324 <RTC_ClearITPendingBit+0x38>)
 800230c:	68db      	ldr	r3, [r3, #12]
 800230e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002312:	4313      	orrs	r3, r2
 8002314:	60cb      	str	r3, [r1, #12]
}
 8002316:	bf00      	nop
 8002318:	3714      	adds	r7, #20
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	40002800 	.word	0x40002800

08002328 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted.
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8002328:	b480      	push	{r7}
 800232a:	b085      	sub	sp, #20
 800232c:	af00      	add	r7, sp, #0
 800232e:	4603      	mov	r3, r0
 8002330:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0;
 8002332:	2300      	movs	r3, #0
 8002334:	73fb      	strb	r3, [r7, #15]
  
  while (Value >= 10)
 8002336:	e005      	b.n	8002344 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002338:	7bfb      	ldrb	r3, [r7, #15]
 800233a:	3301      	adds	r3, #1
 800233c:	73fb      	strb	r3, [r7, #15]
    Value -= 10;
 800233e:	79fb      	ldrb	r3, [r7, #7]
 8002340:	3b0a      	subs	r3, #10
 8002342:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10)
 8002344:	79fb      	ldrb	r3, [r7, #7]
 8002346:	2b09      	cmp	r3, #9
 8002348:	d8f6      	bhi.n	8002338 <RTC_ByteToBcd2+0x10>
  }
  
  return  ((uint8_t)(bcdhigh << 4) | Value);
 800234a:	7bfb      	ldrb	r3, [r7, #15]
 800234c:	011b      	lsls	r3, r3, #4
 800234e:	b2da      	uxtb	r2, r3
 8002350:	79fb      	ldrb	r3, [r7, #7]
 8002352:	4313      	orrs	r3, r2
 8002354:	b2db      	uxtb	r3, r3
}
 8002356:	4618      	mov	r0, r3
 8002358:	3714      	adds	r7, #20
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr

08002362 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted.
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002362:	b480      	push	{r7}
 8002364:	b085      	sub	sp, #20
 8002366:	af00      	add	r7, sp, #0
 8002368:	4603      	mov	r3, r0
 800236a:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0;
 800236c:	2300      	movs	r3, #0
 800236e:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8002370:	79fb      	ldrb	r3, [r7, #7]
 8002372:	091b      	lsrs	r3, r3, #4
 8002374:	b2db      	uxtb	r3, r3
 8002376:	461a      	mov	r2, r3
 8002378:	0092      	lsls	r2, r2, #2
 800237a:	4413      	add	r3, r2
 800237c:	005b      	lsls	r3, r3, #1
 800237e:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & (uint8_t)0x0F));
 8002380:	79fb      	ldrb	r3, [r7, #7]
 8002382:	f003 030f 	and.w	r3, r3, #15
 8002386:	b2da      	uxtb	r2, r3
 8002388:	7bfb      	ldrb	r3, [r7, #15]
 800238a:	4413      	add	r3, r2
 800238c:	b2db      	uxtb	r3, r3
}
 800238e:	4618      	mov	r0, r3
 8002390:	3714      	adds	r7, #20
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr

0800239a <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 800239a:	b480      	push	{r7}
 800239c:	b085      	sub	sp, #20
 800239e:	af00      	add	r7, sp, #0
 80023a0:	6078      	str	r0, [r7, #4]
 80023a2:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80023a4:	2300      	movs	r3, #0
 80023a6:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	881b      	ldrh	r3, [r3, #0]
 80023ac:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 80023ae:	89fb      	ldrh	r3, [r7, #14]
 80023b0:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 80023b4:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	881a      	ldrh	r2, [r3, #0]
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	885b      	ldrh	r3, [r3, #2]
 80023be:	4313      	orrs	r3, r2
 80023c0:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	889b      	ldrh	r3, [r3, #4]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80023c6:	4313      	orrs	r3, r2
 80023c8:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	88db      	ldrh	r3, [r3, #6]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80023ce:	4313      	orrs	r3, r2
 80023d0:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	891b      	ldrh	r3, [r3, #8]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80023d6:	4313      	orrs	r3, r2
 80023d8:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80023de:	4313      	orrs	r3, r2
 80023e0:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	899b      	ldrh	r3, [r3, #12]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80023e6:	4313      	orrs	r3, r2
 80023e8:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	89db      	ldrh	r3, [r3, #14]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80023ee:	4313      	orrs	r3, r2
 80023f0:	b29a      	uxth	r2, r3
 80023f2:	89fb      	ldrh	r3, [r7, #14]
 80023f4:	4313      	orrs	r3, r2
 80023f6:	81fb      	strh	r3, [r7, #14]
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	89fa      	ldrh	r2, [r7, #14]
 80023fc:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	8b9b      	ldrh	r3, [r3, #28]
 8002402:	b29b      	uxth	r3, r3
 8002404:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002408:	b29a      	uxth	r2, r3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	8a1a      	ldrh	r2, [r3, #16]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	821a      	strh	r2, [r3, #16]
}
 8002416:	bf00      	nop
 8002418:	3714      	adds	r7, #20
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr

08002422 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8002422:	b480      	push	{r7}
 8002424:	b083      	sub	sp, #12
 8002426:	af00      	add	r7, sp, #0
 8002428:	6078      	str	r0, [r7, #4]
 800242a:	460b      	mov	r3, r1
 800242c:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800242e:	78fb      	ldrb	r3, [r7, #3]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d008      	beq.n	8002446 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	881b      	ldrh	r3, [r3, #0]
 8002438:	b29b      	uxth	r3, r3
 800243a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800243e:	b29a      	uxth	r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 8002444:	e007      	b.n	8002456 <SPI_Cmd+0x34>
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	881b      	ldrh	r3, [r3, #0]
 800244a:	b29b      	uxth	r3, r3
 800244c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002450:	b29a      	uxth	r2, r3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	801a      	strh	r2, [r3, #0]
}
 8002456:	bf00      	nop
 8002458:	370c      	adds	r7, #12
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr

08002462 <SPI_I2S_ReceiveData>:
  * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8002462:	b480      	push	{r7}
 8002464:	b083      	sub	sp, #12
 8002466:	af00      	add	r7, sp, #0
 8002468:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	899b      	ldrh	r3, [r3, #12]
 800246e:	b29b      	uxth	r3, r3
}
 8002470:	4618      	mov	r0, r3
 8002472:	370c      	adds	r7, #12
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr

0800247c <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	460b      	mov	r3, r1
 8002486:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	887a      	ldrh	r2, [r7, #2]
 800248c:	819a      	strh	r2, [r3, #12]
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr

0800249a <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800249a:	b480      	push	{r7}
 800249c:	b085      	sub	sp, #20
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
 80024a2:	460b      	mov	r3, r1
 80024a4:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80024a6:	2300      	movs	r3, #0
 80024a8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	891b      	ldrh	r3, [r3, #8]
 80024ae:	b29a      	uxth	r2, r3
 80024b0:	887b      	ldrh	r3, [r7, #2]
 80024b2:	4013      	ands	r3, r2
 80024b4:	b29b      	uxth	r3, r3
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d002      	beq.n	80024c0 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80024ba:	2301      	movs	r3, #1
 80024bc:	73fb      	strb	r3, [r7, #15]
 80024be:	e001      	b.n	80024c4 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80024c0:	2300      	movs	r3, #0
 80024c2:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80024c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3714      	adds	r7, #20
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
	...

080024d4 <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 80024d4:	b490      	push	{r4, r7}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af00      	add	r7, sp, #0
 80024da:	4603      	mov	r3, r0
 80024dc:	460a      	mov	r2, r1
 80024de:	71fb      	strb	r3, [r7, #7]
 80024e0:	4613      	mov	r3, r2
 80024e2:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 80024e4:	2300      	movs	r3, #0
 80024e6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 80024e8:	79bb      	ldrb	r3, [r7, #6]
 80024ea:	f003 0303 	and.w	r3, r3, #3
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	220f      	movs	r2, #15
 80024f2:	fa02 f303 	lsl.w	r3, r2, r3
 80024f6:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80024f8:	4916      	ldr	r1, [pc, #88]	; (8002554 <SYSCFG_EXTILineConfig+0x80>)
 80024fa:	79bb      	ldrb	r3, [r7, #6]
 80024fc:	089b      	lsrs	r3, r3, #2
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	4618      	mov	r0, r3
 8002502:	4a14      	ldr	r2, [pc, #80]	; (8002554 <SYSCFG_EXTILineConfig+0x80>)
 8002504:	79bb      	ldrb	r3, [r7, #6]
 8002506:	089b      	lsrs	r3, r3, #2
 8002508:	b2db      	uxtb	r3, r3
 800250a:	3302      	adds	r3, #2
 800250c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	43db      	mvns	r3, r3
 8002514:	401a      	ands	r2, r3
 8002516:	1c83      	adds	r3, r0, #2
 8002518:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 800251c:	480d      	ldr	r0, [pc, #52]	; (8002554 <SYSCFG_EXTILineConfig+0x80>)
 800251e:	79bb      	ldrb	r3, [r7, #6]
 8002520:	089b      	lsrs	r3, r3, #2
 8002522:	b2db      	uxtb	r3, r3
 8002524:	461c      	mov	r4, r3
 8002526:	4a0b      	ldr	r2, [pc, #44]	; (8002554 <SYSCFG_EXTILineConfig+0x80>)
 8002528:	79bb      	ldrb	r3, [r7, #6]
 800252a:	089b      	lsrs	r3, r3, #2
 800252c:	b2db      	uxtb	r3, r3
 800252e:	3302      	adds	r3, #2
 8002530:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002534:	79f9      	ldrb	r1, [r7, #7]
 8002536:	79bb      	ldrb	r3, [r7, #6]
 8002538:	f003 0303 	and.w	r3, r3, #3
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	fa01 f303 	lsl.w	r3, r1, r3
 8002542:	431a      	orrs	r2, r3
 8002544:	1ca3      	adds	r3, r4, #2
 8002546:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800254a:	bf00      	nop
 800254c:	3710      	adds	r7, #16
 800254e:	46bd      	mov	sp, r7
 8002550:	bc90      	pop	{r4, r7}
 8002552:	4770      	bx	lr
 8002554:	40013800 	.word	0x40013800

08002558 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8002558:	b480      	push	{r7}
 800255a:	b085      	sub	sp, #20
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8002562:	2300      	movs	r3, #0
 8002564:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	881b      	ldrh	r3, [r3, #0]
 800256a:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	4a29      	ldr	r2, [pc, #164]	; (8002614 <TIM_TimeBaseInit+0xbc>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d013      	beq.n	800259c <TIM_TimeBaseInit+0x44>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	4a28      	ldr	r2, [pc, #160]	; (8002618 <TIM_TimeBaseInit+0xc0>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d00f      	beq.n	800259c <TIM_TimeBaseInit+0x44>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002582:	d00b      	beq.n	800259c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	4a25      	ldr	r2, [pc, #148]	; (800261c <TIM_TimeBaseInit+0xc4>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d007      	beq.n	800259c <TIM_TimeBaseInit+0x44>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	4a24      	ldr	r2, [pc, #144]	; (8002620 <TIM_TimeBaseInit+0xc8>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d003      	beq.n	800259c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	4a23      	ldr	r2, [pc, #140]	; (8002624 <TIM_TimeBaseInit+0xcc>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d108      	bne.n	80025ae <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 800259c:	89fb      	ldrh	r3, [r7, #14]
 800259e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025a2:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	885a      	ldrh	r2, [r3, #2]
 80025a8:	89fb      	ldrh	r3, [r7, #14]
 80025aa:	4313      	orrs	r3, r2
 80025ac:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4a1d      	ldr	r2, [pc, #116]	; (8002628 <TIM_TimeBaseInit+0xd0>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d00c      	beq.n	80025d0 <TIM_TimeBaseInit+0x78>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a1c      	ldr	r2, [pc, #112]	; (800262c <TIM_TimeBaseInit+0xd4>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d008      	beq.n	80025d0 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80025be:	89fb      	ldrh	r3, [r7, #14]
 80025c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025c4:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	891a      	ldrh	r2, [r3, #8]
 80025ca:	89fb      	ldrh	r3, [r7, #14]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	89fa      	ldrh	r2, [r7, #14]
 80025d4:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	881a      	ldrh	r2, [r3, #0]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4a0a      	ldr	r2, [pc, #40]	; (8002614 <TIM_TimeBaseInit+0xbc>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d003      	beq.n	80025f6 <TIM_TimeBaseInit+0x9e>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4a09      	ldr	r2, [pc, #36]	; (8002618 <TIM_TimeBaseInit+0xc0>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d104      	bne.n	8002600 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	7a9b      	ldrb	r3, [r3, #10]
 80025fa:	b29a      	uxth	r2, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2201      	movs	r2, #1
 8002604:	829a      	strh	r2, [r3, #20]
}
 8002606:	bf00      	nop
 8002608:	3714      	adds	r7, #20
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	40010000 	.word	0x40010000
 8002618:	40010400 	.word	0x40010400
 800261c:	40000400 	.word	0x40000400
 8002620:	40000800 	.word	0x40000800
 8002624:	40000c00 	.word	0x40000c00
 8002628:	40001000 	.word	0x40001000
 800262c:	40001400 	.word	0x40001400

08002630 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	460b      	mov	r3, r1
 800263a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800263c:	78fb      	ldrb	r3, [r7, #3]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d008      	beq.n	8002654 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	881b      	ldrh	r3, [r3, #0]
 8002646:	b29b      	uxth	r3, r3
 8002648:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800264c:	b29a      	uxth	r2, r3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 8002652:	e007      	b.n	8002664 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	881b      	ldrh	r3, [r3, #0]
 8002658:	b29b      	uxth	r3, r3
 800265a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800265e:	b29a      	uxth	r2, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	801a      	strh	r2, [r3, #0]
}
 8002664:	bf00      	nop
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr

08002670 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002670:	b480      	push	{r7}
 8002672:	b083      	sub	sp, #12
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	460b      	mov	r3, r1
 800267a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800267c:	78fb      	ldrb	r3, [r7, #3]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d008      	beq.n	8002694 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	881b      	ldrh	r3, [r3, #0]
 8002686:	b29b      	uxth	r3, r3
 8002688:	f043 0301 	orr.w	r3, r3, #1
 800268c:	b29a      	uxth	r2, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8002692:	e007      	b.n	80026a4 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	881b      	ldrh	r3, [r3, #0]
 8002698:	b29b      	uxth	r3, r3
 800269a:	f023 0301 	bic.w	r3, r3, #1
 800269e:	b29a      	uxth	r2, r3
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	801a      	strh	r2, [r3, #0]
}
 80026a4:	bf00      	nop
 80026a6:	370c      	adds	r7, #12
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr

080026b0 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	460b      	mov	r3, r1
 80026ba:	807b      	strh	r3, [r7, #2]
 80026bc:	4613      	mov	r3, r2
 80026be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80026c0:	787b      	ldrb	r3, [r7, #1]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d008      	beq.n	80026d8 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	899b      	ldrh	r3, [r3, #12]
 80026ca:	b29a      	uxth	r2, r3
 80026cc:	887b      	ldrh	r3, [r7, #2]
 80026ce:	4313      	orrs	r3, r2
 80026d0:	b29a      	uxth	r2, r3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80026d6:	e009      	b.n	80026ec <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	899b      	ldrh	r3, [r3, #12]
 80026dc:	b29a      	uxth	r2, r3
 80026de:	887b      	ldrh	r3, [r7, #2]
 80026e0:	43db      	mvns	r3, r3
 80026e2:	b29b      	uxth	r3, r3
 80026e4:	4013      	ands	r3, r2
 80026e6:	b29a      	uxth	r2, r3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	819a      	strh	r2, [r3, #12]
}
 80026ec:	bf00      	nop
 80026ee:	370c      	adds	r7, #12
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b085      	sub	sp, #20
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
 8002700:	460b      	mov	r3, r1
 8002702:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8002704:	2300      	movs	r3, #0
 8002706:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8002708:	2300      	movs	r3, #0
 800270a:	81bb      	strh	r3, [r7, #12]
 800270c:	2300      	movs	r3, #0
 800270e:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	8a1b      	ldrh	r3, [r3, #16]
 8002714:	b29a      	uxth	r2, r3
 8002716:	887b      	ldrh	r3, [r7, #2]
 8002718:	4013      	ands	r3, r2
 800271a:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	899b      	ldrh	r3, [r3, #12]
 8002720:	b29a      	uxth	r2, r3
 8002722:	887b      	ldrh	r3, [r7, #2]
 8002724:	4013      	ands	r3, r2
 8002726:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8002728:	89bb      	ldrh	r3, [r7, #12]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d005      	beq.n	800273a <TIM_GetITStatus+0x42>
 800272e:	897b      	ldrh	r3, [r7, #10]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d002      	beq.n	800273a <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8002734:	2301      	movs	r3, #1
 8002736:	73fb      	strb	r3, [r7, #15]
 8002738:	e001      	b.n	800273e <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 800273a:	2300      	movs	r3, #0
 800273c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800273e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002740:	4618      	mov	r0, r3
 8002742:	3714      	adds	r7, #20
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr

0800274c <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	460b      	mov	r3, r1
 8002756:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8002758:	887b      	ldrh	r3, [r7, #2]
 800275a:	43db      	mvns	r3, r3
 800275c:	b29a      	uxth	r2, r3
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	821a      	strh	r2, [r3, #16]
}
 8002762:	bf00      	nop
 8002764:	370c      	adds	r7, #12
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr
	...

08002770 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b08a      	sub	sp, #40	; 0x28
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800277a:	2300      	movs	r3, #0
 800277c:	627b      	str	r3, [r7, #36]	; 0x24
 800277e:	2300      	movs	r3, #0
 8002780:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8002782:	2300      	movs	r3, #0
 8002784:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8002786:	2300      	movs	r3, #0
 8002788:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	8a1b      	ldrh	r3, [r3, #16]
 800278e:	b29b      	uxth	r3, r3
 8002790:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8002792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002794:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002798:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	88db      	ldrh	r3, [r3, #6]
 800279e:	461a      	mov	r2, r3
 80027a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a2:	4313      	orrs	r3, r2
 80027a4:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80027a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a8:	b29a      	uxth	r2, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	899b      	ldrh	r3, [r3, #12]
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 80027b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b8:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80027bc:	f023 030c 	bic.w	r3, r3, #12
 80027c0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	889a      	ldrh	r2, [r3, #4]
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	891b      	ldrh	r3, [r3, #8]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80027d2:	4313      	orrs	r3, r2
 80027d4:	b29b      	uxth	r3, r3
 80027d6:	461a      	mov	r2, r3
 80027d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027da:	4313      	orrs	r3, r2
 80027dc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80027de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e0:	b29a      	uxth	r2, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	8a9b      	ldrh	r3, [r3, #20]
 80027ea:	b29b      	uxth	r3, r3
 80027ec:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80027ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027f4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	899b      	ldrh	r3, [r3, #12]
 80027fa:	461a      	mov	r2, r3
 80027fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027fe:	4313      	orrs	r3, r2
 8002800:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8002802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002804:	b29a      	uxth	r2, r3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800280a:	f107 0308 	add.w	r3, r7, #8
 800280e:	4618      	mov	r0, r3
 8002810:	f7ff f82e 	bl	8001870 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	4a30      	ldr	r2, [pc, #192]	; (80028d8 <USART_Init+0x168>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d003      	beq.n	8002824 <USART_Init+0xb4>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	4a2f      	ldr	r2, [pc, #188]	; (80028dc <USART_Init+0x16c>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d102      	bne.n	800282a <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	623b      	str	r3, [r7, #32]
 8002828:	e001      	b.n	800282e <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	899b      	ldrh	r3, [r3, #12]
 8002832:	b29b      	uxth	r3, r3
 8002834:	b21b      	sxth	r3, r3
 8002836:	2b00      	cmp	r3, #0
 8002838:	da0c      	bge.n	8002854 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800283a:	6a3a      	ldr	r2, [r7, #32]
 800283c:	4613      	mov	r3, r2
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	4413      	add	r3, r2
 8002842:	009a      	lsls	r2, r3, #2
 8002844:	441a      	add	r2, r3
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	005b      	lsls	r3, r3, #1
 800284c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002850:	61fb      	str	r3, [r7, #28]
 8002852:	e00b      	b.n	800286c <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8002854:	6a3a      	ldr	r2, [r7, #32]
 8002856:	4613      	mov	r3, r2
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	4413      	add	r3, r2
 800285c:	009a      	lsls	r2, r3, #2
 800285e:	441a      	add	r2, r3
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	fbb2 f3f3 	udiv	r3, r2, r3
 800286a:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	4a1c      	ldr	r2, [pc, #112]	; (80028e0 <USART_Init+0x170>)
 8002870:	fba2 2303 	umull	r2, r3, r2, r3
 8002874:	095b      	lsrs	r3, r3, #5
 8002876:	011b      	lsls	r3, r3, #4
 8002878:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800287a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287c:	091b      	lsrs	r3, r3, #4
 800287e:	2264      	movs	r2, #100	; 0x64
 8002880:	fb02 f303 	mul.w	r3, r2, r3
 8002884:	69fa      	ldr	r2, [r7, #28]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	899b      	ldrh	r3, [r3, #12]
 800288e:	b29b      	uxth	r3, r3
 8002890:	b21b      	sxth	r3, r3
 8002892:	2b00      	cmp	r3, #0
 8002894:	da0c      	bge.n	80028b0 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8002896:	69bb      	ldr	r3, [r7, #24]
 8002898:	00db      	lsls	r3, r3, #3
 800289a:	3332      	adds	r3, #50	; 0x32
 800289c:	4a10      	ldr	r2, [pc, #64]	; (80028e0 <USART_Init+0x170>)
 800289e:	fba2 2303 	umull	r2, r3, r2, r3
 80028a2:	095b      	lsrs	r3, r3, #5
 80028a4:	f003 0307 	and.w	r3, r3, #7
 80028a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028aa:	4313      	orrs	r3, r2
 80028ac:	627b      	str	r3, [r7, #36]	; 0x24
 80028ae:	e00b      	b.n	80028c8 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80028b0:	69bb      	ldr	r3, [r7, #24]
 80028b2:	011b      	lsls	r3, r3, #4
 80028b4:	3332      	adds	r3, #50	; 0x32
 80028b6:	4a0a      	ldr	r2, [pc, #40]	; (80028e0 <USART_Init+0x170>)
 80028b8:	fba2 2303 	umull	r2, r3, r2, r3
 80028bc:	095b      	lsrs	r3, r3, #5
 80028be:	f003 030f 	and.w	r3, r3, #15
 80028c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028c4:	4313      	orrs	r3, r2
 80028c6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 80028c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ca:	b29a      	uxth	r2, r3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	811a      	strh	r2, [r3, #8]
}
 80028d0:	bf00      	nop
 80028d2:	3728      	adds	r7, #40	; 0x28
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	40011000 	.word	0x40011000
 80028dc:	40011400 	.word	0x40011400
 80028e0:	51eb851f 	.word	0x51eb851f

080028e4 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	460b      	mov	r3, r1
 80028ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80028f0:	78fb      	ldrb	r3, [r7, #3]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d008      	beq.n	8002908 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	899b      	ldrh	r3, [r3, #12]
 80028fa:	b29b      	uxth	r3, r3
 80028fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002900:	b29a      	uxth	r2, r3
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8002906:	e007      	b.n	8002918 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	899b      	ldrh	r3, [r3, #12]
 800290c:	b29b      	uxth	r3, r3
 800290e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002912:	b29a      	uxth	r2, r3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	819a      	strh	r2, [r3, #12]
}
 8002918:	bf00      	nop
 800291a:	370c      	adds	r7, #12
 800291c:	46bd      	mov	sp, r7
 800291e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002922:	4770      	bx	lr

08002924 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	460b      	mov	r3, r1
 800292e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8002930:	887b      	ldrh	r3, [r7, #2]
 8002932:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002936:	b29a      	uxth	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	809a      	strh	r2, [r3, #4]
}
 800293c:	bf00      	nop
 800293e:	370c      	adds	r7, #12
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr

08002948 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8002948:	b480      	push	{r7}
 800294a:	b087      	sub	sp, #28
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
 8002950:	460b      	mov	r3, r1
 8002952:	807b      	strh	r3, [r7, #2]
 8002954:	4613      	mov	r3, r2
 8002956:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8002958:	2300      	movs	r3, #0
 800295a:	613b      	str	r3, [r7, #16]
 800295c:	2300      	movs	r3, #0
 800295e:	60fb      	str	r3, [r7, #12]
 8002960:	2300      	movs	r3, #0
 8002962:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8002964:	2300      	movs	r3, #0
 8002966:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800296c:	887b      	ldrh	r3, [r7, #2]
 800296e:	b2db      	uxtb	r3, r3
 8002970:	095b      	lsrs	r3, r3, #5
 8002972:	b2db      	uxtb	r3, r3
 8002974:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8002976:	887b      	ldrh	r3, [r7, #2]
 8002978:	f003 031f 	and.w	r3, r3, #31
 800297c:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 800297e:	2201      	movs	r2, #1
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	fa02 f303 	lsl.w	r3, r2, r3
 8002986:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	2b01      	cmp	r3, #1
 800298c:	d103      	bne.n	8002996 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	330c      	adds	r3, #12
 8002992:	617b      	str	r3, [r7, #20]
 8002994:	e009      	b.n	80029aa <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	2b02      	cmp	r3, #2
 800299a:	d103      	bne.n	80029a4 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	3310      	adds	r3, #16
 80029a0:	617b      	str	r3, [r7, #20]
 80029a2:	e002      	b.n	80029aa <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	3314      	adds	r3, #20
 80029a8:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 80029aa:	787b      	ldrb	r3, [r7, #1]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d006      	beq.n	80029be <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	697a      	ldr	r2, [r7, #20]
 80029b4:	6811      	ldr	r1, [r2, #0]
 80029b6:	68ba      	ldr	r2, [r7, #8]
 80029b8:	430a      	orrs	r2, r1
 80029ba:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80029bc:	e006      	b.n	80029cc <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	697a      	ldr	r2, [r7, #20]
 80029c2:	6811      	ldr	r1, [r2, #0]
 80029c4:	68ba      	ldr	r2, [r7, #8]
 80029c6:	43d2      	mvns	r2, r2
 80029c8:	400a      	ands	r2, r1
 80029ca:	601a      	str	r2, [r3, #0]
}
 80029cc:	bf00      	nop
 80029ce:	371c      	adds	r7, #28
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr

080029d8 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80029d8:	b480      	push	{r7}
 80029da:	b085      	sub	sp, #20
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	460b      	mov	r3, r1
 80029e2:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80029e4:	2300      	movs	r3, #0
 80029e6:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	881b      	ldrh	r3, [r3, #0]
 80029ec:	b29a      	uxth	r2, r3
 80029ee:	887b      	ldrh	r3, [r7, #2]
 80029f0:	4013      	ands	r3, r2
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d002      	beq.n	80029fe <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 80029f8:	2301      	movs	r3, #1
 80029fa:	73fb      	strb	r3, [r7, #15]
 80029fc:	e001      	b.n	8002a02 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 80029fe:	2300      	movs	r3, #0
 8002a00:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3714      	adds	r7, #20
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr

08002a10 <delay>:

void Set_Pin_Input (void);
void Set_Pin_Output (void);

void delay(uint32_t tiempo)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
	/* Funcion delay()
	 * Realiza un retardo en funcion de la frecuencia de reloj del microcontrolador.
	 * Recibe como parametro el retraso, para este caso, en mS debido a la configuracion del Systick.
	 */
	TimingDelay = tiempo;
 8002a18:	4a06      	ldr	r2, [pc, #24]	; (8002a34 <delay+0x24>)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6013      	str	r3, [r2, #0]
	while(TimingDelay!=0);
 8002a1e:	bf00      	nop
 8002a20:	4b04      	ldr	r3, [pc, #16]	; (8002a34 <delay+0x24>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d1fb      	bne.n	8002a20 <delay+0x10>

}
 8002a28:	bf00      	nop
 8002a2a:	370c      	adds	r7, #12
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr
 8002a34:	2000076c 	.word	0x2000076c

08002a38 <Set_Pin_Output>:

void Set_Pin_Output (void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8002a3e:	2101      	movs	r1, #1
 8002a40:	2001      	movs	r0, #1
 8002a42:	f7fe fffb 	bl	8001a3c <RCC_AHB1PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_1;
 8002a46:	2302      	movs	r3, #2
 8002a48:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	717b      	strb	r3, [r7, #5]
	GPIO_InitStruct.GPIO_OType= GPIO_OType_PP ;
 8002a52:	2300      	movs	r3, #0
 8002a54:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStruct.GPIO_PuPd= GPIO_PuPd_NOPULL;
 8002a56:	2300      	movs	r3, #0
 8002a58:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a5a:	463b      	mov	r3, r7
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	4803      	ldr	r0, [pc, #12]	; (8002a6c <Set_Pin_Output+0x34>)
 8002a60:	f7fe fd82 	bl	8001568 <GPIO_Init>
}
 8002a64:	bf00      	nop
 8002a66:	3708      	adds	r7, #8
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	40020000 	.word	0x40020000

08002a70 <Set_Pin_Input>:

void Set_Pin_Input (void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8002a76:	2101      	movs	r1, #1
 8002a78:	2001      	movs	r0, #1
 8002a7a:	f7fe ffdf 	bl	8001a3c <RCC_AHB1PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_1;
 8002a7e:	2302      	movs	r3, #2
 8002a80:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN;
 8002a82:	2300      	movs	r3, #0
 8002a84:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002a86:	2300      	movs	r3, #0
 8002a88:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStruct.GPIO_OType= GPIO_OType_PP;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a92:	463b      	mov	r3, r7
 8002a94:	4619      	mov	r1, r3
 8002a96:	4803      	ldr	r0, [pc, #12]	; (8002aa4 <Set_Pin_Input+0x34>)
 8002a98:	f7fe fd66 	bl	8001568 <GPIO_Init>
}
 8002a9c:	bf00      	nop
 8002a9e:	3708      	adds	r7, #8
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	40020000 	.word	0x40020000

08002aa8 <DHT_Start>:


void DHT_Start (void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
	Set_Pin_Output ();  // set the pin as output
 8002aac:	f7ff ffc4 	bl	8002a38 <Set_Pin_Output>
	GPIO_WriteBit(GPIOA,GPIO_Pin_1,1);// pull the pin low
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	2102      	movs	r1, #2
 8002ab4:	4809      	ldr	r0, [pc, #36]	; (8002adc <DHT_Start+0x34>)
 8002ab6:	f7fe fe37 	bl	8001728 <GPIO_WriteBit>
	delay(1000);
 8002aba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002abe:	f7ff ffa7 	bl	8002a10 <delay>
	GPIO_WriteBit(GPIOA,GPIO_Pin_1,0);
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	2102      	movs	r1, #2
 8002ac6:	4805      	ldr	r0, [pc, #20]	; (8002adc <DHT_Start+0x34>)
 8002ac8:	f7fe fe2e 	bl	8001728 <GPIO_WriteBit>
	delay(1200);  // >1ms delay
 8002acc:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8002ad0:	f7ff ff9e 	bl	8002a10 <delay>
	//GPIO_WriteBit(GPIOA,GPIO_Pin_1,1);
	//delay(20);
	Set_Pin_Input();    // set as input
 8002ad4:	f7ff ffcc 	bl	8002a70 <Set_Pin_Input>
}
 8002ad8:	bf00      	nop
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	40020000 	.word	0x40020000

08002ae0 <DHT_Check_Response>:

uint8_t DHT_Check_Response (void)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	af00      	add	r7, sp, #0
	delay(40);
 8002ae4:	2028      	movs	r0, #40	; 0x28
 8002ae6:	f7ff ff93 	bl	8002a10 <delay>
	if (!(GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_1)))
 8002aea:	2102      	movs	r1, #2
 8002aec:	4811      	ldr	r0, [pc, #68]	; (8002b34 <DHT_Check_Response+0x54>)
 8002aee:	f7fe fde3 	bl	80016b8 <GPIO_ReadInputDataBit>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d110      	bne.n	8002b1a <DHT_Check_Response+0x3a>
	{
		delay(80);
 8002af8:	2050      	movs	r0, #80	; 0x50
 8002afa:	f7ff ff89 	bl	8002a10 <delay>
		if ((GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_1)))
 8002afe:	2102      	movs	r1, #2
 8002b00:	480c      	ldr	r0, [pc, #48]	; (8002b34 <DHT_Check_Response+0x54>)
 8002b02:	f7fe fdd9 	bl	80016b8 <GPIO_ReadInputDataBit>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d003      	beq.n	8002b14 <DHT_Check_Response+0x34>
			Response = 1;
 8002b0c:	4b0a      	ldr	r3, [pc, #40]	; (8002b38 <DHT_Check_Response+0x58>)
 8002b0e:	2201      	movs	r2, #1
 8002b10:	701a      	strb	r2, [r3, #0]
 8002b12:	e002      	b.n	8002b1a <DHT_Check_Response+0x3a>
		else Response = -1;
 8002b14:	4b08      	ldr	r3, [pc, #32]	; (8002b38 <DHT_Check_Response+0x58>)
 8002b16:	22ff      	movs	r2, #255	; 0xff
 8002b18:	701a      	strb	r2, [r3, #0]
	}
	while (GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_1));   // wait for the pin to go low
 8002b1a:	bf00      	nop
 8002b1c:	2102      	movs	r1, #2
 8002b1e:	4805      	ldr	r0, [pc, #20]	; (8002b34 <DHT_Check_Response+0x54>)
 8002b20:	f7fe fdca 	bl	80016b8 <GPIO_ReadInputDataBit>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d1f8      	bne.n	8002b1c <DHT_Check_Response+0x3c>

	return Response;
 8002b2a:	4b03      	ldr	r3, [pc, #12]	; (8002b38 <DHT_Check_Response+0x58>)
 8002b2c:	781b      	ldrb	r3, [r3, #0]
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	40020000 	.word	0x40020000
 8002b38:	20000770 	.word	0x20000770

08002b3c <DHT_Read>:

uint8_t DHT_Read (void)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 8002b42:	2300      	movs	r3, #0
 8002b44:	71bb      	strb	r3, [r7, #6]
 8002b46:	e037      	b.n	8002bb8 <DHT_Read+0x7c>
	{
		while (!(GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_1)));   // wait for the pin to go high
 8002b48:	bf00      	nop
 8002b4a:	2102      	movs	r1, #2
 8002b4c:	481e      	ldr	r0, [pc, #120]	; (8002bc8 <DHT_Read+0x8c>)
 8002b4e:	f7fe fdb3 	bl	80016b8 <GPIO_ReadInputDataBit>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d0f8      	beq.n	8002b4a <DHT_Read+0xe>
		delay(40);   // wait for 40 us
 8002b58:	2028      	movs	r0, #40	; 0x28
 8002b5a:	f7ff ff59 	bl	8002a10 <delay>
		if ((GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_1))==0)   // if the pin is low
 8002b5e:	2102      	movs	r1, #2
 8002b60:	4819      	ldr	r0, [pc, #100]	; (8002bc8 <DHT_Read+0x8c>)
 8002b62:	f7fe fda9 	bl	80016b8 <GPIO_ReadInputDataBit>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d10e      	bne.n	8002b8a <DHT_Read+0x4e>
		{
			i&= ~(1<<(7-j));   // write 0
 8002b6c:	79bb      	ldrb	r3, [r7, #6]
 8002b6e:	f1c3 0307 	rsb	r3, r3, #7
 8002b72:	2201      	movs	r2, #1
 8002b74:	fa02 f303 	lsl.w	r3, r2, r3
 8002b78:	b25b      	sxtb	r3, r3
 8002b7a:	43db      	mvns	r3, r3
 8002b7c:	b25a      	sxtb	r2, r3
 8002b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b82:	4013      	ands	r3, r2
 8002b84:	b25b      	sxtb	r3, r3
 8002b86:	71fb      	strb	r3, [r7, #7]
 8002b88:	e00b      	b.n	8002ba2 <DHT_Read+0x66>
		}
		else
			i|= (1<<(7-j));  // if the pin is high, write 1
 8002b8a:	79bb      	ldrb	r3, [r7, #6]
 8002b8c:	f1c3 0307 	rsb	r3, r3, #7
 8002b90:	2201      	movs	r2, #1
 8002b92:	fa02 f303 	lsl.w	r3, r2, r3
 8002b96:	b25a      	sxtb	r2, r3
 8002b98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	b25b      	sxtb	r3, r3
 8002ba0:	71fb      	strb	r3, [r7, #7]

		while ((GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_1)));  // wait for the pin to go low
 8002ba2:	bf00      	nop
 8002ba4:	2102      	movs	r1, #2
 8002ba6:	4808      	ldr	r0, [pc, #32]	; (8002bc8 <DHT_Read+0x8c>)
 8002ba8:	f7fe fd86 	bl	80016b8 <GPIO_ReadInputDataBit>
 8002bac:	4603      	mov	r3, r0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d1f8      	bne.n	8002ba4 <DHT_Read+0x68>
	for (j=0;j<8;j++)
 8002bb2:	79bb      	ldrb	r3, [r7, #6]
 8002bb4:	3301      	adds	r3, #1
 8002bb6:	71bb      	strb	r3, [r7, #6]
 8002bb8:	79bb      	ldrb	r3, [r7, #6]
 8002bba:	2b07      	cmp	r3, #7
 8002bbc:	d9c4      	bls.n	8002b48 <DHT_Read+0xc>
	}
	return i;
 8002bbe:	79fb      	ldrb	r3, [r7, #7]
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3708      	adds	r7, #8
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	40020000 	.word	0x40020000

08002bcc <DHT_GetData>:

void DHT_GetData (DHT_DataTypedef *DHT_Data)
{
 8002bcc:	b590      	push	{r4, r7, lr}
 8002bce:	b085      	sub	sp, #20
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
	uint8_t Rh_byte1, Rh_byte2, Temp_byte1, Temp_byte2;
	uint16_t SUM;

	TIM_Cmd(TIM2, ENABLE);
 8002bd4:	2101      	movs	r1, #1
 8002bd6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002bda:	f7ff fd49 	bl	8002670 <TIM_Cmd>

    DHT_Start ();
 8002bde:	f7ff ff63 	bl	8002aa8 <DHT_Start>
	Presence = DHT_Check_Response ();
 8002be2:	f7ff ff7d 	bl	8002ae0 <DHT_Check_Response>
 8002be6:	4603      	mov	r3, r0
 8002be8:	461a      	mov	r2, r3
 8002bea:	4b29      	ldr	r3, [pc, #164]	; (8002c90 <DHT_GetData+0xc4>)
 8002bec:	701a      	strb	r2, [r3, #0]
	Rh_byte1 = DHT_Read ();
 8002bee:	f7ff ffa5 	bl	8002b3c <DHT_Read>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	73fb      	strb	r3, [r7, #15]
	Rh_byte2 = DHT_Read ();
 8002bf6:	f7ff ffa1 	bl	8002b3c <DHT_Read>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	73bb      	strb	r3, [r7, #14]
	Temp_byte1 = DHT_Read ();
 8002bfe:	f7ff ff9d 	bl	8002b3c <DHT_Read>
 8002c02:	4603      	mov	r3, r0
 8002c04:	737b      	strb	r3, [r7, #13]
	Temp_byte2 = DHT_Read ();
 8002c06:	f7ff ff99 	bl	8002b3c <DHT_Read>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	733b      	strb	r3, [r7, #12]
	SUM = DHT_Read();
 8002c0e:	f7ff ff95 	bl	8002b3c <DHT_Read>
 8002c12:	4603      	mov	r3, r0
 8002c14:	817b      	strh	r3, [r7, #10]

	if (SUM == (Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2))
 8002c16:	897a      	ldrh	r2, [r7, #10]
 8002c18:	7bf9      	ldrb	r1, [r7, #15]
 8002c1a:	7bbb      	ldrb	r3, [r7, #14]
 8002c1c:	4419      	add	r1, r3
 8002c1e:	7b7b      	ldrb	r3, [r7, #13]
 8002c20:	4419      	add	r1, r3
 8002c22:	7b3b      	ldrb	r3, [r7, #12]
 8002c24:	440b      	add	r3, r1
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d129      	bne.n	8002c7e <DHT_GetData+0xb2>
	{
		DHT_Data->Temperature = ((Temp_byte1<<8)|Temp_byte2)/10.00;
 8002c2a:	7b7b      	ldrb	r3, [r7, #13]
 8002c2c:	021a      	lsls	r2, r3, #8
 8002c2e:	7b3b      	ldrb	r3, [r7, #12]
 8002c30:	4313      	orrs	r3, r2
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7fd fc76 	bl	8000524 <__aeabi_i2d>
 8002c38:	f04f 0200 	mov.w	r2, #0
 8002c3c:	4b15      	ldr	r3, [pc, #84]	; (8002c94 <DHT_GetData+0xc8>)
 8002c3e:	f7fd fe01 	bl	8000844 <__aeabi_ddiv>
 8002c42:	4603      	mov	r3, r0
 8002c44:	460c      	mov	r4, r1
 8002c46:	4618      	mov	r0, r3
 8002c48:	4621      	mov	r1, r4
 8002c4a:	f7fd ffa9 	bl	8000ba0 <__aeabi_d2f>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	601a      	str	r2, [r3, #0]
		DHT_Data->Humidity = ((Rh_byte1<<8)|Rh_byte2)/10.00;
 8002c54:	7bfb      	ldrb	r3, [r7, #15]
 8002c56:	021a      	lsls	r2, r3, #8
 8002c58:	7bbb      	ldrb	r3, [r7, #14]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f7fd fc61 	bl	8000524 <__aeabi_i2d>
 8002c62:	f04f 0200 	mov.w	r2, #0
 8002c66:	4b0b      	ldr	r3, [pc, #44]	; (8002c94 <DHT_GetData+0xc8>)
 8002c68:	f7fd fdec 	bl	8000844 <__aeabi_ddiv>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	460c      	mov	r4, r1
 8002c70:	4618      	mov	r0, r3
 8002c72:	4621      	mov	r1, r4
 8002c74:	f7fd ff94 	bl	8000ba0 <__aeabi_d2f>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	605a      	str	r2, [r3, #4]
	}

	TIM_Cmd(TIM2, DISABLE);
 8002c7e:	2100      	movs	r1, #0
 8002c80:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002c84:	f7ff fcf4 	bl	8002670 <TIM_Cmd>
}
 8002c88:	bf00      	nop
 8002c8a:	3714      	adds	r7, #20
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd90      	pop	{r4, r7, pc}
 8002c90:	20000768 	.word	0x20000768
 8002c94:	40240000 	.word	0x40240000

08002c98 <TIM2_Init>:

void TIM2_Init(void)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b086      	sub	sp, #24
 8002c9c:	af00      	add	r7, sp, #0
	 *
	 *	ATENCION: TIM_Period y PrescalerValue no deben superar el valor de 0xFFFF (65536) ya que son de 16bits.
	 */

	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	uint16_t PrescalerValue = 0; // Variable para el prescaler.
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	82fb      	strh	r3, [r7, #22]
	uint32_t frecuencia = 10e6; // Frecuencia del contador a 10kHz. Tener cuidado de no cometer overflow en la variable PrescalerValue.
 8002ca2:	4b14      	ldr	r3, [pc, #80]	; (8002cf4 <TIM2_Init+0x5c>)
 8002ca4:	613b      	str	r3, [r7, #16]
	PrescalerValue = (uint16_t) ((SystemCoreClock /2) / frecuencia) - 1; //Conversion de frecuencia al valor de Prescaler.
 8002ca6:	4b14      	ldr	r3, [pc, #80]	; (8002cf8 <TIM2_Init+0x60>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	085a      	lsrs	r2, r3, #1
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cb2:	b29b      	uxth	r3, r3
 8002cb4:	3b01      	subs	r3, #1
 8002cb6:	82fb      	strh	r3, [r7, #22]
	TIM_TimeBaseStructure.TIM_Period = 10; // 321.5uS (10e3 = 1 seg --> 3.215 = 321.5uS) de periodo.
 8002cb8:	230a      	movs	r3, #10
 8002cba:	60bb      	str	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 8002cbc:	8afb      	ldrh	r3, [r7, #22]
 8002cbe:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	80fb      	strh	r3, [r7, #6]

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8002cc8:	1d3b      	adds	r3, r7, #4
 8002cca:	4619      	mov	r1, r3
 8002ccc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002cd0:	f7ff fc42 	bl	8002558 <TIM_TimeBaseInit>
	TIM_ITConfig(TIM2, TIM_IT_CC1, ENABLE); // habilitacion de las interrupciones por el timer 2.
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	2102      	movs	r1, #2
 8002cd8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002cdc:	f7ff fce8 	bl	80026b0 <TIM_ITConfig>
	TIM_Cmd(TIM2, ENABLE); // Habilita el contador para el timer 2.
 8002ce0:	2101      	movs	r1, #1
 8002ce2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002ce6:	f7ff fcc3 	bl	8002670 <TIM_Cmd>

}
 8002cea:	bf00      	nop
 8002cec:	3718      	adds	r7, #24
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	00989680 	.word	0x00989680
 8002cf8:	200000c0 	.word	0x200000c0

08002cfc <TIM2_Config>:

void TIM2_Config(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b082      	sub	sp, #8
 8002d00:	af00      	add	r7, sp, #0
	 *	TIMX_Config habilita el relog y las interrupciones globales para el timer X
	 */

	NVIC_InitTypeDef NVIC_InitStructure;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE); // Se habilita el reloj.
 8002d02:	2101      	movs	r1, #1
 8002d04:	2001      	movs	r0, #1
 8002d06:	f7fe feb9 	bl	8001a7c <RCC_APB1PeriphClockCmd>

	/* Se habilitan las interrupciones globales para el timer X*/
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8002d0a:	231c      	movs	r3, #28
 8002d0c:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 8;
 8002d0e:	2308      	movs	r3, #8
 8002d10:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8002d12:	2301      	movs	r3, #1
 8002d14:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002d16:	2301      	movs	r3, #1
 8002d18:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8002d1a:	1d3b      	adds	r3, r7, #4
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7fe f92b 	bl	8000f78 <NVIC_Init>

}
 8002d22:	bf00      	nop
 8002d24:	3708      	adds	r7, #8
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}

08002d2a <TIM2_Start>:

void TIM2_Start(void)
{
 8002d2a:	b580      	push	{r7, lr}
 8002d2c:	af00      	add	r7, sp, #0
	/*
	 *	TIMX_Start deja el timer X ready to go.
	 */

	TIM2_Config(); // Configuracion del timer.
 8002d2e:	f7ff ffe5 	bl	8002cfc <TIM2_Config>
	TIM2_Init(); // Inicializacion del timer.
 8002d32:	f7ff ffb1 	bl	8002c98 <TIM2_Init>
	TIM_Cmd(TIM2, DISABLE);
 8002d36:	2100      	movs	r1, #0
 8002d38:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002d3c:	f7ff fc98 	bl	8002670 <TIM_Cmd>
}
 8002d40:	bf00      	nop
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <TIM2_IRQHandler>:

void TIM2_IRQHandler (void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	af00      	add	r7, sp, #0
	/* TIM2_IRQHandler rutina de interrupcion del timer 2.
	 *  Realiza un toogle en el led azul de la placa discovery.
	 */

	if (TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET)
 8002d48:	2102      	movs	r1, #2
 8002d4a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002d4e:	f7ff fcd3 	bl	80026f8 <TIM_GetITStatus>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d00d      	beq.n	8002d74 <TIM2_IRQHandler+0x30>
	{
		TIM_ClearITPendingBit(TIM2, TIM_IT_CC1); // Se limpia la bandera de interrupcion.
 8002d58:	2102      	movs	r1, #2
 8002d5a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002d5e:	f7ff fcf5 	bl	800274c <TIM_ClearITPendingBit>

		if (TimingDelay != 0)
 8002d62:	4b05      	ldr	r3, [pc, #20]	; (8002d78 <TIM2_IRQHandler+0x34>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d004      	beq.n	8002d74 <TIM2_IRQHandler+0x30>
		{
			TimingDelay--;
 8002d6a:	4b03      	ldr	r3, [pc, #12]	; (8002d78 <TIM2_IRQHandler+0x34>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	3b01      	subs	r3, #1
 8002d70:	4a01      	ldr	r2, [pc, #4]	; (8002d78 <TIM2_IRQHandler+0x34>)
 8002d72:	6013      	str	r3, [r2, #0]
		}

	}
}
 8002d74:	bf00      	nop
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	2000076c 	.word	0x2000076c

08002d7c <inicializarBluetooth>:
void delay_bt(int c)
{
	while (c--);
}
void inicializarBluetooth(void)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b088      	sub	sp, #32
 8002d80:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART6,ENABLE); //clock USART6 y GPIOC
 8002d82:	2101      	movs	r1, #1
 8002d84:	2020      	movs	r0, #32
 8002d86:	f7fe fe99 	bl	8001abc <RCC_APB2PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC,ENABLE); //usa los pines PC6(TX) Y PC7(RX)
 8002d8a:	2101      	movs	r1, #1
 8002d8c:	2004      	movs	r0, #4
 8002d8e:	f7fe fe55 	bl	8001a3c <RCC_AHB1PeriphClockCmd>
	GPIO_InitStructure.GPIO_Mode=GPIO_Mode_AF; //conf pins
 8002d92:	2302      	movs	r3, #2
 8002d94:	773b      	strb	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Pin=GPIO_Pin_6 | GPIO_Pin_7;
 8002d96:	23c0      	movs	r3, #192	; 0xc0
 8002d98:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.GPIO_PuPd=GPIO_PuPd_UP;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	77fb      	strb	r3, [r7, #31]
	GPIO_InitStructure.GPIO_Speed=GPIO_Speed_100MHz;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	777b      	strb	r3, [r7, #29]

	GPIO_Init(GPIOC,&GPIO_InitStructure);
 8002da2:	f107 0318 	add.w	r3, r7, #24
 8002da6:	4619      	mov	r1, r3
 8002da8:	481d      	ldr	r0, [pc, #116]	; (8002e20 <inicializarBluetooth+0xa4>)
 8002daa:	f7fe fbdd 	bl	8001568 <GPIO_Init>

	GPIO_PinAFConfig(GPIOC,GPIO_PinSource6,GPIO_AF_USART6);//Conf los pines para usarlos como usart3
 8002dae:	2208      	movs	r2, #8
 8002db0:	2106      	movs	r1, #6
 8002db2:	481b      	ldr	r0, [pc, #108]	; (8002e20 <inicializarBluetooth+0xa4>)
 8002db4:	f7fe fcd0 	bl	8001758 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource7, GPIO_AF_USART6);
 8002db8:	2208      	movs	r2, #8
 8002dba:	2107      	movs	r1, #7
 8002dbc:	4818      	ldr	r0, [pc, #96]	; (8002e20 <inicializarBluetooth+0xa4>)
 8002dbe:	f7fe fccb 	bl	8001758 <GPIO_PinAFConfig>

	USART_InitStructure.USART_BaudRate=9600; //habria que buscar que baudrate puede usar el modulo
 8002dc2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8002dc6:	60bb      	str	r3, [r7, #8]
	USART_InitStructure.USART_HardwareFlowControl=USART_HardwareFlowControl_None;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_Mode=USART_Mode_Rx | USART_Mode_Tx;;
 8002dcc:	230c      	movs	r3, #12
 8002dce:	827b      	strh	r3, [r7, #18]
	USART_InitStructure.USART_Parity=USART_Parity_Even;
 8002dd0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002dd4:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_StopBits=USART_StopBits_1;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	81fb      	strh	r3, [r7, #14]
	USART_InitStructure.USART_WordLength=USART_WordLength_9b;
 8002dda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002dde:	81bb      	strh	r3, [r7, #12]
	USART_Init(USART6,&USART_InitStructure);
 8002de0:	f107 0308 	add.w	r3, r7, #8
 8002de4:	4619      	mov	r1, r3
 8002de6:	480f      	ldr	r0, [pc, #60]	; (8002e24 <inicializarBluetooth+0xa8>)
 8002de8:	f7ff fcc2 	bl	8002770 <USART_Init>



	NVIC_InitStructure.NVIC_IRQChannel = USART6_IRQn;
 8002dec:	2347      	movs	r3, #71	; 0x47
 8002dee:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 4; //aca le cambias la prioridad a la interrupcion
 8002df0:	2304      	movs	r3, #4
 8002df2:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8002df4:	2300      	movs	r3, #0
 8002df6:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	71fb      	strb	r3, [r7, #7]

	NVIC_Init(&NVIC_InitStructure);
 8002dfc:	1d3b      	adds	r3, r7, #4
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7fe f8ba 	bl	8000f78 <NVIC_Init>
	//configura la interrupcion para que cuando halla data en el registro que recibe se active
	USART_ITConfig(USART6, USART_IT_RXNE, ENABLE);
 8002e04:	2201      	movs	r2, #1
 8002e06:	f240 5125 	movw	r1, #1317	; 0x525
 8002e0a:	4806      	ldr	r0, [pc, #24]	; (8002e24 <inicializarBluetooth+0xa8>)
 8002e0c:	f7ff fd9c 	bl	8002948 <USART_ITConfig>
	USART_Cmd(USART6,ENABLE);
 8002e10:	2101      	movs	r1, #1
 8002e12:	4804      	ldr	r0, [pc, #16]	; (8002e24 <inicializarBluetooth+0xa8>)
 8002e14:	f7ff fd66 	bl	80028e4 <USART_Cmd>


}
 8002e18:	bf00      	nop
 8002e1a:	3720      	adds	r7, #32
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	40020800 	.word	0x40020800
 8002e24:	40011400 	.word	0x40011400

08002e28 <blue_Putc>:
	}
	return temp;
}

void blue_Putc(char c)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	4603      	mov	r3, r0
 8002e30:	71fb      	strb	r3, [r7, #7]
	while(USART_GetFlagStatus(USART6,USART_FLAG_TXE) == RESET);
 8002e32:	bf00      	nop
 8002e34:	2180      	movs	r1, #128	; 0x80
 8002e36:	4808      	ldr	r0, [pc, #32]	; (8002e58 <blue_Putc+0x30>)
 8002e38:	f7ff fdce 	bl	80029d8 <USART_GetFlagStatus>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d0f8      	beq.n	8002e34 <blue_Putc+0xc>
	USART_SendData(USART6, c); //envia..
 8002e42:	79fb      	ldrb	r3, [r7, #7]
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	4619      	mov	r1, r3
 8002e48:	4803      	ldr	r0, [pc, #12]	; (8002e58 <blue_Putc+0x30>)
 8002e4a:	f7ff fd6b 	bl	8002924 <USART_SendData>
}
 8002e4e:	bf00      	nop
 8002e50:	3708      	adds	r7, #8
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	40011400 	.word	0x40011400

08002e5c <blue_Puts>:

void blue_Puts(char *s) // envia un string
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]

	while(*s)
 8002e64:	e011      	b.n	8002e8a <blue_Puts+0x2e>
	{
		while(USART_GetFlagStatus(USART6, USART_FLAG_TXE) == RESET){}
 8002e66:	bf00      	nop
 8002e68:	2180      	movs	r1, #128	; 0x80
 8002e6a:	480c      	ldr	r0, [pc, #48]	; (8002e9c <blue_Puts+0x40>)
 8002e6c:	f7ff fdb4 	bl	80029d8 <USART_GetFlagStatus>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d0f8      	beq.n	8002e68 <blue_Puts+0xc>
		USART_SendData(USART6,*s);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	4807      	ldr	r0, [pc, #28]	; (8002e9c <blue_Puts+0x40>)
 8002e80:	f7ff fd50 	bl	8002924 <USART_SendData>
		s++;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	3301      	adds	r3, #1
 8002e88:	607b      	str	r3, [r7, #4]
	while(*s)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d1e9      	bne.n	8002e66 <blue_Puts+0xa>
	}
}
 8002e92:	bf00      	nop
 8002e94:	3708      	adds	r7, #8
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	40011400 	.word	0x40011400

08002ea0 <adc_inicializar>:
/*****************************************************************************/
/**
    @brief Prepara el sistema ADC para leer
    @returns Nada
*/
void adc_inicializar(void) {
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b08c      	sub	sp, #48	; 0x30
 8002ea4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef        GPIO_InitStructure;
    ADC_InitTypeDef         ADC_InitStructure;
    ADC_CommonInitTypeDef   ADC_CommonInitStructure;
   
    /* Puerto C -------------------------------------------------------------*/
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8002ea6:	2101      	movs	r1, #1
 8002ea8:	2004      	movs	r0, #4
 8002eaa:	f7fe fdc7 	bl	8001a3c <RCC_AHB1PeriphClockCmd>

    /* PC1 para entrada analgica */
    GPIO_StructInit(&GPIO_InitStructure);
 8002eae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7fe fbe6 	bl	8001684 <GPIO_StructInit>
    GPIO_InitStructure.GPIO_Pin     = GPIO_Pin_1;
 8002eb8:	2302      	movs	r3, #2
 8002eba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStructure.GPIO_Mode    = GPIO_Mode_AN;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    GPIO_InitStructure.GPIO_PuPd    = GPIO_PuPd_NOPULL ;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    GPIO_Init(GPIOC, &GPIO_InitStructure); 
 8002ec8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ecc:	4619      	mov	r1, r3
 8002ece:	4821      	ldr	r0, [pc, #132]	; (8002f54 <adc_inicializar+0xb4>)
 8002ed0:	f7fe fb4a 	bl	8001568 <GPIO_Init>

    /* Activar ADC1 ----------------------------------------------------------*/
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8002ed4:	2101      	movs	r1, #1
 8002ed6:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002eda:	f7fe fdef 	bl	8001abc <RCC_APB2PeriphClockCmd>

    /* ADC Common Init -------------------------------------------------------*/
    ADC_CommonStructInit(&ADC_CommonInitStructure);
 8002ede:	463b      	mov	r3, r7
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7fe f949 	bl	8001178 <ADC_CommonStructInit>
    ADC_CommonInitStructure.ADC_Mode                = ADC_Mode_Independent;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	603b      	str	r3, [r7, #0]
    ADC_CommonInitStructure.ADC_Prescaler           = ADC_Prescaler_Div4; // max 36 MHz segun datasheet
 8002eea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002eee:	607b      	str	r3, [r7, #4]
    ADC_CommonInitStructure.ADC_DMAAccessMode       = ADC_DMAAccessMode_Disabled;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	60bb      	str	r3, [r7, #8]
    ADC_CommonInitStructure.ADC_TwoSamplingDelay    = ADC_TwoSamplingDelay_5Cycles;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	60fb      	str	r3, [r7, #12]
    ADC_CommonInit(&ADC_CommonInitStructure);
 8002ef8:	463b      	mov	r3, r7
 8002efa:	4618      	mov	r0, r3
 8002efc:	f7fe f914 	bl	8001128 <ADC_CommonInit>

    /* ADC Init ---------------------------------------------------------------*/
    ADC_StructInit (&ADC_InitStructure);
 8002f00:	f107 0310 	add.w	r3, r7, #16
 8002f04:	4618      	mov	r0, r3
 8002f06:	f7fe f8ef 	bl	80010e8 <ADC_StructInit>
    ADC_InitStructure.ADC_Resolution             = ADC_Resolution_12b;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	613b      	str	r3, [r7, #16]
    ADC_InitStructure.ADC_ScanConvMode           = DISABLE;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	753b      	strb	r3, [r7, #20]
    ADC_InitStructure.ADC_ContinuousConvMode     = DISABLE;
 8002f12:	2300      	movs	r3, #0
 8002f14:	757b      	strb	r3, [r7, #21]
    ADC_InitStructure.ADC_ExternalTrigConvEdge   = ADC_ExternalTrigConvEdge_None;
 8002f16:	2300      	movs	r3, #0
 8002f18:	61bb      	str	r3, [r7, #24]
    ADC_InitStructure.ADC_DataAlign              = ADC_DataAlign_Right;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	623b      	str	r3, [r7, #32]
    ADC_InitStructure.ADC_NbrOfConversion        = 1;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    ADC_Init(ADC1, &ADC_InitStructure);
 8002f24:	f107 0310 	add.w	r3, r7, #16
 8002f28:	4619      	mov	r1, r3
 8002f2a:	480b      	ldr	r0, [pc, #44]	; (8002f58 <adc_inicializar+0xb8>)
 8002f2c:	f7fe f886 	bl	800103c <ADC_Init>

    /* Establecer la configuracin de conversin ------------------------------*/
    ADC_InjectedSequencerLengthConfig(ADC1, 1);
 8002f30:	2101      	movs	r1, #1
 8002f32:	4809      	ldr	r0, [pc, #36]	; (8002f58 <adc_inicializar+0xb8>)
 8002f34:	f7fe f9e3 	bl	80012fe <ADC_InjectedSequencerLengthConfig>
    ADC_SetInjectedOffset(ADC1, ADC_InjectedChannel_1, 0);
 8002f38:	2200      	movs	r2, #0
 8002f3a:	2114      	movs	r1, #20
 8002f3c:	4806      	ldr	r0, [pc, #24]	; (8002f58 <adc_inicializar+0xb8>)
 8002f3e:	f7fe fa00 	bl	8001342 <ADC_SetInjectedOffset>


    /* Poner en marcha ADC ----------------------------------------------------*/
    ADC_Cmd(ADC1, ENABLE);   
 8002f42:	2101      	movs	r1, #1
 8002f44:	4804      	ldr	r0, [pc, #16]	; (8002f58 <adc_inicializar+0xb8>)
 8002f46:	f7fe f92d 	bl	80011a4 <ADC_Cmd>
}
 8002f4a:	bf00      	nop
 8002f4c:	3730      	adds	r7, #48	; 0x30
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	40020800 	.word	0x40020800
 8002f58:	40012000 	.word	0x40012000

08002f5c <adc_leer_cuentas>:
/*****************************************************************************/
/**
    @brief Leer tension
    @returns
*/
int32_t adc_leer_cuentas(void) {
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
   
    uint32_t valor_adc;

    ADC_InjectedChannelConfig(ADC1, ADC_Channel_11, 1, ADC_SampleTime_480Cycles);
 8002f62:	2307      	movs	r3, #7
 8002f64:	2201      	movs	r2, #1
 8002f66:	210b      	movs	r1, #11
 8002f68:	480e      	ldr	r0, [pc, #56]	; (8002fa4 <adc_leer_cuentas+0x48>)
 8002f6a:	f7fe f937 	bl	80011dc <ADC_InjectedChannelConfig>

    ADC_ClearFlag(ADC1,ADC_FLAG_JEOC);      // borrar flag de fin conversion
 8002f6e:	2104      	movs	r1, #4
 8002f70:	480c      	ldr	r0, [pc, #48]	; (8002fa4 <adc_leer_cuentas+0x48>)
 8002f72:	f7fe fa42 	bl	80013fa <ADC_ClearFlag>
    
    ADC_SoftwareStartInjectedConv(ADC1);    // iniciar conversion
 8002f76:	480b      	ldr	r0, [pc, #44]	; (8002fa4 <adc_leer_cuentas+0x48>)
 8002f78:	f7fe f9fd 	bl	8001376 <ADC_SoftwareStartInjectedConv>

    while (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC) == RESET); // Espera fin de conversion
 8002f7c:	bf00      	nop
 8002f7e:	2104      	movs	r1, #4
 8002f80:	4808      	ldr	r0, [pc, #32]	; (8002fa4 <adc_leer_cuentas+0x48>)
 8002f82:	f7fe fa20 	bl	80013c6 <ADC_GetFlagStatus>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d0f8      	beq.n	8002f7e <adc_leer_cuentas+0x22>

    valor_adc = ADC_GetInjectedConversionValue(ADC1, ADC_InjectedChannel_1); // obtiene Valor A-D
 8002f8c:	2114      	movs	r1, #20
 8002f8e:	4805      	ldr	r0, [pc, #20]	; (8002fa4 <adc_leer_cuentas+0x48>)
 8002f90:	f7fe fa01 	bl	8001396 <ADC_GetInjectedConversionValue>
 8002f94:	4603      	mov	r3, r0
 8002f96:	607b      	str	r3, [r7, #4]



    return valor_adc;
 8002f98:	687b      	ldr	r3, [r7, #4]


}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3708      	adds	r7, #8
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	40012000 	.word	0x40012000

08002fa8 <disk_status>:
/*-----------------------------------------------------------------------*/

DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b084      	sub	sp, #16
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	4603      	mov	r3, r0
 8002fb0:	71fb      	strb	r3, [r7, #7]
	DSTATUS stat;
	int result;

	switch (pdrv) {
 8002fb2:	79fb      	ldrb	r3, [r7, #7]
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d017      	beq.n	8002fe8 <disk_status+0x40>
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d002      	beq.n	8002fc2 <disk_status+0x1a>
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d00d      	beq.n	8002fdc <disk_status+0x34>
 8002fc0:	e01f      	b.n	8003002 <disk_status+0x5a>
	case ATA :
		result = ATA_disk_status();
 8002fc2:	f003 fd2a 	bl	8006a1a <ATA_disk_status>
 8002fc6:	60b8      	str	r0, [r7, #8]

		// translate the reslut code here
		if(result==0) {
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d102      	bne.n	8002fd4 <disk_status+0x2c>
		  stat=0;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	73fb      	strb	r3, [r7, #15]
 8002fd2:	e001      	b.n	8002fd8 <disk_status+0x30>
		}
		else {
		  stat=STA_NODISK | STA_NOINIT;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	73fb      	strb	r3, [r7, #15]
		}                

		return stat;
 8002fd8:	7bfb      	ldrb	r3, [r7, #15]
 8002fda:	e013      	b.n	8003004 <disk_status+0x5c>

	case MMC :
		stat = MMC_disk_status();
 8002fdc:	f004 f9b4 	bl	8007348 <MMC_disk_status>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	73fb      	strb	r3, [r7, #15]
                return stat;
 8002fe4:	7bfb      	ldrb	r3, [r7, #15]
 8002fe6:	e00d      	b.n	8003004 <disk_status+0x5c>

	case USB :
		result = USB_disk_status();
 8002fe8:	f004 ff6e 	bl	8007ec8 <USB_disk_status>
 8002fec:	60b8      	str	r0, [r7, #8]

		// translate the reslut code here
		if(result==0) {
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d102      	bne.n	8002ffa <disk_status+0x52>
		  stat=0;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	73fb      	strb	r3, [r7, #15]
 8002ff8:	e001      	b.n	8002ffe <disk_status+0x56>
		}
		else {
		  stat=STA_NODISK | STA_NOINIT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	73fb      	strb	r3, [r7, #15]
		}

		return stat;
 8002ffe:	7bfb      	ldrb	r3, [r7, #15]
 8003000:	e000      	b.n	8003004 <disk_status+0x5c>
	}
	return STA_NOINIT;
 8003002:	2301      	movs	r3, #1
}
 8003004:	4618      	mov	r0, r3
 8003006:	3710      	adds	r7, #16
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}

0800300c <disk_initialize>:
/*-----------------------------------------------------------------------*/

DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
 8003012:	4603      	mov	r3, r0
 8003014:	71fb      	strb	r3, [r7, #7]
	DSTATUS stat;
	int result;

	switch (pdrv) {
 8003016:	79fb      	ldrb	r3, [r7, #7]
 8003018:	2b01      	cmp	r3, #1
 800301a:	d017      	beq.n	800304c <disk_initialize+0x40>
 800301c:	2b02      	cmp	r3, #2
 800301e:	d002      	beq.n	8003026 <disk_initialize+0x1a>
 8003020:	2b00      	cmp	r3, #0
 8003022:	d00d      	beq.n	8003040 <disk_initialize+0x34>
 8003024:	e01f      	b.n	8003066 <disk_initialize+0x5a>
	case ATA :
		result = ATA_disk_initialize();
 8003026:	f003 fceb 	bl	8006a00 <ATA_disk_initialize>
 800302a:	60b8      	str	r0, [r7, #8]

		// translate the reslut code here
		if(result==0) {
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d102      	bne.n	8003038 <disk_initialize+0x2c>
		  stat=0;
 8003032:	2300      	movs	r3, #0
 8003034:	73fb      	strb	r3, [r7, #15]
 8003036:	e001      	b.n	800303c <disk_initialize+0x30>
		}
		else {
		  stat=STA_NOINIT;
 8003038:	2301      	movs	r3, #1
 800303a:	73fb      	strb	r3, [r7, #15]
		}              

		return stat;
 800303c:	7bfb      	ldrb	r3, [r7, #15]
 800303e:	e013      	b.n	8003068 <disk_initialize+0x5c>

	case MMC :
		stat = MMC_disk_initialize();
 8003040:	f004 f8aa 	bl	8007198 <MMC_disk_initialize>
 8003044:	4603      	mov	r3, r0
 8003046:	73fb      	strb	r3, [r7, #15]
                return stat;
 8003048:	7bfb      	ldrb	r3, [r7, #15]
 800304a:	e00d      	b.n	8003068 <disk_initialize+0x5c>

	case USB :
		result = USB_disk_initialize();
 800304c:	f004 ff2f 	bl	8007eae <USB_disk_initialize>
 8003050:	60b8      	str	r0, [r7, #8]

		// translate the reslut code here
		if(result==0) {
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d102      	bne.n	800305e <disk_initialize+0x52>
		  stat=0;
 8003058:	2300      	movs	r3, #0
 800305a:	73fb      	strb	r3, [r7, #15]
 800305c:	e001      	b.n	8003062 <disk_initialize+0x56>
		}
		else {
		  stat=STA_NOINIT;
 800305e:	2301      	movs	r3, #1
 8003060:	73fb      	strb	r3, [r7, #15]
		}                

		return stat;
 8003062:	7bfb      	ldrb	r3, [r7, #15]
 8003064:	e000      	b.n	8003068 <disk_initialize+0x5c>
	}
	return STA_NOINIT;
 8003066:	2301      	movs	r3, #1
}
 8003068:	4618      	mov	r0, r3
 800306a:	3710      	adds	r7, #16
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}

08003070 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	/* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b086      	sub	sp, #24
 8003074:	af00      	add	r7, sp, #0
 8003076:	60b9      	str	r1, [r7, #8]
 8003078:	607a      	str	r2, [r7, #4]
 800307a:	603b      	str	r3, [r7, #0]
 800307c:	4603      	mov	r3, r0
 800307e:	73fb      	strb	r3, [r7, #15]
	DRESULT res;
	int result;

	switch (pdrv) {
 8003080:	7bfb      	ldrb	r3, [r7, #15]
 8003082:	2b01      	cmp	r3, #1
 8003084:	d01f      	beq.n	80030c6 <disk_read+0x56>
 8003086:	2b02      	cmp	r3, #2
 8003088:	d002      	beq.n	8003090 <disk_read+0x20>
 800308a:	2b00      	cmp	r3, #0
 800308c:	d012      	beq.n	80030b4 <disk_read+0x44>
 800308e:	e02c      	b.n	80030ea <disk_read+0x7a>
	case ATA :
		// translate the arguments here

		result = ATA_disk_read(buff, sector, count);
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	b2db      	uxtb	r3, r3
 8003094:	461a      	mov	r2, r3
 8003096:	6879      	ldr	r1, [r7, #4]
 8003098:	68b8      	ldr	r0, [r7, #8]
 800309a:	f003 fccb 	bl	8006a34 <ATA_disk_read>
 800309e:	6138      	str	r0, [r7, #16]

		// translate the reslut code here
		if(result==0) {
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d102      	bne.n	80030ac <disk_read+0x3c>
		  res=RES_OK;
 80030a6:	2300      	movs	r3, #0
 80030a8:	75fb      	strb	r3, [r7, #23]
 80030aa:	e001      	b.n	80030b0 <disk_read+0x40>
		}
		else {
		  res=RES_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	75fb      	strb	r3, [r7, #23]
		}                

		return res;
 80030b0:	7dfb      	ldrb	r3, [r7, #23]
 80030b2:	e01b      	b.n	80030ec <disk_read+0x7c>

	case MMC :
		// translate the arguments here

		res = MMC_disk_read(buff, sector, count);
 80030b4:	683a      	ldr	r2, [r7, #0]
 80030b6:	6879      	ldr	r1, [r7, #4]
 80030b8:	68b8      	ldr	r0, [r7, #8]
 80030ba:	f004 f951 	bl	8007360 <MMC_disk_read>
 80030be:	4603      	mov	r3, r0
 80030c0:	75fb      	strb	r3, [r7, #23]
                return res;
 80030c2:	7dfb      	ldrb	r3, [r7, #23]
 80030c4:	e012      	b.n	80030ec <disk_read+0x7c>

	case USB :
		// translate the arguments here

		result = USB_disk_read(buff, sector, count);
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	461a      	mov	r2, r3
 80030cc:	6879      	ldr	r1, [r7, #4]
 80030ce:	68b8      	ldr	r0, [r7, #8]
 80030d0:	f004 ff07 	bl	8007ee2 <USB_disk_read>
 80030d4:	6138      	str	r0, [r7, #16]

		// translate the reslut code here
		if(result==0) {
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d102      	bne.n	80030e2 <disk_read+0x72>
		  res=RES_OK;
 80030dc:	2300      	movs	r3, #0
 80030de:	75fb      	strb	r3, [r7, #23]
 80030e0:	e001      	b.n	80030e6 <disk_read+0x76>
		}
		else {
		  res=RES_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	75fb      	strb	r3, [r7, #23]
		}                

		return res;
 80030e6:	7dfb      	ldrb	r3, [r7, #23]
 80030e8:	e000      	b.n	80030ec <disk_read+0x7c>
	}

	return RES_PARERR;
 80030ea:	2304      	movs	r3, #4
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3718      	adds	r7, #24
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}

080030f4 <disk_write>:
	BYTE pdrv,			/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count			/* Number of sectors to write */
)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b086      	sub	sp, #24
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	60b9      	str	r1, [r7, #8]
 80030fc:	607a      	str	r2, [r7, #4]
 80030fe:	603b      	str	r3, [r7, #0]
 8003100:	4603      	mov	r3, r0
 8003102:	73fb      	strb	r3, [r7, #15]
	DRESULT res;
	int result;

	switch (pdrv) {
 8003104:	7bfb      	ldrb	r3, [r7, #15]
 8003106:	2b01      	cmp	r3, #1
 8003108:	d01f      	beq.n	800314a <disk_write+0x56>
 800310a:	2b02      	cmp	r3, #2
 800310c:	d002      	beq.n	8003114 <disk_write+0x20>
 800310e:	2b00      	cmp	r3, #0
 8003110:	d012      	beq.n	8003138 <disk_write+0x44>
 8003112:	e02c      	b.n	800316e <disk_write+0x7a>
	case ATA :
		// translate the arguments here

		result = ATA_disk_write(buff, sector, count);
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	b2db      	uxtb	r3, r3
 8003118:	461a      	mov	r2, r3
 800311a:	6879      	ldr	r1, [r7, #4]
 800311c:	68b8      	ldr	r0, [r7, #8]
 800311e:	f003 fc9a 	bl	8006a56 <ATA_disk_write>
 8003122:	6138      	str	r0, [r7, #16]

		// translate the reslut code here
		if(result==0) {
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d102      	bne.n	8003130 <disk_write+0x3c>
		  res=RES_OK;
 800312a:	2300      	movs	r3, #0
 800312c:	75fb      	strb	r3, [r7, #23]
 800312e:	e001      	b.n	8003134 <disk_write+0x40>
		}
		else {
		  res=RES_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	75fb      	strb	r3, [r7, #23]
		}                

		return res;
 8003134:	7dfb      	ldrb	r3, [r7, #23]
 8003136:	e01b      	b.n	8003170 <disk_write+0x7c>

	case MMC :
		// translate the arguments here

		res = MMC_disk_write(buff, sector, count);
 8003138:	683a      	ldr	r2, [r7, #0]
 800313a:	6879      	ldr	r1, [r7, #4]
 800313c:	68b8      	ldr	r0, [r7, #8]
 800313e:	f004 f971 	bl	8007424 <MMC_disk_write>
 8003142:	4603      	mov	r3, r0
 8003144:	75fb      	strb	r3, [r7, #23]
                return res;
 8003146:	7dfb      	ldrb	r3, [r7, #23]
 8003148:	e012      	b.n	8003170 <disk_write+0x7c>

	case USB :
		// translate the arguments here

		result = USB_disk_write(buff, sector, count);
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	b2db      	uxtb	r3, r3
 800314e:	461a      	mov	r2, r3
 8003150:	6879      	ldr	r1, [r7, #4]
 8003152:	68b8      	ldr	r0, [r7, #8]
 8003154:	f004 fed6 	bl	8007f04 <USB_disk_write>
 8003158:	6138      	str	r0, [r7, #16]

		// translate the reslut code here
		if(result==0) {
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d102      	bne.n	8003166 <disk_write+0x72>
		  res=RES_OK;
 8003160:	2300      	movs	r3, #0
 8003162:	75fb      	strb	r3, [r7, #23]
 8003164:	e001      	b.n	800316a <disk_write+0x76>
		}
		else {
		  res=RES_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	75fb      	strb	r3, [r7, #23]
		}                

		return res;
 800316a:	7dfb      	ldrb	r3, [r7, #23]
 800316c:	e000      	b.n	8003170 <disk_write+0x7c>
	}

	return RES_PARERR;
 800316e:	2304      	movs	r3, #4
}
 8003170:	4618      	mov	r0, r3
 8003172:	3718      	adds	r7, #24
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}

08003178 <get_fattime>:
/*-----------------------------------------------------------------------*/
/* Miscellaneous Functions                                               */
/*-----------------------------------------------------------------------*/

DWORD get_fattime (void)
{
 8003178:	b480      	push	{r7}
 800317a:	af00      	add	r7, sp, #0
	return	((2006UL-1980) << 25)	      // Year = 2006
 800317c:	4b02      	ldr	r3, [pc, #8]	; (8003188 <get_fattime+0x10>)
			| (9UL << 16)	      // Day = 9
			| (22U << 11)	      // Hour = 22
			| (30U << 5)	      // Min = 30
			| (0U >> 1)	      // Sec = 0
			;
}
 800317e:	4618      	mov	r0, r3
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr
 8003188:	3449b3c0 	.word	0x3449b3c0

0800318c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b084      	sub	sp, #16
 8003190:	af00      	add	r7, sp, #0
 8003192:	4603      	mov	r3, r0
 8003194:	603a      	str	r2, [r7, #0]
 8003196:	71fb      	strb	r3, [r7, #7]
 8003198:	460b      	mov	r3, r1
 800319a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	int result;

	switch (pdrv) {
 800319c:	79fb      	ldrb	r3, [r7, #7]
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d01d      	beq.n	80031de <disk_ioctl+0x52>
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d002      	beq.n	80031ac <disk_ioctl+0x20>
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d010      	beq.n	80031cc <disk_ioctl+0x40>
 80031aa:	e028      	b.n	80031fe <disk_ioctl+0x72>
	case ATA :
		result = ATA_disk_ioctl(cmd, buff);
 80031ac:	79bb      	ldrb	r3, [r7, #6]
 80031ae:	6839      	ldr	r1, [r7, #0]
 80031b0:	4618      	mov	r0, r3
 80031b2:	f003 fc61 	bl	8006a78 <ATA_disk_ioctl>
 80031b6:	60b8      	str	r0, [r7, #8]

		// Process of the command for the ATA drive
		if(result==0) {
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d102      	bne.n	80031c4 <disk_ioctl+0x38>
		  res=RES_OK;
 80031be:	2300      	movs	r3, #0
 80031c0:	73fb      	strb	r3, [r7, #15]
 80031c2:	e001      	b.n	80031c8 <disk_ioctl+0x3c>
		}
		else {
		  res=RES_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	73fb      	strb	r3, [r7, #15]
		}          

		return res;
 80031c8:	7bfb      	ldrb	r3, [r7, #15]
 80031ca:	e019      	b.n	8003200 <disk_ioctl+0x74>

	case MMC :
		res = MMC_disk_ioctl(cmd, buff);
 80031cc:	79bb      	ldrb	r3, [r7, #6]
 80031ce:	6839      	ldr	r1, [r7, #0]
 80031d0:	4618      	mov	r0, r3
 80031d2:	f004 f99f 	bl	8007514 <MMC_disk_ioctl>
 80031d6:	4603      	mov	r3, r0
 80031d8:	73fb      	strb	r3, [r7, #15]
                return res;
 80031da:	7bfb      	ldrb	r3, [r7, #15]
 80031dc:	e010      	b.n	8003200 <disk_ioctl+0x74>

	case USB :
		result = USB_disk_ioctl(cmd, buff);
 80031de:	79bb      	ldrb	r3, [r7, #6]
 80031e0:	6839      	ldr	r1, [r7, #0]
 80031e2:	4618      	mov	r0, r3
 80031e4:	f004 fe9f 	bl	8007f26 <USB_disk_ioctl>
 80031e8:	60b8      	str	r0, [r7, #8]

		// Process of the command the USB drive
		if(result==0) {
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d102      	bne.n	80031f6 <disk_ioctl+0x6a>
		  res=RES_OK;
 80031f0:	2300      	movs	r3, #0
 80031f2:	73fb      	strb	r3, [r7, #15]
 80031f4:	e001      	b.n	80031fa <disk_ioctl+0x6e>
		}
		else {
		  res=RES_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	73fb      	strb	r3, [r7, #15]
		}          

		return res;
 80031fa:	7bfb      	ldrb	r3, [r7, #15]
 80031fc:	e000      	b.n	8003200 <disk_ioctl+0x74>
	}

	return RES_PARERR;
 80031fe:	2304      	movs	r3, #4
}
 8003200:	4618      	mov	r0, r3
 8003202:	3710      	adds	r7, #16
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}

08003208 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8003208:	b480      	push	{r7}
 800320a:	b087      	sub	sp, #28
 800320c:	af00      	add	r7, sp, #0
 800320e:	60f8      	str	r0, [r7, #12]
 8003210:	60b9      	str	r1, [r7, #8]
 8003212:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 800321c:	e007      	b.n	800322e <mem_cpy+0x26>
		*d++ = *s++;
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	1c5a      	adds	r2, r3, #1
 8003222:	617a      	str	r2, [r7, #20]
 8003224:	693a      	ldr	r2, [r7, #16]
 8003226:	1c51      	adds	r1, r2, #1
 8003228:	6139      	str	r1, [r7, #16]
 800322a:	7812      	ldrb	r2, [r2, #0]
 800322c:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	1e5a      	subs	r2, r3, #1
 8003232:	607a      	str	r2, [r7, #4]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d1f2      	bne.n	800321e <mem_cpy+0x16>
}
 8003238:	bf00      	nop
 800323a:	371c      	adds	r7, #28
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr

08003244 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8003244:	b480      	push	{r7}
 8003246:	b087      	sub	sp, #28
 8003248:	af00      	add	r7, sp, #0
 800324a:	60f8      	str	r0, [r7, #12]
 800324c:	60b9      	str	r1, [r7, #8]
 800324e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8003254:	e005      	b.n	8003262 <mem_set+0x1e>
		*d++ = (BYTE)val;
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	1c5a      	adds	r2, r3, #1
 800325a:	617a      	str	r2, [r7, #20]
 800325c:	68ba      	ldr	r2, [r7, #8]
 800325e:	b2d2      	uxtb	r2, r2
 8003260:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	1e5a      	subs	r2, r3, #1
 8003266:	607a      	str	r2, [r7, #4]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d1f4      	bne.n	8003256 <mem_set+0x12>
}
 800326c:	bf00      	nop
 800326e:	371c      	adds	r7, #28
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr

08003278 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8003278:	b480      	push	{r7}
 800327a:	b089      	sub	sp, #36	; 0x24
 800327c:	af00      	add	r7, sp, #0
 800327e:	60f8      	str	r0, [r7, #12]
 8003280:	60b9      	str	r1, [r7, #8]
 8003282:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	61fb      	str	r3, [r7, #28]
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800328c:	2300      	movs	r3, #0
 800328e:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8003290:	bf00      	nop
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	1e5a      	subs	r2, r3, #1
 8003296:	607a      	str	r2, [r7, #4]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d00d      	beq.n	80032b8 <mem_cmp+0x40>
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	1c5a      	adds	r2, r3, #1
 80032a0:	61fa      	str	r2, [r7, #28]
 80032a2:	781b      	ldrb	r3, [r3, #0]
 80032a4:	4619      	mov	r1, r3
 80032a6:	69bb      	ldr	r3, [r7, #24]
 80032a8:	1c5a      	adds	r2, r3, #1
 80032aa:	61ba      	str	r2, [r7, #24]
 80032ac:	781b      	ldrb	r3, [r3, #0]
 80032ae:	1acb      	subs	r3, r1, r3
 80032b0:	617b      	str	r3, [r7, #20]
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d0ec      	beq.n	8003292 <mem_cmp+0x1a>
	return r;
 80032b8:	697b      	ldr	r3, [r7, #20]
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3724      	adds	r7, #36	; 0x24
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr

080032c6 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 80032c6:	b480      	push	{r7}
 80032c8:	b083      	sub	sp, #12
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	6078      	str	r0, [r7, #4]
 80032ce:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80032d0:	e002      	b.n	80032d8 <chk_chr+0x12>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	3301      	adds	r3, #1
 80032d6:	607b      	str	r3, [r7, #4]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	781b      	ldrb	r3, [r3, #0]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d005      	beq.n	80032ec <chk_chr+0x26>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	461a      	mov	r2, r3
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d1f2      	bne.n	80032d2 <chk_chr+0xc>
	return *str;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	781b      	ldrb	r3, [r3, #0]
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	370c      	adds	r7, #12
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr

080032fc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b086      	sub	sp, #24
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8003304:	2300      	movs	r3, #0
 8003306:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	791b      	ldrb	r3, [r3, #4]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d034      	beq.n	800337a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003314:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	7858      	ldrb	r0, [r3, #1]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003320:	2301      	movs	r3, #1
 8003322:	697a      	ldr	r2, [r7, #20]
 8003324:	f7ff fee6 	bl	80030f4 <disk_write>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d002      	beq.n	8003334 <sync_window+0x38>
			res = FR_DISK_ERR;
 800332e:	2301      	movs	r3, #1
 8003330:	73fb      	strb	r3, [r7, #15]
 8003332:	e022      	b.n	800337a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	711a      	strb	r2, [r3, #4]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a1b      	ldr	r3, [r3, #32]
 800333e:	697a      	ldr	r2, [r7, #20]
 8003340:	1ad2      	subs	r2, r2, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	699b      	ldr	r3, [r3, #24]
 8003346:	429a      	cmp	r2, r3
 8003348:	d217      	bcs.n	800337a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	78db      	ldrb	r3, [r3, #3]
 800334e:	613b      	str	r3, [r7, #16]
 8003350:	e010      	b.n	8003374 <sync_window+0x78>
					wsect += fs->fsize;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	699b      	ldr	r3, [r3, #24]
 8003356:	697a      	ldr	r2, [r7, #20]
 8003358:	4413      	add	r3, r2
 800335a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	7858      	ldrb	r0, [r3, #1]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003366:	2301      	movs	r3, #1
 8003368:	697a      	ldr	r2, [r7, #20]
 800336a:	f7ff fec3 	bl	80030f4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	3b01      	subs	r3, #1
 8003372:	613b      	str	r3, [r7, #16]
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	2b01      	cmp	r3, #1
 8003378:	d8eb      	bhi.n	8003352 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800337a:	7bfb      	ldrb	r3, [r7, #15]
}
 800337c:	4618      	mov	r0, r3
 800337e:	3718      	adds	r7, #24
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}

08003384 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[] */
)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b084      	sub	sp, #16
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800338e:	2300      	movs	r3, #0
 8003390:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	429a      	cmp	r2, r3
 800339a:	d01b      	beq.n	80033d4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f7ff ffad 	bl	80032fc <sync_window>
 80033a2:	4603      	mov	r3, r0
 80033a4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80033a6:	7bfb      	ldrb	r3, [r7, #15]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d113      	bne.n	80033d4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	7858      	ldrb	r0, [r3, #1]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80033b6:	2301      	movs	r3, #1
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	f7ff fe59 	bl	8003070 <disk_read>
 80033be:	4603      	mov	r3, r0
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d004      	beq.n	80033ce <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80033c4:	f04f 33ff 	mov.w	r3, #4294967295
 80033c8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	683a      	ldr	r2, [r7, #0]
 80033d2:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 80033d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3710      	adds	r7, #16
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}

080033de <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 80033de:	b580      	push	{r7, lr}
 80033e0:	b084      	sub	sp, #16
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f7ff ff88 	bl	80032fc <sync_window>
 80033ec:	4603      	mov	r3, r0
 80033ee:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80033f0:	7bfb      	ldrb	r3, [r7, #15]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	f040 8090 	bne.w	8003518 <sync_fs+0x13a>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	781b      	ldrb	r3, [r3, #0]
 80033fc:	2b03      	cmp	r3, #3
 80033fe:	d17f      	bne.n	8003500 <sync_fs+0x122>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	795b      	ldrb	r3, [r3, #5]
 8003404:	2b01      	cmp	r3, #1
 8003406:	d17b      	bne.n	8003500 <sync_fs+0x122>
			/* Create FSINFO structure */
			mem_set(fs->win, 0, SS(fs));
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	3330      	adds	r3, #48	; 0x30
 800340c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003410:	2100      	movs	r1, #0
 8003412:	4618      	mov	r0, r3
 8003414:	f7ff ff16 	bl	8003244 <mem_set>
			ST_WORD(fs->win+BS_55AA, 0xAA55);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2255      	movs	r2, #85	; 0x55
 800341c:	f883 222e 	strb.w	r2, [r3, #558]	; 0x22e
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	22aa      	movs	r2, #170	; 0xaa
 8003424:	f883 222f 	strb.w	r2, [r3, #559]	; 0x22f
			ST_DWORD(fs->win+FSI_LeadSig, 0x41615252);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2252      	movs	r2, #82	; 0x52
 800342c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2252      	movs	r2, #82	; 0x52
 8003434:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2261      	movs	r2, #97	; 0x61
 800343c:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2241      	movs	r2, #65	; 0x41
 8003444:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
			ST_DWORD(fs->win+FSI_StrucSig, 0x61417272);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2272      	movs	r2, #114	; 0x72
 800344c:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2272      	movs	r2, #114	; 0x72
 8003454:	f883 2215 	strb.w	r2, [r3, #533]	; 0x215
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2241      	movs	r2, #65	; 0x41
 800345c:	f883 2216 	strb.w	r2, [r3, #534]	; 0x216
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2261      	movs	r2, #97	; 0x61
 8003464:	f883 2217 	strb.w	r2, [r3, #535]	; 0x217
			ST_DWORD(fs->win+FSI_Free_Count, fs->free_clust);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	691b      	ldr	r3, [r3, #16]
 800346c:	b2da      	uxtb	r2, r3
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	691b      	ldr	r3, [r3, #16]
 8003478:	b29b      	uxth	r3, r3
 800347a:	0a1b      	lsrs	r3, r3, #8
 800347c:	b29b      	uxth	r3, r3
 800347e:	b2da      	uxtb	r2, r3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	f883 2219 	strb.w	r2, [r3, #537]	; 0x219
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	0c1b      	lsrs	r3, r3, #16
 800348c:	b2da      	uxtb	r2, r3
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	f883 221a 	strb.w	r2, [r3, #538]	; 0x21a
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	691b      	ldr	r3, [r3, #16]
 8003498:	0e1b      	lsrs	r3, r3, #24
 800349a:	b2da      	uxtb	r2, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f883 221b 	strb.w	r2, [r3, #539]	; 0x21b
			ST_DWORD(fs->win+FSI_Nxt_Free, fs->last_clust);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	b2da      	uxtb	r2, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	0a1b      	lsrs	r3, r3, #8
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	b2da      	uxtb	r2, r3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	f883 221d 	strb.w	r2, [r3, #541]	; 0x21d
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	0c1b      	lsrs	r3, r3, #16
 80034c6:	b2da      	uxtb	r2, r3
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f883 221e 	strb.w	r2, [r3, #542]	; 0x21e
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	0e1b      	lsrs	r3, r3, #24
 80034d4:	b2da      	uxtb	r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	f883 221f 	strb.w	r2, [r3, #543]	; 0x21f
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	69db      	ldr	r3, [r3, #28]
 80034e0:	1c5a      	adds	r2, r3, #1
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	7858      	ldrb	r0, [r3, #1]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034f4:	2301      	movs	r3, #1
 80034f6:	f7ff fdfd 	bl	80030f4 <disk_write>
			fs->fsi_flag = 0;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	715a      	strb	r2, [r3, #5]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	785b      	ldrb	r3, [r3, #1]
 8003504:	2200      	movs	r2, #0
 8003506:	2100      	movs	r1, #0
 8003508:	4618      	mov	r0, r3
 800350a:	f7ff fe3f 	bl	800318c <disk_ioctl>
 800350e:	4603      	mov	r3, r0
 8003510:	2b00      	cmp	r3, #0
 8003512:	d001      	beq.n	8003518 <sync_fs+0x13a>
			res = FR_DISK_ERR;
 8003514:	2301      	movs	r3, #1
 8003516:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8003518:	7bfb      	ldrb	r3, [r7, #15]
}
 800351a:	4618      	mov	r0, r3
 800351c:	3710      	adds	r7, #16
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}

08003522 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8003522:	b480      	push	{r7}
 8003524:	b083      	sub	sp, #12
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]
 800352a:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	3b02      	subs	r3, #2
 8003530:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	695b      	ldr	r3, [r3, #20]
 8003536:	1e9a      	subs	r2, r3, #2
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	429a      	cmp	r2, r3
 800353c:	d801      	bhi.n	8003542 <clust2sect+0x20>
 800353e:	2300      	movs	r3, #0
 8003540:	e008      	b.n	8003554 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	789b      	ldrb	r3, [r3, #2]
 8003546:	461a      	mov	r2, r3
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	fb03 f202 	mul.w	r2, r3, r2
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003552:	4413      	add	r3, r2
}
 8003554:	4618      	mov	r0, r3
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr

08003560 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT item index (cluster#) to get the value */
)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b086      	sub	sp, #24
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	2b01      	cmp	r3, #1
 800356e:	d904      	bls.n	800357a <get_fat+0x1a>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	695a      	ldr	r2, [r3, #20]
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	429a      	cmp	r2, r3
 8003578:	d802      	bhi.n	8003580 <get_fat+0x20>
		val = 1;	/* Internal error */
 800357a:	2301      	movs	r3, #1
 800357c:	617b      	str	r3, [r7, #20]
 800357e:	e0a1      	b.n	80036c4 <get_fat+0x164>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8003580:	f04f 33ff 	mov.w	r3, #4294967295
 8003584:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	781b      	ldrb	r3, [r3, #0]
 800358a:	2b02      	cmp	r3, #2
 800358c:	d046      	beq.n	800361c <get_fat+0xbc>
 800358e:	2b03      	cmp	r3, #3
 8003590:	d065      	beq.n	800365e <get_fat+0xfe>
 8003592:	2b01      	cmp	r3, #1
 8003594:	f040 808c 	bne.w	80036b0 <get_fat+0x150>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	613b      	str	r3, [r7, #16]
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	085b      	lsrs	r3, r3, #1
 80035a0:	693a      	ldr	r2, [r7, #16]
 80035a2:	4413      	add	r3, r2
 80035a4:	613b      	str	r3, [r7, #16]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6a1a      	ldr	r2, [r3, #32]
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	0a5b      	lsrs	r3, r3, #9
 80035ae:	4413      	add	r3, r2
 80035b0:	4619      	mov	r1, r3
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f7ff fee6 	bl	8003384 <move_window>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d17b      	bne.n	80036b6 <get_fat+0x156>
			wc = fs->win[bc++ % SS(fs)];
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	1c5a      	adds	r2, r3, #1
 80035c2:	613a      	str	r2, [r7, #16]
 80035c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035c8:	687a      	ldr	r2, [r7, #4]
 80035ca:	4413      	add	r3, r2
 80035cc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80035d0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6a1a      	ldr	r2, [r3, #32]
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	0a5b      	lsrs	r3, r3, #9
 80035da:	4413      	add	r3, r2
 80035dc:	4619      	mov	r1, r3
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f7ff fed0 	bl	8003384 <move_window>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d167      	bne.n	80036ba <get_fat+0x15a>
			wc |= fs->win[bc % SS(fs)] << 8;
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035f0:	687a      	ldr	r2, [r7, #4]
 80035f2:	4413      	add	r3, r2
 80035f4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80035f8:	021b      	lsls	r3, r3, #8
 80035fa:	461a      	mov	r2, r3
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	4313      	orrs	r3, r2
 8003600:	60fb      	str	r3, [r7, #12]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	f003 0301 	and.w	r3, r3, #1
 8003608:	2b00      	cmp	r3, #0
 800360a:	d002      	beq.n	8003612 <get_fat+0xb2>
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	091b      	lsrs	r3, r3, #4
 8003610:	e002      	b.n	8003618 <get_fat+0xb8>
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003618:	617b      	str	r3, [r7, #20]
			break;
 800361a:	e053      	b.n	80036c4 <get_fat+0x164>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6a1a      	ldr	r2, [r3, #32]
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	0a1b      	lsrs	r3, r3, #8
 8003624:	4413      	add	r3, r2
 8003626:	4619      	mov	r1, r3
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	f7ff feab 	bl	8003384 <move_window>
 800362e:	4603      	mov	r3, r0
 8003630:	2b00      	cmp	r3, #0
 8003632:	d144      	bne.n	80036be <get_fat+0x15e>
			p = &fs->win[clst * 2 % SS(fs)];
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	005b      	lsls	r3, r3, #1
 8003638:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800363c:	3330      	adds	r3, #48	; 0x30
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	4413      	add	r3, r2
 8003642:	60bb      	str	r3, [r7, #8]
			val = LD_WORD(p);
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	3301      	adds	r3, #1
 8003648:	781b      	ldrb	r3, [r3, #0]
 800364a:	021b      	lsls	r3, r3, #8
 800364c:	b21a      	sxth	r2, r3
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	781b      	ldrb	r3, [r3, #0]
 8003652:	b21b      	sxth	r3, r3
 8003654:	4313      	orrs	r3, r2
 8003656:	b21b      	sxth	r3, r3
 8003658:	b29b      	uxth	r3, r3
 800365a:	617b      	str	r3, [r7, #20]
			break;
 800365c:	e032      	b.n	80036c4 <get_fat+0x164>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6a1a      	ldr	r2, [r3, #32]
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	09db      	lsrs	r3, r3, #7
 8003666:	4413      	add	r3, r2
 8003668:	4619      	mov	r1, r3
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f7ff fe8a 	bl	8003384 <move_window>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d125      	bne.n	80036c2 <get_fat+0x162>
			p = &fs->win[clst * 4 % SS(fs)];
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800367e:	3330      	adds	r3, #48	; 0x30
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	4413      	add	r3, r2
 8003684:	60bb      	str	r3, [r7, #8]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	3303      	adds	r3, #3
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	061a      	lsls	r2, r3, #24
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	3302      	adds	r3, #2
 8003692:	781b      	ldrb	r3, [r3, #0]
 8003694:	041b      	lsls	r3, r3, #16
 8003696:	4313      	orrs	r3, r2
 8003698:	68ba      	ldr	r2, [r7, #8]
 800369a:	3201      	adds	r2, #1
 800369c:	7812      	ldrb	r2, [r2, #0]
 800369e:	0212      	lsls	r2, r2, #8
 80036a0:	4313      	orrs	r3, r2
 80036a2:	68ba      	ldr	r2, [r7, #8]
 80036a4:	7812      	ldrb	r2, [r2, #0]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80036ac:	617b      	str	r3, [r7, #20]
			break;
 80036ae:	e009      	b.n	80036c4 <get_fat+0x164>

		default:
			val = 1;	/* Internal error */
 80036b0:	2301      	movs	r3, #1
 80036b2:	617b      	str	r3, [r7, #20]
 80036b4:	e006      	b.n	80036c4 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80036b6:	bf00      	nop
 80036b8:	e004      	b.n	80036c4 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80036ba:	bf00      	nop
 80036bc:	e002      	b.n	80036c4 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80036be:	bf00      	nop
 80036c0:	e000      	b.n	80036c4 <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80036c2:	bf00      	nop
		}
	}

	return val;
 80036c4:	697b      	ldr	r3, [r7, #20]
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3718      	adds	r7, #24
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}

080036ce <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT item index (cluster#) to be set */
	DWORD val	/* New value to mark the cluster */
)
{
 80036ce:	b580      	push	{r7, lr}
 80036d0:	b088      	sub	sp, #32
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	60f8      	str	r0, [r7, #12]
 80036d6:	60b9      	str	r1, [r7, #8]
 80036d8:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	2b01      	cmp	r3, #1
 80036de:	d904      	bls.n	80036ea <put_fat+0x1c>
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	695a      	ldr	r2, [r3, #20]
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d802      	bhi.n	80036f0 <put_fat+0x22>
		res = FR_INT_ERR;
 80036ea:	2302      	movs	r3, #2
 80036ec:	77fb      	strb	r3, [r7, #31]
 80036ee:	e0ee      	b.n	80038ce <put_fat+0x200>

	} else {
		switch (fs->fs_type) {
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	2b02      	cmp	r3, #2
 80036f6:	d072      	beq.n	80037de <put_fat+0x110>
 80036f8:	2b03      	cmp	r3, #3
 80036fa:	f000 8096 	beq.w	800382a <put_fat+0x15c>
 80036fe:	2b01      	cmp	r3, #1
 8003700:	f040 80db 	bne.w	80038ba <put_fat+0x1ec>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	61bb      	str	r3, [r7, #24]
 8003708:	69bb      	ldr	r3, [r7, #24]
 800370a:	085b      	lsrs	r3, r3, #1
 800370c:	69ba      	ldr	r2, [r7, #24]
 800370e:	4413      	add	r3, r2
 8003710:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6a1a      	ldr	r2, [r3, #32]
 8003716:	69bb      	ldr	r3, [r7, #24]
 8003718:	0a5b      	lsrs	r3, r3, #9
 800371a:	4413      	add	r3, r2
 800371c:	4619      	mov	r1, r3
 800371e:	68f8      	ldr	r0, [r7, #12]
 8003720:	f7ff fe30 	bl	8003384 <move_window>
 8003724:	4603      	mov	r3, r0
 8003726:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8003728:	7ffb      	ldrb	r3, [r7, #31]
 800372a:	2b00      	cmp	r3, #0
 800372c:	f040 80c8 	bne.w	80038c0 <put_fat+0x1f2>
			p = &fs->win[bc++ % SS(fs)];
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	1c5a      	adds	r2, r3, #1
 8003734:	61ba      	str	r2, [r7, #24]
 8003736:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800373a:	3330      	adds	r3, #48	; 0x30
 800373c:	68fa      	ldr	r2, [r7, #12]
 800373e:	4413      	add	r3, r2
 8003740:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	f003 0301 	and.w	r3, r3, #1
 8003748:	2b00      	cmp	r3, #0
 800374a:	d00d      	beq.n	8003768 <put_fat+0x9a>
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	b25b      	sxtb	r3, r3
 8003752:	f003 030f 	and.w	r3, r3, #15
 8003756:	b25a      	sxtb	r2, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	b2db      	uxtb	r3, r3
 800375c:	011b      	lsls	r3, r3, #4
 800375e:	b25b      	sxtb	r3, r3
 8003760:	4313      	orrs	r3, r2
 8003762:	b25b      	sxtb	r3, r3
 8003764:	b2db      	uxtb	r3, r3
 8003766:	e001      	b.n	800376c <put_fat+0x9e>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	b2db      	uxtb	r3, r3
 800376c:	697a      	ldr	r2, [r7, #20]
 800376e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2201      	movs	r2, #1
 8003774:	711a      	strb	r2, [r3, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6a1a      	ldr	r2, [r3, #32]
 800377a:	69bb      	ldr	r3, [r7, #24]
 800377c:	0a5b      	lsrs	r3, r3, #9
 800377e:	4413      	add	r3, r2
 8003780:	4619      	mov	r1, r3
 8003782:	68f8      	ldr	r0, [r7, #12]
 8003784:	f7ff fdfe 	bl	8003384 <move_window>
 8003788:	4603      	mov	r3, r0
 800378a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800378c:	7ffb      	ldrb	r3, [r7, #31]
 800378e:	2b00      	cmp	r3, #0
 8003790:	f040 8098 	bne.w	80038c4 <put_fat+0x1f6>
			p = &fs->win[bc % SS(fs)];
 8003794:	69bb      	ldr	r3, [r7, #24]
 8003796:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800379a:	3330      	adds	r3, #48	; 0x30
 800379c:	68fa      	ldr	r2, [r7, #12]
 800379e:	4413      	add	r3, r2
 80037a0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	f003 0301 	and.w	r3, r3, #1
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d003      	beq.n	80037b4 <put_fat+0xe6>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	091b      	lsrs	r3, r3, #4
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	e00e      	b.n	80037d2 <put_fat+0x104>
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	b25b      	sxtb	r3, r3
 80037ba:	f023 030f 	bic.w	r3, r3, #15
 80037be:	b25a      	sxtb	r2, r3
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	0a1b      	lsrs	r3, r3, #8
 80037c4:	b25b      	sxtb	r3, r3
 80037c6:	f003 030f 	and.w	r3, r3, #15
 80037ca:	b25b      	sxtb	r3, r3
 80037cc:	4313      	orrs	r3, r2
 80037ce:	b25b      	sxtb	r3, r3
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	697a      	ldr	r2, [r7, #20]
 80037d4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2201      	movs	r2, #1
 80037da:	711a      	strb	r2, [r3, #4]
			break;
 80037dc:	e077      	b.n	80038ce <put_fat+0x200>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	6a1a      	ldr	r2, [r3, #32]
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	0a1b      	lsrs	r3, r3, #8
 80037e6:	4413      	add	r3, r2
 80037e8:	4619      	mov	r1, r3
 80037ea:	68f8      	ldr	r0, [r7, #12]
 80037ec:	f7ff fdca 	bl	8003384 <move_window>
 80037f0:	4603      	mov	r3, r0
 80037f2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80037f4:	7ffb      	ldrb	r3, [r7, #31]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d166      	bne.n	80038c8 <put_fat+0x1fa>
			p = &fs->win[clst * 2 % SS(fs)];
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	005b      	lsls	r3, r3, #1
 80037fe:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8003802:	3330      	adds	r3, #48	; 0x30
 8003804:	68fa      	ldr	r2, [r7, #12]
 8003806:	4413      	add	r3, r2
 8003808:	617b      	str	r3, [r7, #20]
			ST_WORD(p, (WORD)val);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	b2da      	uxtb	r2, r3
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	701a      	strb	r2, [r3, #0]
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	3301      	adds	r3, #1
 8003816:	687a      	ldr	r2, [r7, #4]
 8003818:	b292      	uxth	r2, r2
 800381a:	0a12      	lsrs	r2, r2, #8
 800381c:	b292      	uxth	r2, r2
 800381e:	b2d2      	uxtb	r2, r2
 8003820:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2201      	movs	r2, #1
 8003826:	711a      	strb	r2, [r3, #4]
			break;
 8003828:	e051      	b.n	80038ce <put_fat+0x200>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6a1a      	ldr	r2, [r3, #32]
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	09db      	lsrs	r3, r3, #7
 8003832:	4413      	add	r3, r2
 8003834:	4619      	mov	r1, r3
 8003836:	68f8      	ldr	r0, [r7, #12]
 8003838:	f7ff fda4 	bl	8003384 <move_window>
 800383c:	4603      	mov	r3, r0
 800383e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8003840:	7ffb      	ldrb	r3, [r7, #31]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d142      	bne.n	80038cc <put_fat+0x1fe>
			p = &fs->win[clst * 4 % SS(fs)];
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800384e:	3330      	adds	r3, #48	; 0x30
 8003850:	68fa      	ldr	r2, [r7, #12]
 8003852:	4413      	add	r3, r2
 8003854:	617b      	str	r3, [r7, #20]
			val |= LD_DWORD(p) & 0xF0000000;
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	3303      	adds	r3, #3
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	061a      	lsls	r2, r3, #24
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	3302      	adds	r3, #2
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	041b      	lsls	r3, r3, #16
 8003866:	4313      	orrs	r3, r2
 8003868:	697a      	ldr	r2, [r7, #20]
 800386a:	3201      	adds	r2, #1
 800386c:	7812      	ldrb	r2, [r2, #0]
 800386e:	0212      	lsls	r2, r2, #8
 8003870:	4313      	orrs	r3, r2
 8003872:	697a      	ldr	r2, [r7, #20]
 8003874:	7812      	ldrb	r2, [r2, #0]
 8003876:	4313      	orrs	r3, r2
 8003878:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	4313      	orrs	r3, r2
 8003880:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	b2da      	uxtb	r2, r3
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	701a      	strb	r2, [r3, #0]
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	3301      	adds	r3, #1
 800388e:	687a      	ldr	r2, [r7, #4]
 8003890:	b292      	uxth	r2, r2
 8003892:	0a12      	lsrs	r2, r2, #8
 8003894:	b292      	uxth	r2, r2
 8003896:	b2d2      	uxtb	r2, r2
 8003898:	701a      	strb	r2, [r3, #0]
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	3302      	adds	r3, #2
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	0c12      	lsrs	r2, r2, #16
 80038a2:	b2d2      	uxtb	r2, r2
 80038a4:	701a      	strb	r2, [r3, #0]
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	3303      	adds	r3, #3
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	0e12      	lsrs	r2, r2, #24
 80038ae:	b2d2      	uxtb	r2, r2
 80038b0:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2201      	movs	r2, #1
 80038b6:	711a      	strb	r2, [r3, #4]
			break;
 80038b8:	e009      	b.n	80038ce <put_fat+0x200>

		default :
			res = FR_INT_ERR;
 80038ba:	2302      	movs	r3, #2
 80038bc:	77fb      	strb	r3, [r7, #31]
 80038be:	e006      	b.n	80038ce <put_fat+0x200>
			if (res != FR_OK) break;
 80038c0:	bf00      	nop
 80038c2:	e004      	b.n	80038ce <put_fat+0x200>
			if (res != FR_OK) break;
 80038c4:	bf00      	nop
 80038c6:	e002      	b.n	80038ce <put_fat+0x200>
			if (res != FR_OK) break;
 80038c8:	bf00      	nop
 80038ca:	e000      	b.n	80038ce <put_fat+0x200>
			if (res != FR_OK) break;
 80038cc:	bf00      	nop
		}
	}

	return res;
 80038ce:	7ffb      	ldrb	r3, [r7, #31]
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3720      	adds	r7, #32
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d904      	bls.n	80038f2 <remove_chain+0x1a>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	695a      	ldr	r2, [r3, #20]
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d802      	bhi.n	80038f8 <remove_chain+0x20>
		res = FR_INT_ERR;
 80038f2:	2302      	movs	r3, #2
 80038f4:	73fb      	strb	r3, [r7, #15]
 80038f6:	e03d      	b.n	8003974 <remove_chain+0x9c>

	} else {
		res = FR_OK;
 80038f8:	2300      	movs	r3, #0
 80038fa:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 80038fc:	e031      	b.n	8003962 <remove_chain+0x8a>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 80038fe:	6839      	ldr	r1, [r7, #0]
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	f7ff fe2d 	bl	8003560 <get_fat>
 8003906:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d02f      	beq.n	800396e <remove_chain+0x96>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	2b01      	cmp	r3, #1
 8003912:	d102      	bne.n	800391a <remove_chain+0x42>
 8003914:	2302      	movs	r3, #2
 8003916:	73fb      	strb	r3, [r7, #15]
 8003918:	e02c      	b.n	8003974 <remove_chain+0x9c>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003920:	d102      	bne.n	8003928 <remove_chain+0x50>
 8003922:	2301      	movs	r3, #1
 8003924:	73fb      	strb	r3, [r7, #15]
 8003926:	e025      	b.n	8003974 <remove_chain+0x9c>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8003928:	2200      	movs	r2, #0
 800392a:	6839      	ldr	r1, [r7, #0]
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	f7ff fece 	bl	80036ce <put_fat>
 8003932:	4603      	mov	r3, r0
 8003934:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8003936:	7bfb      	ldrb	r3, [r7, #15]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d11a      	bne.n	8003972 <remove_chain+0x9a>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	691b      	ldr	r3, [r3, #16]
 8003940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003944:	d00b      	beq.n	800395e <remove_chain+0x86>
				fs->free_clust++;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	691b      	ldr	r3, [r3, #16]
 800394a:	1c5a      	adds	r2, r3, #1
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	611a      	str	r2, [r3, #16]
				fs->fsi_flag |= 1;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	795b      	ldrb	r3, [r3, #5]
 8003954:	f043 0301 	orr.w	r3, r3, #1
 8003958:	b2da      	uxtb	r2, r3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	715a      	strb	r2, [r3, #5]
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	695a      	ldr	r2, [r3, #20]
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	429a      	cmp	r2, r3
 800396a:	d8c8      	bhi.n	80038fe <remove_chain+0x26>
 800396c:	e002      	b.n	8003974 <remove_chain+0x9c>
			if (nxt == 0) break;				/* Empty cluster? */
 800396e:	bf00      	nop
 8003970:	e000      	b.n	8003974 <remove_chain+0x9c>
			if (res != FR_OK) break;
 8003972:	bf00      	nop
		}
	}

	return res;
 8003974:	7bfb      	ldrb	r3, [r7, #15]
}
 8003976:	4618      	mov	r0, r3
 8003978:	3710      	adds	r7, #16
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}

0800397e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 800397e:	b580      	push	{r7, lr}
 8003980:	b086      	sub	sp, #24
 8003982:	af00      	add	r7, sp, #0
 8003984:	6078      	str	r0, [r7, #4]
 8003986:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d10d      	bne.n	80039aa <create_chain+0x2c>
		scl = fs->last_clust;			/* Get suggested start point */
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	68db      	ldr	r3, [r3, #12]
 8003992:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d004      	beq.n	80039a4 <create_chain+0x26>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	695a      	ldr	r2, [r3, #20]
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d81b      	bhi.n	80039dc <create_chain+0x5e>
 80039a4:	2301      	movs	r3, #1
 80039a6:	613b      	str	r3, [r7, #16]
 80039a8:	e018      	b.n	80039dc <create_chain+0x5e>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 80039aa:	6839      	ldr	r1, [r7, #0]
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f7ff fdd7 	bl	8003560 <get_fat>
 80039b2:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d801      	bhi.n	80039be <create_chain+0x40>
 80039ba:	2301      	movs	r3, #1
 80039bc:	e06e      	b.n	8003a9c <create_chain+0x11e>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039c4:	d101      	bne.n	80039ca <create_chain+0x4c>
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	e068      	b.n	8003a9c <create_chain+0x11e>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	695a      	ldr	r2, [r3, #20]
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	429a      	cmp	r2, r3
 80039d2:	d901      	bls.n	80039d8 <create_chain+0x5a>
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	e061      	b.n	8003a9c <create_chain+0x11e>
		scl = clst;
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	3301      	adds	r3, #1
 80039e4:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	695a      	ldr	r2, [r3, #20]
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d807      	bhi.n	8003a00 <create_chain+0x82>
			ncl = 2;
 80039f0:	2302      	movs	r3, #2
 80039f2:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 80039f4:	697a      	ldr	r2, [r7, #20]
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d901      	bls.n	8003a00 <create_chain+0x82>
 80039fc:	2300      	movs	r3, #0
 80039fe:	e04d      	b.n	8003a9c <create_chain+0x11e>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 8003a00:	6979      	ldr	r1, [r7, #20]
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f7ff fdac 	bl	8003560 <get_fat>
 8003a08:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d00e      	beq.n	8003a2e <create_chain+0xb0>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a16:	d002      	beq.n	8003a1e <create_chain+0xa0>
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d101      	bne.n	8003a22 <create_chain+0xa4>
			return cs;
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	e03c      	b.n	8003a9c <create_chain+0x11e>
		if (ncl == scl) return 0;		/* No free cluster */
 8003a22:	697a      	ldr	r2, [r7, #20]
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d1da      	bne.n	80039e0 <create_chain+0x62>
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	e036      	b.n	8003a9c <create_chain+0x11e>
		if (cs == 0) break;				/* Found a free cluster */
 8003a2e:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8003a30:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8003a34:	6979      	ldr	r1, [r7, #20]
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f7ff fe49 	bl	80036ce <put_fat>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 8003a40:	7bfb      	ldrb	r3, [r7, #15]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d109      	bne.n	8003a5a <create_chain+0xdc>
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d006      	beq.n	8003a5a <create_chain+0xdc>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8003a4c:	697a      	ldr	r2, [r7, #20]
 8003a4e:	6839      	ldr	r1, [r7, #0]
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f7ff fe3c 	bl	80036ce <put_fat>
 8003a56:	4603      	mov	r3, r0
 8003a58:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 8003a5a:	7bfb      	ldrb	r3, [r7, #15]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d114      	bne.n	8003a8a <create_chain+0x10c>
		fs->last_clust = ncl;			/* Update FSINFO */
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	697a      	ldr	r2, [r7, #20]
 8003a64:	60da      	str	r2, [r3, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	691b      	ldr	r3, [r3, #16]
 8003a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a6e:	d014      	beq.n	8003a9a <create_chain+0x11c>
			fs->free_clust--;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	691b      	ldr	r3, [r3, #16]
 8003a74:	1e5a      	subs	r2, r3, #1
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	795b      	ldrb	r3, [r3, #5]
 8003a7e:	f043 0301 	orr.w	r3, r3, #1
 8003a82:	b2da      	uxtb	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	715a      	strb	r2, [r3, #5]
 8003a88:	e007      	b.n	8003a9a <create_chain+0x11c>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8003a8a:	7bfb      	ldrb	r3, [r7, #15]
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d102      	bne.n	8003a96 <create_chain+0x118>
 8003a90:	f04f 33ff 	mov.w	r3, #4294967295
 8003a94:	e000      	b.n	8003a98 <create_chain+0x11a>
 8003a96:	2301      	movs	r3, #1
 8003a98:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 8003a9a:	697b      	ldr	r3, [r7, #20]
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3718      	adds	r7, #24
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b086      	sub	sp, #24
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	b29a      	uxth	r2, r3
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	80da      	strh	r2, [r3, #6]
	clst = dp->sclust;		/* Table start cluster (0:root) */
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d005      	beq.n	8003ace <dir_sdi+0x2a>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	695a      	ldr	r2, [r3, #20]
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	429a      	cmp	r2, r3
 8003acc:	d801      	bhi.n	8003ad2 <dir_sdi+0x2e>
		return FR_INT_ERR;
 8003ace:	2302      	movs	r3, #2
 8003ad0:	e063      	b.n	8003b9a <dir_sdi+0xf6>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d108      	bne.n	8003aea <dir_sdi+0x46>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	781b      	ldrb	r3, [r3, #0]
 8003ade:	2b03      	cmp	r3, #3
 8003ae0:	d103      	bne.n	8003aea <dir_sdi+0x46>
		clst = dp->fs->dirbase;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae8:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d10d      	bne.n	8003b0c <dir_sdi+0x68>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	891b      	ldrh	r3, [r3, #8]
 8003af6:	461a      	mov	r2, r3
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d801      	bhi.n	8003b02 <dir_sdi+0x5e>
			return FR_INT_ERR;
 8003afe:	2302      	movs	r3, #2
 8003b00:	e04b      	b.n	8003b9a <dir_sdi+0xf6>
		sect = dp->fs->dirbase;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b08:	613b      	str	r3, [r7, #16]
 8003b0a:	e02c      	b.n	8003b66 <dir_sdi+0xc2>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIR * dp->fs->csize;	/* Entries per cluster */
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	789b      	ldrb	r3, [r3, #2]
 8003b12:	011b      	lsls	r3, r3, #4
 8003b14:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 8003b16:	e01b      	b.n	8003b50 <dir_sdi+0xac>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	6979      	ldr	r1, [r7, #20]
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f7ff fd1e 	bl	8003560 <get_fat>
 8003b24:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b2c:	d101      	bne.n	8003b32 <dir_sdi+0x8e>
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e033      	b.n	8003b9a <dir_sdi+0xf6>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d905      	bls.n	8003b44 <dir_sdi+0xa0>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	695a      	ldr	r2, [r3, #20]
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d801      	bhi.n	8003b48 <dir_sdi+0xa4>
				return FR_INT_ERR;
 8003b44:	2302      	movs	r3, #2
 8003b46:	e028      	b.n	8003b9a <dir_sdi+0xf6>
			idx -= ic;
 8003b48:	683a      	ldr	r2, [r7, #0]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 8003b50:	683a      	ldr	r2, [r7, #0]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	429a      	cmp	r2, r3
 8003b56:	d2df      	bcs.n	8003b18 <dir_sdi+0x74>
		}
		sect = clust2sect(dp->fs, clst);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	6979      	ldr	r1, [r7, #20]
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f7ff fcdf 	bl	8003522 <clust2sect>
 8003b64:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	697a      	ldr	r2, [r7, #20]
 8003b6a:	60da      	str	r2, [r3, #12]
	if (!sect) return FR_INT_ERR;
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d101      	bne.n	8003b76 <dir_sdi+0xd2>
 8003b72:	2302      	movs	r3, #2
 8003b74:	e011      	b.n	8003b9a <dir_sdi+0xf6>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIR);					/* Sector# of the directory entry */
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	091a      	lsrs	r2, r3, #4
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	441a      	add	r2, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	611a      	str	r2, [r3, #16]
	dp->dir = dp->fs->win + (idx % (SS(dp->fs) / SZ_DIR)) * SZ_DIR;	/* Ptr to the entry in the sector */
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	f003 030f 	and.w	r3, r3, #15
 8003b90:	015b      	lsls	r3, r3, #5
 8003b92:	441a      	add	r2, r3
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	615a      	str	r2, [r3, #20]

	return FR_OK;
 8003b98:	2300      	movs	r3, #0
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3718      	adds	r7, #24
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}

08003ba2 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8003ba2:	b590      	push	{r4, r7, lr}
 8003ba4:	b087      	sub	sp, #28
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	6078      	str	r0, [r7, #4]
 8003baa:	6039      	str	r1, [r7, #0]
	DWORD clst;
	UINT i;


	i = dp->index + 1;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	88db      	ldrh	r3, [r3, #6]
 8003bb0:	3301      	adds	r3, #1
 8003bb2:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d003      	beq.n	8003bc4 <dir_next+0x22>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	691b      	ldr	r3, [r3, #16]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d101      	bne.n	8003bc8 <dir_next+0x26>
		return FR_NO_FILE;
 8003bc4:	2304      	movs	r3, #4
 8003bc6:	e0bb      	b.n	8003d40 <dir_next+0x19e>

	if (!(i % (SS(dp->fs) / SZ_DIR))) {	/* Sector changed? */
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f003 030f 	and.w	r3, r3, #15
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	f040 80a6 	bne.w	8003d20 <dir_next+0x17e>
		dp->sect++;					/* Next sector */
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	691b      	ldr	r3, [r3, #16]
 8003bd8:	1c5a      	adds	r2, r3, #1
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	611a      	str	r2, [r3, #16]

		if (!dp->clust) {		/* Static table */
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d109      	bne.n	8003bfa <dir_next+0x58>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	891b      	ldrh	r3, [r3, #8]
 8003bec:	461a      	mov	r2, r3
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	f200 8095 	bhi.w	8003d20 <dir_next+0x17e>
				return FR_NO_FILE;
 8003bf6:	2304      	movs	r3, #4
 8003bf8:	e0a2      	b.n	8003d40 <dir_next+0x19e>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIR)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	091b      	lsrs	r3, r3, #4
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	6812      	ldr	r2, [r2, #0]
 8003c02:	7892      	ldrb	r2, [r2, #2]
 8003c04:	3a01      	subs	r2, #1
 8003c06:	4013      	ands	r3, r2
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	f040 8089 	bne.w	8003d20 <dir_next+0x17e>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	68db      	ldr	r3, [r3, #12]
 8003c16:	4619      	mov	r1, r3
 8003c18:	4610      	mov	r0, r2
 8003c1a:	f7ff fca1 	bl	8003560 <get_fat>
 8003c1e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d801      	bhi.n	8003c2a <dir_next+0x88>
 8003c26:	2302      	movs	r3, #2
 8003c28:	e08a      	b.n	8003d40 <dir_next+0x19e>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c30:	d101      	bne.n	8003c36 <dir_next+0x94>
 8003c32:	2301      	movs	r3, #1
 8003c34:	e084      	b.n	8003d40 <dir_next+0x19e>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	695a      	ldr	r2, [r3, #20]
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d862      	bhi.n	8003d08 <dir_next+0x166>
#if !_FS_READONLY
					UINT c;
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d101      	bne.n	8003c4c <dir_next+0xaa>
 8003c48:	2304      	movs	r3, #4
 8003c4a:	e079      	b.n	8003d40 <dir_next+0x19e>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	4619      	mov	r1, r3
 8003c56:	4610      	mov	r0, r2
 8003c58:	f7ff fe91 	bl	800397e <create_chain>
 8003c5c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d101      	bne.n	8003c68 <dir_next+0xc6>
 8003c64:	2307      	movs	r3, #7
 8003c66:	e06b      	b.n	8003d40 <dir_next+0x19e>
					if (clst == 1) return FR_INT_ERR;
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d101      	bne.n	8003c72 <dir_next+0xd0>
 8003c6e:	2302      	movs	r3, #2
 8003c70:	e066      	b.n	8003d40 <dir_next+0x19e>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c78:	d101      	bne.n	8003c7e <dir_next+0xdc>
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e060      	b.n	8003d40 <dir_next+0x19e>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4618      	mov	r0, r3
 8003c84:	f7ff fb3a 	bl	80032fc <sync_window>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d001      	beq.n	8003c92 <dir_next+0xf0>
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e056      	b.n	8003d40 <dir_next+0x19e>
					mem_set(dp->fs->win, 0, SS(dp->fs));		/* Clear window buffer */
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	3330      	adds	r3, #48	; 0x30
 8003c98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c9c:	2100      	movs	r1, #0
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7ff fad0 	bl	8003244 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681c      	ldr	r4, [r3, #0]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	6979      	ldr	r1, [r7, #20]
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f7ff fc37 	bl	8003522 <clust2sect>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	62e3      	str	r3, [r4, #44]	; 0x2c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8003cb8:	2300      	movs	r3, #0
 8003cba:	613b      	str	r3, [r7, #16]
 8003cbc:	e015      	b.n	8003cea <dir_next+0x148>
						dp->fs->wflag = 1;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	711a      	strb	r2, [r3, #4]
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f7ff fb16 	bl	80032fc <sync_window>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d001      	beq.n	8003cda <dir_next+0x138>
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e032      	b.n	8003d40 <dir_next+0x19e>
						dp->fs->winsect++;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ce0:	3201      	adds	r2, #1
 8003ce2:	62da      	str	r2, [r3, #44]	; 0x2c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	3301      	adds	r3, #1
 8003ce8:	613b      	str	r3, [r7, #16]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	789b      	ldrb	r3, [r3, #2]
 8003cf0:	461a      	mov	r2, r3
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d8e2      	bhi.n	8003cbe <dir_next+0x11c>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	6812      	ldr	r2, [r2, #0]
 8003d00:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003d02:	693a      	ldr	r2, [r7, #16]
 8003d04:	1a8a      	subs	r2, r1, r2
 8003d06:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	697a      	ldr	r2, [r7, #20]
 8003d0c:	60da      	str	r2, [r3, #12]
				dp->sect = clust2sect(dp->fs, clst);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	6979      	ldr	r1, [r7, #20]
 8003d14:	4618      	mov	r0, r3
 8003d16:	f7ff fc04 	bl	8003522 <clust2sect>
 8003d1a:	4602      	mov	r2, r0
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	611a      	str	r2, [r3, #16]
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	b29a      	uxth	r2, r3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	80da      	strh	r2, [r3, #6]
	dp->dir = dp->fs->win + (i % (SS(dp->fs) / SZ_DIR)) * SZ_DIR;	/* Current entry in the window */
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f003 030f 	and.w	r3, r3, #15
 8003d36:	015b      	lsls	r3, r3, #5
 8003d38:	441a      	add	r2, r3
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	615a      	str	r2, [r3, #20]

	return FR_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	371c      	adds	r7, #28
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd90      	pop	{r4, r7, pc}

08003d48 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 8003d52:	2100      	movs	r1, #0
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f7ff fea5 	bl	8003aa4 <dir_sdi>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8003d5e:	7bfb      	ldrb	r3, [r7, #15]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d12d      	bne.n	8003dc0 <dir_alloc+0x78>
		n = 0;
 8003d64:	2300      	movs	r3, #0
 8003d66:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	691b      	ldr	r3, [r3, #16]
 8003d70:	4619      	mov	r1, r3
 8003d72:	4610      	mov	r0, r2
 8003d74:	f7ff fb06 	bl	8003384 <move_window>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8003d7c:	7bfb      	ldrb	r3, [r7, #15]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d11d      	bne.n	8003dbe <dir_alloc+0x76>
			if (dp->dir[0] == DDE || dp->dir[0] == 0) {	/* Is it a free entry? */
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	695b      	ldr	r3, [r3, #20]
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	2be5      	cmp	r3, #229	; 0xe5
 8003d8a:	d004      	beq.n	8003d96 <dir_alloc+0x4e>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	695b      	ldr	r3, [r3, #20]
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d107      	bne.n	8003da6 <dir_alloc+0x5e>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	3301      	adds	r3, #1
 8003d9a:	60bb      	str	r3, [r7, #8]
 8003d9c:	68ba      	ldr	r2, [r7, #8]
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d102      	bne.n	8003daa <dir_alloc+0x62>
 8003da4:	e00c      	b.n	8003dc0 <dir_alloc+0x78>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8003da6:	2300      	movs	r3, #0
 8003da8:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8003daa:	2101      	movs	r1, #1
 8003dac:	6878      	ldr	r0, [r7, #4]
 8003dae:	f7ff fef8 	bl	8003ba2 <dir_next>
 8003db2:	4603      	mov	r3, r0
 8003db4:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 8003db6:	7bfb      	ldrb	r3, [r7, #15]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d0d5      	beq.n	8003d68 <dir_alloc+0x20>
 8003dbc:	e000      	b.n	8003dc0 <dir_alloc+0x78>
			if (res != FR_OK) break;
 8003dbe:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8003dc0:	7bfb      	ldrb	r3, [r7, #15]
 8003dc2:	2b04      	cmp	r3, #4
 8003dc4:	d101      	bne.n	8003dca <dir_alloc+0x82>
 8003dc6:	2307      	movs	r3, #7
 8003dc8:	73fb      	strb	r3, [r7, #15]
	return res;
 8003dca:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3710      	adds	r7, #16
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}

08003dd4 <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b085      	sub	sp, #20
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
 8003ddc:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir+DIR_FstClusLO);
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	331b      	adds	r3, #27
 8003de2:	781b      	ldrb	r3, [r3, #0]
 8003de4:	021b      	lsls	r3, r3, #8
 8003de6:	b21a      	sxth	r2, r3
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	331a      	adds	r3, #26
 8003dec:	781b      	ldrb	r3, [r3, #0]
 8003dee:	b21b      	sxth	r3, r3
 8003df0:	4313      	orrs	r3, r2
 8003df2:	b21b      	sxth	r3, r3
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	781b      	ldrb	r3, [r3, #0]
 8003dfc:	2b03      	cmp	r3, #3
 8003dfe:	d10f      	bne.n	8003e20 <ld_clust+0x4c>
		cl |= (DWORD)LD_WORD(dir+DIR_FstClusHI) << 16;
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	3315      	adds	r3, #21
 8003e04:	781b      	ldrb	r3, [r3, #0]
 8003e06:	021b      	lsls	r3, r3, #8
 8003e08:	b21a      	sxth	r2, r3
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	3314      	adds	r3, #20
 8003e0e:	781b      	ldrb	r3, [r3, #0]
 8003e10:	b21b      	sxth	r3, r3
 8003e12:	4313      	orrs	r3, r2
 8003e14:	b21b      	sxth	r3, r3
 8003e16:	b29b      	uxth	r3, r3
 8003e18:	041b      	lsls	r3, r3, #16
 8003e1a:	68fa      	ldr	r2, [r7, #12]
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	60fb      	str	r3, [r7, #12]

	return cl;
 8003e20:	68fb      	ldr	r3, [r7, #12]
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3714      	adds	r7, #20
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr

08003e2e <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 8003e2e:	b480      	push	{r7}
 8003e30:	b083      	sub	sp, #12
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	6078      	str	r0, [r7, #4]
 8003e36:	6039      	str	r1, [r7, #0]
	ST_WORD(dir+DIR_FstClusLO, cl);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	331a      	adds	r3, #26
 8003e3c:	683a      	ldr	r2, [r7, #0]
 8003e3e:	b2d2      	uxtb	r2, r2
 8003e40:	701a      	strb	r2, [r3, #0]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	331b      	adds	r3, #27
 8003e46:	683a      	ldr	r2, [r7, #0]
 8003e48:	b292      	uxth	r2, r2
 8003e4a:	0a12      	lsrs	r2, r2, #8
 8003e4c:	b292      	uxth	r2, r2
 8003e4e:	b2d2      	uxtb	r2, r2
 8003e50:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir+DIR_FstClusHI, cl >> 16);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	3314      	adds	r3, #20
 8003e56:	683a      	ldr	r2, [r7, #0]
 8003e58:	0c12      	lsrs	r2, r2, #16
 8003e5a:	b2d2      	uxtb	r2, r2
 8003e5c:	701a      	strb	r2, [r3, #0]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	3315      	adds	r3, #21
 8003e62:	683a      	ldr	r2, [r7, #0]
 8003e64:	0c12      	lsrs	r2, r2, #16
 8003e66:	b292      	uxth	r2, r2
 8003e68:	0a12      	lsrs	r2, r2, #8
 8003e6a:	b292      	uxth	r2, r2
 8003e6c:	b2d2      	uxtb	r2, r2
 8003e6e:	701a      	strb	r2, [r3, #0]
}
 8003e70:	bf00      	nop
 8003e72:	370c      	adds	r7, #12
 8003e74:	46bd      	mov	sp, r7
 8003e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7a:	4770      	bx	lr

08003e7c <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b086      	sub	sp, #24
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8003e84:	2100      	movs	r1, #0
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f7ff fe0c 	bl	8003aa4 <dir_sdi>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8003e90:	7dfb      	ldrb	r3, [r7, #23]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d001      	beq.n	8003e9a <dir_find+0x1e>
 8003e96:	7dfb      	ldrb	r3, [r7, #23]
 8003e98:	e037      	b.n	8003f0a <dir_find+0x8e>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	691b      	ldr	r3, [r3, #16]
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	4610      	mov	r0, r2
 8003ea6:	f7ff fa6d 	bl	8003384 <move_window>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8003eae:	7dfb      	ldrb	r3, [r7, #23]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d126      	bne.n	8003f02 <dir_find+0x86>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	695b      	ldr	r3, [r3, #20]
 8003eb8:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	781b      	ldrb	r3, [r3, #0]
 8003ebe:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8003ec0:	7bfb      	ldrb	r3, [r7, #15]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d102      	bne.n	8003ecc <dir_find+0x50>
 8003ec6:	2304      	movs	r3, #4
 8003ec8:	75fb      	strb	r3, [r7, #23]
 8003eca:	e01d      	b.n	8003f08 <dir_find+0x8c>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	330b      	adds	r3, #11
 8003ed0:	781b      	ldrb	r3, [r3, #0]
 8003ed2:	f003 0308 	and.w	r3, r3, #8
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d109      	bne.n	8003eee <dir_find+0x72>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	699b      	ldr	r3, [r3, #24]
 8003ede:	220b      	movs	r2, #11
 8003ee0:	4619      	mov	r1, r3
 8003ee2:	6938      	ldr	r0, [r7, #16]
 8003ee4:	f7ff f9c8 	bl	8003278 <mem_cmp>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d00b      	beq.n	8003f06 <dir_find+0x8a>
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 8003eee:	2100      	movs	r1, #0
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	f7ff fe56 	bl	8003ba2 <dir_next>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8003efa:	7dfb      	ldrb	r3, [r7, #23]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d0cc      	beq.n	8003e9a <dir_find+0x1e>
 8003f00:	e002      	b.n	8003f08 <dir_find+0x8c>
		if (res != FR_OK) break;
 8003f02:	bf00      	nop
 8003f04:	e000      	b.n	8003f08 <dir_find+0x8c>
			break;
 8003f06:	bf00      	nop

	return res;
 8003f08:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3718      	adds	r7, #24
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8003f12:	b580      	push	{r7, lr}
 8003f14:	b084      	sub	sp, #16
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
				res = dir_next(dp, 0);	/* Next entry */
			} while (res == FR_OK && --nent);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8003f1a:	2101      	movs	r1, #1
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f7ff ff13 	bl	8003d48 <dir_alloc>
 8003f22:	4603      	mov	r3, r0
 8003f24:	73fb      	strb	r3, [r7, #15]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 8003f26:	7bfb      	ldrb	r3, [r7, #15]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d11f      	bne.n	8003f6c <dir_register+0x5a>
		res = move_window(dp->fs, dp->sect);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	691b      	ldr	r3, [r3, #16]
 8003f34:	4619      	mov	r1, r3
 8003f36:	4610      	mov	r0, r2
 8003f38:	f7ff fa24 	bl	8003384 <move_window>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8003f40:	7bfb      	ldrb	r3, [r7, #15]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d112      	bne.n	8003f6c <dir_register+0x5a>
			mem_set(dp->dir, 0, SZ_DIR);	/* Clean the entry */
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	2220      	movs	r2, #32
 8003f4c:	2100      	movs	r1, #0
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f7ff f978 	bl	8003244 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6958      	ldr	r0, [r3, #20]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	699b      	ldr	r3, [r3, #24]
 8003f5c:	220b      	movs	r2, #11
 8003f5e:	4619      	mov	r1, r3
 8003f60:	f7ff f952 	bl	8003208 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	2201      	movs	r2, #1
 8003f6a:	711a      	strb	r2, [r3, #4]
		}
	}

	return res;
 8003f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3710      	adds	r7, #16
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
	...

08003f78 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b088      	sub	sp, #32
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
 8003f80:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	60fb      	str	r3, [r7, #12]
 8003f88:	e002      	b.n	8003f90 <create_name+0x18>
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	3301      	adds	r3, #1
 8003f8e:	60fb      	str	r3, [r7, #12]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	781b      	ldrb	r3, [r3, #0]
 8003f94:	2b2f      	cmp	r3, #47	; 0x2f
 8003f96:	d0f8      	beq.n	8003f8a <create_name+0x12>
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	781b      	ldrb	r3, [r3, #0]
 8003f9c:	2b5c      	cmp	r3, #92	; 0x5c
 8003f9e:	d0f4      	beq.n	8003f8a <create_name+0x12>
	sfn = dp->fn;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	699b      	ldr	r3, [r3, #24]
 8003fa4:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8003fa6:	220b      	movs	r2, #11
 8003fa8:	2120      	movs	r1, #32
 8003faa:	68b8      	ldr	r0, [r7, #8]
 8003fac:	f7ff f94a 	bl	8003244 <mem_set>
	si = i = b = 0; ni = 8;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	77fb      	strb	r3, [r7, #31]
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	613b      	str	r3, [r7, #16]
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	617b      	str	r3, [r7, #20]
 8003fbc:	2308      	movs	r3, #8
 8003fbe:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	1c5a      	adds	r2, r3, #1
 8003fc4:	617a      	str	r2, [r7, #20]
 8003fc6:	68fa      	ldr	r2, [r7, #12]
 8003fc8:	4413      	add	r3, r2
 8003fca:	781b      	ldrb	r3, [r3, #0]
 8003fcc:	77bb      	strb	r3, [r7, #30]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 8003fce:	7fbb      	ldrb	r3, [r7, #30]
 8003fd0:	2b20      	cmp	r3, #32
 8003fd2:	d953      	bls.n	800407c <create_name+0x104>
 8003fd4:	7fbb      	ldrb	r3, [r7, #30]
 8003fd6:	2b2f      	cmp	r3, #47	; 0x2f
 8003fd8:	d050      	beq.n	800407c <create_name+0x104>
 8003fda:	7fbb      	ldrb	r3, [r7, #30]
 8003fdc:	2b5c      	cmp	r3, #92	; 0x5c
 8003fde:	d04d      	beq.n	800407c <create_name+0x104>
		if (c == '.' || i >= ni) {
 8003fe0:	7fbb      	ldrb	r3, [r7, #30]
 8003fe2:	2b2e      	cmp	r3, #46	; 0x2e
 8003fe4:	d003      	beq.n	8003fee <create_name+0x76>
 8003fe6:	693a      	ldr	r2, [r7, #16]
 8003fe8:	69bb      	ldr	r3, [r7, #24]
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d30f      	bcc.n	800400e <create_name+0x96>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8003fee:	69bb      	ldr	r3, [r7, #24]
 8003ff0:	2b08      	cmp	r3, #8
 8003ff2:	d102      	bne.n	8003ffa <create_name+0x82>
 8003ff4:	7fbb      	ldrb	r3, [r7, #30]
 8003ff6:	2b2e      	cmp	r3, #46	; 0x2e
 8003ff8:	d001      	beq.n	8003ffe <create_name+0x86>
 8003ffa:	2306      	movs	r3, #6
 8003ffc:	e073      	b.n	80040e6 <create_name+0x16e>
			i = 8; ni = 11;
 8003ffe:	2308      	movs	r3, #8
 8004000:	613b      	str	r3, [r7, #16]
 8004002:	230b      	movs	r3, #11
 8004004:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 8004006:	7ffb      	ldrb	r3, [r7, #31]
 8004008:	009b      	lsls	r3, r3, #2
 800400a:	77fb      	strb	r3, [r7, #31]
 800400c:	e035      	b.n	800407a <create_name+0x102>
		}
		if (c >= 0x80) {				/* Extended character? */
 800400e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8004012:	2b00      	cmp	r3, #0
 8004014:	da08      	bge.n	8004028 <create_name+0xb0>
			b |= 3;						/* Eliminate NT flag */
 8004016:	7ffb      	ldrb	r3, [r7, #31]
 8004018:	f043 0303 	orr.w	r3, r3, #3
 800401c:	77fb      	strb	r3, [r7, #31]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800401e:	7fbb      	ldrb	r3, [r7, #30]
 8004020:	3b80      	subs	r3, #128	; 0x80
 8004022:	4a33      	ldr	r2, [pc, #204]	; (80040f0 <create_name+0x178>)
 8004024:	5cd3      	ldrb	r3, [r2, r3]
 8004026:	77bb      	strb	r3, [r7, #30]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* Single byte code */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 8004028:	7fbb      	ldrb	r3, [r7, #30]
 800402a:	4619      	mov	r1, r3
 800402c:	4831      	ldr	r0, [pc, #196]	; (80040f4 <create_name+0x17c>)
 800402e:	f7ff f94a 	bl	80032c6 <chk_chr>
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	d001      	beq.n	800403c <create_name+0xc4>
				return FR_INVALID_NAME;
 8004038:	2306      	movs	r3, #6
 800403a:	e054      	b.n	80040e6 <create_name+0x16e>
			if (IsUpper(c)) {			/* ASCII large capital? */
 800403c:	7fbb      	ldrb	r3, [r7, #30]
 800403e:	2b40      	cmp	r3, #64	; 0x40
 8004040:	d907      	bls.n	8004052 <create_name+0xda>
 8004042:	7fbb      	ldrb	r3, [r7, #30]
 8004044:	2b5a      	cmp	r3, #90	; 0x5a
 8004046:	d804      	bhi.n	8004052 <create_name+0xda>
				b |= 2;
 8004048:	7ffb      	ldrb	r3, [r7, #31]
 800404a:	f043 0302 	orr.w	r3, r3, #2
 800404e:	77fb      	strb	r3, [r7, #31]
 8004050:	e00c      	b.n	800406c <create_name+0xf4>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 8004052:	7fbb      	ldrb	r3, [r7, #30]
 8004054:	2b60      	cmp	r3, #96	; 0x60
 8004056:	d909      	bls.n	800406c <create_name+0xf4>
 8004058:	7fbb      	ldrb	r3, [r7, #30]
 800405a:	2b7a      	cmp	r3, #122	; 0x7a
 800405c:	d806      	bhi.n	800406c <create_name+0xf4>
					b |= 1; c -= 0x20;
 800405e:	7ffb      	ldrb	r3, [r7, #31]
 8004060:	f043 0301 	orr.w	r3, r3, #1
 8004064:	77fb      	strb	r3, [r7, #31]
 8004066:	7fbb      	ldrb	r3, [r7, #30]
 8004068:	3b20      	subs	r3, #32
 800406a:	77bb      	strb	r3, [r7, #30]
				}
			}
			sfn[i++] = c;
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	1c5a      	adds	r2, r3, #1
 8004070:	613a      	str	r2, [r7, #16]
 8004072:	68ba      	ldr	r2, [r7, #8]
 8004074:	4413      	add	r3, r2
 8004076:	7fba      	ldrb	r2, [r7, #30]
 8004078:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800407a:	e7a1      	b.n	8003fc0 <create_name+0x48>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800407c:	68fa      	ldr	r2, [r7, #12]
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	441a      	add	r2, r3
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8004086:	7fbb      	ldrb	r3, [r7, #30]
 8004088:	2b20      	cmp	r3, #32
 800408a:	d801      	bhi.n	8004090 <create_name+0x118>
 800408c:	2304      	movs	r3, #4
 800408e:	e000      	b.n	8004092 <create_name+0x11a>
 8004090:	2300      	movs	r3, #0
 8004092:	77bb      	strb	r3, [r7, #30]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d101      	bne.n	800409e <create_name+0x126>
 800409a:	2306      	movs	r3, #6
 800409c:	e023      	b.n	80040e6 <create_name+0x16e>
	if (sfn[0] == DDE) sfn[0] = NDDE;	/* When first character collides with DDE, replace it with 0x05 */
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	2be5      	cmp	r3, #229	; 0xe5
 80040a4:	d102      	bne.n	80040ac <create_name+0x134>
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	2205      	movs	r2, #5
 80040aa:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	2b08      	cmp	r3, #8
 80040b0:	d102      	bne.n	80040b8 <create_name+0x140>
 80040b2:	7ffb      	ldrb	r3, [r7, #31]
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	77fb      	strb	r3, [r7, #31]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 80040b8:	7ffb      	ldrb	r3, [r7, #31]
 80040ba:	f003 0303 	and.w	r3, r3, #3
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d103      	bne.n	80040ca <create_name+0x152>
 80040c2:	7fbb      	ldrb	r3, [r7, #30]
 80040c4:	f043 0310 	orr.w	r3, r3, #16
 80040c8:	77bb      	strb	r3, [r7, #30]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 80040ca:	7ffb      	ldrb	r3, [r7, #31]
 80040cc:	f003 030c 	and.w	r3, r3, #12
 80040d0:	2b04      	cmp	r3, #4
 80040d2:	d103      	bne.n	80040dc <create_name+0x164>
 80040d4:	7fbb      	ldrb	r3, [r7, #30]
 80040d6:	f043 0308 	orr.w	r3, r3, #8
 80040da:	77bb      	strb	r3, [r7, #30]

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	330b      	adds	r3, #11
 80040e0:	7fba      	ldrb	r2, [r7, #30]
 80040e2:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80040e4:	2300      	movs	r3, #0
#endif
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3720      	adds	r7, #32
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	0800ba80 	.word	0x0800ba80
 80040f4:	0800b768 	.word	0x0800b768

080040f8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b084      	sub	sp, #16
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	781b      	ldrb	r3, [r3, #0]
 8004106:	2b2f      	cmp	r3, #47	; 0x2f
 8004108:	d003      	beq.n	8004112 <follow_path+0x1a>
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	781b      	ldrb	r3, [r3, #0]
 800410e:	2b5c      	cmp	r3, #92	; 0x5c
 8004110:	d102      	bne.n	8004118 <follow_path+0x20>
		path++;
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	3301      	adds	r3, #1
 8004116:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2200      	movs	r2, #0
 800411c:	609a      	str	r2, [r3, #8]
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	781b      	ldrb	r3, [r3, #0]
 8004122:	2b1f      	cmp	r3, #31
 8004124:	d809      	bhi.n	800413a <follow_path+0x42>
		res = dir_sdi(dp, 0);
 8004126:	2100      	movs	r1, #0
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	f7ff fcbb 	bl	8003aa4 <dir_sdi>
 800412e:	4603      	mov	r3, r0
 8004130:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2200      	movs	r2, #0
 8004136:	615a      	str	r2, [r3, #20]
 8004138:	e041      	b.n	80041be <follow_path+0xc6>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800413a:	463b      	mov	r3, r7
 800413c:	4619      	mov	r1, r3
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f7ff ff1a 	bl	8003f78 <create_name>
 8004144:	4603      	mov	r3, r0
 8004146:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8004148:	7bfb      	ldrb	r3, [r7, #15]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d132      	bne.n	80041b4 <follow_path+0xbc>
			res = dir_find(dp);				/* Find an object with the sagment name */
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f7ff fe94 	bl	8003e7c <dir_find>
 8004154:	4603      	mov	r3, r0
 8004156:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	699b      	ldr	r3, [r3, #24]
 800415c:	7adb      	ldrb	r3, [r3, #11]
 800415e:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 8004160:	7bfb      	ldrb	r3, [r7, #15]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d00a      	beq.n	800417c <follow_path+0x84>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8004166:	7bfb      	ldrb	r3, [r7, #15]
 8004168:	2b04      	cmp	r3, #4
 800416a:	d125      	bne.n	80041b8 <follow_path+0xc0>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800416c:	7bbb      	ldrb	r3, [r7, #14]
 800416e:	f003 0304 	and.w	r3, r3, #4
 8004172:	2b00      	cmp	r3, #0
 8004174:	d120      	bne.n	80041b8 <follow_path+0xc0>
 8004176:	2305      	movs	r3, #5
 8004178:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 800417a:	e01d      	b.n	80041b8 <follow_path+0xc0>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800417c:	7bbb      	ldrb	r3, [r7, #14]
 800417e:	f003 0304 	and.w	r3, r3, #4
 8004182:	2b00      	cmp	r3, #0
 8004184:	d11a      	bne.n	80041bc <follow_path+0xc4>
			dir = dp->dir;						/* Follow the sub-directory */
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	695b      	ldr	r3, [r3, #20]
 800418a:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	330b      	adds	r3, #11
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	f003 0310 	and.w	r3, r3, #16
 8004196:	2b00      	cmp	r3, #0
 8004198:	d102      	bne.n	80041a0 <follow_path+0xa8>
				res = FR_NO_PATH; break;
 800419a:	2305      	movs	r3, #5
 800419c:	73fb      	strb	r3, [r7, #15]
 800419e:	e00e      	b.n	80041be <follow_path+0xc6>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	68b9      	ldr	r1, [r7, #8]
 80041a6:	4618      	mov	r0, r3
 80041a8:	f7ff fe14 	bl	8003dd4 <ld_clust>
 80041ac:	4602      	mov	r2, r0
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80041b2:	e7c2      	b.n	800413a <follow_path+0x42>
			if (res != FR_OK) break;
 80041b4:	bf00      	nop
 80041b6:	e002      	b.n	80041be <follow_path+0xc6>
				break;
 80041b8:	bf00      	nop
 80041ba:	e000      	b.n	80041be <follow_path+0xc6>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80041bc:	bf00      	nop
		}
	}

	return res;
 80041be:	7bfb      	ldrb	r3, [r7, #15]
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3710      	adds	r7, #16
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b087      	sub	sp, #28
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80041d0:	f04f 33ff 	mov.w	r3, #4294967295
 80041d4:	613b      	str	r3, [r7, #16]


	if (*path) {	/* If the pointer is not a null */
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d031      	beq.n	8004242 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	617b      	str	r3, [r7, #20]
 80041e4:	e002      	b.n	80041ec <get_ldnumber+0x24>
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	3301      	adds	r3, #1
 80041ea:	617b      	str	r3, [r7, #20]
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	781b      	ldrb	r3, [r3, #0]
 80041f0:	2b20      	cmp	r3, #32
 80041f2:	d903      	bls.n	80041fc <get_ldnumber+0x34>
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	2b3a      	cmp	r3, #58	; 0x3a
 80041fa:	d1f4      	bne.n	80041e6 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	781b      	ldrb	r3, [r3, #0]
 8004200:	2b3a      	cmp	r3, #58	; 0x3a
 8004202:	d11c      	bne.n	800423e <get_ldnumber+0x76>
			tp = *path;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	1c5a      	adds	r2, r3, #1
 800420e:	60fa      	str	r2, [r7, #12]
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	3b30      	subs	r3, #48	; 0x30
 8004214:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	2b09      	cmp	r3, #9
 800421a:	d80e      	bhi.n	800423a <get_ldnumber+0x72>
 800421c:	68fa      	ldr	r2, [r7, #12]
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	429a      	cmp	r2, r3
 8004222:	d10a      	bne.n	800423a <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d107      	bne.n	800423a <get_ldnumber+0x72>
					vol = (int)i;
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	3301      	adds	r3, #1
 8004232:	617b      	str	r3, [r7, #20]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	697a      	ldr	r2, [r7, #20]
 8004238:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
#endif
			}
			return vol;
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	e002      	b.n	8004244 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800423e:	2300      	movs	r3, #0
 8004240:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8004242:	693b      	ldr	r3, [r7, #16]
}
 8004244:	4618      	mov	r0, r3
 8004246:	371c      	adds	r7, #28
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr

08004250 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b082      	sub	sp, #8
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
 8004258:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2200      	movs	r2, #0
 800425e:	711a      	strb	r2, [r3, #4]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f04f 32ff 	mov.w	r2, #4294967295
 8004266:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8004268:	6839      	ldr	r1, [r7, #0]
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f7ff f88a 	bl	8003384 <move_window>
 8004270:	4603      	mov	r3, r0
 8004272:	2b00      	cmp	r3, #0
 8004274:	d001      	beq.n	800427a <check_fs+0x2a>
		return 3;
 8004276:	2303      	movs	r3, #3
 8004278:	e04a      	b.n	8004310 <check_fs+0xc0>

	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f203 232e 	addw	r3, r3, #558	; 0x22e
 8004280:	3301      	adds	r3, #1
 8004282:	781b      	ldrb	r3, [r3, #0]
 8004284:	021b      	lsls	r3, r3, #8
 8004286:	b21a      	sxth	r2, r3
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f893 322e 	ldrb.w	r3, [r3, #558]	; 0x22e
 800428e:	b21b      	sxth	r3, r3
 8004290:	4313      	orrs	r3, r2
 8004292:	b21b      	sxth	r3, r3
 8004294:	4a20      	ldr	r2, [pc, #128]	; (8004318 <check_fs+0xc8>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d001      	beq.n	800429e <check_fs+0x4e>
		return 2;
 800429a:	2302      	movs	r3, #2
 800429c:	e038      	b.n	8004310 <check_fs+0xc0>

	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	3366      	adds	r3, #102	; 0x66
 80042a2:	3303      	adds	r3, #3
 80042a4:	781b      	ldrb	r3, [r3, #0]
 80042a6:	061a      	lsls	r2, r3, #24
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	3366      	adds	r3, #102	; 0x66
 80042ac:	3302      	adds	r3, #2
 80042ae:	781b      	ldrb	r3, [r3, #0]
 80042b0:	041b      	lsls	r3, r3, #16
 80042b2:	4313      	orrs	r3, r2
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	3266      	adds	r2, #102	; 0x66
 80042b8:	3201      	adds	r2, #1
 80042ba:	7812      	ldrb	r2, [r2, #0]
 80042bc:	0212      	lsls	r2, r2, #8
 80042be:	4313      	orrs	r3, r2
 80042c0:	687a      	ldr	r2, [r7, #4]
 80042c2:	f892 2066 	ldrb.w	r2, [r2, #102]	; 0x66
 80042c6:	4313      	orrs	r3, r2
 80042c8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80042cc:	4a13      	ldr	r2, [pc, #76]	; (800431c <check_fs+0xcc>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d101      	bne.n	80042d6 <check_fs+0x86>
		return 0;
 80042d2:	2300      	movs	r3, #0
 80042d4:	e01c      	b.n	8004310 <check_fs+0xc0>
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	3382      	adds	r3, #130	; 0x82
 80042da:	3303      	adds	r3, #3
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	061a      	lsls	r2, r3, #24
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	3382      	adds	r3, #130	; 0x82
 80042e4:	3302      	adds	r3, #2
 80042e6:	781b      	ldrb	r3, [r3, #0]
 80042e8:	041b      	lsls	r3, r3, #16
 80042ea:	4313      	orrs	r3, r2
 80042ec:	687a      	ldr	r2, [r7, #4]
 80042ee:	3282      	adds	r2, #130	; 0x82
 80042f0:	3201      	adds	r2, #1
 80042f2:	7812      	ldrb	r2, [r2, #0]
 80042f4:	0212      	lsls	r2, r2, #8
 80042f6:	4313      	orrs	r3, r2
 80042f8:	687a      	ldr	r2, [r7, #4]
 80042fa:	f892 2082 	ldrb.w	r2, [r2, #130]	; 0x82
 80042fe:	4313      	orrs	r3, r2
 8004300:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004304:	4a05      	ldr	r2, [pc, #20]	; (800431c <check_fs+0xcc>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d101      	bne.n	800430e <check_fs+0xbe>
		return 0;
 800430a:	2300      	movs	r3, #0
 800430c:	e000      	b.n	8004310 <check_fs+0xc0>

	return 1;
 800430e:	2301      	movs	r3, #1
}
 8004310:	4618      	mov	r0, r3
 8004312:	3708      	adds	r7, #8
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}
 8004318:	ffffaa55 	.word	0xffffaa55
 800431c:	00544146 	.word	0x00544146

08004320 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b096      	sub	sp, #88	; 0x58
 8004324:	af00      	add	r7, sp, #0
 8004326:	60f8      	str	r0, [r7, #12]
 8004328:	60b9      	str	r1, [r7, #8]
 800432a:	4613      	mov	r3, r2
 800432c:	71fb      	strb	r3, [r7, #7]
	WORD nrsv;
	FATFS *fs;


	/* Get logical drive number from the path name */
	*rfs = 0;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2200      	movs	r2, #0
 8004332:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8004334:	68b8      	ldr	r0, [r7, #8]
 8004336:	f7ff ff47 	bl	80041c8 <get_ldnumber>
 800433a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800433c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800433e:	2b00      	cmp	r3, #0
 8004340:	da01      	bge.n	8004346 <find_volume+0x26>
 8004342:	230b      	movs	r3, #11
 8004344:	e290      	b.n	8004868 <find_volume+0x548>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8004346:	4a9b      	ldr	r2, [pc, #620]	; (80045b4 <find_volume+0x294>)
 8004348:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800434a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800434e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8004350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004352:	2b00      	cmp	r3, #0
 8004354:	d101      	bne.n	800435a <find_volume+0x3a>
 8004356:	230c      	movs	r3, #12
 8004358:	e286      	b.n	8004868 <find_volume+0x548>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800435e:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8004360:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d01a      	beq.n	800439e <find_volume+0x7e>
		stat = disk_status(fs->drv);
 8004368:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800436a:	785b      	ldrb	r3, [r3, #1]
 800436c:	4618      	mov	r0, r3
 800436e:	f7fe fe1b 	bl	8002fa8 <disk_status>
 8004372:	4603      	mov	r3, r0
 8004374:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8004378:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800437c:	f003 0301 	and.w	r3, r3, #1
 8004380:	2b00      	cmp	r3, #0
 8004382:	d10c      	bne.n	800439e <find_volume+0x7e>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8004384:	79fb      	ldrb	r3, [r7, #7]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d007      	beq.n	800439a <find_volume+0x7a>
 800438a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800438e:	f003 0304 	and.w	r3, r3, #4
 8004392:	2b00      	cmp	r3, #0
 8004394:	d001      	beq.n	800439a <find_volume+0x7a>
				return FR_WRITE_PROTECTED;
 8004396:	230a      	movs	r3, #10
 8004398:	e266      	b.n	8004868 <find_volume+0x548>
			return FR_OK;				/* The file system object is valid */
 800439a:	2300      	movs	r3, #0
 800439c:	e264      	b.n	8004868 <find_volume+0x548>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800439e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043a0:	2200      	movs	r2, #0
 80043a2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80043a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043a6:	b2da      	uxtb	r2, r3
 80043a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043aa:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80043ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043ae:	785b      	ldrb	r3, [r3, #1]
 80043b0:	4618      	mov	r0, r3
 80043b2:	f7fe fe2b 	bl	800300c <disk_initialize>
 80043b6:	4603      	mov	r3, r0
 80043b8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 80043bc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80043c0:	f003 0301 	and.w	r3, r3, #1
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d001      	beq.n	80043cc <find_volume+0xac>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80043c8:	2303      	movs	r3, #3
 80043ca:	e24d      	b.n	8004868 <find_volume+0x548>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 80043cc:	79fb      	ldrb	r3, [r7, #7]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d007      	beq.n	80043e2 <find_volume+0xc2>
 80043d2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80043d6:	f003 0304 	and.w	r3, r3, #4
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d001      	beq.n	80043e2 <find_volume+0xc2>
		return FR_WRITE_PROTECTED;
 80043de:	230a      	movs	r3, #10
 80043e0:	e242      	b.n	8004868 <find_volume+0x548>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 80043e2:	2300      	movs	r3, #0
 80043e4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 80043e6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80043e8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80043ea:	f7ff ff31 	bl	8004250 <check_fs>
 80043ee:	4603      	mov	r3, r0
 80043f0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 80043f4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d157      	bne.n	80044ac <find_volume+0x18c>
		UINT i;
		DWORD br[4];

		for (i = 0; i < 4; i++) {			/* Get partition offset */
 80043fc:	2300      	movs	r3, #0
 80043fe:	643b      	str	r3, [r7, #64]	; 0x40
 8004400:	e02b      	b.n	800445a <find_volume+0x13a>
			BYTE *pt = fs->win+MBR_Table + i * SZ_PTE;
 8004402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004404:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8004408:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800440a:	011b      	lsls	r3, r3, #4
 800440c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8004410:	4413      	add	r3, r2
 8004412:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8004414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004416:	3304      	adds	r3, #4
 8004418:	781b      	ldrb	r3, [r3, #0]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d012      	beq.n	8004444 <find_volume+0x124>
 800441e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004420:	330b      	adds	r3, #11
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	061a      	lsls	r2, r3, #24
 8004426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004428:	330a      	adds	r3, #10
 800442a:	781b      	ldrb	r3, [r3, #0]
 800442c:	041b      	lsls	r3, r3, #16
 800442e:	4313      	orrs	r3, r2
 8004430:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004432:	3209      	adds	r2, #9
 8004434:	7812      	ldrb	r2, [r2, #0]
 8004436:	0212      	lsls	r2, r2, #8
 8004438:	4313      	orrs	r3, r2
 800443a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800443c:	3208      	adds	r2, #8
 800443e:	7812      	ldrb	r2, [r2, #0]
 8004440:	431a      	orrs	r2, r3
 8004442:	e000      	b.n	8004446 <find_volume+0x126>
 8004444:	2200      	movs	r2, #0
 8004446:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800444e:	440b      	add	r3, r1
 8004450:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8004454:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004456:	3301      	adds	r3, #1
 8004458:	643b      	str	r3, [r7, #64]	; 0x40
 800445a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800445c:	2b03      	cmp	r3, #3
 800445e:	d9d0      	bls.n	8004402 <find_volume+0xe2>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 8004460:	2300      	movs	r3, #0
 8004462:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8004464:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004466:	2b00      	cmp	r3, #0
 8004468:	d002      	beq.n	8004470 <find_volume+0x150>
 800446a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800446c:	3b01      	subs	r3, #1
 800446e:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8004470:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8004478:	4413      	add	r3, r2
 800447a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800447e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8004480:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004482:	2b00      	cmp	r3, #0
 8004484:	d005      	beq.n	8004492 <find_volume+0x172>
 8004486:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004488:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800448a:	f7ff fee1 	bl	8004250 <check_fs>
 800448e:	4603      	mov	r3, r0
 8004490:	e000      	b.n	8004494 <find_volume+0x174>
 8004492:	2302      	movs	r3, #2
 8004494:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8004498:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800449c:	2b00      	cmp	r3, #0
 800449e:	d005      	beq.n	80044ac <find_volume+0x18c>
 80044a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044a2:	3301      	adds	r3, #1
 80044a4:	643b      	str	r3, [r7, #64]	; 0x40
 80044a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044a8:	2b03      	cmp	r3, #3
 80044aa:	d9e1      	bls.n	8004470 <find_volume+0x150>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80044ac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80044b0:	2b03      	cmp	r3, #3
 80044b2:	d101      	bne.n	80044b8 <find_volume+0x198>
 80044b4:	2301      	movs	r3, #1
 80044b6:	e1d7      	b.n	8004868 <find_volume+0x548>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 80044b8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d001      	beq.n	80044c4 <find_volume+0x1a4>
 80044c0:	230d      	movs	r3, #13
 80044c2:	e1d1      	b.n	8004868 <find_volume+0x548>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win+BPB_BytsPerSec) != SS(fs))		/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80044c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044ca:	021b      	lsls	r3, r3, #8
 80044cc:	b21a      	sxth	r2, r3
 80044ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044d0:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 80044d4:	b21b      	sxth	r3, r3
 80044d6:	4313      	orrs	r3, r2
 80044d8:	b21b      	sxth	r3, r3
 80044da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044de:	d001      	beq.n	80044e4 <find_volume+0x1c4>
		return FR_NO_FILESYSTEM;
 80044e0:	230d      	movs	r3, #13
 80044e2:	e1c1      	b.n	8004868 <find_volume+0x548>

	fasize = LD_WORD(fs->win+BPB_FATSz16);				/* Number of sectors per FAT */
 80044e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044e6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80044ea:	021b      	lsls	r3, r3, #8
 80044ec:	b21a      	sxth	r2, r3
 80044ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044f0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80044f4:	b21b      	sxth	r3, r3
 80044f6:	4313      	orrs	r3, r2
 80044f8:	b21b      	sxth	r3, r3
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win+BPB_FATSz32);
 80044fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004500:	2b00      	cmp	r3, #0
 8004502:	d112      	bne.n	800452a <find_volume+0x20a>
 8004504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004506:	f893 3057 	ldrb.w	r3, [r3, #87]	; 0x57
 800450a:	061a      	lsls	r2, r3, #24
 800450c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800450e:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8004512:	041b      	lsls	r3, r3, #16
 8004514:	4313      	orrs	r3, r2
 8004516:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004518:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 800451c:	0212      	lsls	r2, r2, #8
 800451e:	4313      	orrs	r3, r2
 8004520:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004522:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8004526:	4313      	orrs	r3, r2
 8004528:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 800452a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800452c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800452e:	619a      	str	r2, [r3, #24]

	fs->n_fats = fs->win[BPB_NumFATs];					/* Number of FAT copies */
 8004530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004532:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8004536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004538:	70da      	strb	r2, [r3, #3]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 800453a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800453c:	78db      	ldrb	r3, [r3, #3]
 800453e:	2b01      	cmp	r3, #1
 8004540:	d005      	beq.n	800454e <find_volume+0x22e>
 8004542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004544:	78db      	ldrb	r3, [r3, #3]
 8004546:	2b02      	cmp	r3, #2
 8004548:	d001      	beq.n	800454e <find_volume+0x22e>
		return FR_NO_FILESYSTEM;
 800454a:	230d      	movs	r3, #13
 800454c:	e18c      	b.n	8004868 <find_volume+0x548>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 800454e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004550:	78db      	ldrb	r3, [r3, #3]
 8004552:	461a      	mov	r2, r3
 8004554:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004556:	fb02 f303 	mul.w	r3, r2, r3
 800455a:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win[BPB_SecPerClus];				/* Number of sectors per cluster */
 800455c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800455e:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 8004562:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004564:	709a      	strb	r2, [r3, #2]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8004566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004568:	789b      	ldrb	r3, [r3, #2]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d008      	beq.n	8004580 <find_volume+0x260>
 800456e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004570:	789b      	ldrb	r3, [r3, #2]
 8004572:	461a      	mov	r2, r3
 8004574:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004576:	789b      	ldrb	r3, [r3, #2]
 8004578:	3b01      	subs	r3, #1
 800457a:	4013      	ands	r3, r2
 800457c:	2b00      	cmp	r3, #0
 800457e:	d001      	beq.n	8004584 <find_volume+0x264>
		return FR_NO_FILESYSTEM;
 8004580:	230d      	movs	r3, #13
 8004582:	e171      	b.n	8004868 <find_volume+0x548>

	fs->n_rootdir = LD_WORD(fs->win+BPB_RootEntCnt);	/* Number of root directory entries */
 8004584:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004586:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800458a:	021b      	lsls	r3, r3, #8
 800458c:	b21a      	sxth	r2, r3
 800458e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004590:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004594:	b21b      	sxth	r3, r3
 8004596:	4313      	orrs	r3, r2
 8004598:	b21b      	sxth	r3, r3
 800459a:	b29a      	uxth	r2, r3
 800459c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800459e:	811a      	strh	r2, [r3, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIR))				/* (Must be sector aligned) */
 80045a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045a2:	891b      	ldrh	r3, [r3, #8]
 80045a4:	f003 030f 	and.w	r3, r3, #15
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d004      	beq.n	80045b8 <find_volume+0x298>
		return FR_NO_FILESYSTEM;
 80045ae:	230d      	movs	r3, #13
 80045b0:	e15a      	b.n	8004868 <find_volume+0x548>
 80045b2:	bf00      	nop
 80045b4:	20000774 	.word	0x20000774

	tsect = LD_WORD(fs->win+BPB_TotSec16);				/* Number of sectors on the volume */
 80045b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045ba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80045be:	021b      	lsls	r3, r3, #8
 80045c0:	b21a      	sxth	r2, r3
 80045c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045c4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80045c8:	b21b      	sxth	r3, r3
 80045ca:	4313      	orrs	r3, r2
 80045cc:	b21b      	sxth	r3, r3
 80045ce:	b29b      	uxth	r3, r3
 80045d0:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win+BPB_TotSec32);
 80045d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d112      	bne.n	80045fe <find_volume+0x2de>
 80045d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045da:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 80045de:	061a      	lsls	r2, r3, #24
 80045e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045e2:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80045e6:	041b      	lsls	r3, r3, #16
 80045e8:	4313      	orrs	r3, r2
 80045ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80045ec:	f892 2051 	ldrb.w	r2, [r2, #81]	; 0x51
 80045f0:	0212      	lsls	r2, r2, #8
 80045f2:	4313      	orrs	r3, r2
 80045f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80045f6:	f892 2050 	ldrb.w	r2, [r2, #80]	; 0x50
 80045fa:	4313      	orrs	r3, r2
 80045fc:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
 80045fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004600:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004604:	021b      	lsls	r3, r3, #8
 8004606:	b21a      	sxth	r2, r3
 8004608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800460a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800460e:	b21b      	sxth	r3, r3
 8004610:	4313      	orrs	r3, r2
 8004612:	b21b      	sxth	r3, r3
 8004614:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8004616:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004618:	2b00      	cmp	r3, #0
 800461a:	d101      	bne.n	8004620 <find_volume+0x300>
 800461c:	230d      	movs	r3, #13
 800461e:	e123      	b.n	8004868 <find_volume+0x548>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIR);	/* RSV+FAT+DIR */
 8004620:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8004622:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004624:	4413      	add	r3, r2
 8004626:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004628:	8912      	ldrh	r2, [r2, #8]
 800462a:	0912      	lsrs	r2, r2, #4
 800462c:	b292      	uxth	r2, r2
 800462e:	4413      	add	r3, r2
 8004630:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8004632:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004636:	429a      	cmp	r2, r3
 8004638:	d201      	bcs.n	800463e <find_volume+0x31e>
 800463a:	230d      	movs	r3, #13
 800463c:	e114      	b.n	8004868 <find_volume+0x548>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 800463e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004642:	1ad3      	subs	r3, r2, r3
 8004644:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004646:	7892      	ldrb	r2, [r2, #2]
 8004648:	fbb3 f3f2 	udiv	r3, r3, r2
 800464c:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 800464e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004650:	2b00      	cmp	r3, #0
 8004652:	d101      	bne.n	8004658 <find_volume+0x338>
 8004654:	230d      	movs	r3, #13
 8004656:	e107      	b.n	8004868 <find_volume+0x548>
	fmt = FS_FAT12;
 8004658:	2301      	movs	r3, #1
 800465a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 800465e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004660:	f640 72f5 	movw	r2, #4085	; 0xff5
 8004664:	4293      	cmp	r3, r2
 8004666:	d902      	bls.n	800466e <find_volume+0x34e>
 8004668:	2302      	movs	r3, #2
 800466a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 800466e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004670:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8004674:	4293      	cmp	r3, r2
 8004676:	d902      	bls.n	800467e <find_volume+0x35e>
 8004678:	2303      	movs	r3, #3
 800467a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 800467e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004680:	1c9a      	adds	r2, r3, #2
 8004682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004684:	615a      	str	r2, [r3, #20]
	fs->volbase = bsect;								/* Volume start sector */
 8004686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004688:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800468a:	61da      	str	r2, [r3, #28]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 800468c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800468e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004690:	441a      	add	r2, r3
 8004692:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004694:	621a      	str	r2, [r3, #32]
	fs->database = bsect + sysect;						/* Data start sector */
 8004696:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800469a:	441a      	add	r2, r3
 800469c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800469e:	629a      	str	r2, [r3, #40]	; 0x28
	if (fmt == FS_FAT32) {
 80046a0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80046a4:	2b03      	cmp	r3, #3
 80046a6:	d11e      	bne.n	80046e6 <find_volume+0x3c6>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 80046a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046aa:	891b      	ldrh	r3, [r3, #8]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d001      	beq.n	80046b4 <find_volume+0x394>
 80046b0:	230d      	movs	r3, #13
 80046b2:	e0d9      	b.n	8004868 <find_volume+0x548>
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
 80046b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046b6:	f893 305f 	ldrb.w	r3, [r3, #95]	; 0x5f
 80046ba:	061a      	lsls	r2, r3, #24
 80046bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046be:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 80046c2:	041b      	lsls	r3, r3, #16
 80046c4:	4313      	orrs	r3, r2
 80046c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80046c8:	f892 205d 	ldrb.w	r2, [r2, #93]	; 0x5d
 80046cc:	0212      	lsls	r2, r2, #8
 80046ce:	4313      	orrs	r3, r2
 80046d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80046d2:	f892 205c 	ldrb.w	r2, [r2, #92]	; 0x5c
 80046d6:	431a      	orrs	r2, r3
 80046d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046da:	625a      	str	r2, [r3, #36]	; 0x24
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 80046dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046de:	695b      	ldr	r3, [r3, #20]
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	647b      	str	r3, [r7, #68]	; 0x44
 80046e4:	e01f      	b.n	8004726 <find_volume+0x406>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80046e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046e8:	891b      	ldrh	r3, [r3, #8]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d101      	bne.n	80046f2 <find_volume+0x3d2>
 80046ee:	230d      	movs	r3, #13
 80046f0:	e0ba      	b.n	8004868 <find_volume+0x548>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80046f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046f4:	6a1a      	ldr	r2, [r3, #32]
 80046f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046f8:	441a      	add	r2, r3
 80046fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046fc:	625a      	str	r2, [r3, #36]	; 0x24
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80046fe:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004702:	2b02      	cmp	r3, #2
 8004704:	d103      	bne.n	800470e <find_volume+0x3ee>
 8004706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004708:	695b      	ldr	r3, [r3, #20]
 800470a:	005b      	lsls	r3, r3, #1
 800470c:	e00a      	b.n	8004724 <find_volume+0x404>
 800470e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004710:	695a      	ldr	r2, [r3, #20]
 8004712:	4613      	mov	r3, r2
 8004714:	005b      	lsls	r3, r3, #1
 8004716:	4413      	add	r3, r2
 8004718:	085a      	lsrs	r2, r3, #1
 800471a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800471c:	695b      	ldr	r3, [r3, #20]
 800471e:	f003 0301 	and.w	r3, r3, #1
 8004722:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 8004724:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8004726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004728:	699a      	ldr	r2, [r3, #24]
 800472a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800472c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004730:	0a5b      	lsrs	r3, r3, #9
 8004732:	429a      	cmp	r2, r3
 8004734:	d201      	bcs.n	800473a <find_volume+0x41a>
		return FR_NO_FILESYSTEM;
 8004736:	230d      	movs	r3, #13
 8004738:	e096      	b.n	8004868 <find_volume+0x548>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 800473a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800473c:	f04f 32ff 	mov.w	r2, #4294967295
 8004740:	611a      	str	r2, [r3, #16]
 8004742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004744:	691a      	ldr	r2, [r3, #16]
 8004746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004748:	60da      	str	r2, [r3, #12]

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 800474a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800474c:	2280      	movs	r2, #128	; 0x80
 800474e:	715a      	strb	r2, [r3, #5]
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8004750:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004754:	2b03      	cmp	r3, #3
 8004756:	d178      	bne.n	800484a <find_volume+0x52a>
		&& LD_WORD(fs->win+BPB_FSInfo) == 1
 8004758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800475a:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800475e:	021b      	lsls	r3, r3, #8
 8004760:	b21a      	sxth	r2, r3
 8004762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004764:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8004768:	b21b      	sxth	r3, r3
 800476a:	4313      	orrs	r3, r2
 800476c:	b21b      	sxth	r3, r3
 800476e:	2b01      	cmp	r3, #1
 8004770:	d16b      	bne.n	800484a <find_volume+0x52a>
		&& move_window(fs, bsect + 1) == FR_OK)
 8004772:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004774:	3301      	adds	r3, #1
 8004776:	4619      	mov	r1, r3
 8004778:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800477a:	f7fe fe03 	bl	8003384 <move_window>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d162      	bne.n	800484a <find_volume+0x52a>
	{
		fs->fsi_flag = 0;
 8004784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004786:	2200      	movs	r2, #0
 8004788:	715a      	strb	r2, [r3, #5]
		if (LD_WORD(fs->win+BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800478a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800478c:	f893 322f 	ldrb.w	r3, [r3, #559]	; 0x22f
 8004790:	021b      	lsls	r3, r3, #8
 8004792:	b21a      	sxth	r2, r3
 8004794:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004796:	f893 322e 	ldrb.w	r3, [r3, #558]	; 0x22e
 800479a:	b21b      	sxth	r3, r3
 800479c:	4313      	orrs	r3, r2
 800479e:	b21b      	sxth	r3, r3
 80047a0:	4a33      	ldr	r2, [pc, #204]	; (8004870 <find_volume+0x550>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d151      	bne.n	800484a <find_volume+0x52a>
			&& LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252
 80047a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047a8:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 80047ac:	061a      	lsls	r2, r3, #24
 80047ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047b0:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80047b4:	041b      	lsls	r3, r3, #16
 80047b6:	4313      	orrs	r3, r2
 80047b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80047ba:	f892 2031 	ldrb.w	r2, [r2, #49]	; 0x31
 80047be:	0212      	lsls	r2, r2, #8
 80047c0:	4313      	orrs	r3, r2
 80047c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80047c4:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 80047c8:	4313      	orrs	r3, r2
 80047ca:	4a2a      	ldr	r2, [pc, #168]	; (8004874 <find_volume+0x554>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d13c      	bne.n	800484a <find_volume+0x52a>
			&& LD_DWORD(fs->win+FSI_StrucSig) == 0x61417272)
 80047d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047d2:	f893 3217 	ldrb.w	r3, [r3, #535]	; 0x217
 80047d6:	061a      	lsls	r2, r3, #24
 80047d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047da:	f893 3216 	ldrb.w	r3, [r3, #534]	; 0x216
 80047de:	041b      	lsls	r3, r3, #16
 80047e0:	4313      	orrs	r3, r2
 80047e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80047e4:	f892 2215 	ldrb.w	r2, [r2, #533]	; 0x215
 80047e8:	0212      	lsls	r2, r2, #8
 80047ea:	4313      	orrs	r3, r2
 80047ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80047ee:	f892 2214 	ldrb.w	r2, [r2, #532]	; 0x214
 80047f2:	4313      	orrs	r3, r2
 80047f4:	4a20      	ldr	r2, [pc, #128]	; (8004878 <find_volume+0x558>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d127      	bne.n	800484a <find_volume+0x52a>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win+FSI_Free_Count);
 80047fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047fc:	f893 321b 	ldrb.w	r3, [r3, #539]	; 0x21b
 8004800:	061a      	lsls	r2, r3, #24
 8004802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004804:	f893 321a 	ldrb.w	r3, [r3, #538]	; 0x21a
 8004808:	041b      	lsls	r3, r3, #16
 800480a:	4313      	orrs	r3, r2
 800480c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800480e:	f892 2219 	ldrb.w	r2, [r2, #537]	; 0x219
 8004812:	0212      	lsls	r2, r2, #8
 8004814:	4313      	orrs	r3, r2
 8004816:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004818:	f892 2218 	ldrb.w	r2, [r2, #536]	; 0x218
 800481c:	431a      	orrs	r2, r3
 800481e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004820:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win+FSI_Nxt_Free);
 8004822:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004824:	f893 321f 	ldrb.w	r3, [r3, #543]	; 0x21f
 8004828:	061a      	lsls	r2, r3, #24
 800482a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800482c:	f893 321e 	ldrb.w	r3, [r3, #542]	; 0x21e
 8004830:	041b      	lsls	r3, r3, #16
 8004832:	4313      	orrs	r3, r2
 8004834:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004836:	f892 221d 	ldrb.w	r2, [r2, #541]	; 0x21d
 800483a:	0212      	lsls	r2, r2, #8
 800483c:	4313      	orrs	r3, r2
 800483e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004840:	f892 221c 	ldrb.w	r2, [r2, #540]	; 0x21c
 8004844:	431a      	orrs	r2, r3
 8004846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004848:	60da      	str	r2, [r3, #12]
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 800484a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800484c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8004850:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;	/* File system mount ID */
 8004852:	4b0a      	ldr	r3, [pc, #40]	; (800487c <find_volume+0x55c>)
 8004854:	881b      	ldrh	r3, [r3, #0]
 8004856:	3301      	adds	r3, #1
 8004858:	b29a      	uxth	r2, r3
 800485a:	4b08      	ldr	r3, [pc, #32]	; (800487c <find_volume+0x55c>)
 800485c:	801a      	strh	r2, [r3, #0]
 800485e:	4b07      	ldr	r3, [pc, #28]	; (800487c <find_volume+0x55c>)
 8004860:	881a      	ldrh	r2, [r3, #0]
 8004862:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004864:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
#endif

	return FR_OK;
 8004866:	2300      	movs	r3, #0
}
 8004868:	4618      	mov	r0, r3
 800486a:	3758      	adds	r7, #88	; 0x58
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}
 8004870:	ffffaa55 	.word	0xffffaa55
 8004874:	41615252 	.word	0x41615252
 8004878:	61417272 	.word	0x61417272
 800487c:	20000778 	.word	0x20000778

08004880 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b084      	sub	sp, #16
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id)
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00f      	beq.n	80048b2 <validate+0x32>
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00b      	beq.n	80048b2 <validate+0x32>
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	781b      	ldrb	r3, [r3, #0]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d006      	beq.n	80048b2 <validate+0x32>
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	88da      	ldrh	r2, [r3, #6]
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	889b      	ldrh	r3, [r3, #4]
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d001      	beq.n	80048b6 <validate+0x36>
		return FR_INVALID_OBJECT;
 80048b2:	2309      	movs	r3, #9
 80048b4:	e00d      	b.n	80048d2 <validate+0x52>

	ENTER_FF(fil->fs);		/* Lock file system */

	if (disk_status(fil->fs->drv) & STA_NOINIT)
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	785b      	ldrb	r3, [r3, #1]
 80048bc:	4618      	mov	r0, r3
 80048be:	f7fe fb73 	bl	8002fa8 <disk_status>
 80048c2:	4603      	mov	r3, r0
 80048c4:	f003 0301 	and.w	r3, r3, #1
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d001      	beq.n	80048d0 <validate+0x50>
		return FR_NOT_READY;
 80048cc:	2303      	movs	r3, #3
 80048ce:	e000      	b.n	80048d2 <validate+0x52>

	return FR_OK;
 80048d0:	2300      	movs	r3, #0
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3710      	adds	r7, #16
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}
	...

080048dc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b088      	sub	sp, #32
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	60f8      	str	r0, [r7, #12]
 80048e4:	60b9      	str	r1, [r7, #8]
 80048e6:	4613      	mov	r3, r2
 80048e8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 80048ee:	f107 0310 	add.w	r3, r7, #16
 80048f2:	4618      	mov	r0, r3
 80048f4:	f7ff fc68 	bl	80041c8 <get_ldnumber>
 80048f8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80048fa:	69fb      	ldr	r3, [r7, #28]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	da01      	bge.n	8004904 <f_mount+0x28>
 8004900:	230b      	movs	r3, #11
 8004902:	e028      	b.n	8004956 <f_mount+0x7a>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8004904:	4a16      	ldr	r2, [pc, #88]	; (8004960 <f_mount+0x84>)
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800490c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800490e:	69bb      	ldr	r3, [r7, #24]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d002      	beq.n	800491a <f_mount+0x3e>
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8004914:	69bb      	ldr	r3, [r7, #24]
 8004916:	2200      	movs	r2, #0
 8004918:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d002      	beq.n	8004926 <f_mount+0x4a>
		fs->fs_type = 0;				/* Clear new fs object */
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	2200      	movs	r2, #0
 8004924:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8004926:	68fa      	ldr	r2, [r7, #12]
 8004928:	490d      	ldr	r1, [pc, #52]	; (8004960 <f_mount+0x84>)
 800492a:	69fb      	ldr	r3, [r7, #28]
 800492c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d002      	beq.n	800493c <f_mount+0x60>
 8004936:	79fb      	ldrb	r3, [r7, #7]
 8004938:	2b01      	cmp	r3, #1
 800493a:	d001      	beq.n	8004940 <f_mount+0x64>
 800493c:	2300      	movs	r3, #0
 800493e:	e00a      	b.n	8004956 <f_mount+0x7a>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8004940:	f107 0108 	add.w	r1, r7, #8
 8004944:	f107 030c 	add.w	r3, r7, #12
 8004948:	2200      	movs	r2, #0
 800494a:	4618      	mov	r0, r3
 800494c:	f7ff fce8 	bl	8004320 <find_volume>
 8004950:	4603      	mov	r3, r0
 8004952:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8004954:	7dfb      	ldrb	r3, [r7, #23]
}
 8004956:	4618      	mov	r0, r3
 8004958:	3720      	adds	r7, #32
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}
 800495e:	bf00      	nop
 8004960:	20000774 	.word	0x20000774

08004964 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b092      	sub	sp, #72	; 0x48
 8004968:	af00      	add	r7, sp, #0
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	60b9      	str	r1, [r7, #8]
 800496e:	4613      	mov	r3, r2
 8004970:	71fb      	strb	r3, [r7, #7]
	DIR dj;
	BYTE *dir;
	DEF_NAMEBUF;


	if (!fp) return FR_INVALID_OBJECT;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d101      	bne.n	800497c <f_open+0x18>
 8004978:	2309      	movs	r3, #9
 800497a:	e12f      	b.n	8004bdc <f_open+0x278>
	fp->fs = 0;			/* Clear file object */
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2200      	movs	r2, #0
 8004980:	601a      	str	r2, [r3, #0]

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8004982:	79fb      	ldrb	r3, [r7, #7]
 8004984:	f003 031f 	and.w	r3, r3, #31
 8004988:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 800498a:	79fb      	ldrb	r3, [r7, #7]
 800498c:	f023 0301 	bic.w	r3, r3, #1
 8004990:	b2da      	uxtb	r2, r3
 8004992:	f107 0108 	add.w	r1, r7, #8
 8004996:	f107 031c 	add.w	r3, r7, #28
 800499a:	4618      	mov	r0, r3
 800499c:	f7ff fcc0 	bl	8004320 <find_volume>
 80049a0:	4603      	mov	r3, r0
 80049a2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 80049a6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	f040 8114 	bne.w	8004bd8 <f_open+0x274>
		INIT_BUF(dj);
 80049b0:	f107 0310 	add.w	r3, r7, #16
 80049b4:	637b      	str	r3, [r7, #52]	; 0x34
		res = follow_path(&dj, path);	/* Follow the file path */
 80049b6:	68ba      	ldr	r2, [r7, #8]
 80049b8:	f107 031c 	add.w	r3, r7, #28
 80049bc:	4611      	mov	r1, r2
 80049be:	4618      	mov	r0, r3
 80049c0:	f7ff fb9a 	bl	80040f8 <follow_path>
 80049c4:	4603      	mov	r3, r0
 80049c6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		dir = dj.dir;
 80049ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049cc:	643b      	str	r3, [r7, #64]	; 0x40
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80049ce:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d105      	bne.n	80049e2 <f_open+0x7e>
			if (!dir)	/* Default directory itself */
 80049d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d102      	bne.n	80049e2 <f_open+0x7e>
				res = FR_INVALID_NAME;
 80049dc:	2306      	movs	r3, #6
 80049de:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80049e2:	79fb      	ldrb	r3, [r7, #7]
 80049e4:	f003 031c 	and.w	r3, r3, #28
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	f000 808f 	beq.w	8004b0c <f_open+0x1a8>
			DWORD dw, cl;

			if (res != FR_OK) {					/* No file, create new */
 80049ee:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d012      	beq.n	8004a1c <f_open+0xb8>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 80049f6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80049fa:	2b04      	cmp	r3, #4
 80049fc:	d107      	bne.n	8004a0e <f_open+0xaa>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 80049fe:	f107 031c 	add.w	r3, r7, #28
 8004a02:	4618      	mov	r0, r3
 8004a04:	f7ff fa85 	bl	8003f12 <dir_register>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8004a0e:	79fb      	ldrb	r3, [r7, #7]
 8004a10:	f043 0308 	orr.w	r3, r3, #8
 8004a14:	71fb      	strb	r3, [r7, #7]
				dir = dj.dir;					/* New entry */
 8004a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a18:	643b      	str	r3, [r7, #64]	; 0x40
 8004a1a:	e012      	b.n	8004a42 <f_open+0xde>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8004a1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a1e:	330b      	adds	r3, #11
 8004a20:	781b      	ldrb	r3, [r3, #0]
 8004a22:	f003 0311 	and.w	r3, r3, #17
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d003      	beq.n	8004a32 <f_open+0xce>
					res = FR_DENIED;
 8004a2a:	2307      	movs	r3, #7
 8004a2c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8004a30:	e007      	b.n	8004a42 <f_open+0xde>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8004a32:	79fb      	ldrb	r3, [r7, #7]
 8004a34:	f003 0304 	and.w	r3, r3, #4
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d002      	beq.n	8004a42 <f_open+0xde>
						res = FR_EXIST;
 8004a3c:	2308      	movs	r3, #8
 8004a3e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8004a42:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d17e      	bne.n	8004b48 <f_open+0x1e4>
 8004a4a:	79fb      	ldrb	r3, [r7, #7]
 8004a4c:	f003 0308 	and.w	r3, r3, #8
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d079      	beq.n	8004b48 <f_open+0x1e4>
				dw = GET_FATTIME();				/* Created time */
 8004a54:	f7fe fb90 	bl	8003178 <get_fattime>
 8004a58:	63f8      	str	r0, [r7, #60]	; 0x3c
				ST_DWORD(dir+DIR_CrtTime, dw);
 8004a5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a5c:	330e      	adds	r3, #14
 8004a5e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004a60:	b2d2      	uxtb	r2, r2
 8004a62:	701a      	strb	r2, [r3, #0]
 8004a64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a66:	330f      	adds	r3, #15
 8004a68:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004a6a:	b292      	uxth	r2, r2
 8004a6c:	0a12      	lsrs	r2, r2, #8
 8004a6e:	b292      	uxth	r2, r2
 8004a70:	b2d2      	uxtb	r2, r2
 8004a72:	701a      	strb	r2, [r3, #0]
 8004a74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a76:	3310      	adds	r3, #16
 8004a78:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004a7a:	0c12      	lsrs	r2, r2, #16
 8004a7c:	b2d2      	uxtb	r2, r2
 8004a7e:	701a      	strb	r2, [r3, #0]
 8004a80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a82:	3311      	adds	r3, #17
 8004a84:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004a86:	0e12      	lsrs	r2, r2, #24
 8004a88:	b2d2      	uxtb	r2, r2
 8004a8a:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8004a8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a8e:	330b      	adds	r3, #11
 8004a90:	2200      	movs	r2, #0
 8004a92:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir+DIR_FileSize, 0);	/* size = 0 */
 8004a94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a96:	331c      	adds	r3, #28
 8004a98:	2200      	movs	r2, #0
 8004a9a:	701a      	strb	r2, [r3, #0]
 8004a9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a9e:	331d      	adds	r3, #29
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	701a      	strb	r2, [r3, #0]
 8004aa4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004aa6:	331e      	adds	r3, #30
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	701a      	strb	r2, [r3, #0]
 8004aac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004aae:	331f      	adds	r3, #31
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8004ab4:	69fb      	ldr	r3, [r7, #28]
 8004ab6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f7ff f98b 	bl	8003dd4 <ld_clust>
 8004abe:	63b8      	str	r0, [r7, #56]	; 0x38
				st_clust(dir, 0);				/* cluster = 0 */
 8004ac0:	2100      	movs	r1, #0
 8004ac2:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004ac4:	f7ff f9b3 	bl	8003e2e <st_clust>
				dj.fs->wflag = 1;
 8004ac8:	69fb      	ldr	r3, [r7, #28]
 8004aca:	2201      	movs	r2, #1
 8004acc:	711a      	strb	r2, [r3, #4]
				if (cl) {						/* Remove the cluster chain if exist */
 8004ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d039      	beq.n	8004b48 <f_open+0x1e4>
					dw = dj.fs->winsect;
 8004ad4:	69fb      	ldr	r3, [r7, #28]
 8004ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ad8:	63fb      	str	r3, [r7, #60]	; 0x3c
					res = remove_chain(dj.fs, cl);
 8004ada:	69fb      	ldr	r3, [r7, #28]
 8004adc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f7fe fefa 	bl	80038d8 <remove_chain>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					if (res == FR_OK) {
 8004aea:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d12a      	bne.n	8004b48 <f_open+0x1e4>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8004af2:	69fb      	ldr	r3, [r7, #28]
 8004af4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004af6:	3a01      	subs	r2, #1
 8004af8:	60da      	str	r2, [r3, #12]
						res = move_window(dj.fs, dw);
 8004afa:	69fb      	ldr	r3, [r7, #28]
 8004afc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004afe:	4618      	mov	r0, r3
 8004b00:	f7fe fc40 	bl	8003384 <move_window>
 8004b04:	4603      	mov	r3, r0
 8004b06:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8004b0a:	e01d      	b.n	8004b48 <f_open+0x1e4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 8004b0c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d119      	bne.n	8004b48 <f_open+0x1e4>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8004b14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b16:	330b      	adds	r3, #11
 8004b18:	781b      	ldrb	r3, [r3, #0]
 8004b1a:	f003 0310 	and.w	r3, r3, #16
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d003      	beq.n	8004b2a <f_open+0x1c6>
					res = FR_NO_FILE;
 8004b22:	2304      	movs	r3, #4
 8004b24:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8004b28:	e00e      	b.n	8004b48 <f_open+0x1e4>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8004b2a:	79fb      	ldrb	r3, [r7, #7]
 8004b2c:	f003 0302 	and.w	r3, r3, #2
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d009      	beq.n	8004b48 <f_open+0x1e4>
 8004b34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b36:	330b      	adds	r3, #11
 8004b38:	781b      	ldrb	r3, [r3, #0]
 8004b3a:	f003 0301 	and.w	r3, r3, #1
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d002      	beq.n	8004b48 <f_open+0x1e4>
						res = FR_DENIED;
 8004b42:	2307      	movs	r3, #7
 8004b44:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				}
			}
		}
		if (res == FR_OK) {
 8004b48:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d10f      	bne.n	8004b70 <f_open+0x20c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8004b50:	79fb      	ldrb	r3, [r7, #7]
 8004b52:	f003 0308 	and.w	r3, r3, #8
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d003      	beq.n	8004b62 <f_open+0x1fe>
				mode |= FA__WRITTEN;
 8004b5a:	79fb      	ldrb	r3, [r7, #7]
 8004b5c:	f043 0320 	orr.w	r3, r3, #32
 8004b60:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8004b62:	69fb      	ldr	r3, [r7, #28]
 8004b64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	61da      	str	r2, [r3, #28]
			fp->dir_ptr = dir;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004b6e:	621a      	str	r2, [r3, #32]
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8004b70:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d12f      	bne.n	8004bd8 <f_open+0x274>
			fp->flag = mode;					/* File access mode */
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	79fa      	ldrb	r2, [r7, #7]
 8004b7c:	719a      	strb	r2, [r3, #6]
			fp->err = 0;						/* Clear error flag */
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2200      	movs	r2, #0
 8004b82:	71da      	strb	r2, [r3, #7]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f7ff f923 	bl	8003dd4 <ld_clust>
 8004b8e:	4602      	mov	r2, r0
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	611a      	str	r2, [r3, #16]
			fp->fsize = LD_DWORD(dir+DIR_FileSize);	/* File size */
 8004b94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b96:	331f      	adds	r3, #31
 8004b98:	781b      	ldrb	r3, [r3, #0]
 8004b9a:	061a      	lsls	r2, r3, #24
 8004b9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b9e:	331e      	adds	r3, #30
 8004ba0:	781b      	ldrb	r3, [r3, #0]
 8004ba2:	041b      	lsls	r3, r3, #16
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004ba8:	321d      	adds	r2, #29
 8004baa:	7812      	ldrb	r2, [r2, #0]
 8004bac:	0212      	lsls	r2, r2, #8
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004bb2:	321c      	adds	r2, #28
 8004bb4:	7812      	ldrb	r2, [r2, #0]
 8004bb6:	431a      	orrs	r2, r3
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	60da      	str	r2, [r3, #12]
			fp->fptr = 0;						/* File pointer */
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	609a      	str	r2, [r3, #8]
			fp->dsect = 0;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	619a      	str	r2, [r3, #24]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 8004bc8:	69fa      	ldr	r2, [r7, #28]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	601a      	str	r2, [r3, #0]
			fp->id = fp->fs->id;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	88da      	ldrh	r2, [r3, #6]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	809a      	strh	r2, [r3, #4]
		}
	}

	LEAVE_FF(dj.fs, res);
 8004bd8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3748      	adds	r7, #72	; 0x48
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b08a      	sub	sp, #40	; 0x28
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	60f8      	str	r0, [r7, #12]
 8004bec:	60b9      	str	r1, [r7, #8]
 8004bee:	607a      	str	r2, [r7, #4]
 8004bf0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 8004bfc:	68f8      	ldr	r0, [r7, #12]
 8004bfe:	f7ff fe3f 	bl	8004880 <validate>
 8004c02:	4603      	mov	r3, r0
 8004c04:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8004c06:	7dfb      	ldrb	r3, [r7, #23]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d001      	beq.n	8004c10 <f_write+0x2c>
 8004c0c:	7dfb      	ldrb	r3, [r7, #23]
 8004c0e:	e151      	b.n	8004eb4 <f_write+0x2d0>
	if (fp->err)							/* Check error */
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	79db      	ldrb	r3, [r3, #7]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d002      	beq.n	8004c1e <f_write+0x3a>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	79db      	ldrb	r3, [r3, #7]
 8004c1c:	e14a      	b.n	8004eb4 <f_write+0x2d0>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	799b      	ldrb	r3, [r3, #6]
 8004c22:	f003 0302 	and.w	r3, r3, #2
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d101      	bne.n	8004c2e <f_write+0x4a>
		LEAVE_FF(fp->fs, FR_DENIED);
 8004c2a:	2307      	movs	r3, #7
 8004c2c:	e142      	b.n	8004eb4 <f_write+0x2d0>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	689a      	ldr	r2, [r3, #8]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	441a      	add	r2, r3
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	f080 8122 	bcs.w	8004e84 <f_write+0x2a0>
 8004c40:	2300      	movs	r3, #0
 8004c42:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 8004c44:	e11e      	b.n	8004e84 <f_write+0x2a0>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	f040 80e3 	bne.w	8004e1a <f_write+0x236>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	0a5b      	lsrs	r3, r3, #9
 8004c5a:	b2da      	uxtb	r2, r3
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	789b      	ldrb	r3, [r3, #2]
 8004c62:	3b01      	subs	r3, #1
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	4013      	ands	r3, r2
 8004c68:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 8004c6a:	7dbb      	ldrb	r3, [r7, #22]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d139      	bne.n	8004ce4 <f_write+0x100>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d10d      	bne.n	8004c94 <f_write+0xb0>
					clst = fp->sclust;		/* Follow from the origin */
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	691b      	ldr	r3, [r3, #16]
 8004c7c:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 8004c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d110      	bne.n	8004ca6 <f_write+0xc2>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	2100      	movs	r1, #0
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f7fe fe77 	bl	800397e <create_chain>
 8004c90:	6278      	str	r0, [r7, #36]	; 0x24
 8004c92:	e008      	b.n	8004ca6 <f_write+0xc2>
#if _USE_FASTSEEK
					if (fp->cltbl)
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	695b      	ldr	r3, [r3, #20]
 8004c9c:	4619      	mov	r1, r3
 8004c9e:	4610      	mov	r0, r2
 8004ca0:	f7fe fe6d 	bl	800397e <create_chain>
 8004ca4:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8004ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	f000 80f0 	beq.w	8004e8e <f_write+0x2aa>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8004cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d104      	bne.n	8004cbe <f_write+0xda>
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2202      	movs	r2, #2
 8004cb8:	71da      	strb	r2, [r3, #7]
 8004cba:	2302      	movs	r3, #2
 8004cbc:	e0fa      	b.n	8004eb4 <f_write+0x2d0>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8004cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc4:	d104      	bne.n	8004cd0 <f_write+0xec>
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	71da      	strb	r2, [r3, #7]
 8004ccc:	2301      	movs	r3, #1
 8004cce:	e0f1      	b.n	8004eb4 <f_write+0x2d0>
				fp->clust = clst;			/* Update current cluster */
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cd4:	615a      	str	r2, [r3, #20]
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	691b      	ldr	r3, [r3, #16]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d102      	bne.n	8004ce4 <f_write+0x100>
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ce2:	611a      	str	r2, [r3, #16]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	799b      	ldrb	r3, [r3, #6]
 8004ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d019      	beq.n	8004d24 <f_write+0x140>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	7858      	ldrb	r0, [r3, #1]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	699a      	ldr	r2, [r3, #24]
 8004d00:	2301      	movs	r3, #1
 8004d02:	f7fe f9f7 	bl	80030f4 <disk_write>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d004      	beq.n	8004d16 <f_write+0x132>
					ABORT(fp->fs, FR_DISK_ERR);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	71da      	strb	r2, [r3, #7]
 8004d12:	2301      	movs	r3, #1
 8004d14:	e0ce      	b.n	8004eb4 <f_write+0x2d0>
				fp->flag &= ~FA__DIRTY;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	799b      	ldrb	r3, [r3, #6]
 8004d1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d1e:	b2da      	uxtb	r2, r3
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	719a      	strb	r2, [r3, #6]
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	695b      	ldr	r3, [r3, #20]
 8004d2c:	4619      	mov	r1, r3
 8004d2e:	4610      	mov	r0, r2
 8004d30:	f7fe fbf7 	bl	8003522 <clust2sect>
 8004d34:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8004d36:	693b      	ldr	r3, [r7, #16]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d104      	bne.n	8004d46 <f_write+0x162>
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2202      	movs	r2, #2
 8004d40:	71da      	strb	r2, [r3, #7]
 8004d42:	2302      	movs	r3, #2
 8004d44:	e0b6      	b.n	8004eb4 <f_write+0x2d0>
			sect += csect;
 8004d46:	7dbb      	ldrb	r3, [r7, #22]
 8004d48:	693a      	ldr	r2, [r7, #16]
 8004d4a:	4413      	add	r3, r2
 8004d4c:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	0a5b      	lsrs	r3, r3, #9
 8004d52:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8004d54:	69fb      	ldr	r3, [r7, #28]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d03f      	beq.n	8004dda <f_write+0x1f6>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8004d5a:	7dba      	ldrb	r2, [r7, #22]
 8004d5c:	69fb      	ldr	r3, [r7, #28]
 8004d5e:	4413      	add	r3, r2
 8004d60:	68fa      	ldr	r2, [r7, #12]
 8004d62:	6812      	ldr	r2, [r2, #0]
 8004d64:	7892      	ldrb	r2, [r2, #2]
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d906      	bls.n	8004d78 <f_write+0x194>
					cc = fp->fs->csize - csect;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	789b      	ldrb	r3, [r3, #2]
 8004d70:	461a      	mov	r2, r3
 8004d72:	7dbb      	ldrb	r3, [r7, #22]
 8004d74:	1ad3      	subs	r3, r2, r3
 8004d76:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	7858      	ldrb	r0, [r3, #1]
 8004d7e:	69fb      	ldr	r3, [r7, #28]
 8004d80:	693a      	ldr	r2, [r7, #16]
 8004d82:	69b9      	ldr	r1, [r7, #24]
 8004d84:	f7fe f9b6 	bl	80030f4 <disk_write>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d004      	beq.n	8004d98 <f_write+0x1b4>
					ABORT(fp->fs, FR_DISK_ERR);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2201      	movs	r2, #1
 8004d92:	71da      	strb	r2, [r3, #7]
 8004d94:	2301      	movs	r3, #1
 8004d96:	e08d      	b.n	8004eb4 <f_write+0x2d0>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	699a      	ldr	r2, [r3, #24]
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	1ad2      	subs	r2, r2, r3
 8004da0:	69fb      	ldr	r3, [r7, #28]
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d215      	bcs.n	8004dd2 <f_write+0x1ee>
					mem_cpy(fp->buf, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	699a      	ldr	r2, [r3, #24]
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	1ad3      	subs	r3, r2, r3
 8004db4:	025b      	lsls	r3, r3, #9
 8004db6:	69ba      	ldr	r2, [r7, #24]
 8004db8:	4413      	add	r3, r2
 8004dba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004dbe:	4619      	mov	r1, r3
 8004dc0:	f7fe fa22 	bl	8003208 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	799b      	ldrb	r3, [r3, #6]
 8004dc8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004dcc:	b2da      	uxtb	r2, r3
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	719a      	strb	r2, [r3, #6]
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 8004dd2:	69fb      	ldr	r3, [r7, #28]
 8004dd4:	025b      	lsls	r3, r3, #9
 8004dd6:	623b      	str	r3, [r7, #32]
				continue;
 8004dd8:	e040      	b.n	8004e5c <f_write+0x278>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	699a      	ldr	r2, [r3, #24]
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d017      	beq.n	8004e14 <f_write+0x230>
				if (fp->fptr < fp->fsize &&
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	689a      	ldr	r2, [r3, #8]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d211      	bcs.n	8004e14 <f_write+0x230>
					disk_read(fp->fs->drv, fp->buf, sect, 1) != RES_OK)
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	7858      	ldrb	r0, [r3, #1]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	693a      	ldr	r2, [r7, #16]
 8004e00:	f7fe f936 	bl	8003070 <disk_read>
 8004e04:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d004      	beq.n	8004e14 <f_write+0x230>
						ABORT(fp->fs, FR_DISK_ERR);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2201      	movs	r2, #1
 8004e0e:	71da      	strb	r2, [r3, #7]
 8004e10:	2301      	movs	r3, #1
 8004e12:	e04f      	b.n	8004eb4 <f_write+0x2d0>
			}
#endif
			fp->dsect = sect;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	693a      	ldr	r2, [r7, #16]
 8004e18:	619a      	str	r2, [r3, #24]
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e22:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8004e26:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 8004e28:	6a3a      	ldr	r2, [r7, #32]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d901      	bls.n	8004e34 <f_write+0x250>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e3c:	3320      	adds	r3, #32
 8004e3e:	68fa      	ldr	r2, [r7, #12]
 8004e40:	4413      	add	r3, r2
 8004e42:	3304      	adds	r3, #4
 8004e44:	6a3a      	ldr	r2, [r7, #32]
 8004e46:	69b9      	ldr	r1, [r7, #24]
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f7fe f9dd 	bl	8003208 <mem_cpy>
		fp->flag |= FA__DIRTY;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	799b      	ldrb	r3, [r3, #6]
 8004e52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e56:	b2da      	uxtb	r2, r3
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	719a      	strb	r2, [r3, #6]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 8004e5c:	69ba      	ldr	r2, [r7, #24]
 8004e5e:	6a3b      	ldr	r3, [r7, #32]
 8004e60:	4413      	add	r3, r2
 8004e62:	61bb      	str	r3, [r7, #24]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	689a      	ldr	r2, [r3, #8]
 8004e68:	6a3b      	ldr	r3, [r7, #32]
 8004e6a:	441a      	add	r2, r3
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	609a      	str	r2, [r3, #8]
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	6a3b      	ldr	r3, [r7, #32]
 8004e76:	441a      	add	r2, r3
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	601a      	str	r2, [r3, #0]
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	6a3b      	ldr	r3, [r7, #32]
 8004e80:	1ad3      	subs	r3, r2, r3
 8004e82:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	f47f aedd 	bne.w	8004c46 <f_write+0x62>
 8004e8c:	e000      	b.n	8004e90 <f_write+0x2ac>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8004e8e:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	689a      	ldr	r2, [r3, #8]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	68db      	ldr	r3, [r3, #12]
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d903      	bls.n	8004ea4 <f_write+0x2c0>
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	689a      	ldr	r2, [r3, #8]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	60da      	str	r2, [r3, #12]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	799b      	ldrb	r3, [r3, #6]
 8004ea8:	f043 0320 	orr.w	r3, r3, #32
 8004eac:	b2da      	uxtb	r2, r3
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	719a      	strb	r2, [r3, #6]

	LEAVE_FF(fp->fs, FR_OK);
 8004eb2:	2300      	movs	r3, #0
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3728      	adds	r7, #40	; 0x28
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}

08004ebc <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b086      	sub	sp, #24
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8004ec4:	6878      	ldr	r0, [r7, #4]
 8004ec6:	f7ff fcdb 	bl	8004880 <validate>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8004ece:	7dfb      	ldrb	r3, [r7, #23]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	f040 8096 	bne.w	8005002 <f_sync+0x146>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	799b      	ldrb	r3, [r3, #6]
 8004eda:	f003 0320 	and.w	r3, r3, #32
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	f000 808f 	beq.w	8005002 <f_sync+0x146>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	799b      	ldrb	r3, [r3, #6]
 8004ee8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d016      	beq.n	8004f1e <f_sync+0x62>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	7858      	ldrb	r0, [r3, #1]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	699a      	ldr	r2, [r3, #24]
 8004f00:	2301      	movs	r3, #1
 8004f02:	f7fe f8f7 	bl	80030f4 <disk_write>
 8004f06:	4603      	mov	r3, r0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d001      	beq.n	8004f10 <f_sync+0x54>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	e079      	b.n	8005004 <f_sync+0x148>
				fp->flag &= ~FA__DIRTY;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	799b      	ldrb	r3, [r3, #6]
 8004f14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f18:	b2da      	uxtb	r2, r3
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	719a      	strb	r2, [r3, #6]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	69db      	ldr	r3, [r3, #28]
 8004f26:	4619      	mov	r1, r3
 8004f28:	4610      	mov	r0, r2
 8004f2a:	f7fe fa2b 	bl	8003384 <move_window>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 8004f32:	7dfb      	ldrb	r3, [r7, #23]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d164      	bne.n	8005002 <f_sync+0x146>
				dir = fp->dir_ptr;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6a1b      	ldr	r3, [r3, #32]
 8004f3c:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	330b      	adds	r3, #11
 8004f42:	693a      	ldr	r2, [r7, #16]
 8004f44:	320b      	adds	r2, #11
 8004f46:	7812      	ldrb	r2, [r2, #0]
 8004f48:	f042 0220 	orr.w	r2, r2, #32
 8004f4c:	b2d2      	uxtb	r2, r2
 8004f4e:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir+DIR_FileSize, fp->fsize);		/* Update file size */
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	331c      	adds	r3, #28
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	68d2      	ldr	r2, [r2, #12]
 8004f58:	b2d2      	uxtb	r2, r2
 8004f5a:	701a      	strb	r2, [r3, #0]
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	331d      	adds	r3, #29
 8004f60:	687a      	ldr	r2, [r7, #4]
 8004f62:	68d2      	ldr	r2, [r2, #12]
 8004f64:	b292      	uxth	r2, r2
 8004f66:	0a12      	lsrs	r2, r2, #8
 8004f68:	b292      	uxth	r2, r2
 8004f6a:	b2d2      	uxtb	r2, r2
 8004f6c:	701a      	strb	r2, [r3, #0]
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	331e      	adds	r3, #30
 8004f72:	687a      	ldr	r2, [r7, #4]
 8004f74:	68d2      	ldr	r2, [r2, #12]
 8004f76:	0c12      	lsrs	r2, r2, #16
 8004f78:	b2d2      	uxtb	r2, r2
 8004f7a:	701a      	strb	r2, [r3, #0]
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	331f      	adds	r3, #31
 8004f80:	687a      	ldr	r2, [r7, #4]
 8004f82:	68d2      	ldr	r2, [r2, #12]
 8004f84:	0e12      	lsrs	r2, r2, #24
 8004f86:	b2d2      	uxtb	r2, r2
 8004f88:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	4619      	mov	r1, r3
 8004f90:	6938      	ldr	r0, [r7, #16]
 8004f92:	f7fe ff4c 	bl	8003e2e <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 8004f96:	f7fe f8ef 	bl	8003178 <get_fattime>
 8004f9a:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir+DIR_WrtTime, tm);
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	3316      	adds	r3, #22
 8004fa0:	68fa      	ldr	r2, [r7, #12]
 8004fa2:	b2d2      	uxtb	r2, r2
 8004fa4:	701a      	strb	r2, [r3, #0]
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	3317      	adds	r3, #23
 8004faa:	68fa      	ldr	r2, [r7, #12]
 8004fac:	b292      	uxth	r2, r2
 8004fae:	0a12      	lsrs	r2, r2, #8
 8004fb0:	b292      	uxth	r2, r2
 8004fb2:	b2d2      	uxtb	r2, r2
 8004fb4:	701a      	strb	r2, [r3, #0]
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	3318      	adds	r3, #24
 8004fba:	68fa      	ldr	r2, [r7, #12]
 8004fbc:	0c12      	lsrs	r2, r2, #16
 8004fbe:	b2d2      	uxtb	r2, r2
 8004fc0:	701a      	strb	r2, [r3, #0]
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	3319      	adds	r3, #25
 8004fc6:	68fa      	ldr	r2, [r7, #12]
 8004fc8:	0e12      	lsrs	r2, r2, #24
 8004fca:	b2d2      	uxtb	r2, r2
 8004fcc:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir+DIR_LstAccDate, 0);
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	3312      	adds	r3, #18
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	701a      	strb	r2, [r3, #0]
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	3313      	adds	r3, #19
 8004fda:	2200      	movs	r2, #0
 8004fdc:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	799b      	ldrb	r3, [r3, #6]
 8004fe2:	f023 0320 	bic.w	r3, r3, #32
 8004fe6:	b2da      	uxtb	r2, r3
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	719a      	strb	r2, [r3, #6]
				fp->fs->wflag = 1;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	711a      	strb	r2, [r3, #4]
				res = sync_fs(fp->fs);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f7fe f9f0 	bl	80033de <sync_fs>
 8004ffe:	4603      	mov	r3, r0
 8005000:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 8005002:	7dfb      	ldrb	r3, [r7, #23]
}
 8005004:	4618      	mov	r0, r3
 8005006:	3718      	adds	r7, #24
 8005008:	46bd      	mov	sp, r7
 800500a:	bd80      	pop	{r7, pc}

0800500c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b084      	sub	sp, #16
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8005014:	6878      	ldr	r0, [r7, #4]
 8005016:	f7ff ff51 	bl	8004ebc <f_sync>
 800501a:	4603      	mov	r3, r0
 800501c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800501e:	7bfb      	ldrb	r3, [r7, #15]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d10a      	bne.n	800503a <f_close+0x2e>
#endif
	{
		res = validate(fp);				/* Lock volume */
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f7ff fc2b 	bl	8004880 <validate>
 800502a:	4603      	mov	r3, r0
 800502c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800502e:	7bfb      	ldrb	r3, [r7, #15]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d102      	bne.n	800503a <f_close+0x2e>
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
			if (res == FR_OK)
#endif
				fp->fs = 0;				/* Invalidate file object */
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800503a:	7bfb      	ldrb	r3, [r7, #15]
}
 800503c:	4618      	mov	r0, r3
 800503e:	3710      	adds	r7, #16
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}

08005044 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b088      	sub	sp, #32
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
 800504c:	6039      	str	r1, [r7, #0]
	FRESULT res;


	res = validate(fp);					/* Check validity of the object */
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f7ff fc16 	bl	8004880 <validate>
 8005054:	4603      	mov	r3, r0
 8005056:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8005058:	7dfb      	ldrb	r3, [r7, #23]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d001      	beq.n	8005062 <f_lseek+0x1e>
 800505e:	7dfb      	ldrb	r3, [r7, #23]
 8005060:	e11f      	b.n	80052a2 <f_lseek+0x25e>
	if (fp->err)						/* Check error */
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	79db      	ldrb	r3, [r3, #7]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d002      	beq.n	8005070 <f_lseek+0x2c>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	79db      	ldrb	r3, [r3, #7]
 800506e:	e118      	b.n	80052a2 <f_lseek+0x25e>

	/* Normal Seek */
	{
		DWORD clst, bcs, nsect, ifptr;

		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	68da      	ldr	r2, [r3, #12]
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	429a      	cmp	r2, r3
 8005078:	d208      	bcs.n	800508c <f_lseek+0x48>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	799b      	ldrb	r3, [r3, #6]
 800507e:	f003 0302 	and.w	r3, r3, #2
 8005082:	2b00      	cmp	r3, #0
 8005084:	d102      	bne.n	800508c <f_lseek+0x48>
#endif
			) ofs = fp->fsize;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	68db      	ldr	r3, [r3, #12]
 800508a:	603b      	str	r3, [r7, #0]

		ifptr = fp->fptr;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	613b      	str	r3, [r7, #16]
		fp->fptr = nsect = 0;
 8005092:	2300      	movs	r3, #0
 8005094:	61bb      	str	r3, [r7, #24]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	69ba      	ldr	r2, [r7, #24]
 800509a:	609a      	str	r2, [r3, #8]
		if (ofs) {
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	f000 80ad 	beq.w	80051fe <f_lseek+0x1ba>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	789b      	ldrb	r3, [r3, #2]
 80050aa:	025b      	lsls	r3, r3, #9
 80050ac:	60fb      	str	r3, [r7, #12]
			if (ifptr > 0 &&
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d01b      	beq.n	80050ec <f_lseek+0xa8>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	1e5a      	subs	r2, r3, #1
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	fbb2 f2f3 	udiv	r2, r2, r3
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	1e59      	subs	r1, r3, #1
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d30f      	bcc.n	80050ec <f_lseek+0xa8>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	1e5a      	subs	r2, r3, #1
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	425b      	negs	r3, r3
 80050d4:	401a      	ands	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	609a      	str	r2, [r3, #8]
				ofs -= fp->fptr;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	683a      	ldr	r2, [r7, #0]
 80050e0:	1ad3      	subs	r3, r2, r3
 80050e2:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	695b      	ldr	r3, [r3, #20]
 80050e8:	61fb      	str	r3, [r7, #28]
 80050ea:	e023      	b.n	8005134 <f_lseek+0xf0>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	691b      	ldr	r3, [r3, #16]
 80050f0:	61fb      	str	r3, [r7, #28]
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 80050f2:	69fb      	ldr	r3, [r7, #28]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d11a      	bne.n	800512e <f_lseek+0xea>
					clst = create_chain(fp->fs, 0);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	2100      	movs	r1, #0
 80050fe:	4618      	mov	r0, r3
 8005100:	f7fe fc3d 	bl	800397e <create_chain>
 8005104:	61f8      	str	r0, [r7, #28]
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8005106:	69fb      	ldr	r3, [r7, #28]
 8005108:	2b01      	cmp	r3, #1
 800510a:	d104      	bne.n	8005116 <f_lseek+0xd2>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2202      	movs	r2, #2
 8005110:	71da      	strb	r2, [r3, #7]
 8005112:	2302      	movs	r3, #2
 8005114:	e0c5      	b.n	80052a2 <f_lseek+0x25e>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8005116:	69fb      	ldr	r3, [r7, #28]
 8005118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800511c:	d104      	bne.n	8005128 <f_lseek+0xe4>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2201      	movs	r2, #1
 8005122:	71da      	strb	r2, [r3, #7]
 8005124:	2301      	movs	r3, #1
 8005126:	e0bc      	b.n	80052a2 <f_lseek+0x25e>
					fp->sclust = clst;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	69fa      	ldr	r2, [r7, #28]
 800512c:	611a      	str	r2, [r3, #16]
				}
#endif
				fp->clust = clst;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	69fa      	ldr	r2, [r7, #28]
 8005132:	615a      	str	r2, [r3, #20]
			}
			if (clst != 0) {
 8005134:	69fb      	ldr	r3, [r7, #28]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d061      	beq.n	80051fe <f_lseek+0x1ba>
				while (ofs > bcs) {						/* Cluster following loop */
 800513a:	e03d      	b.n	80051b8 <f_lseek+0x174>
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	799b      	ldrb	r3, [r3, #6]
 8005140:	f003 0302 	and.w	r3, r3, #2
 8005144:	2b00      	cmp	r3, #0
 8005146:	d00c      	beq.n	8005162 <f_lseek+0x11e>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	69f9      	ldr	r1, [r7, #28]
 800514e:	4618      	mov	r0, r3
 8005150:	f7fe fc15 	bl	800397e <create_chain>
 8005154:	61f8      	str	r0, [r7, #28]
						if (clst == 0) {				/* When disk gets full, clip file size */
 8005156:	69fb      	ldr	r3, [r7, #28]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d109      	bne.n	8005170 <f_lseek+0x12c>
							ofs = bcs; break;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	603b      	str	r3, [r7, #0]
 8005160:	e02e      	b.n	80051c0 <f_lseek+0x17c>
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	69f9      	ldr	r1, [r7, #28]
 8005168:	4618      	mov	r0, r3
 800516a:	f7fe f9f9 	bl	8003560 <get_fat>
 800516e:	61f8      	str	r0, [r7, #28]
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8005170:	69fb      	ldr	r3, [r7, #28]
 8005172:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005176:	d104      	bne.n	8005182 <f_lseek+0x13e>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2201      	movs	r2, #1
 800517c:	71da      	strb	r2, [r3, #7]
 800517e:	2301      	movs	r3, #1
 8005180:	e08f      	b.n	80052a2 <f_lseek+0x25e>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 8005182:	69fb      	ldr	r3, [r7, #28]
 8005184:	2b01      	cmp	r3, #1
 8005186:	d905      	bls.n	8005194 <f_lseek+0x150>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	695a      	ldr	r2, [r3, #20]
 800518e:	69fb      	ldr	r3, [r7, #28]
 8005190:	429a      	cmp	r2, r3
 8005192:	d804      	bhi.n	800519e <f_lseek+0x15a>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2202      	movs	r2, #2
 8005198:	71da      	strb	r2, [r3, #7]
 800519a:	2302      	movs	r3, #2
 800519c:	e081      	b.n	80052a2 <f_lseek+0x25e>
					fp->clust = clst;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	69fa      	ldr	r2, [r7, #28]
 80051a2:	615a      	str	r2, [r3, #20]
					fp->fptr += bcs;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	689a      	ldr	r2, [r3, #8]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	441a      	add	r2, r3
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	609a      	str	r2, [r3, #8]
					ofs -= bcs;
 80051b0:	683a      	ldr	r2, [r7, #0]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	1ad3      	subs	r3, r2, r3
 80051b6:	603b      	str	r3, [r7, #0]
				while (ofs > bcs) {						/* Cluster following loop */
 80051b8:	683a      	ldr	r2, [r7, #0]
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	429a      	cmp	r2, r3
 80051be:	d8bd      	bhi.n	800513c <f_lseek+0xf8>
				}
				fp->fptr += ofs;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	689a      	ldr	r2, [r3, #8]
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	441a      	add	r2, r3
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	609a      	str	r2, [r3, #8]
				if (ofs % SS(fp->fs)) {
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d013      	beq.n	80051fe <f_lseek+0x1ba>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	69f9      	ldr	r1, [r7, #28]
 80051dc:	4618      	mov	r0, r3
 80051de:	f7fe f9a0 	bl	8003522 <clust2sect>
 80051e2:	61b8      	str	r0, [r7, #24]
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 80051e4:	69bb      	ldr	r3, [r7, #24]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d104      	bne.n	80051f4 <f_lseek+0x1b0>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2202      	movs	r2, #2
 80051ee:	71da      	strb	r2, [r3, #7]
 80051f0:	2302      	movs	r3, #2
 80051f2:	e056      	b.n	80052a2 <f_lseek+0x25e>
					nsect += ofs / SS(fp->fs);
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	0a5b      	lsrs	r3, r3, #9
 80051f8:	69ba      	ldr	r2, [r7, #24]
 80051fa:	4413      	add	r3, r2
 80051fc:	61bb      	str	r3, [r7, #24]
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005206:	2b00      	cmp	r3, #0
 8005208:	d039      	beq.n	800527e <f_lseek+0x23a>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	699a      	ldr	r2, [r3, #24]
 800520e:	69bb      	ldr	r3, [r7, #24]
 8005210:	429a      	cmp	r2, r3
 8005212:	d034      	beq.n	800527e <f_lseek+0x23a>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	799b      	ldrb	r3, [r3, #6]
 8005218:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800521c:	2b00      	cmp	r3, #0
 800521e:	d019      	beq.n	8005254 <f_lseek+0x210>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	7858      	ldrb	r0, [r3, #1]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	699a      	ldr	r2, [r3, #24]
 8005230:	2301      	movs	r3, #1
 8005232:	f7fd ff5f 	bl	80030f4 <disk_write>
 8005236:	4603      	mov	r3, r0
 8005238:	2b00      	cmp	r3, #0
 800523a:	d004      	beq.n	8005246 <f_lseek+0x202>
					ABORT(fp->fs, FR_DISK_ERR);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2201      	movs	r2, #1
 8005240:	71da      	strb	r2, [r3, #7]
 8005242:	2301      	movs	r3, #1
 8005244:	e02d      	b.n	80052a2 <f_lseek+0x25e>
				fp->flag &= ~FA__DIRTY;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	799b      	ldrb	r3, [r3, #6]
 800524a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800524e:	b2da      	uxtb	r2, r3
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	719a      	strb	r2, [r3, #6]
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf, nsect, 1) != RES_OK)	/* Fill sector cache */
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	7858      	ldrb	r0, [r3, #1]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8005260:	2301      	movs	r3, #1
 8005262:	69ba      	ldr	r2, [r7, #24]
 8005264:	f7fd ff04 	bl	8003070 <disk_read>
 8005268:	4603      	mov	r3, r0
 800526a:	2b00      	cmp	r3, #0
 800526c:	d004      	beq.n	8005278 <f_lseek+0x234>
				ABORT(fp->fs, FR_DISK_ERR);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2201      	movs	r2, #1
 8005272:	71da      	strb	r2, [r3, #7]
 8005274:	2301      	movs	r3, #1
 8005276:	e014      	b.n	80052a2 <f_lseek+0x25e>
#endif
			fp->dsect = nsect;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	69ba      	ldr	r2, [r7, #24]
 800527c:	619a      	str	r2, [r3, #24]
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	689a      	ldr	r2, [r3, #8]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	68db      	ldr	r3, [r3, #12]
 8005286:	429a      	cmp	r2, r3
 8005288:	d90a      	bls.n	80052a0 <f_lseek+0x25c>
			fp->fsize = fp->fptr;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	689a      	ldr	r2, [r3, #8]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	60da      	str	r2, [r3, #12]
			fp->flag |= FA__WRITTEN;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	799b      	ldrb	r3, [r3, #6]
 8005296:	f043 0320 	orr.w	r3, r3, #32
 800529a:	b2da      	uxtb	r2, r3
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	719a      	strb	r2, [r3, #6]
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
 80052a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3720      	adds	r7, #32
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}

080052aa <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 80052aa:	b580      	push	{r7, lr}
 80052ac:	b08e      	sub	sp, #56	; 0x38
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	60f8      	str	r0, [r7, #12]
 80052b2:	60b9      	str	r1, [r7, #8]
 80052b4:	607a      	str	r2, [r7, #4]
	UINT i;
	BYTE fat, *p;


	/* Get logical drive number */
	res = find_volume(fatfs, &path, 0);
 80052b6:	f107 030c 	add.w	r3, r7, #12
 80052ba:	2200      	movs	r2, #0
 80052bc:	4619      	mov	r1, r3
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f7ff f82e 	bl	8004320 <find_volume>
 80052c4:	4603      	mov	r3, r0
 80052c6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	fs = *fatfs;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	61fb      	str	r3, [r7, #28]
	if (res == FR_OK)
 80052d0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	f040 80a6 	bne.w	8005426 <f_getfree+0x17c>
	{
		/* If free_clust is valid, return it without full cluster scan */
		if (fs->free_clust <= fs->n_fatent - 2)
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	691a      	ldr	r2, [r3, #16]
 80052de:	69fb      	ldr	r3, [r7, #28]
 80052e0:	695b      	ldr	r3, [r3, #20]
 80052e2:	3b02      	subs	r3, #2
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d804      	bhi.n	80052f2 <f_getfree+0x48>
		{
			*nclst = fs->free_clust;
 80052e8:	69fb      	ldr	r3, [r7, #28]
 80052ea:	691a      	ldr	r2, [r3, #16]
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	601a      	str	r2, [r3, #0]
 80052f0:	e099      	b.n	8005426 <f_getfree+0x17c>
		}
		else
		{
			/* Get number of free clusters */
			fat = fs->fs_type;
 80052f2:	69fb      	ldr	r3, [r7, #28]
 80052f4:	781b      	ldrb	r3, [r3, #0]
 80052f6:	76fb      	strb	r3, [r7, #27]
			n = 0;
 80052f8:	2300      	movs	r3, #0
 80052fa:	633b      	str	r3, [r7, #48]	; 0x30
			if (fat == FS_FAT12)
 80052fc:	7efb      	ldrb	r3, [r7, #27]
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d124      	bne.n	800534c <f_getfree+0xa2>
			{
				clst = 2;
 8005302:	2302      	movs	r3, #2
 8005304:	62fb      	str	r3, [r7, #44]	; 0x2c
				do {
					stat = get_fat(fs, clst);
 8005306:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005308:	69f8      	ldr	r0, [r7, #28]
 800530a:	f7fe f929 	bl	8003560 <get_fat>
 800530e:	6178      	str	r0, [r7, #20]
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8005310:	697b      	ldr	r3, [r7, #20]
 8005312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005316:	d103      	bne.n	8005320 <f_getfree+0x76>
 8005318:	2301      	movs	r3, #1
 800531a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800531e:	e075      	b.n	800540c <f_getfree+0x162>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	2b01      	cmp	r3, #1
 8005324:	d103      	bne.n	800532e <f_getfree+0x84>
 8005326:	2302      	movs	r3, #2
 8005328:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800532c:	e06e      	b.n	800540c <f_getfree+0x162>
					if (stat == 0) n++;
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d102      	bne.n	800533a <f_getfree+0x90>
 8005334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005336:	3301      	adds	r3, #1
 8005338:	633b      	str	r3, [r7, #48]	; 0x30
				} while (++clst < fs->n_fatent);
 800533a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800533c:	3301      	adds	r3, #1
 800533e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005340:	69fb      	ldr	r3, [r7, #28]
 8005342:	695b      	ldr	r3, [r3, #20]
 8005344:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005346:	429a      	cmp	r2, r3
 8005348:	d3dd      	bcc.n	8005306 <f_getfree+0x5c>
 800534a:	e05f      	b.n	800540c <f_getfree+0x162>
			}
			else
			{
				clst = fs->n_fatent;
 800534c:	69fb      	ldr	r3, [r7, #28]
 800534e:	695b      	ldr	r3, [r3, #20]
 8005350:	62fb      	str	r3, [r7, #44]	; 0x2c
				sect = fs->fatbase;
 8005352:	69fb      	ldr	r3, [r7, #28]
 8005354:	6a1b      	ldr	r3, [r3, #32]
 8005356:	62bb      	str	r3, [r7, #40]	; 0x28
				i = 0; p = 0;
 8005358:	2300      	movs	r3, #0
 800535a:	627b      	str	r3, [r7, #36]	; 0x24
 800535c:	2300      	movs	r3, #0
 800535e:	623b      	str	r3, [r7, #32]
				do {
					if (!i) {
 8005360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005362:	2b00      	cmp	r3, #0
 8005364:	d113      	bne.n	800538e <f_getfree+0xe4>
						res = move_window(fs, sect++);
 8005366:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005368:	1c5a      	adds	r2, r3, #1
 800536a:	62ba      	str	r2, [r7, #40]	; 0x28
 800536c:	4619      	mov	r1, r3
 800536e:	69f8      	ldr	r0, [r7, #28]
 8005370:	f7fe f808 	bl	8003384 <move_window>
 8005374:	4603      	mov	r3, r0
 8005376:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						if (res != FR_OK) break;
 800537a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800537e:	2b00      	cmp	r3, #0
 8005380:	d143      	bne.n	800540a <f_getfree+0x160>
						p = fs->win;
 8005382:	69fb      	ldr	r3, [r7, #28]
 8005384:	3330      	adds	r3, #48	; 0x30
 8005386:	623b      	str	r3, [r7, #32]
						i = SS(fs);
 8005388:	f44f 7300 	mov.w	r3, #512	; 0x200
 800538c:	627b      	str	r3, [r7, #36]	; 0x24
					}
					if (fat == FS_FAT16) {
 800538e:	7efb      	ldrb	r3, [r7, #27]
 8005390:	2b02      	cmp	r3, #2
 8005392:	d115      	bne.n	80053c0 <f_getfree+0x116>
						if (LD_WORD(p) == 0) n++;
 8005394:	6a3b      	ldr	r3, [r7, #32]
 8005396:	3301      	adds	r3, #1
 8005398:	781b      	ldrb	r3, [r3, #0]
 800539a:	021b      	lsls	r3, r3, #8
 800539c:	b21a      	sxth	r2, r3
 800539e:	6a3b      	ldr	r3, [r7, #32]
 80053a0:	781b      	ldrb	r3, [r3, #0]
 80053a2:	b21b      	sxth	r3, r3
 80053a4:	4313      	orrs	r3, r2
 80053a6:	b21b      	sxth	r3, r3
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d102      	bne.n	80053b2 <f_getfree+0x108>
 80053ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ae:	3301      	adds	r3, #1
 80053b0:	633b      	str	r3, [r7, #48]	; 0x30
						p += 2; i -= 2;
 80053b2:	6a3b      	ldr	r3, [r7, #32]
 80053b4:	3302      	adds	r3, #2
 80053b6:	623b      	str	r3, [r7, #32]
 80053b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ba:	3b02      	subs	r3, #2
 80053bc:	627b      	str	r3, [r7, #36]	; 0x24
 80053be:	e01d      	b.n	80053fc <f_getfree+0x152>
					} else {
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) n++;
 80053c0:	6a3b      	ldr	r3, [r7, #32]
 80053c2:	3303      	adds	r3, #3
 80053c4:	781b      	ldrb	r3, [r3, #0]
 80053c6:	061a      	lsls	r2, r3, #24
 80053c8:	6a3b      	ldr	r3, [r7, #32]
 80053ca:	3302      	adds	r3, #2
 80053cc:	781b      	ldrb	r3, [r3, #0]
 80053ce:	041b      	lsls	r3, r3, #16
 80053d0:	4313      	orrs	r3, r2
 80053d2:	6a3a      	ldr	r2, [r7, #32]
 80053d4:	3201      	adds	r2, #1
 80053d6:	7812      	ldrb	r2, [r2, #0]
 80053d8:	0212      	lsls	r2, r2, #8
 80053da:	4313      	orrs	r3, r2
 80053dc:	6a3a      	ldr	r2, [r7, #32]
 80053de:	7812      	ldrb	r2, [r2, #0]
 80053e0:	4313      	orrs	r3, r2
 80053e2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d102      	bne.n	80053f0 <f_getfree+0x146>
 80053ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ec:	3301      	adds	r3, #1
 80053ee:	633b      	str	r3, [r7, #48]	; 0x30
						p += 4; i -= 4;
 80053f0:	6a3b      	ldr	r3, [r7, #32]
 80053f2:	3304      	adds	r3, #4
 80053f4:	623b      	str	r3, [r7, #32]
 80053f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f8:	3b04      	subs	r3, #4
 80053fa:	627b      	str	r3, [r7, #36]	; 0x24
					}
				} while (--clst);
 80053fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053fe:	3b01      	subs	r3, #1
 8005400:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005404:	2b00      	cmp	r3, #0
 8005406:	d1ab      	bne.n	8005360 <f_getfree+0xb6>
 8005408:	e000      	b.n	800540c <f_getfree+0x162>
						if (res != FR_OK) break;
 800540a:	bf00      	nop
			}
			fs->free_clust = n;
 800540c:	69fb      	ldr	r3, [r7, #28]
 800540e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005410:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8005412:	69fb      	ldr	r3, [r7, #28]
 8005414:	795b      	ldrb	r3, [r3, #5]
 8005416:	f043 0301 	orr.w	r3, r3, #1
 800541a:	b2da      	uxtb	r2, r3
 800541c:	69fb      	ldr	r3, [r7, #28]
 800541e:	715a      	strb	r2, [r3, #5]
			*nclst = n;
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005424:	601a      	str	r2, [r3, #0]
		}
	}
	LEAVE_FF(fs, res);
 8005426:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 800542a:	4618      	mov	r0, r3
 800542c:	3738      	adds	r7, #56	; 0x38
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}

08005432 <putc_bfd>:
static
void putc_bfd (
	putbuff* pb,
	TCHAR c
)
{
 8005432:	b580      	push	{r7, lr}
 8005434:	b084      	sub	sp, #16
 8005436:	af00      	add	r7, sp, #0
 8005438:	6078      	str	r0, [r7, #4]
 800543a:	460b      	mov	r3, r1
 800543c:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n')	 /* LF -> CRLF conversion */
 800543e:	78fb      	ldrb	r3, [r7, #3]
 8005440:	2b0a      	cmp	r3, #10
 8005442:	d103      	bne.n	800544c <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 8005444:	210d      	movs	r1, #13
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f7ff fff3 	bl	8005432 <putc_bfd>

	i = pb->idx;	/* Buffer write index (-1:error) */
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2b00      	cmp	r3, #0
 8005456:	db25      	blt.n	80054a4 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	1c5a      	adds	r2, r3, #1
 800545c:	60fa      	str	r2, [r7, #12]
 800545e:	687a      	ldr	r2, [r7, #4]
 8005460:	4413      	add	r3, r2
 8005462:	78fa      	ldrb	r2, [r7, #3]
 8005464:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2b3c      	cmp	r3, #60	; 0x3c
 800546a:	dd12      	ble.n	8005492 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6818      	ldr	r0, [r3, #0]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	f103 010c 	add.w	r1, r3, #12
 8005476:	68fa      	ldr	r2, [r7, #12]
 8005478:	f107 0308 	add.w	r3, r7, #8
 800547c:	f7ff fbb2 	bl	8004be4 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8005480:	68ba      	ldr	r2, [r7, #8]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	429a      	cmp	r2, r3
 8005486:	d101      	bne.n	800548c <putc_bfd+0x5a>
 8005488:	2300      	movs	r3, #0
 800548a:	e001      	b.n	8005490 <putc_bfd+0x5e>
 800548c:	f04f 33ff 	mov.w	r3, #4294967295
 8005490:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	68fa      	ldr	r2, [r7, #12]
 8005496:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	1c5a      	adds	r2, r3, #1
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	609a      	str	r2, [r3, #8]
 80054a2:	e000      	b.n	80054a6 <putc_bfd+0x74>
	if (i < 0) return;
 80054a4:	bf00      	nop
}
 80054a6:	3710      	adds	r7, #16
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}

080054ac <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 80054ac:	b590      	push	{r4, r7, lr}
 80054ae:	b097      	sub	sp, #92	; 0x5c
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
 80054b4:	6039      	str	r1, [r7, #0]
	putbuff pb;
	UINT nw;


	pb.fp = fp;				/* Initialize output buffer */
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	60fb      	str	r3, [r7, #12]
	pb.nchr = pb.idx = 0;
 80054ba:	2300      	movs	r3, #0
 80054bc:	613b      	str	r3, [r7, #16]
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	617b      	str	r3, [r7, #20]

	while (*str)			/* Put the string */
 80054c2:	e009      	b.n	80054d8 <f_puts+0x2c>
		putc_bfd(&pb, *str++);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	1c5a      	adds	r2, r3, #1
 80054c8:	607a      	str	r2, [r7, #4]
 80054ca:	781a      	ldrb	r2, [r3, #0]
 80054cc:	f107 030c 	add.w	r3, r7, #12
 80054d0:	4611      	mov	r1, r2
 80054d2:	4618      	mov	r0, r3
 80054d4:	f7ff ffad 	bl	8005432 <putc_bfd>
	while (*str)			/* Put the string */
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	781b      	ldrb	r3, [r3, #0]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d1f1      	bne.n	80054c4 <f_puts+0x18>

	if (   pb.idx >= 0		/* Flush buffered characters to the file */
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	db16      	blt.n	8005514 <f_puts+0x68>
		&& f_write(pb.fp, pb.buf, (UINT)pb.idx, &nw) == FR_OK
 80054e6:	68f8      	ldr	r0, [r7, #12]
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	461c      	mov	r4, r3
 80054ec:	f107 0208 	add.w	r2, r7, #8
 80054f0:	f107 030c 	add.w	r3, r7, #12
 80054f4:	f103 010c 	add.w	r1, r3, #12
 80054f8:	4613      	mov	r3, r2
 80054fa:	4622      	mov	r2, r4
 80054fc:	f7ff fb72 	bl	8004be4 <f_write>
 8005500:	4603      	mov	r3, r0
 8005502:	2b00      	cmp	r3, #0
 8005504:	d106      	bne.n	8005514 <f_puts+0x68>
		&& (UINT)pb.idx == nw) return pb.nchr;
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	461a      	mov	r2, r3
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	429a      	cmp	r2, r3
 800550e:	d101      	bne.n	8005514 <f_puts+0x68>
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	e001      	b.n	8005518 <f_puts+0x6c>
	return EOF;
 8005514:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005518:	4618      	mov	r0, r3
 800551a:	375c      	adds	r7, #92	; 0x5c
 800551c:	46bd      	mov	sp, r7
 800551e:	bd90      	pop	{r4, r7, pc}

08005520 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005520:	b480      	push	{r7}
 8005522:	b083      	sub	sp, #12
 8005524:	af00      	add	r7, sp, #0
 8005526:	4603      	mov	r3, r0
 8005528:	6039      	str	r1, [r7, #0]
 800552a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 800552c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005530:	2b00      	cmp	r3, #0
 8005532:	da0b      	bge.n	800554c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8005534:	490d      	ldr	r1, [pc, #52]	; (800556c <NVIC_SetPriority+0x4c>)
 8005536:	79fb      	ldrb	r3, [r7, #7]
 8005538:	f003 030f 	and.w	r3, r3, #15
 800553c:	3b04      	subs	r3, #4
 800553e:	683a      	ldr	r2, [r7, #0]
 8005540:	b2d2      	uxtb	r2, r2
 8005542:	0112      	lsls	r2, r2, #4
 8005544:	b2d2      	uxtb	r2, r2
 8005546:	440b      	add	r3, r1
 8005548:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800554a:	e009      	b.n	8005560 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800554c:	4908      	ldr	r1, [pc, #32]	; (8005570 <NVIC_SetPriority+0x50>)
 800554e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005552:	683a      	ldr	r2, [r7, #0]
 8005554:	b2d2      	uxtb	r2, r2
 8005556:	0112      	lsls	r2, r2, #4
 8005558:	b2d2      	uxtb	r2, r2
 800555a:	440b      	add	r3, r1
 800555c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005560:	bf00      	nop
 8005562:	370c      	adds	r7, #12
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr
 800556c:	e000ed00 	.word	0xe000ed00
 8005570:	e000e100 	.word	0xe000e100

08005574 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b082      	sub	sp, #8
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005582:	d301      	bcc.n	8005588 <SysTick_Config+0x14>
 8005584:	2301      	movs	r3, #1
 8005586:	e011      	b.n	80055ac <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8005588:	4a0a      	ldr	r2, [pc, #40]	; (80055b4 <SysTick_Config+0x40>)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005590:	3b01      	subs	r3, #1
 8005592:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8005594:	210f      	movs	r1, #15
 8005596:	f04f 30ff 	mov.w	r0, #4294967295
 800559a:	f7ff ffc1 	bl	8005520 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 800559e:	4b05      	ldr	r3, [pc, #20]	; (80055b4 <SysTick_Config+0x40>)
 80055a0:	2200      	movs	r2, #0
 80055a2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80055a4:	4b03      	ldr	r3, [pc, #12]	; (80055b4 <SysTick_Config+0x40>)
 80055a6:	2207      	movs	r2, #7
 80055a8:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80055aa:	2300      	movs	r3, #0
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3708      	adds	r7, #8
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}
 80055b4:	e000e010 	.word	0xe000e010

080055b8 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	af00      	add	r7, sp, #0

	SystemInit();
 80055bc:	f002 fcf4 	bl	8007fa8 <SystemInit>
	SysTick_Config(SystemCoreClock/1000);
 80055c0:	4b1d      	ldr	r3, [pc, #116]	; (8005638 <main+0x80>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a1d      	ldr	r2, [pc, #116]	; (800563c <main+0x84>)
 80055c6:	fba2 2303 	umull	r2, r3, r2, r3
 80055ca:	099b      	lsrs	r3, r3, #6
 80055cc:	4618      	mov	r0, r3
 80055ce:	f7ff ffd1 	bl	8005574 <SysTick_Config>
	InicializarPines();
 80055d2:	f000 f99f 	bl	8005914 <InicializarPines>
	InicializarPinesSalida();
 80055d6:	f000 f89d 	bl	8005714 <InicializarPinesSalida>
	EXTILine7_Config();
 80055da:	f000 fdf1 	bl	80061c0 <EXTILine7_Config>
	EXTILine8_Config();
 80055de:	f000 fe33 	bl	8006248 <EXTILine8_Config>
	UB_LCD_4x20_Init();
 80055e2:	f001 fb65 	bl	8006cb0 <UB_LCD_4x20_Init>
	TIM2_Start();
 80055e6:	f7fd fba0 	bl	8002d2a <TIM2_Start>
	UB_Fatfs_Init();
 80055ea:	f001 fa55 	bl	8006a98 <UB_Fatfs_Init>
	adc_inicializar();
 80055ee:	f7fd fc57 	bl	8002ea0 <adc_inicializar>
	inicializarBluetooth();
 80055f2:	f7fd fbc3 	bl	8002d7c <inicializarBluetooth>

	while(!TM_RTC_Init(TM_RTC_ClockSource_Internal))
 80055f6:	e009      	b.n	800560c <main+0x54>
	{
		UB_LCD_4x20_String(0,0,"Mala inicializacion");
 80055f8:	4a11      	ldr	r2, [pc, #68]	; (8005640 <main+0x88>)
 80055fa:	2100      	movs	r1, #0
 80055fc:	2000      	movs	r0, #0
 80055fe:	f001 fb80 	bl	8006d02 <UB_LCD_4x20_String>
		UB_LCD_4x20_String(0,1,"Reinicie Micro");
 8005602:	4a10      	ldr	r2, [pc, #64]	; (8005644 <main+0x8c>)
 8005604:	2101      	movs	r1, #1
 8005606:	2000      	movs	r0, #0
 8005608:	f001 fb7b 	bl	8006d02 <UB_LCD_4x20_String>
	while(!TM_RTC_Init(TM_RTC_ClockSource_Internal))
 800560c:	2000      	movs	r0, #0
 800560e:	f002 fd7d 	bl	800810c <TM_RTC_Init>
 8005612:	4603      	mov	r3, r0
 8005614:	2b00      	cmp	r3, #0
 8005616:	d0ef      	beq.n	80055f8 <main+0x40>
	}

	UB_LCD_4x20_Clear();
 8005618:	f001 fb68 	bl	8006cec <UB_LCD_4x20_Clear>
	InicializarHora();
 800561c:	f000 ff60 	bl	80064e0 <InicializarHora>
	UB_LCD_4x20_Clear();
 8005620:	f001 fb64 	bl	8006cec <UB_LCD_4x20_Clear>
	TM_RTC_Interrupts(TM_RTC_Int_1s);
 8005624:	2007      	movs	r0, #7
 8005626:	f002 ffcf 	bl	80085c8 <TM_RTC_Interrupts>
	inicializaSensores();
 800562a:	f000 f88f 	bl	800574c <inicializaSensores>
	escribirSD();
 800562e:	f001 f8db 	bl	80067e8 <escribirSD>


	while (1)
	{
		MenudeOpciones();
 8005632:	f000 fa05 	bl	8005a40 <MenudeOpciones>
 8005636:	e7fc      	b.n	8005632 <main+0x7a>
 8005638:	200000c0 	.word	0x200000c0
 800563c:	10624dd3 	.word	0x10624dd3
 8005640:	0800b778 	.word	0x0800b778
 8005644:	0800b78c 	.word	0x0800b78c

08005648 <PantallaStanBy>:
	}
}

void PantallaStanBy(void)
{
 8005648:	b590      	push	{r4, r7, lr}
 800564a:	b083      	sub	sp, #12
 800564c:	af02      	add	r7, sp, #8

	TM_RTC_GetDateTime(&DataTime,TM_RTC_Format_BIN);
 800564e:	2100      	movs	r1, #0
 8005650:	4824      	ldr	r0, [pc, #144]	; (80056e4 <PantallaStanBy+0x9c>)
 8005652:	f002 ff2d 	bl	80084b0 <TM_RTC_GetDateTime>
	sprintf(HorarioLCD,"Hora: %02d:%02d:%02d",DataTime.hours,DataTime.minutes,DataTime.seconds);
 8005656:	4b23      	ldr	r3, [pc, #140]	; (80056e4 <PantallaStanBy+0x9c>)
 8005658:	795b      	ldrb	r3, [r3, #5]
 800565a:	461a      	mov	r2, r3
 800565c:	4b21      	ldr	r3, [pc, #132]	; (80056e4 <PantallaStanBy+0x9c>)
 800565e:	791b      	ldrb	r3, [r3, #4]
 8005660:	4619      	mov	r1, r3
 8005662:	4b20      	ldr	r3, [pc, #128]	; (80056e4 <PantallaStanBy+0x9c>)
 8005664:	781b      	ldrb	r3, [r3, #0]
 8005666:	9300      	str	r3, [sp, #0]
 8005668:	460b      	mov	r3, r1
 800566a:	491f      	ldr	r1, [pc, #124]	; (80056e8 <PantallaStanBy+0xa0>)
 800566c:	481f      	ldr	r0, [pc, #124]	; (80056ec <PantallaStanBy+0xa4>)
 800566e:	f003 f973 	bl	8008958 <sprintf>
	sprintf(TemperaturaLCD,"Temperatura:%2.2f C",Temperature);
 8005672:	4b1f      	ldr	r3, [pc, #124]	; (80056f0 <PantallaStanBy+0xa8>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4618      	mov	r0, r3
 8005678:	f7fa ff66 	bl	8000548 <__aeabi_f2d>
 800567c:	4603      	mov	r3, r0
 800567e:	460c      	mov	r4, r1
 8005680:	461a      	mov	r2, r3
 8005682:	4623      	mov	r3, r4
 8005684:	491b      	ldr	r1, [pc, #108]	; (80056f4 <PantallaStanBy+0xac>)
 8005686:	481c      	ldr	r0, [pc, #112]	; (80056f8 <PantallaStanBy+0xb0>)
 8005688:	f003 f966 	bl	8008958 <sprintf>
	sprintf(HumedadAireLCD,"HumedadA:%2.2f%% g/m3",Humidity);
 800568c:	4b1b      	ldr	r3, [pc, #108]	; (80056fc <PantallaStanBy+0xb4>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4618      	mov	r0, r3
 8005692:	f7fa ff59 	bl	8000548 <__aeabi_f2d>
 8005696:	4603      	mov	r3, r0
 8005698:	460c      	mov	r4, r1
 800569a:	461a      	mov	r2, r3
 800569c:	4623      	mov	r3, r4
 800569e:	4918      	ldr	r1, [pc, #96]	; (8005700 <PantallaStanBy+0xb8>)
 80056a0:	4818      	ldr	r0, [pc, #96]	; (8005704 <PantallaStanBy+0xbc>)
 80056a2:	f003 f959 	bl	8008958 <sprintf>
	sprintf(HumedadTierraLCD,"HumedadT:%02d %%",humedadTierra);
 80056a6:	4b18      	ldr	r3, [pc, #96]	; (8005708 <PantallaStanBy+0xc0>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	461a      	mov	r2, r3
 80056ac:	4917      	ldr	r1, [pc, #92]	; (800570c <PantallaStanBy+0xc4>)
 80056ae:	4818      	ldr	r0, [pc, #96]	; (8005710 <PantallaStanBy+0xc8>)
 80056b0:	f003 f952 	bl	8008958 <sprintf>


	UB_LCD_4x20_String(0,0,HorarioLCD);
 80056b4:	4a0d      	ldr	r2, [pc, #52]	; (80056ec <PantallaStanBy+0xa4>)
 80056b6:	2100      	movs	r1, #0
 80056b8:	2000      	movs	r0, #0
 80056ba:	f001 fb22 	bl	8006d02 <UB_LCD_4x20_String>
	UB_LCD_4x20_String(0,1,TemperaturaLCD);
 80056be:	4a0e      	ldr	r2, [pc, #56]	; (80056f8 <PantallaStanBy+0xb0>)
 80056c0:	2101      	movs	r1, #1
 80056c2:	2000      	movs	r0, #0
 80056c4:	f001 fb1d 	bl	8006d02 <UB_LCD_4x20_String>
	UB_LCD_4x20_String(0,2,HumedadAireLCD);
 80056c8:	4a0e      	ldr	r2, [pc, #56]	; (8005704 <PantallaStanBy+0xbc>)
 80056ca:	2102      	movs	r1, #2
 80056cc:	2000      	movs	r0, #0
 80056ce:	f001 fb18 	bl	8006d02 <UB_LCD_4x20_String>
	UB_LCD_4x20_String(0,3,HumedadTierraLCD);
 80056d2:	4a0f      	ldr	r2, [pc, #60]	; (8005710 <PantallaStanBy+0xc8>)
 80056d4:	2103      	movs	r1, #3
 80056d6:	2000      	movs	r0, #0
 80056d8:	f001 fb13 	bl	8006d02 <UB_LCD_4x20_String>

}
 80056dc:	bf00      	nop
 80056de:	3704      	adds	r7, #4
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd90      	pop	{r4, r7, pc}
 80056e4:	20000d68 	.word	0x20000d68
 80056e8:	0800b79c 	.word	0x0800b79c
 80056ec:	20000d40 	.word	0x20000d40
 80056f0:	200007b0 	.word	0x200007b0
 80056f4:	0800b7b4 	.word	0x0800b7b4
 80056f8:	20000a38 	.word	0x20000a38
 80056fc:	200007b4 	.word	0x200007b4
 8005700:	0800b7c8 	.word	0x0800b7c8
 8005704:	20000d10 	.word	0x20000d10
 8005708:	20000790 	.word	0x20000790
 800570c:	0800b7e0 	.word	0x0800b7e0
 8005710:	20000d54 	.word	0x20000d54

08005714 <InicializarPinesSalida>:

void InicializarPinesSalida(void)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b082      	sub	sp, #8
 8005718:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	//Salidas de la placa a la proto //

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 800571a:	2101      	movs	r1, #1
 800571c:	2010      	movs	r0, #16
 800571e:	f7fc f98d 	bl	8001a3c <RCC_AHB1PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7 | GPIO_Pin_9 | GPIO_Pin_11 ;
 8005722:	f44f 6328 	mov.w	r3, #2688	; 0xa80
 8005726:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8005728:	2301      	movs	r3, #1
 800572a:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 800572c:	2303      	movs	r3, #3
 800572e:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd= GPIO_PuPd_UP;
 8005730:	2301      	movs	r3, #1
 8005732:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOE, &GPIO_InitStructure);
 8005734:	463b      	mov	r3, r7
 8005736:	4619      	mov	r1, r3
 8005738:	4803      	ldr	r0, [pc, #12]	; (8005748 <InicializarPinesSalida+0x34>)
 800573a:	f7fb ff15 	bl	8001568 <GPIO_Init>
}
 800573e:	bf00      	nop
 8005740:	3708      	adds	r7, #8
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
 8005746:	bf00      	nop
 8005748:	40021000 	.word	0x40021000

0800574c <inicializaSensores>:

void inicializaSensores(void)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	af00      	add	r7, sp, #0

	UB_LCD_4x20_String(0,0,"Inicializando ");
 8005750:	4a0e      	ldr	r2, [pc, #56]	; (800578c <inicializaSensores+0x40>)
 8005752:	2100      	movs	r1, #0
 8005754:	2000      	movs	r0, #0
 8005756:	f001 fad4 	bl	8006d02 <UB_LCD_4x20_String>
	UB_LCD_4x20_String(0,1,"Sensores");
 800575a:	4a0d      	ldr	r2, [pc, #52]	; (8005790 <inicializaSensores+0x44>)
 800575c:	2101      	movs	r1, #1
 800575e:	2000      	movs	r0, #0
 8005760:	f001 facf 	bl	8006d02 <UB_LCD_4x20_String>
	HumedadTierra();
 8005764:	f000 f93a 	bl	80059dc <HumedadTierra>
	DHT_GetData(&DHT11_Data);
 8005768:	480a      	ldr	r0, [pc, #40]	; (8005794 <inicializaSensores+0x48>)
 800576a:	f7fd fa2f 	bl	8002bcc <DHT_GetData>
	Temperature = DHT11_Data.Temperature;
 800576e:	4b09      	ldr	r3, [pc, #36]	; (8005794 <inicializaSensores+0x48>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a09      	ldr	r2, [pc, #36]	; (8005798 <inicializaSensores+0x4c>)
 8005774:	6013      	str	r3, [r2, #0]
	Humidity = DHT11_Data.Humidity;
 8005776:	4b07      	ldr	r3, [pc, #28]	; (8005794 <inicializaSensores+0x48>)
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	4a08      	ldr	r2, [pc, #32]	; (800579c <inicializaSensores+0x50>)
 800577c:	6013      	str	r3, [r2, #0]
	Delay(3000);
 800577e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8005782:	f000 f905 	bl	8005990 <Delay>
}
 8005786:	bf00      	nop
 8005788:	bd80      	pop	{r7, pc}
 800578a:	bf00      	nop
 800578c:	0800b7f4 	.word	0x0800b7f4
 8005790:	0800b804 	.word	0x0800b804
 8005794:	20000d24 	.word	0x20000d24
 8005798:	200007b0 	.word	0x200007b0
 800579c:	200007b4 	.word	0x200007b4

080057a0 <sensar>:
void sensar(void)
{
 80057a0:	b598      	push	{r3, r4, r7, lr}
 80057a2:	af00      	add	r7, sp, #0
	contador=contador+1;
 80057a4:	4b4a      	ldr	r3, [pc, #296]	; (80058d0 <sensar+0x130>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	3301      	adds	r3, #1
 80057aa:	4a49      	ldr	r2, [pc, #292]	; (80058d0 <sensar+0x130>)
 80057ac:	6013      	str	r3, [r2, #0]
	if(contador==60000)
 80057ae:	4b48      	ldr	r3, [pc, #288]	; (80058d0 <sensar+0x130>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f64e 2260 	movw	r2, #60000	; 0xea60
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d13a      	bne.n	8005830 <sensar+0x90>
	{

		if(humedadTierra<=AlarmaTierra)
 80057ba:	4b46      	ldr	r3, [pc, #280]	; (80058d4 <sensar+0x134>)
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	4b46      	ldr	r3, [pc, #280]	; (80058d8 <sensar+0x138>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	429a      	cmp	r2, r3
 80057c4:	dc05      	bgt.n	80057d2 <sensar+0x32>
		{
			GPIO_SetBits(GPIOE,GPIO_Pin_11);
 80057c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80057ca:	4844      	ldr	r0, [pc, #272]	; (80058dc <sensar+0x13c>)
 80057cc:	f7fb ff8e 	bl	80016ec <GPIO_SetBits>
 80057d0:	e004      	b.n	80057dc <sensar+0x3c>
		}
		else
		{
			GPIO_ResetBits(GPIOE,GPIO_Pin_11);
 80057d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80057d6:	4841      	ldr	r0, [pc, #260]	; (80058dc <sensar+0x13c>)
 80057d8:	f7fb ff97 	bl	800170a <GPIO_ResetBits>
		}

		if(Temperature>=AlarmaTemperatura || Humidity>=AlarmaAire)
 80057dc:	4b40      	ldr	r3, [pc, #256]	; (80058e0 <sensar+0x140>)
 80057de:	ed93 7a00 	vldr	s14, [r3]
 80057e2:	4b40      	ldr	r3, [pc, #256]	; (80058e4 <sensar+0x144>)
 80057e4:	edd3 7a00 	vldr	s15, [r3]
 80057e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80057ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057f0:	da0a      	bge.n	8005808 <sensar+0x68>
 80057f2:	4b3d      	ldr	r3, [pc, #244]	; (80058e8 <sensar+0x148>)
 80057f4:	ed93 7a00 	vldr	s14, [r3]
 80057f8:	4b3c      	ldr	r3, [pc, #240]	; (80058ec <sensar+0x14c>)
 80057fa:	edd3 7a00 	vldr	s15, [r3]
 80057fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005806:	db05      	blt.n	8005814 <sensar+0x74>
		{
			GPIO_SetBits(GPIOE,GPIO_Pin_9);
 8005808:	f44f 7100 	mov.w	r1, #512	; 0x200
 800580c:	4833      	ldr	r0, [pc, #204]	; (80058dc <sensar+0x13c>)
 800580e:	f7fb ff6d 	bl	80016ec <GPIO_SetBits>
 8005812:	e004      	b.n	800581e <sensar+0x7e>
		}
		else
		{
			GPIO_ResetBits(GPIOE,GPIO_Pin_9);
 8005814:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005818:	4830      	ldr	r0, [pc, #192]	; (80058dc <sensar+0x13c>)
 800581a:	f7fb ff76 	bl	800170a <GPIO_ResetBits>
		}

		if(EnviarDatos==1)
 800581e:	4b34      	ldr	r3, [pc, #208]	; (80058f0 <sensar+0x150>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	2b01      	cmp	r3, #1
 8005824:	d101      	bne.n	800582a <sensar+0x8a>
		{
			escribirSD();
 8005826:	f000 ffdf 	bl	80067e8 <escribirSD>
		}
		contador=0;
 800582a:	4b29      	ldr	r3, [pc, #164]	; (80058d0 <sensar+0x130>)
 800582c:	2200      	movs	r2, #0
 800582e:	601a      	str	r2, [r3, #0]
	}
	if(contador%10000==0)
 8005830:	4b27      	ldr	r3, [pc, #156]	; (80058d0 <sensar+0x130>)
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	4b2f      	ldr	r3, [pc, #188]	; (80058f4 <sensar+0x154>)
 8005836:	fba3 1302 	umull	r1, r3, r3, r2
 800583a:	0b5b      	lsrs	r3, r3, #13
 800583c:	f242 7110 	movw	r1, #10000	; 0x2710
 8005840:	fb01 f303 	mul.w	r3, r1, r3
 8005844:	1ad3      	subs	r3, r2, r3
 8005846:	2b00      	cmp	r3, #0
 8005848:	d13f      	bne.n	80058ca <sensar+0x12a>
	{
		sprintf(TemperaturaBLUE,"Temperatura:%2.2f C",Temperature);
 800584a:	4b25      	ldr	r3, [pc, #148]	; (80058e0 <sensar+0x140>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4618      	mov	r0, r3
 8005850:	f7fa fe7a 	bl	8000548 <__aeabi_f2d>
 8005854:	4603      	mov	r3, r0
 8005856:	460c      	mov	r4, r1
 8005858:	461a      	mov	r2, r3
 800585a:	4623      	mov	r3, r4
 800585c:	4926      	ldr	r1, [pc, #152]	; (80058f8 <sensar+0x158>)
 800585e:	4827      	ldr	r0, [pc, #156]	; (80058fc <sensar+0x15c>)
 8005860:	f003 f87a 	bl	8008958 <sprintf>
		sprintf(HumedadAireBLUE,"HumedadA:%2.2f%% g/m3",Humidity);
 8005864:	4b20      	ldr	r3, [pc, #128]	; (80058e8 <sensar+0x148>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4618      	mov	r0, r3
 800586a:	f7fa fe6d 	bl	8000548 <__aeabi_f2d>
 800586e:	4603      	mov	r3, r0
 8005870:	460c      	mov	r4, r1
 8005872:	461a      	mov	r2, r3
 8005874:	4623      	mov	r3, r4
 8005876:	4922      	ldr	r1, [pc, #136]	; (8005900 <sensar+0x160>)
 8005878:	4822      	ldr	r0, [pc, #136]	; (8005904 <sensar+0x164>)
 800587a:	f003 f86d 	bl	8008958 <sprintf>
		sprintf(HumedadTierraBLUE,"HumedadT:%02d %%",humedadTierra);
 800587e:	4b15      	ldr	r3, [pc, #84]	; (80058d4 <sensar+0x134>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	461a      	mov	r2, r3
 8005884:	4920      	ldr	r1, [pc, #128]	; (8005908 <sensar+0x168>)
 8005886:	4821      	ldr	r0, [pc, #132]	; (800590c <sensar+0x16c>)
 8005888:	f003 f866 	bl	8008958 <sprintf>

		blue_Puts(TemperaturaBLUE);
 800588c:	481b      	ldr	r0, [pc, #108]	; (80058fc <sensar+0x15c>)
 800588e:	f7fd fae5 	bl	8002e5c <blue_Puts>
		blue_Putc('\n');
 8005892:	200a      	movs	r0, #10
 8005894:	f7fd fac8 	bl	8002e28 <blue_Putc>
		blue_Puts(HumedadAireBLUE);
 8005898:	481a      	ldr	r0, [pc, #104]	; (8005904 <sensar+0x164>)
 800589a:	f7fd fadf 	bl	8002e5c <blue_Puts>
		blue_Putc('\n');
 800589e:	200a      	movs	r0, #10
 80058a0:	f7fd fac2 	bl	8002e28 <blue_Putc>
		blue_Puts(HumedadTierraBLUE);
 80058a4:	4819      	ldr	r0, [pc, #100]	; (800590c <sensar+0x16c>)
 80058a6:	f7fd fad9 	bl	8002e5c <blue_Puts>
		blue_Putc('\n');
 80058aa:	200a      	movs	r0, #10
 80058ac:	f7fd fabc 	bl	8002e28 <blue_Putc>

		DHT_GetData(&DHT11_Data);
 80058b0:	4817      	ldr	r0, [pc, #92]	; (8005910 <sensar+0x170>)
 80058b2:	f7fd f98b 	bl	8002bcc <DHT_GetData>
		Temperature = DHT11_Data.Temperature;
 80058b6:	4b16      	ldr	r3, [pc, #88]	; (8005910 <sensar+0x170>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a09      	ldr	r2, [pc, #36]	; (80058e0 <sensar+0x140>)
 80058bc:	6013      	str	r3, [r2, #0]
		Humidity = DHT11_Data.Humidity;
 80058be:	4b14      	ldr	r3, [pc, #80]	; (8005910 <sensar+0x170>)
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	4a09      	ldr	r2, [pc, #36]	; (80058e8 <sensar+0x148>)
 80058c4:	6013      	str	r3, [r2, #0]
		HumedadTierra();
 80058c6:	f000 f889 	bl	80059dc <HumedadTierra>
	}
}
 80058ca:	bf00      	nop
 80058cc:	bd98      	pop	{r3, r4, r7, pc}
 80058ce:	bf00      	nop
 80058d0:	200007ac 	.word	0x200007ac
 80058d4:	20000790 	.word	0x20000790
 80058d8:	20000794 	.word	0x20000794
 80058dc:	40021000 	.word	0x40021000
 80058e0:	200007b0 	.word	0x200007b0
 80058e4:	200007b8 	.word	0x200007b8
 80058e8:	200007b4 	.word	0x200007b4
 80058ec:	200007bc 	.word	0x200007bc
 80058f0:	200007a8 	.word	0x200007a8
 80058f4:	d1b71759 	.word	0xd1b71759
 80058f8:	0800b7b4 	.word	0x0800b7b4
 80058fc:	20000d2c 	.word	0x20000d2c
 8005900:	0800b7c8 	.word	0x0800b7c8
 8005904:	20000d90 	.word	0x20000d90
 8005908:	0800b7e0 	.word	0x0800b7e0
 800590c:	20000dac 	.word	0x20000dac
 8005910:	20000d24 	.word	0x20000d24

08005914 <InicializarPines>:

void InicializarPines(void)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b082      	sub	sp, #8
 8005918:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	//Salidas de la placa a la proto //

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800591a:	2101      	movs	r1, #1
 800591c:	2001      	movs	r0, #1
 800591e:	f7fc f88d 	bl	8001a3c <RCC_AHB1PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 ;
 8005922:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005926:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8005928:	2301      	movs	r3, #1
 800592a:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800592c:	2300      	movs	r3, #0
 800592e:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8005930:	2303      	movs	r3, #3
 8005932:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 8005934:	2302      	movs	r3, #2
 8005936:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8005938:	463b      	mov	r3, r7
 800593a:	4619      	mov	r1, r3
 800593c:	4812      	ldr	r0, [pc, #72]	; (8005988 <InicializarPines+0x74>)
 800593e:	f7fb fe13 	bl	8001568 <GPIO_Init>

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8005942:	2101      	movs	r1, #1
 8005944:	2004      	movs	r0, #4
 8005946:	f7fc f879 	bl	8001a3c <RCC_AHB1PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 800594a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800594e:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8005950:	2301      	movs	r3, #1
 8005952:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8005954:	2300      	movs	r3, #0
 8005956:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8005958:	2303      	movs	r3, #3
 800595a:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 800595c:	2302      	movs	r3, #2
 800595e:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8005960:	463b      	mov	r3, r7
 8005962:	4619      	mov	r1, r3
 8005964:	4809      	ldr	r0, [pc, #36]	; (800598c <InicializarPines+0x78>)
 8005966:	f7fb fdff 	bl	8001568 <GPIO_Init>

	GPIO_SetBits(GPIOC, GPIO_Pin_9);
 800596a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800596e:	4807      	ldr	r0, [pc, #28]	; (800598c <InicializarPines+0x78>)
 8005970:	f7fb febc 	bl	80016ec <GPIO_SetBits>
	GPIO_SetBits(GPIOA, GPIO_Pin_8);
 8005974:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005978:	4803      	ldr	r0, [pc, #12]	; (8005988 <InicializarPines+0x74>)
 800597a:	f7fb feb7 	bl	80016ec <GPIO_SetBits>

}
 800597e:	bf00      	nop
 8005980:	3708      	adds	r7, #8
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	40020000 	.word	0x40020000
 800598c:	40020800 	.word	0x40020800

08005990 <Delay>:

void Delay(__IO uint32_t time_ms)
{
 8005990:	b480      	push	{r7}
 8005992:	b083      	sub	sp, #12
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  Timing = time_ms;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	4a06      	ldr	r2, [pc, #24]	; (80059b4 <Delay+0x24>)
 800599c:	6013      	str	r3, [r2, #0]

  while(Timing != 0);
 800599e:	bf00      	nop
 80059a0:	4b04      	ldr	r3, [pc, #16]	; (80059b4 <Delay+0x24>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d1fb      	bne.n	80059a0 <Delay+0x10>
}
 80059a8:	bf00      	nop
 80059aa:	370c      	adds	r7, #12
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr
 80059b4:	20000a4c 	.word	0x20000a4c

080059b8 <TimingDelay_Decrement>:

void TimingDelay_Decrement(void)
{
 80059b8:	b480      	push	{r7}
 80059ba:	af00      	add	r7, sp, #0
  if (Timing != 0)
 80059bc:	4b06      	ldr	r3, [pc, #24]	; (80059d8 <TimingDelay_Decrement+0x20>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d004      	beq.n	80059ce <TimingDelay_Decrement+0x16>
  {
    Timing--;
 80059c4:	4b04      	ldr	r3, [pc, #16]	; (80059d8 <TimingDelay_Decrement+0x20>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	3b01      	subs	r3, #1
 80059ca:	4a03      	ldr	r2, [pc, #12]	; (80059d8 <TimingDelay_Decrement+0x20>)
 80059cc:	6013      	str	r3, [r2, #0]
  }
}
 80059ce:	bf00      	nop
 80059d0:	46bd      	mov	sp, r7
 80059d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d6:	4770      	bx	lr
 80059d8:	20000a4c 	.word	0x20000a4c

080059dc <HumedadTierra>:

void HumedadTierra(void)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	af00      	add	r7, sp, #0
	adc_cuentas=adc_leer_cuentas();
 80059e0:	f7fd fabc 	bl	8002f5c <adc_leer_cuentas>
 80059e4:	4603      	mov	r3, r0
 80059e6:	b29a      	uxth	r2, r3
 80059e8:	4b12      	ldr	r3, [pc, #72]	; (8005a34 <HumedadTierra+0x58>)
 80059ea:	801a      	strh	r2, [r3, #0]
	if(adc_cuentas < 1750)
 80059ec:	4b11      	ldr	r3, [pc, #68]	; (8005a34 <HumedadTierra+0x58>)
 80059ee:	881b      	ldrh	r3, [r3, #0]
 80059f0:	f240 62d5 	movw	r2, #1749	; 0x6d5
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d803      	bhi.n	8005a00 <HumedadTierra+0x24>
	{
		humedadTierra = 100;
 80059f8:	4b0f      	ldr	r3, [pc, #60]	; (8005a38 <HumedadTierra+0x5c>)
 80059fa:	2264      	movs	r2, #100	; 0x64
 80059fc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		humedadTierra= (adc_cuentas-3100)/(-14);
	}
}
 80059fe:	e016      	b.n	8005a2e <HumedadTierra+0x52>
	else if(adc_cuentas > 3100)
 8005a00:	4b0c      	ldr	r3, [pc, #48]	; (8005a34 <HumedadTierra+0x58>)
 8005a02:	881b      	ldrh	r3, [r3, #0]
 8005a04:	f640 421c 	movw	r2, #3100	; 0xc1c
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d903      	bls.n	8005a14 <HumedadTierra+0x38>
		humedadTierra = 0;
 8005a0c:	4b0a      	ldr	r3, [pc, #40]	; (8005a38 <HumedadTierra+0x5c>)
 8005a0e:	2200      	movs	r2, #0
 8005a10:	601a      	str	r2, [r3, #0]
}
 8005a12:	e00c      	b.n	8005a2e <HumedadTierra+0x52>
		humedadTierra= (adc_cuentas-3100)/(-14);
 8005a14:	4b07      	ldr	r3, [pc, #28]	; (8005a34 <HumedadTierra+0x58>)
 8005a16:	881b      	ldrh	r3, [r3, #0]
 8005a18:	f6a3 431c 	subw	r3, r3, #3100	; 0xc1c
 8005a1c:	4a07      	ldr	r2, [pc, #28]	; (8005a3c <HumedadTierra+0x60>)
 8005a1e:	fb82 1203 	smull	r1, r2, r2, r3
 8005a22:	441a      	add	r2, r3
 8005a24:	10d2      	asrs	r2, r2, #3
 8005a26:	17db      	asrs	r3, r3, #31
 8005a28:	1a9b      	subs	r3, r3, r2
 8005a2a:	4a03      	ldr	r2, [pc, #12]	; (8005a38 <HumedadTierra+0x5c>)
 8005a2c:	6013      	str	r3, [r2, #0]
}
 8005a2e:	bf00      	nop
 8005a30:	bd80      	pop	{r7, pc}
 8005a32:	bf00      	nop
 8005a34:	20000d78 	.word	0x20000d78
 8005a38:	20000790 	.word	0x20000790
 8005a3c:	92492493 	.word	0x92492493

08005a40 <MenudeOpciones>:
 * En este menu serviria para poder setear las variables de los distintos valores
 * como los horarios de las luces, los rangos de temperatura y humedad que se deseen mantener durante el
 * habitaculo
 */
void MenudeOpciones(void)
{
 8005a40:	b590      	push	{r4, r7, lr}
 8005a42:	b095      	sub	sp, #84	; 0x54
 8005a44:	af00      	add	r7, sp, #0
	UB_LCD_4x20_Clear();
 8005a46:	f001 f951 	bl	8006cec <UB_LCD_4x20_Clear>
	char AlarmaTemperaturaC[20];
	char AlarmaAireC[20];
	char AlarmaTierraC[20];
	char EnviarDatosC[20];

	if(flecha==0 && atras==0)
 8005a4a:	4ba4      	ldr	r3, [pc, #656]	; (8005cdc <MenudeOpciones+0x29c>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d13c      	bne.n	8005acc <MenudeOpciones+0x8c>
 8005a52:	4ba3      	ldr	r3, [pc, #652]	; (8005ce0 <MenudeOpciones+0x2a0>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d138      	bne.n	8005acc <MenudeOpciones+0x8c>
	{
		UB_LCD_4x20_Clear();
 8005a5a:	f001 f947 	bl	8006cec <UB_LCD_4x20_Clear>
		while(flecha==0 && enter!=1)
 8005a5e:	e02d      	b.n	8005abc <MenudeOpciones+0x7c>
		{
			UB_LCD_4x20_String(0,0,"> Horario");
 8005a60:	4aa0      	ldr	r2, [pc, #640]	; (8005ce4 <MenudeOpciones+0x2a4>)
 8005a62:	2100      	movs	r1, #0
 8005a64:	2000      	movs	r0, #0
 8005a66:	f001 f94c 	bl	8006d02 <UB_LCD_4x20_String>
			UB_LCD_4x20_String(2,1,"Temperatura");
 8005a6a:	4a9f      	ldr	r2, [pc, #636]	; (8005ce8 <MenudeOpciones+0x2a8>)
 8005a6c:	2101      	movs	r1, #1
 8005a6e:	2002      	movs	r0, #2
 8005a70:	f001 f947 	bl	8006d02 <UB_LCD_4x20_String>
			UB_LCD_4x20_String(2,2,"Humedad Aire");
 8005a74:	4a9d      	ldr	r2, [pc, #628]	; (8005cec <MenudeOpciones+0x2ac>)
 8005a76:	2102      	movs	r1, #2
 8005a78:	2002      	movs	r0, #2
 8005a7a:	f001 f942 	bl	8006d02 <UB_LCD_4x20_String>
			UB_LCD_4x20_String(2,3,"Humedad Tierra");
 8005a7e:	4a9c      	ldr	r2, [pc, #624]	; (8005cf0 <MenudeOpciones+0x2b0>)
 8005a80:	2103      	movs	r1, #3
 8005a82:	2002      	movs	r0, #2
 8005a84:	f001 f93d 	bl	8006d02 <UB_LCD_4x20_String>

			if(enter==1)
 8005a88:	4b9a      	ldr	r3, [pc, #616]	; (8005cf4 <MenudeOpciones+0x2b4>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d10f      	bne.n	8005ab0 <MenudeOpciones+0x70>
			{
				UB_LCD_4x20_Clear();
 8005a90:	f001 f92c 	bl	8006cec <UB_LCD_4x20_Clear>
				while(atras==0)
 8005a94:	e006      	b.n	8005aa4 <MenudeOpciones+0x64>
				{
					UB_LCD_4x20_String(0,0,"Horarios Luces:");
 8005a96:	4a98      	ldr	r2, [pc, #608]	; (8005cf8 <MenudeOpciones+0x2b8>)
 8005a98:	2100      	movs	r1, #0
 8005a9a:	2000      	movs	r0, #0
 8005a9c:	f001 f931 	bl	8006d02 <UB_LCD_4x20_String>
					HorariosLuces();
 8005aa0:	f000 fa7c 	bl	8005f9c <HorariosLuces>
				while(atras==0)
 8005aa4:	4b8e      	ldr	r3, [pc, #568]	; (8005ce0 <MenudeOpciones+0x2a0>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d0f4      	beq.n	8005a96 <MenudeOpciones+0x56>
				}
				UB_LCD_4x20_Clear();
 8005aac:	f001 f91e 	bl	8006cec <UB_LCD_4x20_Clear>
			}

			atras=0;
 8005ab0:	4b8b      	ldr	r3, [pc, #556]	; (8005ce0 <MenudeOpciones+0x2a0>)
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	601a      	str	r2, [r3, #0]
			enter=0;
 8005ab6:	4b8f      	ldr	r3, [pc, #572]	; (8005cf4 <MenudeOpciones+0x2b4>)
 8005ab8:	2200      	movs	r2, #0
 8005aba:	601a      	str	r2, [r3, #0]
		while(flecha==0 && enter!=1)
 8005abc:	4b87      	ldr	r3, [pc, #540]	; (8005cdc <MenudeOpciones+0x29c>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d103      	bne.n	8005acc <MenudeOpciones+0x8c>
 8005ac4:	4b8b      	ldr	r3, [pc, #556]	; (8005cf4 <MenudeOpciones+0x2b4>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d1c9      	bne.n	8005a60 <MenudeOpciones+0x20>
		}
	}
	if(flecha==-1 && atras==0)
 8005acc:	4b83      	ldr	r3, [pc, #524]	; (8005cdc <MenudeOpciones+0x29c>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ad4:	d177      	bne.n	8005bc6 <MenudeOpciones+0x186>
 8005ad6:	4b82      	ldr	r3, [pc, #520]	; (8005ce0 <MenudeOpciones+0x2a0>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d173      	bne.n	8005bc6 <MenudeOpciones+0x186>
	{
		UB_LCD_4x20_Clear();
 8005ade:	f001 f905 	bl	8006cec <UB_LCD_4x20_Clear>
		while(flecha==-1 && enter!=1)
 8005ae2:	e067      	b.n	8005bb4 <MenudeOpciones+0x174>
		{
			UB_LCD_4x20_String(2,0,"Horario");
 8005ae4:	4a85      	ldr	r2, [pc, #532]	; (8005cfc <MenudeOpciones+0x2bc>)
 8005ae6:	2100      	movs	r1, #0
 8005ae8:	2002      	movs	r0, #2
 8005aea:	f001 f90a 	bl	8006d02 <UB_LCD_4x20_String>
			UB_LCD_4x20_String(0,1,"> Temperatura");
 8005aee:	4a84      	ldr	r2, [pc, #528]	; (8005d00 <MenudeOpciones+0x2c0>)
 8005af0:	2101      	movs	r1, #1
 8005af2:	2000      	movs	r0, #0
 8005af4:	f001 f905 	bl	8006d02 <UB_LCD_4x20_String>
			UB_LCD_4x20_String(2,2,"Humedad Aire");
 8005af8:	4a7c      	ldr	r2, [pc, #496]	; (8005cec <MenudeOpciones+0x2ac>)
 8005afa:	2102      	movs	r1, #2
 8005afc:	2002      	movs	r0, #2
 8005afe:	f001 f900 	bl	8006d02 <UB_LCD_4x20_String>
			UB_LCD_4x20_String(2,3,"Humedad Tierra");
 8005b02:	4a7b      	ldr	r2, [pc, #492]	; (8005cf0 <MenudeOpciones+0x2b0>)
 8005b04:	2103      	movs	r1, #3
 8005b06:	2002      	movs	r0, #2
 8005b08:	f001 f8fb 	bl	8006d02 <UB_LCD_4x20_String>

			if(enter==1)
 8005b0c:	4b79      	ldr	r3, [pc, #484]	; (8005cf4 <MenudeOpciones+0x2b4>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d149      	bne.n	8005ba8 <MenudeOpciones+0x168>
			{
				enter=0;
 8005b14:	4b77      	ldr	r3, [pc, #476]	; (8005cf4 <MenudeOpciones+0x2b4>)
 8005b16:	2200      	movs	r2, #0
 8005b18:	601a      	str	r2, [r3, #0]
				flecha=0;
 8005b1a:	4b70      	ldr	r3, [pc, #448]	; (8005cdc <MenudeOpciones+0x29c>)
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	601a      	str	r2, [r3, #0]
				UB_LCD_4x20_Clear();
 8005b20:	f001 f8e4 	bl	8006cec <UB_LCD_4x20_Clear>
				while(atras==0)
 8005b24:	e036      	b.n	8005b94 <MenudeOpciones+0x154>
				{
					UB_LCD_4x20_String(0,0,"Rango Temperatura:");
 8005b26:	4a77      	ldr	r2, [pc, #476]	; (8005d04 <MenudeOpciones+0x2c4>)
 8005b28:	2100      	movs	r1, #0
 8005b2a:	2000      	movs	r0, #0
 8005b2c:	f001 f8e9 	bl	8006d02 <UB_LCD_4x20_String>
					while(enter!=1)
 8005b30:	e02c      	b.n	8005b8c <MenudeOpciones+0x14c>
					{
						AlarmaTemperatura=flecha;
 8005b32:	4b6a      	ldr	r3, [pc, #424]	; (8005cdc <MenudeOpciones+0x29c>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	ee07 3a90 	vmov	s15, r3
 8005b3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005b3e:	4b72      	ldr	r3, [pc, #456]	; (8005d08 <MenudeOpciones+0x2c8>)
 8005b40:	edc3 7a00 	vstr	s15, [r3]
						sprintf(AlarmaTemperaturaC,"Temp= %3.0f C",AlarmaTemperatura);
 8005b44:	4b70      	ldr	r3, [pc, #448]	; (8005d08 <MenudeOpciones+0x2c8>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f7fa fcfd 	bl	8000548 <__aeabi_f2d>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	460c      	mov	r4, r1
 8005b52:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8005b56:	461a      	mov	r2, r3
 8005b58:	4623      	mov	r3, r4
 8005b5a:	496c      	ldr	r1, [pc, #432]	; (8005d0c <MenudeOpciones+0x2cc>)
 8005b5c:	f002 fefc 	bl	8008958 <sprintf>
						UB_LCD_4x20_String(0,2,AlarmaTemperaturaC);
 8005b60:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005b64:	461a      	mov	r2, r3
 8005b66:	2102      	movs	r1, #2
 8005b68:	2000      	movs	r0, #0
 8005b6a:	f001 f8ca 	bl	8006d02 <UB_LCD_4x20_String>
						if(flecha>=101)
 8005b6e:	4b5b      	ldr	r3, [pc, #364]	; (8005cdc <MenudeOpciones+0x29c>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	2b64      	cmp	r3, #100	; 0x64
 8005b74:	dd03      	ble.n	8005b7e <MenudeOpciones+0x13e>
						{
							flecha=0;
 8005b76:	4b59      	ldr	r3, [pc, #356]	; (8005cdc <MenudeOpciones+0x29c>)
 8005b78:	2200      	movs	r2, #0
 8005b7a:	601a      	str	r2, [r3, #0]
 8005b7c:	e006      	b.n	8005b8c <MenudeOpciones+0x14c>
						}
						else if(flecha<=-1)
 8005b7e:	4b57      	ldr	r3, [pc, #348]	; (8005cdc <MenudeOpciones+0x29c>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	da02      	bge.n	8005b8c <MenudeOpciones+0x14c>
						{
							flecha=100;
 8005b86:	4b55      	ldr	r3, [pc, #340]	; (8005cdc <MenudeOpciones+0x29c>)
 8005b88:	2264      	movs	r2, #100	; 0x64
 8005b8a:	601a      	str	r2, [r3, #0]
					while(enter!=1)
 8005b8c:	4b59      	ldr	r3, [pc, #356]	; (8005cf4 <MenudeOpciones+0x2b4>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	d1ce      	bne.n	8005b32 <MenudeOpciones+0xf2>
				while(atras==0)
 8005b94:	4b52      	ldr	r3, [pc, #328]	; (8005ce0 <MenudeOpciones+0x2a0>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d0c4      	beq.n	8005b26 <MenudeOpciones+0xe6>
						}
					}
				}
				flecha=-1;
 8005b9c:	4b4f      	ldr	r3, [pc, #316]	; (8005cdc <MenudeOpciones+0x29c>)
 8005b9e:	f04f 32ff 	mov.w	r2, #4294967295
 8005ba2:	601a      	str	r2, [r3, #0]
				UB_LCD_4x20_Clear();
 8005ba4:	f001 f8a2 	bl	8006cec <UB_LCD_4x20_Clear>
			}

			atras=0;
 8005ba8:	4b4d      	ldr	r3, [pc, #308]	; (8005ce0 <MenudeOpciones+0x2a0>)
 8005baa:	2200      	movs	r2, #0
 8005bac:	601a      	str	r2, [r3, #0]
			enter=0;
 8005bae:	4b51      	ldr	r3, [pc, #324]	; (8005cf4 <MenudeOpciones+0x2b4>)
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	601a      	str	r2, [r3, #0]
		while(flecha==-1 && enter!=1)
 8005bb4:	4b49      	ldr	r3, [pc, #292]	; (8005cdc <MenudeOpciones+0x29c>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bbc:	d103      	bne.n	8005bc6 <MenudeOpciones+0x186>
 8005bbe:	4b4d      	ldr	r3, [pc, #308]	; (8005cf4 <MenudeOpciones+0x2b4>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	2b01      	cmp	r3, #1
 8005bc4:	d18e      	bne.n	8005ae4 <MenudeOpciones+0xa4>
		}
	}
	if(flecha==-2 && atras==0)
 8005bc6:	4b45      	ldr	r3, [pc, #276]	; (8005cdc <MenudeOpciones+0x29c>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f113 0f02 	cmn.w	r3, #2
 8005bce:	d177      	bne.n	8005cc0 <MenudeOpciones+0x280>
 8005bd0:	4b43      	ldr	r3, [pc, #268]	; (8005ce0 <MenudeOpciones+0x2a0>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d173      	bne.n	8005cc0 <MenudeOpciones+0x280>
	{
		UB_LCD_4x20_Clear();
 8005bd8:	f001 f888 	bl	8006cec <UB_LCD_4x20_Clear>
		while(flecha==-2 && enter!=1)
 8005bdc:	e067      	b.n	8005cae <MenudeOpciones+0x26e>
		{
			UB_LCD_4x20_String(2,0,"Horario");
 8005bde:	4a47      	ldr	r2, [pc, #284]	; (8005cfc <MenudeOpciones+0x2bc>)
 8005be0:	2100      	movs	r1, #0
 8005be2:	2002      	movs	r0, #2
 8005be4:	f001 f88d 	bl	8006d02 <UB_LCD_4x20_String>
			UB_LCD_4x20_String(2,1,"Temperatura");
 8005be8:	4a3f      	ldr	r2, [pc, #252]	; (8005ce8 <MenudeOpciones+0x2a8>)
 8005bea:	2101      	movs	r1, #1
 8005bec:	2002      	movs	r0, #2
 8005bee:	f001 f888 	bl	8006d02 <UB_LCD_4x20_String>
			UB_LCD_4x20_String(0,2,"> Humedad Aire");
 8005bf2:	4a47      	ldr	r2, [pc, #284]	; (8005d10 <MenudeOpciones+0x2d0>)
 8005bf4:	2102      	movs	r1, #2
 8005bf6:	2000      	movs	r0, #0
 8005bf8:	f001 f883 	bl	8006d02 <UB_LCD_4x20_String>
			UB_LCD_4x20_String(2,3,"Humedad Tierra");
 8005bfc:	4a3c      	ldr	r2, [pc, #240]	; (8005cf0 <MenudeOpciones+0x2b0>)
 8005bfe:	2103      	movs	r1, #3
 8005c00:	2002      	movs	r0, #2
 8005c02:	f001 f87e 	bl	8006d02 <UB_LCD_4x20_String>

			if(enter==1)
 8005c06:	4b3b      	ldr	r3, [pc, #236]	; (8005cf4 <MenudeOpciones+0x2b4>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	2b01      	cmp	r3, #1
 8005c0c:	d149      	bne.n	8005ca2 <MenudeOpciones+0x262>
			{
				UB_LCD_4x20_Clear();
 8005c0e:	f001 f86d 	bl	8006cec <UB_LCD_4x20_Clear>
				enter=0;
 8005c12:	4b38      	ldr	r3, [pc, #224]	; (8005cf4 <MenudeOpciones+0x2b4>)
 8005c14:	2200      	movs	r2, #0
 8005c16:	601a      	str	r2, [r3, #0]
				flecha=0;
 8005c18:	4b30      	ldr	r3, [pc, #192]	; (8005cdc <MenudeOpciones+0x29c>)
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	601a      	str	r2, [r3, #0]
				while(atras==0)
 8005c1e:	e036      	b.n	8005c8e <MenudeOpciones+0x24e>
				{
					UB_LCD_4x20_String(0,0,"%Humedad Aire:");
 8005c20:	4a3c      	ldr	r2, [pc, #240]	; (8005d14 <MenudeOpciones+0x2d4>)
 8005c22:	2100      	movs	r1, #0
 8005c24:	2000      	movs	r0, #0
 8005c26:	f001 f86c 	bl	8006d02 <UB_LCD_4x20_String>
					while(enter!=1)
 8005c2a:	e02c      	b.n	8005c86 <MenudeOpciones+0x246>
					{
						AlarmaAire=flecha;
 8005c2c:	4b2b      	ldr	r3, [pc, #172]	; (8005cdc <MenudeOpciones+0x29c>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	ee07 3a90 	vmov	s15, r3
 8005c34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c38:	4b37      	ldr	r3, [pc, #220]	; (8005d18 <MenudeOpciones+0x2d8>)
 8005c3a:	edc3 7a00 	vstr	s15, [r3]
						sprintf(AlarmaAireC,"HumA= %3.0f %% g/m3",AlarmaAire);
 8005c3e:	4b36      	ldr	r3, [pc, #216]	; (8005d18 <MenudeOpciones+0x2d8>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4618      	mov	r0, r3
 8005c44:	f7fa fc80 	bl	8000548 <__aeabi_f2d>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	460c      	mov	r4, r1
 8005c4c:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8005c50:	461a      	mov	r2, r3
 8005c52:	4623      	mov	r3, r4
 8005c54:	4931      	ldr	r1, [pc, #196]	; (8005d1c <MenudeOpciones+0x2dc>)
 8005c56:	f002 fe7f 	bl	8008958 <sprintf>
						UB_LCD_4x20_String(0,2,AlarmaAireC);
 8005c5a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005c5e:	461a      	mov	r2, r3
 8005c60:	2102      	movs	r1, #2
 8005c62:	2000      	movs	r0, #0
 8005c64:	f001 f84d 	bl	8006d02 <UB_LCD_4x20_String>
						if(flecha>=101)
 8005c68:	4b1c      	ldr	r3, [pc, #112]	; (8005cdc <MenudeOpciones+0x29c>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	2b64      	cmp	r3, #100	; 0x64
 8005c6e:	dd03      	ble.n	8005c78 <MenudeOpciones+0x238>
						{
							flecha=0;
 8005c70:	4b1a      	ldr	r3, [pc, #104]	; (8005cdc <MenudeOpciones+0x29c>)
 8005c72:	2200      	movs	r2, #0
 8005c74:	601a      	str	r2, [r3, #0]
 8005c76:	e006      	b.n	8005c86 <MenudeOpciones+0x246>
						}
						else if(flecha<=-1)
 8005c78:	4b18      	ldr	r3, [pc, #96]	; (8005cdc <MenudeOpciones+0x29c>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	da02      	bge.n	8005c86 <MenudeOpciones+0x246>
						{
							flecha=100;
 8005c80:	4b16      	ldr	r3, [pc, #88]	; (8005cdc <MenudeOpciones+0x29c>)
 8005c82:	2264      	movs	r2, #100	; 0x64
 8005c84:	601a      	str	r2, [r3, #0]
					while(enter!=1)
 8005c86:	4b1b      	ldr	r3, [pc, #108]	; (8005cf4 <MenudeOpciones+0x2b4>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d1ce      	bne.n	8005c2c <MenudeOpciones+0x1ec>
				while(atras==0)
 8005c8e:	4b14      	ldr	r3, [pc, #80]	; (8005ce0 <MenudeOpciones+0x2a0>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d0c4      	beq.n	8005c20 <MenudeOpciones+0x1e0>
						}
					}
				}
				flecha=-2;
 8005c96:	4b11      	ldr	r3, [pc, #68]	; (8005cdc <MenudeOpciones+0x29c>)
 8005c98:	f06f 0201 	mvn.w	r2, #1
 8005c9c:	601a      	str	r2, [r3, #0]
				UB_LCD_4x20_Clear();
 8005c9e:	f001 f825 	bl	8006cec <UB_LCD_4x20_Clear>
			}

			atras=0;
 8005ca2:	4b0f      	ldr	r3, [pc, #60]	; (8005ce0 <MenudeOpciones+0x2a0>)
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	601a      	str	r2, [r3, #0]
			enter=0;
 8005ca8:	4b12      	ldr	r3, [pc, #72]	; (8005cf4 <MenudeOpciones+0x2b4>)
 8005caa:	2200      	movs	r2, #0
 8005cac:	601a      	str	r2, [r3, #0]
		while(flecha==-2 && enter!=1)
 8005cae:	4b0b      	ldr	r3, [pc, #44]	; (8005cdc <MenudeOpciones+0x29c>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f113 0f02 	cmn.w	r3, #2
 8005cb6:	d103      	bne.n	8005cc0 <MenudeOpciones+0x280>
 8005cb8:	4b0e      	ldr	r3, [pc, #56]	; (8005cf4 <MenudeOpciones+0x2b4>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	2b01      	cmp	r3, #1
 8005cbe:	d18e      	bne.n	8005bde <MenudeOpciones+0x19e>
		}
	}
	if(flecha==-3 && atras==0)
 8005cc0:	4b06      	ldr	r3, [pc, #24]	; (8005cdc <MenudeOpciones+0x29c>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f113 0f03 	cmn.w	r3, #3
 8005cc8:	f040 8090 	bne.w	8005dec <MenudeOpciones+0x3ac>
 8005ccc:	4b04      	ldr	r3, [pc, #16]	; (8005ce0 <MenudeOpciones+0x2a0>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	f040 808b 	bne.w	8005dec <MenudeOpciones+0x3ac>
	{
		UB_LCD_4x20_Clear();
 8005cd6:	f001 f809 	bl	8006cec <UB_LCD_4x20_Clear>
		while(flecha==-3 && enter!=1)
 8005cda:	e07e      	b.n	8005dda <MenudeOpciones+0x39a>
 8005cdc:	20000784 	.word	0x20000784
 8005ce0:	2000078c 	.word	0x2000078c
 8005ce4:	0800b810 	.word	0x0800b810
 8005ce8:	0800b81c 	.word	0x0800b81c
 8005cec:	0800b828 	.word	0x0800b828
 8005cf0:	0800b838 	.word	0x0800b838
 8005cf4:	20000788 	.word	0x20000788
 8005cf8:	0800b848 	.word	0x0800b848
 8005cfc:	0800b858 	.word	0x0800b858
 8005d00:	0800b860 	.word	0x0800b860
 8005d04:	0800b870 	.word	0x0800b870
 8005d08:	200007b8 	.word	0x200007b8
 8005d0c:	0800b884 	.word	0x0800b884
 8005d10:	0800b894 	.word	0x0800b894
 8005d14:	0800b8a4 	.word	0x0800b8a4
 8005d18:	200007bc 	.word	0x200007bc
 8005d1c:	0800b8b4 	.word	0x0800b8b4
		{
			UB_LCD_4x20_String(2,0,"Horario");
 8005d20:	4a8c      	ldr	r2, [pc, #560]	; (8005f54 <MenudeOpciones+0x514>)
 8005d22:	2100      	movs	r1, #0
 8005d24:	2002      	movs	r0, #2
 8005d26:	f000 ffec 	bl	8006d02 <UB_LCD_4x20_String>
			UB_LCD_4x20_String(2,1,"Temperatura");
 8005d2a:	4a8b      	ldr	r2, [pc, #556]	; (8005f58 <MenudeOpciones+0x518>)
 8005d2c:	2101      	movs	r1, #1
 8005d2e:	2002      	movs	r0, #2
 8005d30:	f000 ffe7 	bl	8006d02 <UB_LCD_4x20_String>
			UB_LCD_4x20_String(2,2,"Humedad Aire");
 8005d34:	4a89      	ldr	r2, [pc, #548]	; (8005f5c <MenudeOpciones+0x51c>)
 8005d36:	2102      	movs	r1, #2
 8005d38:	2002      	movs	r0, #2
 8005d3a:	f000 ffe2 	bl	8006d02 <UB_LCD_4x20_String>
			UB_LCD_4x20_String(0,3,"> Humedad Tierra");
 8005d3e:	4a88      	ldr	r2, [pc, #544]	; (8005f60 <MenudeOpciones+0x520>)
 8005d40:	2103      	movs	r1, #3
 8005d42:	2000      	movs	r0, #0
 8005d44:	f000 ffdd 	bl	8006d02 <UB_LCD_4x20_String>

			if(enter==1)
 8005d48:	4b86      	ldr	r3, [pc, #536]	; (8005f64 <MenudeOpciones+0x524>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d13e      	bne.n	8005dce <MenudeOpciones+0x38e>
			{
				UB_LCD_4x20_Clear();
 8005d50:	f000 ffcc 	bl	8006cec <UB_LCD_4x20_Clear>
				enter=0;
 8005d54:	4b83      	ldr	r3, [pc, #524]	; (8005f64 <MenudeOpciones+0x524>)
 8005d56:	2200      	movs	r2, #0
 8005d58:	601a      	str	r2, [r3, #0]
				flecha=0;
 8005d5a:	4b83      	ldr	r3, [pc, #524]	; (8005f68 <MenudeOpciones+0x528>)
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	601a      	str	r2, [r3, #0]
				while(atras==0)
 8005d60:	e02b      	b.n	8005dba <MenudeOpciones+0x37a>
				{
					UB_LCD_4x20_String(0,0,"%Humedad Tierra:");
 8005d62:	4a82      	ldr	r2, [pc, #520]	; (8005f6c <MenudeOpciones+0x52c>)
 8005d64:	2100      	movs	r1, #0
 8005d66:	2000      	movs	r0, #0
 8005d68:	f000 ffcb 	bl	8006d02 <UB_LCD_4x20_String>
					while(enter!=1)
 8005d6c:	e021      	b.n	8005db2 <MenudeOpciones+0x372>
					{
						AlarmaTierra=flecha;
 8005d6e:	4b7e      	ldr	r3, [pc, #504]	; (8005f68 <MenudeOpciones+0x528>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4a7f      	ldr	r2, [pc, #508]	; (8005f70 <MenudeOpciones+0x530>)
 8005d74:	6013      	str	r3, [r2, #0]
						sprintf(AlarmaTierraC,"HumT= %3d %%",AlarmaTierra);
 8005d76:	4b7e      	ldr	r3, [pc, #504]	; (8005f70 <MenudeOpciones+0x530>)
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	f107 0314 	add.w	r3, r7, #20
 8005d7e:	497d      	ldr	r1, [pc, #500]	; (8005f74 <MenudeOpciones+0x534>)
 8005d80:	4618      	mov	r0, r3
 8005d82:	f002 fde9 	bl	8008958 <sprintf>
						UB_LCD_4x20_String(0,2,AlarmaTierraC);
 8005d86:	f107 0314 	add.w	r3, r7, #20
 8005d8a:	461a      	mov	r2, r3
 8005d8c:	2102      	movs	r1, #2
 8005d8e:	2000      	movs	r0, #0
 8005d90:	f000 ffb7 	bl	8006d02 <UB_LCD_4x20_String>
						if(flecha>=101)
 8005d94:	4b74      	ldr	r3, [pc, #464]	; (8005f68 <MenudeOpciones+0x528>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	2b64      	cmp	r3, #100	; 0x64
 8005d9a:	dd03      	ble.n	8005da4 <MenudeOpciones+0x364>
						{
							flecha=0;
 8005d9c:	4b72      	ldr	r3, [pc, #456]	; (8005f68 <MenudeOpciones+0x528>)
 8005d9e:	2200      	movs	r2, #0
 8005da0:	601a      	str	r2, [r3, #0]
 8005da2:	e006      	b.n	8005db2 <MenudeOpciones+0x372>
						}
						else if(flecha<=-1)
 8005da4:	4b70      	ldr	r3, [pc, #448]	; (8005f68 <MenudeOpciones+0x528>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	da02      	bge.n	8005db2 <MenudeOpciones+0x372>
						{
							flecha=100;
 8005dac:	4b6e      	ldr	r3, [pc, #440]	; (8005f68 <MenudeOpciones+0x528>)
 8005dae:	2264      	movs	r2, #100	; 0x64
 8005db0:	601a      	str	r2, [r3, #0]
					while(enter!=1)
 8005db2:	4b6c      	ldr	r3, [pc, #432]	; (8005f64 <MenudeOpciones+0x524>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d1d9      	bne.n	8005d6e <MenudeOpciones+0x32e>
				while(atras==0)
 8005dba:	4b6f      	ldr	r3, [pc, #444]	; (8005f78 <MenudeOpciones+0x538>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d0cf      	beq.n	8005d62 <MenudeOpciones+0x322>
						}
					}
				}
				flecha=-3;
 8005dc2:	4b69      	ldr	r3, [pc, #420]	; (8005f68 <MenudeOpciones+0x528>)
 8005dc4:	f06f 0202 	mvn.w	r2, #2
 8005dc8:	601a      	str	r2, [r3, #0]
				UB_LCD_4x20_Clear();
 8005dca:	f000 ff8f 	bl	8006cec <UB_LCD_4x20_Clear>
			}
			atras=0;
 8005dce:	4b6a      	ldr	r3, [pc, #424]	; (8005f78 <MenudeOpciones+0x538>)
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	601a      	str	r2, [r3, #0]
			enter=0;
 8005dd4:	4b63      	ldr	r3, [pc, #396]	; (8005f64 <MenudeOpciones+0x524>)
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	601a      	str	r2, [r3, #0]
		while(flecha==-3 && enter!=1)
 8005dda:	4b63      	ldr	r3, [pc, #396]	; (8005f68 <MenudeOpciones+0x528>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f113 0f03 	cmn.w	r3, #3
 8005de2:	d103      	bne.n	8005dec <MenudeOpciones+0x3ac>
 8005de4:	4b5f      	ldr	r3, [pc, #380]	; (8005f64 <MenudeOpciones+0x524>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d199      	bne.n	8005d20 <MenudeOpciones+0x2e0>
		}
	}

	if(flecha==-4 && atras==0)
 8005dec:	4b5e      	ldr	r3, [pc, #376]	; (8005f68 <MenudeOpciones+0x528>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f113 0f04 	cmn.w	r3, #4
 8005df4:	d165      	bne.n	8005ec2 <MenudeOpciones+0x482>
 8005df6:	4b60      	ldr	r3, [pc, #384]	; (8005f78 <MenudeOpciones+0x538>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d161      	bne.n	8005ec2 <MenudeOpciones+0x482>
	{
		UB_LCD_4x20_Clear();
 8005dfe:	f000 ff75 	bl	8006cec <UB_LCD_4x20_Clear>
		while(flecha==-4 && enter!=1)
 8005e02:	e055      	b.n	8005eb0 <MenudeOpciones+0x470>
		{
			UB_LCD_4x20_String(0,0,"> SD");
 8005e04:	4a5d      	ldr	r2, [pc, #372]	; (8005f7c <MenudeOpciones+0x53c>)
 8005e06:	2100      	movs	r1, #0
 8005e08:	2000      	movs	r0, #0
 8005e0a:	f000 ff7a 	bl	8006d02 <UB_LCD_4x20_String>
			UB_LCD_4x20_String(2,1,"Estado actual");
 8005e0e:	4a5c      	ldr	r2, [pc, #368]	; (8005f80 <MenudeOpciones+0x540>)
 8005e10:	2101      	movs	r1, #1
 8005e12:	2002      	movs	r0, #2
 8005e14:	f000 ff75 	bl	8006d02 <UB_LCD_4x20_String>

			if(enter==1)
 8005e18:	4b52      	ldr	r3, [pc, #328]	; (8005f64 <MenudeOpciones+0x524>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d141      	bne.n	8005ea4 <MenudeOpciones+0x464>
			{
				UB_LCD_4x20_Clear();
 8005e20:	f000 ff64 	bl	8006cec <UB_LCD_4x20_Clear>
				enter=0;
 8005e24:	4b4f      	ldr	r3, [pc, #316]	; (8005f64 <MenudeOpciones+0x524>)
 8005e26:	2200      	movs	r2, #0
 8005e28:	601a      	str	r2, [r3, #0]
				flecha=0;
 8005e2a:	4b4f      	ldr	r3, [pc, #316]	; (8005f68 <MenudeOpciones+0x528>)
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	601a      	str	r2, [r3, #0]
				while(atras==0)
 8005e30:	e02e      	b.n	8005e90 <MenudeOpciones+0x450>
				{
					UB_LCD_4x20_String(0,0,"Enviar Datos a SD?");
 8005e32:	4a54      	ldr	r2, [pc, #336]	; (8005f84 <MenudeOpciones+0x544>)
 8005e34:	2100      	movs	r1, #0
 8005e36:	2000      	movs	r0, #0
 8005e38:	f000 ff63 	bl	8006d02 <UB_LCD_4x20_String>
					while(enter!=1)
 8005e3c:	e024      	b.n	8005e88 <MenudeOpciones+0x448>
					{
						EnviarDatos=flecha;
 8005e3e:	4b4a      	ldr	r3, [pc, #296]	; (8005f68 <MenudeOpciones+0x528>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a51      	ldr	r2, [pc, #324]	; (8005f88 <MenudeOpciones+0x548>)
 8005e44:	6013      	str	r3, [r2, #0]
						sprintf(EnviarDatosC,"Decision= %d",EnviarDatos);
 8005e46:	4b50      	ldr	r3, [pc, #320]	; (8005f88 <MenudeOpciones+0x548>)
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	463b      	mov	r3, r7
 8005e4c:	494f      	ldr	r1, [pc, #316]	; (8005f8c <MenudeOpciones+0x54c>)
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f002 fd82 	bl	8008958 <sprintf>
						UB_LCD_4x20_String(0,1,"1:SI 0:NO");
 8005e54:	4a4e      	ldr	r2, [pc, #312]	; (8005f90 <MenudeOpciones+0x550>)
 8005e56:	2101      	movs	r1, #1
 8005e58:	2000      	movs	r0, #0
 8005e5a:	f000 ff52 	bl	8006d02 <UB_LCD_4x20_String>
						UB_LCD_4x20_String(0,2,EnviarDatosC);
 8005e5e:	463b      	mov	r3, r7
 8005e60:	461a      	mov	r2, r3
 8005e62:	2102      	movs	r1, #2
 8005e64:	2000      	movs	r0, #0
 8005e66:	f000 ff4c 	bl	8006d02 <UB_LCD_4x20_String>
						if(flecha>=2)
 8005e6a:	4b3f      	ldr	r3, [pc, #252]	; (8005f68 <MenudeOpciones+0x528>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	2b01      	cmp	r3, #1
 8005e70:	dd03      	ble.n	8005e7a <MenudeOpciones+0x43a>
						{
							flecha=0;
 8005e72:	4b3d      	ldr	r3, [pc, #244]	; (8005f68 <MenudeOpciones+0x528>)
 8005e74:	2200      	movs	r2, #0
 8005e76:	601a      	str	r2, [r3, #0]
 8005e78:	e006      	b.n	8005e88 <MenudeOpciones+0x448>
						}
						else if(flecha<=-1)
 8005e7a:	4b3b      	ldr	r3, [pc, #236]	; (8005f68 <MenudeOpciones+0x528>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	da02      	bge.n	8005e88 <MenudeOpciones+0x448>
						{
							flecha=1;
 8005e82:	4b39      	ldr	r3, [pc, #228]	; (8005f68 <MenudeOpciones+0x528>)
 8005e84:	2201      	movs	r2, #1
 8005e86:	601a      	str	r2, [r3, #0]
					while(enter!=1)
 8005e88:	4b36      	ldr	r3, [pc, #216]	; (8005f64 <MenudeOpciones+0x524>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d1d6      	bne.n	8005e3e <MenudeOpciones+0x3fe>
				while(atras==0)
 8005e90:	4b39      	ldr	r3, [pc, #228]	; (8005f78 <MenudeOpciones+0x538>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d0cc      	beq.n	8005e32 <MenudeOpciones+0x3f2>
						}
					}
				}
				flecha=-4;
 8005e98:	4b33      	ldr	r3, [pc, #204]	; (8005f68 <MenudeOpciones+0x528>)
 8005e9a:	f06f 0203 	mvn.w	r2, #3
 8005e9e:	601a      	str	r2, [r3, #0]
				UB_LCD_4x20_Clear();
 8005ea0:	f000 ff24 	bl	8006cec <UB_LCD_4x20_Clear>
			}
			atras=0;
 8005ea4:	4b34      	ldr	r3, [pc, #208]	; (8005f78 <MenudeOpciones+0x538>)
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	601a      	str	r2, [r3, #0]
			enter=0;
 8005eaa:	4b2e      	ldr	r3, [pc, #184]	; (8005f64 <MenudeOpciones+0x524>)
 8005eac:	2200      	movs	r2, #0
 8005eae:	601a      	str	r2, [r3, #0]
		while(flecha==-4 && enter!=1)
 8005eb0:	4b2d      	ldr	r3, [pc, #180]	; (8005f68 <MenudeOpciones+0x528>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f113 0f04 	cmn.w	r3, #4
 8005eb8:	d103      	bne.n	8005ec2 <MenudeOpciones+0x482>
 8005eba:	4b2a      	ldr	r3, [pc, #168]	; (8005f64 <MenudeOpciones+0x524>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d1a0      	bne.n	8005e04 <MenudeOpciones+0x3c4>
		}
	}
	if(flecha==-5 && atras==0)
 8005ec2:	4b29      	ldr	r3, [pc, #164]	; (8005f68 <MenudeOpciones+0x528>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f113 0f05 	cmn.w	r3, #5
 8005eca:	d12e      	bne.n	8005f2a <MenudeOpciones+0x4ea>
 8005ecc:	4b2a      	ldr	r3, [pc, #168]	; (8005f78 <MenudeOpciones+0x538>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d12a      	bne.n	8005f2a <MenudeOpciones+0x4ea>
	{
		UB_LCD_4x20_Clear();
 8005ed4:	f000 ff0a 	bl	8006cec <UB_LCD_4x20_Clear>
		while(flecha==-5 && enter!=1)
 8005ed8:	e01e      	b.n	8005f18 <MenudeOpciones+0x4d8>
		{
			UB_LCD_4x20_String(2,0,"SD");
 8005eda:	4a2e      	ldr	r2, [pc, #184]	; (8005f94 <MenudeOpciones+0x554>)
 8005edc:	2100      	movs	r1, #0
 8005ede:	2002      	movs	r0, #2
 8005ee0:	f000 ff0f 	bl	8006d02 <UB_LCD_4x20_String>
			UB_LCD_4x20_String(0,1,"> Estado actual");
 8005ee4:	4a2c      	ldr	r2, [pc, #176]	; (8005f98 <MenudeOpciones+0x558>)
 8005ee6:	2101      	movs	r1, #1
 8005ee8:	2000      	movs	r0, #0
 8005eea:	f000 ff0a 	bl	8006d02 <UB_LCD_4x20_String>

			if(enter==1)
 8005eee:	4b1d      	ldr	r3, [pc, #116]	; (8005f64 <MenudeOpciones+0x524>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	d10a      	bne.n	8005f0c <MenudeOpciones+0x4cc>
			{
				UB_LCD_4x20_Clear();
 8005ef6:	f000 fef9 	bl	8006cec <UB_LCD_4x20_Clear>
				while(atras==0)
 8005efa:	e001      	b.n	8005f00 <MenudeOpciones+0x4c0>
				{
					PantallaStanBy();
 8005efc:	f7ff fba4 	bl	8005648 <PantallaStanBy>
				while(atras==0)
 8005f00:	4b1d      	ldr	r3, [pc, #116]	; (8005f78 <MenudeOpciones+0x538>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d0f9      	beq.n	8005efc <MenudeOpciones+0x4bc>
				}
				UB_LCD_4x20_Clear();
 8005f08:	f000 fef0 	bl	8006cec <UB_LCD_4x20_Clear>
			}

			atras=0;
 8005f0c:	4b1a      	ldr	r3, [pc, #104]	; (8005f78 <MenudeOpciones+0x538>)
 8005f0e:	2200      	movs	r2, #0
 8005f10:	601a      	str	r2, [r3, #0]
			enter=0;
 8005f12:	4b14      	ldr	r3, [pc, #80]	; (8005f64 <MenudeOpciones+0x524>)
 8005f14:	2200      	movs	r2, #0
 8005f16:	601a      	str	r2, [r3, #0]
		while(flecha==-5 && enter!=1)
 8005f18:	4b13      	ldr	r3, [pc, #76]	; (8005f68 <MenudeOpciones+0x528>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f113 0f05 	cmn.w	r3, #5
 8005f20:	d103      	bne.n	8005f2a <MenudeOpciones+0x4ea>
 8005f22:	4b10      	ldr	r3, [pc, #64]	; (8005f64 <MenudeOpciones+0x524>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	2b01      	cmp	r3, #1
 8005f28:	d1d7      	bne.n	8005eda <MenudeOpciones+0x49a>
		}
	}

	if(flecha<-5)
 8005f2a:	4b0f      	ldr	r3, [pc, #60]	; (8005f68 <MenudeOpciones+0x528>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f113 0f05 	cmn.w	r3, #5
 8005f32:	da02      	bge.n	8005f3a <MenudeOpciones+0x4fa>
	{
		flecha=0;
 8005f34:	4b0c      	ldr	r3, [pc, #48]	; (8005f68 <MenudeOpciones+0x528>)
 8005f36:	2200      	movs	r2, #0
 8005f38:	601a      	str	r2, [r3, #0]
	}
	if(flecha>0)
 8005f3a:	4b0b      	ldr	r3, [pc, #44]	; (8005f68 <MenudeOpciones+0x528>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	dd03      	ble.n	8005f4a <MenudeOpciones+0x50a>
	{
		flecha=-5;
 8005f42:	4b09      	ldr	r3, [pc, #36]	; (8005f68 <MenudeOpciones+0x528>)
 8005f44:	f06f 0204 	mvn.w	r2, #4
 8005f48:	601a      	str	r2, [r3, #0]
	}
}
 8005f4a:	bf00      	nop
 8005f4c:	3754      	adds	r7, #84	; 0x54
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd90      	pop	{r4, r7, pc}
 8005f52:	bf00      	nop
 8005f54:	0800b858 	.word	0x0800b858
 8005f58:	0800b81c 	.word	0x0800b81c
 8005f5c:	0800b828 	.word	0x0800b828
 8005f60:	0800b8c8 	.word	0x0800b8c8
 8005f64:	20000788 	.word	0x20000788
 8005f68:	20000784 	.word	0x20000784
 8005f6c:	0800b8dc 	.word	0x0800b8dc
 8005f70:	20000794 	.word	0x20000794
 8005f74:	0800b8f0 	.word	0x0800b8f0
 8005f78:	2000078c 	.word	0x2000078c
 8005f7c:	0800b900 	.word	0x0800b900
 8005f80:	0800b908 	.word	0x0800b908
 8005f84:	0800b918 	.word	0x0800b918
 8005f88:	200007a8 	.word	0x200007a8
 8005f8c:	0800b92c 	.word	0x0800b92c
 8005f90:	0800b93c 	.word	0x0800b93c
 8005f94:	0800b948 	.word	0x0800b948
 8005f98:	0800b94c 	.word	0x0800b94c

08005f9c <HorariosLuces>:

void HorariosLuces(void)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b08a      	sub	sp, #40	; 0x28
 8005fa0:	af00      	add	r7, sp, #0
	flecha=0;
 8005fa2:	4b7e      	ldr	r3, [pc, #504]	; (800619c <HorariosLuces+0x200>)
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	601a      	str	r2, [r3, #0]
	enter=0;
 8005fa8:	4b7d      	ldr	r3, [pc, #500]	; (80061a0 <HorariosLuces+0x204>)
 8005faa:	2200      	movs	r2, #0
 8005fac:	601a      	str	r2, [r3, #0]
	char HoraInicio[20];
	char HoraFinal[20];

	while(enter!=1)
 8005fae:	e030      	b.n	8006012 <HorariosLuces+0x76>
	{
		HoraAlarmaInicio=flecha;
 8005fb0:	4b7a      	ldr	r3, [pc, #488]	; (800619c <HorariosLuces+0x200>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a7b      	ldr	r2, [pc, #492]	; (80061a4 <HorariosLuces+0x208>)
 8005fb6:	6013      	str	r3, [r2, #0]
		sprintf(HoraInicio,"Inicio: %02d:%02d",HoraAlarmaInicio,MinutosAlarmaInicio);
 8005fb8:	4b7a      	ldr	r3, [pc, #488]	; (80061a4 <HorariosLuces+0x208>)
 8005fba:	681a      	ldr	r2, [r3, #0]
 8005fbc:	4b7a      	ldr	r3, [pc, #488]	; (80061a8 <HorariosLuces+0x20c>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f107 0014 	add.w	r0, r7, #20
 8005fc4:	4979      	ldr	r1, [pc, #484]	; (80061ac <HorariosLuces+0x210>)
 8005fc6:	f002 fcc7 	bl	8008958 <sprintf>
		sprintf(HoraFinal,"Final: %02d:%02d",HoraAlarmaFinal,MinutosAlarmaFinal);
 8005fca:	4b79      	ldr	r3, [pc, #484]	; (80061b0 <HorariosLuces+0x214>)
 8005fcc:	681a      	ldr	r2, [r3, #0]
 8005fce:	4b79      	ldr	r3, [pc, #484]	; (80061b4 <HorariosLuces+0x218>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4638      	mov	r0, r7
 8005fd4:	4978      	ldr	r1, [pc, #480]	; (80061b8 <HorariosLuces+0x21c>)
 8005fd6:	f002 fcbf 	bl	8008958 <sprintf>
		UB_LCD_4x20_String(0,1,HoraInicio);
 8005fda:	f107 0314 	add.w	r3, r7, #20
 8005fde:	461a      	mov	r2, r3
 8005fe0:	2101      	movs	r1, #1
 8005fe2:	2000      	movs	r0, #0
 8005fe4:	f000 fe8d 	bl	8006d02 <UB_LCD_4x20_String>
		UB_LCD_4x20_String(0,2,HoraFinal);
 8005fe8:	463b      	mov	r3, r7
 8005fea:	461a      	mov	r2, r3
 8005fec:	2102      	movs	r1, #2
 8005fee:	2000      	movs	r0, #0
 8005ff0:	f000 fe87 	bl	8006d02 <UB_LCD_4x20_String>

		if(flecha>24)
 8005ff4:	4b69      	ldr	r3, [pc, #420]	; (800619c <HorariosLuces+0x200>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	2b18      	cmp	r3, #24
 8005ffa:	dd03      	ble.n	8006004 <HorariosLuces+0x68>
		{
			flecha=0;
 8005ffc:	4b67      	ldr	r3, [pc, #412]	; (800619c <HorariosLuces+0x200>)
 8005ffe:	2200      	movs	r2, #0
 8006000:	601a      	str	r2, [r3, #0]
 8006002:	e006      	b.n	8006012 <HorariosLuces+0x76>
		}
		else if(flecha<0)
 8006004:	4b65      	ldr	r3, [pc, #404]	; (800619c <HorariosLuces+0x200>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	2b00      	cmp	r3, #0
 800600a:	da02      	bge.n	8006012 <HorariosLuces+0x76>
		{
			flecha=23;
 800600c:	4b63      	ldr	r3, [pc, #396]	; (800619c <HorariosLuces+0x200>)
 800600e:	2217      	movs	r2, #23
 8006010:	601a      	str	r2, [r3, #0]
	while(enter!=1)
 8006012:	4b63      	ldr	r3, [pc, #396]	; (80061a0 <HorariosLuces+0x204>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	2b01      	cmp	r3, #1
 8006018:	d1ca      	bne.n	8005fb0 <HorariosLuces+0x14>
		}
	}

	enter=0;
 800601a:	4b61      	ldr	r3, [pc, #388]	; (80061a0 <HorariosLuces+0x204>)
 800601c:	2200      	movs	r2, #0
 800601e:	601a      	str	r2, [r3, #0]
	flecha=0;
 8006020:	4b5e      	ldr	r3, [pc, #376]	; (800619c <HorariosLuces+0x200>)
 8006022:	2200      	movs	r2, #0
 8006024:	601a      	str	r2, [r3, #0]

	while(enter!=1)
 8006026:	e030      	b.n	800608a <HorariosLuces+0xee>
	{
		MinutosAlarmaInicio=flecha;
 8006028:	4b5c      	ldr	r3, [pc, #368]	; (800619c <HorariosLuces+0x200>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a5e      	ldr	r2, [pc, #376]	; (80061a8 <HorariosLuces+0x20c>)
 800602e:	6013      	str	r3, [r2, #0]
		sprintf(HoraInicio,"Inicio: %02d:%02d",HoraAlarmaInicio,MinutosAlarmaInicio);
 8006030:	4b5c      	ldr	r3, [pc, #368]	; (80061a4 <HorariosLuces+0x208>)
 8006032:	681a      	ldr	r2, [r3, #0]
 8006034:	4b5c      	ldr	r3, [pc, #368]	; (80061a8 <HorariosLuces+0x20c>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f107 0014 	add.w	r0, r7, #20
 800603c:	495b      	ldr	r1, [pc, #364]	; (80061ac <HorariosLuces+0x210>)
 800603e:	f002 fc8b 	bl	8008958 <sprintf>
		sprintf(HoraFinal,"Final: %02d:%02d",HoraAlarmaFinal,MinutosAlarmaFinal);
 8006042:	4b5b      	ldr	r3, [pc, #364]	; (80061b0 <HorariosLuces+0x214>)
 8006044:	681a      	ldr	r2, [r3, #0]
 8006046:	4b5b      	ldr	r3, [pc, #364]	; (80061b4 <HorariosLuces+0x218>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4638      	mov	r0, r7
 800604c:	495a      	ldr	r1, [pc, #360]	; (80061b8 <HorariosLuces+0x21c>)
 800604e:	f002 fc83 	bl	8008958 <sprintf>
		UB_LCD_4x20_String(0,1,HoraInicio);
 8006052:	f107 0314 	add.w	r3, r7, #20
 8006056:	461a      	mov	r2, r3
 8006058:	2101      	movs	r1, #1
 800605a:	2000      	movs	r0, #0
 800605c:	f000 fe51 	bl	8006d02 <UB_LCD_4x20_String>
		UB_LCD_4x20_String(0,2,HoraFinal);
 8006060:	463b      	mov	r3, r7
 8006062:	461a      	mov	r2, r3
 8006064:	2102      	movs	r1, #2
 8006066:	2000      	movs	r0, #0
 8006068:	f000 fe4b 	bl	8006d02 <UB_LCD_4x20_String>

		if(flecha>59)
 800606c:	4b4b      	ldr	r3, [pc, #300]	; (800619c <HorariosLuces+0x200>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	2b3b      	cmp	r3, #59	; 0x3b
 8006072:	dd03      	ble.n	800607c <HorariosLuces+0xe0>
		{
			flecha=0;
 8006074:	4b49      	ldr	r3, [pc, #292]	; (800619c <HorariosLuces+0x200>)
 8006076:	2200      	movs	r2, #0
 8006078:	601a      	str	r2, [r3, #0]
 800607a:	e006      	b.n	800608a <HorariosLuces+0xee>
		}
		else if(flecha<0)
 800607c:	4b47      	ldr	r3, [pc, #284]	; (800619c <HorariosLuces+0x200>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	2b00      	cmp	r3, #0
 8006082:	da02      	bge.n	800608a <HorariosLuces+0xee>
		{
			flecha=59;
 8006084:	4b45      	ldr	r3, [pc, #276]	; (800619c <HorariosLuces+0x200>)
 8006086:	223b      	movs	r2, #59	; 0x3b
 8006088:	601a      	str	r2, [r3, #0]
	while(enter!=1)
 800608a:	4b45      	ldr	r3, [pc, #276]	; (80061a0 <HorariosLuces+0x204>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	2b01      	cmp	r3, #1
 8006090:	d1ca      	bne.n	8006028 <HorariosLuces+0x8c>
		}
	}

	flecha=0;
 8006092:	4b42      	ldr	r3, [pc, #264]	; (800619c <HorariosLuces+0x200>)
 8006094:	2200      	movs	r2, #0
 8006096:	601a      	str	r2, [r3, #0]
	enter=0;
 8006098:	4b41      	ldr	r3, [pc, #260]	; (80061a0 <HorariosLuces+0x204>)
 800609a:	2200      	movs	r2, #0
 800609c:	601a      	str	r2, [r3, #0]

	while(enter!=1)
 800609e:	e030      	b.n	8006102 <HorariosLuces+0x166>
	{
		HoraAlarmaFinal=flecha;
 80060a0:	4b3e      	ldr	r3, [pc, #248]	; (800619c <HorariosLuces+0x200>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a42      	ldr	r2, [pc, #264]	; (80061b0 <HorariosLuces+0x214>)
 80060a6:	6013      	str	r3, [r2, #0]
		sprintf(HoraInicio,"Inicio: %02d:%02d",HoraAlarmaInicio,MinutosAlarmaInicio);
 80060a8:	4b3e      	ldr	r3, [pc, #248]	; (80061a4 <HorariosLuces+0x208>)
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	4b3e      	ldr	r3, [pc, #248]	; (80061a8 <HorariosLuces+0x20c>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f107 0014 	add.w	r0, r7, #20
 80060b4:	493d      	ldr	r1, [pc, #244]	; (80061ac <HorariosLuces+0x210>)
 80060b6:	f002 fc4f 	bl	8008958 <sprintf>
		sprintf(HoraFinal,"Final: %02d:%02d",HoraAlarmaFinal,MinutosAlarmaFinal);
 80060ba:	4b3d      	ldr	r3, [pc, #244]	; (80061b0 <HorariosLuces+0x214>)
 80060bc:	681a      	ldr	r2, [r3, #0]
 80060be:	4b3d      	ldr	r3, [pc, #244]	; (80061b4 <HorariosLuces+0x218>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4638      	mov	r0, r7
 80060c4:	493c      	ldr	r1, [pc, #240]	; (80061b8 <HorariosLuces+0x21c>)
 80060c6:	f002 fc47 	bl	8008958 <sprintf>
		UB_LCD_4x20_String(0,1,HoraInicio);
 80060ca:	f107 0314 	add.w	r3, r7, #20
 80060ce:	461a      	mov	r2, r3
 80060d0:	2101      	movs	r1, #1
 80060d2:	2000      	movs	r0, #0
 80060d4:	f000 fe15 	bl	8006d02 <UB_LCD_4x20_String>
		UB_LCD_4x20_String(0,2,HoraFinal);
 80060d8:	463b      	mov	r3, r7
 80060da:	461a      	mov	r2, r3
 80060dc:	2102      	movs	r1, #2
 80060de:	2000      	movs	r0, #0
 80060e0:	f000 fe0f 	bl	8006d02 <UB_LCD_4x20_String>

		if(flecha>24)
 80060e4:	4b2d      	ldr	r3, [pc, #180]	; (800619c <HorariosLuces+0x200>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	2b18      	cmp	r3, #24
 80060ea:	dd03      	ble.n	80060f4 <HorariosLuces+0x158>
		{
			flecha=0;
 80060ec:	4b2b      	ldr	r3, [pc, #172]	; (800619c <HorariosLuces+0x200>)
 80060ee:	2200      	movs	r2, #0
 80060f0:	601a      	str	r2, [r3, #0]
 80060f2:	e006      	b.n	8006102 <HorariosLuces+0x166>
		}
		else if(flecha<0)
 80060f4:	4b29      	ldr	r3, [pc, #164]	; (800619c <HorariosLuces+0x200>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	da02      	bge.n	8006102 <HorariosLuces+0x166>
		{
			flecha=23;
 80060fc:	4b27      	ldr	r3, [pc, #156]	; (800619c <HorariosLuces+0x200>)
 80060fe:	2217      	movs	r2, #23
 8006100:	601a      	str	r2, [r3, #0]
	while(enter!=1)
 8006102:	4b27      	ldr	r3, [pc, #156]	; (80061a0 <HorariosLuces+0x204>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	2b01      	cmp	r3, #1
 8006108:	d1ca      	bne.n	80060a0 <HorariosLuces+0x104>
		}
	}

	flecha=0;
 800610a:	4b24      	ldr	r3, [pc, #144]	; (800619c <HorariosLuces+0x200>)
 800610c:	2200      	movs	r2, #0
 800610e:	601a      	str	r2, [r3, #0]
	enter=0;
 8006110:	4b23      	ldr	r3, [pc, #140]	; (80061a0 <HorariosLuces+0x204>)
 8006112:	2200      	movs	r2, #0
 8006114:	601a      	str	r2, [r3, #0]

	while(enter!=1)
 8006116:	e030      	b.n	800617a <HorariosLuces+0x1de>
	{
		MinutosAlarmaFinal=flecha;
 8006118:	4b20      	ldr	r3, [pc, #128]	; (800619c <HorariosLuces+0x200>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a25      	ldr	r2, [pc, #148]	; (80061b4 <HorariosLuces+0x218>)
 800611e:	6013      	str	r3, [r2, #0]
		sprintf(HoraInicio,"Inicio: %02d:%02d",HoraAlarmaInicio,MinutosAlarmaInicio);
 8006120:	4b20      	ldr	r3, [pc, #128]	; (80061a4 <HorariosLuces+0x208>)
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	4b20      	ldr	r3, [pc, #128]	; (80061a8 <HorariosLuces+0x20c>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f107 0014 	add.w	r0, r7, #20
 800612c:	491f      	ldr	r1, [pc, #124]	; (80061ac <HorariosLuces+0x210>)
 800612e:	f002 fc13 	bl	8008958 <sprintf>
		sprintf(HoraFinal,"Final: %02d:%02d",HoraAlarmaFinal,MinutosAlarmaFinal);
 8006132:	4b1f      	ldr	r3, [pc, #124]	; (80061b0 <HorariosLuces+0x214>)
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	4b1f      	ldr	r3, [pc, #124]	; (80061b4 <HorariosLuces+0x218>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4638      	mov	r0, r7
 800613c:	491e      	ldr	r1, [pc, #120]	; (80061b8 <HorariosLuces+0x21c>)
 800613e:	f002 fc0b 	bl	8008958 <sprintf>
		UB_LCD_4x20_String(0,1,HoraInicio);
 8006142:	f107 0314 	add.w	r3, r7, #20
 8006146:	461a      	mov	r2, r3
 8006148:	2101      	movs	r1, #1
 800614a:	2000      	movs	r0, #0
 800614c:	f000 fdd9 	bl	8006d02 <UB_LCD_4x20_String>
		UB_LCD_4x20_String(0,2,HoraFinal);
 8006150:	463b      	mov	r3, r7
 8006152:	461a      	mov	r2, r3
 8006154:	2102      	movs	r1, #2
 8006156:	2000      	movs	r0, #0
 8006158:	f000 fdd3 	bl	8006d02 <UB_LCD_4x20_String>

		if(flecha>59)
 800615c:	4b0f      	ldr	r3, [pc, #60]	; (800619c <HorariosLuces+0x200>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	2b3b      	cmp	r3, #59	; 0x3b
 8006162:	dd03      	ble.n	800616c <HorariosLuces+0x1d0>
		{
			flecha=0;
 8006164:	4b0d      	ldr	r3, [pc, #52]	; (800619c <HorariosLuces+0x200>)
 8006166:	2200      	movs	r2, #0
 8006168:	601a      	str	r2, [r3, #0]
 800616a:	e006      	b.n	800617a <HorariosLuces+0x1de>
		}
		else if(flecha<0)
 800616c:	4b0b      	ldr	r3, [pc, #44]	; (800619c <HorariosLuces+0x200>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2b00      	cmp	r3, #0
 8006172:	da02      	bge.n	800617a <HorariosLuces+0x1de>
		{
			flecha=59;
 8006174:	4b09      	ldr	r3, [pc, #36]	; (800619c <HorariosLuces+0x200>)
 8006176:	223b      	movs	r2, #59	; 0x3b
 8006178:	601a      	str	r2, [r3, #0]
	while(enter!=1)
 800617a:	4b09      	ldr	r3, [pc, #36]	; (80061a0 <HorariosLuces+0x204>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	2b01      	cmp	r3, #1
 8006180:	d1ca      	bne.n	8006118 <HorariosLuces+0x17c>
		}
	}

	enter=0;
 8006182:	4b07      	ldr	r3, [pc, #28]	; (80061a0 <HorariosLuces+0x204>)
 8006184:	2200      	movs	r2, #0
 8006186:	601a      	str	r2, [r3, #0]
	flecha=0;
 8006188:	4b04      	ldr	r3, [pc, #16]	; (800619c <HorariosLuces+0x200>)
 800618a:	2200      	movs	r2, #0
 800618c:	601a      	str	r2, [r3, #0]
	atras=1;
 800618e:	4b0b      	ldr	r3, [pc, #44]	; (80061bc <HorariosLuces+0x220>)
 8006190:	2201      	movs	r2, #1
 8006192:	601a      	str	r2, [r3, #0]
}
 8006194:	bf00      	nop
 8006196:	3728      	adds	r7, #40	; 0x28
 8006198:	46bd      	mov	sp, r7
 800619a:	bd80      	pop	{r7, pc}
 800619c:	20000784 	.word	0x20000784
 80061a0:	20000788 	.word	0x20000788
 80061a4:	20000798 	.word	0x20000798
 80061a8:	200007a0 	.word	0x200007a0
 80061ac:	0800b95c 	.word	0x0800b95c
 80061b0:	2000079c 	.word	0x2000079c
 80061b4:	200007a4 	.word	0x200007a4
 80061b8:	0800b970 	.word	0x0800b970
 80061bc:	2000078c 	.word	0x2000078c

080061c0 <EXTILine7_Config>:

void EXTILine7_Config(void)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b084      	sub	sp, #16
 80061c4:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef   GPIO_InitStructure;
	  NVIC_InitTypeDef   NVIC_InitStructure;

	  /* Enable GPIOC clock */
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 80061c6:	2101      	movs	r1, #1
 80061c8:	2008      	movs	r0, #8
 80061ca:	f7fb fc37 	bl	8001a3c <RCC_AHB1PeriphClockCmd>
	  /* Enable SYSCFG clock */
	  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 80061ce:	2101      	movs	r1, #1
 80061d0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80061d4:	f7fb fc72 	bl	8001abc <RCC_APB2PeriphClockCmd>

	  /* Configure PC6 pin as input floating */
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 80061d8:	2300      	movs	r3, #0
 80061da:	733b      	strb	r3, [r7, #12]
	  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 80061dc:	2302      	movs	r3, #2
 80061de:	73fb      	strb	r3, [r7, #15]
	  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7;
 80061e0:	2380      	movs	r3, #128	; 0x80
 80061e2:	60bb      	str	r3, [r7, #8]
	  GPIO_Init(GPIOD, &GPIO_InitStructure);
 80061e4:	f107 0308 	add.w	r3, r7, #8
 80061e8:	4619      	mov	r1, r3
 80061ea:	4815      	ldr	r0, [pc, #84]	; (8006240 <EXTILine7_Config+0x80>)
 80061ec:	f7fb f9bc 	bl	8001568 <GPIO_Init>

	  /* Connect EXTI Line6 to PC6 pin */
	  SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOD, EXTI_PinSource7);
 80061f0:	2107      	movs	r1, #7
 80061f2:	2003      	movs	r0, #3
 80061f4:	f7fc f96e 	bl	80024d4 <SYSCFG_EXTILineConfig>

	  /* Configure EXTI Line6 */
	  EXTI_InitStructure.EXTI_Line = EXTI_Line7;
 80061f8:	4b12      	ldr	r3, [pc, #72]	; (8006244 <EXTILine7_Config+0x84>)
 80061fa:	2280      	movs	r2, #128	; 0x80
 80061fc:	601a      	str	r2, [r3, #0]
	  EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 80061fe:	4b11      	ldr	r3, [pc, #68]	; (8006244 <EXTILine7_Config+0x84>)
 8006200:	2200      	movs	r2, #0
 8006202:	711a      	strb	r2, [r3, #4]
	  EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
 8006204:	4b0f      	ldr	r3, [pc, #60]	; (8006244 <EXTILine7_Config+0x84>)
 8006206:	2208      	movs	r2, #8
 8006208:	715a      	strb	r2, [r3, #5]
	  EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 800620a:	4b0e      	ldr	r3, [pc, #56]	; (8006244 <EXTILine7_Config+0x84>)
 800620c:	2201      	movs	r2, #1
 800620e:	719a      	strb	r2, [r3, #6]
	  EXTI_Init(&EXTI_InitStructure);
 8006210:	480c      	ldr	r0, [pc, #48]	; (8006244 <EXTILine7_Config+0x84>)
 8006212:	f7fb f903 	bl	800141c <EXTI_Init>

	  /* Enable and set EXTI Line1 Interrupt to the lower priority */
	  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 8006216:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800621a:	f7fa fe99 	bl	8000f50 <NVIC_PriorityGroupConfig>
	  NVIC_InitStructure.NVIC_IRQChannel = EXTI9_5_IRQn;
 800621e:	2317      	movs	r3, #23
 8006220:	713b      	strb	r3, [r7, #4]
	  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x00;
 8006222:	2300      	movs	r3, #0
 8006224:	717b      	strb	r3, [r7, #5]
	  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x03;
 8006226:	2303      	movs	r3, #3
 8006228:	71bb      	strb	r3, [r7, #6]
	  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800622a:	2301      	movs	r3, #1
 800622c:	71fb      	strb	r3, [r7, #7]
	  NVIC_Init(&NVIC_InitStructure);
 800622e:	1d3b      	adds	r3, r7, #4
 8006230:	4618      	mov	r0, r3
 8006232:	f7fa fea1 	bl	8000f78 <NVIC_Init>
}
 8006236:	bf00      	nop
 8006238:	3710      	adds	r7, #16
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}
 800623e:	bf00      	nop
 8006240:	40020c00 	.word	0x40020c00
 8006244:	20000da4 	.word	0x20000da4

08006248 <EXTILine8_Config>:

void EXTILine8_Config(void)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b084      	sub	sp, #16
 800624c:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef   GPIO_InitStructure;
	  NVIC_InitTypeDef   NVIC_InitStructure;

	  /* Enable GPIOC clock */
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 800624e:	2101      	movs	r1, #1
 8006250:	2004      	movs	r0, #4
 8006252:	f7fb fbf3 	bl	8001a3c <RCC_AHB1PeriphClockCmd>
	  /* Enable SYSCFG clock */
	  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8006256:	2101      	movs	r1, #1
 8006258:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800625c:	f7fb fc2e 	bl	8001abc <RCC_APB2PeriphClockCmd>

	  /* Configure PC8 pin as input floating */
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8006260:	2300      	movs	r3, #0
 8006262:	733b      	strb	r3, [r7, #12]
	  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 8006264:	2302      	movs	r3, #2
 8006266:	73fb      	strb	r3, [r7, #15]
	  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 8006268:	f44f 7380 	mov.w	r3, #256	; 0x100
 800626c:	60bb      	str	r3, [r7, #8]
	  GPIO_Init(GPIOC, &GPIO_InitStructure);
 800626e:	f107 0308 	add.w	r3, r7, #8
 8006272:	4619      	mov	r1, r3
 8006274:	4815      	ldr	r0, [pc, #84]	; (80062cc <EXTILine8_Config+0x84>)
 8006276:	f7fb f977 	bl	8001568 <GPIO_Init>

	  /* Connect EXTI Line8 to PC8 pin */
	  SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOC, EXTI_PinSource8);
 800627a:	2108      	movs	r1, #8
 800627c:	2002      	movs	r0, #2
 800627e:	f7fc f929 	bl	80024d4 <SYSCFG_EXTILineConfig>

	  /* Configure EXTI Line8 */
	  EXTI_InitStructure.EXTI_Line = EXTI_Line8;
 8006282:	4b13      	ldr	r3, [pc, #76]	; (80062d0 <EXTILine8_Config+0x88>)
 8006284:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006288:	601a      	str	r2, [r3, #0]
	  EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 800628a:	4b11      	ldr	r3, [pc, #68]	; (80062d0 <EXTILine8_Config+0x88>)
 800628c:	2200      	movs	r2, #0
 800628e:	711a      	strb	r2, [r3, #4]
	  EXTI_InitStructure.EXTI_Trigger =EXTI_Trigger_Rising;
 8006290:	4b0f      	ldr	r3, [pc, #60]	; (80062d0 <EXTILine8_Config+0x88>)
 8006292:	2208      	movs	r2, #8
 8006294:	715a      	strb	r2, [r3, #5]
	  EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8006296:	4b0e      	ldr	r3, [pc, #56]	; (80062d0 <EXTILine8_Config+0x88>)
 8006298:	2201      	movs	r2, #1
 800629a:	719a      	strb	r2, [r3, #6]
	  EXTI_Init(&EXTI_InitStructure);
 800629c:	480c      	ldr	r0, [pc, #48]	; (80062d0 <EXTILine8_Config+0x88>)
 800629e:	f7fb f8bd 	bl	800141c <EXTI_Init>

	  /* Enable and set EXTI Line8 Interrupt to the lower priority */
	  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80062a2:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80062a6:	f7fa fe53 	bl	8000f50 <NVIC_PriorityGroupConfig>
	  NVIC_InitStructure.NVIC_IRQChannel = EXTI9_5_IRQn;
 80062aa:	2317      	movs	r3, #23
 80062ac:	713b      	strb	r3, [r7, #4]
	  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x00;
 80062ae:	2300      	movs	r3, #0
 80062b0:	717b      	strb	r3, [r7, #5]
	  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x03;
 80062b2:	2303      	movs	r3, #3
 80062b4:	71bb      	strb	r3, [r7, #6]
	  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80062b6:	2301      	movs	r3, #1
 80062b8:	71fb      	strb	r3, [r7, #7]
	  NVIC_Init(&NVIC_InitStructure);
 80062ba:	1d3b      	adds	r3, r7, #4
 80062bc:	4618      	mov	r0, r3
 80062be:	f7fa fe5b 	bl	8000f78 <NVIC_Init>
}
 80062c2:	bf00      	nop
 80062c4:	3710      	adds	r7, #16
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}
 80062ca:	bf00      	nop
 80062cc:	40020800 	.word	0x40020800
 80062d0:	20000da4 	.word	0x20000da4

080062d4 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	af00      	add	r7, sp, #0
	if(EXTI_GetITStatus(EXTI_Line7) != RESET || EXTI_GetITStatus(EXTI_Line8) != RESET )
 80062d8:	2080      	movs	r0, #128	; 0x80
 80062da:	f7fb f911 	bl	8001500 <EXTI_GetITStatus>
 80062de:	4603      	mov	r3, r0
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d10d      	bne.n	8006300 <EXTI9_5_IRQHandler+0x2c>
 80062e4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80062e8:	f7fb f90a 	bl	8001500 <EXTI_GetITStatus>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	f000 80e0 	beq.w	80064b4 <EXTI9_5_IRQHandler+0x1e0>
	{
		while(variable!=0)
 80062f4:	e004      	b.n	8006300 <EXTI9_5_IRQHandler+0x2c>
		{
			variable--;
 80062f6:	4b70      	ldr	r3, [pc, #448]	; (80064b8 <EXTI9_5_IRQHandler+0x1e4>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	3b01      	subs	r3, #1
 80062fc:	4a6e      	ldr	r2, [pc, #440]	; (80064b8 <EXTI9_5_IRQHandler+0x1e4>)
 80062fe:	6013      	str	r3, [r2, #0]
		while(variable!=0)
 8006300:	4b6d      	ldr	r3, [pc, #436]	; (80064b8 <EXTI9_5_IRQHandler+0x1e4>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d1f6      	bne.n	80062f6 <EXTI9_5_IRQHandler+0x22>
		}
		variable=100000;
 8006308:	4b6b      	ldr	r3, [pc, #428]	; (80064b8 <EXTI9_5_IRQHandler+0x1e4>)
 800630a:	4a6c      	ldr	r2, [pc, #432]	; (80064bc <EXTI9_5_IRQHandler+0x1e8>)
 800630c:	601a      	str	r2, [r3, #0]
		GPIO_SetBits(GPIOC, GPIO_Pin_9);
 800630e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006312:	486b      	ldr	r0, [pc, #428]	; (80064c0 <EXTI9_5_IRQHandler+0x1ec>)
 8006314:	f7fb f9ea 	bl	80016ec <GPIO_SetBits>
		GPIO_ResetBits(GPIOA, GPIO_Pin_8);
 8006318:	f44f 7180 	mov.w	r1, #256	; 0x100
 800631c:	4869      	ldr	r0, [pc, #420]	; (80064c4 <EXTI9_5_IRQHandler+0x1f0>)
 800631e:	f7fb f9f4 	bl	800170a <GPIO_ResetBits>
		if (GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_7))
 8006322:	2180      	movs	r1, #128	; 0x80
 8006324:	4868      	ldr	r0, [pc, #416]	; (80064c8 <EXTI9_5_IRQHandler+0x1f4>)
 8006326:	f7fb f9c7 	bl	80016b8 <GPIO_ReadInputDataBit>
 800632a:	4603      	mov	r3, r0
 800632c:	2b00      	cmp	r3, #0
 800632e:	d01f      	beq.n	8006370 <EXTI9_5_IRQHandler+0x9c>
		{
			boton=1;
 8006330:	4b66      	ldr	r3, [pc, #408]	; (80064cc <EXTI9_5_IRQHandler+0x1f8>)
 8006332:	2201      	movs	r2, #1
 8006334:	601a      	str	r2, [r3, #0]
			if(boton!=aux)
 8006336:	4b65      	ldr	r3, [pc, #404]	; (80064cc <EXTI9_5_IRQHandler+0x1f8>)
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	4b65      	ldr	r3, [pc, #404]	; (80064d0 <EXTI9_5_IRQHandler+0x1fc>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	429a      	cmp	r2, r3
 8006340:	d011      	beq.n	8006366 <EXTI9_5_IRQHandler+0x92>
			{
				flecha= flecha + 1;
 8006342:	4b64      	ldr	r3, [pc, #400]	; (80064d4 <EXTI9_5_IRQHandler+0x200>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	3301      	adds	r3, #1
 8006348:	4a62      	ldr	r2, [pc, #392]	; (80064d4 <EXTI9_5_IRQHandler+0x200>)
 800634a:	6013      	str	r3, [r2, #0]
				while(variable!=0)
 800634c:	e004      	b.n	8006358 <EXTI9_5_IRQHandler+0x84>
				{
					variable--;
 800634e:	4b5a      	ldr	r3, [pc, #360]	; (80064b8 <EXTI9_5_IRQHandler+0x1e4>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	3b01      	subs	r3, #1
 8006354:	4a58      	ldr	r2, [pc, #352]	; (80064b8 <EXTI9_5_IRQHandler+0x1e4>)
 8006356:	6013      	str	r3, [r2, #0]
				while(variable!=0)
 8006358:	4b57      	ldr	r3, [pc, #348]	; (80064b8 <EXTI9_5_IRQHandler+0x1e4>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d1f6      	bne.n	800634e <EXTI9_5_IRQHandler+0x7a>
				}
				variable=100000;
 8006360:	4b55      	ldr	r3, [pc, #340]	; (80064b8 <EXTI9_5_IRQHandler+0x1e4>)
 8006362:	4a56      	ldr	r2, [pc, #344]	; (80064bc <EXTI9_5_IRQHandler+0x1e8>)
 8006364:	601a      	str	r2, [r3, #0]
			}
			aux=boton;
 8006366:	4b59      	ldr	r3, [pc, #356]	; (80064cc <EXTI9_5_IRQHandler+0x1f8>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a59      	ldr	r2, [pc, #356]	; (80064d0 <EXTI9_5_IRQHandler+0x1fc>)
 800636c:	6013      	str	r3, [r2, #0]
 800636e:	e026      	b.n	80063be <EXTI9_5_IRQHandler+0xea>
		}
		else if (GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_8))
 8006370:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006374:	4852      	ldr	r0, [pc, #328]	; (80064c0 <EXTI9_5_IRQHandler+0x1ec>)
 8006376:	f7fb f99f 	bl	80016b8 <GPIO_ReadInputDataBit>
 800637a:	4603      	mov	r3, r0
 800637c:	2b00      	cmp	r3, #0
 800637e:	d01e      	beq.n	80063be <EXTI9_5_IRQHandler+0xea>
		{
			boton=2;
 8006380:	4b52      	ldr	r3, [pc, #328]	; (80064cc <EXTI9_5_IRQHandler+0x1f8>)
 8006382:	2202      	movs	r2, #2
 8006384:	601a      	str	r2, [r3, #0]
			if(boton!=aux)
 8006386:	4b51      	ldr	r3, [pc, #324]	; (80064cc <EXTI9_5_IRQHandler+0x1f8>)
 8006388:	681a      	ldr	r2, [r3, #0]
 800638a:	4b51      	ldr	r3, [pc, #324]	; (80064d0 <EXTI9_5_IRQHandler+0x1fc>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	429a      	cmp	r2, r3
 8006390:	d011      	beq.n	80063b6 <EXTI9_5_IRQHandler+0xe2>
			{
				enter= enter + 1;
 8006392:	4b51      	ldr	r3, [pc, #324]	; (80064d8 <EXTI9_5_IRQHandler+0x204>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	3301      	adds	r3, #1
 8006398:	4a4f      	ldr	r2, [pc, #316]	; (80064d8 <EXTI9_5_IRQHandler+0x204>)
 800639a:	6013      	str	r3, [r2, #0]
				while(variable!=0)
 800639c:	e004      	b.n	80063a8 <EXTI9_5_IRQHandler+0xd4>
				{
					variable--;
 800639e:	4b46      	ldr	r3, [pc, #280]	; (80064b8 <EXTI9_5_IRQHandler+0x1e4>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	3b01      	subs	r3, #1
 80063a4:	4a44      	ldr	r2, [pc, #272]	; (80064b8 <EXTI9_5_IRQHandler+0x1e4>)
 80063a6:	6013      	str	r3, [r2, #0]
				while(variable!=0)
 80063a8:	4b43      	ldr	r3, [pc, #268]	; (80064b8 <EXTI9_5_IRQHandler+0x1e4>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d1f6      	bne.n	800639e <EXTI9_5_IRQHandler+0xca>
				}
				variable=100000;
 80063b0:	4b41      	ldr	r3, [pc, #260]	; (80064b8 <EXTI9_5_IRQHandler+0x1e4>)
 80063b2:	4a42      	ldr	r2, [pc, #264]	; (80064bc <EXTI9_5_IRQHandler+0x1e8>)
 80063b4:	601a      	str	r2, [r3, #0]
			}
			aux=boton;
 80063b6:	4b45      	ldr	r3, [pc, #276]	; (80064cc <EXTI9_5_IRQHandler+0x1f8>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a45      	ldr	r2, [pc, #276]	; (80064d0 <EXTI9_5_IRQHandler+0x1fc>)
 80063bc:	6013      	str	r3, [r2, #0]
		}
		GPIO_SetBits(GPIOA, GPIO_Pin_8);
 80063be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80063c2:	4840      	ldr	r0, [pc, #256]	; (80064c4 <EXTI9_5_IRQHandler+0x1f0>)
 80063c4:	f7fb f992 	bl	80016ec <GPIO_SetBits>
		GPIO_ResetBits(GPIOC, GPIO_Pin_9);
 80063c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80063cc:	483c      	ldr	r0, [pc, #240]	; (80064c0 <EXTI9_5_IRQHandler+0x1ec>)
 80063ce:	f7fb f99c 	bl	800170a <GPIO_ResetBits>
		if (GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_7))
 80063d2:	2180      	movs	r1, #128	; 0x80
 80063d4:	483c      	ldr	r0, [pc, #240]	; (80064c8 <EXTI9_5_IRQHandler+0x1f4>)
 80063d6:	f7fb f96f 	bl	80016b8 <GPIO_ReadInputDataBit>
 80063da:	4603      	mov	r3, r0
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d01f      	beq.n	8006420 <EXTI9_5_IRQHandler+0x14c>
		{
			boton=3;
 80063e0:	4b3a      	ldr	r3, [pc, #232]	; (80064cc <EXTI9_5_IRQHandler+0x1f8>)
 80063e2:	2203      	movs	r2, #3
 80063e4:	601a      	str	r2, [r3, #0]
			if(boton!=aux)
 80063e6:	4b39      	ldr	r3, [pc, #228]	; (80064cc <EXTI9_5_IRQHandler+0x1f8>)
 80063e8:	681a      	ldr	r2, [r3, #0]
 80063ea:	4b39      	ldr	r3, [pc, #228]	; (80064d0 <EXTI9_5_IRQHandler+0x1fc>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	429a      	cmp	r2, r3
 80063f0:	d011      	beq.n	8006416 <EXTI9_5_IRQHandler+0x142>
			{
				flecha= flecha - 1;
 80063f2:	4b38      	ldr	r3, [pc, #224]	; (80064d4 <EXTI9_5_IRQHandler+0x200>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	3b01      	subs	r3, #1
 80063f8:	4a36      	ldr	r2, [pc, #216]	; (80064d4 <EXTI9_5_IRQHandler+0x200>)
 80063fa:	6013      	str	r3, [r2, #0]
				while(variable!=0)
 80063fc:	e004      	b.n	8006408 <EXTI9_5_IRQHandler+0x134>
				{
					variable--;
 80063fe:	4b2e      	ldr	r3, [pc, #184]	; (80064b8 <EXTI9_5_IRQHandler+0x1e4>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	3b01      	subs	r3, #1
 8006404:	4a2c      	ldr	r2, [pc, #176]	; (80064b8 <EXTI9_5_IRQHandler+0x1e4>)
 8006406:	6013      	str	r3, [r2, #0]
				while(variable!=0)
 8006408:	4b2b      	ldr	r3, [pc, #172]	; (80064b8 <EXTI9_5_IRQHandler+0x1e4>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d1f6      	bne.n	80063fe <EXTI9_5_IRQHandler+0x12a>
				}
				variable=100000;
 8006410:	4b29      	ldr	r3, [pc, #164]	; (80064b8 <EXTI9_5_IRQHandler+0x1e4>)
 8006412:	4a2a      	ldr	r2, [pc, #168]	; (80064bc <EXTI9_5_IRQHandler+0x1e8>)
 8006414:	601a      	str	r2, [r3, #0]
			}
			aux=boton;
 8006416:	4b2d      	ldr	r3, [pc, #180]	; (80064cc <EXTI9_5_IRQHandler+0x1f8>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4a2d      	ldr	r2, [pc, #180]	; (80064d0 <EXTI9_5_IRQHandler+0x1fc>)
 800641c:	6013      	str	r3, [r2, #0]
 800641e:	e026      	b.n	800646e <EXTI9_5_IRQHandler+0x19a>
		}
		else if (GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_8))
 8006420:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006424:	4826      	ldr	r0, [pc, #152]	; (80064c0 <EXTI9_5_IRQHandler+0x1ec>)
 8006426:	f7fb f947 	bl	80016b8 <GPIO_ReadInputDataBit>
 800642a:	4603      	mov	r3, r0
 800642c:	2b00      	cmp	r3, #0
 800642e:	d01e      	beq.n	800646e <EXTI9_5_IRQHandler+0x19a>
		{
			boton=4;
 8006430:	4b26      	ldr	r3, [pc, #152]	; (80064cc <EXTI9_5_IRQHandler+0x1f8>)
 8006432:	2204      	movs	r2, #4
 8006434:	601a      	str	r2, [r3, #0]
			if(boton!=aux)
 8006436:	4b25      	ldr	r3, [pc, #148]	; (80064cc <EXTI9_5_IRQHandler+0x1f8>)
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	4b25      	ldr	r3, [pc, #148]	; (80064d0 <EXTI9_5_IRQHandler+0x1fc>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	429a      	cmp	r2, r3
 8006440:	d011      	beq.n	8006466 <EXTI9_5_IRQHandler+0x192>
			{
				atras= atras + 1;
 8006442:	4b26      	ldr	r3, [pc, #152]	; (80064dc <EXTI9_5_IRQHandler+0x208>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	3301      	adds	r3, #1
 8006448:	4a24      	ldr	r2, [pc, #144]	; (80064dc <EXTI9_5_IRQHandler+0x208>)
 800644a:	6013      	str	r3, [r2, #0]
				while(variable!=0)
 800644c:	e004      	b.n	8006458 <EXTI9_5_IRQHandler+0x184>
				{
					variable--;
 800644e:	4b1a      	ldr	r3, [pc, #104]	; (80064b8 <EXTI9_5_IRQHandler+0x1e4>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	3b01      	subs	r3, #1
 8006454:	4a18      	ldr	r2, [pc, #96]	; (80064b8 <EXTI9_5_IRQHandler+0x1e4>)
 8006456:	6013      	str	r3, [r2, #0]
				while(variable!=0)
 8006458:	4b17      	ldr	r3, [pc, #92]	; (80064b8 <EXTI9_5_IRQHandler+0x1e4>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d1f6      	bne.n	800644e <EXTI9_5_IRQHandler+0x17a>
				}
				variable=100000;
 8006460:	4b15      	ldr	r3, [pc, #84]	; (80064b8 <EXTI9_5_IRQHandler+0x1e4>)
 8006462:	4a16      	ldr	r2, [pc, #88]	; (80064bc <EXTI9_5_IRQHandler+0x1e8>)
 8006464:	601a      	str	r2, [r3, #0]
			}
			aux=boton;
 8006466:	4b19      	ldr	r3, [pc, #100]	; (80064cc <EXTI9_5_IRQHandler+0x1f8>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4a19      	ldr	r2, [pc, #100]	; (80064d0 <EXTI9_5_IRQHandler+0x1fc>)
 800646c:	6013      	str	r3, [r2, #0]
		}

		GPIO_SetBits(GPIOC, GPIO_Pin_9);
 800646e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006472:	4813      	ldr	r0, [pc, #76]	; (80064c0 <EXTI9_5_IRQHandler+0x1ec>)
 8006474:	f7fb f93a 	bl	80016ec <GPIO_SetBits>
		GPIO_SetBits(GPIOA, GPIO_Pin_8);
 8006478:	f44f 7180 	mov.w	r1, #256	; 0x100
 800647c:	4811      	ldr	r0, [pc, #68]	; (80064c4 <EXTI9_5_IRQHandler+0x1f0>)
 800647e:	f7fb f935 	bl	80016ec <GPIO_SetBits>
		if (!(GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_8)) || !(GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_7)))
 8006482:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006486:	480e      	ldr	r0, [pc, #56]	; (80064c0 <EXTI9_5_IRQHandler+0x1ec>)
 8006488:	f7fb f916 	bl	80016b8 <GPIO_ReadInputDataBit>
 800648c:	4603      	mov	r3, r0
 800648e:	2b00      	cmp	r3, #0
 8006490:	d006      	beq.n	80064a0 <EXTI9_5_IRQHandler+0x1cc>
 8006492:	2180      	movs	r1, #128	; 0x80
 8006494:	480c      	ldr	r0, [pc, #48]	; (80064c8 <EXTI9_5_IRQHandler+0x1f4>)
 8006496:	f7fb f90f 	bl	80016b8 <GPIO_ReadInputDataBit>
 800649a:	4603      	mov	r3, r0
 800649c:	2b00      	cmp	r3, #0
 800649e:	d102      	bne.n	80064a6 <EXTI9_5_IRQHandler+0x1d2>
		{
			aux=0;
 80064a0:	4b0b      	ldr	r3, [pc, #44]	; (80064d0 <EXTI9_5_IRQHandler+0x1fc>)
 80064a2:	2200      	movs	r2, #0
 80064a4:	601a      	str	r2, [r3, #0]
		}
		EXTI_ClearITPendingBit(EXTI_Line7);
 80064a6:	2080      	movs	r0, #128	; 0x80
 80064a8:	f7fb f84e 	bl	8001548 <EXTI_ClearITPendingBit>
		EXTI_ClearITPendingBit(EXTI_Line8);
 80064ac:	f44f 7080 	mov.w	r0, #256	; 0x100
 80064b0:	f7fb f84a 	bl	8001548 <EXTI_ClearITPendingBit>
	}

}
 80064b4:	bf00      	nop
 80064b6:	bd80      	pop	{r7, pc}
 80064b8:	20000010 	.word	0x20000010
 80064bc:	000186a0 	.word	0x000186a0
 80064c0:	40020800 	.word	0x40020800
 80064c4:	40020000 	.word	0x40020000
 80064c8:	40020c00 	.word	0x40020c00
 80064cc:	2000077c 	.word	0x2000077c
 80064d0:	20000780 	.word	0x20000780
 80064d4:	20000784 	.word	0x20000784
 80064d8:	20000788 	.word	0x20000788
 80064dc:	2000078c 	.word	0x2000078c

080064e0 <InicializarHora>:

void InicializarHora(void)
{
 80064e0:	b590      	push	{r4, r7, lr}
 80064e2:	b085      	sub	sp, #20
 80064e4:	af04      	add	r7, sp, #16
	flecha=0;
 80064e6:	4b94      	ldr	r3, [pc, #592]	; (8006738 <InicializarHora+0x258>)
 80064e8:	2200      	movs	r2, #0
 80064ea:	601a      	str	r2, [r3, #0]
	enter=0;
 80064ec:	4b93      	ldr	r3, [pc, #588]	; (800673c <InicializarHora+0x25c>)
 80064ee:	2200      	movs	r2, #0
 80064f0:	601a      	str	r2, [r3, #0]
	atras=0;
 80064f2:	4b93      	ldr	r3, [pc, #588]	; (8006740 <InicializarHora+0x260>)
 80064f4:	2200      	movs	r2, #0
 80064f6:	601a      	str	r2, [r3, #0]

	UB_LCD_4x20_String(0,0,"Inicialice hora");
 80064f8:	4a92      	ldr	r2, [pc, #584]	; (8006744 <InicializarHora+0x264>)
 80064fa:	2100      	movs	r1, #0
 80064fc:	2000      	movs	r0, #0
 80064fe:	f000 fc00 	bl	8006d02 <UB_LCD_4x20_String>

	while(enter!=1)
 8006502:	e02f      	b.n	8006564 <InicializarHora+0x84>
	{
		sprintf(Fecha,"%02d/%02d/%02d %02d:%02d",DataTime.date,DataTime.month,DataTime.year,DataTime.hours,DataTime.minutes);
 8006504:	4b90      	ldr	r3, [pc, #576]	; (8006748 <InicializarHora+0x268>)
 8006506:	79db      	ldrb	r3, [r3, #7]
 8006508:	4618      	mov	r0, r3
 800650a:	4b8f      	ldr	r3, [pc, #572]	; (8006748 <InicializarHora+0x268>)
 800650c:	7a1b      	ldrb	r3, [r3, #8]
 800650e:	461c      	mov	r4, r3
 8006510:	4b8d      	ldr	r3, [pc, #564]	; (8006748 <InicializarHora+0x268>)
 8006512:	7a5b      	ldrb	r3, [r3, #9]
 8006514:	461a      	mov	r2, r3
 8006516:	4b8c      	ldr	r3, [pc, #560]	; (8006748 <InicializarHora+0x268>)
 8006518:	795b      	ldrb	r3, [r3, #5]
 800651a:	4619      	mov	r1, r3
 800651c:	4b8a      	ldr	r3, [pc, #552]	; (8006748 <InicializarHora+0x268>)
 800651e:	791b      	ldrb	r3, [r3, #4]
 8006520:	9302      	str	r3, [sp, #8]
 8006522:	9101      	str	r1, [sp, #4]
 8006524:	9200      	str	r2, [sp, #0]
 8006526:	4623      	mov	r3, r4
 8006528:	4602      	mov	r2, r0
 800652a:	4988      	ldr	r1, [pc, #544]	; (800674c <InicializarHora+0x26c>)
 800652c:	4888      	ldr	r0, [pc, #544]	; (8006750 <InicializarHora+0x270>)
 800652e:	f002 fa13 	bl	8008958 <sprintf>
		UB_LCD_4x20_String(0,1,Fecha);
 8006532:	4a87      	ldr	r2, [pc, #540]	; (8006750 <InicializarHora+0x270>)
 8006534:	2101      	movs	r1, #1
 8006536:	2000      	movs	r0, #0
 8006538:	f000 fbe3 	bl	8006d02 <UB_LCD_4x20_String>
		DataTime.date= flecha;
 800653c:	4b7e      	ldr	r3, [pc, #504]	; (8006738 <InicializarHora+0x258>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	b2da      	uxtb	r2, r3
 8006542:	4b81      	ldr	r3, [pc, #516]	; (8006748 <InicializarHora+0x268>)
 8006544:	71da      	strb	r2, [r3, #7]
		if(flecha>=32)
 8006546:	4b7c      	ldr	r3, [pc, #496]	; (8006738 <InicializarHora+0x258>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	2b1f      	cmp	r3, #31
 800654c:	dd03      	ble.n	8006556 <InicializarHora+0x76>
			flecha=1;
 800654e:	4b7a      	ldr	r3, [pc, #488]	; (8006738 <InicializarHora+0x258>)
 8006550:	2201      	movs	r2, #1
 8006552:	601a      	str	r2, [r3, #0]
 8006554:	e006      	b.n	8006564 <InicializarHora+0x84>
		else if(flecha<=0)
 8006556:	4b78      	ldr	r3, [pc, #480]	; (8006738 <InicializarHora+0x258>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	2b00      	cmp	r3, #0
 800655c:	dc02      	bgt.n	8006564 <InicializarHora+0x84>
			flecha=31;
 800655e:	4b76      	ldr	r3, [pc, #472]	; (8006738 <InicializarHora+0x258>)
 8006560:	221f      	movs	r2, #31
 8006562:	601a      	str	r2, [r3, #0]
	while(enter!=1)
 8006564:	4b75      	ldr	r3, [pc, #468]	; (800673c <InicializarHora+0x25c>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	2b01      	cmp	r3, #1
 800656a:	d1cb      	bne.n	8006504 <InicializarHora+0x24>
	}
	flecha=0;
 800656c:	4b72      	ldr	r3, [pc, #456]	; (8006738 <InicializarHora+0x258>)
 800656e:	2200      	movs	r2, #0
 8006570:	601a      	str	r2, [r3, #0]
	enter=0;
 8006572:	4b72      	ldr	r3, [pc, #456]	; (800673c <InicializarHora+0x25c>)
 8006574:	2200      	movs	r2, #0
 8006576:	601a      	str	r2, [r3, #0]

	while(enter!=1)
 8006578:	e02f      	b.n	80065da <InicializarHora+0xfa>
	{
		sprintf(Fecha,"%02d/%02d/%02d %02d:%02d",DataTime.date,DataTime.month,DataTime.year,DataTime.hours,DataTime.minutes);
 800657a:	4b73      	ldr	r3, [pc, #460]	; (8006748 <InicializarHora+0x268>)
 800657c:	79db      	ldrb	r3, [r3, #7]
 800657e:	4618      	mov	r0, r3
 8006580:	4b71      	ldr	r3, [pc, #452]	; (8006748 <InicializarHora+0x268>)
 8006582:	7a1b      	ldrb	r3, [r3, #8]
 8006584:	461c      	mov	r4, r3
 8006586:	4b70      	ldr	r3, [pc, #448]	; (8006748 <InicializarHora+0x268>)
 8006588:	7a5b      	ldrb	r3, [r3, #9]
 800658a:	461a      	mov	r2, r3
 800658c:	4b6e      	ldr	r3, [pc, #440]	; (8006748 <InicializarHora+0x268>)
 800658e:	795b      	ldrb	r3, [r3, #5]
 8006590:	4619      	mov	r1, r3
 8006592:	4b6d      	ldr	r3, [pc, #436]	; (8006748 <InicializarHora+0x268>)
 8006594:	791b      	ldrb	r3, [r3, #4]
 8006596:	9302      	str	r3, [sp, #8]
 8006598:	9101      	str	r1, [sp, #4]
 800659a:	9200      	str	r2, [sp, #0]
 800659c:	4623      	mov	r3, r4
 800659e:	4602      	mov	r2, r0
 80065a0:	496a      	ldr	r1, [pc, #424]	; (800674c <InicializarHora+0x26c>)
 80065a2:	486b      	ldr	r0, [pc, #428]	; (8006750 <InicializarHora+0x270>)
 80065a4:	f002 f9d8 	bl	8008958 <sprintf>
		UB_LCD_4x20_String(0,1,Fecha);
 80065a8:	4a69      	ldr	r2, [pc, #420]	; (8006750 <InicializarHora+0x270>)
 80065aa:	2101      	movs	r1, #1
 80065ac:	2000      	movs	r0, #0
 80065ae:	f000 fba8 	bl	8006d02 <UB_LCD_4x20_String>
		DataTime.month= flecha;
 80065b2:	4b61      	ldr	r3, [pc, #388]	; (8006738 <InicializarHora+0x258>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	b2da      	uxtb	r2, r3
 80065b8:	4b63      	ldr	r3, [pc, #396]	; (8006748 <InicializarHora+0x268>)
 80065ba:	721a      	strb	r2, [r3, #8]
		if(flecha>=13)
 80065bc:	4b5e      	ldr	r3, [pc, #376]	; (8006738 <InicializarHora+0x258>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	2b0c      	cmp	r3, #12
 80065c2:	dd03      	ble.n	80065cc <InicializarHora+0xec>
			flecha=1;
 80065c4:	4b5c      	ldr	r3, [pc, #368]	; (8006738 <InicializarHora+0x258>)
 80065c6:	2201      	movs	r2, #1
 80065c8:	601a      	str	r2, [r3, #0]
 80065ca:	e006      	b.n	80065da <InicializarHora+0xfa>
		else if(flecha<=0)
 80065cc:	4b5a      	ldr	r3, [pc, #360]	; (8006738 <InicializarHora+0x258>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	dc02      	bgt.n	80065da <InicializarHora+0xfa>
			flecha=12;
 80065d4:	4b58      	ldr	r3, [pc, #352]	; (8006738 <InicializarHora+0x258>)
 80065d6:	220c      	movs	r2, #12
 80065d8:	601a      	str	r2, [r3, #0]
	while(enter!=1)
 80065da:	4b58      	ldr	r3, [pc, #352]	; (800673c <InicializarHora+0x25c>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	2b01      	cmp	r3, #1
 80065e0:	d1cb      	bne.n	800657a <InicializarHora+0x9a>
	}
	flecha=0;
 80065e2:	4b55      	ldr	r3, [pc, #340]	; (8006738 <InicializarHora+0x258>)
 80065e4:	2200      	movs	r2, #0
 80065e6:	601a      	str	r2, [r3, #0]
	enter=0;
 80065e8:	4b54      	ldr	r3, [pc, #336]	; (800673c <InicializarHora+0x25c>)
 80065ea:	2200      	movs	r2, #0
 80065ec:	601a      	str	r2, [r3, #0]

	while(enter!=1)
 80065ee:	e020      	b.n	8006632 <InicializarHora+0x152>
	{
		sprintf(Fecha,"%02d/%02d/%02d %02d:%02d",DataTime.date,DataTime.month,DataTime.year,DataTime.hours,DataTime.minutes);
 80065f0:	4b55      	ldr	r3, [pc, #340]	; (8006748 <InicializarHora+0x268>)
 80065f2:	79db      	ldrb	r3, [r3, #7]
 80065f4:	4618      	mov	r0, r3
 80065f6:	4b54      	ldr	r3, [pc, #336]	; (8006748 <InicializarHora+0x268>)
 80065f8:	7a1b      	ldrb	r3, [r3, #8]
 80065fa:	461c      	mov	r4, r3
 80065fc:	4b52      	ldr	r3, [pc, #328]	; (8006748 <InicializarHora+0x268>)
 80065fe:	7a5b      	ldrb	r3, [r3, #9]
 8006600:	461a      	mov	r2, r3
 8006602:	4b51      	ldr	r3, [pc, #324]	; (8006748 <InicializarHora+0x268>)
 8006604:	795b      	ldrb	r3, [r3, #5]
 8006606:	4619      	mov	r1, r3
 8006608:	4b4f      	ldr	r3, [pc, #316]	; (8006748 <InicializarHora+0x268>)
 800660a:	791b      	ldrb	r3, [r3, #4]
 800660c:	9302      	str	r3, [sp, #8]
 800660e:	9101      	str	r1, [sp, #4]
 8006610:	9200      	str	r2, [sp, #0]
 8006612:	4623      	mov	r3, r4
 8006614:	4602      	mov	r2, r0
 8006616:	494d      	ldr	r1, [pc, #308]	; (800674c <InicializarHora+0x26c>)
 8006618:	484d      	ldr	r0, [pc, #308]	; (8006750 <InicializarHora+0x270>)
 800661a:	f002 f99d 	bl	8008958 <sprintf>
		UB_LCD_4x20_String(0,1,Fecha);
 800661e:	4a4c      	ldr	r2, [pc, #304]	; (8006750 <InicializarHora+0x270>)
 8006620:	2101      	movs	r1, #1
 8006622:	2000      	movs	r0, #0
 8006624:	f000 fb6d 	bl	8006d02 <UB_LCD_4x20_String>
		DataTime.year= flecha;
 8006628:	4b43      	ldr	r3, [pc, #268]	; (8006738 <InicializarHora+0x258>)
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	b2da      	uxtb	r2, r3
 800662e:	4b46      	ldr	r3, [pc, #280]	; (8006748 <InicializarHora+0x268>)
 8006630:	725a      	strb	r2, [r3, #9]
	while(enter!=1)
 8006632:	4b42      	ldr	r3, [pc, #264]	; (800673c <InicializarHora+0x25c>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	2b01      	cmp	r3, #1
 8006638:	d1da      	bne.n	80065f0 <InicializarHora+0x110>
	}
	flecha=0;
 800663a:	4b3f      	ldr	r3, [pc, #252]	; (8006738 <InicializarHora+0x258>)
 800663c:	2200      	movs	r2, #0
 800663e:	601a      	str	r2, [r3, #0]
	enter=0;
 8006640:	4b3e      	ldr	r3, [pc, #248]	; (800673c <InicializarHora+0x25c>)
 8006642:	2200      	movs	r2, #0
 8006644:	601a      	str	r2, [r3, #0]

	while(enter!=1)
 8006646:	e02f      	b.n	80066a8 <InicializarHora+0x1c8>
	{
		sprintf(Fecha,"%02d/%02d/%02d %02d:%02d",DataTime.date,DataTime.month,DataTime.year,DataTime.hours,DataTime.minutes);
 8006648:	4b3f      	ldr	r3, [pc, #252]	; (8006748 <InicializarHora+0x268>)
 800664a:	79db      	ldrb	r3, [r3, #7]
 800664c:	4618      	mov	r0, r3
 800664e:	4b3e      	ldr	r3, [pc, #248]	; (8006748 <InicializarHora+0x268>)
 8006650:	7a1b      	ldrb	r3, [r3, #8]
 8006652:	461c      	mov	r4, r3
 8006654:	4b3c      	ldr	r3, [pc, #240]	; (8006748 <InicializarHora+0x268>)
 8006656:	7a5b      	ldrb	r3, [r3, #9]
 8006658:	461a      	mov	r2, r3
 800665a:	4b3b      	ldr	r3, [pc, #236]	; (8006748 <InicializarHora+0x268>)
 800665c:	795b      	ldrb	r3, [r3, #5]
 800665e:	4619      	mov	r1, r3
 8006660:	4b39      	ldr	r3, [pc, #228]	; (8006748 <InicializarHora+0x268>)
 8006662:	791b      	ldrb	r3, [r3, #4]
 8006664:	9302      	str	r3, [sp, #8]
 8006666:	9101      	str	r1, [sp, #4]
 8006668:	9200      	str	r2, [sp, #0]
 800666a:	4623      	mov	r3, r4
 800666c:	4602      	mov	r2, r0
 800666e:	4937      	ldr	r1, [pc, #220]	; (800674c <InicializarHora+0x26c>)
 8006670:	4837      	ldr	r0, [pc, #220]	; (8006750 <InicializarHora+0x270>)
 8006672:	f002 f971 	bl	8008958 <sprintf>
		UB_LCD_4x20_String(0,1,Fecha);
 8006676:	4a36      	ldr	r2, [pc, #216]	; (8006750 <InicializarHora+0x270>)
 8006678:	2101      	movs	r1, #1
 800667a:	2000      	movs	r0, #0
 800667c:	f000 fb41 	bl	8006d02 <UB_LCD_4x20_String>
		DataTime.hours= flecha;
 8006680:	4b2d      	ldr	r3, [pc, #180]	; (8006738 <InicializarHora+0x258>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	b2da      	uxtb	r2, r3
 8006686:	4b30      	ldr	r3, [pc, #192]	; (8006748 <InicializarHora+0x268>)
 8006688:	715a      	strb	r2, [r3, #5]
		if(flecha>=24)
 800668a:	4b2b      	ldr	r3, [pc, #172]	; (8006738 <InicializarHora+0x258>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	2b17      	cmp	r3, #23
 8006690:	dd03      	ble.n	800669a <InicializarHora+0x1ba>
			flecha=0;
 8006692:	4b29      	ldr	r3, [pc, #164]	; (8006738 <InicializarHora+0x258>)
 8006694:	2200      	movs	r2, #0
 8006696:	601a      	str	r2, [r3, #0]
 8006698:	e006      	b.n	80066a8 <InicializarHora+0x1c8>
		else if(flecha<=-1)
 800669a:	4b27      	ldr	r3, [pc, #156]	; (8006738 <InicializarHora+0x258>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	da02      	bge.n	80066a8 <InicializarHora+0x1c8>
			flecha=23;
 80066a2:	4b25      	ldr	r3, [pc, #148]	; (8006738 <InicializarHora+0x258>)
 80066a4:	2217      	movs	r2, #23
 80066a6:	601a      	str	r2, [r3, #0]
	while(enter!=1)
 80066a8:	4b24      	ldr	r3, [pc, #144]	; (800673c <InicializarHora+0x25c>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d1cb      	bne.n	8006648 <InicializarHora+0x168>
	}
	flecha=0;
 80066b0:	4b21      	ldr	r3, [pc, #132]	; (8006738 <InicializarHora+0x258>)
 80066b2:	2200      	movs	r2, #0
 80066b4:	601a      	str	r2, [r3, #0]
	enter=0;
 80066b6:	4b21      	ldr	r3, [pc, #132]	; (800673c <InicializarHora+0x25c>)
 80066b8:	2200      	movs	r2, #0
 80066ba:	601a      	str	r2, [r3, #0]

	while(enter!=1)
 80066bc:	e02f      	b.n	800671e <InicializarHora+0x23e>
	{
		sprintf(Fecha,"%02d/%02d/%02d %02d:%02d",DataTime.date,DataTime.month,DataTime.year,DataTime.hours,DataTime.minutes);
 80066be:	4b22      	ldr	r3, [pc, #136]	; (8006748 <InicializarHora+0x268>)
 80066c0:	79db      	ldrb	r3, [r3, #7]
 80066c2:	4618      	mov	r0, r3
 80066c4:	4b20      	ldr	r3, [pc, #128]	; (8006748 <InicializarHora+0x268>)
 80066c6:	7a1b      	ldrb	r3, [r3, #8]
 80066c8:	461c      	mov	r4, r3
 80066ca:	4b1f      	ldr	r3, [pc, #124]	; (8006748 <InicializarHora+0x268>)
 80066cc:	7a5b      	ldrb	r3, [r3, #9]
 80066ce:	461a      	mov	r2, r3
 80066d0:	4b1d      	ldr	r3, [pc, #116]	; (8006748 <InicializarHora+0x268>)
 80066d2:	795b      	ldrb	r3, [r3, #5]
 80066d4:	4619      	mov	r1, r3
 80066d6:	4b1c      	ldr	r3, [pc, #112]	; (8006748 <InicializarHora+0x268>)
 80066d8:	791b      	ldrb	r3, [r3, #4]
 80066da:	9302      	str	r3, [sp, #8]
 80066dc:	9101      	str	r1, [sp, #4]
 80066de:	9200      	str	r2, [sp, #0]
 80066e0:	4623      	mov	r3, r4
 80066e2:	4602      	mov	r2, r0
 80066e4:	4919      	ldr	r1, [pc, #100]	; (800674c <InicializarHora+0x26c>)
 80066e6:	481a      	ldr	r0, [pc, #104]	; (8006750 <InicializarHora+0x270>)
 80066e8:	f002 f936 	bl	8008958 <sprintf>
		UB_LCD_4x20_String(0,1,Fecha);
 80066ec:	4a18      	ldr	r2, [pc, #96]	; (8006750 <InicializarHora+0x270>)
 80066ee:	2101      	movs	r1, #1
 80066f0:	2000      	movs	r0, #0
 80066f2:	f000 fb06 	bl	8006d02 <UB_LCD_4x20_String>
		DataTime.minutes = flecha;
 80066f6:	4b10      	ldr	r3, [pc, #64]	; (8006738 <InicializarHora+0x258>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	b2da      	uxtb	r2, r3
 80066fc:	4b12      	ldr	r3, [pc, #72]	; (8006748 <InicializarHora+0x268>)
 80066fe:	711a      	strb	r2, [r3, #4]
		if(flecha>=60)
 8006700:	4b0d      	ldr	r3, [pc, #52]	; (8006738 <InicializarHora+0x258>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	2b3b      	cmp	r3, #59	; 0x3b
 8006706:	dd03      	ble.n	8006710 <InicializarHora+0x230>
			flecha=0;
 8006708:	4b0b      	ldr	r3, [pc, #44]	; (8006738 <InicializarHora+0x258>)
 800670a:	2200      	movs	r2, #0
 800670c:	601a      	str	r2, [r3, #0]
 800670e:	e006      	b.n	800671e <InicializarHora+0x23e>
		else if(flecha<=-1)
 8006710:	4b09      	ldr	r3, [pc, #36]	; (8006738 <InicializarHora+0x258>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	2b00      	cmp	r3, #0
 8006716:	da02      	bge.n	800671e <InicializarHora+0x23e>
			flecha=59;
 8006718:	4b07      	ldr	r3, [pc, #28]	; (8006738 <InicializarHora+0x258>)
 800671a:	223b      	movs	r2, #59	; 0x3b
 800671c:	601a      	str	r2, [r3, #0]
	while(enter!=1)
 800671e:	4b07      	ldr	r3, [pc, #28]	; (800673c <InicializarHora+0x25c>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	2b01      	cmp	r3, #1
 8006724:	d1cb      	bne.n	80066be <InicializarHora+0x1de>
	}
	flecha=0;
 8006726:	4b04      	ldr	r3, [pc, #16]	; (8006738 <InicializarHora+0x258>)
 8006728:	2200      	movs	r2, #0
 800672a:	601a      	str	r2, [r3, #0]
	enter=0;
 800672c:	4b03      	ldr	r3, [pc, #12]	; (800673c <InicializarHora+0x25c>)
 800672e:	2200      	movs	r2, #0
 8006730:	601a      	str	r2, [r3, #0]

	UB_LCD_4x20_Clear();
 8006732:	f000 fadb 	bl	8006cec <UB_LCD_4x20_Clear>
	while(enter!=1)
 8006736:	e037      	b.n	80067a8 <InicializarHora+0x2c8>
 8006738:	20000784 	.word	0x20000784
 800673c:	20000788 	.word	0x20000788
 8006740:	2000078c 	.word	0x2000078c
 8006744:	0800b984 	.word	0x0800b984
 8006748:	20000d68 	.word	0x20000d68
 800674c:	0800b994 	.word	0x0800b994
 8006750:	20000d7c 	.word	0x20000d7c
	{
		sprintf(Fecha,"%d",DataTime.day);
 8006754:	4b1d      	ldr	r3, [pc, #116]	; (80067cc <InicializarHora+0x2ec>)
 8006756:	799b      	ldrb	r3, [r3, #6]
 8006758:	461a      	mov	r2, r3
 800675a:	491d      	ldr	r1, [pc, #116]	; (80067d0 <InicializarHora+0x2f0>)
 800675c:	481d      	ldr	r0, [pc, #116]	; (80067d4 <InicializarHora+0x2f4>)
 800675e:	f002 f8fb 	bl	8008958 <sprintf>
		UB_LCD_4x20_String(0,0,"Ingrese dia de la");
 8006762:	4a1d      	ldr	r2, [pc, #116]	; (80067d8 <InicializarHora+0x2f8>)
 8006764:	2100      	movs	r1, #0
 8006766:	2000      	movs	r0, #0
 8006768:	f000 facb 	bl	8006d02 <UB_LCD_4x20_String>
		UB_LCD_4x20_String(0,1,"semana entre 1 y 7");
 800676c:	4a1b      	ldr	r2, [pc, #108]	; (80067dc <InicializarHora+0x2fc>)
 800676e:	2101      	movs	r1, #1
 8006770:	2000      	movs	r0, #0
 8006772:	f000 fac6 	bl	8006d02 <UB_LCD_4x20_String>
		UB_LCD_4x20_String(0,2,Fecha);
 8006776:	4a17      	ldr	r2, [pc, #92]	; (80067d4 <InicializarHora+0x2f4>)
 8006778:	2102      	movs	r1, #2
 800677a:	2000      	movs	r0, #0
 800677c:	f000 fac1 	bl	8006d02 <UB_LCD_4x20_String>
		DataTime.day= flecha;
 8006780:	4b17      	ldr	r3, [pc, #92]	; (80067e0 <InicializarHora+0x300>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	b2da      	uxtb	r2, r3
 8006786:	4b11      	ldr	r3, [pc, #68]	; (80067cc <InicializarHora+0x2ec>)
 8006788:	719a      	strb	r2, [r3, #6]

		if(flecha>=8)
 800678a:	4b15      	ldr	r3, [pc, #84]	; (80067e0 <InicializarHora+0x300>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	2b07      	cmp	r3, #7
 8006790:	dd03      	ble.n	800679a <InicializarHora+0x2ba>
			flecha=1;
 8006792:	4b13      	ldr	r3, [pc, #76]	; (80067e0 <InicializarHora+0x300>)
 8006794:	2201      	movs	r2, #1
 8006796:	601a      	str	r2, [r3, #0]
 8006798:	e006      	b.n	80067a8 <InicializarHora+0x2c8>
		else if(flecha<=0)
 800679a:	4b11      	ldr	r3, [pc, #68]	; (80067e0 <InicializarHora+0x300>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	dc02      	bgt.n	80067a8 <InicializarHora+0x2c8>
			flecha=7;
 80067a2:	4b0f      	ldr	r3, [pc, #60]	; (80067e0 <InicializarHora+0x300>)
 80067a4:	2207      	movs	r2, #7
 80067a6:	601a      	str	r2, [r3, #0]
	while(enter!=1)
 80067a8:	4b0e      	ldr	r3, [pc, #56]	; (80067e4 <InicializarHora+0x304>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d1d1      	bne.n	8006754 <InicializarHora+0x274>
	}
	flecha=0;
 80067b0:	4b0b      	ldr	r3, [pc, #44]	; (80067e0 <InicializarHora+0x300>)
 80067b2:	2200      	movs	r2, #0
 80067b4:	601a      	str	r2, [r3, #0]
	enter=0;
 80067b6:	4b0b      	ldr	r3, [pc, #44]	; (80067e4 <InicializarHora+0x304>)
 80067b8:	2200      	movs	r2, #0
 80067ba:	601a      	str	r2, [r3, #0]
	TM_RTC_SetDateTime(&DataTime,TM_RTC_Format_BIN);
 80067bc:	2100      	movs	r1, #0
 80067be:	4803      	ldr	r0, [pc, #12]	; (80067cc <InicializarHora+0x2ec>)
 80067c0:	f001 fd34 	bl	800822c <TM_RTC_SetDateTime>
}
 80067c4:	bf00      	nop
 80067c6:	3704      	adds	r7, #4
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd90      	pop	{r4, r7, pc}
 80067cc:	20000d68 	.word	0x20000d68
 80067d0:	0800b9b0 	.word	0x0800b9b0
 80067d4:	20000d7c 	.word	0x20000d7c
 80067d8:	0800b9b4 	.word	0x0800b9b4
 80067dc:	0800b9c8 	.word	0x0800b9c8
 80067e0:	20000784 	.word	0x20000784
 80067e4:	20000788 	.word	0x20000788

080067e8 <escribirSD>:

void escribirSD(void)
{
 80067e8:	b590      	push	{r4, r7, lr}
 80067ea:	b083      	sub	sp, #12
 80067ec:	af02      	add	r7, sp, #8
	TM_RTC_GetDateTime(&DataTime,TM_RTC_Format_BIN);
 80067ee:	2100      	movs	r1, #0
 80067f0:	483d      	ldr	r0, [pc, #244]	; (80068e8 <escribirSD+0x100>)
 80067f2:	f001 fe5d 	bl	80084b0 <TM_RTC_GetDateTime>
	sprintf(FechaSD,"Dia: %02d:%02d:%02d \n",DataTime.date,DataTime.month,DataTime.year);
 80067f6:	4b3c      	ldr	r3, [pc, #240]	; (80068e8 <escribirSD+0x100>)
 80067f8:	79db      	ldrb	r3, [r3, #7]
 80067fa:	461a      	mov	r2, r3
 80067fc:	4b3a      	ldr	r3, [pc, #232]	; (80068e8 <escribirSD+0x100>)
 80067fe:	7a1b      	ldrb	r3, [r3, #8]
 8006800:	4619      	mov	r1, r3
 8006802:	4b39      	ldr	r3, [pc, #228]	; (80068e8 <escribirSD+0x100>)
 8006804:	7a5b      	ldrb	r3, [r3, #9]
 8006806:	9300      	str	r3, [sp, #0]
 8006808:	460b      	mov	r3, r1
 800680a:	4938      	ldr	r1, [pc, #224]	; (80068ec <escribirSD+0x104>)
 800680c:	4838      	ldr	r0, [pc, #224]	; (80068f0 <escribirSD+0x108>)
 800680e:	f002 f8a3 	bl	8008958 <sprintf>
	sprintf(HorarioSD,"Hora: %02d:%02d\n",DataTime.hours,DataTime.minutes);
 8006812:	4b35      	ldr	r3, [pc, #212]	; (80068e8 <escribirSD+0x100>)
 8006814:	795b      	ldrb	r3, [r3, #5]
 8006816:	461a      	mov	r2, r3
 8006818:	4b33      	ldr	r3, [pc, #204]	; (80068e8 <escribirSD+0x100>)
 800681a:	791b      	ldrb	r3, [r3, #4]
 800681c:	4935      	ldr	r1, [pc, #212]	; (80068f4 <escribirSD+0x10c>)
 800681e:	4836      	ldr	r0, [pc, #216]	; (80068f8 <escribirSD+0x110>)
 8006820:	f002 f89a 	bl	8008958 <sprintf>
	sprintf(TemperaturaSD,"Temperatura:%2.2f C\n",Temperature);
 8006824:	4b35      	ldr	r3, [pc, #212]	; (80068fc <escribirSD+0x114>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4618      	mov	r0, r3
 800682a:	f7f9 fe8d 	bl	8000548 <__aeabi_f2d>
 800682e:	4603      	mov	r3, r0
 8006830:	460c      	mov	r4, r1
 8006832:	461a      	mov	r2, r3
 8006834:	4623      	mov	r3, r4
 8006836:	4932      	ldr	r1, [pc, #200]	; (8006900 <escribirSD+0x118>)
 8006838:	4832      	ldr	r0, [pc, #200]	; (8006904 <escribirSD+0x11c>)
 800683a:	f002 f88d 	bl	8008958 <sprintf>
	sprintf(HumedadAireSD,"HumedadA:%2.2f %%g/m3\n",Humidity);
 800683e:	4b32      	ldr	r3, [pc, #200]	; (8006908 <escribirSD+0x120>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4618      	mov	r0, r3
 8006844:	f7f9 fe80 	bl	8000548 <__aeabi_f2d>
 8006848:	4603      	mov	r3, r0
 800684a:	460c      	mov	r4, r1
 800684c:	461a      	mov	r2, r3
 800684e:	4623      	mov	r3, r4
 8006850:	492e      	ldr	r1, [pc, #184]	; (800690c <escribirSD+0x124>)
 8006852:	482f      	ldr	r0, [pc, #188]	; (8006910 <escribirSD+0x128>)
 8006854:	f002 f880 	bl	8008958 <sprintf>
	sprintf(HumedadTierraSD,"HumedadT:%02d %%\n",humedadTierra);
 8006858:	4b2e      	ldr	r3, [pc, #184]	; (8006914 <escribirSD+0x12c>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	461a      	mov	r2, r3
 800685e:	492e      	ldr	r1, [pc, #184]	; (8006918 <escribirSD+0x130>)
 8006860:	482e      	ldr	r0, [pc, #184]	; (800691c <escribirSD+0x134>)
 8006862:	f002 f879 	bl	8008958 <sprintf>

	// Comprueba si la SD esta insertada
	if(UB_Fatfs_CheckMedia(MMC_0)==FATFS_OK)
 8006866:	2000      	movs	r0, #0
 8006868:	f000 f920 	bl	8006aac <UB_Fatfs_CheckMedia>
 800686c:	4603      	mov	r3, r0
 800686e:	2b00      	cmp	r3, #0
 8006870:	d136      	bne.n	80068e0 <escribirSD+0xf8>
	{
		// Media mounten
		if(UB_Fatfs_Mount(MMC_0)==FATFS_OK)
 8006872:	2000      	movs	r0, #0
 8006874:	f000 f938 	bl	8006ae8 <UB_Fatfs_Mount>
 8006878:	4603      	mov	r3, r0
 800687a:	2b00      	cmp	r3, #0
 800687c:	d126      	bne.n	80068cc <escribirSD+0xe4>
		{
			//Crea nuevo archivo para escribir
			if(UB_Fatfs_OpenFile(&Datos,"0:/Datos.txt", F_WR_NEW)==FATFS_OK)
 800687e:	2202      	movs	r2, #2
 8006880:	4927      	ldr	r1, [pc, #156]	; (8006920 <escribirSD+0x138>)
 8006882:	4828      	ldr	r0, [pc, #160]	; (8006924 <escribirSD+0x13c>)
 8006884:	f000 f98c 	bl	8006ba0 <UB_Fatfs_OpenFile>
 8006888:	4603      	mov	r3, r0
 800688a:	2b00      	cmp	r3, #0
 800688c:	d11a      	bne.n	80068c4 <escribirSD+0xdc>
			{
				// Escribe en el archivo
				UB_Fatfs_WriteString(&Datos,FechaSD);
 800688e:	4918      	ldr	r1, [pc, #96]	; (80068f0 <escribirSD+0x108>)
 8006890:	4824      	ldr	r0, [pc, #144]	; (8006924 <escribirSD+0x13c>)
 8006892:	f000 f9f2 	bl	8006c7a <UB_Fatfs_WriteString>
				UB_Fatfs_WriteString(&Datos,HorarioSD);
 8006896:	4918      	ldr	r1, [pc, #96]	; (80068f8 <escribirSD+0x110>)
 8006898:	4822      	ldr	r0, [pc, #136]	; (8006924 <escribirSD+0x13c>)
 800689a:	f000 f9ee 	bl	8006c7a <UB_Fatfs_WriteString>
				UB_Fatfs_WriteString(&Datos,TemperaturaSD);
 800689e:	4919      	ldr	r1, [pc, #100]	; (8006904 <escribirSD+0x11c>)
 80068a0:	4820      	ldr	r0, [pc, #128]	; (8006924 <escribirSD+0x13c>)
 80068a2:	f000 f9ea 	bl	8006c7a <UB_Fatfs_WriteString>
				UB_Fatfs_WriteString(&Datos,HumedadAireSD);
 80068a6:	491a      	ldr	r1, [pc, #104]	; (8006910 <escribirSD+0x128>)
 80068a8:	481e      	ldr	r0, [pc, #120]	; (8006924 <escribirSD+0x13c>)
 80068aa:	f000 f9e6 	bl	8006c7a <UB_Fatfs_WriteString>
				UB_Fatfs_WriteString(&Datos,HumedadTierraSD);
 80068ae:	491b      	ldr	r1, [pc, #108]	; (800691c <escribirSD+0x134>)
 80068b0:	481c      	ldr	r0, [pc, #112]	; (8006924 <escribirSD+0x13c>)
 80068b2:	f000 f9e2 	bl	8006c7a <UB_Fatfs_WriteString>
				UB_Fatfs_WriteString(&Datos,"\n");
 80068b6:	491c      	ldr	r1, [pc, #112]	; (8006928 <escribirSD+0x140>)
 80068b8:	481a      	ldr	r0, [pc, #104]	; (8006924 <escribirSD+0x13c>)
 80068ba:	f000 f9de 	bl	8006c7a <UB_Fatfs_WriteString>

				// Cierra el archivo
				UB_Fatfs_CloseFile(&Datos);
 80068be:	4819      	ldr	r0, [pc, #100]	; (8006924 <escribirSD+0x13c>)
 80068c0:	f000 f9c1 	bl	8006c46 <UB_Fatfs_CloseFile>
			}
			// Media unmounten
			UB_Fatfs_UnMount(MMC_0);
 80068c4:	2000      	movs	r0, #0
 80068c6:	f000 f949 	bl	8006b5c <UB_Fatfs_UnMount>
		{
			UB_LCD_4x20_String(0,0,"NO SE ENCUENTRA");
			UB_LCD_4x20_String(0,1,"TARJETA");
		}
	}
}
 80068ca:	e009      	b.n	80068e0 <escribirSD+0xf8>
			UB_LCD_4x20_String(0,0,"NO SE ENCUENTRA");
 80068cc:	4a17      	ldr	r2, [pc, #92]	; (800692c <escribirSD+0x144>)
 80068ce:	2100      	movs	r1, #0
 80068d0:	2000      	movs	r0, #0
 80068d2:	f000 fa16 	bl	8006d02 <UB_LCD_4x20_String>
			UB_LCD_4x20_String(0,1,"TARJETA");
 80068d6:	4a16      	ldr	r2, [pc, #88]	; (8006930 <escribirSD+0x148>)
 80068d8:	2101      	movs	r1, #1
 80068da:	2000      	movs	r0, #0
 80068dc:	f000 fa11 	bl	8006d02 <UB_LCD_4x20_String>
}
 80068e0:	bf00      	nop
 80068e2:	3704      	adds	r7, #4
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd90      	pop	{r4, r7, pc}
 80068e8:	20000d68 	.word	0x20000d68
 80068ec:	0800b9dc 	.word	0x0800b9dc
 80068f0:	20000a84 	.word	0x20000a84
 80068f4:	0800b9f4 	.word	0x0800b9f4
 80068f8:	20000a50 	.word	0x20000a50
 80068fc:	200007b0 	.word	0x200007b0
 8006900:	0800ba08 	.word	0x0800ba08
 8006904:	20000aac 	.word	0x20000aac
 8006908:	200007b4 	.word	0x200007b4
 800690c:	0800ba20 	.word	0x0800ba20
 8006910:	20000acc 	.word	0x20000acc
 8006914:	20000790 	.word	0x20000790
 8006918:	0800ba38 	.word	0x0800ba38
 800691c:	20000a64 	.word	0x20000a64
 8006920:	0800ba4c 	.word	0x0800ba4c
 8006924:	20000aec 	.word	0x20000aec
 8006928:	0800ba5c 	.word	0x0800ba5c
 800692c:	0800ba60 	.word	0x0800ba60
 8006930:	0800ba70 	.word	0x0800ba70

08006934 <TM_RTC_RequestHandler>:

void TM_RTC_RequestHandler()
{
 8006934:	b580      	push	{r7, lr}
 8006936:	af00      	add	r7, sp, #0
	/* If user needs this function, then they should be defined separatelly in your project */
	if(DataTime.hours==HoraAlarmaInicio && DataTime.minutes==MinutosAlarmaInicio)
 8006938:	4b13      	ldr	r3, [pc, #76]	; (8006988 <TM_RTC_RequestHandler+0x54>)
 800693a:	795b      	ldrb	r3, [r3, #5]
 800693c:	461a      	mov	r2, r3
 800693e:	4b13      	ldr	r3, [pc, #76]	; (800698c <TM_RTC_RequestHandler+0x58>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	429a      	cmp	r2, r3
 8006944:	d10b      	bne.n	800695e <TM_RTC_RequestHandler+0x2a>
 8006946:	4b10      	ldr	r3, [pc, #64]	; (8006988 <TM_RTC_RequestHandler+0x54>)
 8006948:	791b      	ldrb	r3, [r3, #4]
 800694a:	461a      	mov	r2, r3
 800694c:	4b10      	ldr	r3, [pc, #64]	; (8006990 <TM_RTC_RequestHandler+0x5c>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	429a      	cmp	r2, r3
 8006952:	d104      	bne.n	800695e <TM_RTC_RequestHandler+0x2a>
	{
		GPIO_SetBits(GPIOE,GPIO_Pin_7);
 8006954:	2180      	movs	r1, #128	; 0x80
 8006956:	480f      	ldr	r0, [pc, #60]	; (8006994 <TM_RTC_RequestHandler+0x60>)
 8006958:	f7fa fec8 	bl	80016ec <GPIO_SetBits>
	}
	else if(DataTime.hours==HoraAlarmaFinal && DataTime.minutes==MinutosAlarmaFinal)
	{
		GPIO_ResetBits(GPIOE,GPIO_Pin_7);
	}
}
 800695c:	e011      	b.n	8006982 <TM_RTC_RequestHandler+0x4e>
	else if(DataTime.hours==HoraAlarmaFinal && DataTime.minutes==MinutosAlarmaFinal)
 800695e:	4b0a      	ldr	r3, [pc, #40]	; (8006988 <TM_RTC_RequestHandler+0x54>)
 8006960:	795b      	ldrb	r3, [r3, #5]
 8006962:	461a      	mov	r2, r3
 8006964:	4b0c      	ldr	r3, [pc, #48]	; (8006998 <TM_RTC_RequestHandler+0x64>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	429a      	cmp	r2, r3
 800696a:	d10a      	bne.n	8006982 <TM_RTC_RequestHandler+0x4e>
 800696c:	4b06      	ldr	r3, [pc, #24]	; (8006988 <TM_RTC_RequestHandler+0x54>)
 800696e:	791b      	ldrb	r3, [r3, #4]
 8006970:	461a      	mov	r2, r3
 8006972:	4b0a      	ldr	r3, [pc, #40]	; (800699c <TM_RTC_RequestHandler+0x68>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	429a      	cmp	r2, r3
 8006978:	d103      	bne.n	8006982 <TM_RTC_RequestHandler+0x4e>
		GPIO_ResetBits(GPIOE,GPIO_Pin_7);
 800697a:	2180      	movs	r1, #128	; 0x80
 800697c:	4805      	ldr	r0, [pc, #20]	; (8006994 <TM_RTC_RequestHandler+0x60>)
 800697e:	f7fa fec4 	bl	800170a <GPIO_ResetBits>
}
 8006982:	bf00      	nop
 8006984:	bd80      	pop	{r7, pc}
 8006986:	bf00      	nop
 8006988:	20000d68 	.word	0x20000d68
 800698c:	20000798 	.word	0x20000798
 8006990:	200007a0 	.word	0x200007a0
 8006994:	40021000 	.word	0x40021000
 8006998:	2000079c 	.word	0x2000079c
 800699c:	200007a4 	.word	0x200007a4

080069a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80069a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80069d8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80069a4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80069a6:	e003      	b.n	80069b0 <LoopCopyDataInit>

080069a8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80069a8:	4b0c      	ldr	r3, [pc, #48]	; (80069dc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80069aa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80069ac:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80069ae:	3104      	adds	r1, #4

080069b0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80069b0:	480b      	ldr	r0, [pc, #44]	; (80069e0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80069b2:	4b0c      	ldr	r3, [pc, #48]	; (80069e4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80069b4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80069b6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80069b8:	d3f6      	bcc.n	80069a8 <CopyDataInit>
  ldr  r2, =_sbss
 80069ba:	4a0b      	ldr	r2, [pc, #44]	; (80069e8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80069bc:	e002      	b.n	80069c4 <LoopFillZerobss>

080069be <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80069be:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80069c0:	f842 3b04 	str.w	r3, [r2], #4

080069c4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80069c4:	4b09      	ldr	r3, [pc, #36]	; (80069ec <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80069c6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80069c8:	d3f9      	bcc.n	80069be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80069ca:	f001 faed 	bl	8007fa8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80069ce:	f001 ff9f 	bl	8008910 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80069d2:	f7fe fdf1 	bl	80055b8 <main>
  bx  lr    
 80069d6:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80069d8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80069dc:	0800bd80 	.word	0x0800bd80
  ldr  r0, =_sdata
 80069e0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80069e4:	2000074c 	.word	0x2000074c
  ldr  r2, =_sbss
 80069e8:	2000074c 	.word	0x2000074c
  ldr  r3, = _ebss
 80069ec:	20000df4 	.word	0x20000df4

080069f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80069f0:	e7fe      	b.n	80069f0 <ADC_IRQHandler>

080069f2 <UB_ATADrive_Init>:
//--------------------------------------------------------------
// init der Hardware fuer die ATA-Funktionen
// muss vor der Benutzung einmal gemacht werden
//--------------------------------------------------------------
void UB_ATADrive_Init(void)
{
 80069f2:	b480      	push	{r7}
 80069f4:	af00      	add	r7, sp, #0

}
 80069f6:	bf00      	nop
 80069f8:	46bd      	mov	sp, r7
 80069fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fe:	4770      	bx	lr

08006a00 <ATA_disk_initialize>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int ATA_disk_initialize(void)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b083      	sub	sp, #12
 8006a04:	af00      	add	r7, sp, #0
  int ret_wert=-1;
 8006a06:	f04f 33ff 	mov.w	r3, #4294967295
 8006a0a:	607b      	str	r3, [r7, #4]

  return(ret_wert);
 8006a0c:	687b      	ldr	r3, [r7, #4]
}
 8006a0e:	4618      	mov	r0, r3
 8006a10:	370c      	adds	r7, #12
 8006a12:	46bd      	mov	sp, r7
 8006a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a18:	4770      	bx	lr

08006a1a <ATA_disk_status>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int ATA_disk_status(void)
{
 8006a1a:	b480      	push	{r7}
 8006a1c:	b083      	sub	sp, #12
 8006a1e:	af00      	add	r7, sp, #0
  int ret_wert=-1;
 8006a20:	f04f 33ff 	mov.w	r3, #4294967295
 8006a24:	607b      	str	r3, [r7, #4]

  return(ret_wert);
 8006a26:	687b      	ldr	r3, [r7, #4]
}
 8006a28:	4618      	mov	r0, r3
 8006a2a:	370c      	adds	r7, #12
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a32:	4770      	bx	lr

08006a34 <ATA_disk_read>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int ATA_disk_read(BYTE *buff, DWORD sector, BYTE count)
{
 8006a34:	b480      	push	{r7}
 8006a36:	b087      	sub	sp, #28
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	60f8      	str	r0, [r7, #12]
 8006a3c:	60b9      	str	r1, [r7, #8]
 8006a3e:	4613      	mov	r3, r2
 8006a40:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 8006a42:	f04f 33ff 	mov.w	r3, #4294967295
 8006a46:	617b      	str	r3, [r7, #20]

  return(ret_wert);
 8006a48:	697b      	ldr	r3, [r7, #20]
}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	371c      	adds	r7, #28
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr

08006a56 <ATA_disk_write>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int ATA_disk_write(const BYTE *buff, DWORD sector, BYTE count)
{
 8006a56:	b480      	push	{r7}
 8006a58:	b087      	sub	sp, #28
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	60f8      	str	r0, [r7, #12]
 8006a5e:	60b9      	str	r1, [r7, #8]
 8006a60:	4613      	mov	r3, r2
 8006a62:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 8006a64:	f04f 33ff 	mov.w	r3, #4294967295
 8006a68:	617b      	str	r3, [r7, #20]

  return(ret_wert);
 8006a6a:	697b      	ldr	r3, [r7, #20]
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	371c      	adds	r7, #28
 8006a70:	46bd      	mov	sp, r7
 8006a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a76:	4770      	bx	lr

08006a78 <ATA_disk_ioctl>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int ATA_disk_ioctl(BYTE cmd, void *buff)
{
 8006a78:	b480      	push	{r7}
 8006a7a:	b085      	sub	sp, #20
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	4603      	mov	r3, r0
 8006a80:	6039      	str	r1, [r7, #0]
 8006a82:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 8006a84:	f04f 33ff 	mov.w	r3, #4294967295
 8006a88:	60fb      	str	r3, [r7, #12]

  return(ret_wert);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	3714      	adds	r7, #20
 8006a90:	46bd      	mov	sp, r7
 8006a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a96:	4770      	bx	lr

08006a98 <UB_Fatfs_Init>:
//--------------------------------------------------------------
// Init-Funktion
// (init aller Systeme)
//--------------------------------------------------------------
void UB_Fatfs_Init(void)
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	af00      	add	r7, sp, #0
  // inicializo SDCard-Funktionen
  UB_SDCard_Init();
 8006a9c:	f000 fb56 	bl	800714c <UB_SDCard_Init>
  // inicializo USB-Funktionen
  UB_USBDisk_Init();
 8006aa0:	f001 f9fe 	bl	8007ea0 <UB_USBDisk_Init>
  // init der Hardware fuer die ATA-Funktionen
  UB_ATADrive_Init();
 8006aa4:	f7ff ffa5 	bl	80069f2 <UB_ATADrive_Init>
}
 8006aa8:	bf00      	nop
 8006aaa:	bd80      	pop	{r7, pc}

08006aac <UB_Fatfs_CheckMedia>:
// Return Wert :
//     FATFS_OK    => Medium eingelegt
//  FATFS_NO_MEDIA => kein Medium eingelegt
//--------------------------------------------------------------
FATFS_t UB_Fatfs_CheckMedia(MEDIA_t dev)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b084      	sub	sp, #16
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	71fb      	strb	r3, [r7, #7]
  FATFS_t ret_wert=FATFS_NO_MEDIA;
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	73fb      	strb	r3, [r7, #15]
  uint8_t check=SD_NOT_PRESENT;
 8006aba:	2300      	movs	r3, #0
 8006abc:	73bb      	strb	r3, [r7, #14]

  // Verifica si hay sd insertada
  if(dev==MMC_0) check=UB_SDCard_CheckMedia();
 8006abe:	79fb      	ldrb	r3, [r7, #7]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d103      	bne.n	8006acc <UB_Fatfs_CheckMedia+0x20>
 8006ac4:	f000 fb5a 	bl	800717c <UB_SDCard_CheckMedia>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	73bb      	strb	r3, [r7, #14]
  if(check==SD_PRESENT) {
 8006acc:	7bbb      	ldrb	r3, [r7, #14]
 8006ace:	2b01      	cmp	r3, #1
 8006ad0:	d102      	bne.n	8006ad8 <UB_Fatfs_CheckMedia+0x2c>
    ret_wert=FATFS_OK;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	73fb      	strb	r3, [r7, #15]
 8006ad6:	e001      	b.n	8006adc <UB_Fatfs_CheckMedia+0x30>
  }
  else {
    ret_wert=FATFS_NO_MEDIA;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	73fb      	strb	r3, [r7, #15]
  }

  return(ret_wert);
 8006adc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	3710      	adds	r7, #16
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bd80      	pop	{r7, pc}
	...

08006ae8 <UB_Fatfs_Mount>:
//     FATFS_OK       => no hay error
//  FATFS_MOUNT_ERR   => error
//  FATFS_GETFREE_ERR => error
//--------------------------------------------------------------
FATFS_t UB_Fatfs_Mount(MEDIA_t dev)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b086      	sub	sp, #24
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	4603      	mov	r3, r0
 8006af0:	71fb      	strb	r3, [r7, #7]
  FATFS_t ret_wert=FATFS_MOUNT_ERR;
 8006af2:	2302      	movs	r3, #2
 8006af4:	75fb      	strb	r3, [r7, #23]
  FRESULT check=FR_INVALID_PARAMETER;
 8006af6:	2313      	movs	r3, #19
 8006af8:	75bb      	strb	r3, [r7, #22]
  DWORD fre_clust;
  FATFS	*fs;

  if(dev==MMC_0) check=f_mount(&FileSystemObject, "", 0);
 8006afa:	79fb      	ldrb	r3, [r7, #7]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d106      	bne.n	8006b0e <UB_Fatfs_Mount+0x26>
 8006b00:	2200      	movs	r2, #0
 8006b02:	4913      	ldr	r1, [pc, #76]	; (8006b50 <UB_Fatfs_Mount+0x68>)
 8006b04:	4813      	ldr	r0, [pc, #76]	; (8006b54 <UB_Fatfs_Mount+0x6c>)
 8006b06:	f7fd fee9 	bl	80048dc <f_mount>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	75bb      	strb	r3, [r7, #22]
  if(check == FR_OK)
 8006b0e:	7dbb      	ldrb	r3, [r7, #22]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d115      	bne.n	8006b40 <UB_Fatfs_Mount+0x58>
  {
    if(dev==MMC_0) check=f_getfree("0:", &fre_clust, &fs);
 8006b14:	79fb      	ldrb	r3, [r7, #7]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d109      	bne.n	8006b2e <UB_Fatfs_Mount+0x46>
 8006b1a:	f107 020c 	add.w	r2, r7, #12
 8006b1e:	f107 0310 	add.w	r3, r7, #16
 8006b22:	4619      	mov	r1, r3
 8006b24:	480c      	ldr	r0, [pc, #48]	; (8006b58 <UB_Fatfs_Mount+0x70>)
 8006b26:	f7fe fbc0 	bl	80052aa <f_getfree>
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	75bb      	strb	r3, [r7, #22]
    if(check == FR_OK)
 8006b2e:	7dbb      	ldrb	r3, [r7, #22]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d102      	bne.n	8006b3a <UB_Fatfs_Mount+0x52>
    {
      ret_wert=FATFS_OK;
 8006b34:	2300      	movs	r3, #0
 8006b36:	75fb      	strb	r3, [r7, #23]
 8006b38:	e004      	b.n	8006b44 <UB_Fatfs_Mount+0x5c>
    }
    else
    {
      ret_wert=FATFS_GETFREE_ERR;
 8006b3a:	2303      	movs	r3, #3
 8006b3c:	75fb      	strb	r3, [r7, #23]
 8006b3e:	e001      	b.n	8006b44 <UB_Fatfs_Mount+0x5c>
    }
  }
  else
  {
    ret_wert=FATFS_MOUNT_ERR;
 8006b40:	2302      	movs	r3, #2
 8006b42:	75fb      	strb	r3, [r7, #23]
  }

  return(ret_wert);
 8006b44:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	3718      	adds	r7, #24
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}
 8006b4e:	bf00      	nop
 8006b50:	0800ba78 	.word	0x0800ba78
 8006b54:	200007c0 	.word	0x200007c0
 8006b58:	0800ba7c 	.word	0x0800ba7c

08006b5c <UB_Fatfs_UnMount>:
// Return Wert :
//     FATFS_OK     => kein Fehler
//  FATFS_MOUNT_ERR => Fehler
//--------------------------------------------------------------
FATFS_t UB_Fatfs_UnMount(MEDIA_t dev)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b084      	sub	sp, #16
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	4603      	mov	r3, r0
 8006b64:	71fb      	strb	r3, [r7, #7]
  FATFS_t ret_wert=FATFS_MOUNT_ERR;
 8006b66:	2302      	movs	r3, #2
 8006b68:	73fb      	strb	r3, [r7, #15]
  FRESULT check=FR_INVALID_PARAMETER;
 8006b6a:	2313      	movs	r3, #19
 8006b6c:	73bb      	strb	r3, [r7, #14]

  if(dev==MMC_0) check=f_mount(NULL,"",0);
 8006b6e:	79fb      	ldrb	r3, [r7, #7]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d106      	bne.n	8006b82 <UB_Fatfs_UnMount+0x26>
 8006b74:	2200      	movs	r2, #0
 8006b76:	4909      	ldr	r1, [pc, #36]	; (8006b9c <UB_Fatfs_UnMount+0x40>)
 8006b78:	2000      	movs	r0, #0
 8006b7a:	f7fd feaf 	bl	80048dc <f_mount>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	73bb      	strb	r3, [r7, #14]
  if(check == FR_OK)
 8006b82:	7bbb      	ldrb	r3, [r7, #14]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d102      	bne.n	8006b8e <UB_Fatfs_UnMount+0x32>
  {
    ret_wert=FATFS_OK;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	73fb      	strb	r3, [r7, #15]
 8006b8c:	e001      	b.n	8006b92 <UB_Fatfs_UnMount+0x36>
  }
  else
  {
    ret_wert=FATFS_MOUNT_ERR;
 8006b8e:	2302      	movs	r3, #2
 8006b90:	73fb      	strb	r3, [r7, #15]
  }

  return(ret_wert);
 8006b92:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b94:	4618      	mov	r0, r3
 8006b96:	3710      	adds	r7, #16
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	bd80      	pop	{r7, pc}
 8006b9c:	0800ba78 	.word	0x0800ba78

08006ba0 <UB_Fatfs_OpenFile>:
//     FATFS_OK    => kein Fehler
//  FATFS_OPEN_ERR => Fehler
//  FATFS_SEEK_ERR => Fehler bei WR und WR_NEW
//--------------------------------------------------------------
FATFS_t UB_Fatfs_OpenFile(FIL* fp, const char* name, FMODE_t mode)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b086      	sub	sp, #24
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	60f8      	str	r0, [r7, #12]
 8006ba8:	60b9      	str	r1, [r7, #8]
 8006baa:	4613      	mov	r3, r2
 8006bac:	71fb      	strb	r3, [r7, #7]
  FATFS_t ret_wert=FATFS_OPEN_ERR;
 8006bae:	2305      	movs	r3, #5
 8006bb0:	75fb      	strb	r3, [r7, #23]
  FRESULT check=FR_INVALID_PARAMETER;
 8006bb2:	2313      	movs	r3, #19
 8006bb4:	75bb      	strb	r3, [r7, #22]

  if(mode==F_RD) check = f_open(fp, name, FA_OPEN_EXISTING | FA_READ); 
 8006bb6:	79fb      	ldrb	r3, [r7, #7]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d106      	bne.n	8006bca <UB_Fatfs_OpenFile+0x2a>
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	68b9      	ldr	r1, [r7, #8]
 8006bc0:	68f8      	ldr	r0, [r7, #12]
 8006bc2:	f7fd fecf 	bl	8004964 <f_open>
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	75bb      	strb	r3, [r7, #22]
  if(mode==F_WR) check = f_open(fp, name, FA_OPEN_EXISTING | FA_WRITE);
 8006bca:	79fb      	ldrb	r3, [r7, #7]
 8006bcc:	2b01      	cmp	r3, #1
 8006bce:	d106      	bne.n	8006bde <UB_Fatfs_OpenFile+0x3e>
 8006bd0:	2202      	movs	r2, #2
 8006bd2:	68b9      	ldr	r1, [r7, #8]
 8006bd4:	68f8      	ldr	r0, [r7, #12]
 8006bd6:	f7fd fec5 	bl	8004964 <f_open>
 8006bda:	4603      	mov	r3, r0
 8006bdc:	75bb      	strb	r3, [r7, #22]
  if(mode==F_WR_NEW) check = f_open(fp, name, FA_OPEN_ALWAYS | FA_WRITE);
 8006bde:	79fb      	ldrb	r3, [r7, #7]
 8006be0:	2b02      	cmp	r3, #2
 8006be2:	d106      	bne.n	8006bf2 <UB_Fatfs_OpenFile+0x52>
 8006be4:	2212      	movs	r2, #18
 8006be6:	68b9      	ldr	r1, [r7, #8]
 8006be8:	68f8      	ldr	r0, [r7, #12]
 8006bea:	f7fd febb 	bl	8004964 <f_open>
 8006bee:	4603      	mov	r3, r0
 8006bf0:	75bb      	strb	r3, [r7, #22]
  if(mode==F_WR_CLEAR) check = f_open(fp, name, FA_CREATE_ALWAYS | FA_WRITE);
 8006bf2:	79fb      	ldrb	r3, [r7, #7]
 8006bf4:	2b03      	cmp	r3, #3
 8006bf6:	d106      	bne.n	8006c06 <UB_Fatfs_OpenFile+0x66>
 8006bf8:	220a      	movs	r2, #10
 8006bfa:	68b9      	ldr	r1, [r7, #8]
 8006bfc:	68f8      	ldr	r0, [r7, #12]
 8006bfe:	f7fd feb1 	bl	8004964 <f_open>
 8006c02:	4603      	mov	r3, r0
 8006c04:	75bb      	strb	r3, [r7, #22]

  if(check==FR_OK)
 8006c06:	7dbb      	ldrb	r3, [r7, #22]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d115      	bne.n	8006c38 <UB_Fatfs_OpenFile+0x98>
  {
    ret_wert=FATFS_OK;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	75fb      	strb	r3, [r7, #23]
    if((mode==F_WR) || (mode==F_WR_NEW))
 8006c10:	79fb      	ldrb	r3, [r7, #7]
 8006c12:	2b01      	cmp	r3, #1
 8006c14:	d002      	beq.n	8006c1c <UB_Fatfs_OpenFile+0x7c>
 8006c16:	79fb      	ldrb	r3, [r7, #7]
 8006c18:	2b02      	cmp	r3, #2
 8006c1a:	d10f      	bne.n	8006c3c <UB_Fatfs_OpenFile+0x9c>
    {
      // Pointer ans Ende vom File stellen
      check = f_lseek(fp, f_size(fp));
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	68db      	ldr	r3, [r3, #12]
 8006c20:	4619      	mov	r1, r3
 8006c22:	68f8      	ldr	r0, [r7, #12]
 8006c24:	f7fe fa0e 	bl	8005044 <f_lseek>
 8006c28:	4603      	mov	r3, r0
 8006c2a:	75bb      	strb	r3, [r7, #22]
      if(check!=FR_OK)
 8006c2c:	7dbb      	ldrb	r3, [r7, #22]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d004      	beq.n	8006c3c <UB_Fatfs_OpenFile+0x9c>
      {
        ret_wert=FATFS_SEEK_ERR;
 8006c32:	2308      	movs	r3, #8
 8006c34:	75fb      	strb	r3, [r7, #23]
 8006c36:	e001      	b.n	8006c3c <UB_Fatfs_OpenFile+0x9c>
      }
    }
  }
  else {
    ret_wert=FATFS_OPEN_ERR;
 8006c38:	2305      	movs	r3, #5
 8006c3a:	75fb      	strb	r3, [r7, #23]
  }   

  return(ret_wert);
 8006c3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3718      	adds	r7, #24
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}

08006c46 <UB_Fatfs_CloseFile>:
// Return Wert :
//     FATFS_OK     => kein Fehler
//  FATFS_CLOSE_ERR => Fehler
//--------------------------------------------------------------
FATFS_t UB_Fatfs_CloseFile(FIL* fp)
{
 8006c46:	b580      	push	{r7, lr}
 8006c48:	b084      	sub	sp, #16
 8006c4a:	af00      	add	r7, sp, #0
 8006c4c:	6078      	str	r0, [r7, #4]
  FATFS_t ret_wert=FATFS_CLOSE_ERR;
 8006c4e:	2306      	movs	r3, #6
 8006c50:	73fb      	strb	r3, [r7, #15]
  FRESULT check=FR_INVALID_PARAMETER;
 8006c52:	2313      	movs	r3, #19
 8006c54:	73bb      	strb	r3, [r7, #14]

  check=f_close(fp);
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f7fe f9d8 	bl	800500c <f_close>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	73bb      	strb	r3, [r7, #14]

  if(check==FR_OK) {
 8006c60:	7bbb      	ldrb	r3, [r7, #14]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d102      	bne.n	8006c6c <UB_Fatfs_CloseFile+0x26>
    ret_wert=FATFS_OK;
 8006c66:	2300      	movs	r3, #0
 8006c68:	73fb      	strb	r3, [r7, #15]
 8006c6a:	e001      	b.n	8006c70 <UB_Fatfs_CloseFile+0x2a>
  }
  else {
    ret_wert=FATFS_CLOSE_ERR;
 8006c6c:	2306      	movs	r3, #6
 8006c6e:	73fb      	strb	r3, [r7, #15]
  }   

  return(ret_wert);
 8006c70:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	3710      	adds	r7, #16
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}

08006c7a <UB_Fatfs_WriteString>:
// Return Wert :
//     FATFS_OK    => kein Fehler
//  FATFS_PUTS_ERR => Fehler
//--------------------------------------------------------------
FATFS_t UB_Fatfs_WriteString(FIL* fp, const char* text)
{
 8006c7a:	b580      	push	{r7, lr}
 8006c7c:	b084      	sub	sp, #16
 8006c7e:	af00      	add	r7, sp, #0
 8006c80:	6078      	str	r0, [r7, #4]
 8006c82:	6039      	str	r1, [r7, #0]
  FATFS_t ret_wert=FATFS_PUTS_ERR;
 8006c84:	2307      	movs	r3, #7
 8006c86:	73fb      	strb	r3, [r7, #15]
  int check=0;
 8006c88:	2300      	movs	r3, #0
 8006c8a:	60bb      	str	r3, [r7, #8]

  check=f_puts(text, fp);
 8006c8c:	6879      	ldr	r1, [r7, #4]
 8006c8e:	6838      	ldr	r0, [r7, #0]
 8006c90:	f7fe fc0c 	bl	80054ac <f_puts>
 8006c94:	60b8      	str	r0, [r7, #8]

  if(check>=0) {
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	db02      	blt.n	8006ca2 <UB_Fatfs_WriteString+0x28>
    ret_wert=FATFS_OK;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	73fb      	strb	r3, [r7, #15]
 8006ca0:	e001      	b.n	8006ca6 <UB_Fatfs_WriteString+0x2c>
    // Zeilenendekennung hinzufuegen
   // f_putc('\n', fp);
  }
  else {
    ret_wert=FATFS_PUTS_ERR;
 8006ca2:	2307      	movs	r3, #7
 8006ca4:	73fb      	strb	r3, [r7, #15]
  }   

  return(ret_wert);
 8006ca6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ca8:	4618      	mov	r0, r3
 8006caa:	3710      	adds	r7, #16
 8006cac:	46bd      	mov	sp, r7
 8006cae:	bd80      	pop	{r7, pc}

08006cb0 <UB_LCD_4x20_Init>:

//--------------------------------------------------------------
// Init vom Text-LCDisplay
//--------------------------------------------------------------
void UB_LCD_4x20_Init(void)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	af00      	add	r7, sp, #0
  // init aller IO-Pins
  P_LCD_4x20_InitIO();
 8006cb4:	f000 f844 	bl	8006d40 <P_LCD_4x20_InitIO>
  // kleine Pause
  P_LCD_4x20_Delay(TLCD_INIT_PAUSE);
 8006cb8:	480b      	ldr	r0, [pc, #44]	; (8006ce8 <UB_LCD_4x20_Init+0x38>)
 8006cba:	f000 fa36 	bl	800712a <P_LCD_4x20_Delay>
  // Init Sequenz starten
  P_LCD_4x20_InitSequenz();
 8006cbe:	f000 f8e5 	bl	8006e8c <P_LCD_4x20_InitSequenz>
  // LCD-Settings einstellen
  P_LCD_4x20_Cmd(TLCD_CMD_INIT_DISPLAY);
 8006cc2:	2028      	movs	r0, #40	; 0x28
 8006cc4:	f000 f916 	bl	8006ef4 <P_LCD_4x20_Cmd>
  P_LCD_4x20_Cmd(TLCD_CMD_ENTRY_MODE);
 8006cc8:	2006      	movs	r0, #6
 8006cca:	f000 f913 	bl	8006ef4 <P_LCD_4x20_Cmd>
  // Display einschalten
  P_LCD_4x20_Cmd(TLCD_CMD_DISP_M1);
 8006cce:	200c      	movs	r0, #12
 8006cd0:	f000 f910 	bl	8006ef4 <P_LCD_4x20_Cmd>
  // Display lschen
  P_LCD_4x20_Cmd(TLCD_CMD_CLEAR);
 8006cd4:	2001      	movs	r0, #1
 8006cd6:	f000 f90d 	bl	8006ef4 <P_LCD_4x20_Cmd>
  // kleine Pause
  P_LCD_4x20_Delay(TLCD_PAUSE);
 8006cda:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006cde:	f000 fa24 	bl	800712a <P_LCD_4x20_Delay>
}
 8006ce2:	bf00      	nop
 8006ce4:	bd80      	pop	{r7, pc}
 8006ce6:	bf00      	nop
 8006ce8:	000186a0 	.word	0x000186a0

08006cec <UB_LCD_4x20_Clear>:

//--------------------------------------------------------------
// Lscht das Text-LCDisplay
//--------------------------------------------------------------
void UB_LCD_4x20_Clear(void)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	af00      	add	r7, sp, #0
  // Display lschen
  P_LCD_4x20_Cmd(TLCD_CMD_CLEAR);
 8006cf0:	2001      	movs	r0, #1
 8006cf2:	f000 f8ff 	bl	8006ef4 <P_LCD_4x20_Cmd>
  // kleine Pause
  P_LCD_4x20_Delay(TLCD_PAUSE);
 8006cf6:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006cfa:	f000 fa16 	bl	800712a <P_LCD_4x20_Delay>
}
 8006cfe:	bf00      	nop
 8006d00:	bd80      	pop	{r7, pc}

08006d02 <UB_LCD_4x20_String>:
// Ausgabe von einem String auf dem Display an x,y Position
// x : 0 bis 15
// y : 0 bis 1
//--------------------------------------------------------------
void UB_LCD_4x20_String(uint8_t x, uint8_t y, char *ptr)
{
 8006d02:	b580      	push	{r7, lr}
 8006d04:	b082      	sub	sp, #8
 8006d06:	af00      	add	r7, sp, #0
 8006d08:	4603      	mov	r3, r0
 8006d0a:	603a      	str	r2, [r7, #0]
 8006d0c:	71fb      	strb	r3, [r7, #7]
 8006d0e:	460b      	mov	r3, r1
 8006d10:	71bb      	strb	r3, [r7, #6]
  // Cursor setzen
  P_LCD_4x20_Cursor(x,y);
 8006d12:	79ba      	ldrb	r2, [r7, #6]
 8006d14:	79fb      	ldrb	r3, [r7, #7]
 8006d16:	4611      	mov	r1, r2
 8006d18:	4618      	mov	r0, r3
 8006d1a:	f000 f9c9 	bl	80070b0 <P_LCD_4x20_Cursor>
  // kompletten String ausgeben
  while (*ptr != 0) {
 8006d1e:	e007      	b.n	8006d30 <UB_LCD_4x20_String+0x2e>
    P_LCD_4x20_Data(*ptr);
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	781b      	ldrb	r3, [r3, #0]
 8006d24:	4618      	mov	r0, r3
 8006d26:	f000 f954 	bl	8006fd2 <P_LCD_4x20_Data>
    ptr++;
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	3301      	adds	r3, #1
 8006d2e:	603b      	str	r3, [r7, #0]
  while (*ptr != 0) {
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	781b      	ldrb	r3, [r3, #0]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d1f3      	bne.n	8006d20 <UB_LCD_4x20_String+0x1e>
  }
}
 8006d38:	bf00      	nop
 8006d3a:	3708      	adds	r7, #8
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}

08006d40 <P_LCD_4x20_InitIO>:
//--------------------------------------------------------------
// interne Funktion
// init aller IO-Pins
//--------------------------------------------------------------
void P_LCD_4x20_InitIO(void)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b084      	sub	sp, #16
 8006d44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  TLCD_NAME_t lcd_pin;
  
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 8006d46:	2300      	movs	r3, #0
 8006d48:	73fb      	strb	r3, [r7, #15]
 8006d4a:	e043      	b.n	8006dd4 <P_LCD_4x20_InitIO+0x94>
    // Clock Enable
    RCC_AHB1PeriphClockCmd(LCD_4X20[lcd_pin].TLCD_CLK, ENABLE);
 8006d4c:	7bfa      	ldrb	r2, [r7, #15]
 8006d4e:	4925      	ldr	r1, [pc, #148]	; (8006de4 <P_LCD_4x20_InitIO+0xa4>)
 8006d50:	4613      	mov	r3, r2
 8006d52:	009b      	lsls	r3, r3, #2
 8006d54:	4413      	add	r3, r2
 8006d56:	009b      	lsls	r3, r3, #2
 8006d58:	440b      	add	r3, r1
 8006d5a:	330c      	adds	r3, #12
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	2101      	movs	r1, #1
 8006d60:	4618      	mov	r0, r3
 8006d62:	f7fa fe6b 	bl	8001a3c <RCC_AHB1PeriphClockCmd>

    // Config als Digital-Ausgang
    GPIO_InitStructure.GPIO_Pin = LCD_4X20[lcd_pin].TLCD_PIN;
 8006d66:	7bfa      	ldrb	r2, [r7, #15]
 8006d68:	491e      	ldr	r1, [pc, #120]	; (8006de4 <P_LCD_4x20_InitIO+0xa4>)
 8006d6a:	4613      	mov	r3, r2
 8006d6c:	009b      	lsls	r3, r3, #2
 8006d6e:	4413      	add	r3, r2
 8006d70:	009b      	lsls	r3, r3, #2
 8006d72:	440b      	add	r3, r1
 8006d74:	3308      	adds	r3, #8
 8006d76:	881b      	ldrh	r3, [r3, #0]
 8006d78:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	723b      	strb	r3, [r7, #8]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8006d7e:	2300      	movs	r3, #0
 8006d80:	72bb      	strb	r3, [r7, #10]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8006d82:	2301      	movs	r3, #1
 8006d84:	72fb      	strb	r3, [r7, #11]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8006d86:	2302      	movs	r3, #2
 8006d88:	727b      	strb	r3, [r7, #9]
    GPIO_Init(LCD_4X20[lcd_pin].TLCD_PORT, &GPIO_InitStructure);
 8006d8a:	7bfa      	ldrb	r2, [r7, #15]
 8006d8c:	4915      	ldr	r1, [pc, #84]	; (8006de4 <P_LCD_4x20_InitIO+0xa4>)
 8006d8e:	4613      	mov	r3, r2
 8006d90:	009b      	lsls	r3, r3, #2
 8006d92:	4413      	add	r3, r2
 8006d94:	009b      	lsls	r3, r3, #2
 8006d96:	440b      	add	r3, r1
 8006d98:	3304      	adds	r3, #4
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	1d3a      	adds	r2, r7, #4
 8006d9e:	4611      	mov	r1, r2
 8006da0:	4618      	mov	r0, r3
 8006da2:	f7fa fbe1 	bl	8001568 <GPIO_Init>

    // Default Wert einstellen
    if(LCD_4X20[lcd_pin].TLCD_INIT==Bit_RESET) {
 8006da6:	7bfa      	ldrb	r2, [r7, #15]
 8006da8:	490e      	ldr	r1, [pc, #56]	; (8006de4 <P_LCD_4x20_InitIO+0xa4>)
 8006daa:	4613      	mov	r3, r2
 8006dac:	009b      	lsls	r3, r3, #2
 8006dae:	4413      	add	r3, r2
 8006db0:	009b      	lsls	r3, r3, #2
 8006db2:	440b      	add	r3, r1
 8006db4:	3310      	adds	r3, #16
 8006db6:	781b      	ldrb	r3, [r3, #0]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d104      	bne.n	8006dc6 <P_LCD_4x20_InitIO+0x86>
      P_LCD_4x20_PinLo(lcd_pin);
 8006dbc:	7bfb      	ldrb	r3, [r7, #15]
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	f000 f812 	bl	8006de8 <P_LCD_4x20_PinLo>
 8006dc4:	e003      	b.n	8006dce <P_LCD_4x20_InitIO+0x8e>
    }
    else {
      P_LCD_4x20_PinHi(lcd_pin);
 8006dc6:	7bfb      	ldrb	r3, [r7, #15]
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f000 f82d 	bl	8006e28 <P_LCD_4x20_PinHi>
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 8006dce:	7bfb      	ldrb	r3, [r7, #15]
 8006dd0:	3301      	adds	r3, #1
 8006dd2:	73fb      	strb	r3, [r7, #15]
 8006dd4:	7bfb      	ldrb	r3, [r7, #15]
 8006dd6:	2b05      	cmp	r3, #5
 8006dd8:	d9b8      	bls.n	8006d4c <P_LCD_4x20_InitIO+0xc>
    }
  }  
}
 8006dda:	bf00      	nop
 8006ddc:	3710      	adds	r7, #16
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}
 8006de2:	bf00      	nop
 8006de4:	20000014 	.word	0x20000014

08006de8 <P_LCD_4x20_PinLo>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Lo setzen
//--------------------------------------------------------------
void P_LCD_4x20_PinLo(TLCD_NAME_t lcd_pin)
{
 8006de8:	b480      	push	{r7}
 8006dea:	b083      	sub	sp, #12
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	4603      	mov	r3, r0
 8006df0:	71fb      	strb	r3, [r7, #7]
  LCD_4X20[lcd_pin].TLCD_PORT->BSRRH = LCD_4X20[lcd_pin].TLCD_PIN;
 8006df2:	79fa      	ldrb	r2, [r7, #7]
 8006df4:	490b      	ldr	r1, [pc, #44]	; (8006e24 <P_LCD_4x20_PinLo+0x3c>)
 8006df6:	4613      	mov	r3, r2
 8006df8:	009b      	lsls	r3, r3, #2
 8006dfa:	4413      	add	r3, r2
 8006dfc:	009b      	lsls	r3, r3, #2
 8006dfe:	440b      	add	r3, r1
 8006e00:	3304      	adds	r3, #4
 8006e02:	6819      	ldr	r1, [r3, #0]
 8006e04:	79fa      	ldrb	r2, [r7, #7]
 8006e06:	4807      	ldr	r0, [pc, #28]	; (8006e24 <P_LCD_4x20_PinLo+0x3c>)
 8006e08:	4613      	mov	r3, r2
 8006e0a:	009b      	lsls	r3, r3, #2
 8006e0c:	4413      	add	r3, r2
 8006e0e:	009b      	lsls	r3, r3, #2
 8006e10:	4403      	add	r3, r0
 8006e12:	3308      	adds	r3, #8
 8006e14:	881b      	ldrh	r3, [r3, #0]
 8006e16:	834b      	strh	r3, [r1, #26]
}
 8006e18:	bf00      	nop
 8006e1a:	370c      	adds	r7, #12
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e22:	4770      	bx	lr
 8006e24:	20000014 	.word	0x20000014

08006e28 <P_LCD_4x20_PinHi>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Hi setzen
//--------------------------------------------------------------
void P_LCD_4x20_PinHi(TLCD_NAME_t lcd_pin)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b083      	sub	sp, #12
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	4603      	mov	r3, r0
 8006e30:	71fb      	strb	r3, [r7, #7]
  LCD_4X20[lcd_pin].TLCD_PORT->BSRRL = LCD_4X20[lcd_pin].TLCD_PIN;
 8006e32:	79fa      	ldrb	r2, [r7, #7]
 8006e34:	490b      	ldr	r1, [pc, #44]	; (8006e64 <P_LCD_4x20_PinHi+0x3c>)
 8006e36:	4613      	mov	r3, r2
 8006e38:	009b      	lsls	r3, r3, #2
 8006e3a:	4413      	add	r3, r2
 8006e3c:	009b      	lsls	r3, r3, #2
 8006e3e:	440b      	add	r3, r1
 8006e40:	3304      	adds	r3, #4
 8006e42:	6819      	ldr	r1, [r3, #0]
 8006e44:	79fa      	ldrb	r2, [r7, #7]
 8006e46:	4807      	ldr	r0, [pc, #28]	; (8006e64 <P_LCD_4x20_PinHi+0x3c>)
 8006e48:	4613      	mov	r3, r2
 8006e4a:	009b      	lsls	r3, r3, #2
 8006e4c:	4413      	add	r3, r2
 8006e4e:	009b      	lsls	r3, r3, #2
 8006e50:	4403      	add	r3, r0
 8006e52:	3308      	adds	r3, #8
 8006e54:	881b      	ldrh	r3, [r3, #0]
 8006e56:	830b      	strh	r3, [r1, #24]
}
 8006e58:	bf00      	nop
 8006e5a:	370c      	adds	r7, #12
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr
 8006e64:	20000014 	.word	0x20000014

08006e68 <P_LCD_4x20_Clk>:
//--------------------------------------------------------------
// interne Funktion
// einen Clock Impuls ausgeben
//--------------------------------------------------------------
void P_LCD_4x20_Clk(void)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	af00      	add	r7, sp, #0
  // Pin-E auf Hi
  P_LCD_4x20_PinHi(TLCD_E);
 8006e6c:	2001      	movs	r0, #1
 8006e6e:	f7ff ffdb 	bl	8006e28 <P_LCD_4x20_PinHi>
  // kleine Pause
  P_LCD_4x20_Delay(TLCD_CLK_PAUSE);
 8006e72:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006e76:	f000 f958 	bl	800712a <P_LCD_4x20_Delay>
  // Pin-E auf Lo
  P_LCD_4x20_PinLo(TLCD_E);
 8006e7a:	2001      	movs	r0, #1
 8006e7c:	f7ff ffb4 	bl	8006de8 <P_LCD_4x20_PinLo>
  // kleine Pause
  P_LCD_4x20_Delay(TLCD_CLK_PAUSE);
 8006e80:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006e84:	f000 f951 	bl	800712a <P_LCD_4x20_Delay>
}
 8006e88:	bf00      	nop
 8006e8a:	bd80      	pop	{r7, pc}

08006e8c <P_LCD_4x20_InitSequenz>:
//--------------------------------------------------------------
// interne Funktion
// init Sequenz fr das Display
//--------------------------------------------------------------
void P_LCD_4x20_InitSequenz(void)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	af00      	add	r7, sp, #0
  // Init Sequenz
  P_LCD_4x20_PinHi(TLCD_D4);
 8006e90:	2002      	movs	r0, #2
 8006e92:	f7ff ffc9 	bl	8006e28 <P_LCD_4x20_PinHi>
  P_LCD_4x20_PinHi(TLCD_D5);
 8006e96:	2003      	movs	r0, #3
 8006e98:	f7ff ffc6 	bl	8006e28 <P_LCD_4x20_PinHi>
  P_LCD_4x20_PinLo(TLCD_D6);
 8006e9c:	2004      	movs	r0, #4
 8006e9e:	f7ff ffa3 	bl	8006de8 <P_LCD_4x20_PinLo>
  P_LCD_4x20_PinLo(TLCD_D7);
 8006ea2:	2005      	movs	r0, #5
 8006ea4:	f7ff ffa0 	bl	8006de8 <P_LCD_4x20_PinLo>
  // Erster Init Impuls
  P_LCD_4x20_Clk();
 8006ea8:	f7ff ffde 	bl	8006e68 <P_LCD_4x20_Clk>
  P_LCD_4x20_Delay(TLCD_PAUSE);
 8006eac:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006eb0:	f000 f93b 	bl	800712a <P_LCD_4x20_Delay>
  // Zweiter Init Impuls
  P_LCD_4x20_Clk();
 8006eb4:	f7ff ffd8 	bl	8006e68 <P_LCD_4x20_Clk>
  P_LCD_4x20_Delay(TLCD_PAUSE);
 8006eb8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006ebc:	f000 f935 	bl	800712a <P_LCD_4x20_Delay>
  // Dritter Init Impuls
  P_LCD_4x20_Clk();
 8006ec0:	f7ff ffd2 	bl	8006e68 <P_LCD_4x20_Clk>
  P_LCD_4x20_Delay(TLCD_PAUSE);
 8006ec4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006ec8:	f000 f92f 	bl	800712a <P_LCD_4x20_Delay>
  // LCD-Modus einstellen (4Bit-Mode)
  P_LCD_4x20_PinLo(TLCD_D4);
 8006ecc:	2002      	movs	r0, #2
 8006ece:	f7ff ff8b 	bl	8006de8 <P_LCD_4x20_PinLo>
  P_LCD_4x20_PinHi(TLCD_D5);
 8006ed2:	2003      	movs	r0, #3
 8006ed4:	f7ff ffa8 	bl	8006e28 <P_LCD_4x20_PinHi>
  P_LCD_4x20_PinLo(TLCD_D6);
 8006ed8:	2004      	movs	r0, #4
 8006eda:	f7ff ff85 	bl	8006de8 <P_LCD_4x20_PinLo>
  P_LCD_4x20_PinLo(TLCD_D7);
 8006ede:	2005      	movs	r0, #5
 8006ee0:	f7ff ff82 	bl	8006de8 <P_LCD_4x20_PinLo>
  P_LCD_4x20_Clk();
 8006ee4:	f7ff ffc0 	bl	8006e68 <P_LCD_4x20_Clk>
  P_LCD_4x20_Delay(TLCD_PAUSE);
 8006ee8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006eec:	f000 f91d 	bl	800712a <P_LCD_4x20_Delay>
}
 8006ef0:	bf00      	nop
 8006ef2:	bd80      	pop	{r7, pc}

08006ef4 <P_LCD_4x20_Cmd>:
//--------------------------------------------------------------
// interne Funktion
// Kommando an das Display senden
//--------------------------------------------------------------
void P_LCD_4x20_Cmd(uint8_t wert)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b082      	sub	sp, #8
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	4603      	mov	r3, r0
 8006efc:	71fb      	strb	r3, [r7, #7]
  // RS=Lo (Command)
  P_LCD_4x20_PinLo(TLCD_RS);
 8006efe:	2000      	movs	r0, #0
 8006f00:	f7ff ff72 	bl	8006de8 <P_LCD_4x20_PinLo>
  // Hi-Nibble ausgeben         
  if((wert&0x80)!=0) P_LCD_4x20_PinHi(TLCD_D7); else P_LCD_4x20_PinLo(TLCD_D7);
 8006f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	da03      	bge.n	8006f14 <P_LCD_4x20_Cmd+0x20>
 8006f0c:	2005      	movs	r0, #5
 8006f0e:	f7ff ff8b 	bl	8006e28 <P_LCD_4x20_PinHi>
 8006f12:	e002      	b.n	8006f1a <P_LCD_4x20_Cmd+0x26>
 8006f14:	2005      	movs	r0, #5
 8006f16:	f7ff ff67 	bl	8006de8 <P_LCD_4x20_PinLo>
  if((wert&0x40)!=0) P_LCD_4x20_PinHi(TLCD_D6); else P_LCD_4x20_PinLo(TLCD_D6);
 8006f1a:	79fb      	ldrb	r3, [r7, #7]
 8006f1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d003      	beq.n	8006f2c <P_LCD_4x20_Cmd+0x38>
 8006f24:	2004      	movs	r0, #4
 8006f26:	f7ff ff7f 	bl	8006e28 <P_LCD_4x20_PinHi>
 8006f2a:	e002      	b.n	8006f32 <P_LCD_4x20_Cmd+0x3e>
 8006f2c:	2004      	movs	r0, #4
 8006f2e:	f7ff ff5b 	bl	8006de8 <P_LCD_4x20_PinLo>
  if((wert&0x20)!=0) P_LCD_4x20_PinHi(TLCD_D5); else P_LCD_4x20_PinLo(TLCD_D5);
 8006f32:	79fb      	ldrb	r3, [r7, #7]
 8006f34:	f003 0320 	and.w	r3, r3, #32
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d003      	beq.n	8006f44 <P_LCD_4x20_Cmd+0x50>
 8006f3c:	2003      	movs	r0, #3
 8006f3e:	f7ff ff73 	bl	8006e28 <P_LCD_4x20_PinHi>
 8006f42:	e002      	b.n	8006f4a <P_LCD_4x20_Cmd+0x56>
 8006f44:	2003      	movs	r0, #3
 8006f46:	f7ff ff4f 	bl	8006de8 <P_LCD_4x20_PinLo>
  if((wert&0x10)!=0) P_LCD_4x20_PinHi(TLCD_D4); else P_LCD_4x20_PinLo(TLCD_D4);
 8006f4a:	79fb      	ldrb	r3, [r7, #7]
 8006f4c:	f003 0310 	and.w	r3, r3, #16
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d003      	beq.n	8006f5c <P_LCD_4x20_Cmd+0x68>
 8006f54:	2002      	movs	r0, #2
 8006f56:	f7ff ff67 	bl	8006e28 <P_LCD_4x20_PinHi>
 8006f5a:	e002      	b.n	8006f62 <P_LCD_4x20_Cmd+0x6e>
 8006f5c:	2002      	movs	r0, #2
 8006f5e:	f7ff ff43 	bl	8006de8 <P_LCD_4x20_PinLo>
  P_LCD_4x20_Clk();
 8006f62:	f7ff ff81 	bl	8006e68 <P_LCD_4x20_Clk>
  // Lo-Nibble ausgeben         
  if((wert&0x08)!=0) P_LCD_4x20_PinHi(TLCD_D7); else P_LCD_4x20_PinLo(TLCD_D7);
 8006f66:	79fb      	ldrb	r3, [r7, #7]
 8006f68:	f003 0308 	and.w	r3, r3, #8
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d003      	beq.n	8006f78 <P_LCD_4x20_Cmd+0x84>
 8006f70:	2005      	movs	r0, #5
 8006f72:	f7ff ff59 	bl	8006e28 <P_LCD_4x20_PinHi>
 8006f76:	e002      	b.n	8006f7e <P_LCD_4x20_Cmd+0x8a>
 8006f78:	2005      	movs	r0, #5
 8006f7a:	f7ff ff35 	bl	8006de8 <P_LCD_4x20_PinLo>
  if((wert&0x04)!=0) P_LCD_4x20_PinHi(TLCD_D6); else P_LCD_4x20_PinLo(TLCD_D6);
 8006f7e:	79fb      	ldrb	r3, [r7, #7]
 8006f80:	f003 0304 	and.w	r3, r3, #4
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d003      	beq.n	8006f90 <P_LCD_4x20_Cmd+0x9c>
 8006f88:	2004      	movs	r0, #4
 8006f8a:	f7ff ff4d 	bl	8006e28 <P_LCD_4x20_PinHi>
 8006f8e:	e002      	b.n	8006f96 <P_LCD_4x20_Cmd+0xa2>
 8006f90:	2004      	movs	r0, #4
 8006f92:	f7ff ff29 	bl	8006de8 <P_LCD_4x20_PinLo>
  if((wert&0x02)!=0) P_LCD_4x20_PinHi(TLCD_D5); else P_LCD_4x20_PinLo(TLCD_D5);
 8006f96:	79fb      	ldrb	r3, [r7, #7]
 8006f98:	f003 0302 	and.w	r3, r3, #2
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d003      	beq.n	8006fa8 <P_LCD_4x20_Cmd+0xb4>
 8006fa0:	2003      	movs	r0, #3
 8006fa2:	f7ff ff41 	bl	8006e28 <P_LCD_4x20_PinHi>
 8006fa6:	e002      	b.n	8006fae <P_LCD_4x20_Cmd+0xba>
 8006fa8:	2003      	movs	r0, #3
 8006faa:	f7ff ff1d 	bl	8006de8 <P_LCD_4x20_PinLo>
  if((wert&0x01)!=0) P_LCD_4x20_PinHi(TLCD_D4); else P_LCD_4x20_PinLo(TLCD_D4);
 8006fae:	79fb      	ldrb	r3, [r7, #7]
 8006fb0:	f003 0301 	and.w	r3, r3, #1
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d003      	beq.n	8006fc0 <P_LCD_4x20_Cmd+0xcc>
 8006fb8:	2002      	movs	r0, #2
 8006fba:	f7ff ff35 	bl	8006e28 <P_LCD_4x20_PinHi>
 8006fbe:	e002      	b.n	8006fc6 <P_LCD_4x20_Cmd+0xd2>
 8006fc0:	2002      	movs	r0, #2
 8006fc2:	f7ff ff11 	bl	8006de8 <P_LCD_4x20_PinLo>
  P_LCD_4x20_Clk();
 8006fc6:	f7ff ff4f 	bl	8006e68 <P_LCD_4x20_Clk>
}
 8006fca:	bf00      	nop
 8006fcc:	3708      	adds	r7, #8
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}

08006fd2 <P_LCD_4x20_Data>:
//--------------------------------------------------------------
// interne Funktion
// Daten an das Display senden
//--------------------------------------------------------------
void P_LCD_4x20_Data(uint8_t wert)
{
 8006fd2:	b580      	push	{r7, lr}
 8006fd4:	b082      	sub	sp, #8
 8006fd6:	af00      	add	r7, sp, #0
 8006fd8:	4603      	mov	r3, r0
 8006fda:	71fb      	strb	r3, [r7, #7]
  // RS=Hi (Data)
  P_LCD_4x20_PinHi(TLCD_RS);
 8006fdc:	2000      	movs	r0, #0
 8006fde:	f7ff ff23 	bl	8006e28 <P_LCD_4x20_PinHi>
  // Hi-Nibble ausgeben          
  if((wert&0x80)!=0) P_LCD_4x20_PinHi(TLCD_D7); else P_LCD_4x20_PinLo(TLCD_D7);
 8006fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	da03      	bge.n	8006ff2 <P_LCD_4x20_Data+0x20>
 8006fea:	2005      	movs	r0, #5
 8006fec:	f7ff ff1c 	bl	8006e28 <P_LCD_4x20_PinHi>
 8006ff0:	e002      	b.n	8006ff8 <P_LCD_4x20_Data+0x26>
 8006ff2:	2005      	movs	r0, #5
 8006ff4:	f7ff fef8 	bl	8006de8 <P_LCD_4x20_PinLo>
  if((wert&0x40)!=0) P_LCD_4x20_PinHi(TLCD_D6); else P_LCD_4x20_PinLo(TLCD_D6);
 8006ff8:	79fb      	ldrb	r3, [r7, #7]
 8006ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d003      	beq.n	800700a <P_LCD_4x20_Data+0x38>
 8007002:	2004      	movs	r0, #4
 8007004:	f7ff ff10 	bl	8006e28 <P_LCD_4x20_PinHi>
 8007008:	e002      	b.n	8007010 <P_LCD_4x20_Data+0x3e>
 800700a:	2004      	movs	r0, #4
 800700c:	f7ff feec 	bl	8006de8 <P_LCD_4x20_PinLo>
  if((wert&0x20)!=0) P_LCD_4x20_PinHi(TLCD_D5); else P_LCD_4x20_PinLo(TLCD_D5);
 8007010:	79fb      	ldrb	r3, [r7, #7]
 8007012:	f003 0320 	and.w	r3, r3, #32
 8007016:	2b00      	cmp	r3, #0
 8007018:	d003      	beq.n	8007022 <P_LCD_4x20_Data+0x50>
 800701a:	2003      	movs	r0, #3
 800701c:	f7ff ff04 	bl	8006e28 <P_LCD_4x20_PinHi>
 8007020:	e002      	b.n	8007028 <P_LCD_4x20_Data+0x56>
 8007022:	2003      	movs	r0, #3
 8007024:	f7ff fee0 	bl	8006de8 <P_LCD_4x20_PinLo>
  if((wert&0x10)!=0) P_LCD_4x20_PinHi(TLCD_D4); else P_LCD_4x20_PinLo(TLCD_D4);
 8007028:	79fb      	ldrb	r3, [r7, #7]
 800702a:	f003 0310 	and.w	r3, r3, #16
 800702e:	2b00      	cmp	r3, #0
 8007030:	d003      	beq.n	800703a <P_LCD_4x20_Data+0x68>
 8007032:	2002      	movs	r0, #2
 8007034:	f7ff fef8 	bl	8006e28 <P_LCD_4x20_PinHi>
 8007038:	e002      	b.n	8007040 <P_LCD_4x20_Data+0x6e>
 800703a:	2002      	movs	r0, #2
 800703c:	f7ff fed4 	bl	8006de8 <P_LCD_4x20_PinLo>
  P_LCD_4x20_Clk();
 8007040:	f7ff ff12 	bl	8006e68 <P_LCD_4x20_Clk>
  // Lo-Nibble ausgeben        
  if((wert&0x08)!=0) P_LCD_4x20_PinHi(TLCD_D7); else P_LCD_4x20_PinLo(TLCD_D7);
 8007044:	79fb      	ldrb	r3, [r7, #7]
 8007046:	f003 0308 	and.w	r3, r3, #8
 800704a:	2b00      	cmp	r3, #0
 800704c:	d003      	beq.n	8007056 <P_LCD_4x20_Data+0x84>
 800704e:	2005      	movs	r0, #5
 8007050:	f7ff feea 	bl	8006e28 <P_LCD_4x20_PinHi>
 8007054:	e002      	b.n	800705c <P_LCD_4x20_Data+0x8a>
 8007056:	2005      	movs	r0, #5
 8007058:	f7ff fec6 	bl	8006de8 <P_LCD_4x20_PinLo>
  if((wert&0x04)!=0) P_LCD_4x20_PinHi(TLCD_D6); else P_LCD_4x20_PinLo(TLCD_D6);
 800705c:	79fb      	ldrb	r3, [r7, #7]
 800705e:	f003 0304 	and.w	r3, r3, #4
 8007062:	2b00      	cmp	r3, #0
 8007064:	d003      	beq.n	800706e <P_LCD_4x20_Data+0x9c>
 8007066:	2004      	movs	r0, #4
 8007068:	f7ff fede 	bl	8006e28 <P_LCD_4x20_PinHi>
 800706c:	e002      	b.n	8007074 <P_LCD_4x20_Data+0xa2>
 800706e:	2004      	movs	r0, #4
 8007070:	f7ff feba 	bl	8006de8 <P_LCD_4x20_PinLo>
  if((wert&0x02)!=0) P_LCD_4x20_PinHi(TLCD_D5); else P_LCD_4x20_PinLo(TLCD_D5);
 8007074:	79fb      	ldrb	r3, [r7, #7]
 8007076:	f003 0302 	and.w	r3, r3, #2
 800707a:	2b00      	cmp	r3, #0
 800707c:	d003      	beq.n	8007086 <P_LCD_4x20_Data+0xb4>
 800707e:	2003      	movs	r0, #3
 8007080:	f7ff fed2 	bl	8006e28 <P_LCD_4x20_PinHi>
 8007084:	e002      	b.n	800708c <P_LCD_4x20_Data+0xba>
 8007086:	2003      	movs	r0, #3
 8007088:	f7ff feae 	bl	8006de8 <P_LCD_4x20_PinLo>
  if((wert&0x01)!=0) P_LCD_4x20_PinHi(TLCD_D4); else P_LCD_4x20_PinLo(TLCD_D4);
 800708c:	79fb      	ldrb	r3, [r7, #7]
 800708e:	f003 0301 	and.w	r3, r3, #1
 8007092:	2b00      	cmp	r3, #0
 8007094:	d003      	beq.n	800709e <P_LCD_4x20_Data+0xcc>
 8007096:	2002      	movs	r0, #2
 8007098:	f7ff fec6 	bl	8006e28 <P_LCD_4x20_PinHi>
 800709c:	e002      	b.n	80070a4 <P_LCD_4x20_Data+0xd2>
 800709e:	2002      	movs	r0, #2
 80070a0:	f7ff fea2 	bl	8006de8 <P_LCD_4x20_PinLo>
  P_LCD_4x20_Clk();
 80070a4:	f7ff fee0 	bl	8006e68 <P_LCD_4x20_Clk>
}
 80070a8:	bf00      	nop
 80070aa:	3708      	adds	r7, #8
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}

080070b0 <P_LCD_4x20_Cursor>:
//--------------------------------------------------------------
// interne Funktion
// Cursor auf x,y stellen

void P_LCD_4x20_Cursor(uint8_t x, uint8_t y)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b082      	sub	sp, #8
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	4603      	mov	r3, r0
 80070b8:	460a      	mov	r2, r1
 80070ba:	71fb      	strb	r3, [r7, #7]
 80070bc:	4613      	mov	r3, r2
 80070be:	71bb      	strb	r3, [r7, #6]

if(x>=TLCD_MAXX) x=0;
 80070c0:	79fb      	ldrb	r3, [r7, #7]
 80070c2:	2b13      	cmp	r3, #19
 80070c4:	d901      	bls.n	80070ca <P_LCD_4x20_Cursor+0x1a>
 80070c6:	2300      	movs	r3, #0
 80070c8:	71fb      	strb	r3, [r7, #7]
if(y>=TLCD_MAXY) y=0;
 80070ca:	79bb      	ldrb	r3, [r7, #6]
 80070cc:	2b03      	cmp	r3, #3
 80070ce:	d901      	bls.n	80070d4 <P_LCD_4x20_Cursor+0x24>
 80070d0:	2300      	movs	r3, #0
 80070d2:	71bb      	strb	r3, [r7, #6]

if(y==0) P_LCD_4x20_Cmd( (1<<7) + x);
 80070d4:	79bb      	ldrb	r3, [r7, #6]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d106      	bne.n	80070e8 <P_LCD_4x20_Cursor+0x38>
 80070da:	79fb      	ldrb	r3, [r7, #7]
 80070dc:	3b80      	subs	r3, #128	; 0x80
 80070de:	b2db      	uxtb	r3, r3
 80070e0:	4618      	mov	r0, r3
 80070e2:	f7ff ff07 	bl	8006ef4 <P_LCD_4x20_Cmd>
else if(y==1) P_LCD_4x20_Cmd( (1<<7) + 0x40 + x);
else if(y==2) P_LCD_4x20_Cmd( (1<<7) + 0x14 + x);
else if(y==3) P_LCD_4x20_Cmd( (1<<7) + 0x54 + x);
}
 80070e6:	e01c      	b.n	8007122 <P_LCD_4x20_Cursor+0x72>
else if(y==1) P_LCD_4x20_Cmd( (1<<7) + 0x40 + x);
 80070e8:	79bb      	ldrb	r3, [r7, #6]
 80070ea:	2b01      	cmp	r3, #1
 80070ec:	d106      	bne.n	80070fc <P_LCD_4x20_Cursor+0x4c>
 80070ee:	79fb      	ldrb	r3, [r7, #7]
 80070f0:	3b40      	subs	r3, #64	; 0x40
 80070f2:	b2db      	uxtb	r3, r3
 80070f4:	4618      	mov	r0, r3
 80070f6:	f7ff fefd 	bl	8006ef4 <P_LCD_4x20_Cmd>
}
 80070fa:	e012      	b.n	8007122 <P_LCD_4x20_Cursor+0x72>
else if(y==2) P_LCD_4x20_Cmd( (1<<7) + 0x14 + x);
 80070fc:	79bb      	ldrb	r3, [r7, #6]
 80070fe:	2b02      	cmp	r3, #2
 8007100:	d106      	bne.n	8007110 <P_LCD_4x20_Cursor+0x60>
 8007102:	79fb      	ldrb	r3, [r7, #7]
 8007104:	3b6c      	subs	r3, #108	; 0x6c
 8007106:	b2db      	uxtb	r3, r3
 8007108:	4618      	mov	r0, r3
 800710a:	f7ff fef3 	bl	8006ef4 <P_LCD_4x20_Cmd>
}
 800710e:	e008      	b.n	8007122 <P_LCD_4x20_Cursor+0x72>
else if(y==3) P_LCD_4x20_Cmd( (1<<7) + 0x54 + x);
 8007110:	79bb      	ldrb	r3, [r7, #6]
 8007112:	2b03      	cmp	r3, #3
 8007114:	d105      	bne.n	8007122 <P_LCD_4x20_Cursor+0x72>
 8007116:	79fb      	ldrb	r3, [r7, #7]
 8007118:	3b2c      	subs	r3, #44	; 0x2c
 800711a:	b2db      	uxtb	r3, r3
 800711c:	4618      	mov	r0, r3
 800711e:	f7ff fee9 	bl	8006ef4 <P_LCD_4x20_Cmd>
}
 8007122:	bf00      	nop
 8007124:	3708      	adds	r7, #8
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}

0800712a <P_LCD_4x20_Delay>:
//--------------------------------------------------------------
// kleine Pause (ohne Timer)
//--------------------------------------------------------------
void P_LCD_4x20_Delay(volatile uint32_t nCount)
{
 800712a:	b480      	push	{r7}
 800712c:	b083      	sub	sp, #12
 800712e:	af00      	add	r7, sp, #0
 8007130:	6078      	str	r0, [r7, #4]
  while(nCount--)
 8007132:	bf00      	nop
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	1e5a      	subs	r2, r3, #1
 8007138:	607a      	str	r2, [r7, #4]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d1fa      	bne.n	8007134 <P_LCD_4x20_Delay+0xa>
  {
  }
}
 800713e:	bf00      	nop
 8007140:	370c      	adds	r7, #12
 8007142:	46bd      	mov	sp, r7
 8007144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007148:	4770      	bx	lr
	...

0800714c <UB_SDCard_Init>:
//--------------------------------------------------------------
// init der Hardware fuer die SDCard-Funktionen
// muss vor der Benutzung einmal gemacht werden
//--------------------------------------------------------------
void UB_SDCard_Init(void)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	af00      	add	r7, sp, #0
  // first : timer, nvic, chipselect
  init_tim();
 8007150:	f000 fb68 	bl	8007824 <init_tim>
  init_nvic();  
 8007154:	f000 fb8a 	bl	800786c <init_nvic>
  init_gpio();
 8007158:	f000 fb46 	bl	80077e8 <init_gpio>
  CS_HIGH();			
 800715c:	f000 fbbc 	bl	80078d8 <CS_HIGH>
  // second : spi
  init_spi();
 8007160:	f000 fb9e 	bl	80078a0 <init_spi>
  for(Timer1 = 10; Timer1; ); // 10ms
 8007164:	4b04      	ldr	r3, [pc, #16]	; (8007178 <UB_SDCard_Init+0x2c>)
 8007166:	220a      	movs	r2, #10
 8007168:	601a      	str	r2, [r3, #0]
 800716a:	bf00      	nop
 800716c:	4b02      	ldr	r3, [pc, #8]	; (8007178 <UB_SDCard_Init+0x2c>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d1fb      	bne.n	800716c <UB_SDCard_Init+0x20>
}
 8007174:	bf00      	nop
 8007176:	bd80      	pop	{r7, pc}
 8007178:	200009f0 	.word	0x200009f0

0800717c <UB_SDCard_CheckMedia>:
// Return Wert :
//   > 0  = wenn Medium eingelegt ist
//     0  = wenn kein Medium eingelegt ist
//--------------------------------------------------------------
uint8_t UB_SDCard_CheckMedia(void) 
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b082      	sub	sp, #8
 8007180:	af00      	add	r7, sp, #0
  uint8_t ret_wert=0;
 8007182:	2300      	movs	r3, #0
 8007184:	71fb      	strb	r3, [r7, #7]
  
  ret_wert=SD_Detect();
 8007186:	f000 fbf7 	bl	8007978 <SD_Detect>
 800718a:	4603      	mov	r3, r0
 800718c:	71fb      	strb	r3, [r7, #7]

  return(ret_wert);
 800718e:	79fb      	ldrb	r3, [r7, #7]
}
 8007190:	4618      	mov	r0, r3
 8007192:	3708      	adds	r7, #8
 8007194:	46bd      	mov	sp, r7
 8007196:	bd80      	pop	{r7, pc}

08007198 <MMC_disk_initialize>:

//--------------------------------------------------------------
// init der Disk
//-------------------------------------------------------------- 
DSTATUS MMC_disk_initialize(void)
{
 8007198:	b590      	push	{r4, r7, lr}
 800719a:	b083      	sub	sp, #12
 800719c:	af00      	add	r7, sp, #0
  BYTE n, cmd, ty, ocr[4];
  
  for (Timer1 = 10; Timer1; ) ; // 10ms
 800719e:	4b67      	ldr	r3, [pc, #412]	; (800733c <MMC_disk_initialize+0x1a4>)
 80071a0:	220a      	movs	r2, #10
 80071a2:	601a      	str	r2, [r3, #0]
 80071a4:	bf00      	nop
 80071a6:	4b65      	ldr	r3, [pc, #404]	; (800733c <MMC_disk_initialize+0x1a4>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d1fb      	bne.n	80071a6 <MMC_disk_initialize+0xe>

  if (Stat & STA_NODISK) return Stat;
 80071ae:	4b64      	ldr	r3, [pc, #400]	; (8007340 <MMC_disk_initialize+0x1a8>)
 80071b0:	781b      	ldrb	r3, [r3, #0]
 80071b2:	b2db      	uxtb	r3, r3
 80071b4:	f003 0302 	and.w	r3, r3, #2
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d003      	beq.n	80071c4 <MMC_disk_initialize+0x2c>
 80071bc:	4b60      	ldr	r3, [pc, #384]	; (8007340 <MMC_disk_initialize+0x1a8>)
 80071be:	781b      	ldrb	r3, [r3, #0]
 80071c0:	b2db      	uxtb	r3, r3
 80071c2:	e0b7      	b.n	8007334 <MMC_disk_initialize+0x19c>

  FCLK_SLOW();
 80071c4:	f000 fba4 	bl	8007910 <FCLK_SLOW>
  for (n = 10; n; n--) xchg_spi(0xFF);	// Send 80 dummy clocks 
 80071c8:	230a      	movs	r3, #10
 80071ca:	71fb      	strb	r3, [r7, #7]
 80071cc:	e005      	b.n	80071da <MMC_disk_initialize+0x42>
 80071ce:	20ff      	movs	r0, #255	; 0xff
 80071d0:	f000 fbde 	bl	8007990 <xchg_spi>
 80071d4:	79fb      	ldrb	r3, [r7, #7]
 80071d6:	3b01      	subs	r3, #1
 80071d8:	71fb      	strb	r3, [r7, #7]
 80071da:	79fb      	ldrb	r3, [r7, #7]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d1f6      	bne.n	80071ce <MMC_disk_initialize+0x36>

  ty = 0;
 80071e0:	2300      	movs	r3, #0
 80071e2:	717b      	strb	r3, [r7, #5]
  if (send_cmd(CMD0, 0) == 1)
 80071e4:	2100      	movs	r1, #0
 80071e6:	2000      	movs	r0, #0
 80071e8:	f000 fcb2 	bl	8007b50 <send_cmd>
 80071ec:	4603      	mov	r3, r0
 80071ee:	2b01      	cmp	r3, #1
 80071f0:	f040 8087 	bne.w	8007302 <MMC_disk_initialize+0x16a>
  { //Put the card SPI/Idle state
    Timer1 = 1000; // Initialization timeout = 1 sec  
 80071f4:	4b51      	ldr	r3, [pc, #324]	; (800733c <MMC_disk_initialize+0x1a4>)
 80071f6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80071fa:	601a      	str	r2, [r3, #0]
    if (send_cmd(CMD8, 0x1AA) == 1)
 80071fc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007200:	2008      	movs	r0, #8
 8007202:	f000 fca5 	bl	8007b50 <send_cmd>
 8007206:	4603      	mov	r3, r0
 8007208:	2b01      	cmp	r3, #1
 800720a:	d14f      	bne.n	80072ac <MMC_disk_initialize+0x114>
    {	// SDv2?
      for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF); // Get 32 bit return value of R7 resp 
 800720c:	2300      	movs	r3, #0
 800720e:	71fb      	strb	r3, [r7, #7]
 8007210:	e00d      	b.n	800722e <MMC_disk_initialize+0x96>
 8007212:	79fc      	ldrb	r4, [r7, #7]
 8007214:	20ff      	movs	r0, #255	; 0xff
 8007216:	f000 fbbb 	bl	8007990 <xchg_spi>
 800721a:	4603      	mov	r3, r0
 800721c:	461a      	mov	r2, r3
 800721e:	f107 0308 	add.w	r3, r7, #8
 8007222:	4423      	add	r3, r4
 8007224:	f803 2c08 	strb.w	r2, [r3, #-8]
 8007228:	79fb      	ldrb	r3, [r7, #7]
 800722a:	3301      	adds	r3, #1
 800722c:	71fb      	strb	r3, [r7, #7]
 800722e:	79fb      	ldrb	r3, [r7, #7]
 8007230:	2b03      	cmp	r3, #3
 8007232:	d9ee      	bls.n	8007212 <MMC_disk_initialize+0x7a>
      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8007234:	78bb      	ldrb	r3, [r7, #2]
 8007236:	2b01      	cmp	r3, #1
 8007238:	d163      	bne.n	8007302 <MMC_disk_initialize+0x16a>
 800723a:	78fb      	ldrb	r3, [r7, #3]
 800723c:	2baa      	cmp	r3, #170	; 0xaa
 800723e:	d160      	bne.n	8007302 <MMC_disk_initialize+0x16a>
      { // Is the card supports vcc of 2.7-3.6V?
        while (Timer1 && send_cmd(ACMD41, 1UL << 30)) ; // Wait for end of initialization with ACMD41(HCS) 
 8007240:	bf00      	nop
 8007242:	4b3e      	ldr	r3, [pc, #248]	; (800733c <MMC_disk_initialize+0x1a4>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d007      	beq.n	800725a <MMC_disk_initialize+0xc2>
 800724a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800724e:	20a9      	movs	r0, #169	; 0xa9
 8007250:	f000 fc7e 	bl	8007b50 <send_cmd>
 8007254:	4603      	mov	r3, r0
 8007256:	2b00      	cmp	r3, #0
 8007258:	d1f3      	bne.n	8007242 <MMC_disk_initialize+0xaa>
        if (Timer1 && send_cmd(CMD58, 0) == 0) { // Check CCS bit in the OCR 
 800725a:	4b38      	ldr	r3, [pc, #224]	; (800733c <MMC_disk_initialize+0x1a4>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d04f      	beq.n	8007302 <MMC_disk_initialize+0x16a>
 8007262:	2100      	movs	r1, #0
 8007264:	203a      	movs	r0, #58	; 0x3a
 8007266:	f000 fc73 	bl	8007b50 <send_cmd>
 800726a:	4603      	mov	r3, r0
 800726c:	2b00      	cmp	r3, #0
 800726e:	d148      	bne.n	8007302 <MMC_disk_initialize+0x16a>
          for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8007270:	2300      	movs	r3, #0
 8007272:	71fb      	strb	r3, [r7, #7]
 8007274:	e00d      	b.n	8007292 <MMC_disk_initialize+0xfa>
 8007276:	79fc      	ldrb	r4, [r7, #7]
 8007278:	20ff      	movs	r0, #255	; 0xff
 800727a:	f000 fb89 	bl	8007990 <xchg_spi>
 800727e:	4603      	mov	r3, r0
 8007280:	461a      	mov	r2, r3
 8007282:	f107 0308 	add.w	r3, r7, #8
 8007286:	4423      	add	r3, r4
 8007288:	f803 2c08 	strb.w	r2, [r3, #-8]
 800728c:	79fb      	ldrb	r3, [r7, #7]
 800728e:	3301      	adds	r3, #1
 8007290:	71fb      	strb	r3, [r7, #7]
 8007292:	79fb      	ldrb	r3, [r7, #7]
 8007294:	2b03      	cmp	r3, #3
 8007296:	d9ee      	bls.n	8007276 <MMC_disk_initialize+0xde>
          ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2; // Card id SDv2 
 8007298:	783b      	ldrb	r3, [r7, #0]
 800729a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d001      	beq.n	80072a6 <MMC_disk_initialize+0x10e>
 80072a2:	230c      	movs	r3, #12
 80072a4:	e000      	b.n	80072a8 <MMC_disk_initialize+0x110>
 80072a6:	2304      	movs	r3, #4
 80072a8:	717b      	strb	r3, [r7, #5]
 80072aa:	e02a      	b.n	8007302 <MMC_disk_initialize+0x16a>
        }
      }
    }
    else { // Not SDv2 card 
      if (send_cmd(ACMD41, 0) <= 1) { // SDv1 or MMC? 
 80072ac:	2100      	movs	r1, #0
 80072ae:	20a9      	movs	r0, #169	; 0xa9
 80072b0:	f000 fc4e 	bl	8007b50 <send_cmd>
 80072b4:	4603      	mov	r3, r0
 80072b6:	2b01      	cmp	r3, #1
 80072b8:	d804      	bhi.n	80072c4 <MMC_disk_initialize+0x12c>
        ty = CT_SD1; cmd = ACMD41; //SDv1 (ACMD41(0)) 
 80072ba:	2302      	movs	r3, #2
 80072bc:	717b      	strb	r3, [r7, #5]
 80072be:	23a9      	movs	r3, #169	; 0xa9
 80072c0:	71bb      	strb	r3, [r7, #6]
 80072c2:	e003      	b.n	80072cc <MMC_disk_initialize+0x134>
      } else {
        ty = CT_MMC; cmd = CMD1; // MMCv3 (CMD1(0)) 
 80072c4:	2301      	movs	r3, #1
 80072c6:	717b      	strb	r3, [r7, #5]
 80072c8:	2301      	movs	r3, #1
 80072ca:	71bb      	strb	r3, [r7, #6]
      }
      while (Timer1 && send_cmd(cmd, 0)) ; // Wait for end of initialization 
 80072cc:	bf00      	nop
 80072ce:	4b1b      	ldr	r3, [pc, #108]	; (800733c <MMC_disk_initialize+0x1a4>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d007      	beq.n	80072e6 <MMC_disk_initialize+0x14e>
 80072d6:	79bb      	ldrb	r3, [r7, #6]
 80072d8:	2100      	movs	r1, #0
 80072da:	4618      	mov	r0, r3
 80072dc:	f000 fc38 	bl	8007b50 <send_cmd>
 80072e0:	4603      	mov	r3, r0
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d1f3      	bne.n	80072ce <MMC_disk_initialize+0x136>
      if (!Timer1 || send_cmd(CMD16, 512) != 0) ty = 0; // Set block length: 512         
 80072e6:	4b15      	ldr	r3, [pc, #84]	; (800733c <MMC_disk_initialize+0x1a4>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d007      	beq.n	80072fe <MMC_disk_initialize+0x166>
 80072ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80072f2:	2010      	movs	r0, #16
 80072f4:	f000 fc2c 	bl	8007b50 <send_cmd>
 80072f8:	4603      	mov	r3, r0
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d001      	beq.n	8007302 <MMC_disk_initialize+0x16a>
 80072fe:	2300      	movs	r3, #0
 8007300:	717b      	strb	r3, [r7, #5]
    }
  }
  CardType = ty; // Card type 
 8007302:	4a10      	ldr	r2, [pc, #64]	; (8007344 <MMC_disk_initialize+0x1ac>)
 8007304:	797b      	ldrb	r3, [r7, #5]
 8007306:	7013      	strb	r3, [r2, #0]
  deselect();
 8007308:	f000 fba8 	bl	8007a5c <deselect>

  if (ty) { // OK 
 800730c:	797b      	ldrb	r3, [r7, #5]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d00a      	beq.n	8007328 <MMC_disk_initialize+0x190>
    FCLK_FAST(); // Set fast clock 
 8007312:	f000 fb19 	bl	8007948 <FCLK_FAST>
    Stat &= ~STA_NOINIT; // Clear STA_NOINIT flag 
 8007316:	4b0a      	ldr	r3, [pc, #40]	; (8007340 <MMC_disk_initialize+0x1a8>)
 8007318:	781b      	ldrb	r3, [r3, #0]
 800731a:	b2db      	uxtb	r3, r3
 800731c:	f023 0301 	bic.w	r3, r3, #1
 8007320:	b2da      	uxtb	r2, r3
 8007322:	4b07      	ldr	r3, [pc, #28]	; (8007340 <MMC_disk_initialize+0x1a8>)
 8007324:	701a      	strb	r2, [r3, #0]
 8007326:	e002      	b.n	800732e <MMC_disk_initialize+0x196>
  } else { // Failed 
    Stat = STA_NOINIT;
 8007328:	4b05      	ldr	r3, [pc, #20]	; (8007340 <MMC_disk_initialize+0x1a8>)
 800732a:	2201      	movs	r2, #1
 800732c:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 800732e:	4b04      	ldr	r3, [pc, #16]	; (8007340 <MMC_disk_initialize+0x1a8>)
 8007330:	781b      	ldrb	r3, [r3, #0]
 8007332:	b2db      	uxtb	r3, r3
}
 8007334:	4618      	mov	r0, r3
 8007336:	370c      	adds	r7, #12
 8007338:	46bd      	mov	sp, r7
 800733a:	bd90      	pop	{r4, r7, pc}
 800733c:	200009f0 	.word	0x200009f0
 8007340:	2000008c 	.word	0x2000008c
 8007344:	200009f8 	.word	0x200009f8

08007348 <MMC_disk_status>:

//--------------------------------------------------------------
// Disk Status abfragen
//-------------------------------------------------------------- 
DSTATUS MMC_disk_status(void)
{
 8007348:	b480      	push	{r7}
 800734a:	af00      	add	r7, sp, #0
  return Stat;
 800734c:	4b03      	ldr	r3, [pc, #12]	; (800735c <MMC_disk_status+0x14>)
 800734e:	781b      	ldrb	r3, [r3, #0]
 8007350:	b2db      	uxtb	r3, r3
}
 8007352:	4618      	mov	r0, r3
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr
 800735c:	2000008c 	.word	0x2000008c

08007360 <MMC_disk_read>:
// buff : Pointer to the data buffer to store read data
// sector : Start sector number (LBA)
// count : Number of sectors to read (1..128)
//--------------------------------------------------------------
DRESULT MMC_disk_read(BYTE *buff,DWORD sector,UINT count)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b084      	sub	sp, #16
 8007364:	af00      	add	r7, sp, #0
 8007366:	60f8      	str	r0, [r7, #12]
 8007368:	60b9      	str	r1, [r7, #8]
 800736a:	607a      	str	r2, [r7, #4]
  if (!count) return RES_PARERR;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d101      	bne.n	8007376 <MMC_disk_read+0x16>
 8007372:	2304      	movs	r3, #4
 8007374:	e04d      	b.n	8007412 <MMC_disk_read+0xb2>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8007376:	4b29      	ldr	r3, [pc, #164]	; (800741c <MMC_disk_read+0xbc>)
 8007378:	781b      	ldrb	r3, [r3, #0]
 800737a:	b2db      	uxtb	r3, r3
 800737c:	f003 0301 	and.w	r3, r3, #1
 8007380:	2b00      	cmp	r3, #0
 8007382:	d001      	beq.n	8007388 <MMC_disk_read+0x28>
 8007384:	2303      	movs	r3, #3
 8007386:	e044      	b.n	8007412 <MMC_disk_read+0xb2>

  if (!(CardType & CT_BLOCK)) sector *= 512; // LBA ot BA conversion (byte addressing cards) 
 8007388:	4b25      	ldr	r3, [pc, #148]	; (8007420 <MMC_disk_read+0xc0>)
 800738a:	781b      	ldrb	r3, [r3, #0]
 800738c:	f003 0308 	and.w	r3, r3, #8
 8007390:	2b00      	cmp	r3, #0
 8007392:	d102      	bne.n	800739a <MMC_disk_read+0x3a>
 8007394:	68bb      	ldr	r3, [r7, #8]
 8007396:	025b      	lsls	r3, r3, #9
 8007398:	60bb      	str	r3, [r7, #8]

  if (count == 1) { // Single sector read 
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2b01      	cmp	r3, #1
 800739e:	d111      	bne.n	80073c4 <MMC_disk_read+0x64>
    // READ_SINGLE_BLOCK
    if ((send_cmd(CMD17, sector) == 0) && rcvr_datablock(buff, 512)) count = 0;
 80073a0:	68b9      	ldr	r1, [r7, #8]
 80073a2:	2011      	movs	r0, #17
 80073a4:	f000 fbd4 	bl	8007b50 <send_cmd>
 80073a8:	4603      	mov	r3, r0
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d129      	bne.n	8007402 <MMC_disk_read+0xa2>
 80073ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80073b2:	68f8      	ldr	r0, [r7, #12]
 80073b4:	f000 fb70 	bl	8007a98 <rcvr_datablock>
 80073b8:	4603      	mov	r3, r0
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d021      	beq.n	8007402 <MMC_disk_read+0xa2>
 80073be:	2300      	movs	r3, #0
 80073c0:	607b      	str	r3, [r7, #4]
 80073c2:	e01e      	b.n	8007402 <MMC_disk_read+0xa2>
  }
  else { // Multiple sector read 
    if (send_cmd(CMD18, sector) == 0) { // READ_MULTIPLE_BLOCK 
 80073c4:	68b9      	ldr	r1, [r7, #8]
 80073c6:	2012      	movs	r0, #18
 80073c8:	f000 fbc2 	bl	8007b50 <send_cmd>
 80073cc:	4603      	mov	r3, r0
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d117      	bne.n	8007402 <MMC_disk_read+0xa2>
      do {
        if (!rcvr_datablock(buff, 512)) break;
 80073d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80073d6:	68f8      	ldr	r0, [r7, #12]
 80073d8:	f000 fb5e 	bl	8007a98 <rcvr_datablock>
 80073dc:	4603      	mov	r3, r0
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d00a      	beq.n	80073f8 <MMC_disk_read+0x98>
        buff += 512;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80073e8:	60fb      	str	r3, [r7, #12]
      } while (--count);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	3b01      	subs	r3, #1
 80073ee:	607b      	str	r3, [r7, #4]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d1ed      	bne.n	80073d2 <MMC_disk_read+0x72>
 80073f6:	e000      	b.n	80073fa <MMC_disk_read+0x9a>
        if (!rcvr_datablock(buff, 512)) break;
 80073f8:	bf00      	nop
      send_cmd(CMD12, 0); // STOP_TRANSMISSION 
 80073fa:	2100      	movs	r1, #0
 80073fc:	200c      	movs	r0, #12
 80073fe:	f000 fba7 	bl	8007b50 <send_cmd>
    }
  }
  deselect();
 8007402:	f000 fb2b 	bl	8007a5c <deselect>

  return count ? RES_ERROR : RES_OK;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2b00      	cmp	r3, #0
 800740a:	bf14      	ite	ne
 800740c:	2301      	movne	r3, #1
 800740e:	2300      	moveq	r3, #0
 8007410:	b2db      	uxtb	r3, r3
}
 8007412:	4618      	mov	r0, r3
 8007414:	3710      	adds	r7, #16
 8007416:	46bd      	mov	sp, r7
 8007418:	bd80      	pop	{r7, pc}
 800741a:	bf00      	nop
 800741c:	2000008c 	.word	0x2000008c
 8007420:	200009f8 	.word	0x200009f8

08007424 <MMC_disk_write>:
// sector : Start sector number (LBA)
// count : Number of sectors to write (1..128)
//--------------------------------------------------------------
#if _USE_WRITE
DRESULT MMC_disk_write(const BYTE *buff,DWORD sector,	UINT count)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b084      	sub	sp, #16
 8007428:	af00      	add	r7, sp, #0
 800742a:	60f8      	str	r0, [r7, #12]
 800742c:	60b9      	str	r1, [r7, #8]
 800742e:	607a      	str	r2, [r7, #4]
  if (!count) return RES_PARERR;	
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d101      	bne.n	800743a <MMC_disk_write+0x16>
 8007436:	2304      	movs	r3, #4
 8007438:	e063      	b.n	8007502 <MMC_disk_write+0xde>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800743a:	4b34      	ldr	r3, [pc, #208]	; (800750c <MMC_disk_write+0xe8>)
 800743c:	781b      	ldrb	r3, [r3, #0]
 800743e:	b2db      	uxtb	r3, r3
 8007440:	f003 0301 	and.w	r3, r3, #1
 8007444:	2b00      	cmp	r3, #0
 8007446:	d001      	beq.n	800744c <MMC_disk_write+0x28>
 8007448:	2303      	movs	r3, #3
 800744a:	e05a      	b.n	8007502 <MMC_disk_write+0xde>
  if (Stat & STA_PROTECT) return RES_WRPRT;
 800744c:	4b2f      	ldr	r3, [pc, #188]	; (800750c <MMC_disk_write+0xe8>)
 800744e:	781b      	ldrb	r3, [r3, #0]
 8007450:	b2db      	uxtb	r3, r3
 8007452:	f003 0304 	and.w	r3, r3, #4
 8007456:	2b00      	cmp	r3, #0
 8007458:	d001      	beq.n	800745e <MMC_disk_write+0x3a>
 800745a:	2302      	movs	r3, #2
 800745c:	e051      	b.n	8007502 <MMC_disk_write+0xde>

  if (!(CardType & CT_BLOCK)) sector *= 512; // LBA ==> BA conversion (byte addressing cards) 
 800745e:	4b2c      	ldr	r3, [pc, #176]	; (8007510 <MMC_disk_write+0xec>)
 8007460:	781b      	ldrb	r3, [r3, #0]
 8007462:	f003 0308 	and.w	r3, r3, #8
 8007466:	2b00      	cmp	r3, #0
 8007468:	d102      	bne.n	8007470 <MMC_disk_write+0x4c>
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	025b      	lsls	r3, r3, #9
 800746e:	60bb      	str	r3, [r7, #8]

  if (count == 1) { // Single sector write 
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2b01      	cmp	r3, #1
 8007474:	d110      	bne.n	8007498 <MMC_disk_write+0x74>
    // WRITE_BLOCK
    if ((send_cmd(CMD24, sector) == 0) && xmit_datablock(buff, 0xFE)) count = 0;
 8007476:	68b9      	ldr	r1, [r7, #8]
 8007478:	2018      	movs	r0, #24
 800747a:	f000 fb69 	bl	8007b50 <send_cmd>
 800747e:	4603      	mov	r3, r0
 8007480:	2b00      	cmp	r3, #0
 8007482:	d136      	bne.n	80074f2 <MMC_disk_write+0xce>
 8007484:	21fe      	movs	r1, #254	; 0xfe
 8007486:	68f8      	ldr	r0, [r7, #12]
 8007488:	f000 fb30 	bl	8007aec <xmit_datablock>
 800748c:	4603      	mov	r3, r0
 800748e:	2b00      	cmp	r3, #0
 8007490:	d02f      	beq.n	80074f2 <MMC_disk_write+0xce>
 8007492:	2300      	movs	r3, #0
 8007494:	607b      	str	r3, [r7, #4]
 8007496:	e02c      	b.n	80074f2 <MMC_disk_write+0xce>
  }
  else { // Multiple sector write 
    if (CardType & CT_SDC) send_cmd(ACMD23, count); // Predefine number of sectors 
 8007498:	4b1d      	ldr	r3, [pc, #116]	; (8007510 <MMC_disk_write+0xec>)
 800749a:	781b      	ldrb	r3, [r3, #0]
 800749c:	f003 0306 	and.w	r3, r3, #6
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d003      	beq.n	80074ac <MMC_disk_write+0x88>
 80074a4:	6879      	ldr	r1, [r7, #4]
 80074a6:	2097      	movs	r0, #151	; 0x97
 80074a8:	f000 fb52 	bl	8007b50 <send_cmd>
    if (send_cmd(CMD25, sector) == 0) { // WRITE_MULTIPLE_BLOCK
 80074ac:	68b9      	ldr	r1, [r7, #8]
 80074ae:	2019      	movs	r0, #25
 80074b0:	f000 fb4e 	bl	8007b50 <send_cmd>
 80074b4:	4603      	mov	r3, r0
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d11b      	bne.n	80074f2 <MMC_disk_write+0xce>
      do {
        if (!xmit_datablock(buff, 0xFC)) break;
 80074ba:	21fc      	movs	r1, #252	; 0xfc
 80074bc:	68f8      	ldr	r0, [r7, #12]
 80074be:	f000 fb15 	bl	8007aec <xmit_datablock>
 80074c2:	4603      	mov	r3, r0
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d00a      	beq.n	80074de <MMC_disk_write+0xba>
        buff += 512;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80074ce:	60fb      	str	r3, [r7, #12]
      } while (--count);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	3b01      	subs	r3, #1
 80074d4:	607b      	str	r3, [r7, #4]
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d1ee      	bne.n	80074ba <MMC_disk_write+0x96>
 80074dc:	e000      	b.n	80074e0 <MMC_disk_write+0xbc>
        if (!xmit_datablock(buff, 0xFC)) break;
 80074de:	bf00      	nop
      //STOP_TRAN token
      if (!xmit_datablock(0, 0xFD)) count = 1;
 80074e0:	21fd      	movs	r1, #253	; 0xfd
 80074e2:	2000      	movs	r0, #0
 80074e4:	f000 fb02 	bl	8007aec <xmit_datablock>
 80074e8:	4603      	mov	r3, r0
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d101      	bne.n	80074f2 <MMC_disk_write+0xce>
 80074ee:	2301      	movs	r3, #1
 80074f0:	607b      	str	r3, [r7, #4]
    }
  }
  deselect();
 80074f2:	f000 fab3 	bl	8007a5c <deselect>

  return count ? RES_ERROR : RES_OK;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	bf14      	ite	ne
 80074fc:	2301      	movne	r3, #1
 80074fe:	2300      	moveq	r3, #0
 8007500:	b2db      	uxtb	r3, r3
}
 8007502:	4618      	mov	r0, r3
 8007504:	3710      	adds	r7, #16
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}
 800750a:	bf00      	nop
 800750c:	2000008c 	.word	0x2000008c
 8007510:	200009f8 	.word	0x200009f8

08007514 <MMC_disk_ioctl>:
// cmd : Control command code
// buff : Pointer to the conrtol data
//--------------------------------------------------------------
#if _USE_IOCTL
DRESULT MMC_disk_ioctl(BYTE cmd,void *buff)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b08c      	sub	sp, #48	; 0x30
 8007518:	af00      	add	r7, sp, #0
 800751a:	4603      	mov	r3, r0
 800751c:	6039      	str	r1, [r7, #0]
 800751e:	71fb      	strb	r3, [r7, #7]
  DRESULT res;
  BYTE n, csd[16];
  DWORD *dp, st, ed, csize;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8007520:	4baf      	ldr	r3, [pc, #700]	; (80077e0 <MMC_disk_ioctl+0x2cc>)
 8007522:	781b      	ldrb	r3, [r3, #0]
 8007524:	b2db      	uxtb	r3, r3
 8007526:	f003 0301 	and.w	r3, r3, #1
 800752a:	2b00      	cmp	r3, #0
 800752c:	d001      	beq.n	8007532 <MMC_disk_ioctl+0x1e>
 800752e:	2303      	movs	r3, #3
 8007530:	e151      	b.n	80077d6 <MMC_disk_ioctl+0x2c2>

  res = RES_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  switch (cmd) {
 8007538:	79fb      	ldrb	r3, [r7, #7]
 800753a:	2b04      	cmp	r3, #4
 800753c:	f200 8136 	bhi.w	80077ac <MMC_disk_ioctl+0x298>
 8007540:	a201      	add	r2, pc, #4	; (adr r2, 8007548 <MMC_disk_ioctl+0x34>)
 8007542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007546:	bf00      	nop
 8007548:	0800755d 	.word	0x0800755d
 800754c:	08007571 	.word	0x08007571
 8007550:	080077ad 	.word	0x080077ad
 8007554:	0800761d 	.word	0x0800761d
 8007558:	08007713 	.word	0x08007713
    case CTRL_SYNC : // Wait for end of internal write process of the drive 
      if (select()) res = RES_OK;
 800755c:	f000 fa87 	bl	8007a6e <select>
 8007560:	4603      	mov	r3, r0
 8007562:	2b00      	cmp	r3, #0
 8007564:	f000 8126 	beq.w	80077b4 <MMC_disk_ioctl+0x2a0>
 8007568:	2300      	movs	r3, #0
 800756a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800756e:	e121      	b.n	80077b4 <MMC_disk_ioctl+0x2a0>

    case GET_SECTOR_COUNT : // Get drive capacity in unit of sector (DWORD) 
      if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8007570:	2100      	movs	r1, #0
 8007572:	2009      	movs	r0, #9
 8007574:	f000 faec 	bl	8007b50 <send_cmd>
 8007578:	4603      	mov	r3, r0
 800757a:	2b00      	cmp	r3, #0
 800757c:	f040 811c 	bne.w	80077b8 <MMC_disk_ioctl+0x2a4>
 8007580:	f107 030c 	add.w	r3, r7, #12
 8007584:	2110      	movs	r1, #16
 8007586:	4618      	mov	r0, r3
 8007588:	f000 fa86 	bl	8007a98 <rcvr_datablock>
 800758c:	4603      	mov	r3, r0
 800758e:	2b00      	cmp	r3, #0
 8007590:	f000 8112 	beq.w	80077b8 <MMC_disk_ioctl+0x2a4>
        if ((csd[0] >> 6) == 1) { // SDC ver 2.00 
 8007594:	7b3b      	ldrb	r3, [r7, #12]
 8007596:	099b      	lsrs	r3, r3, #6
 8007598:	b2db      	uxtb	r3, r3
 800759a:	2b01      	cmp	r3, #1
 800759c:	d111      	bne.n	80075c2 <MMC_disk_ioctl+0xae>
          csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800759e:	7d7b      	ldrb	r3, [r7, #21]
 80075a0:	461a      	mov	r2, r3
 80075a2:	7d3b      	ldrb	r3, [r7, #20]
 80075a4:	021b      	lsls	r3, r3, #8
 80075a6:	4413      	add	r3, r2
 80075a8:	461a      	mov	r2, r3
 80075aa:	7cfb      	ldrb	r3, [r7, #19]
 80075ac:	041b      	lsls	r3, r3, #16
 80075ae:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80075b2:	4413      	add	r3, r2
 80075b4:	3301      	adds	r3, #1
 80075b6:	623b      	str	r3, [r7, #32]
          *(DWORD*)buff = csize << 10;
 80075b8:	6a3b      	ldr	r3, [r7, #32]
 80075ba:	029a      	lsls	r2, r3, #10
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	601a      	str	r2, [r3, #0]
 80075c0:	e028      	b.n	8007614 <MMC_disk_ioctl+0x100>
        } else { // SDC ver 1.XX or MMC ver 3 
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80075c2:	7c7b      	ldrb	r3, [r7, #17]
 80075c4:	f003 030f 	and.w	r3, r3, #15
 80075c8:	b2da      	uxtb	r2, r3
 80075ca:	7dbb      	ldrb	r3, [r7, #22]
 80075cc:	09db      	lsrs	r3, r3, #7
 80075ce:	b2db      	uxtb	r3, r3
 80075d0:	4413      	add	r3, r2
 80075d2:	b2da      	uxtb	r2, r3
 80075d4:	7d7b      	ldrb	r3, [r7, #21]
 80075d6:	005b      	lsls	r3, r3, #1
 80075d8:	b2db      	uxtb	r3, r3
 80075da:	f003 0306 	and.w	r3, r3, #6
 80075de:	b2db      	uxtb	r3, r3
 80075e0:	4413      	add	r3, r2
 80075e2:	b2db      	uxtb	r3, r3
 80075e4:	3302      	adds	r3, #2
 80075e6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
          csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80075ea:	7d3b      	ldrb	r3, [r7, #20]
 80075ec:	099b      	lsrs	r3, r3, #6
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	461a      	mov	r2, r3
 80075f2:	7cfb      	ldrb	r3, [r7, #19]
 80075f4:	009b      	lsls	r3, r3, #2
 80075f6:	441a      	add	r2, r3
 80075f8:	7cbb      	ldrb	r3, [r7, #18]
 80075fa:	029b      	lsls	r3, r3, #10
 80075fc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007600:	4413      	add	r3, r2
 8007602:	3301      	adds	r3, #1
 8007604:	623b      	str	r3, [r7, #32]
          *(DWORD*)buff = csize << (n - 9);
 8007606:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800760a:	3b09      	subs	r3, #9
 800760c:	6a3a      	ldr	r2, [r7, #32]
 800760e:	409a      	lsls	r2, r3
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	601a      	str	r2, [r3, #0]
        }
        res = RES_OK;
 8007614:	2300      	movs	r3, #0
 8007616:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    break;
 800761a:	e0cd      	b.n	80077b8 <MMC_disk_ioctl+0x2a4>

    case GET_BLOCK_SIZE : // Get erase block size in unit of sector (DWORD) 
      if (CardType & CT_SD2) { // SDC ver 2.00 
 800761c:	4b71      	ldr	r3, [pc, #452]	; (80077e4 <MMC_disk_ioctl+0x2d0>)
 800761e:	781b      	ldrb	r3, [r3, #0]
 8007620:	f003 0304 	and.w	r3, r3, #4
 8007624:	2b00      	cmp	r3, #0
 8007626:	d031      	beq.n	800768c <MMC_disk_ioctl+0x178>
        if (send_cmd(ACMD13, 0) == 0) { // Read SD status
 8007628:	2100      	movs	r1, #0
 800762a:	208d      	movs	r0, #141	; 0x8d
 800762c:	f000 fa90 	bl	8007b50 <send_cmd>
 8007630:	4603      	mov	r3, r0
 8007632:	2b00      	cmp	r3, #0
 8007634:	f040 80c2 	bne.w	80077bc <MMC_disk_ioctl+0x2a8>
          xchg_spi(0xFF);
 8007638:	20ff      	movs	r0, #255	; 0xff
 800763a:	f000 f9a9 	bl	8007990 <xchg_spi>
          if (rcvr_datablock(csd, 16)) { // Read partial block 
 800763e:	f107 030c 	add.w	r3, r7, #12
 8007642:	2110      	movs	r1, #16
 8007644:	4618      	mov	r0, r3
 8007646:	f000 fa27 	bl	8007a98 <rcvr_datablock>
 800764a:	4603      	mov	r3, r0
 800764c:	2b00      	cmp	r3, #0
 800764e:	f000 80b5 	beq.w	80077bc <MMC_disk_ioctl+0x2a8>
            for (n = 64 - 16; n; n--) xchg_spi(0xFF);	// Purge trailing data 
 8007652:	2330      	movs	r3, #48	; 0x30
 8007654:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8007658:	e007      	b.n	800766a <MMC_disk_ioctl+0x156>
 800765a:	20ff      	movs	r0, #255	; 0xff
 800765c:	f000 f998 	bl	8007990 <xchg_spi>
 8007660:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8007664:	3b01      	subs	r3, #1
 8007666:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800766a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800766e:	2b00      	cmp	r3, #0
 8007670:	d1f3      	bne.n	800765a <MMC_disk_ioctl+0x146>
            *(DWORD*)buff = 16UL << (csd[10] >> 4);
 8007672:	7dbb      	ldrb	r3, [r7, #22]
 8007674:	091b      	lsrs	r3, r3, #4
 8007676:	b2db      	uxtb	r3, r3
 8007678:	461a      	mov	r2, r3
 800767a:	2310      	movs	r3, #16
 800767c:	fa03 f202 	lsl.w	r2, r3, r2
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	601a      	str	r2, [r3, #0]
            res = RES_OK;
 8007684:	2300      	movs	r3, #0
 8007686:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            *(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
          }
          res = RES_OK;
        }
      }
    break;
 800768a:	e097      	b.n	80077bc <MMC_disk_ioctl+0x2a8>
        if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) { // Read CSD 
 800768c:	2100      	movs	r1, #0
 800768e:	2009      	movs	r0, #9
 8007690:	f000 fa5e 	bl	8007b50 <send_cmd>
 8007694:	4603      	mov	r3, r0
 8007696:	2b00      	cmp	r3, #0
 8007698:	f040 8090 	bne.w	80077bc <MMC_disk_ioctl+0x2a8>
 800769c:	f107 030c 	add.w	r3, r7, #12
 80076a0:	2110      	movs	r1, #16
 80076a2:	4618      	mov	r0, r3
 80076a4:	f000 f9f8 	bl	8007a98 <rcvr_datablock>
 80076a8:	4603      	mov	r3, r0
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	f000 8086 	beq.w	80077bc <MMC_disk_ioctl+0x2a8>
          if (CardType & CT_SD1) { // SDC ver 1.XX 
 80076b0:	4b4c      	ldr	r3, [pc, #304]	; (80077e4 <MMC_disk_ioctl+0x2d0>)
 80076b2:	781b      	ldrb	r3, [r3, #0]
 80076b4:	f003 0302 	and.w	r3, r3, #2
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d012      	beq.n	80076e2 <MMC_disk_ioctl+0x1ce>
            *(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80076bc:	7dbb      	ldrb	r3, [r7, #22]
 80076be:	005b      	lsls	r3, r3, #1
 80076c0:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80076c4:	7dfa      	ldrb	r2, [r7, #23]
 80076c6:	09d2      	lsrs	r2, r2, #7
 80076c8:	b2d2      	uxtb	r2, r2
 80076ca:	4413      	add	r3, r2
 80076cc:	1c5a      	adds	r2, r3, #1
 80076ce:	7e7b      	ldrb	r3, [r7, #25]
 80076d0:	099b      	lsrs	r3, r3, #6
 80076d2:	b2db      	uxtb	r3, r3
 80076d4:	3b01      	subs	r3, #1
 80076d6:	fa02 f303 	lsl.w	r3, r2, r3
 80076da:	461a      	mov	r2, r3
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	601a      	str	r2, [r3, #0]
 80076e0:	e013      	b.n	800770a <MMC_disk_ioctl+0x1f6>
            *(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80076e2:	7dbb      	ldrb	r3, [r7, #22]
 80076e4:	109b      	asrs	r3, r3, #2
 80076e6:	b29b      	uxth	r3, r3
 80076e8:	f003 031f 	and.w	r3, r3, #31
 80076ec:	3301      	adds	r3, #1
 80076ee:	7dfa      	ldrb	r2, [r7, #23]
 80076f0:	00d2      	lsls	r2, r2, #3
 80076f2:	f002 0218 	and.w	r2, r2, #24
 80076f6:	7df9      	ldrb	r1, [r7, #23]
 80076f8:	0949      	lsrs	r1, r1, #5
 80076fa:	b2c9      	uxtb	r1, r1
 80076fc:	440a      	add	r2, r1
 80076fe:	3201      	adds	r2, #1
 8007700:	fb02 f303 	mul.w	r3, r2, r3
 8007704:	461a      	mov	r2, r3
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	601a      	str	r2, [r3, #0]
          res = RES_OK;
 800770a:	2300      	movs	r3, #0
 800770c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007710:	e054      	b.n	80077bc <MMC_disk_ioctl+0x2a8>

    case CTRL_TRIM : // Erase a block of sectors (used when _USE_ERASE == 1) 
      if (!(CardType & CT_SDC)) break; // Check if the card is SDC 
 8007712:	4b34      	ldr	r3, [pc, #208]	; (80077e4 <MMC_disk_ioctl+0x2d0>)
 8007714:	781b      	ldrb	r3, [r3, #0]
 8007716:	f003 0306 	and.w	r3, r3, #6
 800771a:	2b00      	cmp	r3, #0
 800771c:	d050      	beq.n	80077c0 <MMC_disk_ioctl+0x2ac>
      if (MMC_disk_ioctl(MMC_GET_CSD, csd)!=0) break; // Get CSD 
 800771e:	f107 030c 	add.w	r3, r7, #12
 8007722:	4619      	mov	r1, r3
 8007724:	2033      	movs	r0, #51	; 0x33
 8007726:	f7ff fef5 	bl	8007514 <MMC_disk_ioctl>
 800772a:	4603      	mov	r3, r0
 800772c:	2b00      	cmp	r3, #0
 800772e:	d149      	bne.n	80077c4 <MMC_disk_ioctl+0x2b0>
      if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break; // Check if sector erase can be applied to the card 
 8007730:	7b3b      	ldrb	r3, [r7, #12]
 8007732:	099b      	lsrs	r3, r3, #6
 8007734:	b2db      	uxtb	r3, r3
 8007736:	2b00      	cmp	r3, #0
 8007738:	d104      	bne.n	8007744 <MMC_disk_ioctl+0x230>
 800773a:	7dbb      	ldrb	r3, [r7, #22]
 800773c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007740:	2b00      	cmp	r3, #0
 8007742:	d041      	beq.n	80077c8 <MMC_disk_ioctl+0x2b4>
      dp = buff; st = dp[0]; ed = dp[1]; // Load sector block 
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	61fb      	str	r3, [r7, #28]
 8007748:	69fb      	ldr	r3, [r7, #28]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	62bb      	str	r3, [r7, #40]	; 0x28
 800774e:	69fb      	ldr	r3, [r7, #28]
 8007750:	685b      	ldr	r3, [r3, #4]
 8007752:	627b      	str	r3, [r7, #36]	; 0x24
      if (!(CardType & CT_BLOCK)) {
 8007754:	4b23      	ldr	r3, [pc, #140]	; (80077e4 <MMC_disk_ioctl+0x2d0>)
 8007756:	781b      	ldrb	r3, [r3, #0]
 8007758:	f003 0308 	and.w	r3, r3, #8
 800775c:	2b00      	cmp	r3, #0
 800775e:	d105      	bne.n	800776c <MMC_disk_ioctl+0x258>
        st *= 512; ed *= 512;
 8007760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007762:	025b      	lsls	r3, r3, #9
 8007764:	62bb      	str	r3, [r7, #40]	; 0x28
 8007766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007768:	025b      	lsls	r3, r3, #9
 800776a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      // Erase sector block 
      if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000))	     
 800776c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800776e:	2020      	movs	r0, #32
 8007770:	f000 f9ee 	bl	8007b50 <send_cmd>
 8007774:	4603      	mov	r3, r0
 8007776:	2b00      	cmp	r3, #0
 8007778:	d128      	bne.n	80077cc <MMC_disk_ioctl+0x2b8>
 800777a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800777c:	2021      	movs	r0, #33	; 0x21
 800777e:	f000 f9e7 	bl	8007b50 <send_cmd>
 8007782:	4603      	mov	r3, r0
 8007784:	2b00      	cmp	r3, #0
 8007786:	d121      	bne.n	80077cc <MMC_disk_ioctl+0x2b8>
 8007788:	2100      	movs	r1, #0
 800778a:	2026      	movs	r0, #38	; 0x26
 800778c:	f000 f9e0 	bl	8007b50 <send_cmd>
 8007790:	4603      	mov	r3, r0
 8007792:	2b00      	cmp	r3, #0
 8007794:	d11a      	bne.n	80077cc <MMC_disk_ioctl+0x2b8>
 8007796:	f247 5030 	movw	r0, #30000	; 0x7530
 800779a:	f000 f93f 	bl	8007a1c <wait_ready>
 800779e:	4603      	mov	r3, r0
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d013      	beq.n	80077cc <MMC_disk_ioctl+0x2b8>
        res = RES_OK; // FatFs does not check result of this command 
 80077a4:	2300      	movs	r3, #0
 80077a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80077aa:	e00f      	b.n	80077cc <MMC_disk_ioctl+0x2b8>

    default:
      res = RES_PARERR;
 80077ac:	2304      	movs	r3, #4
 80077ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80077b2:	e00c      	b.n	80077ce <MMC_disk_ioctl+0x2ba>
    break;
 80077b4:	bf00      	nop
 80077b6:	e00a      	b.n	80077ce <MMC_disk_ioctl+0x2ba>
    break;
 80077b8:	bf00      	nop
 80077ba:	e008      	b.n	80077ce <MMC_disk_ioctl+0x2ba>
    break;
 80077bc:	bf00      	nop
 80077be:	e006      	b.n	80077ce <MMC_disk_ioctl+0x2ba>
      if (!(CardType & CT_SDC)) break; // Check if the card is SDC 
 80077c0:	bf00      	nop
 80077c2:	e004      	b.n	80077ce <MMC_disk_ioctl+0x2ba>
      if (MMC_disk_ioctl(MMC_GET_CSD, csd)!=0) break; // Get CSD 
 80077c4:	bf00      	nop
 80077c6:	e002      	b.n	80077ce <MMC_disk_ioctl+0x2ba>
      if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break; // Check if sector erase can be applied to the card 
 80077c8:	bf00      	nop
 80077ca:	e000      	b.n	80077ce <MMC_disk_ioctl+0x2ba>
    break;
 80077cc:	bf00      	nop
  }

  deselect();
 80077ce:	f000 f945 	bl	8007a5c <deselect>

  return res;
 80077d2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3730      	adds	r7, #48	; 0x30
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}
 80077de:	bf00      	nop
 80077e0:	2000008c 	.word	0x2000008c
 80077e4:	200009f8 	.word	0x200009f8

080077e8 <init_gpio>:

//--------------------------------------------------------------
// init aller GPIOs
//--------------------------------------------------------------
void init_gpio(void)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b082      	sub	sp, #8
 80077ec:	af00      	add	r7, sp, #0
  
  // Clock enable 
  #if USE_DETECT_PIN==1
    RCC_AHB1PeriphClockCmd(SD_DETECT_GPIO_CLK  | SD_SLAVESEL_GPIO_CLK, ENABLE);
  #else
    RCC_AHB1PeriphClockCmd(SD_SLAVESEL_GPIO_CLK, ENABLE);
 80077ee:	2101      	movs	r1, #1
 80077f0:	2002      	movs	r0, #2
 80077f2:	f7fa f923 	bl	8001a3c <RCC_AHB1PeriphClockCmd>
  #endif
  
  // Config ChipSelect Digital-Salida
  GPIO_InitStructure.GPIO_Pin = SD_SLAVESEL_PIN;
 80077f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80077fa:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80077fc:	2301      	movs	r3, #1
 80077fe:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8007800:	2300      	movs	r3, #0
 8007802:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8007804:	2301      	movs	r3, #1
 8007806:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8007808:	2302      	movs	r3, #2
 800780a:	717b      	strb	r3, [r7, #5]
  GPIO_Init(SD_SLAVESEL_GPIO_PORT, &GPIO_InitStructure);  
 800780c:	463b      	mov	r3, r7
 800780e:	4619      	mov	r1, r3
 8007810:	4803      	ldr	r0, [pc, #12]	; (8007820 <init_gpio+0x38>)
 8007812:	f7f9 fea9 	bl	8001568 <GPIO_Init>
    GPIO_InitStructure.GPIO_Pin = SD_DETECT_PIN;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
    GPIO_Init(SD_DETECT_GPIO_PORT, &GPIO_InitStructure);   
  #endif  
}
 8007816:	bf00      	nop
 8007818:	3708      	adds	r7, #8
 800781a:	46bd      	mov	sp, r7
 800781c:	bd80      	pop	{r7, pc}
 800781e:	bf00      	nop
 8007820:	40020400 	.word	0x40020400

08007824 <init_tim>:

//--------------------------------------------------------------
// timer init auf 1kHz
//--------------------------------------------------------------
void init_tim(void)
{
 8007824:	b580      	push	{r7, lr}
 8007826:	b084      	sub	sp, #16
 8007828:	af00      	add	r7, sp, #0
  TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;

  // Clock enable
  RCC_APB1PeriphClockCmd(SD_1MS_TIM_CLK, ENABLE);
 800782a:	2101      	movs	r1, #1
 800782c:	2010      	movs	r0, #16
 800782e:	f7fa f925 	bl	8001a7c <RCC_APB1PeriphClockCmd>

  // Timer init
  TIM_TimeBaseStructure.TIM_Period =  SD_1MS_TIM_PERIODE;
 8007832:	f240 33e7 	movw	r3, #999	; 0x3e7
 8007836:	60bb      	str	r3, [r7, #8]
  TIM_TimeBaseStructure.TIM_Prescaler = SD_1MS_TIM_PRESCALE;
 8007838:	2353      	movs	r3, #83	; 0x53
 800783a:	80bb      	strh	r3, [r7, #4]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 800783c:	2300      	movs	r3, #0
 800783e:	81bb      	strh	r3, [r7, #12]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8007840:	2300      	movs	r3, #0
 8007842:	80fb      	strh	r3, [r7, #6]
  TIM_TimeBaseInit(SD_1MS_TIM, &TIM_TimeBaseStructure);
 8007844:	1d3b      	adds	r3, r7, #4
 8007846:	4619      	mov	r1, r3
 8007848:	4807      	ldr	r0, [pc, #28]	; (8007868 <init_tim+0x44>)
 800784a:	f7fa fe85 	bl	8002558 <TIM_TimeBaseInit>

  // Timer enable
  TIM_ARRPreloadConfig(SD_1MS_TIM, ENABLE);
 800784e:	2101      	movs	r1, #1
 8007850:	4805      	ldr	r0, [pc, #20]	; (8007868 <init_tim+0x44>)
 8007852:	f7fa feed 	bl	8002630 <TIM_ARRPreloadConfig>
  TIM_Cmd(SD_1MS_TIM, ENABLE);
 8007856:	2101      	movs	r1, #1
 8007858:	4803      	ldr	r0, [pc, #12]	; (8007868 <init_tim+0x44>)
 800785a:	f7fa ff09 	bl	8002670 <TIM_Cmd>
}
 800785e:	bf00      	nop
 8007860:	3710      	adds	r7, #16
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}
 8007866:	bf00      	nop
 8007868:	40001000 	.word	0x40001000

0800786c <init_nvic>:

//--------------------------------------------------------------
// nvic init
//--------------------------------------------------------------
void init_nvic(void)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b082      	sub	sp, #8
 8007870:	af00      	add	r7, sp, #0
  NVIC_InitTypeDef NVIC_InitStructure;

  //---------------------------------------------
  // init vom Timer Interrupt
  //---------------------------------------------
  TIM_ITConfig(SD_1MS_TIM,TIM_IT_Update,ENABLE);
 8007872:	2201      	movs	r2, #1
 8007874:	2101      	movs	r1, #1
 8007876:	4809      	ldr	r0, [pc, #36]	; (800789c <init_nvic+0x30>)
 8007878:	f7fa ff1a 	bl	80026b0 <TIM_ITConfig>

  // NVIC konfig
  NVIC_InitStructure.NVIC_IRQChannel = SD_1MS_TIM_IRQ;
 800787c:	2336      	movs	r3, #54	; 0x36
 800787e:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8007880:	2300      	movs	r3, #0
 8007882:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8007884:	2300      	movs	r3, #0
 8007886:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8007888:	2301      	movs	r3, #1
 800788a:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 800788c:	1d3b      	adds	r3, r7, #4
 800788e:	4618      	mov	r0, r3
 8007890:	f7f9 fb72 	bl	8000f78 <NVIC_Init>
}
 8007894:	bf00      	nop
 8007896:	3708      	adds	r7, #8
 8007898:	46bd      	mov	sp, r7
 800789a:	bd80      	pop	{r7, pc}
 800789c:	40001000 	.word	0x40001000

080078a0 <init_spi>:
//--------------------------------------------------------------
// spi init
// (set internal PullUp for MISO)
//--------------------------------------------------------------
void init_spi(void)
{ 
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b082      	sub	sp, #8
 80078a4:	af00      	add	r7, sp, #0
  // init spi
  UB_SPI2_Init(SD_SPI_MODE);
 80078a6:	2000      	movs	r0, #0
 80078a8:	f000 fa0c 	bl	8007cc4 <UB_SPI2_Init>
  
  #if USE_INTERNAL_MISO_PULLUP==1
  GPIO_InitTypeDef  GPIO_InitStructure;  
  
  // activate internal pullUp for MISO
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80078ac:	2302      	movs	r3, #2
 80078ae:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80078b0:	2302      	movs	r3, #2
 80078b2:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80078b4:	2300      	movs	r3, #0
 80078b6:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_UP;  
 80078b8:	2301      	movs	r3, #1
 80078ba:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = SD_SPI_MISO_PIN;
 80078bc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80078c0:	603b      	str	r3, [r7, #0]
  GPIO_Init(SD_SPI_MISO_PORT, &GPIO_InitStructure);
 80078c2:	463b      	mov	r3, r7
 80078c4:	4619      	mov	r1, r3
 80078c6:	4803      	ldr	r0, [pc, #12]	; (80078d4 <init_spi+0x34>)
 80078c8:	f7f9 fe4e 	bl	8001568 <GPIO_Init>
  #endif
}
 80078cc:	bf00      	nop
 80078ce:	3708      	adds	r7, #8
 80078d0:	46bd      	mov	sp, r7
 80078d2:	bd80      	pop	{r7, pc}
 80078d4:	40020400 	.word	0x40020400

080078d8 <CS_HIGH>:

//--------------------------------------------------------------
// CS-Pin=Hi
//--------------------------------------------------------------
void CS_HIGH(void)
{
 80078d8:	b480      	push	{r7}
 80078da:	af00      	add	r7, sp, #0
  // pin auf HI
  SD_SLAVESEL_GPIO_PORT->BSRRL = SD_SLAVESEL_PIN;  
 80078dc:	4b04      	ldr	r3, [pc, #16]	; (80078f0 <CS_HIGH+0x18>)
 80078de:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80078e2:	831a      	strh	r2, [r3, #24]
}
 80078e4:	bf00      	nop
 80078e6:	46bd      	mov	sp, r7
 80078e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ec:	4770      	bx	lr
 80078ee:	bf00      	nop
 80078f0:	40020400 	.word	0x40020400

080078f4 <CS_LOW>:

//--------------------------------------------------------------
// CS-Pin=Lo
//--------------------------------------------------------------
void CS_LOW(void)
{
 80078f4:	b480      	push	{r7}
 80078f6:	af00      	add	r7, sp, #0
  // pin auf LO
  SD_SLAVESEL_GPIO_PORT->BSRRH = SD_SLAVESEL_PIN;  
 80078f8:	4b04      	ldr	r3, [pc, #16]	; (800790c <CS_LOW+0x18>)
 80078fa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80078fe:	835a      	strh	r2, [r3, #26]
}
 8007900:	bf00      	nop
 8007902:	46bd      	mov	sp, r7
 8007904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007908:	4770      	bx	lr
 800790a:	bf00      	nop
 800790c:	40020400 	.word	0x40020400

08007910 <FCLK_SLOW>:

//--------------------------------------------------------------
// SPI-Frq=Slow
//--------------------------------------------------------------
void FCLK_SLOW(void)
{
 8007910:	b480      	push	{r7}
 8007912:	b083      	sub	sp, #12
 8007914:	af00      	add	r7, sp, #0
  uint16_t tmpreg = 0;
 8007916:	2300      	movs	r3, #0
 8007918:	80fb      	strh	r3, [r7, #6]

  tmpreg = SD_SPI_PORT->CR1; 
 800791a:	4b0a      	ldr	r3, [pc, #40]	; (8007944 <FCLK_SLOW+0x34>)
 800791c:	881b      	ldrh	r3, [r3, #0]
 800791e:	80fb      	strh	r3, [r7, #6]
  tmpreg&=~0x38;
 8007920:	88fb      	ldrh	r3, [r7, #6]
 8007922:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8007926:	80fb      	strh	r3, [r7, #6]
  tmpreg|=SD_SPI_CLK_SLOW;
 8007928:	88fb      	ldrh	r3, [r7, #6]
 800792a:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 800792e:	80fb      	strh	r3, [r7, #6]
  SD_SPI_PORT->CR1 = tmpreg;
 8007930:	4a04      	ldr	r2, [pc, #16]	; (8007944 <FCLK_SLOW+0x34>)
 8007932:	88fb      	ldrh	r3, [r7, #6]
 8007934:	8013      	strh	r3, [r2, #0]
}
 8007936:	bf00      	nop
 8007938:	370c      	adds	r7, #12
 800793a:	46bd      	mov	sp, r7
 800793c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007940:	4770      	bx	lr
 8007942:	bf00      	nop
 8007944:	40003800 	.word	0x40003800

08007948 <FCLK_FAST>:

//--------------------------------------------------------------
// SPI-Frq=Fast
//--------------------------------------------------------------
void FCLK_FAST(void)
{
 8007948:	b480      	push	{r7}
 800794a:	b083      	sub	sp, #12
 800794c:	af00      	add	r7, sp, #0
  uint16_t tmpreg = 0;
 800794e:	2300      	movs	r3, #0
 8007950:	80fb      	strh	r3, [r7, #6]

  tmpreg = SD_SPI_PORT->CR1; 
 8007952:	4b08      	ldr	r3, [pc, #32]	; (8007974 <FCLK_FAST+0x2c>)
 8007954:	881b      	ldrh	r3, [r3, #0]
 8007956:	80fb      	strh	r3, [r7, #6]
  tmpreg&=~0x38;
 8007958:	88fb      	ldrh	r3, [r7, #6]
 800795a:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800795e:	80fb      	strh	r3, [r7, #6]
  tmpreg|=SD_SPI_CLK_FAST;
  SD_SPI_PORT->CR1 = tmpreg;  
 8007960:	4a04      	ldr	r2, [pc, #16]	; (8007974 <FCLK_FAST+0x2c>)
 8007962:	88fb      	ldrh	r3, [r7, #6]
 8007964:	8013      	strh	r3, [r2, #0]
}
 8007966:	bf00      	nop
 8007968:	370c      	adds	r7, #12
 800796a:	46bd      	mov	sp, r7
 800796c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007970:	4770      	bx	lr
 8007972:	bf00      	nop
 8007974:	40003800 	.word	0x40003800

08007978 <SD_Detect>:
// check ob Karte vorhanden
// ret_wert : 0=ohne Karte
//            1=mit Karte
//--------------------------------------------------------------
uint8_t SD_Detect(void)
{
 8007978:	b480      	push	{r7}
 800797a:	b083      	sub	sp, #12
 800797c:	af00      	add	r7, sp, #0
  uint8_t ret_wert=1;
 800797e:	2301      	movs	r3, #1
 8007980:	71fb      	strb	r3, [r7, #7]
      // keine Karte eingelegt
      ret_wert=0;  
    }
  #endif
  
  return(ret_wert);
 8007982:	79fb      	ldrb	r3, [r7, #7]
}
 8007984:	4618      	mov	r0, r3
 8007986:	370c      	adds	r7, #12
 8007988:	46bd      	mov	sp, r7
 800798a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798e:	4770      	bx	lr

08007990 <xchg_spi>:
//--------------------------------------------------------------
// Exchange a byte
// dat : Data to send
//--------------------------------------------------------------
static BYTE xchg_spi(BYTE dat)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b084      	sub	sp, #16
 8007994:	af00      	add	r7, sp, #0
 8007996:	4603      	mov	r3, r0
 8007998:	71fb      	strb	r3, [r7, #7]
  BYTE ret_wert=0;
 800799a:	2300      	movs	r3, #0
 800799c:	73fb      	strb	r3, [r7, #15]
  
  ret_wert=UB_SPI2_SendByte(dat);
 800799e:	79fb      	ldrb	r3, [r7, #7]
 80079a0:	4618      	mov	r0, r3
 80079a2:	f000 fa53 	bl	8007e4c <UB_SPI2_SendByte>
 80079a6:	4603      	mov	r3, r0
 80079a8:	73fb      	strb	r3, [r7, #15]
  
  return(ret_wert);
 80079aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	3710      	adds	r7, #16
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}

080079b4 <rcvr_spi_multi>:
// Receive multiple byte
// buff : Pointer to data buffer
// btr : Number of bytes to receive (even number)
//--------------------------------------------------------------
static void rcvr_spi_multi(BYTE *buff, UINT btr)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b084      	sub	sp, #16
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
 80079bc:	6039      	str	r1, [r7, #0]
  BYTE b;
        
  do {
    b=UB_SPI2_SendByte(0xFF);
 80079be:	20ff      	movs	r0, #255	; 0xff
 80079c0:	f000 fa44 	bl	8007e4c <UB_SPI2_SendByte>
 80079c4:	4603      	mov	r3, r0
 80079c6:	73fb      	strb	r3, [r7, #15]
    *buff=b;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	7bfa      	ldrb	r2, [r7, #15]
 80079cc:	701a      	strb	r2, [r3, #0]
    buff++;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	3301      	adds	r3, #1
 80079d2:	607b      	str	r3, [r7, #4]
    btr--;
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	3b01      	subs	r3, #1
 80079d8:	603b      	str	r3, [r7, #0]
  } while (btr != 0);
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d1ee      	bne.n	80079be <rcvr_spi_multi+0xa>
}
 80079e0:	bf00      	nop
 80079e2:	3710      	adds	r7, #16
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}

080079e8 <xmit_spi_multi>:
// Send multiple byte
// buf : Pointer to the data
// btx : Number of bytes to send (even number)
//--------------------------------------------------------------
static void xmit_spi_multi(const BYTE *buff, UINT btx)
{	
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b084      	sub	sp, #16
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
 80079f0:	6039      	str	r1, [r7, #0]
  BYTE b;
      
  do {
    b=*buff;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	781b      	ldrb	r3, [r3, #0]
 80079f6:	73fb      	strb	r3, [r7, #15]
    UB_SPI2_SendByte(b);          
 80079f8:	7bfb      	ldrb	r3, [r7, #15]
 80079fa:	4618      	mov	r0, r3
 80079fc:	f000 fa26 	bl	8007e4c <UB_SPI2_SendByte>
    buff++;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	3301      	adds	r3, #1
 8007a04:	607b      	str	r3, [r7, #4]
    btx--;
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	3b01      	subs	r3, #1
 8007a0a:	603b      	str	r3, [r7, #0]
  } while (btx != 0);
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d1ef      	bne.n	80079f2 <xmit_spi_multi+0xa>
}
 8007a12:	bf00      	nop
 8007a14:	3710      	adds	r7, #16
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}
	...

08007a1c <wait_ready>:
// Wait for card ready    
// wt :  Timeout [ms]
// ret_wert : 1:Ready, 0:Timeout
//--------------------------------------------------------------
static int wait_ready(UINT wt)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b084      	sub	sp, #16
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
  BYTE d;

  Timer2 = wt;
 8007a24:	4a0c      	ldr	r2, [pc, #48]	; (8007a58 <wait_ready+0x3c>)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6013      	str	r3, [r2, #0]
  do {
    d = xchg_spi(0xFF);
 8007a2a:	20ff      	movs	r0, #255	; 0xff
 8007a2c:	f7ff ffb0 	bl	8007990 <xchg_spi>
 8007a30:	4603      	mov	r3, r0
 8007a32:	73fb      	strb	r3, [r7, #15]
    // This loop takes a time. Insert rot_rdq() here for multitask envilonment.
  } while (d != 0xFF && Timer2); // Wait for card goes ready or timeout
 8007a34:	7bfb      	ldrb	r3, [r7, #15]
 8007a36:	2bff      	cmp	r3, #255	; 0xff
 8007a38:	d003      	beq.n	8007a42 <wait_ready+0x26>
 8007a3a:	4b07      	ldr	r3, [pc, #28]	; (8007a58 <wait_ready+0x3c>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d1f3      	bne.n	8007a2a <wait_ready+0xe>

  return (d == 0xFF) ? 1 : 0;
 8007a42:	7bfb      	ldrb	r3, [r7, #15]
 8007a44:	2bff      	cmp	r3, #255	; 0xff
 8007a46:	bf0c      	ite	eq
 8007a48:	2301      	moveq	r3, #1
 8007a4a:	2300      	movne	r3, #0
 8007a4c:	b2db      	uxtb	r3, r3
}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3710      	adds	r7, #16
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}
 8007a56:	bf00      	nop
 8007a58:	200009f4 	.word	0x200009f4

08007a5c <deselect>:

//--------------------------------------------------------------
// Deselect card and release SPI           
//--------------------------------------------------------------
static void deselect(void)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	af00      	add	r7, sp, #0
  CS_HIGH(); // CS = H
 8007a60:	f7ff ff3a 	bl	80078d8 <CS_HIGH>
  xchg_spi(0xFF); // Dummy clock (force DO hi-z for multiple slave SPI)
 8007a64:	20ff      	movs	r0, #255	; 0xff
 8007a66:	f7ff ff93 	bl	8007990 <xchg_spi>
}
 8007a6a:	bf00      	nop
 8007a6c:	bd80      	pop	{r7, pc}

08007a6e <select>:
//--------------------------------------------------------------
// Select card and wait for ready  
// ret_wert :  1:OK, 0:Timeout 
//--------------------------------------------------------------
static int select(void)
{
 8007a6e:	b580      	push	{r7, lr}
 8007a70:	af00      	add	r7, sp, #0
  CS_LOW();
 8007a72:	f7ff ff3f 	bl	80078f4 <CS_LOW>
  xchg_spi(0xFF); // Dummy clock (force DO enabled)
 8007a76:	20ff      	movs	r0, #255	; 0xff
 8007a78:	f7ff ff8a 	bl	8007990 <xchg_spi>

  if (wait_ready(500)) return 1; // OK
 8007a7c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007a80:	f7ff ffcc 	bl	8007a1c <wait_ready>
 8007a84:	4603      	mov	r3, r0
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d001      	beq.n	8007a8e <select+0x20>
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	e002      	b.n	8007a94 <select+0x26>
  deselect();
 8007a8e:	f7ff ffe5 	bl	8007a5c <deselect>
  return 0; // Timeout
 8007a92:	2300      	movs	r3, #0
}
 8007a94:	4618      	mov	r0, r3
 8007a96:	bd80      	pop	{r7, pc}

08007a98 <rcvr_datablock>:
// buf : Data buffer
// btr : Data block length (byte)
// ret_wert : 1:OK, 0:Error 
//--------------------------------------------------------------
static int rcvr_datablock (BYTE *buff, UINT btr)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b084      	sub	sp, #16
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
 8007aa0:	6039      	str	r1, [r7, #0]
  BYTE token;

  Timer1 = 200;
 8007aa2:	4b11      	ldr	r3, [pc, #68]	; (8007ae8 <rcvr_datablock+0x50>)
 8007aa4:	22c8      	movs	r2, #200	; 0xc8
 8007aa6:	601a      	str	r2, [r3, #0]
  do { // Wait for DataStart token in timeout of 200ms
    token = xchg_spi(0xFF);
 8007aa8:	20ff      	movs	r0, #255	; 0xff
 8007aaa:	f7ff ff71 	bl	8007990 <xchg_spi>
 8007aae:	4603      	mov	r3, r0
 8007ab0:	73fb      	strb	r3, [r7, #15]
    // This loop will take a time. Insert rot_rdq() here for multitask envilonment.
  } while ((token == 0xFF) && Timer1);
 8007ab2:	7bfb      	ldrb	r3, [r7, #15]
 8007ab4:	2bff      	cmp	r3, #255	; 0xff
 8007ab6:	d103      	bne.n	8007ac0 <rcvr_datablock+0x28>
 8007ab8:	4b0b      	ldr	r3, [pc, #44]	; (8007ae8 <rcvr_datablock+0x50>)
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d1f3      	bne.n	8007aa8 <rcvr_datablock+0x10>
  if(token != 0xFE) return 0; // Function fails if invalid DataStart token or timeout
 8007ac0:	7bfb      	ldrb	r3, [r7, #15]
 8007ac2:	2bfe      	cmp	r3, #254	; 0xfe
 8007ac4:	d001      	beq.n	8007aca <rcvr_datablock+0x32>
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	e00a      	b.n	8007ae0 <rcvr_datablock+0x48>

  rcvr_spi_multi(buff, btr); // Store trailing data to the buffer
 8007aca:	6839      	ldr	r1, [r7, #0]
 8007acc:	6878      	ldr	r0, [r7, #4]
 8007ace:	f7ff ff71 	bl	80079b4 <rcvr_spi_multi>
  xchg_spi(0xFF); xchg_spi(0xFF); // Discard CRC
 8007ad2:	20ff      	movs	r0, #255	; 0xff
 8007ad4:	f7ff ff5c 	bl	8007990 <xchg_spi>
 8007ad8:	20ff      	movs	r0, #255	; 0xff
 8007ada:	f7ff ff59 	bl	8007990 <xchg_spi>

  return 1; // Function succeeded
 8007ade:	2301      	movs	r3, #1
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	3710      	adds	r7, #16
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	bd80      	pop	{r7, pc}
 8007ae8:	200009f0 	.word	0x200009f0

08007aec <xmit_datablock>:
// token : Token
// ret_wert : 1:OK, 0:Failed
//--------------------------------------------------------------
#if _USE_WRITE
static int xmit_datablock(const BYTE *buff,BYTE token)
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b084      	sub	sp, #16
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
 8007af4:	460b      	mov	r3, r1
 8007af6:	70fb      	strb	r3, [r7, #3]
  BYTE resp;

  if (!wait_ready(500)) return 0; // Wait for card ready
 8007af8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007afc:	f7ff ff8e 	bl	8007a1c <wait_ready>
 8007b00:	4603      	mov	r3, r0
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d101      	bne.n	8007b0a <xmit_datablock+0x1e>
 8007b06:	2300      	movs	r3, #0
 8007b08:	e01e      	b.n	8007b48 <xmit_datablock+0x5c>
  xchg_spi(token); // Send token
 8007b0a:	78fb      	ldrb	r3, [r7, #3]
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	f7ff ff3f 	bl	8007990 <xchg_spi>
  if (token != 0xFD) { // Send data if token is other than StopTran
 8007b12:	78fb      	ldrb	r3, [r7, #3]
 8007b14:	2bfd      	cmp	r3, #253	; 0xfd
 8007b16:	d016      	beq.n	8007b46 <xmit_datablock+0x5a>
    xmit_spi_multi(buff, 512); // Data
 8007b18:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f7ff ff63 	bl	80079e8 <xmit_spi_multi>
    xchg_spi(0xFF); xchg_spi(0xFF); // Dummy CRC
 8007b22:	20ff      	movs	r0, #255	; 0xff
 8007b24:	f7ff ff34 	bl	8007990 <xchg_spi>
 8007b28:	20ff      	movs	r0, #255	; 0xff
 8007b2a:	f7ff ff31 	bl	8007990 <xchg_spi>

    resp = xchg_spi(0xFF); // Receive data resp
 8007b2e:	20ff      	movs	r0, #255	; 0xff
 8007b30:	f7ff ff2e 	bl	8007990 <xchg_spi>
 8007b34:	4603      	mov	r3, r0
 8007b36:	73fb      	strb	r3, [r7, #15]
    // Function fails if the data packet was not accepted
    if ((resp & 0x1F) != 0x05) return 0;
 8007b38:	7bfb      	ldrb	r3, [r7, #15]
 8007b3a:	f003 031f 	and.w	r3, r3, #31
 8007b3e:	2b05      	cmp	r3, #5
 8007b40:	d001      	beq.n	8007b46 <xmit_datablock+0x5a>
 8007b42:	2300      	movs	r3, #0
 8007b44:	e000      	b.n	8007b48 <xmit_datablock+0x5c>
  }
  return 1;
 8007b46:	2301      	movs	r3, #1
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	3710      	adds	r7, #16
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd80      	pop	{r7, pc}

08007b50 <send_cmd>:
// cmd : Command index
// arg : Argument
// ret_wert : R1 resp (bit7==1:Failed to send)
//--------------------------------------------------------------
static BYTE send_cmd (BYTE cmd, DWORD arg)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b084      	sub	sp, #16
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	4603      	mov	r3, r0
 8007b58:	6039      	str	r1, [r7, #0]
 8007b5a:	71fb      	strb	r3, [r7, #7]
  BYTE n, res;

  if (cmd & 0x80) { // Send a CMD55 prior to ACMD<n>
 8007b5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	da0e      	bge.n	8007b82 <send_cmd+0x32>
    cmd &= 0x7F;
 8007b64:	79fb      	ldrb	r3, [r7, #7]
 8007b66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b6a:	71fb      	strb	r3, [r7, #7]
    res = send_cmd(CMD55, 0);
 8007b6c:	2100      	movs	r1, #0
 8007b6e:	2037      	movs	r0, #55	; 0x37
 8007b70:	f7ff ffee 	bl	8007b50 <send_cmd>
 8007b74:	4603      	mov	r3, r0
 8007b76:	73bb      	strb	r3, [r7, #14]
    if (res > 1) return res;
 8007b78:	7bbb      	ldrb	r3, [r7, #14]
 8007b7a:	2b01      	cmp	r3, #1
 8007b7c:	d901      	bls.n	8007b82 <send_cmd+0x32>
 8007b7e:	7bbb      	ldrb	r3, [r7, #14]
 8007b80:	e051      	b.n	8007c26 <send_cmd+0xd6>
  }

  // Select the card and wait for ready except to stop multiple block read
  if (cmd != CMD12) {
 8007b82:	79fb      	ldrb	r3, [r7, #7]
 8007b84:	2b0c      	cmp	r3, #12
 8007b86:	d008      	beq.n	8007b9a <send_cmd+0x4a>
    deselect();
 8007b88:	f7ff ff68 	bl	8007a5c <deselect>
    if (!select()) return 0xFF;
 8007b8c:	f7ff ff6f 	bl	8007a6e <select>
 8007b90:	4603      	mov	r3, r0
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d101      	bne.n	8007b9a <send_cmd+0x4a>
 8007b96:	23ff      	movs	r3, #255	; 0xff
 8007b98:	e045      	b.n	8007c26 <send_cmd+0xd6>
  }

  // Send command packet
  xchg_spi(0x40 | cmd); // Start + command index
 8007b9a:	79fb      	ldrb	r3, [r7, #7]
 8007b9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ba0:	b2db      	uxtb	r3, r3
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f7ff fef4 	bl	8007990 <xchg_spi>
  xchg_spi((BYTE)(arg >> 24)); // Argument[31..24]
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	0e1b      	lsrs	r3, r3, #24
 8007bac:	b2db      	uxtb	r3, r3
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f7ff feee 	bl	8007990 <xchg_spi>
  xchg_spi((BYTE)(arg >> 16)); // Argument[23..16]
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	0c1b      	lsrs	r3, r3, #16
 8007bb8:	b2db      	uxtb	r3, r3
 8007bba:	4618      	mov	r0, r3
 8007bbc:	f7ff fee8 	bl	8007990 <xchg_spi>
  xchg_spi((BYTE)(arg >> 8)); // Argument[15..8]
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	0a1b      	lsrs	r3, r3, #8
 8007bc4:	b2db      	uxtb	r3, r3
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	f7ff fee2 	bl	8007990 <xchg_spi>
  xchg_spi((BYTE)arg); // Argument[7..0]
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	b2db      	uxtb	r3, r3
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f7ff fedd 	bl	8007990 <xchg_spi>
  n = 0x01; // Dummy CRC + Stop
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0) n = 0x95; // Valid CRC for CMD0(0)
 8007bda:	79fb      	ldrb	r3, [r7, #7]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d101      	bne.n	8007be4 <send_cmd+0x94>
 8007be0:	2395      	movs	r3, #149	; 0x95
 8007be2:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD8) n = 0x87; // Valid CRC for CMD8(0x1AA)
 8007be4:	79fb      	ldrb	r3, [r7, #7]
 8007be6:	2b08      	cmp	r3, #8
 8007be8:	d101      	bne.n	8007bee <send_cmd+0x9e>
 8007bea:	2387      	movs	r3, #135	; 0x87
 8007bec:	73fb      	strb	r3, [r7, #15]
  xchg_spi(n);
 8007bee:	7bfb      	ldrb	r3, [r7, #15]
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	f7ff fecd 	bl	8007990 <xchg_spi>

  // Receive command resp
  if (cmd == CMD12) xchg_spi(0xFF); // Diacard following one byte when CMD12
 8007bf6:	79fb      	ldrb	r3, [r7, #7]
 8007bf8:	2b0c      	cmp	r3, #12
 8007bfa:	d102      	bne.n	8007c02 <send_cmd+0xb2>
 8007bfc:	20ff      	movs	r0, #255	; 0xff
 8007bfe:	f7ff fec7 	bl	8007990 <xchg_spi>
  n = 10; // Wait for response (10 bytes max)
 8007c02:	230a      	movs	r3, #10
 8007c04:	73fb      	strb	r3, [r7, #15]
  do {
    res = xchg_spi(0xFF);
 8007c06:	20ff      	movs	r0, #255	; 0xff
 8007c08:	f7ff fec2 	bl	8007990 <xchg_spi>
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	73bb      	strb	r3, [r7, #14]
  }while ((res & 0x80) && --n);
 8007c10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	da05      	bge.n	8007c24 <send_cmd+0xd4>
 8007c18:	7bfb      	ldrb	r3, [r7, #15]
 8007c1a:	3b01      	subs	r3, #1
 8007c1c:	73fb      	strb	r3, [r7, #15]
 8007c1e:	7bfb      	ldrb	r3, [r7, #15]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d1f0      	bne.n	8007c06 <send_cmd+0xb6>

  return res; // Return received response
 8007c24:	7bbb      	ldrb	r3, [r7, #14]
}
 8007c26:	4618      	mov	r0, r3
 8007c28:	3710      	adds	r7, #16
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bd80      	pop	{r7, pc}
	...

08007c30 <disk_timerproc>:
// Device timer function     
// This function must be called from timer interrupt routine in period
// of 1 ms to generate card control timing.
//--------------------------------------------------------------
void disk_timerproc (void)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b082      	sub	sp, #8
 8007c34:	af00      	add	r7, sp, #0
  WORD n;
  BYTE s;

  n = Timer1;
 8007c36:	4b1a      	ldr	r3, [pc, #104]	; (8007ca0 <disk_timerproc+0x70>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	80bb      	strh	r3, [r7, #4]
  if (n) Timer1 = --n;
 8007c3c:	88bb      	ldrh	r3, [r7, #4]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d005      	beq.n	8007c4e <disk_timerproc+0x1e>
 8007c42:	88bb      	ldrh	r3, [r7, #4]
 8007c44:	3b01      	subs	r3, #1
 8007c46:	80bb      	strh	r3, [r7, #4]
 8007c48:	88bb      	ldrh	r3, [r7, #4]
 8007c4a:	4a15      	ldr	r2, [pc, #84]	; (8007ca0 <disk_timerproc+0x70>)
 8007c4c:	6013      	str	r3, [r2, #0]
  n = Timer2;
 8007c4e:	4b15      	ldr	r3, [pc, #84]	; (8007ca4 <disk_timerproc+0x74>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	80bb      	strh	r3, [r7, #4]
  if (n) Timer2 = --n;
 8007c54:	88bb      	ldrh	r3, [r7, #4]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d005      	beq.n	8007c66 <disk_timerproc+0x36>
 8007c5a:	88bb      	ldrh	r3, [r7, #4]
 8007c5c:	3b01      	subs	r3, #1
 8007c5e:	80bb      	strh	r3, [r7, #4]
 8007c60:	88bb      	ldrh	r3, [r7, #4]
 8007c62:	4a10      	ldr	r2, [pc, #64]	; (8007ca4 <disk_timerproc+0x74>)
 8007c64:	6013      	str	r3, [r2, #0]

  s = Stat;
 8007c66:	4b10      	ldr	r3, [pc, #64]	; (8007ca8 <disk_timerproc+0x78>)
 8007c68:	781b      	ldrb	r3, [r3, #0]
 8007c6a:	71fb      	strb	r3, [r7, #7]
  if (USE_WRITE_PROTECTION)
    s |= STA_PROTECT;
  else
    s &= ~STA_PROTECT;
 8007c6c:	79fb      	ldrb	r3, [r7, #7]
 8007c6e:	f023 0304 	bic.w	r3, r3, #4
 8007c72:	71fb      	strb	r3, [r7, #7]
  if (SD_Detect()!=0)
 8007c74:	f7ff fe80 	bl	8007978 <SD_Detect>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d004      	beq.n	8007c88 <disk_timerproc+0x58>
    s &= ~STA_NODISK;
 8007c7e:	79fb      	ldrb	r3, [r7, #7]
 8007c80:	f023 0302 	bic.w	r3, r3, #2
 8007c84:	71fb      	strb	r3, [r7, #7]
 8007c86:	e003      	b.n	8007c90 <disk_timerproc+0x60>
  else
    s |= (STA_NODISK | STA_NOINIT);
 8007c88:	79fb      	ldrb	r3, [r7, #7]
 8007c8a:	f043 0303 	orr.w	r3, r3, #3
 8007c8e:	71fb      	strb	r3, [r7, #7]
  Stat = s;
 8007c90:	4a05      	ldr	r2, [pc, #20]	; (8007ca8 <disk_timerproc+0x78>)
 8007c92:	79fb      	ldrb	r3, [r7, #7]
 8007c94:	7013      	strb	r3, [r2, #0]
}
 8007c96:	bf00      	nop
 8007c98:	3708      	adds	r7, #8
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}
 8007c9e:	bf00      	nop
 8007ca0:	200009f0 	.word	0x200009f0
 8007ca4:	200009f4 	.word	0x200009f4
 8007ca8:	2000008c 	.word	0x2000008c

08007cac <TIM6_DAC_IRQHandler>:

//--------------------------------------------------------------
// ISR vom Timer
//--------------------------------------------------------------
void SD_1MS_TIM_ISR_HANDLER(void)
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	af00      	add	r7, sp, #0
  // es gibt hier nur eine Interrupt Quelle
  TIM_ClearITPendingBit(SD_1MS_TIM, TIM_IT_Update);
 8007cb0:	2101      	movs	r1, #1
 8007cb2:	4803      	ldr	r0, [pc, #12]	; (8007cc0 <TIM6_DAC_IRQHandler+0x14>)
 8007cb4:	f7fa fd4a 	bl	800274c <TIM_ClearITPendingBit>

  // funktion aufrufen
  disk_timerproc();
 8007cb8:	f7ff ffba 	bl	8007c30 <disk_timerproc>
}
 8007cbc:	bf00      	nop
 8007cbe:	bd80      	pop	{r7, pc}
 8007cc0:	40001000 	.word	0x40001000

08007cc4 <UB_SPI2_Init>:
// Return_wert :
//  -> ERROR   , wenn SPI schon mit anderem Mode initialisiert
//  -> SUCCESS , wenn SPI init ok war
//--------------------------------------------------------------
ErrorStatus UB_SPI2_Init(SPI2_Mode_t mode)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b08a      	sub	sp, #40	; 0x28
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	4603      	mov	r3, r0
 8007ccc:	71fb      	strb	r3, [r7, #7]
  ErrorStatus ret_wert=ERROR;
 8007cce:	2300      	movs	r3, #0
 8007cd0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  static SPI2_Mode_t init_mode;
  GPIO_InitTypeDef  GPIO_InitStructure;
  SPI_InitTypeDef  SPI_InitStructure;

  // initialisierung darf nur einmal gemacht werden
  if(init_ok!=0) {
 8007cd4:	4b59      	ldr	r3, [pc, #356]	; (8007e3c <UB_SPI2_Init+0x178>)
 8007cd6:	781b      	ldrb	r3, [r3, #0]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d00a      	beq.n	8007cf2 <UB_SPI2_Init+0x2e>
    if(init_mode==mode) ret_wert=SUCCESS;
 8007cdc:	4b58      	ldr	r3, [pc, #352]	; (8007e40 <UB_SPI2_Init+0x17c>)
 8007cde:	781b      	ldrb	r3, [r3, #0]
 8007ce0:	79fa      	ldrb	r2, [r7, #7]
 8007ce2:	429a      	cmp	r2, r3
 8007ce4:	d102      	bne.n	8007cec <UB_SPI2_Init+0x28>
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    return(ret_wert);
 8007cec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007cf0:	e0a0      	b.n	8007e34 <UB_SPI2_Init+0x170>
  }

  // SPI-Clock enable
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2, ENABLE);  
 8007cf2:	2101      	movs	r1, #1
 8007cf4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007cf8:	f7f9 fec0 	bl	8001a7c <RCC_APB1PeriphClockCmd>

  // Clock Enable der Pins
  RCC_AHB1PeriphClockCmd(SPI2DEV.SCK.CLK, ENABLE);
 8007cfc:	4b51      	ldr	r3, [pc, #324]	; (8007e44 <UB_SPI2_Init+0x180>)
 8007cfe:	689b      	ldr	r3, [r3, #8]
 8007d00:	2101      	movs	r1, #1
 8007d02:	4618      	mov	r0, r3
 8007d04:	f7f9 fe9a 	bl	8001a3c <RCC_AHB1PeriphClockCmd>
  RCC_AHB1PeriphClockCmd(SPI2DEV.MOSI.CLK, ENABLE);
 8007d08:	4b4e      	ldr	r3, [pc, #312]	; (8007e44 <UB_SPI2_Init+0x180>)
 8007d0a:	699b      	ldr	r3, [r3, #24]
 8007d0c:	2101      	movs	r1, #1
 8007d0e:	4618      	mov	r0, r3
 8007d10:	f7f9 fe94 	bl	8001a3c <RCC_AHB1PeriphClockCmd>
  RCC_AHB1PeriphClockCmd(SPI2DEV.MISO.CLK, ENABLE);
 8007d14:	4b4b      	ldr	r3, [pc, #300]	; (8007e44 <UB_SPI2_Init+0x180>)
 8007d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d18:	2101      	movs	r1, #1
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	f7f9 fe8e 	bl	8001a3c <RCC_AHB1PeriphClockCmd>

  // SPI Alternative-Funktions mit den IO-Pins verbinden
  GPIO_PinAFConfig(SPI2DEV.SCK.PORT, SPI2DEV.SCK.SOURCE, GPIO_AF_SPI2);
 8007d20:	4b48      	ldr	r3, [pc, #288]	; (8007e44 <UB_SPI2_Init+0x180>)
 8007d22:	6818      	ldr	r0, [r3, #0]
 8007d24:	4b47      	ldr	r3, [pc, #284]	; (8007e44 <UB_SPI2_Init+0x180>)
 8007d26:	7b1b      	ldrb	r3, [r3, #12]
 8007d28:	b29b      	uxth	r3, r3
 8007d2a:	2205      	movs	r2, #5
 8007d2c:	4619      	mov	r1, r3
 8007d2e:	f7f9 fd13 	bl	8001758 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(SPI2DEV.MOSI.PORT, SPI2DEV.MOSI.SOURCE, GPIO_AF_SPI2);
 8007d32:	4b44      	ldr	r3, [pc, #272]	; (8007e44 <UB_SPI2_Init+0x180>)
 8007d34:	6918      	ldr	r0, [r3, #16]
 8007d36:	4b43      	ldr	r3, [pc, #268]	; (8007e44 <UB_SPI2_Init+0x180>)
 8007d38:	7f1b      	ldrb	r3, [r3, #28]
 8007d3a:	b29b      	uxth	r3, r3
 8007d3c:	2205      	movs	r2, #5
 8007d3e:	4619      	mov	r1, r3
 8007d40:	f7f9 fd0a 	bl	8001758 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(SPI2DEV.MISO.PORT, SPI2DEV.MISO.SOURCE, GPIO_AF_SPI2);
 8007d44:	4b3f      	ldr	r3, [pc, #252]	; (8007e44 <UB_SPI2_Init+0x180>)
 8007d46:	6a18      	ldr	r0, [r3, #32]
 8007d48:	4b3e      	ldr	r3, [pc, #248]	; (8007e44 <UB_SPI2_Init+0x180>)
 8007d4a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007d4e:	b29b      	uxth	r3, r3
 8007d50:	2205      	movs	r2, #5
 8007d52:	4619      	mov	r1, r3
 8007d54:	f7f9 fd00 	bl	8001758 <GPIO_PinAFConfig>

  // SPI als Alternative-Funktion mit PullDown
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8007d58:	2302      	movs	r3, #2
 8007d5a:	f887 3020 	strb.w	r3, [r7, #32]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8007d5e:	2302      	movs	r3, #2
 8007d60:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8007d64:	2300      	movs	r3, #0
 8007d66:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_DOWN;
 8007d6a:	2302      	movs	r3, #2
 8007d6c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  // SCK-Pin
  GPIO_InitStructure.GPIO_Pin = SPI2DEV.SCK.PIN;
 8007d70:	4b34      	ldr	r3, [pc, #208]	; (8007e44 <UB_SPI2_Init+0x180>)
 8007d72:	889b      	ldrh	r3, [r3, #4]
 8007d74:	61fb      	str	r3, [r7, #28]
  GPIO_Init(SPI2DEV.SCK.PORT, &GPIO_InitStructure);
 8007d76:	4b33      	ldr	r3, [pc, #204]	; (8007e44 <UB_SPI2_Init+0x180>)
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f107 021c 	add.w	r2, r7, #28
 8007d7e:	4611      	mov	r1, r2
 8007d80:	4618      	mov	r0, r3
 8007d82:	f7f9 fbf1 	bl	8001568 <GPIO_Init>
  // MOSI-Pin
  GPIO_InitStructure.GPIO_Pin = SPI2DEV.MOSI.PIN;
 8007d86:	4b2f      	ldr	r3, [pc, #188]	; (8007e44 <UB_SPI2_Init+0x180>)
 8007d88:	8a9b      	ldrh	r3, [r3, #20]
 8007d8a:	61fb      	str	r3, [r7, #28]
  GPIO_Init(SPI2DEV.MOSI.PORT, &GPIO_InitStructure);
 8007d8c:	4b2d      	ldr	r3, [pc, #180]	; (8007e44 <UB_SPI2_Init+0x180>)
 8007d8e:	691b      	ldr	r3, [r3, #16]
 8007d90:	f107 021c 	add.w	r2, r7, #28
 8007d94:	4611      	mov	r1, r2
 8007d96:	4618      	mov	r0, r3
 8007d98:	f7f9 fbe6 	bl	8001568 <GPIO_Init>
  // MISO-Pin
  GPIO_InitStructure.GPIO_Pin = SPI2DEV.MISO.PIN;
 8007d9c:	4b29      	ldr	r3, [pc, #164]	; (8007e44 <UB_SPI2_Init+0x180>)
 8007d9e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007da0:	61fb      	str	r3, [r7, #28]
  GPIO_Init(SPI2DEV.MISO.PORT, &GPIO_InitStructure);
 8007da2:	4b28      	ldr	r3, [pc, #160]	; (8007e44 <UB_SPI2_Init+0x180>)
 8007da4:	6a1b      	ldr	r3, [r3, #32]
 8007da6:	f107 021c 	add.w	r2, r7, #28
 8007daa:	4611      	mov	r1, r2
 8007dac:	4618      	mov	r0, r3
 8007dae:	f7f9 fbdb 	bl	8001568 <GPIO_Init>

  // SPI-Konfiguration
  SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8007db2:	2300      	movs	r3, #0
 8007db4:	813b      	strh	r3, [r7, #8]
  SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8007db6:	f44f 7382 	mov.w	r3, #260	; 0x104
 8007dba:	817b      	strh	r3, [r7, #10]
  SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	81bb      	strh	r3, [r7, #12]
  if(mode==SPI_MODE_0) {
 8007dc0:	79fb      	ldrb	r3, [r7, #7]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d104      	bne.n	8007dd0 <UB_SPI2_Init+0x10c>
    SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	81fb      	strh	r3, [r7, #14]
    SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	823b      	strh	r3, [r7, #16]
 8007dce:	e013      	b.n	8007df8 <UB_SPI2_Init+0x134>
  }else if(mode==SPI_MODE_1) {
 8007dd0:	79fb      	ldrb	r3, [r7, #7]
 8007dd2:	2b01      	cmp	r3, #1
 8007dd4:	d104      	bne.n	8007de0 <UB_SPI2_Init+0x11c>
    SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	81fb      	strh	r3, [r7, #14]
    SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 8007dda:	2301      	movs	r3, #1
 8007ddc:	823b      	strh	r3, [r7, #16]
 8007dde:	e00b      	b.n	8007df8 <UB_SPI2_Init+0x134>
  }else if(mode==SPI_MODE_2) {
 8007de0:	79fb      	ldrb	r3, [r7, #7]
 8007de2:	2b02      	cmp	r3, #2
 8007de4:	d104      	bne.n	8007df0 <UB_SPI2_Init+0x12c>
    SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 8007de6:	2302      	movs	r3, #2
 8007de8:	81fb      	strh	r3, [r7, #14]
    SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 8007dea:	2300      	movs	r3, #0
 8007dec:	823b      	strh	r3, [r7, #16]
 8007dee:	e003      	b.n	8007df8 <UB_SPI2_Init+0x134>
  }else {
    SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 8007df0:	2302      	movs	r3, #2
 8007df2:	81fb      	strh	r3, [r7, #14]
    SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 8007df4:	2301      	movs	r3, #1
 8007df6:	823b      	strh	r3, [r7, #16]
  }
  SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8007df8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007dfc:	827b      	strh	r3, [r7, #18]
  SPI_InitStructure.SPI_BaudRatePrescaler = SPI2_VORTEILER;
 8007dfe:	2328      	movs	r3, #40	; 0x28
 8007e00:	82bb      	strh	r3, [r7, #20]

  SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 8007e02:	2300      	movs	r3, #0
 8007e04:	82fb      	strh	r3, [r7, #22]
  SPI_InitStructure.SPI_CRCPolynomial = 7;
 8007e06:	2307      	movs	r3, #7
 8007e08:	833b      	strh	r3, [r7, #24]
  SPI_Init(SPI2, &SPI_InitStructure); 
 8007e0a:	f107 0308 	add.w	r3, r7, #8
 8007e0e:	4619      	mov	r1, r3
 8007e10:	480d      	ldr	r0, [pc, #52]	; (8007e48 <UB_SPI2_Init+0x184>)
 8007e12:	f7fa fac2 	bl	800239a <SPI_Init>

  // SPI enable
  SPI_Cmd(SPI2, ENABLE); 
 8007e16:	2101      	movs	r1, #1
 8007e18:	480b      	ldr	r0, [pc, #44]	; (8007e48 <UB_SPI2_Init+0x184>)
 8007e1a:	f7fa fb02 	bl	8002422 <SPI_Cmd>

  // init Mode speichern
  init_ok=1;
 8007e1e:	4b07      	ldr	r3, [pc, #28]	; (8007e3c <UB_SPI2_Init+0x178>)
 8007e20:	2201      	movs	r2, #1
 8007e22:	701a      	strb	r2, [r3, #0]
  init_mode=mode;
 8007e24:	4a06      	ldr	r2, [pc, #24]	; (8007e40 <UB_SPI2_Init+0x17c>)
 8007e26:	79fb      	ldrb	r3, [r7, #7]
 8007e28:	7013      	strb	r3, [r2, #0]
  ret_wert=SUCCESS;
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  return(ret_wert);
 8007e30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8007e34:	4618      	mov	r0, r3
 8007e36:	3728      	adds	r7, #40	; 0x28
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bd80      	pop	{r7, pc}
 8007e3c:	200009f9 	.word	0x200009f9
 8007e40:	200009fa 	.word	0x200009fa
 8007e44:	20000090 	.word	0x20000090
 8007e48:	40003800 	.word	0x40003800

08007e4c <UB_SPI2_SendByte>:
//--------------------------------------------------------------
// sendet und empfngt ein Byte per SPI2
// ChipSelect-Signal muss von rufender Funktion gemacht werden
//--------------------------------------------------------------
uint8_t UB_SPI2_SendByte(uint8_t wert)
{ 
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b084      	sub	sp, #16
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	4603      	mov	r3, r0
 8007e54:	71fb      	strb	r3, [r7, #7]
  uint8_t ret_wert=0;
 8007e56:	2300      	movs	r3, #0
 8007e58:	73fb      	strb	r3, [r7, #15]

  // warte bis senden fertig
  while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8007e5a:	bf00      	nop
 8007e5c:	2102      	movs	r1, #2
 8007e5e:	480f      	ldr	r0, [pc, #60]	; (8007e9c <UB_SPI2_SendByte+0x50>)
 8007e60:	f7fa fb1b 	bl	800249a <SPI_I2S_GetFlagStatus>
 8007e64:	4603      	mov	r3, r0
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d0f8      	beq.n	8007e5c <UB_SPI2_SendByte+0x10>

  // byte senden
  SPI_I2S_SendData(SPI2, wert);
 8007e6a:	79fb      	ldrb	r3, [r7, #7]
 8007e6c:	b29b      	uxth	r3, r3
 8007e6e:	4619      	mov	r1, r3
 8007e70:	480a      	ldr	r0, [pc, #40]	; (8007e9c <UB_SPI2_SendByte+0x50>)
 8007e72:	f7fa fb03 	bl	800247c <SPI_I2S_SendData>

  // warte bis empfang fertig
  while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET); 
 8007e76:	bf00      	nop
 8007e78:	2101      	movs	r1, #1
 8007e7a:	4808      	ldr	r0, [pc, #32]	; (8007e9c <UB_SPI2_SendByte+0x50>)
 8007e7c:	f7fa fb0d 	bl	800249a <SPI_I2S_GetFlagStatus>
 8007e80:	4603      	mov	r3, r0
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d0f8      	beq.n	8007e78 <UB_SPI2_SendByte+0x2c>

  // Daten einlesen
  ret_wert=SPI_I2S_ReceiveData(SPI2);
 8007e86:	4805      	ldr	r0, [pc, #20]	; (8007e9c <UB_SPI2_SendByte+0x50>)
 8007e88:	f7fa faeb 	bl	8002462 <SPI_I2S_ReceiveData>
 8007e8c:	4603      	mov	r3, r0
 8007e8e:	73fb      	strb	r3, [r7, #15]

  return(ret_wert);
 8007e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	3710      	adds	r7, #16
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bd80      	pop	{r7, pc}
 8007e9a:	bf00      	nop
 8007e9c:	40003800 	.word	0x40003800

08007ea0 <UB_USBDisk_Init>:
//--------------------------------------------------------------
// init der Hardware fuer die USB-Funktionen
// muss vor der Benutzung einmal gemacht werden
//--------------------------------------------------------------
void UB_USBDisk_Init(void)
{
 8007ea0:	b480      	push	{r7}
 8007ea2:	af00      	add	r7, sp, #0

}
 8007ea4:	bf00      	nop
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eac:	4770      	bx	lr

08007eae <USB_disk_initialize>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int USB_disk_initialize(void)
{
 8007eae:	b480      	push	{r7}
 8007eb0:	b083      	sub	sp, #12
 8007eb2:	af00      	add	r7, sp, #0
  int ret_wert=-1;
 8007eb4:	f04f 33ff 	mov.w	r3, #4294967295
 8007eb8:	607b      	str	r3, [r7, #4]

  return(ret_wert);
 8007eba:	687b      	ldr	r3, [r7, #4]
}
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	370c      	adds	r7, #12
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec6:	4770      	bx	lr

08007ec8 <USB_disk_status>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int USB_disk_status(void)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b083      	sub	sp, #12
 8007ecc:	af00      	add	r7, sp, #0
  int ret_wert=-1;
 8007ece:	f04f 33ff 	mov.w	r3, #4294967295
 8007ed2:	607b      	str	r3, [r7, #4]

  return(ret_wert);
 8007ed4:	687b      	ldr	r3, [r7, #4]
}
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	370c      	adds	r7, #12
 8007eda:	46bd      	mov	sp, r7
 8007edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee0:	4770      	bx	lr

08007ee2 <USB_disk_read>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int USB_disk_read(BYTE *buff, DWORD sector, BYTE count)
{
 8007ee2:	b480      	push	{r7}
 8007ee4:	b087      	sub	sp, #28
 8007ee6:	af00      	add	r7, sp, #0
 8007ee8:	60f8      	str	r0, [r7, #12]
 8007eea:	60b9      	str	r1, [r7, #8]
 8007eec:	4613      	mov	r3, r2
 8007eee:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 8007ef0:	f04f 33ff 	mov.w	r3, #4294967295
 8007ef4:	617b      	str	r3, [r7, #20]

  return(ret_wert);
 8007ef6:	697b      	ldr	r3, [r7, #20]
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	371c      	adds	r7, #28
 8007efc:	46bd      	mov	sp, r7
 8007efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f02:	4770      	bx	lr

08007f04 <USB_disk_write>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int USB_disk_write(const BYTE *buff, DWORD sector, BYTE count)
{
 8007f04:	b480      	push	{r7}
 8007f06:	b087      	sub	sp, #28
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	60f8      	str	r0, [r7, #12]
 8007f0c:	60b9      	str	r1, [r7, #8]
 8007f0e:	4613      	mov	r3, r2
 8007f10:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 8007f12:	f04f 33ff 	mov.w	r3, #4294967295
 8007f16:	617b      	str	r3, [r7, #20]

  return(ret_wert);
 8007f18:	697b      	ldr	r3, [r7, #20]
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	371c      	adds	r7, #28
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f24:	4770      	bx	lr

08007f26 <USB_disk_ioctl>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int USB_disk_ioctl(BYTE cmd, void *buff)
{
 8007f26:	b480      	push	{r7}
 8007f28:	b085      	sub	sp, #20
 8007f2a:	af00      	add	r7, sp, #0
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	6039      	str	r1, [r7, #0]
 8007f30:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 8007f32:	f04f 33ff 	mov.w	r3, #4294967295
 8007f36:	60fb      	str	r3, [r7, #12]

  return(ret_wert);
 8007f38:	68fb      	ldr	r3, [r7, #12]
}
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	3714      	adds	r7, #20
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f44:	4770      	bx	lr

08007f46 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8007f46:	b480      	push	{r7}
 8007f48:	af00      	add	r7, sp, #0
}
 8007f4a:	bf00      	nop
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f52:	4770      	bx	lr

08007f54 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8007f54:	b480      	push	{r7}
 8007f56:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8007f58:	e7fe      	b.n	8007f58 <HardFault_Handler+0x4>

08007f5a <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8007f5a:	b480      	push	{r7}
 8007f5c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8007f5e:	e7fe      	b.n	8007f5e <MemManage_Handler+0x4>

08007f60 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8007f60:	b480      	push	{r7}
 8007f62:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8007f64:	e7fe      	b.n	8007f64 <BusFault_Handler+0x4>

08007f66 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8007f66:	b480      	push	{r7}
 8007f68:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8007f6a:	e7fe      	b.n	8007f6a <UsageFault_Handler+0x4>

08007f6c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	af00      	add	r7, sp, #0
}
 8007f70:	bf00      	nop
 8007f72:	46bd      	mov	sp, r7
 8007f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f78:	4770      	bx	lr

08007f7a <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8007f7a:	b480      	push	{r7}
 8007f7c:	af00      	add	r7, sp, #0
}
 8007f7e:	bf00      	nop
 8007f80:	46bd      	mov	sp, r7
 8007f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f86:	4770      	bx	lr

08007f88 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	af00      	add	r7, sp, #0
}
 8007f8c:	bf00      	nop
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f94:	4770      	bx	lr

08007f96 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8007f96:	b580      	push	{r7, lr}
 8007f98:	af00      	add	r7, sp, #0
  TimingDelay_Decrement();
 8007f9a:	f7fd fd0d 	bl	80059b8 <TimingDelay_Decrement>
  sensar();
 8007f9e:	f7fd fbff 	bl	80057a0 <sensar>
}
 8007fa2:	bf00      	nop
 8007fa4:	bd80      	pop	{r7, pc}
	...

08007fa8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007fac:	4a16      	ldr	r2, [pc, #88]	; (8008008 <SystemInit+0x60>)
 8007fae:	4b16      	ldr	r3, [pc, #88]	; (8008008 <SystemInit+0x60>)
 8007fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fb4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007fb8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8007fbc:	4a13      	ldr	r2, [pc, #76]	; (800800c <SystemInit+0x64>)
 8007fbe:	4b13      	ldr	r3, [pc, #76]	; (800800c <SystemInit+0x64>)
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f043 0301 	orr.w	r3, r3, #1
 8007fc6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007fc8:	4b10      	ldr	r3, [pc, #64]	; (800800c <SystemInit+0x64>)
 8007fca:	2200      	movs	r2, #0
 8007fcc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8007fce:	4a0f      	ldr	r2, [pc, #60]	; (800800c <SystemInit+0x64>)
 8007fd0:	4b0e      	ldr	r3, [pc, #56]	; (800800c <SystemInit+0x64>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8007fd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007fdc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8007fde:	4b0b      	ldr	r3, [pc, #44]	; (800800c <SystemInit+0x64>)
 8007fe0:	4a0b      	ldr	r2, [pc, #44]	; (8008010 <SystemInit+0x68>)
 8007fe2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8007fe4:	4a09      	ldr	r2, [pc, #36]	; (800800c <SystemInit+0x64>)
 8007fe6:	4b09      	ldr	r3, [pc, #36]	; (800800c <SystemInit+0x64>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007fee:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8007ff0:	4b06      	ldr	r3, [pc, #24]	; (800800c <SystemInit+0x64>)
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8007ff6:	f000 f80d 	bl	8008014 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007ffa:	4b03      	ldr	r3, [pc, #12]	; (8008008 <SystemInit+0x60>)
 8007ffc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008000:	609a      	str	r2, [r3, #8]
#endif
}
 8008002:	bf00      	nop
 8008004:	bd80      	pop	{r7, pc}
 8008006:	bf00      	nop
 8008008:	e000ed00 	.word	0xe000ed00
 800800c:	40023800 	.word	0x40023800
 8008010:	24003010 	.word	0x24003010

08008014 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8008014:	b480      	push	{r7}
 8008016:	b083      	sub	sp, #12
 8008018:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800801a:	2300      	movs	r3, #0
 800801c:	607b      	str	r3, [r7, #4]
 800801e:	2300      	movs	r3, #0
 8008020:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8008022:	4a36      	ldr	r2, [pc, #216]	; (80080fc <SetSysClock+0xe8>)
 8008024:	4b35      	ldr	r3, [pc, #212]	; (80080fc <SetSysClock+0xe8>)
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800802c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800802e:	4b33      	ldr	r3, [pc, #204]	; (80080fc <SetSysClock+0xe8>)
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008036:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	3301      	adds	r3, #1
 800803c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d103      	bne.n	800804c <SetSysClock+0x38>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800804a:	d1f0      	bne.n	800802e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800804c:	4b2b      	ldr	r3, [pc, #172]	; (80080fc <SetSysClock+0xe8>)
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008054:	2b00      	cmp	r3, #0
 8008056:	d002      	beq.n	800805e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8008058:	2301      	movs	r3, #1
 800805a:	603b      	str	r3, [r7, #0]
 800805c:	e001      	b.n	8008062 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800805e:	2300      	movs	r3, #0
 8008060:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	2b01      	cmp	r3, #1
 8008066:	d142      	bne.n	80080ee <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8008068:	4a24      	ldr	r2, [pc, #144]	; (80080fc <SetSysClock+0xe8>)
 800806a:	4b24      	ldr	r3, [pc, #144]	; (80080fc <SetSysClock+0xe8>)
 800806c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800806e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008072:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8008074:	4a22      	ldr	r2, [pc, #136]	; (8008100 <SetSysClock+0xec>)
 8008076:	4b22      	ldr	r3, [pc, #136]	; (8008100 <SetSysClock+0xec>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800807e:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8008080:	4a1e      	ldr	r2, [pc, #120]	; (80080fc <SetSysClock+0xe8>)
 8008082:	4b1e      	ldr	r3, [pc, #120]	; (80080fc <SetSysClock+0xe8>)
 8008084:	689b      	ldr	r3, [r3, #8]
 8008086:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8008088:	4a1c      	ldr	r2, [pc, #112]	; (80080fc <SetSysClock+0xe8>)
 800808a:	4b1c      	ldr	r3, [pc, #112]	; (80080fc <SetSysClock+0xe8>)
 800808c:	689b      	ldr	r3, [r3, #8]
 800808e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008092:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8008094:	4a19      	ldr	r2, [pc, #100]	; (80080fc <SetSysClock+0xe8>)
 8008096:	4b19      	ldr	r3, [pc, #100]	; (80080fc <SetSysClock+0xe8>)
 8008098:	689b      	ldr	r3, [r3, #8]
 800809a:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800809e:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80080a0:	4b16      	ldr	r3, [pc, #88]	; (80080fc <SetSysClock+0xe8>)
 80080a2:	4a18      	ldr	r2, [pc, #96]	; (8008104 <SetSysClock+0xf0>)
 80080a4:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80080a6:	4a15      	ldr	r2, [pc, #84]	; (80080fc <SetSysClock+0xe8>)
 80080a8:	4b14      	ldr	r3, [pc, #80]	; (80080fc <SetSysClock+0xe8>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80080b0:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80080b2:	bf00      	nop
 80080b4:	4b11      	ldr	r3, [pc, #68]	; (80080fc <SetSysClock+0xe8>)
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d0f9      	beq.n	80080b4 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80080c0:	4b11      	ldr	r3, [pc, #68]	; (8008108 <SetSysClock+0xf4>)
 80080c2:	f240 6205 	movw	r2, #1541	; 0x605
 80080c6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80080c8:	4a0c      	ldr	r2, [pc, #48]	; (80080fc <SetSysClock+0xe8>)
 80080ca:	4b0c      	ldr	r3, [pc, #48]	; (80080fc <SetSysClock+0xe8>)
 80080cc:	689b      	ldr	r3, [r3, #8]
 80080ce:	f023 0303 	bic.w	r3, r3, #3
 80080d2:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80080d4:	4a09      	ldr	r2, [pc, #36]	; (80080fc <SetSysClock+0xe8>)
 80080d6:	4b09      	ldr	r3, [pc, #36]	; (80080fc <SetSysClock+0xe8>)
 80080d8:	689b      	ldr	r3, [r3, #8]
 80080da:	f043 0302 	orr.w	r3, r3, #2
 80080de:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80080e0:	bf00      	nop
 80080e2:	4b06      	ldr	r3, [pc, #24]	; (80080fc <SetSysClock+0xe8>)
 80080e4:	689b      	ldr	r3, [r3, #8]
 80080e6:	f003 030c 	and.w	r3, r3, #12
 80080ea:	2b08      	cmp	r3, #8
 80080ec:	d1f9      	bne.n	80080e2 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80080ee:	bf00      	nop
 80080f0:	370c      	adds	r7, #12
 80080f2:	46bd      	mov	sp, r7
 80080f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f8:	4770      	bx	lr
 80080fa:	bf00      	nop
 80080fc:	40023800 	.word	0x40023800
 8008100:	40007000 	.word	0x40007000
 8008104:	07405408 	.word	0x07405408
 8008108:	40023c00 	.word	0x40023c00

0800810c <TM_RTC_Init>:
uint8_t TM_RTC_Months[2][12] = {
	{31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31},	/* Not leap year */
	{31, 29, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31}	/* Leap year */
};

uint32_t TM_RTC_Init(TM_RTC_ClockSource_t source) {
 800810c:	b580      	push	{r7, lr}
 800810e:	b088      	sub	sp, #32
 8008110:	af00      	add	r7, sp, #0
 8008112:	4603      	mov	r3, r0
 8008114:	71fb      	strb	r3, [r7, #7]
	uint32_t status;
	uint8_t stat = 1;
 8008116:	2301      	movs	r3, #1
 8008118:	77fb      	strb	r3, [r7, #31]
	TM_RTC_t datatime;
	
	/* Enable PWR peripheral clock */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR, ENABLE);
 800811a:	2101      	movs	r1, #1
 800811c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8008120:	f7f9 fcac 	bl	8001a7c <RCC_APB1PeriphClockCmd>

	/* Allow access to BKP Domain */
	PWR_BackupAccessCmd(ENABLE);
 8008124:	2001      	movs	r0, #1
 8008126:	f7f9 fb61 	bl	80017ec <PWR_BackupAccessCmd>
	
	/* Get RTC status */
	status = RTC_ReadBackupRegister(RTC_STATUS_REG);
 800812a:	2013      	movs	r0, #19
 800812c:	f7fa f854 	bl	80021d8 <RTC_ReadBackupRegister>
 8008130:	61b8      	str	r0, [r7, #24]
	
	if (status == RTC_STATUS_TIME_OK) {
 8008132:	69bb      	ldr	r3, [r7, #24]
 8008134:	f244 3221 	movw	r2, #17185	; 0x4321
 8008138:	4293      	cmp	r3, r2
 800813a:	d120      	bne.n	800817e <TM_RTC_Init+0x72>
		TM_RTC_Status = RTC_STATUS_TIME_OK;
 800813c:	4b39      	ldr	r3, [pc, #228]	; (8008224 <TM_RTC_Init+0x118>)
 800813e:	f244 3221 	movw	r2, #17185	; 0x4321
 8008142:	601a      	str	r2, [r3, #0]
		
		/* Start internal clock if we choose internal clock */
		if (source == TM_RTC_ClockSource_Internal) {
 8008144:	79fb      	ldrb	r3, [r7, #7]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d102      	bne.n	8008150 <TM_RTC_Init+0x44>
			TM_RTC_Config(TM_RTC_ClockSource_Internal);
 800814a:	2000      	movs	r0, #0
 800814c:	f000 fa00 	bl	8008550 <TM_RTC_Config>
		}
		
		/* Disable write protection */
		RTC_WriteProtectionCmd(DISABLE);
 8008150:	2000      	movs	r0, #0
 8008152:	f7f9 fd49 	bl	8001be8 <RTC_WriteProtectionCmd>

		/* Wait for RTC APB registers synchronisation (needed after start-up from Reset) */
		RTC_WaitForSynchro();
 8008156:	f7f9 fdab 	bl	8001cb0 <RTC_WaitForSynchro>

		/* Enable write protection */
		RTC_WriteProtectionCmd(ENABLE);
 800815a:	2001      	movs	r0, #1
 800815c:	f7f9 fd44 	bl	8001be8 <RTC_WriteProtectionCmd>
		
		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 8008160:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8008164:	f7fa f8c2 	bl	80022ec <RTC_ClearITPendingBit>
		EXTI->PR = 0x00400000;
 8008168:	4b2f      	ldr	r3, [pc, #188]	; (8008228 <TM_RTC_Init+0x11c>)
 800816a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800816e:	615a      	str	r2, [r3, #20]
		
		/* Get date and time */
		TM_RTC_GetDateTime(&datatime, TM_RTC_Format_BIN);
 8008170:	f107 0308 	add.w	r3, r7, #8
 8008174:	2100      	movs	r1, #0
 8008176:	4618      	mov	r0, r3
 8008178:	f000 f99a 	bl	80084b0 <TM_RTC_GetDateTime>
 800817c:	e046      	b.n	800820c <TM_RTC_Init+0x100>
	} else if (status == RTC_STATUS_INIT_OK) {
 800817e:	69bb      	ldr	r3, [r7, #24]
 8008180:	f241 2234 	movw	r2, #4660	; 0x1234
 8008184:	4293      	cmp	r3, r2
 8008186:	d120      	bne.n	80081ca <TM_RTC_Init+0xbe>
		TM_RTC_Status = RTC_STATUS_INIT_OK;
 8008188:	4b26      	ldr	r3, [pc, #152]	; (8008224 <TM_RTC_Init+0x118>)
 800818a:	f241 2234 	movw	r2, #4660	; 0x1234
 800818e:	601a      	str	r2, [r3, #0]
		
		/* Start internal clock if we choose internal clock */
		if (source == TM_RTC_ClockSource_Internal) {
 8008190:	79fb      	ldrb	r3, [r7, #7]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d102      	bne.n	800819c <TM_RTC_Init+0x90>
			TM_RTC_Config(TM_RTC_ClockSource_Internal);
 8008196:	2000      	movs	r0, #0
 8008198:	f000 f9da 	bl	8008550 <TM_RTC_Config>
		}
		
		/* Disable write protection */
		RTC_WriteProtectionCmd(DISABLE);
 800819c:	2000      	movs	r0, #0
 800819e:	f7f9 fd23 	bl	8001be8 <RTC_WriteProtectionCmd>

		/* Wait for RTC APB registers synchronisation (needed after start-up from Reset) */
		RTC_WaitForSynchro();
 80081a2:	f7f9 fd85 	bl	8001cb0 <RTC_WaitForSynchro>

		/* Enable write protection */
		RTC_WriteProtectionCmd(ENABLE);
 80081a6:	2001      	movs	r0, #1
 80081a8:	f7f9 fd1e 	bl	8001be8 <RTC_WriteProtectionCmd>

		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 80081ac:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80081b0:	f7fa f89c 	bl	80022ec <RTC_ClearITPendingBit>
		EXTI->PR = 0x00400000;
 80081b4:	4b1c      	ldr	r3, [pc, #112]	; (8008228 <TM_RTC_Init+0x11c>)
 80081b6:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80081ba:	615a      	str	r2, [r3, #20]
		
		/* Get date and time */
		TM_RTC_GetDateTime(&datatime, TM_RTC_Format_BIN);
 80081bc:	f107 0308 	add.w	r3, r7, #8
 80081c0:	2100      	movs	r1, #0
 80081c2:	4618      	mov	r0, r3
 80081c4:	f000 f974 	bl	80084b0 <TM_RTC_GetDateTime>
 80081c8:	e020      	b.n	800820c <TM_RTC_Init+0x100>
	} else {
		TM_RTC_Status = RTC_STATUS_ZERO;
 80081ca:	4b16      	ldr	r3, [pc, #88]	; (8008224 <TM_RTC_Init+0x118>)
 80081cc:	2200      	movs	r2, #0
 80081ce:	601a      	str	r2, [r3, #0]
		/* Return status = 0 -> RTC Never initialized before */
		stat = RTC_STATUS_ZERO;
 80081d0:	2300      	movs	r3, #0
 80081d2:	77fb      	strb	r3, [r7, #31]
		/* Config RTC */
		TM_RTC_Config(source);
 80081d4:	79fb      	ldrb	r3, [r7, #7]
 80081d6:	4618      	mov	r0, r3
 80081d8:	f000 f9ba 	bl	8008550 <TM_RTC_Config>
		
		/* Set date and time */
		datatime.date = 1;
 80081dc:	2301      	movs	r3, #1
 80081de:	73fb      	strb	r3, [r7, #15]
		datatime.day = 1;
 80081e0:	2301      	movs	r3, #1
 80081e2:	73bb      	strb	r3, [r7, #14]
		datatime.month = 1;
 80081e4:	2301      	movs	r3, #1
 80081e6:	743b      	strb	r3, [r7, #16]
		datatime.year = 0;
 80081e8:	2300      	movs	r3, #0
 80081ea:	747b      	strb	r3, [r7, #17]
		datatime.hours = 0;
 80081ec:	2300      	movs	r3, #0
 80081ee:	737b      	strb	r3, [r7, #13]
		datatime.minutes = 0;
 80081f0:	2300      	movs	r3, #0
 80081f2:	733b      	strb	r3, [r7, #12]
		datatime.seconds = 0;
 80081f4:	2300      	movs	r3, #0
 80081f6:	723b      	strb	r3, [r7, #8]
		
		/* Set date and time */
		TM_RTC_SetDateTime(&datatime, TM_RTC_Format_BIN);
 80081f8:	f107 0308 	add.w	r3, r7, #8
 80081fc:	2100      	movs	r1, #0
 80081fe:	4618      	mov	r0, r3
 8008200:	f000 f814 	bl	800822c <TM_RTC_SetDateTime>
		
		/* Initialized OK */
		TM_RTC_Status = RTC_STATUS_INIT_OK;
 8008204:	4b07      	ldr	r3, [pc, #28]	; (8008224 <TM_RTC_Init+0x118>)
 8008206:	f241 2234 	movw	r2, #4660	; 0x1234
 800820a:	601a      	str	r2, [r3, #0]
	}
	/* If first time initialized */
	if (stat == RTC_STATUS_ZERO) {
 800820c:	7ffb      	ldrb	r3, [r7, #31]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d101      	bne.n	8008216 <TM_RTC_Init+0x10a>
		return 0;
 8008212:	2300      	movs	r3, #0
 8008214:	e001      	b.n	800821a <TM_RTC_Init+0x10e>
	}
	return TM_RTC_Status;
 8008216:	4b03      	ldr	r3, [pc, #12]	; (8008224 <TM_RTC_Init+0x118>)
 8008218:	681b      	ldr	r3, [r3, #0]
}
 800821a:	4618      	mov	r0, r3
 800821c:	3720      	adds	r7, #32
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}
 8008222:	bf00      	nop
 8008224:	200009fc 	.word	0x200009fc
 8008228:	40013c00 	.word	0x40013c00

0800822c <TM_RTC_SetDateTime>:

TM_RTC_Result_t TM_RTC_SetDateTime(TM_RTC_t* data, TM_RTC_Format_t format) {
 800822c:	b590      	push	{r4, r7, lr}
 800822e:	b087      	sub	sp, #28
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
 8008234:	460b      	mov	r3, r1
 8008236:	70fb      	strb	r3, [r7, #3]
	TM_RTC_t tmp;
	
	/* Check date and time validation */
	if (format == TM_RTC_Format_BCD) {
 8008238:	78fb      	ldrb	r3, [r7, #3]
 800823a:	2b01      	cmp	r3, #1
 800823c:	d177      	bne.n	800832e <TM_RTC_SetDateTime+0x102>
		tmp.date = RTC_BCD2BIN(data->date);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	79db      	ldrb	r3, [r3, #7]
 8008242:	091b      	lsrs	r3, r3, #4
 8008244:	b2db      	uxtb	r3, r3
 8008246:	461a      	mov	r2, r3
 8008248:	0092      	lsls	r2, r2, #2
 800824a:	4413      	add	r3, r2
 800824c:	005b      	lsls	r3, r3, #1
 800824e:	b2da      	uxtb	r2, r3
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	79db      	ldrb	r3, [r3, #7]
 8008254:	f003 030f 	and.w	r3, r3, #15
 8008258:	b2db      	uxtb	r3, r3
 800825a:	4413      	add	r3, r2
 800825c:	b2db      	uxtb	r3, r3
 800825e:	73fb      	strb	r3, [r7, #15]
		tmp.month = RTC_BCD2BIN(data->month);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	7a1b      	ldrb	r3, [r3, #8]
 8008264:	091b      	lsrs	r3, r3, #4
 8008266:	b2db      	uxtb	r3, r3
 8008268:	461a      	mov	r2, r3
 800826a:	0092      	lsls	r2, r2, #2
 800826c:	4413      	add	r3, r2
 800826e:	005b      	lsls	r3, r3, #1
 8008270:	b2da      	uxtb	r2, r3
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	7a1b      	ldrb	r3, [r3, #8]
 8008276:	f003 030f 	and.w	r3, r3, #15
 800827a:	b2db      	uxtb	r3, r3
 800827c:	4413      	add	r3, r2
 800827e:	b2db      	uxtb	r3, r3
 8008280:	743b      	strb	r3, [r7, #16]
		tmp.year = RTC_BCD2BIN(data->year);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	7a5b      	ldrb	r3, [r3, #9]
 8008286:	091b      	lsrs	r3, r3, #4
 8008288:	b2db      	uxtb	r3, r3
 800828a:	461a      	mov	r2, r3
 800828c:	0092      	lsls	r2, r2, #2
 800828e:	4413      	add	r3, r2
 8008290:	005b      	lsls	r3, r3, #1
 8008292:	b2da      	uxtb	r2, r3
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	7a5b      	ldrb	r3, [r3, #9]
 8008298:	f003 030f 	and.w	r3, r3, #15
 800829c:	b2db      	uxtb	r3, r3
 800829e:	4413      	add	r3, r2
 80082a0:	b2db      	uxtb	r3, r3
 80082a2:	747b      	strb	r3, [r7, #17]
		tmp.hours = RTC_BCD2BIN(data->hours);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	795b      	ldrb	r3, [r3, #5]
 80082a8:	091b      	lsrs	r3, r3, #4
 80082aa:	b2db      	uxtb	r3, r3
 80082ac:	461a      	mov	r2, r3
 80082ae:	0092      	lsls	r2, r2, #2
 80082b0:	4413      	add	r3, r2
 80082b2:	005b      	lsls	r3, r3, #1
 80082b4:	b2da      	uxtb	r2, r3
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	795b      	ldrb	r3, [r3, #5]
 80082ba:	f003 030f 	and.w	r3, r3, #15
 80082be:	b2db      	uxtb	r3, r3
 80082c0:	4413      	add	r3, r2
 80082c2:	b2db      	uxtb	r3, r3
 80082c4:	737b      	strb	r3, [r7, #13]
		tmp.minutes = RTC_BCD2BIN(data->minutes);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	791b      	ldrb	r3, [r3, #4]
 80082ca:	091b      	lsrs	r3, r3, #4
 80082cc:	b2db      	uxtb	r3, r3
 80082ce:	461a      	mov	r2, r3
 80082d0:	0092      	lsls	r2, r2, #2
 80082d2:	4413      	add	r3, r2
 80082d4:	005b      	lsls	r3, r3, #1
 80082d6:	b2da      	uxtb	r2, r3
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	791b      	ldrb	r3, [r3, #4]
 80082dc:	f003 030f 	and.w	r3, r3, #15
 80082e0:	b2db      	uxtb	r3, r3
 80082e2:	4413      	add	r3, r2
 80082e4:	b2db      	uxtb	r3, r3
 80082e6:	733b      	strb	r3, [r7, #12]
		tmp.seconds = RTC_BCD2BIN(data->seconds);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	781b      	ldrb	r3, [r3, #0]
 80082ec:	091b      	lsrs	r3, r3, #4
 80082ee:	b2db      	uxtb	r3, r3
 80082f0:	461a      	mov	r2, r3
 80082f2:	0092      	lsls	r2, r2, #2
 80082f4:	4413      	add	r3, r2
 80082f6:	005b      	lsls	r3, r3, #1
 80082f8:	b2da      	uxtb	r2, r3
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	781b      	ldrb	r3, [r3, #0]
 80082fe:	f003 030f 	and.w	r3, r3, #15
 8008302:	b2db      	uxtb	r3, r3
 8008304:	4413      	add	r3, r2
 8008306:	b2db      	uxtb	r3, r3
 8008308:	723b      	strb	r3, [r7, #8]
		tmp.day = RTC_BCD2BIN(data->day);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	799b      	ldrb	r3, [r3, #6]
 800830e:	091b      	lsrs	r3, r3, #4
 8008310:	b2db      	uxtb	r3, r3
 8008312:	461a      	mov	r2, r3
 8008314:	0092      	lsls	r2, r2, #2
 8008316:	4413      	add	r3, r2
 8008318:	005b      	lsls	r3, r3, #1
 800831a:	b2da      	uxtb	r2, r3
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	799b      	ldrb	r3, [r3, #6]
 8008320:	f003 030f 	and.w	r3, r3, #15
 8008324:	b2db      	uxtb	r3, r3
 8008326:	4413      	add	r3, r2
 8008328:	b2db      	uxtb	r3, r3
 800832a:	73bb      	strb	r3, [r7, #14]
 800832c:	e014      	b.n	8008358 <TM_RTC_SetDateTime+0x12c>
	} else {
		tmp.date = data->date;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	79db      	ldrb	r3, [r3, #7]
 8008332:	73fb      	strb	r3, [r7, #15]
		tmp.month = data->month;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	7a1b      	ldrb	r3, [r3, #8]
 8008338:	743b      	strb	r3, [r7, #16]
		tmp.year = data->year;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	7a5b      	ldrb	r3, [r3, #9]
 800833e:	747b      	strb	r3, [r7, #17]
		tmp.hours = data->hours;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	795b      	ldrb	r3, [r3, #5]
 8008344:	737b      	strb	r3, [r7, #13]
		tmp.minutes = data->minutes;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	791b      	ldrb	r3, [r3, #4]
 800834a:	733b      	strb	r3, [r7, #12]
		tmp.seconds = data->seconds;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	781b      	ldrb	r3, [r3, #0]
 8008350:	723b      	strb	r3, [r7, #8]
		tmp.day = data->day;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	799b      	ldrb	r3, [r3, #6]
 8008356:	73bb      	strb	r3, [r7, #14]
	}
	
	/* Check year and month */
	if (
		tmp.year > 99 || 
 8008358:	7c7b      	ldrb	r3, [r7, #17]
	if (
 800835a:	2b63      	cmp	r3, #99	; 0x63
 800835c:	d84b      	bhi.n	80083f6 <TM_RTC_SetDateTime+0x1ca>
		tmp.month == 0 || 
 800835e:	7c3b      	ldrb	r3, [r7, #16]
		tmp.year > 99 || 
 8008360:	2b00      	cmp	r3, #0
 8008362:	d048      	beq.n	80083f6 <TM_RTC_SetDateTime+0x1ca>
		tmp.month > 12 ||
 8008364:	7c3b      	ldrb	r3, [r7, #16]
		tmp.month == 0 || 
 8008366:	2b0c      	cmp	r3, #12
 8008368:	d845      	bhi.n	80083f6 <TM_RTC_SetDateTime+0x1ca>
		tmp.date == 0 ||
 800836a:	7bfb      	ldrb	r3, [r7, #15]
		tmp.month > 12 ||
 800836c:	2b00      	cmp	r3, #0
 800836e:	d042      	beq.n	80083f6 <TM_RTC_SetDateTime+0x1ca>
		tmp.date > TM_RTC_Months[RTC_LEAP_YEAR(2000 + tmp.year) ? 1 : 0][tmp.month - 1] ||
 8008370:	7bf9      	ldrb	r1, [r7, #15]
 8008372:	7c7b      	ldrb	r3, [r7, #17]
 8008374:	f003 0303 	and.w	r3, r3, #3
 8008378:	2b00      	cmp	r3, #0
 800837a:	d10e      	bne.n	800839a <TM_RTC_SetDateTime+0x16e>
 800837c:	7c7b      	ldrb	r3, [r7, #17]
 800837e:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
 8008382:	4b45      	ldr	r3, [pc, #276]	; (8008498 <TM_RTC_SetDateTime+0x26c>)
 8008384:	fb83 0302 	smull	r0, r3, r3, r2
 8008388:	1158      	asrs	r0, r3, #5
 800838a:	17d3      	asrs	r3, r2, #31
 800838c:	1ac3      	subs	r3, r0, r3
 800838e:	2064      	movs	r0, #100	; 0x64
 8008390:	fb00 f303 	mul.w	r3, r0, r3
 8008394:	1ad3      	subs	r3, r2, r3
 8008396:	2b00      	cmp	r3, #0
 8008398:	d10f      	bne.n	80083ba <TM_RTC_SetDateTime+0x18e>
 800839a:	7c7b      	ldrb	r3, [r7, #17]
 800839c:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
 80083a0:	4b3d      	ldr	r3, [pc, #244]	; (8008498 <TM_RTC_SetDateTime+0x26c>)
 80083a2:	fb83 0302 	smull	r0, r3, r3, r2
 80083a6:	11d8      	asrs	r0, r3, #7
 80083a8:	17d3      	asrs	r3, r2, #31
 80083aa:	1ac3      	subs	r3, r0, r3
 80083ac:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80083b0:	fb00 f303 	mul.w	r3, r0, r3
 80083b4:	1ad3      	subs	r3, r2, r3
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d101      	bne.n	80083be <TM_RTC_SetDateTime+0x192>
 80083ba:	2201      	movs	r2, #1
 80083bc:	e000      	b.n	80083c0 <TM_RTC_SetDateTime+0x194>
 80083be:	2200      	movs	r2, #0
 80083c0:	7c3b      	ldrb	r3, [r7, #16]
 80083c2:	1e58      	subs	r0, r3, #1
 80083c4:	4c35      	ldr	r4, [pc, #212]	; (800849c <TM_RTC_SetDateTime+0x270>)
 80083c6:	4613      	mov	r3, r2
 80083c8:	005b      	lsls	r3, r3, #1
 80083ca:	4413      	add	r3, r2
 80083cc:	009b      	lsls	r3, r3, #2
 80083ce:	4423      	add	r3, r4
 80083d0:	4403      	add	r3, r0
 80083d2:	781b      	ldrb	r3, [r3, #0]
		tmp.date == 0 ||
 80083d4:	4299      	cmp	r1, r3
 80083d6:	d80e      	bhi.n	80083f6 <TM_RTC_SetDateTime+0x1ca>
		tmp.hours > 23 ||
 80083d8:	7b7b      	ldrb	r3, [r7, #13]
		tmp.date > TM_RTC_Months[RTC_LEAP_YEAR(2000 + tmp.year) ? 1 : 0][tmp.month - 1] ||
 80083da:	2b17      	cmp	r3, #23
 80083dc:	d80b      	bhi.n	80083f6 <TM_RTC_SetDateTime+0x1ca>
		tmp.minutes > 59 ||
 80083de:	7b3b      	ldrb	r3, [r7, #12]
		tmp.hours > 23 ||
 80083e0:	2b3b      	cmp	r3, #59	; 0x3b
 80083e2:	d808      	bhi.n	80083f6 <TM_RTC_SetDateTime+0x1ca>
		tmp.seconds > 59 ||
 80083e4:	7a3b      	ldrb	r3, [r7, #8]
		tmp.minutes > 59 ||
 80083e6:	2b3b      	cmp	r3, #59	; 0x3b
 80083e8:	d805      	bhi.n	80083f6 <TM_RTC_SetDateTime+0x1ca>
		tmp.day == 0 ||
 80083ea:	7bbb      	ldrb	r3, [r7, #14]
		tmp.seconds > 59 ||
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d002      	beq.n	80083f6 <TM_RTC_SetDateTime+0x1ca>
		tmp.day > 7
 80083f0:	7bbb      	ldrb	r3, [r7, #14]
		tmp.day == 0 ||
 80083f2:	2b07      	cmp	r3, #7
 80083f4:	d901      	bls.n	80083fa <TM_RTC_SetDateTime+0x1ce>
	) {
		/* Invalid date */
		return TM_RTC_Result_Error; 
 80083f6:	2301      	movs	r3, #1
 80083f8:	e04a      	b.n	8008490 <TM_RTC_SetDateTime+0x264>
	}
	
	/* Fill time */
	RTC_TimeStruct.RTC_Hours = data->hours;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	795a      	ldrb	r2, [r3, #5]
 80083fe:	4b28      	ldr	r3, [pc, #160]	; (80084a0 <TM_RTC_SetDateTime+0x274>)
 8008400:	701a      	strb	r2, [r3, #0]
	RTC_TimeStruct.RTC_Minutes = data->minutes;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	791a      	ldrb	r2, [r3, #4]
 8008406:	4b26      	ldr	r3, [pc, #152]	; (80084a0 <TM_RTC_SetDateTime+0x274>)
 8008408:	705a      	strb	r2, [r3, #1]
	RTC_TimeStruct.RTC_Seconds = data->seconds;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	781a      	ldrb	r2, [r3, #0]
 800840e:	4b24      	ldr	r3, [pc, #144]	; (80084a0 <TM_RTC_SetDateTime+0x274>)
 8008410:	709a      	strb	r2, [r3, #2]
	/* Fill date */
	RTC_DateStruct.RTC_Date = data->date;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	79da      	ldrb	r2, [r3, #7]
 8008416:	4b23      	ldr	r3, [pc, #140]	; (80084a4 <TM_RTC_SetDateTime+0x278>)
 8008418:	709a      	strb	r2, [r3, #2]
	RTC_DateStruct.RTC_Month = data->month;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	7a1a      	ldrb	r2, [r3, #8]
 800841e:	4b21      	ldr	r3, [pc, #132]	; (80084a4 <TM_RTC_SetDateTime+0x278>)
 8008420:	705a      	strb	r2, [r3, #1]
	RTC_DateStruct.RTC_Year = data->year;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	7a5a      	ldrb	r2, [r3, #9]
 8008426:	4b1f      	ldr	r3, [pc, #124]	; (80084a4 <TM_RTC_SetDateTime+0x278>)
 8008428:	70da      	strb	r2, [r3, #3]
	RTC_DateStruct.RTC_WeekDay = data->day;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	799a      	ldrb	r2, [r3, #6]
 800842e:	4b1d      	ldr	r3, [pc, #116]	; (80084a4 <TM_RTC_SetDateTime+0x278>)
 8008430:	701a      	strb	r2, [r3, #0]
	
	/* Set the RTC time base to 1s and hours format to 24h */
	RTC_InitStruct.RTC_HourFormat = RTC_HourFormat_24;
 8008432:	4b1d      	ldr	r3, [pc, #116]	; (80084a8 <TM_RTC_SetDateTime+0x27c>)
 8008434:	2200      	movs	r2, #0
 8008436:	601a      	str	r2, [r3, #0]
	RTC_InitStruct.RTC_AsynchPrediv = RTC_ASYNC_PREDIV;
 8008438:	4b1b      	ldr	r3, [pc, #108]	; (80084a8 <TM_RTC_SetDateTime+0x27c>)
 800843a:	221f      	movs	r2, #31
 800843c:	605a      	str	r2, [r3, #4]
	RTC_InitStruct.RTC_SynchPrediv = RTC_SYNC_PREDIV;
 800843e:	4b1a      	ldr	r3, [pc, #104]	; (80084a8 <TM_RTC_SetDateTime+0x27c>)
 8008440:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8008444:	609a      	str	r2, [r3, #8]
	RTC_Init(&RTC_InitStruct);
 8008446:	4818      	ldr	r0, [pc, #96]	; (80084a8 <TM_RTC_SetDateTime+0x27c>)
 8008448:	f7f9 fb92 	bl	8001b70 <RTC_Init>

	/* Set time */
	if (format == TM_RTC_Format_BCD) {
 800844c:	78fb      	ldrb	r3, [r7, #3]
 800844e:	2b01      	cmp	r3, #1
 8008450:	d104      	bne.n	800845c <TM_RTC_SetDateTime+0x230>
		RTC_SetTime(RTC_Format_BCD, &RTC_TimeStruct);
 8008452:	4913      	ldr	r1, [pc, #76]	; (80084a0 <TM_RTC_SetDateTime+0x274>)
 8008454:	2001      	movs	r0, #1
 8008456:	f7f9 fc67 	bl	8001d28 <RTC_SetTime>
 800845a:	e003      	b.n	8008464 <TM_RTC_SetDateTime+0x238>
	} else {
		RTC_SetTime(RTC_Format_BIN, &RTC_TimeStruct);
 800845c:	4910      	ldr	r1, [pc, #64]	; (80084a0 <TM_RTC_SetDateTime+0x274>)
 800845e:	2000      	movs	r0, #0
 8008460:	f7f9 fc62 	bl	8001d28 <RTC_SetTime>
	}
	
	/* Set date */
	if (format == TM_RTC_Format_BCD) {
 8008464:	78fb      	ldrb	r3, [r7, #3]
 8008466:	2b01      	cmp	r3, #1
 8008468:	d104      	bne.n	8008474 <TM_RTC_SetDateTime+0x248>
		RTC_SetDate(RTC_Format_BCD, &RTC_DateStruct);
 800846a:	490e      	ldr	r1, [pc, #56]	; (80084a4 <TM_RTC_SetDateTime+0x278>)
 800846c:	2001      	movs	r0, #1
 800846e:	f7f9 fd37 	bl	8001ee0 <RTC_SetDate>
 8008472:	e003      	b.n	800847c <TM_RTC_SetDateTime+0x250>
	} else {
		RTC_SetDate(RTC_Format_BIN, &RTC_DateStruct);
 8008474:	490b      	ldr	r1, [pc, #44]	; (80084a4 <TM_RTC_SetDateTime+0x278>)
 8008476:	2000      	movs	r0, #0
 8008478:	f7f9 fd32 	bl	8001ee0 <RTC_SetDate>
	}	
	
	if (TM_RTC_Status != RTC_STATUS_ZERO) {
 800847c:	4b0b      	ldr	r3, [pc, #44]	; (80084ac <TM_RTC_SetDateTime+0x280>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d004      	beq.n	800848e <TM_RTC_SetDateTime+0x262>
		/* Write backup registers */
		RTC_WriteBackupRegister(RTC_STATUS_REG, RTC_STATUS_TIME_OK);
 8008484:	f244 3121 	movw	r1, #17185	; 0x4321
 8008488:	2013      	movs	r0, #19
 800848a:	f7f9 fe8b 	bl	80021a4 <RTC_WriteBackupRegister>
	}
	
	/* Return OK */
	return TM_RTC_Result_Ok;
 800848e:	2300      	movs	r3, #0
}
 8008490:	4618      	mov	r0, r3
 8008492:	371c      	adds	r7, #28
 8008494:	46bd      	mov	sp, r7
 8008496:	bd90      	pop	{r4, r7, pc}
 8008498:	51eb851f 	.word	0x51eb851f
 800849c:	200000c4 	.word	0x200000c4
 80084a0:	20000dc4 	.word	0x20000dc4
 80084a4:	20000dd4 	.word	0x20000dd4
 80084a8:	20000dc8 	.word	0x20000dc8
 80084ac:	200009fc 	.word	0x200009fc

080084b0 <TM_RTC_GetDateTime>:
	
	/* Return status from set date time function */
	return TM_RTC_SetDateTime(&tmp, TM_RTC_Format_BIN);
}

void TM_RTC_GetDateTime(TM_RTC_t* data, TM_RTC_Format_t format) {
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b084      	sub	sp, #16
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
 80084b8:	460b      	mov	r3, r1
 80084ba:	70fb      	strb	r3, [r7, #3]
	uint32_t unix;

	/* Get time */
	if (format == TM_RTC_Format_BIN) {
 80084bc:	78fb      	ldrb	r3, [r7, #3]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d104      	bne.n	80084cc <TM_RTC_GetDateTime+0x1c>
		RTC_GetTime(RTC_Format_BIN, &RTC_TimeStruct);
 80084c2:	4920      	ldr	r1, [pc, #128]	; (8008544 <TM_RTC_GetDateTime+0x94>)
 80084c4:	2000      	movs	r0, #0
 80084c6:	f7f9 fcb9 	bl	8001e3c <RTC_GetTime>
 80084ca:	e003      	b.n	80084d4 <TM_RTC_GetDateTime+0x24>
	} else {
		RTC_GetTime(RTC_Format_BCD, &RTC_TimeStruct);
 80084cc:	491d      	ldr	r1, [pc, #116]	; (8008544 <TM_RTC_GetDateTime+0x94>)
 80084ce:	2001      	movs	r0, #1
 80084d0:	f7f9 fcb4 	bl	8001e3c <RTC_GetTime>
	}
	
	/* Format hours */
	data->hours = RTC_TimeStruct.RTC_Hours;
 80084d4:	4b1b      	ldr	r3, [pc, #108]	; (8008544 <TM_RTC_GetDateTime+0x94>)
 80084d6:	781a      	ldrb	r2, [r3, #0]
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	715a      	strb	r2, [r3, #5]
	data->minutes = RTC_TimeStruct.RTC_Minutes;
 80084dc:	4b19      	ldr	r3, [pc, #100]	; (8008544 <TM_RTC_GetDateTime+0x94>)
 80084de:	785a      	ldrb	r2, [r3, #1]
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	711a      	strb	r2, [r3, #4]
	data->seconds = RTC_TimeStruct.RTC_Seconds;
 80084e4:	4b17      	ldr	r3, [pc, #92]	; (8008544 <TM_RTC_GetDateTime+0x94>)
 80084e6:	789a      	ldrb	r2, [r3, #2]
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	701a      	strb	r2, [r3, #0]
	
	/* Get subseconds */
	data->subseconds = RTC->SSR;
 80084ec:	4b16      	ldr	r3, [pc, #88]	; (8008548 <TM_RTC_GetDateTime+0x98>)
 80084ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084f0:	b29a      	uxth	r2, r3
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	805a      	strh	r2, [r3, #2]
	
	/* Get date */
	if (format == TM_RTC_Format_BIN) {
 80084f6:	78fb      	ldrb	r3, [r7, #3]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d104      	bne.n	8008506 <TM_RTC_GetDateTime+0x56>
		RTC_GetDate(RTC_Format_BIN, &RTC_DateStruct);
 80084fc:	4913      	ldr	r1, [pc, #76]	; (800854c <TM_RTC_GetDateTime+0x9c>)
 80084fe:	2000      	movs	r0, #0
 8008500:	f7f9 fd7e 	bl	8002000 <RTC_GetDate>
 8008504:	e003      	b.n	800850e <TM_RTC_GetDateTime+0x5e>
	} else {
		RTC_GetDate(RTC_Format_BCD, &RTC_DateStruct);
 8008506:	4911      	ldr	r1, [pc, #68]	; (800854c <TM_RTC_GetDateTime+0x9c>)
 8008508:	2001      	movs	r0, #1
 800850a:	f7f9 fd79 	bl	8002000 <RTC_GetDate>
	}
	
	/* Format date */
	data->year = RTC_DateStruct.RTC_Year;
 800850e:	4b0f      	ldr	r3, [pc, #60]	; (800854c <TM_RTC_GetDateTime+0x9c>)
 8008510:	78da      	ldrb	r2, [r3, #3]
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	725a      	strb	r2, [r3, #9]
	data->month = RTC_DateStruct.RTC_Month;
 8008516:	4b0d      	ldr	r3, [pc, #52]	; (800854c <TM_RTC_GetDateTime+0x9c>)
 8008518:	785a      	ldrb	r2, [r3, #1]
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	721a      	strb	r2, [r3, #8]
	data->date = RTC_DateStruct.RTC_Date;
 800851e:	4b0b      	ldr	r3, [pc, #44]	; (800854c <TM_RTC_GetDateTime+0x9c>)
 8008520:	789a      	ldrb	r2, [r3, #2]
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	71da      	strb	r2, [r3, #7]
	data->day = RTC_DateStruct.RTC_WeekDay;
 8008526:	4b09      	ldr	r3, [pc, #36]	; (800854c <TM_RTC_GetDateTime+0x9c>)
 8008528:	781a      	ldrb	r2, [r3, #0]
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	719a      	strb	r2, [r3, #6]
	
	/* Calculate unix offset */
	unix = TM_RTC_GetUnixTimeStamp(data);
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f000 f8ec 	bl	800870c <TM_RTC_GetUnixTimeStamp>
 8008534:	60f8      	str	r0, [r7, #12]
	data->unix = unix;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	68fa      	ldr	r2, [r7, #12]
 800853a:	60da      	str	r2, [r3, #12]
}
 800853c:	bf00      	nop
 800853e:	3710      	adds	r7, #16
 8008540:	46bd      	mov	sp, r7
 8008542:	bd80      	pop	{r7, pc}
 8008544:	20000dc4 	.word	0x20000dc4
 8008548:	40002800 	.word	0x40002800
 800854c:	20000dd4 	.word	0x20000dd4

08008550 <TM_RTC_Config>:
uint16_t TM_RTC_GetDaysInYear(uint8_t year) {
	/* Return days in year */
	return RTC_DAYS_IN_YEAR(2000 + year);
}

void TM_RTC_Config(TM_RTC_ClockSource_t source) {
 8008550:	b580      	push	{r7, lr}
 8008552:	b082      	sub	sp, #8
 8008554:	af00      	add	r7, sp, #0
 8008556:	4603      	mov	r3, r0
 8008558:	71fb      	strb	r3, [r7, #7]
	if (source == TM_RTC_ClockSource_Internal) {
 800855a:	79fb      	ldrb	r3, [r7, #7]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d10e      	bne.n	800857e <TM_RTC_Config+0x2e>
		/* Enable the LSI OSC */
		RCC_LSICmd(ENABLE);
 8008560:	2001      	movs	r0, #1
 8008562:	f7f9 f975 	bl	8001850 <RCC_LSICmd>

		/* Wait till LSI is ready */
		while (RCC_GetFlagStatus(RCC_FLAG_LSIRDY) == RESET);
 8008566:	bf00      	nop
 8008568:	2061      	movs	r0, #97	; 0x61
 800856a:	f7f9 fac7 	bl	8001afc <RCC_GetFlagStatus>
 800856e:	4603      	mov	r3, r0
 8008570:	2b00      	cmp	r3, #0
 8008572:	d0f9      	beq.n	8008568 <TM_RTC_Config+0x18>

		/* Select the RTC Clock Source */
		RCC_RTCCLKConfig(RCC_RTCCLKSource_LSI);
 8008574:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008578:	f7f9 fa22 	bl	80019c0 <RCC_RTCCLKConfig>
 800857c:	e010      	b.n	80085a0 <TM_RTC_Config+0x50>
	} else if (source == TM_RTC_ClockSource_External) {
 800857e:	79fb      	ldrb	r3, [r7, #7]
 8008580:	2b01      	cmp	r3, #1
 8008582:	d10d      	bne.n	80085a0 <TM_RTC_Config+0x50>
		/* Enable the LSE OSC */
		RCC_LSEConfig(RCC_LSE_ON);
 8008584:	2001      	movs	r0, #1
 8008586:	f7f9 f941 	bl	800180c <RCC_LSEConfig>

		/* Wait till LSE is ready */ 
		while (RCC_GetFlagStatus(RCC_FLAG_LSERDY) == RESET);
 800858a:	bf00      	nop
 800858c:	2041      	movs	r0, #65	; 0x41
 800858e:	f7f9 fab5 	bl	8001afc <RCC_GetFlagStatus>
 8008592:	4603      	mov	r3, r0
 8008594:	2b00      	cmp	r3, #0
 8008596:	d0f9      	beq.n	800858c <TM_RTC_Config+0x3c>

		/* Select the RTC Clock Source */
		RCC_RTCCLKConfig(RCC_RTCCLKSource_LSE);
 8008598:	f44f 7080 	mov.w	r0, #256	; 0x100
 800859c:	f7f9 fa10 	bl	80019c0 <RCC_RTCCLKConfig>
	}
	
	/* Enable the RTC Clock */
	RCC_RTCCLKCmd(ENABLE);
 80085a0:	2001      	movs	r0, #1
 80085a2:	f7f9 fa3b 	bl	8001a1c <RCC_RTCCLKCmd>
		
	/* Disable write protection */
	RTC_WriteProtectionCmd(DISABLE);
 80085a6:	2000      	movs	r0, #0
 80085a8:	f7f9 fb1e 	bl	8001be8 <RTC_WriteProtectionCmd>

	/* Wait for RTC APB registers synchronisation (needed after start-up from Reset) */
	RTC_WaitForSynchro();
 80085ac:	f7f9 fb80 	bl	8001cb0 <RTC_WaitForSynchro>

	/* Enable write protection */
	RTC_WriteProtectionCmd(ENABLE);
 80085b0:	2001      	movs	r0, #1
 80085b2:	f7f9 fb19 	bl	8001be8 <RTC_WriteProtectionCmd>

	/* Write status */
	RTC_WriteBackupRegister(RTC_STATUS_REG, RTC_STATUS_INIT_OK);
 80085b6:	f241 2134 	movw	r1, #4660	; 0x1234
 80085ba:	2013      	movs	r0, #19
 80085bc:	f7f9 fdf2 	bl	80021a4 <RTC_WriteBackupRegister>
}
 80085c0:	bf00      	nop
 80085c2:	3708      	adds	r7, #8
 80085c4:	46bd      	mov	sp, r7
 80085c6:	bd80      	pop	{r7, pc}

080085c8 <TM_RTC_Interrupts>:

void TM_RTC_Interrupts(TM_RTC_Int_t int_value) {
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b084      	sub	sp, #16
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	4603      	mov	r3, r0
 80085d0:	71fb      	strb	r3, [r7, #7]
	uint32_t int_val;
	
	/* Clear pending bit */
	EXTI->PR = 0x00400000;
 80085d2:	4b49      	ldr	r3, [pc, #292]	; (80086f8 <TM_RTC_Interrupts+0x130>)
 80085d4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80085d8:	615a      	str	r2, [r3, #20]
	
	/* Disable wakeup interrupt */
	RTC_WakeUpCmd(DISABLE);
 80085da:	2000      	movs	r0, #0
 80085dc:	f7f9 fd98 	bl	8002110 <RTC_WakeUpCmd>
	
	/* Disable RTC interrupt flag */
	RTC_ITConfig(RTC_IT_WUT, DISABLE);
 80085e0:	2100      	movs	r1, #0
 80085e2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80085e6:	f7f9 fe0f 	bl	8002208 <RTC_ITConfig>
	
	/* NVIC init for RTC */
	NVIC_InitStruct.NVIC_IRQChannel = RTC_WKUP_IRQn;
 80085ea:	4b44      	ldr	r3, [pc, #272]	; (80086fc <TM_RTC_Interrupts+0x134>)
 80085ec:	2203      	movs	r2, #3
 80085ee:	701a      	strb	r2, [r3, #0]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = RTC_PRIORITY;
 80085f0:	4b42      	ldr	r3, [pc, #264]	; (80086fc <TM_RTC_Interrupts+0x134>)
 80085f2:	2204      	movs	r2, #4
 80085f4:	705a      	strb	r2, [r3, #1]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = RTC_WAKEUP_SUBPRIORITY;
 80085f6:	4b41      	ldr	r3, [pc, #260]	; (80086fc <TM_RTC_Interrupts+0x134>)
 80085f8:	2200      	movs	r2, #0
 80085fa:	709a      	strb	r2, [r3, #2]
	NVIC_InitStruct.NVIC_IRQChannelCmd = DISABLE;
 80085fc:	4b3f      	ldr	r3, [pc, #252]	; (80086fc <TM_RTC_Interrupts+0x134>)
 80085fe:	2200      	movs	r2, #0
 8008600:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&NVIC_InitStruct); 
 8008602:	483e      	ldr	r0, [pc, #248]	; (80086fc <TM_RTC_Interrupts+0x134>)
 8008604:	f7f8 fcb8 	bl	8000f78 <NVIC_Init>
	
	/* RTC connected to EXTI_Line22 */
	EXTI_InitStruct.EXTI_Line = EXTI_Line22;
 8008608:	4b3d      	ldr	r3, [pc, #244]	; (8008700 <TM_RTC_Interrupts+0x138>)
 800860a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800860e:	601a      	str	r2, [r3, #0]
	EXTI_InitStruct.EXTI_Mode = EXTI_Mode_Interrupt;
 8008610:	4b3b      	ldr	r3, [pc, #236]	; (8008700 <TM_RTC_Interrupts+0x138>)
 8008612:	2200      	movs	r2, #0
 8008614:	711a      	strb	r2, [r3, #4]
	EXTI_InitStruct.EXTI_Trigger = EXTI_Trigger_Rising;
 8008616:	4b3a      	ldr	r3, [pc, #232]	; (8008700 <TM_RTC_Interrupts+0x138>)
 8008618:	2208      	movs	r2, #8
 800861a:	715a      	strb	r2, [r3, #5]
	EXTI_InitStruct.EXTI_LineCmd = DISABLE;
 800861c:	4b38      	ldr	r3, [pc, #224]	; (8008700 <TM_RTC_Interrupts+0x138>)
 800861e:	2200      	movs	r2, #0
 8008620:	719a      	strb	r2, [r3, #6]
	EXTI_Init(&EXTI_InitStruct);
 8008622:	4837      	ldr	r0, [pc, #220]	; (8008700 <TM_RTC_Interrupts+0x138>)
 8008624:	f7f8 fefa 	bl	800141c <EXTI_Init>
	
	if (int_value != TM_RTC_Int_Disable) {
 8008628:	79fb      	ldrb	r3, [r7, #7]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d05f      	beq.n	80086ee <TM_RTC_Interrupts+0x126>
		/* Enable NVIC */
		NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 800862e:	4b33      	ldr	r3, [pc, #204]	; (80086fc <TM_RTC_Interrupts+0x134>)
 8008630:	2201      	movs	r2, #1
 8008632:	70da      	strb	r2, [r3, #3]
		NVIC_Init(&NVIC_InitStruct); 
 8008634:	4831      	ldr	r0, [pc, #196]	; (80086fc <TM_RTC_Interrupts+0x134>)
 8008636:	f7f8 fc9f 	bl	8000f78 <NVIC_Init>
		/* Enable EXT1 interrupt */
		EXTI_InitStruct.EXTI_LineCmd = ENABLE;
 800863a:	4b31      	ldr	r3, [pc, #196]	; (8008700 <TM_RTC_Interrupts+0x138>)
 800863c:	2201      	movs	r2, #1
 800863e:	719a      	strb	r2, [r3, #6]
		EXTI_Init(&EXTI_InitStruct);
 8008640:	482f      	ldr	r0, [pc, #188]	; (8008700 <TM_RTC_Interrupts+0x138>)
 8008642:	f7f8 feeb 	bl	800141c <EXTI_Init>

		/* First disable wake up command */
		RTC_WakeUpCmd(DISABLE);
 8008646:	2000      	movs	r0, #0
 8008648:	f7f9 fd62 	bl	8002110 <RTC_WakeUpCmd>

		if (int_value == TM_RTC_Int_60s) {
 800864c:	79fb      	ldrb	r3, [r7, #7]
 800864e:	2b01      	cmp	r3, #1
 8008650:	d102      	bne.n	8008658 <TM_RTC_Interrupts+0x90>
			int_val = 0x3BFFF; 		/* 60 seconds = 60 * 4096 / 1 = 245760 */
 8008652:	4b2c      	ldr	r3, [pc, #176]	; (8008704 <TM_RTC_Interrupts+0x13c>)
 8008654:	60fb      	str	r3, [r7, #12]
 8008656:	e03c      	b.n	80086d2 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_30s) {
 8008658:	79fb      	ldrb	r3, [r7, #7]
 800865a:	2b02      	cmp	r3, #2
 800865c:	d102      	bne.n	8008664 <TM_RTC_Interrupts+0x9c>
			int_val = 0x1DFFF;		/* 30 seconds */
 800865e:	4b2a      	ldr	r3, [pc, #168]	; (8008708 <TM_RTC_Interrupts+0x140>)
 8008660:	60fb      	str	r3, [r7, #12]
 8008662:	e036      	b.n	80086d2 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_15s) {
 8008664:	79fb      	ldrb	r3, [r7, #7]
 8008666:	2b03      	cmp	r3, #3
 8008668:	d103      	bne.n	8008672 <TM_RTC_Interrupts+0xaa>
			int_val = 0xEFFF;		/* 15 seconds */
 800866a:	f64e 73ff 	movw	r3, #61439	; 0xefff
 800866e:	60fb      	str	r3, [r7, #12]
 8008670:	e02f      	b.n	80086d2 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_10s) {
 8008672:	79fb      	ldrb	r3, [r7, #7]
 8008674:	2b04      	cmp	r3, #4
 8008676:	d103      	bne.n	8008680 <TM_RTC_Interrupts+0xb8>
			int_val = 0x9FFF;		/* 10 seconds */
 8008678:	f649 73ff 	movw	r3, #40959	; 0x9fff
 800867c:	60fb      	str	r3, [r7, #12]
 800867e:	e028      	b.n	80086d2 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_5s) {
 8008680:	79fb      	ldrb	r3, [r7, #7]
 8008682:	2b05      	cmp	r3, #5
 8008684:	d103      	bne.n	800868e <TM_RTC_Interrupts+0xc6>
			int_val = 0x4FFF;		/* 5 seconds */
 8008686:	f644 73ff 	movw	r3, #20479	; 0x4fff
 800868a:	60fb      	str	r3, [r7, #12]
 800868c:	e021      	b.n	80086d2 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_2s) {
 800868e:	79fb      	ldrb	r3, [r7, #7]
 8008690:	2b06      	cmp	r3, #6
 8008692:	d103      	bne.n	800869c <TM_RTC_Interrupts+0xd4>
			int_val = 0x1FFF;		/* 2 seconds */
 8008694:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8008698:	60fb      	str	r3, [r7, #12]
 800869a:	e01a      	b.n	80086d2 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_1s) {
 800869c:	79fb      	ldrb	r3, [r7, #7]
 800869e:	2b07      	cmp	r3, #7
 80086a0:	d103      	bne.n	80086aa <TM_RTC_Interrupts+0xe2>
			int_val = 0x0FFF;		/* 1 second */
 80086a2:	f640 73ff 	movw	r3, #4095	; 0xfff
 80086a6:	60fb      	str	r3, [r7, #12]
 80086a8:	e013      	b.n	80086d2 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_500ms) {
 80086aa:	79fb      	ldrb	r3, [r7, #7]
 80086ac:	2b08      	cmp	r3, #8
 80086ae:	d103      	bne.n	80086b8 <TM_RTC_Interrupts+0xf0>
			int_val = 0x7FF;		/* 500 ms */
 80086b0:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80086b4:	60fb      	str	r3, [r7, #12]
 80086b6:	e00c      	b.n	80086d2 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_250ms) {
 80086b8:	79fb      	ldrb	r3, [r7, #7]
 80086ba:	2b09      	cmp	r3, #9
 80086bc:	d103      	bne.n	80086c6 <TM_RTC_Interrupts+0xfe>
			int_val = 0x3FF;		/* 250 ms */
 80086be:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80086c2:	60fb      	str	r3, [r7, #12]
 80086c4:	e005      	b.n	80086d2 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_125ms) {
 80086c6:	79fb      	ldrb	r3, [r7, #7]
 80086c8:	2b0a      	cmp	r3, #10
 80086ca:	d102      	bne.n	80086d2 <TM_RTC_Interrupts+0x10a>
			int_val = 0x1FF;		/* 125 ms */
 80086cc:	f240 13ff 	movw	r3, #511	; 0x1ff
 80086d0:	60fb      	str	r3, [r7, #12]
		}		

		/* Clock divided by 8, 32768 / 8 = 4096 */
		/* 4096 ticks for 1second interrupt */
		RTC_WakeUpClockConfig(RTC_WakeUpClock_RTCCLK_Div8);
 80086d2:	2001      	movs	r0, #1
 80086d4:	f7f9 fce2 	bl	800209c <RTC_WakeUpClockConfig>
		
		/* Set RTC wakeup counter */
		RTC_SetWakeUpCounter(int_val);
 80086d8:	68f8      	ldr	r0, [r7, #12]
 80086da:	f7f9 fd01 	bl	80020e0 <RTC_SetWakeUpCounter>
		/* Enable wakeup interrupt */
		RTC_ITConfig(RTC_IT_WUT, ENABLE);
 80086de:	2101      	movs	r1, #1
 80086e0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80086e4:	f7f9 fd90 	bl	8002208 <RTC_ITConfig>
		/* Enable wakeup command */
		RTC_WakeUpCmd(ENABLE);
 80086e8:	2001      	movs	r0, #1
 80086ea:	f7f9 fd11 	bl	8002110 <RTC_WakeUpCmd>
	}
}
 80086ee:	bf00      	nop
 80086f0:	3710      	adds	r7, #16
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bd80      	pop	{r7, pc}
 80086f6:	bf00      	nop
 80086f8:	40013c00 	.word	0x40013c00
 80086fc:	20000dd8 	.word	0x20000dd8
 8008700:	20000ddc 	.word	0x20000ddc
 8008704:	0003bfff 	.word	0x0003bfff
 8008708:	0001dfff 	.word	0x0001dfff

0800870c <TM_RTC_GetUnixTimeStamp>:

uint32_t TM_RTC_GetUnixTimeStamp(TM_RTC_t* data) {
 800870c:	b480      	push	{r7}
 800870e:	b087      	sub	sp, #28
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
	uint32_t days = 0, seconds = 0;
 8008714:	2300      	movs	r3, #0
 8008716:	617b      	str	r3, [r7, #20]
 8008718:	2300      	movs	r3, #0
 800871a:	60fb      	str	r3, [r7, #12]
	uint16_t i;
	uint16_t year = (uint16_t) (data->year + 2000);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	7a5b      	ldrb	r3, [r3, #9]
 8008720:	b29b      	uxth	r3, r3
 8008722:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8008726:	817b      	strh	r3, [r7, #10]
	/* Year is below offset year */
	if (year < RTC_OFFSET_YEAR) {
 8008728:	897b      	ldrh	r3, [r7, #10]
 800872a:	f240 72b1 	movw	r2, #1969	; 0x7b1
 800872e:	4293      	cmp	r3, r2
 8008730:	d801      	bhi.n	8008736 <TM_RTC_GetUnixTimeStamp+0x2a>
		return 0;
 8008732:	2300      	movs	r3, #0
 8008734:	e096      	b.n	8008864 <TM_RTC_GetUnixTimeStamp+0x158>
	}
	/* Days in back years */
	for (i = RTC_OFFSET_YEAR; i < year; i++) {
 8008736:	f240 73b2 	movw	r3, #1970	; 0x7b2
 800873a:	827b      	strh	r3, [r7, #18]
 800873c:	e029      	b.n	8008792 <TM_RTC_GetUnixTimeStamp+0x86>
		days += RTC_DAYS_IN_YEAR(i);
 800873e:	8a7b      	ldrh	r3, [r7, #18]
 8008740:	f003 0303 	and.w	r3, r3, #3
 8008744:	b29b      	uxth	r3, r3
 8008746:	2b00      	cmp	r3, #0
 8008748:	d10b      	bne.n	8008762 <TM_RTC_GetUnixTimeStamp+0x56>
 800874a:	8a7b      	ldrh	r3, [r7, #18]
 800874c:	4a48      	ldr	r2, [pc, #288]	; (8008870 <TM_RTC_GetUnixTimeStamp+0x164>)
 800874e:	fba2 1203 	umull	r1, r2, r2, r3
 8008752:	0952      	lsrs	r2, r2, #5
 8008754:	2164      	movs	r1, #100	; 0x64
 8008756:	fb01 f202 	mul.w	r2, r1, r2
 800875a:	1a9b      	subs	r3, r3, r2
 800875c:	b29b      	uxth	r3, r3
 800875e:	2b00      	cmp	r3, #0
 8008760:	d10c      	bne.n	800877c <TM_RTC_GetUnixTimeStamp+0x70>
 8008762:	8a7b      	ldrh	r3, [r7, #18]
 8008764:	4a42      	ldr	r2, [pc, #264]	; (8008870 <TM_RTC_GetUnixTimeStamp+0x164>)
 8008766:	fba2 1203 	umull	r1, r2, r2, r3
 800876a:	09d2      	lsrs	r2, r2, #7
 800876c:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8008770:	fb01 f202 	mul.w	r2, r1, r2
 8008774:	1a9b      	subs	r3, r3, r2
 8008776:	b29b      	uxth	r3, r3
 8008778:	2b00      	cmp	r3, #0
 800877a:	d102      	bne.n	8008782 <TM_RTC_GetUnixTimeStamp+0x76>
 800877c:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 8008780:	e001      	b.n	8008786 <TM_RTC_GetUnixTimeStamp+0x7a>
 8008782:	f240 136d 	movw	r3, #365	; 0x16d
 8008786:	697a      	ldr	r2, [r7, #20]
 8008788:	4413      	add	r3, r2
 800878a:	617b      	str	r3, [r7, #20]
	for (i = RTC_OFFSET_YEAR; i < year; i++) {
 800878c:	8a7b      	ldrh	r3, [r7, #18]
 800878e:	3301      	adds	r3, #1
 8008790:	827b      	strh	r3, [r7, #18]
 8008792:	8a7a      	ldrh	r2, [r7, #18]
 8008794:	897b      	ldrh	r3, [r7, #10]
 8008796:	429a      	cmp	r2, r3
 8008798:	d3d1      	bcc.n	800873e <TM_RTC_GetUnixTimeStamp+0x32>
	}
	/* Days in current year */
	for (i = 1; i < data->month; i++) {
 800879a:	2301      	movs	r3, #1
 800879c:	827b      	strh	r3, [r7, #18]
 800879e:	e032      	b.n	8008806 <TM_RTC_GetUnixTimeStamp+0xfa>
		days += TM_RTC_Months[RTC_LEAP_YEAR(year)][i - 1];
 80087a0:	897b      	ldrh	r3, [r7, #10]
 80087a2:	f003 0303 	and.w	r3, r3, #3
 80087a6:	b29b      	uxth	r3, r3
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d10b      	bne.n	80087c4 <TM_RTC_GetUnixTimeStamp+0xb8>
 80087ac:	897b      	ldrh	r3, [r7, #10]
 80087ae:	4a30      	ldr	r2, [pc, #192]	; (8008870 <TM_RTC_GetUnixTimeStamp+0x164>)
 80087b0:	fba2 1203 	umull	r1, r2, r2, r3
 80087b4:	0952      	lsrs	r2, r2, #5
 80087b6:	2164      	movs	r1, #100	; 0x64
 80087b8:	fb01 f202 	mul.w	r2, r1, r2
 80087bc:	1a9b      	subs	r3, r3, r2
 80087be:	b29b      	uxth	r3, r3
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d10c      	bne.n	80087de <TM_RTC_GetUnixTimeStamp+0xd2>
 80087c4:	897b      	ldrh	r3, [r7, #10]
 80087c6:	4a2a      	ldr	r2, [pc, #168]	; (8008870 <TM_RTC_GetUnixTimeStamp+0x164>)
 80087c8:	fba2 1203 	umull	r1, r2, r2, r3
 80087cc:	09d2      	lsrs	r2, r2, #7
 80087ce:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80087d2:	fb01 f202 	mul.w	r2, r1, r2
 80087d6:	1a9b      	subs	r3, r3, r2
 80087d8:	b29b      	uxth	r3, r3
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d101      	bne.n	80087e2 <TM_RTC_GetUnixTimeStamp+0xd6>
 80087de:	2201      	movs	r2, #1
 80087e0:	e000      	b.n	80087e4 <TM_RTC_GetUnixTimeStamp+0xd8>
 80087e2:	2200      	movs	r2, #0
 80087e4:	8a7b      	ldrh	r3, [r7, #18]
 80087e6:	1e59      	subs	r1, r3, #1
 80087e8:	4822      	ldr	r0, [pc, #136]	; (8008874 <TM_RTC_GetUnixTimeStamp+0x168>)
 80087ea:	4613      	mov	r3, r2
 80087ec:	005b      	lsls	r3, r3, #1
 80087ee:	4413      	add	r3, r2
 80087f0:	009b      	lsls	r3, r3, #2
 80087f2:	4403      	add	r3, r0
 80087f4:	440b      	add	r3, r1
 80087f6:	781b      	ldrb	r3, [r3, #0]
 80087f8:	461a      	mov	r2, r3
 80087fa:	697b      	ldr	r3, [r7, #20]
 80087fc:	4413      	add	r3, r2
 80087fe:	617b      	str	r3, [r7, #20]
	for (i = 1; i < data->month; i++) {
 8008800:	8a7b      	ldrh	r3, [r7, #18]
 8008802:	3301      	adds	r3, #1
 8008804:	827b      	strh	r3, [r7, #18]
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	7a1b      	ldrb	r3, [r3, #8]
 800880a:	b29b      	uxth	r3, r3
 800880c:	8a7a      	ldrh	r2, [r7, #18]
 800880e:	429a      	cmp	r2, r3
 8008810:	d3c6      	bcc.n	80087a0 <TM_RTC_GetUnixTimeStamp+0x94>
	}
	/* Day starts with 1 */
	days += data->date - 1;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	79db      	ldrb	r3, [r3, #7]
 8008816:	461a      	mov	r2, r3
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	4413      	add	r3, r2
 800881c:	3b01      	subs	r3, #1
 800881e:	617b      	str	r3, [r7, #20]
	seconds = days * RTC_SECONDS_PER_DAY;
 8008820:	697b      	ldr	r3, [r7, #20]
 8008822:	4a15      	ldr	r2, [pc, #84]	; (8008878 <TM_RTC_GetUnixTimeStamp+0x16c>)
 8008824:	fb02 f303 	mul.w	r3, r2, r3
 8008828:	60fb      	str	r3, [r7, #12]
	seconds += data->hours * RTC_SECONDS_PER_HOUR;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	795b      	ldrb	r3, [r3, #5]
 800882e:	461a      	mov	r2, r3
 8008830:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8008834:	fb03 f302 	mul.w	r3, r3, r2
 8008838:	461a      	mov	r2, r3
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	4413      	add	r3, r2
 800883e:	60fb      	str	r3, [r7, #12]
	seconds += data->minutes * RTC_SECONDS_PER_MINUTE;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	791b      	ldrb	r3, [r3, #4]
 8008844:	461a      	mov	r2, r3
 8008846:	4613      	mov	r3, r2
 8008848:	011b      	lsls	r3, r3, #4
 800884a:	1a9b      	subs	r3, r3, r2
 800884c:	009b      	lsls	r3, r3, #2
 800884e:	461a      	mov	r2, r3
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	4413      	add	r3, r2
 8008854:	60fb      	str	r3, [r7, #12]
	seconds += data->seconds;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	781b      	ldrb	r3, [r3, #0]
 800885a:	461a      	mov	r2, r3
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	4413      	add	r3, r2
 8008860:	60fb      	str	r3, [r7, #12]
	
	/* seconds = days * 86400; */
	return seconds;
 8008862:	68fb      	ldr	r3, [r7, #12]
}
 8008864:	4618      	mov	r0, r3
 8008866:	371c      	adds	r7, #28
 8008868:	46bd      	mov	sp, r7
 800886a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886e:	4770      	bx	lr
 8008870:	51eb851f 	.word	0x51eb851f
 8008874:	200000c4 	.word	0x200000c4
 8008878:	00015180 	.word	0x00015180

0800887c <TM_RTC_AlarmAHandler>:
/* Callbacks */
//void TM_RTC_RequestHandler(void) {}
//	/* If user needs this function, then they should be defined separatelly in your project */


void TM_RTC_AlarmAHandler(void) {
 800887c:	b480      	push	{r7}
 800887e:	af00      	add	r7, sp, #0
	/* If user needs this function, then they should be defined separatelly in your project */
}
 8008880:	bf00      	nop
 8008882:	46bd      	mov	sp, r7
 8008884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008888:	4770      	bx	lr

0800888a <TM_RTC_AlarmBHandler>:

void TM_RTC_AlarmBHandler(void) {
 800888a:	b480      	push	{r7}
 800888c:	af00      	add	r7, sp, #0
	/* If user needs this function, then they should be defined separatelly in your project */
}
 800888e:	bf00      	nop
 8008890:	46bd      	mov	sp, r7
 8008892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008896:	4770      	bx	lr

08008898 <RTC_WKUP_IRQHandler>:

/* Private RTC IRQ handlers */
void RTC_WKUP_IRQHandler(void) {
 8008898:	b580      	push	{r7, lr}
 800889a:	af00      	add	r7, sp, #0
	/* Check for RTC interrupt */
	if (RTC_GetITStatus(RTC_IT_WUT) != RESET) {
 800889c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80088a0:	f7f9 fcf0 	bl	8002284 <RTC_GetITStatus>
 80088a4:	4603      	mov	r3, r0
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d005      	beq.n	80088b6 <RTC_WKUP_IRQHandler+0x1e>
		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 80088aa:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80088ae:	f7f9 fd1d 	bl	80022ec <RTC_ClearITPendingBit>
		
		/* Call user function */
		TM_RTC_RequestHandler();
 80088b2:	f7fe f83f 	bl	8006934 <TM_RTC_RequestHandler>
	}
	
	/* Clear EXTI line 22 bit */
	EXTI->PR = 0x00400000;
 80088b6:	4b03      	ldr	r3, [pc, #12]	; (80088c4 <RTC_WKUP_IRQHandler+0x2c>)
 80088b8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80088bc:	615a      	str	r2, [r3, #20]
}
 80088be:	bf00      	nop
 80088c0:	bd80      	pop	{r7, pc}
 80088c2:	bf00      	nop
 80088c4:	40013c00 	.word	0x40013c00

080088c8 <RTC_Alarm_IRQHandler>:

void RTC_Alarm_IRQHandler(void) {
 80088c8:	b580      	push	{r7, lr}
 80088ca:	af00      	add	r7, sp, #0
	/* RTC Alarm A check */
	if (RTC_GetITStatus(RTC_IT_ALRA) != RESET) {
 80088cc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80088d0:	f7f9 fcd8 	bl	8002284 <RTC_GetITStatus>
 80088d4:	4603      	mov	r3, r0
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d005      	beq.n	80088e6 <RTC_Alarm_IRQHandler+0x1e>
		/* Clear RTC Alarm A interrupt flag */
		RTC_ClearITPendingBit(RTC_IT_ALRA);
 80088da:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80088de:	f7f9 fd05 	bl	80022ec <RTC_ClearITPendingBit>
		
		/* Call user function for Alarm A */
		TM_RTC_AlarmAHandler();
 80088e2:	f7ff ffcb 	bl	800887c <TM_RTC_AlarmAHandler>
	}
	
	/* RTC Alarm B check */
	if (RTC_GetITStatus(RTC_IT_ALRB) != RESET) {
 80088e6:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80088ea:	f7f9 fccb 	bl	8002284 <RTC_GetITStatus>
 80088ee:	4603      	mov	r3, r0
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d005      	beq.n	8008900 <RTC_Alarm_IRQHandler+0x38>
		/* Clear RTC Alarm A interrupt flag */
		RTC_ClearITPendingBit(RTC_IT_ALRB);
 80088f4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80088f8:	f7f9 fcf8 	bl	80022ec <RTC_ClearITPendingBit>
		
		/* Call user function for Alarm B */
		TM_RTC_AlarmBHandler();
 80088fc:	f7ff ffc5 	bl	800888a <TM_RTC_AlarmBHandler>
	}
	
	/* Clear EXTI line 17 bit */
	EXTI->PR = 0x00020000;
 8008900:	4b02      	ldr	r3, [pc, #8]	; (800890c <RTC_Alarm_IRQHandler+0x44>)
 8008902:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008906:	615a      	str	r2, [r3, #20]
}
 8008908:	bf00      	nop
 800890a:	bd80      	pop	{r7, pc}
 800890c:	40013c00 	.word	0x40013c00

08008910 <__libc_init_array>:
 8008910:	b570      	push	{r4, r5, r6, lr}
 8008912:	4e0d      	ldr	r6, [pc, #52]	; (8008948 <__libc_init_array+0x38>)
 8008914:	4c0d      	ldr	r4, [pc, #52]	; (800894c <__libc_init_array+0x3c>)
 8008916:	1ba4      	subs	r4, r4, r6
 8008918:	10a4      	asrs	r4, r4, #2
 800891a:	2500      	movs	r5, #0
 800891c:	42a5      	cmp	r5, r4
 800891e:	d109      	bne.n	8008934 <__libc_init_array+0x24>
 8008920:	4e0b      	ldr	r6, [pc, #44]	; (8008950 <__libc_init_array+0x40>)
 8008922:	4c0c      	ldr	r4, [pc, #48]	; (8008954 <__libc_init_array+0x44>)
 8008924:	f002 ff12 	bl	800b74c <_init>
 8008928:	1ba4      	subs	r4, r4, r6
 800892a:	10a4      	asrs	r4, r4, #2
 800892c:	2500      	movs	r5, #0
 800892e:	42a5      	cmp	r5, r4
 8008930:	d105      	bne.n	800893e <__libc_init_array+0x2e>
 8008932:	bd70      	pop	{r4, r5, r6, pc}
 8008934:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008938:	4798      	blx	r3
 800893a:	3501      	adds	r5, #1
 800893c:	e7ee      	b.n	800891c <__libc_init_array+0xc>
 800893e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008942:	4798      	blx	r3
 8008944:	3501      	adds	r5, #1
 8008946:	e7f2      	b.n	800892e <__libc_init_array+0x1e>
 8008948:	0800bd78 	.word	0x0800bd78
 800894c:	0800bd78 	.word	0x0800bd78
 8008950:	0800bd78 	.word	0x0800bd78
 8008954:	0800bd7c 	.word	0x0800bd7c

08008958 <sprintf>:
 8008958:	b40e      	push	{r1, r2, r3}
 800895a:	b500      	push	{lr}
 800895c:	b09c      	sub	sp, #112	; 0x70
 800895e:	f44f 7102 	mov.w	r1, #520	; 0x208
 8008962:	ab1d      	add	r3, sp, #116	; 0x74
 8008964:	f8ad 1014 	strh.w	r1, [sp, #20]
 8008968:	9002      	str	r0, [sp, #8]
 800896a:	9006      	str	r0, [sp, #24]
 800896c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008970:	480a      	ldr	r0, [pc, #40]	; (800899c <sprintf+0x44>)
 8008972:	9104      	str	r1, [sp, #16]
 8008974:	9107      	str	r1, [sp, #28]
 8008976:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800897a:	f853 2b04 	ldr.w	r2, [r3], #4
 800897e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8008982:	6800      	ldr	r0, [r0, #0]
 8008984:	9301      	str	r3, [sp, #4]
 8008986:	a902      	add	r1, sp, #8
 8008988:	f000 f80a 	bl	80089a0 <_svfprintf_r>
 800898c:	9b02      	ldr	r3, [sp, #8]
 800898e:	2200      	movs	r2, #0
 8008990:	701a      	strb	r2, [r3, #0]
 8008992:	b01c      	add	sp, #112	; 0x70
 8008994:	f85d eb04 	ldr.w	lr, [sp], #4
 8008998:	b003      	add	sp, #12
 800899a:	4770      	bx	lr
 800899c:	200000dc 	.word	0x200000dc

080089a0 <_svfprintf_r>:
 80089a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089a4:	b0bd      	sub	sp, #244	; 0xf4
 80089a6:	468a      	mov	sl, r1
 80089a8:	4615      	mov	r5, r2
 80089aa:	461f      	mov	r7, r3
 80089ac:	4683      	mov	fp, r0
 80089ae:	f001 fe25 	bl	800a5fc <_localeconv_r>
 80089b2:	6803      	ldr	r3, [r0, #0]
 80089b4:	930d      	str	r3, [sp, #52]	; 0x34
 80089b6:	4618      	mov	r0, r3
 80089b8:	f7f7 fc5a 	bl	8000270 <strlen>
 80089bc:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80089c0:	9008      	str	r0, [sp, #32]
 80089c2:	061b      	lsls	r3, r3, #24
 80089c4:	d518      	bpl.n	80089f8 <_svfprintf_r+0x58>
 80089c6:	f8da 3010 	ldr.w	r3, [sl, #16]
 80089ca:	b9ab      	cbnz	r3, 80089f8 <_svfprintf_r+0x58>
 80089cc:	2140      	movs	r1, #64	; 0x40
 80089ce:	4658      	mov	r0, fp
 80089d0:	f001 fe2a 	bl	800a628 <_malloc_r>
 80089d4:	f8ca 0000 	str.w	r0, [sl]
 80089d8:	f8ca 0010 	str.w	r0, [sl, #16]
 80089dc:	b948      	cbnz	r0, 80089f2 <_svfprintf_r+0x52>
 80089de:	230c      	movs	r3, #12
 80089e0:	f8cb 3000 	str.w	r3, [fp]
 80089e4:	f04f 33ff 	mov.w	r3, #4294967295
 80089e8:	9309      	str	r3, [sp, #36]	; 0x24
 80089ea:	9809      	ldr	r0, [sp, #36]	; 0x24
 80089ec:	b03d      	add	sp, #244	; 0xf4
 80089ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089f2:	2340      	movs	r3, #64	; 0x40
 80089f4:	f8ca 3014 	str.w	r3, [sl, #20]
 80089f8:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8008c60 <_svfprintf_r+0x2c0>
 80089fc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008a00:	2300      	movs	r3, #0
 8008a02:	ac2c      	add	r4, sp, #176	; 0xb0
 8008a04:	941f      	str	r4, [sp, #124]	; 0x7c
 8008a06:	9321      	str	r3, [sp, #132]	; 0x84
 8008a08:	9320      	str	r3, [sp, #128]	; 0x80
 8008a0a:	9505      	str	r5, [sp, #20]
 8008a0c:	9303      	str	r3, [sp, #12]
 8008a0e:	9311      	str	r3, [sp, #68]	; 0x44
 8008a10:	9310      	str	r3, [sp, #64]	; 0x40
 8008a12:	9309      	str	r3, [sp, #36]	; 0x24
 8008a14:	9d05      	ldr	r5, [sp, #20]
 8008a16:	462b      	mov	r3, r5
 8008a18:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a1c:	b112      	cbz	r2, 8008a24 <_svfprintf_r+0x84>
 8008a1e:	2a25      	cmp	r2, #37	; 0x25
 8008a20:	f040 8083 	bne.w	8008b2a <_svfprintf_r+0x18a>
 8008a24:	9b05      	ldr	r3, [sp, #20]
 8008a26:	1aee      	subs	r6, r5, r3
 8008a28:	d00d      	beq.n	8008a46 <_svfprintf_r+0xa6>
 8008a2a:	e884 0048 	stmia.w	r4, {r3, r6}
 8008a2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a30:	4433      	add	r3, r6
 8008a32:	9321      	str	r3, [sp, #132]	; 0x84
 8008a34:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008a36:	3301      	adds	r3, #1
 8008a38:	2b07      	cmp	r3, #7
 8008a3a:	9320      	str	r3, [sp, #128]	; 0x80
 8008a3c:	dc77      	bgt.n	8008b2e <_svfprintf_r+0x18e>
 8008a3e:	3408      	adds	r4, #8
 8008a40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a42:	4433      	add	r3, r6
 8008a44:	9309      	str	r3, [sp, #36]	; 0x24
 8008a46:	782b      	ldrb	r3, [r5, #0]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	f000 8729 	beq.w	80098a0 <_svfprintf_r+0xf00>
 8008a4e:	2300      	movs	r3, #0
 8008a50:	1c69      	adds	r1, r5, #1
 8008a52:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8008a56:	461a      	mov	r2, r3
 8008a58:	f04f 39ff 	mov.w	r9, #4294967295
 8008a5c:	930a      	str	r3, [sp, #40]	; 0x28
 8008a5e:	461d      	mov	r5, r3
 8008a60:	200a      	movs	r0, #10
 8008a62:	1c4e      	adds	r6, r1, #1
 8008a64:	7809      	ldrb	r1, [r1, #0]
 8008a66:	9605      	str	r6, [sp, #20]
 8008a68:	9102      	str	r1, [sp, #8]
 8008a6a:	9902      	ldr	r1, [sp, #8]
 8008a6c:	3920      	subs	r1, #32
 8008a6e:	2958      	cmp	r1, #88	; 0x58
 8008a70:	f200 8418 	bhi.w	80092a4 <_svfprintf_r+0x904>
 8008a74:	e8df f011 	tbh	[pc, r1, lsl #1]
 8008a78:	041600a6 	.word	0x041600a6
 8008a7c:	00ab0416 	.word	0x00ab0416
 8008a80:	04160416 	.word	0x04160416
 8008a84:	04160416 	.word	0x04160416
 8008a88:	04160416 	.word	0x04160416
 8008a8c:	006500ae 	.word	0x006500ae
 8008a90:	00b70416 	.word	0x00b70416
 8008a94:	041600ba 	.word	0x041600ba
 8008a98:	00da00d7 	.word	0x00da00d7
 8008a9c:	00da00da 	.word	0x00da00da
 8008aa0:	00da00da 	.word	0x00da00da
 8008aa4:	00da00da 	.word	0x00da00da
 8008aa8:	00da00da 	.word	0x00da00da
 8008aac:	04160416 	.word	0x04160416
 8008ab0:	04160416 	.word	0x04160416
 8008ab4:	04160416 	.word	0x04160416
 8008ab8:	04160416 	.word	0x04160416
 8008abc:	04160416 	.word	0x04160416
 8008ac0:	012b0115 	.word	0x012b0115
 8008ac4:	012b0416 	.word	0x012b0416
 8008ac8:	04160416 	.word	0x04160416
 8008acc:	04160416 	.word	0x04160416
 8008ad0:	041600ed 	.word	0x041600ed
 8008ad4:	03400416 	.word	0x03400416
 8008ad8:	04160416 	.word	0x04160416
 8008adc:	04160416 	.word	0x04160416
 8008ae0:	03a80416 	.word	0x03a80416
 8008ae4:	04160416 	.word	0x04160416
 8008ae8:	04160086 	.word	0x04160086
 8008aec:	04160416 	.word	0x04160416
 8008af0:	04160416 	.word	0x04160416
 8008af4:	04160416 	.word	0x04160416
 8008af8:	04160416 	.word	0x04160416
 8008afc:	01070416 	.word	0x01070416
 8008b00:	012b006b 	.word	0x012b006b
 8008b04:	012b012b 	.word	0x012b012b
 8008b08:	006b00f0 	.word	0x006b00f0
 8008b0c:	04160416 	.word	0x04160416
 8008b10:	041600fa 	.word	0x041600fa
 8008b14:	03420322 	.word	0x03420322
 8008b18:	01010376 	.word	0x01010376
 8008b1c:	03870416 	.word	0x03870416
 8008b20:	03aa0416 	.word	0x03aa0416
 8008b24:	04160416 	.word	0x04160416
 8008b28:	03c2      	.short	0x03c2
 8008b2a:	461d      	mov	r5, r3
 8008b2c:	e773      	b.n	8008a16 <_svfprintf_r+0x76>
 8008b2e:	aa1f      	add	r2, sp, #124	; 0x7c
 8008b30:	4651      	mov	r1, sl
 8008b32:	4658      	mov	r0, fp
 8008b34:	f002 fa7e 	bl	800b034 <__ssprint_r>
 8008b38:	2800      	cmp	r0, #0
 8008b3a:	f040 8692 	bne.w	8009862 <_svfprintf_r+0xec2>
 8008b3e:	ac2c      	add	r4, sp, #176	; 0xb0
 8008b40:	e77e      	b.n	8008a40 <_svfprintf_r+0xa0>
 8008b42:	2301      	movs	r3, #1
 8008b44:	222b      	movs	r2, #43	; 0x2b
 8008b46:	9905      	ldr	r1, [sp, #20]
 8008b48:	e78b      	b.n	8008a62 <_svfprintf_r+0xc2>
 8008b4a:	460f      	mov	r7, r1
 8008b4c:	e7fb      	b.n	8008b46 <_svfprintf_r+0x1a6>
 8008b4e:	b10b      	cbz	r3, 8008b54 <_svfprintf_r+0x1b4>
 8008b50:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8008b54:	06ae      	lsls	r6, r5, #26
 8008b56:	f140 80aa 	bpl.w	8008cae <_svfprintf_r+0x30e>
 8008b5a:	3707      	adds	r7, #7
 8008b5c:	f027 0707 	bic.w	r7, r7, #7
 8008b60:	f107 0308 	add.w	r3, r7, #8
 8008b64:	e9d7 6700 	ldrd	r6, r7, [r7]
 8008b68:	9304      	str	r3, [sp, #16]
 8008b6a:	2e00      	cmp	r6, #0
 8008b6c:	f177 0300 	sbcs.w	r3, r7, #0
 8008b70:	da06      	bge.n	8008b80 <_svfprintf_r+0x1e0>
 8008b72:	4276      	negs	r6, r6
 8008b74:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8008b78:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8008b7c:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8008b80:	2301      	movs	r3, #1
 8008b82:	e2ca      	b.n	800911a <_svfprintf_r+0x77a>
 8008b84:	b10b      	cbz	r3, 8008b8a <_svfprintf_r+0x1ea>
 8008b86:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8008b8a:	4b37      	ldr	r3, [pc, #220]	; (8008c68 <_svfprintf_r+0x2c8>)
 8008b8c:	9311      	str	r3, [sp, #68]	; 0x44
 8008b8e:	06ab      	lsls	r3, r5, #26
 8008b90:	f140 8339 	bpl.w	8009206 <_svfprintf_r+0x866>
 8008b94:	3707      	adds	r7, #7
 8008b96:	f027 0707 	bic.w	r7, r7, #7
 8008b9a:	f107 0308 	add.w	r3, r7, #8
 8008b9e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8008ba2:	9304      	str	r3, [sp, #16]
 8008ba4:	07e8      	lsls	r0, r5, #31
 8008ba6:	d50b      	bpl.n	8008bc0 <_svfprintf_r+0x220>
 8008ba8:	ea56 0307 	orrs.w	r3, r6, r7
 8008bac:	d008      	beq.n	8008bc0 <_svfprintf_r+0x220>
 8008bae:	2330      	movs	r3, #48	; 0x30
 8008bb0:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8008bb4:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8008bb8:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8008bbc:	f045 0502 	orr.w	r5, r5, #2
 8008bc0:	2302      	movs	r3, #2
 8008bc2:	e2a7      	b.n	8009114 <_svfprintf_r+0x774>
 8008bc4:	2a00      	cmp	r2, #0
 8008bc6:	d1be      	bne.n	8008b46 <_svfprintf_r+0x1a6>
 8008bc8:	2301      	movs	r3, #1
 8008bca:	2220      	movs	r2, #32
 8008bcc:	e7bb      	b.n	8008b46 <_svfprintf_r+0x1a6>
 8008bce:	f045 0501 	orr.w	r5, r5, #1
 8008bd2:	e7b8      	b.n	8008b46 <_svfprintf_r+0x1a6>
 8008bd4:	683e      	ldr	r6, [r7, #0]
 8008bd6:	960a      	str	r6, [sp, #40]	; 0x28
 8008bd8:	2e00      	cmp	r6, #0
 8008bda:	f107 0104 	add.w	r1, r7, #4
 8008bde:	dab4      	bge.n	8008b4a <_svfprintf_r+0x1aa>
 8008be0:	4276      	negs	r6, r6
 8008be2:	960a      	str	r6, [sp, #40]	; 0x28
 8008be4:	460f      	mov	r7, r1
 8008be6:	f045 0504 	orr.w	r5, r5, #4
 8008bea:	e7ac      	b.n	8008b46 <_svfprintf_r+0x1a6>
 8008bec:	9905      	ldr	r1, [sp, #20]
 8008bee:	1c4e      	adds	r6, r1, #1
 8008bf0:	7809      	ldrb	r1, [r1, #0]
 8008bf2:	9102      	str	r1, [sp, #8]
 8008bf4:	292a      	cmp	r1, #42	; 0x2a
 8008bf6:	d010      	beq.n	8008c1a <_svfprintf_r+0x27a>
 8008bf8:	f04f 0900 	mov.w	r9, #0
 8008bfc:	9605      	str	r6, [sp, #20]
 8008bfe:	9902      	ldr	r1, [sp, #8]
 8008c00:	3930      	subs	r1, #48	; 0x30
 8008c02:	2909      	cmp	r1, #9
 8008c04:	f63f af31 	bhi.w	8008a6a <_svfprintf_r+0xca>
 8008c08:	fb00 1909 	mla	r9, r0, r9, r1
 8008c0c:	9905      	ldr	r1, [sp, #20]
 8008c0e:	460e      	mov	r6, r1
 8008c10:	f816 1b01 	ldrb.w	r1, [r6], #1
 8008c14:	9102      	str	r1, [sp, #8]
 8008c16:	9605      	str	r6, [sp, #20]
 8008c18:	e7f1      	b.n	8008bfe <_svfprintf_r+0x25e>
 8008c1a:	6839      	ldr	r1, [r7, #0]
 8008c1c:	9605      	str	r6, [sp, #20]
 8008c1e:	ea41 79e1 	orr.w	r9, r1, r1, asr #31
 8008c22:	3704      	adds	r7, #4
 8008c24:	e78f      	b.n	8008b46 <_svfprintf_r+0x1a6>
 8008c26:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8008c2a:	e78c      	b.n	8008b46 <_svfprintf_r+0x1a6>
 8008c2c:	2100      	movs	r1, #0
 8008c2e:	910a      	str	r1, [sp, #40]	; 0x28
 8008c30:	9902      	ldr	r1, [sp, #8]
 8008c32:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008c34:	3930      	subs	r1, #48	; 0x30
 8008c36:	fb00 1106 	mla	r1, r0, r6, r1
 8008c3a:	910a      	str	r1, [sp, #40]	; 0x28
 8008c3c:	9905      	ldr	r1, [sp, #20]
 8008c3e:	460e      	mov	r6, r1
 8008c40:	f816 1b01 	ldrb.w	r1, [r6], #1
 8008c44:	9102      	str	r1, [sp, #8]
 8008c46:	9902      	ldr	r1, [sp, #8]
 8008c48:	9605      	str	r6, [sp, #20]
 8008c4a:	3930      	subs	r1, #48	; 0x30
 8008c4c:	2909      	cmp	r1, #9
 8008c4e:	d9ef      	bls.n	8008c30 <_svfprintf_r+0x290>
 8008c50:	e70b      	b.n	8008a6a <_svfprintf_r+0xca>
 8008c52:	f045 0508 	orr.w	r5, r5, #8
 8008c56:	e776      	b.n	8008b46 <_svfprintf_r+0x1a6>
 8008c58:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8008c5c:	e773      	b.n	8008b46 <_svfprintf_r+0x1a6>
 8008c5e:	bf00      	nop
	...
 8008c68:	0800bb10 	.word	0x0800bb10
 8008c6c:	9905      	ldr	r1, [sp, #20]
 8008c6e:	7809      	ldrb	r1, [r1, #0]
 8008c70:	296c      	cmp	r1, #108	; 0x6c
 8008c72:	d105      	bne.n	8008c80 <_svfprintf_r+0x2e0>
 8008c74:	9905      	ldr	r1, [sp, #20]
 8008c76:	3101      	adds	r1, #1
 8008c78:	9105      	str	r1, [sp, #20]
 8008c7a:	f045 0520 	orr.w	r5, r5, #32
 8008c7e:	e762      	b.n	8008b46 <_svfprintf_r+0x1a6>
 8008c80:	f045 0510 	orr.w	r5, r5, #16
 8008c84:	e75f      	b.n	8008b46 <_svfprintf_r+0x1a6>
 8008c86:	1d3b      	adds	r3, r7, #4
 8008c88:	9304      	str	r3, [sp, #16]
 8008c8a:	2600      	movs	r6, #0
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8008c92:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8008c96:	f04f 0901 	mov.w	r9, #1
 8008c9a:	4637      	mov	r7, r6
 8008c9c:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8008ca0:	e11b      	b.n	8008eda <_svfprintf_r+0x53a>
 8008ca2:	b10b      	cbz	r3, 8008ca8 <_svfprintf_r+0x308>
 8008ca4:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8008ca8:	f045 0510 	orr.w	r5, r5, #16
 8008cac:	e752      	b.n	8008b54 <_svfprintf_r+0x1b4>
 8008cae:	f015 0f10 	tst.w	r5, #16
 8008cb2:	f107 0304 	add.w	r3, r7, #4
 8008cb6:	d003      	beq.n	8008cc0 <_svfprintf_r+0x320>
 8008cb8:	683e      	ldr	r6, [r7, #0]
 8008cba:	9304      	str	r3, [sp, #16]
 8008cbc:	17f7      	asrs	r7, r6, #31
 8008cbe:	e754      	b.n	8008b6a <_svfprintf_r+0x1ca>
 8008cc0:	683e      	ldr	r6, [r7, #0]
 8008cc2:	9304      	str	r3, [sp, #16]
 8008cc4:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008cc8:	bf18      	it	ne
 8008cca:	b236      	sxthne	r6, r6
 8008ccc:	e7f6      	b.n	8008cbc <_svfprintf_r+0x31c>
 8008cce:	b10b      	cbz	r3, 8008cd4 <_svfprintf_r+0x334>
 8008cd0:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8008cd4:	3707      	adds	r7, #7
 8008cd6:	f027 0707 	bic.w	r7, r7, #7
 8008cda:	f107 0308 	add.w	r3, r7, #8
 8008cde:	9304      	str	r3, [sp, #16]
 8008ce0:	ed97 7b00 	vldr	d7, [r7]
 8008ce4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008ce8:	9b06      	ldr	r3, [sp, #24]
 8008cea:	9312      	str	r3, [sp, #72]	; 0x48
 8008cec:	9b07      	ldr	r3, [sp, #28]
 8008cee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008cf2:	9313      	str	r3, [sp, #76]	; 0x4c
 8008cf4:	f04f 32ff 	mov.w	r2, #4294967295
 8008cf8:	4b4a      	ldr	r3, [pc, #296]	; (8008e24 <_svfprintf_r+0x484>)
 8008cfa:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8008cfe:	f7f7 ff11 	bl	8000b24 <__aeabi_dcmpun>
 8008d02:	2800      	cmp	r0, #0
 8008d04:	f040 85d5 	bne.w	80098b2 <_svfprintf_r+0xf12>
 8008d08:	f04f 32ff 	mov.w	r2, #4294967295
 8008d0c:	4b45      	ldr	r3, [pc, #276]	; (8008e24 <_svfprintf_r+0x484>)
 8008d0e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8008d12:	f7f7 fee9 	bl	8000ae8 <__aeabi_dcmple>
 8008d16:	2800      	cmp	r0, #0
 8008d18:	f040 85cb 	bne.w	80098b2 <_svfprintf_r+0xf12>
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	2300      	movs	r3, #0
 8008d20:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008d24:	f7f7 fed6 	bl	8000ad4 <__aeabi_dcmplt>
 8008d28:	b110      	cbz	r0, 8008d30 <_svfprintf_r+0x390>
 8008d2a:	232d      	movs	r3, #45	; 0x2d
 8008d2c:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8008d30:	4b3d      	ldr	r3, [pc, #244]	; (8008e28 <_svfprintf_r+0x488>)
 8008d32:	4a3e      	ldr	r2, [pc, #248]	; (8008e2c <_svfprintf_r+0x48c>)
 8008d34:	9902      	ldr	r1, [sp, #8]
 8008d36:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8008d3a:	2947      	cmp	r1, #71	; 0x47
 8008d3c:	bfcc      	ite	gt
 8008d3e:	4690      	movgt	r8, r2
 8008d40:	4698      	movle	r8, r3
 8008d42:	f04f 0903 	mov.w	r9, #3
 8008d46:	2600      	movs	r6, #0
 8008d48:	4637      	mov	r7, r6
 8008d4a:	e0c6      	b.n	8008eda <_svfprintf_r+0x53a>
 8008d4c:	f1b9 3fff 	cmp.w	r9, #4294967295
 8008d50:	d022      	beq.n	8008d98 <_svfprintf_r+0x3f8>
 8008d52:	9b02      	ldr	r3, [sp, #8]
 8008d54:	f023 0320 	bic.w	r3, r3, #32
 8008d58:	2b47      	cmp	r3, #71	; 0x47
 8008d5a:	d104      	bne.n	8008d66 <_svfprintf_r+0x3c6>
 8008d5c:	f1b9 0f00 	cmp.w	r9, #0
 8008d60:	bf08      	it	eq
 8008d62:	f04f 0901 	moveq.w	r9, #1
 8008d66:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8008d6a:	930c      	str	r3, [sp, #48]	; 0x30
 8008d6c:	9b07      	ldr	r3, [sp, #28]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	da15      	bge.n	8008d9e <_svfprintf_r+0x3fe>
 8008d72:	9b06      	ldr	r3, [sp, #24]
 8008d74:	930e      	str	r3, [sp, #56]	; 0x38
 8008d76:	9b07      	ldr	r3, [sp, #28]
 8008d78:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008d7c:	930f      	str	r3, [sp, #60]	; 0x3c
 8008d7e:	232d      	movs	r3, #45	; 0x2d
 8008d80:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d82:	9b02      	ldr	r3, [sp, #8]
 8008d84:	f023 0720 	bic.w	r7, r3, #32
 8008d88:	2f46      	cmp	r7, #70	; 0x46
 8008d8a:	d00e      	beq.n	8008daa <_svfprintf_r+0x40a>
 8008d8c:	2f45      	cmp	r7, #69	; 0x45
 8008d8e:	d146      	bne.n	8008e1e <_svfprintf_r+0x47e>
 8008d90:	f109 0601 	add.w	r6, r9, #1
 8008d94:	2102      	movs	r1, #2
 8008d96:	e00a      	b.n	8008dae <_svfprintf_r+0x40e>
 8008d98:	f04f 0906 	mov.w	r9, #6
 8008d9c:	e7e3      	b.n	8008d66 <_svfprintf_r+0x3c6>
 8008d9e:	ed9d 7b06 	vldr	d7, [sp, #24]
 8008da2:	2300      	movs	r3, #0
 8008da4:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8008da8:	e7ea      	b.n	8008d80 <_svfprintf_r+0x3e0>
 8008daa:	464e      	mov	r6, r9
 8008dac:	2103      	movs	r1, #3
 8008dae:	ab1d      	add	r3, sp, #116	; 0x74
 8008db0:	9301      	str	r3, [sp, #4]
 8008db2:	ab1a      	add	r3, sp, #104	; 0x68
 8008db4:	9300      	str	r3, [sp, #0]
 8008db6:	4632      	mov	r2, r6
 8008db8:	ab19      	add	r3, sp, #100	; 0x64
 8008dba:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8008dbe:	4658      	mov	r0, fp
 8008dc0:	f000 fe4e 	bl	8009a60 <_dtoa_r>
 8008dc4:	2f47      	cmp	r7, #71	; 0x47
 8008dc6:	4680      	mov	r8, r0
 8008dc8:	d102      	bne.n	8008dd0 <_svfprintf_r+0x430>
 8008dca:	07e8      	lsls	r0, r5, #31
 8008dcc:	f140 857e 	bpl.w	80098cc <_svfprintf_r+0xf2c>
 8008dd0:	eb08 0306 	add.w	r3, r8, r6
 8008dd4:	2f46      	cmp	r7, #70	; 0x46
 8008dd6:	9303      	str	r3, [sp, #12]
 8008dd8:	d111      	bne.n	8008dfe <_svfprintf_r+0x45e>
 8008dda:	f898 3000 	ldrb.w	r3, [r8]
 8008dde:	2b30      	cmp	r3, #48	; 0x30
 8008de0:	d109      	bne.n	8008df6 <_svfprintf_r+0x456>
 8008de2:	2200      	movs	r2, #0
 8008de4:	2300      	movs	r3, #0
 8008de6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008dea:	f7f7 fe69 	bl	8000ac0 <__aeabi_dcmpeq>
 8008dee:	b910      	cbnz	r0, 8008df6 <_svfprintf_r+0x456>
 8008df0:	f1c6 0601 	rsb	r6, r6, #1
 8008df4:	9619      	str	r6, [sp, #100]	; 0x64
 8008df6:	9a03      	ldr	r2, [sp, #12]
 8008df8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008dfa:	441a      	add	r2, r3
 8008dfc:	9203      	str	r2, [sp, #12]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	2300      	movs	r3, #0
 8008e02:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008e06:	f7f7 fe5b 	bl	8000ac0 <__aeabi_dcmpeq>
 8008e0a:	b988      	cbnz	r0, 8008e30 <_svfprintf_r+0x490>
 8008e0c:	2230      	movs	r2, #48	; 0x30
 8008e0e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008e10:	9903      	ldr	r1, [sp, #12]
 8008e12:	4299      	cmp	r1, r3
 8008e14:	d90e      	bls.n	8008e34 <_svfprintf_r+0x494>
 8008e16:	1c59      	adds	r1, r3, #1
 8008e18:	911d      	str	r1, [sp, #116]	; 0x74
 8008e1a:	701a      	strb	r2, [r3, #0]
 8008e1c:	e7f7      	b.n	8008e0e <_svfprintf_r+0x46e>
 8008e1e:	464e      	mov	r6, r9
 8008e20:	e7b8      	b.n	8008d94 <_svfprintf_r+0x3f4>
 8008e22:	bf00      	nop
 8008e24:	7fefffff 	.word	0x7fefffff
 8008e28:	0800bb00 	.word	0x0800bb00
 8008e2c:	0800bb04 	.word	0x0800bb04
 8008e30:	9b03      	ldr	r3, [sp, #12]
 8008e32:	931d      	str	r3, [sp, #116]	; 0x74
 8008e34:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008e36:	2f47      	cmp	r7, #71	; 0x47
 8008e38:	eba3 0308 	sub.w	r3, r3, r8
 8008e3c:	9303      	str	r3, [sp, #12]
 8008e3e:	f040 80fa 	bne.w	8009036 <_svfprintf_r+0x696>
 8008e42:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008e44:	1cd9      	adds	r1, r3, #3
 8008e46:	db02      	blt.n	8008e4e <_svfprintf_r+0x4ae>
 8008e48:	4599      	cmp	r9, r3
 8008e4a:	f280 8120 	bge.w	800908e <_svfprintf_r+0x6ee>
 8008e4e:	9b02      	ldr	r3, [sp, #8]
 8008e50:	3b02      	subs	r3, #2
 8008e52:	9302      	str	r3, [sp, #8]
 8008e54:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008e56:	f89d 1008 	ldrb.w	r1, [sp, #8]
 8008e5a:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 8008e5e:	1e53      	subs	r3, r2, #1
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	9319      	str	r3, [sp, #100]	; 0x64
 8008e64:	bfb6      	itet	lt
 8008e66:	f1c2 0301 	rsblt	r3, r2, #1
 8008e6a:	222b      	movge	r2, #43	; 0x2b
 8008e6c:	222d      	movlt	r2, #45	; 0x2d
 8008e6e:	2b09      	cmp	r3, #9
 8008e70:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8008e74:	f340 80fb 	ble.w	800906e <_svfprintf_r+0x6ce>
 8008e78:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8008e7c:	260a      	movs	r6, #10
 8008e7e:	fb93 f0f6 	sdiv	r0, r3, r6
 8008e82:	fb06 3310 	mls	r3, r6, r0, r3
 8008e86:	3330      	adds	r3, #48	; 0x30
 8008e88:	2809      	cmp	r0, #9
 8008e8a:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008e8e:	f102 31ff 	add.w	r1, r2, #4294967295
 8008e92:	4603      	mov	r3, r0
 8008e94:	f300 80e4 	bgt.w	8009060 <_svfprintf_r+0x6c0>
 8008e98:	3330      	adds	r3, #48	; 0x30
 8008e9a:	f801 3c01 	strb.w	r3, [r1, #-1]
 8008e9e:	3a02      	subs	r2, #2
 8008ea0:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8008ea4:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8008ea8:	4282      	cmp	r2, r0
 8008eaa:	4619      	mov	r1, r3
 8008eac:	f0c0 80da 	bcc.w	8009064 <_svfprintf_r+0x6c4>
 8008eb0:	9a03      	ldr	r2, [sp, #12]
 8008eb2:	ab1b      	add	r3, sp, #108	; 0x6c
 8008eb4:	1acb      	subs	r3, r1, r3
 8008eb6:	2a01      	cmp	r2, #1
 8008eb8:	9310      	str	r3, [sp, #64]	; 0x40
 8008eba:	eb03 0902 	add.w	r9, r3, r2
 8008ebe:	dc02      	bgt.n	8008ec6 <_svfprintf_r+0x526>
 8008ec0:	f015 0701 	ands.w	r7, r5, #1
 8008ec4:	d002      	beq.n	8008ecc <_svfprintf_r+0x52c>
 8008ec6:	9b08      	ldr	r3, [sp, #32]
 8008ec8:	2700      	movs	r7, #0
 8008eca:	4499      	add	r9, r3
 8008ecc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ece:	b113      	cbz	r3, 8008ed6 <_svfprintf_r+0x536>
 8008ed0:	232d      	movs	r3, #45	; 0x2d
 8008ed2:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8008ed6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008ed8:	2600      	movs	r6, #0
 8008eda:	454e      	cmp	r6, r9
 8008edc:	4633      	mov	r3, r6
 8008ede:	bfb8      	it	lt
 8008ee0:	464b      	movlt	r3, r9
 8008ee2:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ee4:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8008ee8:	b113      	cbz	r3, 8008ef0 <_svfprintf_r+0x550>
 8008eea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008eec:	3301      	adds	r3, #1
 8008eee:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ef0:	f015 0302 	ands.w	r3, r5, #2
 8008ef4:	9314      	str	r3, [sp, #80]	; 0x50
 8008ef6:	bf1e      	ittt	ne
 8008ef8:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 8008efa:	3302      	addne	r3, #2
 8008efc:	930b      	strne	r3, [sp, #44]	; 0x2c
 8008efe:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8008f02:	9315      	str	r3, [sp, #84]	; 0x54
 8008f04:	d118      	bne.n	8008f38 <_svfprintf_r+0x598>
 8008f06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f08:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008f0a:	1a9b      	subs	r3, r3, r2
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	930c      	str	r3, [sp, #48]	; 0x30
 8008f10:	dd12      	ble.n	8008f38 <_svfprintf_r+0x598>
 8008f12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f14:	2b10      	cmp	r3, #16
 8008f16:	4ba9      	ldr	r3, [pc, #676]	; (80091bc <_svfprintf_r+0x81c>)
 8008f18:	6023      	str	r3, [r4, #0]
 8008f1a:	f300 81d5 	bgt.w	80092c8 <_svfprintf_r+0x928>
 8008f1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f20:	6063      	str	r3, [r4, #4]
 8008f22:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008f24:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f26:	4413      	add	r3, r2
 8008f28:	9321      	str	r3, [sp, #132]	; 0x84
 8008f2a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008f2c:	3301      	adds	r3, #1
 8008f2e:	2b07      	cmp	r3, #7
 8008f30:	9320      	str	r3, [sp, #128]	; 0x80
 8008f32:	f300 81e2 	bgt.w	80092fa <_svfprintf_r+0x95a>
 8008f36:	3408      	adds	r4, #8
 8008f38:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8008f3c:	b173      	cbz	r3, 8008f5c <_svfprintf_r+0x5bc>
 8008f3e:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8008f42:	6023      	str	r3, [r4, #0]
 8008f44:	2301      	movs	r3, #1
 8008f46:	6063      	str	r3, [r4, #4]
 8008f48:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f4a:	3301      	adds	r3, #1
 8008f4c:	9321      	str	r3, [sp, #132]	; 0x84
 8008f4e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008f50:	3301      	adds	r3, #1
 8008f52:	2b07      	cmp	r3, #7
 8008f54:	9320      	str	r3, [sp, #128]	; 0x80
 8008f56:	f300 81da 	bgt.w	800930e <_svfprintf_r+0x96e>
 8008f5a:	3408      	adds	r4, #8
 8008f5c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008f5e:	b16b      	cbz	r3, 8008f7c <_svfprintf_r+0x5dc>
 8008f60:	ab18      	add	r3, sp, #96	; 0x60
 8008f62:	6023      	str	r3, [r4, #0]
 8008f64:	2302      	movs	r3, #2
 8008f66:	6063      	str	r3, [r4, #4]
 8008f68:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f6a:	3302      	adds	r3, #2
 8008f6c:	9321      	str	r3, [sp, #132]	; 0x84
 8008f6e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008f70:	3301      	adds	r3, #1
 8008f72:	2b07      	cmp	r3, #7
 8008f74:	9320      	str	r3, [sp, #128]	; 0x80
 8008f76:	f300 81d4 	bgt.w	8009322 <_svfprintf_r+0x982>
 8008f7a:	3408      	adds	r4, #8
 8008f7c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f7e:	2b80      	cmp	r3, #128	; 0x80
 8008f80:	d114      	bne.n	8008fac <_svfprintf_r+0x60c>
 8008f82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f84:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008f86:	1a9b      	subs	r3, r3, r2
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	dd0f      	ble.n	8008fac <_svfprintf_r+0x60c>
 8008f8c:	4a8c      	ldr	r2, [pc, #560]	; (80091c0 <_svfprintf_r+0x820>)
 8008f8e:	6022      	str	r2, [r4, #0]
 8008f90:	2b10      	cmp	r3, #16
 8008f92:	f300 81d0 	bgt.w	8009336 <_svfprintf_r+0x996>
 8008f96:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008f98:	6063      	str	r3, [r4, #4]
 8008f9a:	4413      	add	r3, r2
 8008f9c:	9321      	str	r3, [sp, #132]	; 0x84
 8008f9e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008fa0:	3301      	adds	r3, #1
 8008fa2:	2b07      	cmp	r3, #7
 8008fa4:	9320      	str	r3, [sp, #128]	; 0x80
 8008fa6:	f300 81df 	bgt.w	8009368 <_svfprintf_r+0x9c8>
 8008faa:	3408      	adds	r4, #8
 8008fac:	eba6 0609 	sub.w	r6, r6, r9
 8008fb0:	2e00      	cmp	r6, #0
 8008fb2:	dd0f      	ble.n	8008fd4 <_svfprintf_r+0x634>
 8008fb4:	4b82      	ldr	r3, [pc, #520]	; (80091c0 <_svfprintf_r+0x820>)
 8008fb6:	6023      	str	r3, [r4, #0]
 8008fb8:	2e10      	cmp	r6, #16
 8008fba:	f300 81df 	bgt.w	800937c <_svfprintf_r+0x9dc>
 8008fbe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008fc0:	9821      	ldr	r0, [sp, #132]	; 0x84
 8008fc2:	6066      	str	r6, [r4, #4]
 8008fc4:	3301      	adds	r3, #1
 8008fc6:	4406      	add	r6, r0
 8008fc8:	2b07      	cmp	r3, #7
 8008fca:	9621      	str	r6, [sp, #132]	; 0x84
 8008fcc:	9320      	str	r3, [sp, #128]	; 0x80
 8008fce:	f300 81ec 	bgt.w	80093aa <_svfprintf_r+0xa0a>
 8008fd2:	3408      	adds	r4, #8
 8008fd4:	05eb      	lsls	r3, r5, #23
 8008fd6:	f100 81f2 	bmi.w	80093be <_svfprintf_r+0xa1e>
 8008fda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008fdc:	e884 0300 	stmia.w	r4, {r8, r9}
 8008fe0:	444b      	add	r3, r9
 8008fe2:	9321      	str	r3, [sp, #132]	; 0x84
 8008fe4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008fe6:	3301      	adds	r3, #1
 8008fe8:	2b07      	cmp	r3, #7
 8008fea:	9320      	str	r3, [sp, #128]	; 0x80
 8008fec:	f340 8419 	ble.w	8009822 <_svfprintf_r+0xe82>
 8008ff0:	aa1f      	add	r2, sp, #124	; 0x7c
 8008ff2:	4651      	mov	r1, sl
 8008ff4:	4658      	mov	r0, fp
 8008ff6:	f002 f81d 	bl	800b034 <__ssprint_r>
 8008ffa:	2800      	cmp	r0, #0
 8008ffc:	f040 8431 	bne.w	8009862 <_svfprintf_r+0xec2>
 8009000:	ac2c      	add	r4, sp, #176	; 0xb0
 8009002:	076b      	lsls	r3, r5, #29
 8009004:	f100 8410 	bmi.w	8009828 <_svfprintf_r+0xe88>
 8009008:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800900a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800900c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800900e:	428a      	cmp	r2, r1
 8009010:	bfac      	ite	ge
 8009012:	189b      	addge	r3, r3, r2
 8009014:	185b      	addlt	r3, r3, r1
 8009016:	9309      	str	r3, [sp, #36]	; 0x24
 8009018:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800901a:	b13b      	cbz	r3, 800902c <_svfprintf_r+0x68c>
 800901c:	aa1f      	add	r2, sp, #124	; 0x7c
 800901e:	4651      	mov	r1, sl
 8009020:	4658      	mov	r0, fp
 8009022:	f002 f807 	bl	800b034 <__ssprint_r>
 8009026:	2800      	cmp	r0, #0
 8009028:	f040 841b 	bne.w	8009862 <_svfprintf_r+0xec2>
 800902c:	2300      	movs	r3, #0
 800902e:	9320      	str	r3, [sp, #128]	; 0x80
 8009030:	9f04      	ldr	r7, [sp, #16]
 8009032:	ac2c      	add	r4, sp, #176	; 0xb0
 8009034:	e4ee      	b.n	8008a14 <_svfprintf_r+0x74>
 8009036:	9b02      	ldr	r3, [sp, #8]
 8009038:	2b65      	cmp	r3, #101	; 0x65
 800903a:	f77f af0b 	ble.w	8008e54 <_svfprintf_r+0x4b4>
 800903e:	9b02      	ldr	r3, [sp, #8]
 8009040:	2b66      	cmp	r3, #102	; 0x66
 8009042:	d124      	bne.n	800908e <_svfprintf_r+0x6ee>
 8009044:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009046:	2b00      	cmp	r3, #0
 8009048:	dd19      	ble.n	800907e <_svfprintf_r+0x6de>
 800904a:	f1b9 0f00 	cmp.w	r9, #0
 800904e:	d101      	bne.n	8009054 <_svfprintf_r+0x6b4>
 8009050:	07ea      	lsls	r2, r5, #31
 8009052:	d502      	bpl.n	800905a <_svfprintf_r+0x6ba>
 8009054:	9a08      	ldr	r2, [sp, #32]
 8009056:	4413      	add	r3, r2
 8009058:	444b      	add	r3, r9
 800905a:	9f19      	ldr	r7, [sp, #100]	; 0x64
 800905c:	4699      	mov	r9, r3
 800905e:	e735      	b.n	8008ecc <_svfprintf_r+0x52c>
 8009060:	460a      	mov	r2, r1
 8009062:	e70c      	b.n	8008e7e <_svfprintf_r+0x4de>
 8009064:	f812 1b01 	ldrb.w	r1, [r2], #1
 8009068:	f803 1b01 	strb.w	r1, [r3], #1
 800906c:	e71c      	b.n	8008ea8 <_svfprintf_r+0x508>
 800906e:	2230      	movs	r2, #48	; 0x30
 8009070:	4413      	add	r3, r2
 8009072:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8009076:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 800907a:	a91c      	add	r1, sp, #112	; 0x70
 800907c:	e718      	b.n	8008eb0 <_svfprintf_r+0x510>
 800907e:	f1b9 0f00 	cmp.w	r9, #0
 8009082:	d101      	bne.n	8009088 <_svfprintf_r+0x6e8>
 8009084:	07eb      	lsls	r3, r5, #31
 8009086:	d515      	bpl.n	80090b4 <_svfprintf_r+0x714>
 8009088:	9b08      	ldr	r3, [sp, #32]
 800908a:	3301      	adds	r3, #1
 800908c:	e7e4      	b.n	8009058 <_svfprintf_r+0x6b8>
 800908e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009090:	9b03      	ldr	r3, [sp, #12]
 8009092:	429a      	cmp	r2, r3
 8009094:	db06      	blt.n	80090a4 <_svfprintf_r+0x704>
 8009096:	07ef      	lsls	r7, r5, #31
 8009098:	d50e      	bpl.n	80090b8 <_svfprintf_r+0x718>
 800909a:	9b08      	ldr	r3, [sp, #32]
 800909c:	4413      	add	r3, r2
 800909e:	2267      	movs	r2, #103	; 0x67
 80090a0:	9202      	str	r2, [sp, #8]
 80090a2:	e7da      	b.n	800905a <_svfprintf_r+0x6ba>
 80090a4:	9b03      	ldr	r3, [sp, #12]
 80090a6:	9908      	ldr	r1, [sp, #32]
 80090a8:	2a00      	cmp	r2, #0
 80090aa:	440b      	add	r3, r1
 80090ac:	dcf7      	bgt.n	800909e <_svfprintf_r+0x6fe>
 80090ae:	f1c2 0201 	rsb	r2, r2, #1
 80090b2:	e7f3      	b.n	800909c <_svfprintf_r+0x6fc>
 80090b4:	2301      	movs	r3, #1
 80090b6:	e7d0      	b.n	800905a <_svfprintf_r+0x6ba>
 80090b8:	4613      	mov	r3, r2
 80090ba:	e7f0      	b.n	800909e <_svfprintf_r+0x6fe>
 80090bc:	b10b      	cbz	r3, 80090c2 <_svfprintf_r+0x722>
 80090be:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80090c2:	f015 0f20 	tst.w	r5, #32
 80090c6:	f107 0304 	add.w	r3, r7, #4
 80090ca:	d008      	beq.n	80090de <_svfprintf_r+0x73e>
 80090cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80090ce:	683a      	ldr	r2, [r7, #0]
 80090d0:	17ce      	asrs	r6, r1, #31
 80090d2:	4608      	mov	r0, r1
 80090d4:	4631      	mov	r1, r6
 80090d6:	e9c2 0100 	strd	r0, r1, [r2]
 80090da:	461f      	mov	r7, r3
 80090dc:	e49a      	b.n	8008a14 <_svfprintf_r+0x74>
 80090de:	06ee      	lsls	r6, r5, #27
 80090e0:	d503      	bpl.n	80090ea <_svfprintf_r+0x74a>
 80090e2:	683a      	ldr	r2, [r7, #0]
 80090e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80090e6:	6011      	str	r1, [r2, #0]
 80090e8:	e7f7      	b.n	80090da <_svfprintf_r+0x73a>
 80090ea:	0668      	lsls	r0, r5, #25
 80090ec:	d5f9      	bpl.n	80090e2 <_svfprintf_r+0x742>
 80090ee:	683a      	ldr	r2, [r7, #0]
 80090f0:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 80090f4:	8011      	strh	r1, [r2, #0]
 80090f6:	e7f0      	b.n	80090da <_svfprintf_r+0x73a>
 80090f8:	f045 0510 	orr.w	r5, r5, #16
 80090fc:	f015 0320 	ands.w	r3, r5, #32
 8009100:	d022      	beq.n	8009148 <_svfprintf_r+0x7a8>
 8009102:	3707      	adds	r7, #7
 8009104:	f027 0707 	bic.w	r7, r7, #7
 8009108:	f107 0308 	add.w	r3, r7, #8
 800910c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8009110:	9304      	str	r3, [sp, #16]
 8009112:	2300      	movs	r3, #0
 8009114:	2200      	movs	r2, #0
 8009116:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800911a:	f1b9 3fff 	cmp.w	r9, #4294967295
 800911e:	f000 83db 	beq.w	80098d8 <_svfprintf_r+0xf38>
 8009122:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8009126:	920b      	str	r2, [sp, #44]	; 0x2c
 8009128:	ea56 0207 	orrs.w	r2, r6, r7
 800912c:	f040 83d9 	bne.w	80098e2 <_svfprintf_r+0xf42>
 8009130:	f1b9 0f00 	cmp.w	r9, #0
 8009134:	f000 80aa 	beq.w	800928c <_svfprintf_r+0x8ec>
 8009138:	2b01      	cmp	r3, #1
 800913a:	d076      	beq.n	800922a <_svfprintf_r+0x88a>
 800913c:	2b02      	cmp	r3, #2
 800913e:	f000 8091 	beq.w	8009264 <_svfprintf_r+0x8c4>
 8009142:	2600      	movs	r6, #0
 8009144:	2700      	movs	r7, #0
 8009146:	e3d2      	b.n	80098ee <_svfprintf_r+0xf4e>
 8009148:	1d3a      	adds	r2, r7, #4
 800914a:	f015 0110 	ands.w	r1, r5, #16
 800914e:	9204      	str	r2, [sp, #16]
 8009150:	d002      	beq.n	8009158 <_svfprintf_r+0x7b8>
 8009152:	683e      	ldr	r6, [r7, #0]
 8009154:	2700      	movs	r7, #0
 8009156:	e7dd      	b.n	8009114 <_svfprintf_r+0x774>
 8009158:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 800915c:	d0f9      	beq.n	8009152 <_svfprintf_r+0x7b2>
 800915e:	883e      	ldrh	r6, [r7, #0]
 8009160:	2700      	movs	r7, #0
 8009162:	e7d6      	b.n	8009112 <_svfprintf_r+0x772>
 8009164:	1d3b      	adds	r3, r7, #4
 8009166:	9304      	str	r3, [sp, #16]
 8009168:	2330      	movs	r3, #48	; 0x30
 800916a:	2278      	movs	r2, #120	; 0x78
 800916c:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8009170:	4b14      	ldr	r3, [pc, #80]	; (80091c4 <_svfprintf_r+0x824>)
 8009172:	683e      	ldr	r6, [r7, #0]
 8009174:	9311      	str	r3, [sp, #68]	; 0x44
 8009176:	2700      	movs	r7, #0
 8009178:	f045 0502 	orr.w	r5, r5, #2
 800917c:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8009180:	2302      	movs	r3, #2
 8009182:	9202      	str	r2, [sp, #8]
 8009184:	e7c6      	b.n	8009114 <_svfprintf_r+0x774>
 8009186:	1d3b      	adds	r3, r7, #4
 8009188:	2600      	movs	r6, #0
 800918a:	f1b9 3fff 	cmp.w	r9, #4294967295
 800918e:	9304      	str	r3, [sp, #16]
 8009190:	f8d7 8000 	ldr.w	r8, [r7]
 8009194:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8009198:	d00a      	beq.n	80091b0 <_svfprintf_r+0x810>
 800919a:	464a      	mov	r2, r9
 800919c:	4631      	mov	r1, r6
 800919e:	4640      	mov	r0, r8
 80091a0:	f7f7 f816 	bl	80001d0 <memchr>
 80091a4:	2800      	cmp	r0, #0
 80091a6:	f000 808d 	beq.w	80092c4 <_svfprintf_r+0x924>
 80091aa:	eba0 0908 	sub.w	r9, r0, r8
 80091ae:	e5cb      	b.n	8008d48 <_svfprintf_r+0x3a8>
 80091b0:	4640      	mov	r0, r8
 80091b2:	f7f7 f85d 	bl	8000270 <strlen>
 80091b6:	4681      	mov	r9, r0
 80091b8:	e5c6      	b.n	8008d48 <_svfprintf_r+0x3a8>
 80091ba:	bf00      	nop
 80091bc:	0800bb34 	.word	0x0800bb34
 80091c0:	0800bb44 	.word	0x0800bb44
 80091c4:	0800bb21 	.word	0x0800bb21
 80091c8:	f045 0510 	orr.w	r5, r5, #16
 80091cc:	06a9      	lsls	r1, r5, #26
 80091ce:	d509      	bpl.n	80091e4 <_svfprintf_r+0x844>
 80091d0:	3707      	adds	r7, #7
 80091d2:	f027 0707 	bic.w	r7, r7, #7
 80091d6:	f107 0308 	add.w	r3, r7, #8
 80091da:	e9d7 6700 	ldrd	r6, r7, [r7]
 80091de:	9304      	str	r3, [sp, #16]
 80091e0:	2301      	movs	r3, #1
 80091e2:	e797      	b.n	8009114 <_svfprintf_r+0x774>
 80091e4:	1d3b      	adds	r3, r7, #4
 80091e6:	f015 0f10 	tst.w	r5, #16
 80091ea:	9304      	str	r3, [sp, #16]
 80091ec:	d001      	beq.n	80091f2 <_svfprintf_r+0x852>
 80091ee:	683e      	ldr	r6, [r7, #0]
 80091f0:	e002      	b.n	80091f8 <_svfprintf_r+0x858>
 80091f2:	066a      	lsls	r2, r5, #25
 80091f4:	d5fb      	bpl.n	80091ee <_svfprintf_r+0x84e>
 80091f6:	883e      	ldrh	r6, [r7, #0]
 80091f8:	2700      	movs	r7, #0
 80091fa:	e7f1      	b.n	80091e0 <_svfprintf_r+0x840>
 80091fc:	b10b      	cbz	r3, 8009202 <_svfprintf_r+0x862>
 80091fe:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8009202:	4ba3      	ldr	r3, [pc, #652]	; (8009490 <_svfprintf_r+0xaf0>)
 8009204:	e4c2      	b.n	8008b8c <_svfprintf_r+0x1ec>
 8009206:	1d3b      	adds	r3, r7, #4
 8009208:	f015 0f10 	tst.w	r5, #16
 800920c:	9304      	str	r3, [sp, #16]
 800920e:	d001      	beq.n	8009214 <_svfprintf_r+0x874>
 8009210:	683e      	ldr	r6, [r7, #0]
 8009212:	e002      	b.n	800921a <_svfprintf_r+0x87a>
 8009214:	066e      	lsls	r6, r5, #25
 8009216:	d5fb      	bpl.n	8009210 <_svfprintf_r+0x870>
 8009218:	883e      	ldrh	r6, [r7, #0]
 800921a:	2700      	movs	r7, #0
 800921c:	e4c2      	b.n	8008ba4 <_svfprintf_r+0x204>
 800921e:	4643      	mov	r3, r8
 8009220:	e366      	b.n	80098f0 <_svfprintf_r+0xf50>
 8009222:	2f00      	cmp	r7, #0
 8009224:	bf08      	it	eq
 8009226:	2e0a      	cmpeq	r6, #10
 8009228:	d205      	bcs.n	8009236 <_svfprintf_r+0x896>
 800922a:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 800922e:	3630      	adds	r6, #48	; 0x30
 8009230:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8009234:	e377      	b.n	8009926 <_svfprintf_r+0xf86>
 8009236:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800923a:	4630      	mov	r0, r6
 800923c:	4639      	mov	r1, r7
 800923e:	220a      	movs	r2, #10
 8009240:	2300      	movs	r3, #0
 8009242:	f7f7 fcfd 	bl	8000c40 <__aeabi_uldivmod>
 8009246:	3230      	adds	r2, #48	; 0x30
 8009248:	f808 2d01 	strb.w	r2, [r8, #-1]!
 800924c:	2300      	movs	r3, #0
 800924e:	4630      	mov	r0, r6
 8009250:	4639      	mov	r1, r7
 8009252:	220a      	movs	r2, #10
 8009254:	f7f7 fcf4 	bl	8000c40 <__aeabi_uldivmod>
 8009258:	4606      	mov	r6, r0
 800925a:	460f      	mov	r7, r1
 800925c:	ea56 0307 	orrs.w	r3, r6, r7
 8009260:	d1eb      	bne.n	800923a <_svfprintf_r+0x89a>
 8009262:	e360      	b.n	8009926 <_svfprintf_r+0xf86>
 8009264:	2600      	movs	r6, #0
 8009266:	2700      	movs	r7, #0
 8009268:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800926c:	f006 030f 	and.w	r3, r6, #15
 8009270:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009272:	5cd3      	ldrb	r3, [r2, r3]
 8009274:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8009278:	0933      	lsrs	r3, r6, #4
 800927a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800927e:	093a      	lsrs	r2, r7, #4
 8009280:	461e      	mov	r6, r3
 8009282:	4617      	mov	r7, r2
 8009284:	ea56 0307 	orrs.w	r3, r6, r7
 8009288:	d1f0      	bne.n	800926c <_svfprintf_r+0x8cc>
 800928a:	e34c      	b.n	8009926 <_svfprintf_r+0xf86>
 800928c:	b93b      	cbnz	r3, 800929e <_svfprintf_r+0x8fe>
 800928e:	07ea      	lsls	r2, r5, #31
 8009290:	d505      	bpl.n	800929e <_svfprintf_r+0x8fe>
 8009292:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8009296:	2330      	movs	r3, #48	; 0x30
 8009298:	f808 3d41 	strb.w	r3, [r8, #-65]!
 800929c:	e343      	b.n	8009926 <_svfprintf_r+0xf86>
 800929e:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 80092a2:	e340      	b.n	8009926 <_svfprintf_r+0xf86>
 80092a4:	b10b      	cbz	r3, 80092aa <_svfprintf_r+0x90a>
 80092a6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80092aa:	9b02      	ldr	r3, [sp, #8]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	f000 82f7 	beq.w	80098a0 <_svfprintf_r+0xf00>
 80092b2:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80092b6:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 80092ba:	2600      	movs	r6, #0
 80092bc:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80092c0:	9704      	str	r7, [sp, #16]
 80092c2:	e4e8      	b.n	8008c96 <_svfprintf_r+0x2f6>
 80092c4:	4606      	mov	r6, r0
 80092c6:	e53f      	b.n	8008d48 <_svfprintf_r+0x3a8>
 80092c8:	2310      	movs	r3, #16
 80092ca:	6063      	str	r3, [r4, #4]
 80092cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80092ce:	3310      	adds	r3, #16
 80092d0:	9321      	str	r3, [sp, #132]	; 0x84
 80092d2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80092d4:	3301      	adds	r3, #1
 80092d6:	2b07      	cmp	r3, #7
 80092d8:	9320      	str	r3, [sp, #128]	; 0x80
 80092da:	dc04      	bgt.n	80092e6 <_svfprintf_r+0x946>
 80092dc:	3408      	adds	r4, #8
 80092de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80092e0:	3b10      	subs	r3, #16
 80092e2:	930c      	str	r3, [sp, #48]	; 0x30
 80092e4:	e615      	b.n	8008f12 <_svfprintf_r+0x572>
 80092e6:	aa1f      	add	r2, sp, #124	; 0x7c
 80092e8:	4651      	mov	r1, sl
 80092ea:	4658      	mov	r0, fp
 80092ec:	f001 fea2 	bl	800b034 <__ssprint_r>
 80092f0:	2800      	cmp	r0, #0
 80092f2:	f040 82b6 	bne.w	8009862 <_svfprintf_r+0xec2>
 80092f6:	ac2c      	add	r4, sp, #176	; 0xb0
 80092f8:	e7f1      	b.n	80092de <_svfprintf_r+0x93e>
 80092fa:	aa1f      	add	r2, sp, #124	; 0x7c
 80092fc:	4651      	mov	r1, sl
 80092fe:	4658      	mov	r0, fp
 8009300:	f001 fe98 	bl	800b034 <__ssprint_r>
 8009304:	2800      	cmp	r0, #0
 8009306:	f040 82ac 	bne.w	8009862 <_svfprintf_r+0xec2>
 800930a:	ac2c      	add	r4, sp, #176	; 0xb0
 800930c:	e614      	b.n	8008f38 <_svfprintf_r+0x598>
 800930e:	aa1f      	add	r2, sp, #124	; 0x7c
 8009310:	4651      	mov	r1, sl
 8009312:	4658      	mov	r0, fp
 8009314:	f001 fe8e 	bl	800b034 <__ssprint_r>
 8009318:	2800      	cmp	r0, #0
 800931a:	f040 82a2 	bne.w	8009862 <_svfprintf_r+0xec2>
 800931e:	ac2c      	add	r4, sp, #176	; 0xb0
 8009320:	e61c      	b.n	8008f5c <_svfprintf_r+0x5bc>
 8009322:	aa1f      	add	r2, sp, #124	; 0x7c
 8009324:	4651      	mov	r1, sl
 8009326:	4658      	mov	r0, fp
 8009328:	f001 fe84 	bl	800b034 <__ssprint_r>
 800932c:	2800      	cmp	r0, #0
 800932e:	f040 8298 	bne.w	8009862 <_svfprintf_r+0xec2>
 8009332:	ac2c      	add	r4, sp, #176	; 0xb0
 8009334:	e622      	b.n	8008f7c <_svfprintf_r+0x5dc>
 8009336:	2210      	movs	r2, #16
 8009338:	6062      	str	r2, [r4, #4]
 800933a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800933c:	3210      	adds	r2, #16
 800933e:	9221      	str	r2, [sp, #132]	; 0x84
 8009340:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009342:	3201      	adds	r2, #1
 8009344:	2a07      	cmp	r2, #7
 8009346:	9220      	str	r2, [sp, #128]	; 0x80
 8009348:	dc02      	bgt.n	8009350 <_svfprintf_r+0x9b0>
 800934a:	3408      	adds	r4, #8
 800934c:	3b10      	subs	r3, #16
 800934e:	e61d      	b.n	8008f8c <_svfprintf_r+0x5ec>
 8009350:	aa1f      	add	r2, sp, #124	; 0x7c
 8009352:	4651      	mov	r1, sl
 8009354:	4658      	mov	r0, fp
 8009356:	930c      	str	r3, [sp, #48]	; 0x30
 8009358:	f001 fe6c 	bl	800b034 <__ssprint_r>
 800935c:	2800      	cmp	r0, #0
 800935e:	f040 8280 	bne.w	8009862 <_svfprintf_r+0xec2>
 8009362:	ac2c      	add	r4, sp, #176	; 0xb0
 8009364:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009366:	e7f1      	b.n	800934c <_svfprintf_r+0x9ac>
 8009368:	aa1f      	add	r2, sp, #124	; 0x7c
 800936a:	4651      	mov	r1, sl
 800936c:	4658      	mov	r0, fp
 800936e:	f001 fe61 	bl	800b034 <__ssprint_r>
 8009372:	2800      	cmp	r0, #0
 8009374:	f040 8275 	bne.w	8009862 <_svfprintf_r+0xec2>
 8009378:	ac2c      	add	r4, sp, #176	; 0xb0
 800937a:	e617      	b.n	8008fac <_svfprintf_r+0x60c>
 800937c:	2310      	movs	r3, #16
 800937e:	6063      	str	r3, [r4, #4]
 8009380:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009382:	3310      	adds	r3, #16
 8009384:	9321      	str	r3, [sp, #132]	; 0x84
 8009386:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009388:	3301      	adds	r3, #1
 800938a:	2b07      	cmp	r3, #7
 800938c:	9320      	str	r3, [sp, #128]	; 0x80
 800938e:	dc02      	bgt.n	8009396 <_svfprintf_r+0x9f6>
 8009390:	3408      	adds	r4, #8
 8009392:	3e10      	subs	r6, #16
 8009394:	e60e      	b.n	8008fb4 <_svfprintf_r+0x614>
 8009396:	aa1f      	add	r2, sp, #124	; 0x7c
 8009398:	4651      	mov	r1, sl
 800939a:	4658      	mov	r0, fp
 800939c:	f001 fe4a 	bl	800b034 <__ssprint_r>
 80093a0:	2800      	cmp	r0, #0
 80093a2:	f040 825e 	bne.w	8009862 <_svfprintf_r+0xec2>
 80093a6:	ac2c      	add	r4, sp, #176	; 0xb0
 80093a8:	e7f3      	b.n	8009392 <_svfprintf_r+0x9f2>
 80093aa:	aa1f      	add	r2, sp, #124	; 0x7c
 80093ac:	4651      	mov	r1, sl
 80093ae:	4658      	mov	r0, fp
 80093b0:	f001 fe40 	bl	800b034 <__ssprint_r>
 80093b4:	2800      	cmp	r0, #0
 80093b6:	f040 8254 	bne.w	8009862 <_svfprintf_r+0xec2>
 80093ba:	ac2c      	add	r4, sp, #176	; 0xb0
 80093bc:	e60a      	b.n	8008fd4 <_svfprintf_r+0x634>
 80093be:	9b02      	ldr	r3, [sp, #8]
 80093c0:	2b65      	cmp	r3, #101	; 0x65
 80093c2:	f340 81a9 	ble.w	8009718 <_svfprintf_r+0xd78>
 80093c6:	2200      	movs	r2, #0
 80093c8:	2300      	movs	r3, #0
 80093ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80093ce:	f7f7 fb77 	bl	8000ac0 <__aeabi_dcmpeq>
 80093d2:	2800      	cmp	r0, #0
 80093d4:	d062      	beq.n	800949c <_svfprintf_r+0xafc>
 80093d6:	4b2f      	ldr	r3, [pc, #188]	; (8009494 <_svfprintf_r+0xaf4>)
 80093d8:	6023      	str	r3, [r4, #0]
 80093da:	2301      	movs	r3, #1
 80093dc:	6063      	str	r3, [r4, #4]
 80093de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80093e0:	3301      	adds	r3, #1
 80093e2:	9321      	str	r3, [sp, #132]	; 0x84
 80093e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80093e6:	3301      	adds	r3, #1
 80093e8:	2b07      	cmp	r3, #7
 80093ea:	9320      	str	r3, [sp, #128]	; 0x80
 80093ec:	dc25      	bgt.n	800943a <_svfprintf_r+0xa9a>
 80093ee:	3408      	adds	r4, #8
 80093f0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80093f2:	9a03      	ldr	r2, [sp, #12]
 80093f4:	4293      	cmp	r3, r2
 80093f6:	db02      	blt.n	80093fe <_svfprintf_r+0xa5e>
 80093f8:	07ee      	lsls	r6, r5, #31
 80093fa:	f57f ae02 	bpl.w	8009002 <_svfprintf_r+0x662>
 80093fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009400:	6023      	str	r3, [r4, #0]
 8009402:	9b08      	ldr	r3, [sp, #32]
 8009404:	6063      	str	r3, [r4, #4]
 8009406:	9a08      	ldr	r2, [sp, #32]
 8009408:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800940a:	4413      	add	r3, r2
 800940c:	9321      	str	r3, [sp, #132]	; 0x84
 800940e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009410:	3301      	adds	r3, #1
 8009412:	2b07      	cmp	r3, #7
 8009414:	9320      	str	r3, [sp, #128]	; 0x80
 8009416:	dc1a      	bgt.n	800944e <_svfprintf_r+0xaae>
 8009418:	3408      	adds	r4, #8
 800941a:	9b03      	ldr	r3, [sp, #12]
 800941c:	1e5e      	subs	r6, r3, #1
 800941e:	2e00      	cmp	r6, #0
 8009420:	f77f adef 	ble.w	8009002 <_svfprintf_r+0x662>
 8009424:	4f1c      	ldr	r7, [pc, #112]	; (8009498 <_svfprintf_r+0xaf8>)
 8009426:	f04f 0810 	mov.w	r8, #16
 800942a:	2e10      	cmp	r6, #16
 800942c:	6027      	str	r7, [r4, #0]
 800942e:	dc18      	bgt.n	8009462 <_svfprintf_r+0xac2>
 8009430:	6066      	str	r6, [r4, #4]
 8009432:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009434:	441e      	add	r6, r3
 8009436:	9621      	str	r6, [sp, #132]	; 0x84
 8009438:	e5d4      	b.n	8008fe4 <_svfprintf_r+0x644>
 800943a:	aa1f      	add	r2, sp, #124	; 0x7c
 800943c:	4651      	mov	r1, sl
 800943e:	4658      	mov	r0, fp
 8009440:	f001 fdf8 	bl	800b034 <__ssprint_r>
 8009444:	2800      	cmp	r0, #0
 8009446:	f040 820c 	bne.w	8009862 <_svfprintf_r+0xec2>
 800944a:	ac2c      	add	r4, sp, #176	; 0xb0
 800944c:	e7d0      	b.n	80093f0 <_svfprintf_r+0xa50>
 800944e:	aa1f      	add	r2, sp, #124	; 0x7c
 8009450:	4651      	mov	r1, sl
 8009452:	4658      	mov	r0, fp
 8009454:	f001 fdee 	bl	800b034 <__ssprint_r>
 8009458:	2800      	cmp	r0, #0
 800945a:	f040 8202 	bne.w	8009862 <_svfprintf_r+0xec2>
 800945e:	ac2c      	add	r4, sp, #176	; 0xb0
 8009460:	e7db      	b.n	800941a <_svfprintf_r+0xa7a>
 8009462:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009464:	f8c4 8004 	str.w	r8, [r4, #4]
 8009468:	3310      	adds	r3, #16
 800946a:	9321      	str	r3, [sp, #132]	; 0x84
 800946c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800946e:	3301      	adds	r3, #1
 8009470:	2b07      	cmp	r3, #7
 8009472:	9320      	str	r3, [sp, #128]	; 0x80
 8009474:	dc02      	bgt.n	800947c <_svfprintf_r+0xadc>
 8009476:	3408      	adds	r4, #8
 8009478:	3e10      	subs	r6, #16
 800947a:	e7d6      	b.n	800942a <_svfprintf_r+0xa8a>
 800947c:	aa1f      	add	r2, sp, #124	; 0x7c
 800947e:	4651      	mov	r1, sl
 8009480:	4658      	mov	r0, fp
 8009482:	f001 fdd7 	bl	800b034 <__ssprint_r>
 8009486:	2800      	cmp	r0, #0
 8009488:	f040 81eb 	bne.w	8009862 <_svfprintf_r+0xec2>
 800948c:	ac2c      	add	r4, sp, #176	; 0xb0
 800948e:	e7f3      	b.n	8009478 <_svfprintf_r+0xad8>
 8009490:	0800bb21 	.word	0x0800bb21
 8009494:	0800bb32 	.word	0x0800bb32
 8009498:	0800bb44 	.word	0x0800bb44
 800949c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800949e:	2b00      	cmp	r3, #0
 80094a0:	dc7a      	bgt.n	8009598 <_svfprintf_r+0xbf8>
 80094a2:	4b9b      	ldr	r3, [pc, #620]	; (8009710 <_svfprintf_r+0xd70>)
 80094a4:	6023      	str	r3, [r4, #0]
 80094a6:	2301      	movs	r3, #1
 80094a8:	6063      	str	r3, [r4, #4]
 80094aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80094ac:	3301      	adds	r3, #1
 80094ae:	9321      	str	r3, [sp, #132]	; 0x84
 80094b0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80094b2:	3301      	adds	r3, #1
 80094b4:	2b07      	cmp	r3, #7
 80094b6:	9320      	str	r3, [sp, #128]	; 0x80
 80094b8:	dc44      	bgt.n	8009544 <_svfprintf_r+0xba4>
 80094ba:	3408      	adds	r4, #8
 80094bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80094be:	b923      	cbnz	r3, 80094ca <_svfprintf_r+0xb2a>
 80094c0:	9b03      	ldr	r3, [sp, #12]
 80094c2:	b913      	cbnz	r3, 80094ca <_svfprintf_r+0xb2a>
 80094c4:	07e8      	lsls	r0, r5, #31
 80094c6:	f57f ad9c 	bpl.w	8009002 <_svfprintf_r+0x662>
 80094ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094cc:	6023      	str	r3, [r4, #0]
 80094ce:	9b08      	ldr	r3, [sp, #32]
 80094d0:	6063      	str	r3, [r4, #4]
 80094d2:	9a08      	ldr	r2, [sp, #32]
 80094d4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80094d6:	4413      	add	r3, r2
 80094d8:	9321      	str	r3, [sp, #132]	; 0x84
 80094da:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80094dc:	3301      	adds	r3, #1
 80094de:	2b07      	cmp	r3, #7
 80094e0:	9320      	str	r3, [sp, #128]	; 0x80
 80094e2:	dc39      	bgt.n	8009558 <_svfprintf_r+0xbb8>
 80094e4:	f104 0308 	add.w	r3, r4, #8
 80094e8:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80094ea:	2e00      	cmp	r6, #0
 80094ec:	da19      	bge.n	8009522 <_svfprintf_r+0xb82>
 80094ee:	4f89      	ldr	r7, [pc, #548]	; (8009714 <_svfprintf_r+0xd74>)
 80094f0:	4276      	negs	r6, r6
 80094f2:	2410      	movs	r4, #16
 80094f4:	2e10      	cmp	r6, #16
 80094f6:	601f      	str	r7, [r3, #0]
 80094f8:	dc38      	bgt.n	800956c <_svfprintf_r+0xbcc>
 80094fa:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80094fc:	605e      	str	r6, [r3, #4]
 80094fe:	4416      	add	r6, r2
 8009500:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009502:	9621      	str	r6, [sp, #132]	; 0x84
 8009504:	3201      	adds	r2, #1
 8009506:	2a07      	cmp	r2, #7
 8009508:	f103 0308 	add.w	r3, r3, #8
 800950c:	9220      	str	r2, [sp, #128]	; 0x80
 800950e:	dd08      	ble.n	8009522 <_svfprintf_r+0xb82>
 8009510:	aa1f      	add	r2, sp, #124	; 0x7c
 8009512:	4651      	mov	r1, sl
 8009514:	4658      	mov	r0, fp
 8009516:	f001 fd8d 	bl	800b034 <__ssprint_r>
 800951a:	2800      	cmp	r0, #0
 800951c:	f040 81a1 	bne.w	8009862 <_svfprintf_r+0xec2>
 8009520:	ab2c      	add	r3, sp, #176	; 0xb0
 8009522:	9a03      	ldr	r2, [sp, #12]
 8009524:	605a      	str	r2, [r3, #4]
 8009526:	9903      	ldr	r1, [sp, #12]
 8009528:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800952a:	f8c3 8000 	str.w	r8, [r3]
 800952e:	440a      	add	r2, r1
 8009530:	9221      	str	r2, [sp, #132]	; 0x84
 8009532:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009534:	3201      	adds	r2, #1
 8009536:	2a07      	cmp	r2, #7
 8009538:	9220      	str	r2, [sp, #128]	; 0x80
 800953a:	f73f ad59 	bgt.w	8008ff0 <_svfprintf_r+0x650>
 800953e:	f103 0408 	add.w	r4, r3, #8
 8009542:	e55e      	b.n	8009002 <_svfprintf_r+0x662>
 8009544:	aa1f      	add	r2, sp, #124	; 0x7c
 8009546:	4651      	mov	r1, sl
 8009548:	4658      	mov	r0, fp
 800954a:	f001 fd73 	bl	800b034 <__ssprint_r>
 800954e:	2800      	cmp	r0, #0
 8009550:	f040 8187 	bne.w	8009862 <_svfprintf_r+0xec2>
 8009554:	ac2c      	add	r4, sp, #176	; 0xb0
 8009556:	e7b1      	b.n	80094bc <_svfprintf_r+0xb1c>
 8009558:	aa1f      	add	r2, sp, #124	; 0x7c
 800955a:	4651      	mov	r1, sl
 800955c:	4658      	mov	r0, fp
 800955e:	f001 fd69 	bl	800b034 <__ssprint_r>
 8009562:	2800      	cmp	r0, #0
 8009564:	f040 817d 	bne.w	8009862 <_svfprintf_r+0xec2>
 8009568:	ab2c      	add	r3, sp, #176	; 0xb0
 800956a:	e7bd      	b.n	80094e8 <_svfprintf_r+0xb48>
 800956c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800956e:	605c      	str	r4, [r3, #4]
 8009570:	3210      	adds	r2, #16
 8009572:	9221      	str	r2, [sp, #132]	; 0x84
 8009574:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009576:	3201      	adds	r2, #1
 8009578:	2a07      	cmp	r2, #7
 800957a:	9220      	str	r2, [sp, #128]	; 0x80
 800957c:	dc02      	bgt.n	8009584 <_svfprintf_r+0xbe4>
 800957e:	3308      	adds	r3, #8
 8009580:	3e10      	subs	r6, #16
 8009582:	e7b7      	b.n	80094f4 <_svfprintf_r+0xb54>
 8009584:	aa1f      	add	r2, sp, #124	; 0x7c
 8009586:	4651      	mov	r1, sl
 8009588:	4658      	mov	r0, fp
 800958a:	f001 fd53 	bl	800b034 <__ssprint_r>
 800958e:	2800      	cmp	r0, #0
 8009590:	f040 8167 	bne.w	8009862 <_svfprintf_r+0xec2>
 8009594:	ab2c      	add	r3, sp, #176	; 0xb0
 8009596:	e7f3      	b.n	8009580 <_svfprintf_r+0xbe0>
 8009598:	9b03      	ldr	r3, [sp, #12]
 800959a:	42bb      	cmp	r3, r7
 800959c:	bfa8      	it	ge
 800959e:	463b      	movge	r3, r7
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	461e      	mov	r6, r3
 80095a4:	dd0b      	ble.n	80095be <_svfprintf_r+0xc1e>
 80095a6:	6063      	str	r3, [r4, #4]
 80095a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80095aa:	f8c4 8000 	str.w	r8, [r4]
 80095ae:	4433      	add	r3, r6
 80095b0:	9321      	str	r3, [sp, #132]	; 0x84
 80095b2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80095b4:	3301      	adds	r3, #1
 80095b6:	2b07      	cmp	r3, #7
 80095b8:	9320      	str	r3, [sp, #128]	; 0x80
 80095ba:	dc5f      	bgt.n	800967c <_svfprintf_r+0xcdc>
 80095bc:	3408      	adds	r4, #8
 80095be:	2e00      	cmp	r6, #0
 80095c0:	bfac      	ite	ge
 80095c2:	1bbe      	subge	r6, r7, r6
 80095c4:	463e      	movlt	r6, r7
 80095c6:	2e00      	cmp	r6, #0
 80095c8:	dd0f      	ble.n	80095ea <_svfprintf_r+0xc4a>
 80095ca:	f8df 9148 	ldr.w	r9, [pc, #328]	; 8009714 <_svfprintf_r+0xd74>
 80095ce:	f8c4 9000 	str.w	r9, [r4]
 80095d2:	2e10      	cmp	r6, #16
 80095d4:	dc5c      	bgt.n	8009690 <_svfprintf_r+0xcf0>
 80095d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80095d8:	6066      	str	r6, [r4, #4]
 80095da:	441e      	add	r6, r3
 80095dc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80095de:	9621      	str	r6, [sp, #132]	; 0x84
 80095e0:	3301      	adds	r3, #1
 80095e2:	2b07      	cmp	r3, #7
 80095e4:	9320      	str	r3, [sp, #128]	; 0x80
 80095e6:	dc6a      	bgt.n	80096be <_svfprintf_r+0xd1e>
 80095e8:	3408      	adds	r4, #8
 80095ea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80095ec:	9a03      	ldr	r2, [sp, #12]
 80095ee:	4293      	cmp	r3, r2
 80095f0:	db01      	blt.n	80095f6 <_svfprintf_r+0xc56>
 80095f2:	07e9      	lsls	r1, r5, #31
 80095f4:	d50d      	bpl.n	8009612 <_svfprintf_r+0xc72>
 80095f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80095f8:	6023      	str	r3, [r4, #0]
 80095fa:	9b08      	ldr	r3, [sp, #32]
 80095fc:	6063      	str	r3, [r4, #4]
 80095fe:	9a08      	ldr	r2, [sp, #32]
 8009600:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009602:	4413      	add	r3, r2
 8009604:	9321      	str	r3, [sp, #132]	; 0x84
 8009606:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009608:	3301      	adds	r3, #1
 800960a:	2b07      	cmp	r3, #7
 800960c:	9320      	str	r3, [sp, #128]	; 0x80
 800960e:	dc60      	bgt.n	80096d2 <_svfprintf_r+0xd32>
 8009610:	3408      	adds	r4, #8
 8009612:	9b03      	ldr	r3, [sp, #12]
 8009614:	9a03      	ldr	r2, [sp, #12]
 8009616:	1bde      	subs	r6, r3, r7
 8009618:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800961a:	1ad3      	subs	r3, r2, r3
 800961c:	429e      	cmp	r6, r3
 800961e:	bfa8      	it	ge
 8009620:	461e      	movge	r6, r3
 8009622:	2e00      	cmp	r6, #0
 8009624:	dd0b      	ble.n	800963e <_svfprintf_r+0xc9e>
 8009626:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009628:	6066      	str	r6, [r4, #4]
 800962a:	4433      	add	r3, r6
 800962c:	9321      	str	r3, [sp, #132]	; 0x84
 800962e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009630:	3301      	adds	r3, #1
 8009632:	4447      	add	r7, r8
 8009634:	2b07      	cmp	r3, #7
 8009636:	6027      	str	r7, [r4, #0]
 8009638:	9320      	str	r3, [sp, #128]	; 0x80
 800963a:	dc54      	bgt.n	80096e6 <_svfprintf_r+0xd46>
 800963c:	3408      	adds	r4, #8
 800963e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009640:	9a03      	ldr	r2, [sp, #12]
 8009642:	2e00      	cmp	r6, #0
 8009644:	eba2 0303 	sub.w	r3, r2, r3
 8009648:	bfac      	ite	ge
 800964a:	1b9e      	subge	r6, r3, r6
 800964c:	461e      	movlt	r6, r3
 800964e:	2e00      	cmp	r6, #0
 8009650:	f77f acd7 	ble.w	8009002 <_svfprintf_r+0x662>
 8009654:	4f2f      	ldr	r7, [pc, #188]	; (8009714 <_svfprintf_r+0xd74>)
 8009656:	f04f 0810 	mov.w	r8, #16
 800965a:	2e10      	cmp	r6, #16
 800965c:	6027      	str	r7, [r4, #0]
 800965e:	f77f aee7 	ble.w	8009430 <_svfprintf_r+0xa90>
 8009662:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009664:	f8c4 8004 	str.w	r8, [r4, #4]
 8009668:	3310      	adds	r3, #16
 800966a:	9321      	str	r3, [sp, #132]	; 0x84
 800966c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800966e:	3301      	adds	r3, #1
 8009670:	2b07      	cmp	r3, #7
 8009672:	9320      	str	r3, [sp, #128]	; 0x80
 8009674:	dc41      	bgt.n	80096fa <_svfprintf_r+0xd5a>
 8009676:	3408      	adds	r4, #8
 8009678:	3e10      	subs	r6, #16
 800967a:	e7ee      	b.n	800965a <_svfprintf_r+0xcba>
 800967c:	aa1f      	add	r2, sp, #124	; 0x7c
 800967e:	4651      	mov	r1, sl
 8009680:	4658      	mov	r0, fp
 8009682:	f001 fcd7 	bl	800b034 <__ssprint_r>
 8009686:	2800      	cmp	r0, #0
 8009688:	f040 80eb 	bne.w	8009862 <_svfprintf_r+0xec2>
 800968c:	ac2c      	add	r4, sp, #176	; 0xb0
 800968e:	e796      	b.n	80095be <_svfprintf_r+0xc1e>
 8009690:	2310      	movs	r3, #16
 8009692:	6063      	str	r3, [r4, #4]
 8009694:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009696:	3310      	adds	r3, #16
 8009698:	9321      	str	r3, [sp, #132]	; 0x84
 800969a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800969c:	3301      	adds	r3, #1
 800969e:	2b07      	cmp	r3, #7
 80096a0:	9320      	str	r3, [sp, #128]	; 0x80
 80096a2:	dc02      	bgt.n	80096aa <_svfprintf_r+0xd0a>
 80096a4:	3408      	adds	r4, #8
 80096a6:	3e10      	subs	r6, #16
 80096a8:	e791      	b.n	80095ce <_svfprintf_r+0xc2e>
 80096aa:	aa1f      	add	r2, sp, #124	; 0x7c
 80096ac:	4651      	mov	r1, sl
 80096ae:	4658      	mov	r0, fp
 80096b0:	f001 fcc0 	bl	800b034 <__ssprint_r>
 80096b4:	2800      	cmp	r0, #0
 80096b6:	f040 80d4 	bne.w	8009862 <_svfprintf_r+0xec2>
 80096ba:	ac2c      	add	r4, sp, #176	; 0xb0
 80096bc:	e7f3      	b.n	80096a6 <_svfprintf_r+0xd06>
 80096be:	aa1f      	add	r2, sp, #124	; 0x7c
 80096c0:	4651      	mov	r1, sl
 80096c2:	4658      	mov	r0, fp
 80096c4:	f001 fcb6 	bl	800b034 <__ssprint_r>
 80096c8:	2800      	cmp	r0, #0
 80096ca:	f040 80ca 	bne.w	8009862 <_svfprintf_r+0xec2>
 80096ce:	ac2c      	add	r4, sp, #176	; 0xb0
 80096d0:	e78b      	b.n	80095ea <_svfprintf_r+0xc4a>
 80096d2:	aa1f      	add	r2, sp, #124	; 0x7c
 80096d4:	4651      	mov	r1, sl
 80096d6:	4658      	mov	r0, fp
 80096d8:	f001 fcac 	bl	800b034 <__ssprint_r>
 80096dc:	2800      	cmp	r0, #0
 80096de:	f040 80c0 	bne.w	8009862 <_svfprintf_r+0xec2>
 80096e2:	ac2c      	add	r4, sp, #176	; 0xb0
 80096e4:	e795      	b.n	8009612 <_svfprintf_r+0xc72>
 80096e6:	aa1f      	add	r2, sp, #124	; 0x7c
 80096e8:	4651      	mov	r1, sl
 80096ea:	4658      	mov	r0, fp
 80096ec:	f001 fca2 	bl	800b034 <__ssprint_r>
 80096f0:	2800      	cmp	r0, #0
 80096f2:	f040 80b6 	bne.w	8009862 <_svfprintf_r+0xec2>
 80096f6:	ac2c      	add	r4, sp, #176	; 0xb0
 80096f8:	e7a1      	b.n	800963e <_svfprintf_r+0xc9e>
 80096fa:	aa1f      	add	r2, sp, #124	; 0x7c
 80096fc:	4651      	mov	r1, sl
 80096fe:	4658      	mov	r0, fp
 8009700:	f001 fc98 	bl	800b034 <__ssprint_r>
 8009704:	2800      	cmp	r0, #0
 8009706:	f040 80ac 	bne.w	8009862 <_svfprintf_r+0xec2>
 800970a:	ac2c      	add	r4, sp, #176	; 0xb0
 800970c:	e7b4      	b.n	8009678 <_svfprintf_r+0xcd8>
 800970e:	bf00      	nop
 8009710:	0800bb32 	.word	0x0800bb32
 8009714:	0800bb44 	.word	0x0800bb44
 8009718:	9b03      	ldr	r3, [sp, #12]
 800971a:	2b01      	cmp	r3, #1
 800971c:	dc01      	bgt.n	8009722 <_svfprintf_r+0xd82>
 800971e:	07ea      	lsls	r2, r5, #31
 8009720:	d576      	bpl.n	8009810 <_svfprintf_r+0xe70>
 8009722:	2301      	movs	r3, #1
 8009724:	6063      	str	r3, [r4, #4]
 8009726:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009728:	f8c4 8000 	str.w	r8, [r4]
 800972c:	3301      	adds	r3, #1
 800972e:	9321      	str	r3, [sp, #132]	; 0x84
 8009730:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009732:	3301      	adds	r3, #1
 8009734:	2b07      	cmp	r3, #7
 8009736:	9320      	str	r3, [sp, #128]	; 0x80
 8009738:	dc36      	bgt.n	80097a8 <_svfprintf_r+0xe08>
 800973a:	3408      	adds	r4, #8
 800973c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800973e:	6023      	str	r3, [r4, #0]
 8009740:	9b08      	ldr	r3, [sp, #32]
 8009742:	6063      	str	r3, [r4, #4]
 8009744:	9a08      	ldr	r2, [sp, #32]
 8009746:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009748:	4413      	add	r3, r2
 800974a:	9321      	str	r3, [sp, #132]	; 0x84
 800974c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800974e:	3301      	adds	r3, #1
 8009750:	2b07      	cmp	r3, #7
 8009752:	9320      	str	r3, [sp, #128]	; 0x80
 8009754:	dc31      	bgt.n	80097ba <_svfprintf_r+0xe1a>
 8009756:	3408      	adds	r4, #8
 8009758:	2300      	movs	r3, #0
 800975a:	2200      	movs	r2, #0
 800975c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009760:	f7f7 f9ae 	bl	8000ac0 <__aeabi_dcmpeq>
 8009764:	9b03      	ldr	r3, [sp, #12]
 8009766:	1e5e      	subs	r6, r3, #1
 8009768:	2800      	cmp	r0, #0
 800976a:	d12f      	bne.n	80097cc <_svfprintf_r+0xe2c>
 800976c:	f108 0301 	add.w	r3, r8, #1
 8009770:	e884 0048 	stmia.w	r4, {r3, r6}
 8009774:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009776:	9a03      	ldr	r2, [sp, #12]
 8009778:	3b01      	subs	r3, #1
 800977a:	4413      	add	r3, r2
 800977c:	9321      	str	r3, [sp, #132]	; 0x84
 800977e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009780:	3301      	adds	r3, #1
 8009782:	2b07      	cmp	r3, #7
 8009784:	9320      	str	r3, [sp, #128]	; 0x80
 8009786:	dd4a      	ble.n	800981e <_svfprintf_r+0xe7e>
 8009788:	aa1f      	add	r2, sp, #124	; 0x7c
 800978a:	4651      	mov	r1, sl
 800978c:	4658      	mov	r0, fp
 800978e:	f001 fc51 	bl	800b034 <__ssprint_r>
 8009792:	2800      	cmp	r0, #0
 8009794:	d165      	bne.n	8009862 <_svfprintf_r+0xec2>
 8009796:	ac2c      	add	r4, sp, #176	; 0xb0
 8009798:	ab1b      	add	r3, sp, #108	; 0x6c
 800979a:	6023      	str	r3, [r4, #0]
 800979c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800979e:	6063      	str	r3, [r4, #4]
 80097a0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80097a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80097a4:	4413      	add	r3, r2
 80097a6:	e41c      	b.n	8008fe2 <_svfprintf_r+0x642>
 80097a8:	aa1f      	add	r2, sp, #124	; 0x7c
 80097aa:	4651      	mov	r1, sl
 80097ac:	4658      	mov	r0, fp
 80097ae:	f001 fc41 	bl	800b034 <__ssprint_r>
 80097b2:	2800      	cmp	r0, #0
 80097b4:	d155      	bne.n	8009862 <_svfprintf_r+0xec2>
 80097b6:	ac2c      	add	r4, sp, #176	; 0xb0
 80097b8:	e7c0      	b.n	800973c <_svfprintf_r+0xd9c>
 80097ba:	aa1f      	add	r2, sp, #124	; 0x7c
 80097bc:	4651      	mov	r1, sl
 80097be:	4658      	mov	r0, fp
 80097c0:	f001 fc38 	bl	800b034 <__ssprint_r>
 80097c4:	2800      	cmp	r0, #0
 80097c6:	d14c      	bne.n	8009862 <_svfprintf_r+0xec2>
 80097c8:	ac2c      	add	r4, sp, #176	; 0xb0
 80097ca:	e7c5      	b.n	8009758 <_svfprintf_r+0xdb8>
 80097cc:	2e00      	cmp	r6, #0
 80097ce:	dde3      	ble.n	8009798 <_svfprintf_r+0xdf8>
 80097d0:	4f59      	ldr	r7, [pc, #356]	; (8009938 <_svfprintf_r+0xf98>)
 80097d2:	f04f 0810 	mov.w	r8, #16
 80097d6:	2e10      	cmp	r6, #16
 80097d8:	6027      	str	r7, [r4, #0]
 80097da:	dc04      	bgt.n	80097e6 <_svfprintf_r+0xe46>
 80097dc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80097de:	6066      	str	r6, [r4, #4]
 80097e0:	441e      	add	r6, r3
 80097e2:	9621      	str	r6, [sp, #132]	; 0x84
 80097e4:	e7cb      	b.n	800977e <_svfprintf_r+0xdde>
 80097e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80097e8:	f8c4 8004 	str.w	r8, [r4, #4]
 80097ec:	3310      	adds	r3, #16
 80097ee:	9321      	str	r3, [sp, #132]	; 0x84
 80097f0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80097f2:	3301      	adds	r3, #1
 80097f4:	2b07      	cmp	r3, #7
 80097f6:	9320      	str	r3, [sp, #128]	; 0x80
 80097f8:	dc02      	bgt.n	8009800 <_svfprintf_r+0xe60>
 80097fa:	3408      	adds	r4, #8
 80097fc:	3e10      	subs	r6, #16
 80097fe:	e7ea      	b.n	80097d6 <_svfprintf_r+0xe36>
 8009800:	aa1f      	add	r2, sp, #124	; 0x7c
 8009802:	4651      	mov	r1, sl
 8009804:	4658      	mov	r0, fp
 8009806:	f001 fc15 	bl	800b034 <__ssprint_r>
 800980a:	bb50      	cbnz	r0, 8009862 <_svfprintf_r+0xec2>
 800980c:	ac2c      	add	r4, sp, #176	; 0xb0
 800980e:	e7f5      	b.n	80097fc <_svfprintf_r+0xe5c>
 8009810:	2301      	movs	r3, #1
 8009812:	6063      	str	r3, [r4, #4]
 8009814:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009816:	f8c4 8000 	str.w	r8, [r4]
 800981a:	3301      	adds	r3, #1
 800981c:	e7ae      	b.n	800977c <_svfprintf_r+0xddc>
 800981e:	3408      	adds	r4, #8
 8009820:	e7ba      	b.n	8009798 <_svfprintf_r+0xdf8>
 8009822:	3408      	adds	r4, #8
 8009824:	f7ff bbed 	b.w	8009002 <_svfprintf_r+0x662>
 8009828:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800982a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800982c:	1a9d      	subs	r5, r3, r2
 800982e:	2d00      	cmp	r5, #0
 8009830:	f77f abea 	ble.w	8009008 <_svfprintf_r+0x668>
 8009834:	2610      	movs	r6, #16
 8009836:	4b41      	ldr	r3, [pc, #260]	; (800993c <_svfprintf_r+0xf9c>)
 8009838:	6023      	str	r3, [r4, #0]
 800983a:	2d10      	cmp	r5, #16
 800983c:	dc1b      	bgt.n	8009876 <_svfprintf_r+0xed6>
 800983e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009840:	6065      	str	r5, [r4, #4]
 8009842:	441d      	add	r5, r3
 8009844:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009846:	9521      	str	r5, [sp, #132]	; 0x84
 8009848:	3301      	adds	r3, #1
 800984a:	2b07      	cmp	r3, #7
 800984c:	9320      	str	r3, [sp, #128]	; 0x80
 800984e:	f77f abdb 	ble.w	8009008 <_svfprintf_r+0x668>
 8009852:	aa1f      	add	r2, sp, #124	; 0x7c
 8009854:	4651      	mov	r1, sl
 8009856:	4658      	mov	r0, fp
 8009858:	f001 fbec 	bl	800b034 <__ssprint_r>
 800985c:	2800      	cmp	r0, #0
 800985e:	f43f abd3 	beq.w	8009008 <_svfprintf_r+0x668>
 8009862:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009866:	f013 0f40 	tst.w	r3, #64	; 0x40
 800986a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800986c:	bf18      	it	ne
 800986e:	f04f 33ff 	movne.w	r3, #4294967295
 8009872:	f7ff b8b9 	b.w	80089e8 <_svfprintf_r+0x48>
 8009876:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009878:	6066      	str	r6, [r4, #4]
 800987a:	3310      	adds	r3, #16
 800987c:	9321      	str	r3, [sp, #132]	; 0x84
 800987e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009880:	3301      	adds	r3, #1
 8009882:	2b07      	cmp	r3, #7
 8009884:	9320      	str	r3, [sp, #128]	; 0x80
 8009886:	dc02      	bgt.n	800988e <_svfprintf_r+0xeee>
 8009888:	3408      	adds	r4, #8
 800988a:	3d10      	subs	r5, #16
 800988c:	e7d3      	b.n	8009836 <_svfprintf_r+0xe96>
 800988e:	aa1f      	add	r2, sp, #124	; 0x7c
 8009890:	4651      	mov	r1, sl
 8009892:	4658      	mov	r0, fp
 8009894:	f001 fbce 	bl	800b034 <__ssprint_r>
 8009898:	2800      	cmp	r0, #0
 800989a:	d1e2      	bne.n	8009862 <_svfprintf_r+0xec2>
 800989c:	ac2c      	add	r4, sp, #176	; 0xb0
 800989e:	e7f4      	b.n	800988a <_svfprintf_r+0xeea>
 80098a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d0dd      	beq.n	8009862 <_svfprintf_r+0xec2>
 80098a6:	aa1f      	add	r2, sp, #124	; 0x7c
 80098a8:	4651      	mov	r1, sl
 80098aa:	4658      	mov	r0, fp
 80098ac:	f001 fbc2 	bl	800b034 <__ssprint_r>
 80098b0:	e7d7      	b.n	8009862 <_svfprintf_r+0xec2>
 80098b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80098b6:	4610      	mov	r0, r2
 80098b8:	4619      	mov	r1, r3
 80098ba:	f7f7 f933 	bl	8000b24 <__aeabi_dcmpun>
 80098be:	2800      	cmp	r0, #0
 80098c0:	f43f aa44 	beq.w	8008d4c <_svfprintf_r+0x3ac>
 80098c4:	4b1e      	ldr	r3, [pc, #120]	; (8009940 <_svfprintf_r+0xfa0>)
 80098c6:	4a1f      	ldr	r2, [pc, #124]	; (8009944 <_svfprintf_r+0xfa4>)
 80098c8:	f7ff ba34 	b.w	8008d34 <_svfprintf_r+0x394>
 80098cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80098ce:	eba3 0308 	sub.w	r3, r3, r8
 80098d2:	9303      	str	r3, [sp, #12]
 80098d4:	f7ff bab5 	b.w	8008e42 <_svfprintf_r+0x4a2>
 80098d8:	ea56 0207 	orrs.w	r2, r6, r7
 80098dc:	950b      	str	r5, [sp, #44]	; 0x2c
 80098de:	f43f ac2b 	beq.w	8009138 <_svfprintf_r+0x798>
 80098e2:	2b01      	cmp	r3, #1
 80098e4:	f43f ac9d 	beq.w	8009222 <_svfprintf_r+0x882>
 80098e8:	2b02      	cmp	r3, #2
 80098ea:	f43f acbd 	beq.w	8009268 <_svfprintf_r+0x8c8>
 80098ee:	ab2c      	add	r3, sp, #176	; 0xb0
 80098f0:	08f1      	lsrs	r1, r6, #3
 80098f2:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 80098f6:	08f8      	lsrs	r0, r7, #3
 80098f8:	f006 0207 	and.w	r2, r6, #7
 80098fc:	4607      	mov	r7, r0
 80098fe:	460e      	mov	r6, r1
 8009900:	3230      	adds	r2, #48	; 0x30
 8009902:	ea56 0107 	orrs.w	r1, r6, r7
 8009906:	f103 38ff 	add.w	r8, r3, #4294967295
 800990a:	f803 2c01 	strb.w	r2, [r3, #-1]
 800990e:	f47f ac86 	bne.w	800921e <_svfprintf_r+0x87e>
 8009912:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009914:	07c9      	lsls	r1, r1, #31
 8009916:	d506      	bpl.n	8009926 <_svfprintf_r+0xf86>
 8009918:	2a30      	cmp	r2, #48	; 0x30
 800991a:	d004      	beq.n	8009926 <_svfprintf_r+0xf86>
 800991c:	2230      	movs	r2, #48	; 0x30
 800991e:	f808 2c01 	strb.w	r2, [r8, #-1]
 8009922:	f1a3 0802 	sub.w	r8, r3, #2
 8009926:	464e      	mov	r6, r9
 8009928:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800992c:	eba9 0908 	sub.w	r9, r9, r8
 8009930:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009932:	2700      	movs	r7, #0
 8009934:	f7ff bad1 	b.w	8008eda <_svfprintf_r+0x53a>
 8009938:	0800bb44 	.word	0x0800bb44
 800993c:	0800bb34 	.word	0x0800bb34
 8009940:	0800bb08 	.word	0x0800bb08
 8009944:	0800bb0c 	.word	0x0800bb0c

08009948 <quorem>:
 8009948:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800994c:	6903      	ldr	r3, [r0, #16]
 800994e:	690c      	ldr	r4, [r1, #16]
 8009950:	429c      	cmp	r4, r3
 8009952:	4680      	mov	r8, r0
 8009954:	f300 8082 	bgt.w	8009a5c <quorem+0x114>
 8009958:	3c01      	subs	r4, #1
 800995a:	f101 0714 	add.w	r7, r1, #20
 800995e:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8009962:	f100 0614 	add.w	r6, r0, #20
 8009966:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800996a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800996e:	eb06 030e 	add.w	r3, r6, lr
 8009972:	3501      	adds	r5, #1
 8009974:	eb07 090e 	add.w	r9, r7, lr
 8009978:	9301      	str	r3, [sp, #4]
 800997a:	fbb0 f5f5 	udiv	r5, r0, r5
 800997e:	b395      	cbz	r5, 80099e6 <quorem+0x9e>
 8009980:	f04f 0a00 	mov.w	sl, #0
 8009984:	4638      	mov	r0, r7
 8009986:	46b4      	mov	ip, r6
 8009988:	46d3      	mov	fp, sl
 800998a:	f850 2b04 	ldr.w	r2, [r0], #4
 800998e:	b293      	uxth	r3, r2
 8009990:	fb05 a303 	mla	r3, r5, r3, sl
 8009994:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009998:	b29b      	uxth	r3, r3
 800999a:	ebab 0303 	sub.w	r3, fp, r3
 800999e:	0c12      	lsrs	r2, r2, #16
 80099a0:	f8bc b000 	ldrh.w	fp, [ip]
 80099a4:	fb05 a202 	mla	r2, r5, r2, sl
 80099a8:	fa13 f38b 	uxtah	r3, r3, fp
 80099ac:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80099b0:	fa1f fb82 	uxth.w	fp, r2
 80099b4:	f8dc 2000 	ldr.w	r2, [ip]
 80099b8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80099bc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80099c0:	b29b      	uxth	r3, r3
 80099c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80099c6:	4581      	cmp	r9, r0
 80099c8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80099cc:	f84c 3b04 	str.w	r3, [ip], #4
 80099d0:	d2db      	bcs.n	800998a <quorem+0x42>
 80099d2:	f856 300e 	ldr.w	r3, [r6, lr]
 80099d6:	b933      	cbnz	r3, 80099e6 <quorem+0x9e>
 80099d8:	9b01      	ldr	r3, [sp, #4]
 80099da:	3b04      	subs	r3, #4
 80099dc:	429e      	cmp	r6, r3
 80099de:	461a      	mov	r2, r3
 80099e0:	d330      	bcc.n	8009a44 <quorem+0xfc>
 80099e2:	f8c8 4010 	str.w	r4, [r8, #16]
 80099e6:	4640      	mov	r0, r8
 80099e8:	f001 fa4d 	bl	800ae86 <__mcmp>
 80099ec:	2800      	cmp	r0, #0
 80099ee:	db25      	blt.n	8009a3c <quorem+0xf4>
 80099f0:	3501      	adds	r5, #1
 80099f2:	4630      	mov	r0, r6
 80099f4:	f04f 0e00 	mov.w	lr, #0
 80099f8:	f857 2b04 	ldr.w	r2, [r7], #4
 80099fc:	f8d0 c000 	ldr.w	ip, [r0]
 8009a00:	b293      	uxth	r3, r2
 8009a02:	ebae 0303 	sub.w	r3, lr, r3
 8009a06:	0c12      	lsrs	r2, r2, #16
 8009a08:	fa13 f38c 	uxtah	r3, r3, ip
 8009a0c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009a10:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009a14:	b29b      	uxth	r3, r3
 8009a16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009a1a:	45b9      	cmp	r9, r7
 8009a1c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8009a20:	f840 3b04 	str.w	r3, [r0], #4
 8009a24:	d2e8      	bcs.n	80099f8 <quorem+0xb0>
 8009a26:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8009a2a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8009a2e:	b92a      	cbnz	r2, 8009a3c <quorem+0xf4>
 8009a30:	3b04      	subs	r3, #4
 8009a32:	429e      	cmp	r6, r3
 8009a34:	461a      	mov	r2, r3
 8009a36:	d30b      	bcc.n	8009a50 <quorem+0x108>
 8009a38:	f8c8 4010 	str.w	r4, [r8, #16]
 8009a3c:	4628      	mov	r0, r5
 8009a3e:	b003      	add	sp, #12
 8009a40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a44:	6812      	ldr	r2, [r2, #0]
 8009a46:	3b04      	subs	r3, #4
 8009a48:	2a00      	cmp	r2, #0
 8009a4a:	d1ca      	bne.n	80099e2 <quorem+0x9a>
 8009a4c:	3c01      	subs	r4, #1
 8009a4e:	e7c5      	b.n	80099dc <quorem+0x94>
 8009a50:	6812      	ldr	r2, [r2, #0]
 8009a52:	3b04      	subs	r3, #4
 8009a54:	2a00      	cmp	r2, #0
 8009a56:	d1ef      	bne.n	8009a38 <quorem+0xf0>
 8009a58:	3c01      	subs	r4, #1
 8009a5a:	e7ea      	b.n	8009a32 <quorem+0xea>
 8009a5c:	2000      	movs	r0, #0
 8009a5e:	e7ee      	b.n	8009a3e <quorem+0xf6>

08009a60 <_dtoa_r>:
 8009a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a64:	ec57 6b10 	vmov	r6, r7, d0
 8009a68:	b097      	sub	sp, #92	; 0x5c
 8009a6a:	e9cd 6700 	strd	r6, r7, [sp]
 8009a6e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009a70:	9107      	str	r1, [sp, #28]
 8009a72:	4604      	mov	r4, r0
 8009a74:	920a      	str	r2, [sp, #40]	; 0x28
 8009a76:	930f      	str	r3, [sp, #60]	; 0x3c
 8009a78:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009a7a:	b93e      	cbnz	r6, 8009a8c <_dtoa_r+0x2c>
 8009a7c:	2010      	movs	r0, #16
 8009a7e:	f000 fdcb 	bl	800a618 <malloc>
 8009a82:	6260      	str	r0, [r4, #36]	; 0x24
 8009a84:	6046      	str	r6, [r0, #4]
 8009a86:	6086      	str	r6, [r0, #8]
 8009a88:	6006      	str	r6, [r0, #0]
 8009a8a:	60c6      	str	r6, [r0, #12]
 8009a8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009a8e:	6819      	ldr	r1, [r3, #0]
 8009a90:	b151      	cbz	r1, 8009aa8 <_dtoa_r+0x48>
 8009a92:	685a      	ldr	r2, [r3, #4]
 8009a94:	604a      	str	r2, [r1, #4]
 8009a96:	2301      	movs	r3, #1
 8009a98:	4093      	lsls	r3, r2
 8009a9a:	608b      	str	r3, [r1, #8]
 8009a9c:	4620      	mov	r0, r4
 8009a9e:	f001 f81d 	bl	800aadc <_Bfree>
 8009aa2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	601a      	str	r2, [r3, #0]
 8009aa8:	9b01      	ldr	r3, [sp, #4]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	bfbf      	itttt	lt
 8009aae:	2301      	movlt	r3, #1
 8009ab0:	602b      	strlt	r3, [r5, #0]
 8009ab2:	9b01      	ldrlt	r3, [sp, #4]
 8009ab4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009ab8:	bfb2      	itee	lt
 8009aba:	9301      	strlt	r3, [sp, #4]
 8009abc:	2300      	movge	r3, #0
 8009abe:	602b      	strge	r3, [r5, #0]
 8009ac0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009ac4:	4ba8      	ldr	r3, [pc, #672]	; (8009d68 <_dtoa_r+0x308>)
 8009ac6:	ea33 0308 	bics.w	r3, r3, r8
 8009aca:	d11b      	bne.n	8009b04 <_dtoa_r+0xa4>
 8009acc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009ace:	f242 730f 	movw	r3, #9999	; 0x270f
 8009ad2:	6013      	str	r3, [r2, #0]
 8009ad4:	9b00      	ldr	r3, [sp, #0]
 8009ad6:	b923      	cbnz	r3, 8009ae2 <_dtoa_r+0x82>
 8009ad8:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8009adc:	2800      	cmp	r0, #0
 8009ade:	f000 8578 	beq.w	800a5d2 <_dtoa_r+0xb72>
 8009ae2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009ae4:	b953      	cbnz	r3, 8009afc <_dtoa_r+0x9c>
 8009ae6:	4ba1      	ldr	r3, [pc, #644]	; (8009d6c <_dtoa_r+0x30c>)
 8009ae8:	e021      	b.n	8009b2e <_dtoa_r+0xce>
 8009aea:	4ba1      	ldr	r3, [pc, #644]	; (8009d70 <_dtoa_r+0x310>)
 8009aec:	9302      	str	r3, [sp, #8]
 8009aee:	3308      	adds	r3, #8
 8009af0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009af2:	6013      	str	r3, [r2, #0]
 8009af4:	9802      	ldr	r0, [sp, #8]
 8009af6:	b017      	add	sp, #92	; 0x5c
 8009af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009afc:	4b9b      	ldr	r3, [pc, #620]	; (8009d6c <_dtoa_r+0x30c>)
 8009afe:	9302      	str	r3, [sp, #8]
 8009b00:	3303      	adds	r3, #3
 8009b02:	e7f5      	b.n	8009af0 <_dtoa_r+0x90>
 8009b04:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009b08:	2200      	movs	r2, #0
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	4630      	mov	r0, r6
 8009b0e:	4639      	mov	r1, r7
 8009b10:	f7f6 ffd6 	bl	8000ac0 <__aeabi_dcmpeq>
 8009b14:	4681      	mov	r9, r0
 8009b16:	b160      	cbz	r0, 8009b32 <_dtoa_r+0xd2>
 8009b18:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009b1a:	2301      	movs	r3, #1
 8009b1c:	6013      	str	r3, [r2, #0]
 8009b1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	f000 8553 	beq.w	800a5cc <_dtoa_r+0xb6c>
 8009b26:	4b93      	ldr	r3, [pc, #588]	; (8009d74 <_dtoa_r+0x314>)
 8009b28:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009b2a:	6013      	str	r3, [r2, #0]
 8009b2c:	3b01      	subs	r3, #1
 8009b2e:	9302      	str	r3, [sp, #8]
 8009b30:	e7e0      	b.n	8009af4 <_dtoa_r+0x94>
 8009b32:	aa14      	add	r2, sp, #80	; 0x50
 8009b34:	a915      	add	r1, sp, #84	; 0x54
 8009b36:	ec47 6b10 	vmov	d0, r6, r7
 8009b3a:	4620      	mov	r0, r4
 8009b3c:	f001 fa1b 	bl	800af76 <__d2b>
 8009b40:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009b44:	4682      	mov	sl, r0
 8009b46:	2d00      	cmp	r5, #0
 8009b48:	d07e      	beq.n	8009c48 <_dtoa_r+0x1e8>
 8009b4a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009b4e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8009b52:	4630      	mov	r0, r6
 8009b54:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8009b58:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009b5c:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8009b60:	2200      	movs	r2, #0
 8009b62:	4b85      	ldr	r3, [pc, #532]	; (8009d78 <_dtoa_r+0x318>)
 8009b64:	f7f6 fb90 	bl	8000288 <__aeabi_dsub>
 8009b68:	a379      	add	r3, pc, #484	; (adr r3, 8009d50 <_dtoa_r+0x2f0>)
 8009b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b6e:	f7f6 fd3f 	bl	80005f0 <__aeabi_dmul>
 8009b72:	a379      	add	r3, pc, #484	; (adr r3, 8009d58 <_dtoa_r+0x2f8>)
 8009b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b78:	f7f6 fb88 	bl	800028c <__adddf3>
 8009b7c:	4606      	mov	r6, r0
 8009b7e:	4628      	mov	r0, r5
 8009b80:	460f      	mov	r7, r1
 8009b82:	f7f6 fccf 	bl	8000524 <__aeabi_i2d>
 8009b86:	a376      	add	r3, pc, #472	; (adr r3, 8009d60 <_dtoa_r+0x300>)
 8009b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b8c:	f7f6 fd30 	bl	80005f0 <__aeabi_dmul>
 8009b90:	4602      	mov	r2, r0
 8009b92:	460b      	mov	r3, r1
 8009b94:	4630      	mov	r0, r6
 8009b96:	4639      	mov	r1, r7
 8009b98:	f7f6 fb78 	bl	800028c <__adddf3>
 8009b9c:	4606      	mov	r6, r0
 8009b9e:	460f      	mov	r7, r1
 8009ba0:	f7f6 ffd6 	bl	8000b50 <__aeabi_d2iz>
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	4683      	mov	fp, r0
 8009ba8:	2300      	movs	r3, #0
 8009baa:	4630      	mov	r0, r6
 8009bac:	4639      	mov	r1, r7
 8009bae:	f7f6 ff91 	bl	8000ad4 <__aeabi_dcmplt>
 8009bb2:	b158      	cbz	r0, 8009bcc <_dtoa_r+0x16c>
 8009bb4:	4658      	mov	r0, fp
 8009bb6:	f7f6 fcb5 	bl	8000524 <__aeabi_i2d>
 8009bba:	4602      	mov	r2, r0
 8009bbc:	460b      	mov	r3, r1
 8009bbe:	4630      	mov	r0, r6
 8009bc0:	4639      	mov	r1, r7
 8009bc2:	f7f6 ff7d 	bl	8000ac0 <__aeabi_dcmpeq>
 8009bc6:	b908      	cbnz	r0, 8009bcc <_dtoa_r+0x16c>
 8009bc8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009bcc:	f1bb 0f16 	cmp.w	fp, #22
 8009bd0:	d859      	bhi.n	8009c86 <_dtoa_r+0x226>
 8009bd2:	496a      	ldr	r1, [pc, #424]	; (8009d7c <_dtoa_r+0x31c>)
 8009bd4:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8009bd8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009bdc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009be0:	f7f6 ff96 	bl	8000b10 <__aeabi_dcmpgt>
 8009be4:	2800      	cmp	r0, #0
 8009be6:	d050      	beq.n	8009c8a <_dtoa_r+0x22a>
 8009be8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009bec:	2300      	movs	r3, #0
 8009bee:	930e      	str	r3, [sp, #56]	; 0x38
 8009bf0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009bf2:	1b5d      	subs	r5, r3, r5
 8009bf4:	1e6b      	subs	r3, r5, #1
 8009bf6:	9306      	str	r3, [sp, #24]
 8009bf8:	bf45      	ittet	mi
 8009bfa:	f1c5 0301 	rsbmi	r3, r5, #1
 8009bfe:	9305      	strmi	r3, [sp, #20]
 8009c00:	2300      	movpl	r3, #0
 8009c02:	2300      	movmi	r3, #0
 8009c04:	bf4c      	ite	mi
 8009c06:	9306      	strmi	r3, [sp, #24]
 8009c08:	9305      	strpl	r3, [sp, #20]
 8009c0a:	f1bb 0f00 	cmp.w	fp, #0
 8009c0e:	db3e      	blt.n	8009c8e <_dtoa_r+0x22e>
 8009c10:	9b06      	ldr	r3, [sp, #24]
 8009c12:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8009c16:	445b      	add	r3, fp
 8009c18:	9306      	str	r3, [sp, #24]
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	9308      	str	r3, [sp, #32]
 8009c1e:	9b07      	ldr	r3, [sp, #28]
 8009c20:	2b09      	cmp	r3, #9
 8009c22:	f200 80af 	bhi.w	8009d84 <_dtoa_r+0x324>
 8009c26:	2b05      	cmp	r3, #5
 8009c28:	bfc4      	itt	gt
 8009c2a:	3b04      	subgt	r3, #4
 8009c2c:	9307      	strgt	r3, [sp, #28]
 8009c2e:	9b07      	ldr	r3, [sp, #28]
 8009c30:	f1a3 0302 	sub.w	r3, r3, #2
 8009c34:	bfcc      	ite	gt
 8009c36:	2600      	movgt	r6, #0
 8009c38:	2601      	movle	r6, #1
 8009c3a:	2b03      	cmp	r3, #3
 8009c3c:	f200 80ae 	bhi.w	8009d9c <_dtoa_r+0x33c>
 8009c40:	e8df f003 	tbb	[pc, r3]
 8009c44:	772f8482 	.word	0x772f8482
 8009c48:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009c4a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8009c4c:	441d      	add	r5, r3
 8009c4e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009c52:	2b20      	cmp	r3, #32
 8009c54:	dd11      	ble.n	8009c7a <_dtoa_r+0x21a>
 8009c56:	9a00      	ldr	r2, [sp, #0]
 8009c58:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8009c5c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8009c60:	fa22 f000 	lsr.w	r0, r2, r0
 8009c64:	fa08 f303 	lsl.w	r3, r8, r3
 8009c68:	4318      	orrs	r0, r3
 8009c6a:	f7f6 fc4b 	bl	8000504 <__aeabi_ui2d>
 8009c6e:	2301      	movs	r3, #1
 8009c70:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8009c74:	3d01      	subs	r5, #1
 8009c76:	9312      	str	r3, [sp, #72]	; 0x48
 8009c78:	e772      	b.n	8009b60 <_dtoa_r+0x100>
 8009c7a:	f1c3 0020 	rsb	r0, r3, #32
 8009c7e:	9b00      	ldr	r3, [sp, #0]
 8009c80:	fa03 f000 	lsl.w	r0, r3, r0
 8009c84:	e7f1      	b.n	8009c6a <_dtoa_r+0x20a>
 8009c86:	2301      	movs	r3, #1
 8009c88:	e7b1      	b.n	8009bee <_dtoa_r+0x18e>
 8009c8a:	900e      	str	r0, [sp, #56]	; 0x38
 8009c8c:	e7b0      	b.n	8009bf0 <_dtoa_r+0x190>
 8009c8e:	9b05      	ldr	r3, [sp, #20]
 8009c90:	eba3 030b 	sub.w	r3, r3, fp
 8009c94:	9305      	str	r3, [sp, #20]
 8009c96:	f1cb 0300 	rsb	r3, fp, #0
 8009c9a:	9308      	str	r3, [sp, #32]
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009ca0:	e7bd      	b.n	8009c1e <_dtoa_r+0x1be>
 8009ca2:	2301      	movs	r3, #1
 8009ca4:	9309      	str	r3, [sp, #36]	; 0x24
 8009ca6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	dd7a      	ble.n	8009da2 <_dtoa_r+0x342>
 8009cac:	9304      	str	r3, [sp, #16]
 8009cae:	9303      	str	r3, [sp, #12]
 8009cb0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	606a      	str	r2, [r5, #4]
 8009cb6:	2104      	movs	r1, #4
 8009cb8:	f101 0214 	add.w	r2, r1, #20
 8009cbc:	429a      	cmp	r2, r3
 8009cbe:	d975      	bls.n	8009dac <_dtoa_r+0x34c>
 8009cc0:	6869      	ldr	r1, [r5, #4]
 8009cc2:	4620      	mov	r0, r4
 8009cc4:	f000 fed6 	bl	800aa74 <_Balloc>
 8009cc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009cca:	6028      	str	r0, [r5, #0]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	9302      	str	r3, [sp, #8]
 8009cd0:	9b03      	ldr	r3, [sp, #12]
 8009cd2:	2b0e      	cmp	r3, #14
 8009cd4:	f200 80e5 	bhi.w	8009ea2 <_dtoa_r+0x442>
 8009cd8:	2e00      	cmp	r6, #0
 8009cda:	f000 80e2 	beq.w	8009ea2 <_dtoa_r+0x442>
 8009cde:	ed9d 7b00 	vldr	d7, [sp]
 8009ce2:	f1bb 0f00 	cmp.w	fp, #0
 8009ce6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8009cea:	dd74      	ble.n	8009dd6 <_dtoa_r+0x376>
 8009cec:	4a23      	ldr	r2, [pc, #140]	; (8009d7c <_dtoa_r+0x31c>)
 8009cee:	f00b 030f 	and.w	r3, fp, #15
 8009cf2:	ea4f 162b 	mov.w	r6, fp, asr #4
 8009cf6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009cfa:	06f0      	lsls	r0, r6, #27
 8009cfc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009d00:	d559      	bpl.n	8009db6 <_dtoa_r+0x356>
 8009d02:	4b1f      	ldr	r3, [pc, #124]	; (8009d80 <_dtoa_r+0x320>)
 8009d04:	ec51 0b17 	vmov	r0, r1, d7
 8009d08:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009d0c:	f7f6 fd9a 	bl	8000844 <__aeabi_ddiv>
 8009d10:	e9cd 0100 	strd	r0, r1, [sp]
 8009d14:	f006 060f 	and.w	r6, r6, #15
 8009d18:	2503      	movs	r5, #3
 8009d1a:	4f19      	ldr	r7, [pc, #100]	; (8009d80 <_dtoa_r+0x320>)
 8009d1c:	2e00      	cmp	r6, #0
 8009d1e:	d14c      	bne.n	8009dba <_dtoa_r+0x35a>
 8009d20:	4642      	mov	r2, r8
 8009d22:	464b      	mov	r3, r9
 8009d24:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009d28:	f7f6 fd8c 	bl	8000844 <__aeabi_ddiv>
 8009d2c:	e9cd 0100 	strd	r0, r1, [sp]
 8009d30:	e06a      	b.n	8009e08 <_dtoa_r+0x3a8>
 8009d32:	2301      	movs	r3, #1
 8009d34:	9309      	str	r3, [sp, #36]	; 0x24
 8009d36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d38:	445b      	add	r3, fp
 8009d3a:	9304      	str	r3, [sp, #16]
 8009d3c:	3301      	adds	r3, #1
 8009d3e:	2b01      	cmp	r3, #1
 8009d40:	9303      	str	r3, [sp, #12]
 8009d42:	bfb8      	it	lt
 8009d44:	2301      	movlt	r3, #1
 8009d46:	e7b3      	b.n	8009cb0 <_dtoa_r+0x250>
 8009d48:	2300      	movs	r3, #0
 8009d4a:	e7ab      	b.n	8009ca4 <_dtoa_r+0x244>
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	e7f1      	b.n	8009d34 <_dtoa_r+0x2d4>
 8009d50:	636f4361 	.word	0x636f4361
 8009d54:	3fd287a7 	.word	0x3fd287a7
 8009d58:	8b60c8b3 	.word	0x8b60c8b3
 8009d5c:	3fc68a28 	.word	0x3fc68a28
 8009d60:	509f79fb 	.word	0x509f79fb
 8009d64:	3fd34413 	.word	0x3fd34413
 8009d68:	7ff00000 	.word	0x7ff00000
 8009d6c:	0800bb5d 	.word	0x0800bb5d
 8009d70:	0800bb54 	.word	0x0800bb54
 8009d74:	0800bb33 	.word	0x0800bb33
 8009d78:	3ff80000 	.word	0x3ff80000
 8009d7c:	0800bb90 	.word	0x0800bb90
 8009d80:	0800bb68 	.word	0x0800bb68
 8009d84:	2601      	movs	r6, #1
 8009d86:	2300      	movs	r3, #0
 8009d88:	9307      	str	r3, [sp, #28]
 8009d8a:	9609      	str	r6, [sp, #36]	; 0x24
 8009d8c:	f04f 33ff 	mov.w	r3, #4294967295
 8009d90:	9304      	str	r3, [sp, #16]
 8009d92:	9303      	str	r3, [sp, #12]
 8009d94:	2200      	movs	r2, #0
 8009d96:	2312      	movs	r3, #18
 8009d98:	920a      	str	r2, [sp, #40]	; 0x28
 8009d9a:	e789      	b.n	8009cb0 <_dtoa_r+0x250>
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	9309      	str	r3, [sp, #36]	; 0x24
 8009da0:	e7f4      	b.n	8009d8c <_dtoa_r+0x32c>
 8009da2:	2301      	movs	r3, #1
 8009da4:	9304      	str	r3, [sp, #16]
 8009da6:	9303      	str	r3, [sp, #12]
 8009da8:	461a      	mov	r2, r3
 8009daa:	e7f5      	b.n	8009d98 <_dtoa_r+0x338>
 8009dac:	686a      	ldr	r2, [r5, #4]
 8009dae:	3201      	adds	r2, #1
 8009db0:	606a      	str	r2, [r5, #4]
 8009db2:	0049      	lsls	r1, r1, #1
 8009db4:	e780      	b.n	8009cb8 <_dtoa_r+0x258>
 8009db6:	2502      	movs	r5, #2
 8009db8:	e7af      	b.n	8009d1a <_dtoa_r+0x2ba>
 8009dba:	07f1      	lsls	r1, r6, #31
 8009dbc:	d508      	bpl.n	8009dd0 <_dtoa_r+0x370>
 8009dbe:	4640      	mov	r0, r8
 8009dc0:	4649      	mov	r1, r9
 8009dc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009dc6:	f7f6 fc13 	bl	80005f0 <__aeabi_dmul>
 8009dca:	3501      	adds	r5, #1
 8009dcc:	4680      	mov	r8, r0
 8009dce:	4689      	mov	r9, r1
 8009dd0:	1076      	asrs	r6, r6, #1
 8009dd2:	3708      	adds	r7, #8
 8009dd4:	e7a2      	b.n	8009d1c <_dtoa_r+0x2bc>
 8009dd6:	f000 809d 	beq.w	8009f14 <_dtoa_r+0x4b4>
 8009dda:	f1cb 0600 	rsb	r6, fp, #0
 8009dde:	4b9f      	ldr	r3, [pc, #636]	; (800a05c <_dtoa_r+0x5fc>)
 8009de0:	4f9f      	ldr	r7, [pc, #636]	; (800a060 <_dtoa_r+0x600>)
 8009de2:	f006 020f 	and.w	r2, r6, #15
 8009de6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009df2:	f7f6 fbfd 	bl	80005f0 <__aeabi_dmul>
 8009df6:	e9cd 0100 	strd	r0, r1, [sp]
 8009dfa:	1136      	asrs	r6, r6, #4
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	2502      	movs	r5, #2
 8009e00:	2e00      	cmp	r6, #0
 8009e02:	d17c      	bne.n	8009efe <_dtoa_r+0x49e>
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d191      	bne.n	8009d2c <_dtoa_r+0x2cc>
 8009e08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	f000 8084 	beq.w	8009f18 <_dtoa_r+0x4b8>
 8009e10:	e9dd 8900 	ldrd	r8, r9, [sp]
 8009e14:	2200      	movs	r2, #0
 8009e16:	4b93      	ldr	r3, [pc, #588]	; (800a064 <_dtoa_r+0x604>)
 8009e18:	4640      	mov	r0, r8
 8009e1a:	4649      	mov	r1, r9
 8009e1c:	f7f6 fe5a 	bl	8000ad4 <__aeabi_dcmplt>
 8009e20:	2800      	cmp	r0, #0
 8009e22:	d079      	beq.n	8009f18 <_dtoa_r+0x4b8>
 8009e24:	9b03      	ldr	r3, [sp, #12]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d076      	beq.n	8009f18 <_dtoa_r+0x4b8>
 8009e2a:	9b04      	ldr	r3, [sp, #16]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	dd34      	ble.n	8009e9a <_dtoa_r+0x43a>
 8009e30:	2200      	movs	r2, #0
 8009e32:	4b8d      	ldr	r3, [pc, #564]	; (800a068 <_dtoa_r+0x608>)
 8009e34:	4640      	mov	r0, r8
 8009e36:	4649      	mov	r1, r9
 8009e38:	f7f6 fbda 	bl	80005f0 <__aeabi_dmul>
 8009e3c:	e9cd 0100 	strd	r0, r1, [sp]
 8009e40:	9e04      	ldr	r6, [sp, #16]
 8009e42:	f10b 37ff 	add.w	r7, fp, #4294967295
 8009e46:	3501      	adds	r5, #1
 8009e48:	4628      	mov	r0, r5
 8009e4a:	f7f6 fb6b 	bl	8000524 <__aeabi_i2d>
 8009e4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e52:	f7f6 fbcd 	bl	80005f0 <__aeabi_dmul>
 8009e56:	2200      	movs	r2, #0
 8009e58:	4b84      	ldr	r3, [pc, #528]	; (800a06c <_dtoa_r+0x60c>)
 8009e5a:	f7f6 fa17 	bl	800028c <__adddf3>
 8009e5e:	4680      	mov	r8, r0
 8009e60:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8009e64:	2e00      	cmp	r6, #0
 8009e66:	d15a      	bne.n	8009f1e <_dtoa_r+0x4be>
 8009e68:	2200      	movs	r2, #0
 8009e6a:	4b81      	ldr	r3, [pc, #516]	; (800a070 <_dtoa_r+0x610>)
 8009e6c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009e70:	f7f6 fa0a 	bl	8000288 <__aeabi_dsub>
 8009e74:	4642      	mov	r2, r8
 8009e76:	464b      	mov	r3, r9
 8009e78:	e9cd 0100 	strd	r0, r1, [sp]
 8009e7c:	f7f6 fe48 	bl	8000b10 <__aeabi_dcmpgt>
 8009e80:	2800      	cmp	r0, #0
 8009e82:	f040 829b 	bne.w	800a3bc <_dtoa_r+0x95c>
 8009e86:	4642      	mov	r2, r8
 8009e88:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009e8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009e90:	f7f6 fe20 	bl	8000ad4 <__aeabi_dcmplt>
 8009e94:	2800      	cmp	r0, #0
 8009e96:	f040 828f 	bne.w	800a3b8 <_dtoa_r+0x958>
 8009e9a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009e9e:	e9cd 2300 	strd	r2, r3, [sp]
 8009ea2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	f2c0 8150 	blt.w	800a14a <_dtoa_r+0x6ea>
 8009eaa:	f1bb 0f0e 	cmp.w	fp, #14
 8009eae:	f300 814c 	bgt.w	800a14a <_dtoa_r+0x6ea>
 8009eb2:	4b6a      	ldr	r3, [pc, #424]	; (800a05c <_dtoa_r+0x5fc>)
 8009eb4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009eb8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009ebc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	f280 80da 	bge.w	800a078 <_dtoa_r+0x618>
 8009ec4:	9b03      	ldr	r3, [sp, #12]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	f300 80d6 	bgt.w	800a078 <_dtoa_r+0x618>
 8009ecc:	f040 8273 	bne.w	800a3b6 <_dtoa_r+0x956>
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	4b67      	ldr	r3, [pc, #412]	; (800a070 <_dtoa_r+0x610>)
 8009ed4:	4640      	mov	r0, r8
 8009ed6:	4649      	mov	r1, r9
 8009ed8:	f7f6 fb8a 	bl	80005f0 <__aeabi_dmul>
 8009edc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ee0:	f7f6 fe0c 	bl	8000afc <__aeabi_dcmpge>
 8009ee4:	9e03      	ldr	r6, [sp, #12]
 8009ee6:	4637      	mov	r7, r6
 8009ee8:	2800      	cmp	r0, #0
 8009eea:	f040 824a 	bne.w	800a382 <_dtoa_r+0x922>
 8009eee:	9b02      	ldr	r3, [sp, #8]
 8009ef0:	9a02      	ldr	r2, [sp, #8]
 8009ef2:	1c5d      	adds	r5, r3, #1
 8009ef4:	2331      	movs	r3, #49	; 0x31
 8009ef6:	7013      	strb	r3, [r2, #0]
 8009ef8:	f10b 0b01 	add.w	fp, fp, #1
 8009efc:	e245      	b.n	800a38a <_dtoa_r+0x92a>
 8009efe:	07f2      	lsls	r2, r6, #31
 8009f00:	d505      	bpl.n	8009f0e <_dtoa_r+0x4ae>
 8009f02:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009f06:	f7f6 fb73 	bl	80005f0 <__aeabi_dmul>
 8009f0a:	3501      	adds	r5, #1
 8009f0c:	2301      	movs	r3, #1
 8009f0e:	1076      	asrs	r6, r6, #1
 8009f10:	3708      	adds	r7, #8
 8009f12:	e775      	b.n	8009e00 <_dtoa_r+0x3a0>
 8009f14:	2502      	movs	r5, #2
 8009f16:	e777      	b.n	8009e08 <_dtoa_r+0x3a8>
 8009f18:	465f      	mov	r7, fp
 8009f1a:	9e03      	ldr	r6, [sp, #12]
 8009f1c:	e794      	b.n	8009e48 <_dtoa_r+0x3e8>
 8009f1e:	9a02      	ldr	r2, [sp, #8]
 8009f20:	4b4e      	ldr	r3, [pc, #312]	; (800a05c <_dtoa_r+0x5fc>)
 8009f22:	4432      	add	r2, r6
 8009f24:	9213      	str	r2, [sp, #76]	; 0x4c
 8009f26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f28:	1e71      	subs	r1, r6, #1
 8009f2a:	2a00      	cmp	r2, #0
 8009f2c:	d048      	beq.n	8009fc0 <_dtoa_r+0x560>
 8009f2e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8009f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f36:	2000      	movs	r0, #0
 8009f38:	494e      	ldr	r1, [pc, #312]	; (800a074 <_dtoa_r+0x614>)
 8009f3a:	f7f6 fc83 	bl	8000844 <__aeabi_ddiv>
 8009f3e:	4642      	mov	r2, r8
 8009f40:	464b      	mov	r3, r9
 8009f42:	f7f6 f9a1 	bl	8000288 <__aeabi_dsub>
 8009f46:	9d02      	ldr	r5, [sp, #8]
 8009f48:	4680      	mov	r8, r0
 8009f4a:	4689      	mov	r9, r1
 8009f4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009f50:	f7f6 fdfe 	bl	8000b50 <__aeabi_d2iz>
 8009f54:	4606      	mov	r6, r0
 8009f56:	f7f6 fae5 	bl	8000524 <__aeabi_i2d>
 8009f5a:	4602      	mov	r2, r0
 8009f5c:	460b      	mov	r3, r1
 8009f5e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009f62:	f7f6 f991 	bl	8000288 <__aeabi_dsub>
 8009f66:	3630      	adds	r6, #48	; 0x30
 8009f68:	f805 6b01 	strb.w	r6, [r5], #1
 8009f6c:	4642      	mov	r2, r8
 8009f6e:	464b      	mov	r3, r9
 8009f70:	e9cd 0100 	strd	r0, r1, [sp]
 8009f74:	f7f6 fdae 	bl	8000ad4 <__aeabi_dcmplt>
 8009f78:	2800      	cmp	r0, #0
 8009f7a:	d165      	bne.n	800a048 <_dtoa_r+0x5e8>
 8009f7c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f80:	2000      	movs	r0, #0
 8009f82:	4938      	ldr	r1, [pc, #224]	; (800a064 <_dtoa_r+0x604>)
 8009f84:	f7f6 f980 	bl	8000288 <__aeabi_dsub>
 8009f88:	4642      	mov	r2, r8
 8009f8a:	464b      	mov	r3, r9
 8009f8c:	f7f6 fda2 	bl	8000ad4 <__aeabi_dcmplt>
 8009f90:	2800      	cmp	r0, #0
 8009f92:	f040 80ba 	bne.w	800a10a <_dtoa_r+0x6aa>
 8009f96:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009f98:	429d      	cmp	r5, r3
 8009f9a:	f43f af7e 	beq.w	8009e9a <_dtoa_r+0x43a>
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	4b31      	ldr	r3, [pc, #196]	; (800a068 <_dtoa_r+0x608>)
 8009fa2:	4640      	mov	r0, r8
 8009fa4:	4649      	mov	r1, r9
 8009fa6:	f7f6 fb23 	bl	80005f0 <__aeabi_dmul>
 8009faa:	2200      	movs	r2, #0
 8009fac:	4680      	mov	r8, r0
 8009fae:	4689      	mov	r9, r1
 8009fb0:	4b2d      	ldr	r3, [pc, #180]	; (800a068 <_dtoa_r+0x608>)
 8009fb2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009fb6:	f7f6 fb1b 	bl	80005f0 <__aeabi_dmul>
 8009fba:	e9cd 0100 	strd	r0, r1, [sp]
 8009fbe:	e7c5      	b.n	8009f4c <_dtoa_r+0x4ec>
 8009fc0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8009fc4:	4642      	mov	r2, r8
 8009fc6:	464b      	mov	r3, r9
 8009fc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009fcc:	f7f6 fb10 	bl	80005f0 <__aeabi_dmul>
 8009fd0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009fd4:	9d02      	ldr	r5, [sp, #8]
 8009fd6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009fda:	f7f6 fdb9 	bl	8000b50 <__aeabi_d2iz>
 8009fde:	4606      	mov	r6, r0
 8009fe0:	f7f6 faa0 	bl	8000524 <__aeabi_i2d>
 8009fe4:	3630      	adds	r6, #48	; 0x30
 8009fe6:	4602      	mov	r2, r0
 8009fe8:	460b      	mov	r3, r1
 8009fea:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009fee:	f7f6 f94b 	bl	8000288 <__aeabi_dsub>
 8009ff2:	f805 6b01 	strb.w	r6, [r5], #1
 8009ff6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009ff8:	42ab      	cmp	r3, r5
 8009ffa:	4680      	mov	r8, r0
 8009ffc:	4689      	mov	r9, r1
 8009ffe:	f04f 0200 	mov.w	r2, #0
 800a002:	d125      	bne.n	800a050 <_dtoa_r+0x5f0>
 800a004:	4b1b      	ldr	r3, [pc, #108]	; (800a074 <_dtoa_r+0x614>)
 800a006:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a00a:	f7f6 f93f 	bl	800028c <__adddf3>
 800a00e:	4602      	mov	r2, r0
 800a010:	460b      	mov	r3, r1
 800a012:	4640      	mov	r0, r8
 800a014:	4649      	mov	r1, r9
 800a016:	f7f6 fd7b 	bl	8000b10 <__aeabi_dcmpgt>
 800a01a:	2800      	cmp	r0, #0
 800a01c:	d175      	bne.n	800a10a <_dtoa_r+0x6aa>
 800a01e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a022:	2000      	movs	r0, #0
 800a024:	4913      	ldr	r1, [pc, #76]	; (800a074 <_dtoa_r+0x614>)
 800a026:	f7f6 f92f 	bl	8000288 <__aeabi_dsub>
 800a02a:	4602      	mov	r2, r0
 800a02c:	460b      	mov	r3, r1
 800a02e:	4640      	mov	r0, r8
 800a030:	4649      	mov	r1, r9
 800a032:	f7f6 fd4f 	bl	8000ad4 <__aeabi_dcmplt>
 800a036:	2800      	cmp	r0, #0
 800a038:	f43f af2f 	beq.w	8009e9a <_dtoa_r+0x43a>
 800a03c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a040:	2b30      	cmp	r3, #48	; 0x30
 800a042:	f105 32ff 	add.w	r2, r5, #4294967295
 800a046:	d001      	beq.n	800a04c <_dtoa_r+0x5ec>
 800a048:	46bb      	mov	fp, r7
 800a04a:	e04d      	b.n	800a0e8 <_dtoa_r+0x688>
 800a04c:	4615      	mov	r5, r2
 800a04e:	e7f5      	b.n	800a03c <_dtoa_r+0x5dc>
 800a050:	4b05      	ldr	r3, [pc, #20]	; (800a068 <_dtoa_r+0x608>)
 800a052:	f7f6 facd 	bl	80005f0 <__aeabi_dmul>
 800a056:	e9cd 0100 	strd	r0, r1, [sp]
 800a05a:	e7bc      	b.n	8009fd6 <_dtoa_r+0x576>
 800a05c:	0800bb90 	.word	0x0800bb90
 800a060:	0800bb68 	.word	0x0800bb68
 800a064:	3ff00000 	.word	0x3ff00000
 800a068:	40240000 	.word	0x40240000
 800a06c:	401c0000 	.word	0x401c0000
 800a070:	40140000 	.word	0x40140000
 800a074:	3fe00000 	.word	0x3fe00000
 800a078:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a07c:	9d02      	ldr	r5, [sp, #8]
 800a07e:	4642      	mov	r2, r8
 800a080:	464b      	mov	r3, r9
 800a082:	4630      	mov	r0, r6
 800a084:	4639      	mov	r1, r7
 800a086:	f7f6 fbdd 	bl	8000844 <__aeabi_ddiv>
 800a08a:	f7f6 fd61 	bl	8000b50 <__aeabi_d2iz>
 800a08e:	9000      	str	r0, [sp, #0]
 800a090:	f7f6 fa48 	bl	8000524 <__aeabi_i2d>
 800a094:	4642      	mov	r2, r8
 800a096:	464b      	mov	r3, r9
 800a098:	f7f6 faaa 	bl	80005f0 <__aeabi_dmul>
 800a09c:	4602      	mov	r2, r0
 800a09e:	460b      	mov	r3, r1
 800a0a0:	4630      	mov	r0, r6
 800a0a2:	4639      	mov	r1, r7
 800a0a4:	f7f6 f8f0 	bl	8000288 <__aeabi_dsub>
 800a0a8:	9e00      	ldr	r6, [sp, #0]
 800a0aa:	9f03      	ldr	r7, [sp, #12]
 800a0ac:	3630      	adds	r6, #48	; 0x30
 800a0ae:	f805 6b01 	strb.w	r6, [r5], #1
 800a0b2:	9e02      	ldr	r6, [sp, #8]
 800a0b4:	1bae      	subs	r6, r5, r6
 800a0b6:	42b7      	cmp	r7, r6
 800a0b8:	4602      	mov	r2, r0
 800a0ba:	460b      	mov	r3, r1
 800a0bc:	d138      	bne.n	800a130 <_dtoa_r+0x6d0>
 800a0be:	f7f6 f8e5 	bl	800028c <__adddf3>
 800a0c2:	4606      	mov	r6, r0
 800a0c4:	460f      	mov	r7, r1
 800a0c6:	4602      	mov	r2, r0
 800a0c8:	460b      	mov	r3, r1
 800a0ca:	4640      	mov	r0, r8
 800a0cc:	4649      	mov	r1, r9
 800a0ce:	f7f6 fd01 	bl	8000ad4 <__aeabi_dcmplt>
 800a0d2:	b9c8      	cbnz	r0, 800a108 <_dtoa_r+0x6a8>
 800a0d4:	4632      	mov	r2, r6
 800a0d6:	463b      	mov	r3, r7
 800a0d8:	4640      	mov	r0, r8
 800a0da:	4649      	mov	r1, r9
 800a0dc:	f7f6 fcf0 	bl	8000ac0 <__aeabi_dcmpeq>
 800a0e0:	b110      	cbz	r0, 800a0e8 <_dtoa_r+0x688>
 800a0e2:	9b00      	ldr	r3, [sp, #0]
 800a0e4:	07db      	lsls	r3, r3, #31
 800a0e6:	d40f      	bmi.n	800a108 <_dtoa_r+0x6a8>
 800a0e8:	4651      	mov	r1, sl
 800a0ea:	4620      	mov	r0, r4
 800a0ec:	f000 fcf6 	bl	800aadc <_Bfree>
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a0f4:	702b      	strb	r3, [r5, #0]
 800a0f6:	f10b 0301 	add.w	r3, fp, #1
 800a0fa:	6013      	str	r3, [r2, #0]
 800a0fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	f43f acf8 	beq.w	8009af4 <_dtoa_r+0x94>
 800a104:	601d      	str	r5, [r3, #0]
 800a106:	e4f5      	b.n	8009af4 <_dtoa_r+0x94>
 800a108:	465f      	mov	r7, fp
 800a10a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a10e:	2a39      	cmp	r2, #57	; 0x39
 800a110:	f105 33ff 	add.w	r3, r5, #4294967295
 800a114:	d106      	bne.n	800a124 <_dtoa_r+0x6c4>
 800a116:	9a02      	ldr	r2, [sp, #8]
 800a118:	429a      	cmp	r2, r3
 800a11a:	d107      	bne.n	800a12c <_dtoa_r+0x6cc>
 800a11c:	2330      	movs	r3, #48	; 0x30
 800a11e:	7013      	strb	r3, [r2, #0]
 800a120:	3701      	adds	r7, #1
 800a122:	4613      	mov	r3, r2
 800a124:	781a      	ldrb	r2, [r3, #0]
 800a126:	3201      	adds	r2, #1
 800a128:	701a      	strb	r2, [r3, #0]
 800a12a:	e78d      	b.n	800a048 <_dtoa_r+0x5e8>
 800a12c:	461d      	mov	r5, r3
 800a12e:	e7ec      	b.n	800a10a <_dtoa_r+0x6aa>
 800a130:	2200      	movs	r2, #0
 800a132:	4ba4      	ldr	r3, [pc, #656]	; (800a3c4 <_dtoa_r+0x964>)
 800a134:	f7f6 fa5c 	bl	80005f0 <__aeabi_dmul>
 800a138:	2200      	movs	r2, #0
 800a13a:	2300      	movs	r3, #0
 800a13c:	4606      	mov	r6, r0
 800a13e:	460f      	mov	r7, r1
 800a140:	f7f6 fcbe 	bl	8000ac0 <__aeabi_dcmpeq>
 800a144:	2800      	cmp	r0, #0
 800a146:	d09a      	beq.n	800a07e <_dtoa_r+0x61e>
 800a148:	e7ce      	b.n	800a0e8 <_dtoa_r+0x688>
 800a14a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a14c:	2a00      	cmp	r2, #0
 800a14e:	f000 80cd 	beq.w	800a2ec <_dtoa_r+0x88c>
 800a152:	9a07      	ldr	r2, [sp, #28]
 800a154:	2a01      	cmp	r2, #1
 800a156:	f300 80af 	bgt.w	800a2b8 <_dtoa_r+0x858>
 800a15a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a15c:	2a00      	cmp	r2, #0
 800a15e:	f000 80a7 	beq.w	800a2b0 <_dtoa_r+0x850>
 800a162:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a166:	9e08      	ldr	r6, [sp, #32]
 800a168:	9d05      	ldr	r5, [sp, #20]
 800a16a:	9a05      	ldr	r2, [sp, #20]
 800a16c:	441a      	add	r2, r3
 800a16e:	9205      	str	r2, [sp, #20]
 800a170:	9a06      	ldr	r2, [sp, #24]
 800a172:	2101      	movs	r1, #1
 800a174:	441a      	add	r2, r3
 800a176:	4620      	mov	r0, r4
 800a178:	9206      	str	r2, [sp, #24]
 800a17a:	f000 fd4f 	bl	800ac1c <__i2b>
 800a17e:	4607      	mov	r7, r0
 800a180:	2d00      	cmp	r5, #0
 800a182:	dd0c      	ble.n	800a19e <_dtoa_r+0x73e>
 800a184:	9b06      	ldr	r3, [sp, #24]
 800a186:	2b00      	cmp	r3, #0
 800a188:	dd09      	ble.n	800a19e <_dtoa_r+0x73e>
 800a18a:	42ab      	cmp	r3, r5
 800a18c:	9a05      	ldr	r2, [sp, #20]
 800a18e:	bfa8      	it	ge
 800a190:	462b      	movge	r3, r5
 800a192:	1ad2      	subs	r2, r2, r3
 800a194:	9205      	str	r2, [sp, #20]
 800a196:	9a06      	ldr	r2, [sp, #24]
 800a198:	1aed      	subs	r5, r5, r3
 800a19a:	1ad3      	subs	r3, r2, r3
 800a19c:	9306      	str	r3, [sp, #24]
 800a19e:	9b08      	ldr	r3, [sp, #32]
 800a1a0:	b1f3      	cbz	r3, 800a1e0 <_dtoa_r+0x780>
 800a1a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	f000 80a5 	beq.w	800a2f4 <_dtoa_r+0x894>
 800a1aa:	2e00      	cmp	r6, #0
 800a1ac:	dd10      	ble.n	800a1d0 <_dtoa_r+0x770>
 800a1ae:	4639      	mov	r1, r7
 800a1b0:	4632      	mov	r2, r6
 800a1b2:	4620      	mov	r0, r4
 800a1b4:	f000 fdc8 	bl	800ad48 <__pow5mult>
 800a1b8:	4652      	mov	r2, sl
 800a1ba:	4601      	mov	r1, r0
 800a1bc:	4607      	mov	r7, r0
 800a1be:	4620      	mov	r0, r4
 800a1c0:	f000 fd35 	bl	800ac2e <__multiply>
 800a1c4:	4651      	mov	r1, sl
 800a1c6:	4680      	mov	r8, r0
 800a1c8:	4620      	mov	r0, r4
 800a1ca:	f000 fc87 	bl	800aadc <_Bfree>
 800a1ce:	46c2      	mov	sl, r8
 800a1d0:	9b08      	ldr	r3, [sp, #32]
 800a1d2:	1b9a      	subs	r2, r3, r6
 800a1d4:	d004      	beq.n	800a1e0 <_dtoa_r+0x780>
 800a1d6:	4651      	mov	r1, sl
 800a1d8:	4620      	mov	r0, r4
 800a1da:	f000 fdb5 	bl	800ad48 <__pow5mult>
 800a1de:	4682      	mov	sl, r0
 800a1e0:	2101      	movs	r1, #1
 800a1e2:	4620      	mov	r0, r4
 800a1e4:	f000 fd1a 	bl	800ac1c <__i2b>
 800a1e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	4606      	mov	r6, r0
 800a1ee:	f340 8083 	ble.w	800a2f8 <_dtoa_r+0x898>
 800a1f2:	461a      	mov	r2, r3
 800a1f4:	4601      	mov	r1, r0
 800a1f6:	4620      	mov	r0, r4
 800a1f8:	f000 fda6 	bl	800ad48 <__pow5mult>
 800a1fc:	9b07      	ldr	r3, [sp, #28]
 800a1fe:	2b01      	cmp	r3, #1
 800a200:	4606      	mov	r6, r0
 800a202:	dd7c      	ble.n	800a2fe <_dtoa_r+0x89e>
 800a204:	f04f 0800 	mov.w	r8, #0
 800a208:	6933      	ldr	r3, [r6, #16]
 800a20a:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a20e:	6918      	ldr	r0, [r3, #16]
 800a210:	f000 fcb6 	bl	800ab80 <__hi0bits>
 800a214:	f1c0 0020 	rsb	r0, r0, #32
 800a218:	9b06      	ldr	r3, [sp, #24]
 800a21a:	4418      	add	r0, r3
 800a21c:	f010 001f 	ands.w	r0, r0, #31
 800a220:	f000 8096 	beq.w	800a350 <_dtoa_r+0x8f0>
 800a224:	f1c0 0320 	rsb	r3, r0, #32
 800a228:	2b04      	cmp	r3, #4
 800a22a:	f340 8087 	ble.w	800a33c <_dtoa_r+0x8dc>
 800a22e:	9b05      	ldr	r3, [sp, #20]
 800a230:	f1c0 001c 	rsb	r0, r0, #28
 800a234:	4403      	add	r3, r0
 800a236:	9305      	str	r3, [sp, #20]
 800a238:	9b06      	ldr	r3, [sp, #24]
 800a23a:	4405      	add	r5, r0
 800a23c:	4403      	add	r3, r0
 800a23e:	9306      	str	r3, [sp, #24]
 800a240:	9b05      	ldr	r3, [sp, #20]
 800a242:	2b00      	cmp	r3, #0
 800a244:	dd05      	ble.n	800a252 <_dtoa_r+0x7f2>
 800a246:	4651      	mov	r1, sl
 800a248:	461a      	mov	r2, r3
 800a24a:	4620      	mov	r0, r4
 800a24c:	f000 fdca 	bl	800ade4 <__lshift>
 800a250:	4682      	mov	sl, r0
 800a252:	9b06      	ldr	r3, [sp, #24]
 800a254:	2b00      	cmp	r3, #0
 800a256:	dd05      	ble.n	800a264 <_dtoa_r+0x804>
 800a258:	4631      	mov	r1, r6
 800a25a:	461a      	mov	r2, r3
 800a25c:	4620      	mov	r0, r4
 800a25e:	f000 fdc1 	bl	800ade4 <__lshift>
 800a262:	4606      	mov	r6, r0
 800a264:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a266:	2b00      	cmp	r3, #0
 800a268:	d074      	beq.n	800a354 <_dtoa_r+0x8f4>
 800a26a:	4631      	mov	r1, r6
 800a26c:	4650      	mov	r0, sl
 800a26e:	f000 fe0a 	bl	800ae86 <__mcmp>
 800a272:	2800      	cmp	r0, #0
 800a274:	da6e      	bge.n	800a354 <_dtoa_r+0x8f4>
 800a276:	2300      	movs	r3, #0
 800a278:	4651      	mov	r1, sl
 800a27a:	220a      	movs	r2, #10
 800a27c:	4620      	mov	r0, r4
 800a27e:	f000 fc44 	bl	800ab0a <__multadd>
 800a282:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a284:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a288:	4682      	mov	sl, r0
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	f000 81a8 	beq.w	800a5e0 <_dtoa_r+0xb80>
 800a290:	2300      	movs	r3, #0
 800a292:	4639      	mov	r1, r7
 800a294:	220a      	movs	r2, #10
 800a296:	4620      	mov	r0, r4
 800a298:	f000 fc37 	bl	800ab0a <__multadd>
 800a29c:	9b04      	ldr	r3, [sp, #16]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	4607      	mov	r7, r0
 800a2a2:	f300 80c8 	bgt.w	800a436 <_dtoa_r+0x9d6>
 800a2a6:	9b07      	ldr	r3, [sp, #28]
 800a2a8:	2b02      	cmp	r3, #2
 800a2aa:	f340 80c4 	ble.w	800a436 <_dtoa_r+0x9d6>
 800a2ae:	e059      	b.n	800a364 <_dtoa_r+0x904>
 800a2b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a2b2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a2b6:	e756      	b.n	800a166 <_dtoa_r+0x706>
 800a2b8:	9b03      	ldr	r3, [sp, #12]
 800a2ba:	1e5e      	subs	r6, r3, #1
 800a2bc:	9b08      	ldr	r3, [sp, #32]
 800a2be:	42b3      	cmp	r3, r6
 800a2c0:	bfbf      	itttt	lt
 800a2c2:	9b08      	ldrlt	r3, [sp, #32]
 800a2c4:	9608      	strlt	r6, [sp, #32]
 800a2c6:	1af2      	sublt	r2, r6, r3
 800a2c8:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800a2ca:	bfb6      	itet	lt
 800a2cc:	189b      	addlt	r3, r3, r2
 800a2ce:	1b9e      	subge	r6, r3, r6
 800a2d0:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800a2d2:	9b03      	ldr	r3, [sp, #12]
 800a2d4:	bfb8      	it	lt
 800a2d6:	2600      	movlt	r6, #0
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	bfb9      	ittee	lt
 800a2dc:	9b05      	ldrlt	r3, [sp, #20]
 800a2de:	9a03      	ldrlt	r2, [sp, #12]
 800a2e0:	9d05      	ldrge	r5, [sp, #20]
 800a2e2:	9b03      	ldrge	r3, [sp, #12]
 800a2e4:	bfbc      	itt	lt
 800a2e6:	1a9d      	sublt	r5, r3, r2
 800a2e8:	2300      	movlt	r3, #0
 800a2ea:	e73e      	b.n	800a16a <_dtoa_r+0x70a>
 800a2ec:	9e08      	ldr	r6, [sp, #32]
 800a2ee:	9d05      	ldr	r5, [sp, #20]
 800a2f0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a2f2:	e745      	b.n	800a180 <_dtoa_r+0x720>
 800a2f4:	9a08      	ldr	r2, [sp, #32]
 800a2f6:	e76e      	b.n	800a1d6 <_dtoa_r+0x776>
 800a2f8:	9b07      	ldr	r3, [sp, #28]
 800a2fa:	2b01      	cmp	r3, #1
 800a2fc:	dc19      	bgt.n	800a332 <_dtoa_r+0x8d2>
 800a2fe:	9b00      	ldr	r3, [sp, #0]
 800a300:	b9bb      	cbnz	r3, 800a332 <_dtoa_r+0x8d2>
 800a302:	9b01      	ldr	r3, [sp, #4]
 800a304:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a308:	b99b      	cbnz	r3, 800a332 <_dtoa_r+0x8d2>
 800a30a:	9b01      	ldr	r3, [sp, #4]
 800a30c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a310:	0d1b      	lsrs	r3, r3, #20
 800a312:	051b      	lsls	r3, r3, #20
 800a314:	b183      	cbz	r3, 800a338 <_dtoa_r+0x8d8>
 800a316:	9b05      	ldr	r3, [sp, #20]
 800a318:	3301      	adds	r3, #1
 800a31a:	9305      	str	r3, [sp, #20]
 800a31c:	9b06      	ldr	r3, [sp, #24]
 800a31e:	3301      	adds	r3, #1
 800a320:	9306      	str	r3, [sp, #24]
 800a322:	f04f 0801 	mov.w	r8, #1
 800a326:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a328:	2b00      	cmp	r3, #0
 800a32a:	f47f af6d 	bne.w	800a208 <_dtoa_r+0x7a8>
 800a32e:	2001      	movs	r0, #1
 800a330:	e772      	b.n	800a218 <_dtoa_r+0x7b8>
 800a332:	f04f 0800 	mov.w	r8, #0
 800a336:	e7f6      	b.n	800a326 <_dtoa_r+0x8c6>
 800a338:	4698      	mov	r8, r3
 800a33a:	e7f4      	b.n	800a326 <_dtoa_r+0x8c6>
 800a33c:	d080      	beq.n	800a240 <_dtoa_r+0x7e0>
 800a33e:	9a05      	ldr	r2, [sp, #20]
 800a340:	331c      	adds	r3, #28
 800a342:	441a      	add	r2, r3
 800a344:	9205      	str	r2, [sp, #20]
 800a346:	9a06      	ldr	r2, [sp, #24]
 800a348:	441a      	add	r2, r3
 800a34a:	441d      	add	r5, r3
 800a34c:	4613      	mov	r3, r2
 800a34e:	e776      	b.n	800a23e <_dtoa_r+0x7de>
 800a350:	4603      	mov	r3, r0
 800a352:	e7f4      	b.n	800a33e <_dtoa_r+0x8de>
 800a354:	9b03      	ldr	r3, [sp, #12]
 800a356:	2b00      	cmp	r3, #0
 800a358:	dc36      	bgt.n	800a3c8 <_dtoa_r+0x968>
 800a35a:	9b07      	ldr	r3, [sp, #28]
 800a35c:	2b02      	cmp	r3, #2
 800a35e:	dd33      	ble.n	800a3c8 <_dtoa_r+0x968>
 800a360:	9b03      	ldr	r3, [sp, #12]
 800a362:	9304      	str	r3, [sp, #16]
 800a364:	9b04      	ldr	r3, [sp, #16]
 800a366:	b963      	cbnz	r3, 800a382 <_dtoa_r+0x922>
 800a368:	4631      	mov	r1, r6
 800a36a:	2205      	movs	r2, #5
 800a36c:	4620      	mov	r0, r4
 800a36e:	f000 fbcc 	bl	800ab0a <__multadd>
 800a372:	4601      	mov	r1, r0
 800a374:	4606      	mov	r6, r0
 800a376:	4650      	mov	r0, sl
 800a378:	f000 fd85 	bl	800ae86 <__mcmp>
 800a37c:	2800      	cmp	r0, #0
 800a37e:	f73f adb6 	bgt.w	8009eee <_dtoa_r+0x48e>
 800a382:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a384:	9d02      	ldr	r5, [sp, #8]
 800a386:	ea6f 0b03 	mvn.w	fp, r3
 800a38a:	2300      	movs	r3, #0
 800a38c:	9303      	str	r3, [sp, #12]
 800a38e:	4631      	mov	r1, r6
 800a390:	4620      	mov	r0, r4
 800a392:	f000 fba3 	bl	800aadc <_Bfree>
 800a396:	2f00      	cmp	r7, #0
 800a398:	f43f aea6 	beq.w	800a0e8 <_dtoa_r+0x688>
 800a39c:	9b03      	ldr	r3, [sp, #12]
 800a39e:	b12b      	cbz	r3, 800a3ac <_dtoa_r+0x94c>
 800a3a0:	42bb      	cmp	r3, r7
 800a3a2:	d003      	beq.n	800a3ac <_dtoa_r+0x94c>
 800a3a4:	4619      	mov	r1, r3
 800a3a6:	4620      	mov	r0, r4
 800a3a8:	f000 fb98 	bl	800aadc <_Bfree>
 800a3ac:	4639      	mov	r1, r7
 800a3ae:	4620      	mov	r0, r4
 800a3b0:	f000 fb94 	bl	800aadc <_Bfree>
 800a3b4:	e698      	b.n	800a0e8 <_dtoa_r+0x688>
 800a3b6:	2600      	movs	r6, #0
 800a3b8:	4637      	mov	r7, r6
 800a3ba:	e7e2      	b.n	800a382 <_dtoa_r+0x922>
 800a3bc:	46bb      	mov	fp, r7
 800a3be:	4637      	mov	r7, r6
 800a3c0:	e595      	b.n	8009eee <_dtoa_r+0x48e>
 800a3c2:	bf00      	nop
 800a3c4:	40240000 	.word	0x40240000
 800a3c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3ca:	bb93      	cbnz	r3, 800a432 <_dtoa_r+0x9d2>
 800a3cc:	9b03      	ldr	r3, [sp, #12]
 800a3ce:	9304      	str	r3, [sp, #16]
 800a3d0:	9d02      	ldr	r5, [sp, #8]
 800a3d2:	4631      	mov	r1, r6
 800a3d4:	4650      	mov	r0, sl
 800a3d6:	f7ff fab7 	bl	8009948 <quorem>
 800a3da:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a3de:	f805 9b01 	strb.w	r9, [r5], #1
 800a3e2:	9b02      	ldr	r3, [sp, #8]
 800a3e4:	9a04      	ldr	r2, [sp, #16]
 800a3e6:	1aeb      	subs	r3, r5, r3
 800a3e8:	429a      	cmp	r2, r3
 800a3ea:	f300 80dc 	bgt.w	800a5a6 <_dtoa_r+0xb46>
 800a3ee:	9b02      	ldr	r3, [sp, #8]
 800a3f0:	2a01      	cmp	r2, #1
 800a3f2:	bfac      	ite	ge
 800a3f4:	189b      	addge	r3, r3, r2
 800a3f6:	3301      	addlt	r3, #1
 800a3f8:	4698      	mov	r8, r3
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	9303      	str	r3, [sp, #12]
 800a3fe:	4651      	mov	r1, sl
 800a400:	2201      	movs	r2, #1
 800a402:	4620      	mov	r0, r4
 800a404:	f000 fcee 	bl	800ade4 <__lshift>
 800a408:	4631      	mov	r1, r6
 800a40a:	4682      	mov	sl, r0
 800a40c:	f000 fd3b 	bl	800ae86 <__mcmp>
 800a410:	2800      	cmp	r0, #0
 800a412:	f300 808d 	bgt.w	800a530 <_dtoa_r+0xad0>
 800a416:	d103      	bne.n	800a420 <_dtoa_r+0x9c0>
 800a418:	f019 0f01 	tst.w	r9, #1
 800a41c:	f040 8088 	bne.w	800a530 <_dtoa_r+0xad0>
 800a420:	4645      	mov	r5, r8
 800a422:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a426:	2b30      	cmp	r3, #48	; 0x30
 800a428:	f105 32ff 	add.w	r2, r5, #4294967295
 800a42c:	d1af      	bne.n	800a38e <_dtoa_r+0x92e>
 800a42e:	4615      	mov	r5, r2
 800a430:	e7f7      	b.n	800a422 <_dtoa_r+0x9c2>
 800a432:	9b03      	ldr	r3, [sp, #12]
 800a434:	9304      	str	r3, [sp, #16]
 800a436:	2d00      	cmp	r5, #0
 800a438:	dd05      	ble.n	800a446 <_dtoa_r+0x9e6>
 800a43a:	4639      	mov	r1, r7
 800a43c:	462a      	mov	r2, r5
 800a43e:	4620      	mov	r0, r4
 800a440:	f000 fcd0 	bl	800ade4 <__lshift>
 800a444:	4607      	mov	r7, r0
 800a446:	f1b8 0f00 	cmp.w	r8, #0
 800a44a:	d04c      	beq.n	800a4e6 <_dtoa_r+0xa86>
 800a44c:	6879      	ldr	r1, [r7, #4]
 800a44e:	4620      	mov	r0, r4
 800a450:	f000 fb10 	bl	800aa74 <_Balloc>
 800a454:	693a      	ldr	r2, [r7, #16]
 800a456:	3202      	adds	r2, #2
 800a458:	4605      	mov	r5, r0
 800a45a:	0092      	lsls	r2, r2, #2
 800a45c:	f107 010c 	add.w	r1, r7, #12
 800a460:	300c      	adds	r0, #12
 800a462:	f000 faef 	bl	800aa44 <memcpy>
 800a466:	2201      	movs	r2, #1
 800a468:	4629      	mov	r1, r5
 800a46a:	4620      	mov	r0, r4
 800a46c:	f000 fcba 	bl	800ade4 <__lshift>
 800a470:	9b00      	ldr	r3, [sp, #0]
 800a472:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a476:	9703      	str	r7, [sp, #12]
 800a478:	f003 0301 	and.w	r3, r3, #1
 800a47c:	4607      	mov	r7, r0
 800a47e:	9305      	str	r3, [sp, #20]
 800a480:	4631      	mov	r1, r6
 800a482:	4650      	mov	r0, sl
 800a484:	f7ff fa60 	bl	8009948 <quorem>
 800a488:	9903      	ldr	r1, [sp, #12]
 800a48a:	4605      	mov	r5, r0
 800a48c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a490:	4650      	mov	r0, sl
 800a492:	f000 fcf8 	bl	800ae86 <__mcmp>
 800a496:	463a      	mov	r2, r7
 800a498:	9000      	str	r0, [sp, #0]
 800a49a:	4631      	mov	r1, r6
 800a49c:	4620      	mov	r0, r4
 800a49e:	f000 fd0c 	bl	800aeba <__mdiff>
 800a4a2:	68c3      	ldr	r3, [r0, #12]
 800a4a4:	4602      	mov	r2, r0
 800a4a6:	bb03      	cbnz	r3, 800a4ea <_dtoa_r+0xa8a>
 800a4a8:	4601      	mov	r1, r0
 800a4aa:	9006      	str	r0, [sp, #24]
 800a4ac:	4650      	mov	r0, sl
 800a4ae:	f000 fcea 	bl	800ae86 <__mcmp>
 800a4b2:	9a06      	ldr	r2, [sp, #24]
 800a4b4:	4603      	mov	r3, r0
 800a4b6:	4611      	mov	r1, r2
 800a4b8:	4620      	mov	r0, r4
 800a4ba:	9306      	str	r3, [sp, #24]
 800a4bc:	f000 fb0e 	bl	800aadc <_Bfree>
 800a4c0:	9b06      	ldr	r3, [sp, #24]
 800a4c2:	b9a3      	cbnz	r3, 800a4ee <_dtoa_r+0xa8e>
 800a4c4:	9a07      	ldr	r2, [sp, #28]
 800a4c6:	b992      	cbnz	r2, 800a4ee <_dtoa_r+0xa8e>
 800a4c8:	9a05      	ldr	r2, [sp, #20]
 800a4ca:	b982      	cbnz	r2, 800a4ee <_dtoa_r+0xa8e>
 800a4cc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a4d0:	d029      	beq.n	800a526 <_dtoa_r+0xac6>
 800a4d2:	9b00      	ldr	r3, [sp, #0]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	dd01      	ble.n	800a4dc <_dtoa_r+0xa7c>
 800a4d8:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800a4dc:	f108 0501 	add.w	r5, r8, #1
 800a4e0:	f888 9000 	strb.w	r9, [r8]
 800a4e4:	e753      	b.n	800a38e <_dtoa_r+0x92e>
 800a4e6:	4638      	mov	r0, r7
 800a4e8:	e7c2      	b.n	800a470 <_dtoa_r+0xa10>
 800a4ea:	2301      	movs	r3, #1
 800a4ec:	e7e3      	b.n	800a4b6 <_dtoa_r+0xa56>
 800a4ee:	9a00      	ldr	r2, [sp, #0]
 800a4f0:	2a00      	cmp	r2, #0
 800a4f2:	db04      	blt.n	800a4fe <_dtoa_r+0xa9e>
 800a4f4:	d125      	bne.n	800a542 <_dtoa_r+0xae2>
 800a4f6:	9a07      	ldr	r2, [sp, #28]
 800a4f8:	bb1a      	cbnz	r2, 800a542 <_dtoa_r+0xae2>
 800a4fa:	9a05      	ldr	r2, [sp, #20]
 800a4fc:	bb0a      	cbnz	r2, 800a542 <_dtoa_r+0xae2>
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	ddec      	ble.n	800a4dc <_dtoa_r+0xa7c>
 800a502:	4651      	mov	r1, sl
 800a504:	2201      	movs	r2, #1
 800a506:	4620      	mov	r0, r4
 800a508:	f000 fc6c 	bl	800ade4 <__lshift>
 800a50c:	4631      	mov	r1, r6
 800a50e:	4682      	mov	sl, r0
 800a510:	f000 fcb9 	bl	800ae86 <__mcmp>
 800a514:	2800      	cmp	r0, #0
 800a516:	dc03      	bgt.n	800a520 <_dtoa_r+0xac0>
 800a518:	d1e0      	bne.n	800a4dc <_dtoa_r+0xa7c>
 800a51a:	f019 0f01 	tst.w	r9, #1
 800a51e:	d0dd      	beq.n	800a4dc <_dtoa_r+0xa7c>
 800a520:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a524:	d1d8      	bne.n	800a4d8 <_dtoa_r+0xa78>
 800a526:	2339      	movs	r3, #57	; 0x39
 800a528:	f888 3000 	strb.w	r3, [r8]
 800a52c:	f108 0801 	add.w	r8, r8, #1
 800a530:	4645      	mov	r5, r8
 800a532:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a536:	2b39      	cmp	r3, #57	; 0x39
 800a538:	f105 32ff 	add.w	r2, r5, #4294967295
 800a53c:	d03b      	beq.n	800a5b6 <_dtoa_r+0xb56>
 800a53e:	3301      	adds	r3, #1
 800a540:	e040      	b.n	800a5c4 <_dtoa_r+0xb64>
 800a542:	2b00      	cmp	r3, #0
 800a544:	f108 0501 	add.w	r5, r8, #1
 800a548:	dd05      	ble.n	800a556 <_dtoa_r+0xaf6>
 800a54a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a54e:	d0ea      	beq.n	800a526 <_dtoa_r+0xac6>
 800a550:	f109 0901 	add.w	r9, r9, #1
 800a554:	e7c4      	b.n	800a4e0 <_dtoa_r+0xa80>
 800a556:	9b02      	ldr	r3, [sp, #8]
 800a558:	9a04      	ldr	r2, [sp, #16]
 800a55a:	f805 9c01 	strb.w	r9, [r5, #-1]
 800a55e:	1aeb      	subs	r3, r5, r3
 800a560:	4293      	cmp	r3, r2
 800a562:	46a8      	mov	r8, r5
 800a564:	f43f af4b 	beq.w	800a3fe <_dtoa_r+0x99e>
 800a568:	4651      	mov	r1, sl
 800a56a:	2300      	movs	r3, #0
 800a56c:	220a      	movs	r2, #10
 800a56e:	4620      	mov	r0, r4
 800a570:	f000 facb 	bl	800ab0a <__multadd>
 800a574:	9b03      	ldr	r3, [sp, #12]
 800a576:	9903      	ldr	r1, [sp, #12]
 800a578:	42bb      	cmp	r3, r7
 800a57a:	4682      	mov	sl, r0
 800a57c:	f04f 0300 	mov.w	r3, #0
 800a580:	f04f 020a 	mov.w	r2, #10
 800a584:	4620      	mov	r0, r4
 800a586:	d104      	bne.n	800a592 <_dtoa_r+0xb32>
 800a588:	f000 fabf 	bl	800ab0a <__multadd>
 800a58c:	9003      	str	r0, [sp, #12]
 800a58e:	4607      	mov	r7, r0
 800a590:	e776      	b.n	800a480 <_dtoa_r+0xa20>
 800a592:	f000 faba 	bl	800ab0a <__multadd>
 800a596:	2300      	movs	r3, #0
 800a598:	9003      	str	r0, [sp, #12]
 800a59a:	220a      	movs	r2, #10
 800a59c:	4639      	mov	r1, r7
 800a59e:	4620      	mov	r0, r4
 800a5a0:	f000 fab3 	bl	800ab0a <__multadd>
 800a5a4:	e7f3      	b.n	800a58e <_dtoa_r+0xb2e>
 800a5a6:	4651      	mov	r1, sl
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	220a      	movs	r2, #10
 800a5ac:	4620      	mov	r0, r4
 800a5ae:	f000 faac 	bl	800ab0a <__multadd>
 800a5b2:	4682      	mov	sl, r0
 800a5b4:	e70d      	b.n	800a3d2 <_dtoa_r+0x972>
 800a5b6:	9b02      	ldr	r3, [sp, #8]
 800a5b8:	4293      	cmp	r3, r2
 800a5ba:	d105      	bne.n	800a5c8 <_dtoa_r+0xb68>
 800a5bc:	9a02      	ldr	r2, [sp, #8]
 800a5be:	f10b 0b01 	add.w	fp, fp, #1
 800a5c2:	2331      	movs	r3, #49	; 0x31
 800a5c4:	7013      	strb	r3, [r2, #0]
 800a5c6:	e6e2      	b.n	800a38e <_dtoa_r+0x92e>
 800a5c8:	4615      	mov	r5, r2
 800a5ca:	e7b2      	b.n	800a532 <_dtoa_r+0xad2>
 800a5cc:	4b09      	ldr	r3, [pc, #36]	; (800a5f4 <_dtoa_r+0xb94>)
 800a5ce:	f7ff baae 	b.w	8009b2e <_dtoa_r+0xce>
 800a5d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	f47f aa88 	bne.w	8009aea <_dtoa_r+0x8a>
 800a5da:	4b07      	ldr	r3, [pc, #28]	; (800a5f8 <_dtoa_r+0xb98>)
 800a5dc:	f7ff baa7 	b.w	8009b2e <_dtoa_r+0xce>
 800a5e0:	9b04      	ldr	r3, [sp, #16]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	f73f aef4 	bgt.w	800a3d0 <_dtoa_r+0x970>
 800a5e8:	9b07      	ldr	r3, [sp, #28]
 800a5ea:	2b02      	cmp	r3, #2
 800a5ec:	f77f aef0 	ble.w	800a3d0 <_dtoa_r+0x970>
 800a5f0:	e6b8      	b.n	800a364 <_dtoa_r+0x904>
 800a5f2:	bf00      	nop
 800a5f4:	0800bb32 	.word	0x0800bb32
 800a5f8:	0800bb54 	.word	0x0800bb54

0800a5fc <_localeconv_r>:
 800a5fc:	4b04      	ldr	r3, [pc, #16]	; (800a610 <_localeconv_r+0x14>)
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	6a18      	ldr	r0, [r3, #32]
 800a602:	4b04      	ldr	r3, [pc, #16]	; (800a614 <_localeconv_r+0x18>)
 800a604:	2800      	cmp	r0, #0
 800a606:	bf08      	it	eq
 800a608:	4618      	moveq	r0, r3
 800a60a:	30f0      	adds	r0, #240	; 0xf0
 800a60c:	4770      	bx	lr
 800a60e:	bf00      	nop
 800a610:	200000dc 	.word	0x200000dc
 800a614:	200005e0 	.word	0x200005e0

0800a618 <malloc>:
 800a618:	4b02      	ldr	r3, [pc, #8]	; (800a624 <malloc+0xc>)
 800a61a:	4601      	mov	r1, r0
 800a61c:	6818      	ldr	r0, [r3, #0]
 800a61e:	f000 b803 	b.w	800a628 <_malloc_r>
 800a622:	bf00      	nop
 800a624:	200000dc 	.word	0x200000dc

0800a628 <_malloc_r>:
 800a628:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a62c:	f101 040b 	add.w	r4, r1, #11
 800a630:	2c16      	cmp	r4, #22
 800a632:	4681      	mov	r9, r0
 800a634:	d907      	bls.n	800a646 <_malloc_r+0x1e>
 800a636:	f034 0407 	bics.w	r4, r4, #7
 800a63a:	d505      	bpl.n	800a648 <_malloc_r+0x20>
 800a63c:	230c      	movs	r3, #12
 800a63e:	f8c9 3000 	str.w	r3, [r9]
 800a642:	2600      	movs	r6, #0
 800a644:	e131      	b.n	800a8aa <_malloc_r+0x282>
 800a646:	2410      	movs	r4, #16
 800a648:	428c      	cmp	r4, r1
 800a64a:	d3f7      	bcc.n	800a63c <_malloc_r+0x14>
 800a64c:	4648      	mov	r0, r9
 800a64e:	f000 fa05 	bl	800aa5c <__malloc_lock>
 800a652:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800a656:	4d9c      	ldr	r5, [pc, #624]	; (800a8c8 <_malloc_r+0x2a0>)
 800a658:	d236      	bcs.n	800a6c8 <_malloc_r+0xa0>
 800a65a:	f104 0208 	add.w	r2, r4, #8
 800a65e:	442a      	add	r2, r5
 800a660:	f1a2 0108 	sub.w	r1, r2, #8
 800a664:	6856      	ldr	r6, [r2, #4]
 800a666:	428e      	cmp	r6, r1
 800a668:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800a66c:	d102      	bne.n	800a674 <_malloc_r+0x4c>
 800a66e:	68d6      	ldr	r6, [r2, #12]
 800a670:	42b2      	cmp	r2, r6
 800a672:	d010      	beq.n	800a696 <_malloc_r+0x6e>
 800a674:	6873      	ldr	r3, [r6, #4]
 800a676:	68f2      	ldr	r2, [r6, #12]
 800a678:	68b1      	ldr	r1, [r6, #8]
 800a67a:	f023 0303 	bic.w	r3, r3, #3
 800a67e:	60ca      	str	r2, [r1, #12]
 800a680:	4433      	add	r3, r6
 800a682:	6091      	str	r1, [r2, #8]
 800a684:	685a      	ldr	r2, [r3, #4]
 800a686:	f042 0201 	orr.w	r2, r2, #1
 800a68a:	605a      	str	r2, [r3, #4]
 800a68c:	4648      	mov	r0, r9
 800a68e:	f000 f9eb 	bl	800aa68 <__malloc_unlock>
 800a692:	3608      	adds	r6, #8
 800a694:	e109      	b.n	800a8aa <_malloc_r+0x282>
 800a696:	3302      	adds	r3, #2
 800a698:	4a8c      	ldr	r2, [pc, #560]	; (800a8cc <_malloc_r+0x2a4>)
 800a69a:	692e      	ldr	r6, [r5, #16]
 800a69c:	4296      	cmp	r6, r2
 800a69e:	4611      	mov	r1, r2
 800a6a0:	d06d      	beq.n	800a77e <_malloc_r+0x156>
 800a6a2:	6870      	ldr	r0, [r6, #4]
 800a6a4:	f020 0003 	bic.w	r0, r0, #3
 800a6a8:	1b07      	subs	r7, r0, r4
 800a6aa:	2f0f      	cmp	r7, #15
 800a6ac:	dd47      	ble.n	800a73e <_malloc_r+0x116>
 800a6ae:	1933      	adds	r3, r6, r4
 800a6b0:	f044 0401 	orr.w	r4, r4, #1
 800a6b4:	6074      	str	r4, [r6, #4]
 800a6b6:	616b      	str	r3, [r5, #20]
 800a6b8:	612b      	str	r3, [r5, #16]
 800a6ba:	60da      	str	r2, [r3, #12]
 800a6bc:	609a      	str	r2, [r3, #8]
 800a6be:	f047 0201 	orr.w	r2, r7, #1
 800a6c2:	605a      	str	r2, [r3, #4]
 800a6c4:	5037      	str	r7, [r6, r0]
 800a6c6:	e7e1      	b.n	800a68c <_malloc_r+0x64>
 800a6c8:	0a63      	lsrs	r3, r4, #9
 800a6ca:	d02a      	beq.n	800a722 <_malloc_r+0xfa>
 800a6cc:	2b04      	cmp	r3, #4
 800a6ce:	d812      	bhi.n	800a6f6 <_malloc_r+0xce>
 800a6d0:	09a3      	lsrs	r3, r4, #6
 800a6d2:	3338      	adds	r3, #56	; 0x38
 800a6d4:	1c5a      	adds	r2, r3, #1
 800a6d6:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800a6da:	f1a2 0008 	sub.w	r0, r2, #8
 800a6de:	6856      	ldr	r6, [r2, #4]
 800a6e0:	4286      	cmp	r6, r0
 800a6e2:	d006      	beq.n	800a6f2 <_malloc_r+0xca>
 800a6e4:	6872      	ldr	r2, [r6, #4]
 800a6e6:	f022 0203 	bic.w	r2, r2, #3
 800a6ea:	1b11      	subs	r1, r2, r4
 800a6ec:	290f      	cmp	r1, #15
 800a6ee:	dd1c      	ble.n	800a72a <_malloc_r+0x102>
 800a6f0:	3b01      	subs	r3, #1
 800a6f2:	3301      	adds	r3, #1
 800a6f4:	e7d0      	b.n	800a698 <_malloc_r+0x70>
 800a6f6:	2b14      	cmp	r3, #20
 800a6f8:	d801      	bhi.n	800a6fe <_malloc_r+0xd6>
 800a6fa:	335b      	adds	r3, #91	; 0x5b
 800a6fc:	e7ea      	b.n	800a6d4 <_malloc_r+0xac>
 800a6fe:	2b54      	cmp	r3, #84	; 0x54
 800a700:	d802      	bhi.n	800a708 <_malloc_r+0xe0>
 800a702:	0b23      	lsrs	r3, r4, #12
 800a704:	336e      	adds	r3, #110	; 0x6e
 800a706:	e7e5      	b.n	800a6d4 <_malloc_r+0xac>
 800a708:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800a70c:	d802      	bhi.n	800a714 <_malloc_r+0xec>
 800a70e:	0be3      	lsrs	r3, r4, #15
 800a710:	3377      	adds	r3, #119	; 0x77
 800a712:	e7df      	b.n	800a6d4 <_malloc_r+0xac>
 800a714:	f240 5254 	movw	r2, #1364	; 0x554
 800a718:	4293      	cmp	r3, r2
 800a71a:	d804      	bhi.n	800a726 <_malloc_r+0xfe>
 800a71c:	0ca3      	lsrs	r3, r4, #18
 800a71e:	337c      	adds	r3, #124	; 0x7c
 800a720:	e7d8      	b.n	800a6d4 <_malloc_r+0xac>
 800a722:	233f      	movs	r3, #63	; 0x3f
 800a724:	e7d6      	b.n	800a6d4 <_malloc_r+0xac>
 800a726:	237e      	movs	r3, #126	; 0x7e
 800a728:	e7d4      	b.n	800a6d4 <_malloc_r+0xac>
 800a72a:	2900      	cmp	r1, #0
 800a72c:	68f1      	ldr	r1, [r6, #12]
 800a72e:	db04      	blt.n	800a73a <_malloc_r+0x112>
 800a730:	68b3      	ldr	r3, [r6, #8]
 800a732:	60d9      	str	r1, [r3, #12]
 800a734:	608b      	str	r3, [r1, #8]
 800a736:	18b3      	adds	r3, r6, r2
 800a738:	e7a4      	b.n	800a684 <_malloc_r+0x5c>
 800a73a:	460e      	mov	r6, r1
 800a73c:	e7d0      	b.n	800a6e0 <_malloc_r+0xb8>
 800a73e:	2f00      	cmp	r7, #0
 800a740:	616a      	str	r2, [r5, #20]
 800a742:	612a      	str	r2, [r5, #16]
 800a744:	db05      	blt.n	800a752 <_malloc_r+0x12a>
 800a746:	4430      	add	r0, r6
 800a748:	6843      	ldr	r3, [r0, #4]
 800a74a:	f043 0301 	orr.w	r3, r3, #1
 800a74e:	6043      	str	r3, [r0, #4]
 800a750:	e79c      	b.n	800a68c <_malloc_r+0x64>
 800a752:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800a756:	d244      	bcs.n	800a7e2 <_malloc_r+0x1ba>
 800a758:	08c0      	lsrs	r0, r0, #3
 800a75a:	1087      	asrs	r7, r0, #2
 800a75c:	2201      	movs	r2, #1
 800a75e:	fa02 f707 	lsl.w	r7, r2, r7
 800a762:	686a      	ldr	r2, [r5, #4]
 800a764:	3001      	adds	r0, #1
 800a766:	433a      	orrs	r2, r7
 800a768:	606a      	str	r2, [r5, #4]
 800a76a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800a76e:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800a772:	60b7      	str	r7, [r6, #8]
 800a774:	3a08      	subs	r2, #8
 800a776:	60f2      	str	r2, [r6, #12]
 800a778:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 800a77c:	60fe      	str	r6, [r7, #12]
 800a77e:	2001      	movs	r0, #1
 800a780:	109a      	asrs	r2, r3, #2
 800a782:	fa00 f202 	lsl.w	r2, r0, r2
 800a786:	6868      	ldr	r0, [r5, #4]
 800a788:	4282      	cmp	r2, r0
 800a78a:	f200 80a1 	bhi.w	800a8d0 <_malloc_r+0x2a8>
 800a78e:	4202      	tst	r2, r0
 800a790:	d106      	bne.n	800a7a0 <_malloc_r+0x178>
 800a792:	f023 0303 	bic.w	r3, r3, #3
 800a796:	0052      	lsls	r2, r2, #1
 800a798:	4202      	tst	r2, r0
 800a79a:	f103 0304 	add.w	r3, r3, #4
 800a79e:	d0fa      	beq.n	800a796 <_malloc_r+0x16e>
 800a7a0:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 800a7a4:	46e0      	mov	r8, ip
 800a7a6:	469e      	mov	lr, r3
 800a7a8:	f8d8 600c 	ldr.w	r6, [r8, #12]
 800a7ac:	4546      	cmp	r6, r8
 800a7ae:	d153      	bne.n	800a858 <_malloc_r+0x230>
 800a7b0:	f10e 0e01 	add.w	lr, lr, #1
 800a7b4:	f01e 0f03 	tst.w	lr, #3
 800a7b8:	f108 0808 	add.w	r8, r8, #8
 800a7bc:	d1f4      	bne.n	800a7a8 <_malloc_r+0x180>
 800a7be:	0798      	lsls	r0, r3, #30
 800a7c0:	d179      	bne.n	800a8b6 <_malloc_r+0x28e>
 800a7c2:	686b      	ldr	r3, [r5, #4]
 800a7c4:	ea23 0302 	bic.w	r3, r3, r2
 800a7c8:	606b      	str	r3, [r5, #4]
 800a7ca:	6868      	ldr	r0, [r5, #4]
 800a7cc:	0052      	lsls	r2, r2, #1
 800a7ce:	4282      	cmp	r2, r0
 800a7d0:	d87e      	bhi.n	800a8d0 <_malloc_r+0x2a8>
 800a7d2:	2a00      	cmp	r2, #0
 800a7d4:	d07c      	beq.n	800a8d0 <_malloc_r+0x2a8>
 800a7d6:	4673      	mov	r3, lr
 800a7d8:	4202      	tst	r2, r0
 800a7da:	d1e1      	bne.n	800a7a0 <_malloc_r+0x178>
 800a7dc:	3304      	adds	r3, #4
 800a7de:	0052      	lsls	r2, r2, #1
 800a7e0:	e7fa      	b.n	800a7d8 <_malloc_r+0x1b0>
 800a7e2:	0a42      	lsrs	r2, r0, #9
 800a7e4:	2a04      	cmp	r2, #4
 800a7e6:	d815      	bhi.n	800a814 <_malloc_r+0x1ec>
 800a7e8:	0982      	lsrs	r2, r0, #6
 800a7ea:	3238      	adds	r2, #56	; 0x38
 800a7ec:	1c57      	adds	r7, r2, #1
 800a7ee:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800a7f2:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800a7f6:	45be      	cmp	lr, r7
 800a7f8:	d126      	bne.n	800a848 <_malloc_r+0x220>
 800a7fa:	2001      	movs	r0, #1
 800a7fc:	1092      	asrs	r2, r2, #2
 800a7fe:	fa00 f202 	lsl.w	r2, r0, r2
 800a802:	6868      	ldr	r0, [r5, #4]
 800a804:	4310      	orrs	r0, r2
 800a806:	6068      	str	r0, [r5, #4]
 800a808:	f8c6 e00c 	str.w	lr, [r6, #12]
 800a80c:	60b7      	str	r7, [r6, #8]
 800a80e:	f8ce 6008 	str.w	r6, [lr, #8]
 800a812:	e7b3      	b.n	800a77c <_malloc_r+0x154>
 800a814:	2a14      	cmp	r2, #20
 800a816:	d801      	bhi.n	800a81c <_malloc_r+0x1f4>
 800a818:	325b      	adds	r2, #91	; 0x5b
 800a81a:	e7e7      	b.n	800a7ec <_malloc_r+0x1c4>
 800a81c:	2a54      	cmp	r2, #84	; 0x54
 800a81e:	d802      	bhi.n	800a826 <_malloc_r+0x1fe>
 800a820:	0b02      	lsrs	r2, r0, #12
 800a822:	326e      	adds	r2, #110	; 0x6e
 800a824:	e7e2      	b.n	800a7ec <_malloc_r+0x1c4>
 800a826:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800a82a:	d802      	bhi.n	800a832 <_malloc_r+0x20a>
 800a82c:	0bc2      	lsrs	r2, r0, #15
 800a82e:	3277      	adds	r2, #119	; 0x77
 800a830:	e7dc      	b.n	800a7ec <_malloc_r+0x1c4>
 800a832:	f240 5754 	movw	r7, #1364	; 0x554
 800a836:	42ba      	cmp	r2, r7
 800a838:	bf9a      	itte	ls
 800a83a:	0c82      	lsrls	r2, r0, #18
 800a83c:	327c      	addls	r2, #124	; 0x7c
 800a83e:	227e      	movhi	r2, #126	; 0x7e
 800a840:	e7d4      	b.n	800a7ec <_malloc_r+0x1c4>
 800a842:	68bf      	ldr	r7, [r7, #8]
 800a844:	45be      	cmp	lr, r7
 800a846:	d004      	beq.n	800a852 <_malloc_r+0x22a>
 800a848:	687a      	ldr	r2, [r7, #4]
 800a84a:	f022 0203 	bic.w	r2, r2, #3
 800a84e:	4290      	cmp	r0, r2
 800a850:	d3f7      	bcc.n	800a842 <_malloc_r+0x21a>
 800a852:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800a856:	e7d7      	b.n	800a808 <_malloc_r+0x1e0>
 800a858:	6870      	ldr	r0, [r6, #4]
 800a85a:	68f7      	ldr	r7, [r6, #12]
 800a85c:	f020 0003 	bic.w	r0, r0, #3
 800a860:	eba0 0a04 	sub.w	sl, r0, r4
 800a864:	f1ba 0f0f 	cmp.w	sl, #15
 800a868:	dd10      	ble.n	800a88c <_malloc_r+0x264>
 800a86a:	68b2      	ldr	r2, [r6, #8]
 800a86c:	1933      	adds	r3, r6, r4
 800a86e:	f044 0401 	orr.w	r4, r4, #1
 800a872:	6074      	str	r4, [r6, #4]
 800a874:	60d7      	str	r7, [r2, #12]
 800a876:	60ba      	str	r2, [r7, #8]
 800a878:	f04a 0201 	orr.w	r2, sl, #1
 800a87c:	616b      	str	r3, [r5, #20]
 800a87e:	612b      	str	r3, [r5, #16]
 800a880:	60d9      	str	r1, [r3, #12]
 800a882:	6099      	str	r1, [r3, #8]
 800a884:	605a      	str	r2, [r3, #4]
 800a886:	f846 a000 	str.w	sl, [r6, r0]
 800a88a:	e6ff      	b.n	800a68c <_malloc_r+0x64>
 800a88c:	f1ba 0f00 	cmp.w	sl, #0
 800a890:	db0f      	blt.n	800a8b2 <_malloc_r+0x28a>
 800a892:	4430      	add	r0, r6
 800a894:	6843      	ldr	r3, [r0, #4]
 800a896:	f043 0301 	orr.w	r3, r3, #1
 800a89a:	6043      	str	r3, [r0, #4]
 800a89c:	f856 3f08 	ldr.w	r3, [r6, #8]!
 800a8a0:	4648      	mov	r0, r9
 800a8a2:	60df      	str	r7, [r3, #12]
 800a8a4:	60bb      	str	r3, [r7, #8]
 800a8a6:	f000 f8df 	bl	800aa68 <__malloc_unlock>
 800a8aa:	4630      	mov	r0, r6
 800a8ac:	b003      	add	sp, #12
 800a8ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8b2:	463e      	mov	r6, r7
 800a8b4:	e77a      	b.n	800a7ac <_malloc_r+0x184>
 800a8b6:	f85c 0908 	ldr.w	r0, [ip], #-8
 800a8ba:	4584      	cmp	ip, r0
 800a8bc:	f103 33ff 	add.w	r3, r3, #4294967295
 800a8c0:	f43f af7d 	beq.w	800a7be <_malloc_r+0x196>
 800a8c4:	e781      	b.n	800a7ca <_malloc_r+0x1a2>
 800a8c6:	bf00      	nop
 800a8c8:	200001d0 	.word	0x200001d0
 800a8cc:	200001d8 	.word	0x200001d8
 800a8d0:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800a8d4:	f8db 6004 	ldr.w	r6, [fp, #4]
 800a8d8:	f026 0603 	bic.w	r6, r6, #3
 800a8dc:	42b4      	cmp	r4, r6
 800a8de:	d803      	bhi.n	800a8e8 <_malloc_r+0x2c0>
 800a8e0:	1b33      	subs	r3, r6, r4
 800a8e2:	2b0f      	cmp	r3, #15
 800a8e4:	f300 8096 	bgt.w	800aa14 <_malloc_r+0x3ec>
 800a8e8:	4a4f      	ldr	r2, [pc, #316]	; (800aa28 <_malloc_r+0x400>)
 800a8ea:	6817      	ldr	r7, [r2, #0]
 800a8ec:	4a4f      	ldr	r2, [pc, #316]	; (800aa2c <_malloc_r+0x404>)
 800a8ee:	6811      	ldr	r1, [r2, #0]
 800a8f0:	3710      	adds	r7, #16
 800a8f2:	3101      	adds	r1, #1
 800a8f4:	eb0b 0306 	add.w	r3, fp, r6
 800a8f8:	4427      	add	r7, r4
 800a8fa:	d005      	beq.n	800a908 <_malloc_r+0x2e0>
 800a8fc:	494c      	ldr	r1, [pc, #304]	; (800aa30 <_malloc_r+0x408>)
 800a8fe:	3901      	subs	r1, #1
 800a900:	440f      	add	r7, r1
 800a902:	3101      	adds	r1, #1
 800a904:	4249      	negs	r1, r1
 800a906:	400f      	ands	r7, r1
 800a908:	4639      	mov	r1, r7
 800a90a:	4648      	mov	r0, r9
 800a90c:	9201      	str	r2, [sp, #4]
 800a90e:	9300      	str	r3, [sp, #0]
 800a910:	f000 fb80 	bl	800b014 <_sbrk_r>
 800a914:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a918:	4680      	mov	r8, r0
 800a91a:	d056      	beq.n	800a9ca <_malloc_r+0x3a2>
 800a91c:	9b00      	ldr	r3, [sp, #0]
 800a91e:	9a01      	ldr	r2, [sp, #4]
 800a920:	4283      	cmp	r3, r0
 800a922:	d901      	bls.n	800a928 <_malloc_r+0x300>
 800a924:	45ab      	cmp	fp, r5
 800a926:	d150      	bne.n	800a9ca <_malloc_r+0x3a2>
 800a928:	4842      	ldr	r0, [pc, #264]	; (800aa34 <_malloc_r+0x40c>)
 800a92a:	6801      	ldr	r1, [r0, #0]
 800a92c:	4543      	cmp	r3, r8
 800a92e:	eb07 0e01 	add.w	lr, r7, r1
 800a932:	f8c0 e000 	str.w	lr, [r0]
 800a936:	4940      	ldr	r1, [pc, #256]	; (800aa38 <_malloc_r+0x410>)
 800a938:	4682      	mov	sl, r0
 800a93a:	d113      	bne.n	800a964 <_malloc_r+0x33c>
 800a93c:	420b      	tst	r3, r1
 800a93e:	d111      	bne.n	800a964 <_malloc_r+0x33c>
 800a940:	68ab      	ldr	r3, [r5, #8]
 800a942:	443e      	add	r6, r7
 800a944:	f046 0601 	orr.w	r6, r6, #1
 800a948:	605e      	str	r6, [r3, #4]
 800a94a:	4a3c      	ldr	r2, [pc, #240]	; (800aa3c <_malloc_r+0x414>)
 800a94c:	f8da 3000 	ldr.w	r3, [sl]
 800a950:	6811      	ldr	r1, [r2, #0]
 800a952:	428b      	cmp	r3, r1
 800a954:	bf88      	it	hi
 800a956:	6013      	strhi	r3, [r2, #0]
 800a958:	4a39      	ldr	r2, [pc, #228]	; (800aa40 <_malloc_r+0x418>)
 800a95a:	6811      	ldr	r1, [r2, #0]
 800a95c:	428b      	cmp	r3, r1
 800a95e:	bf88      	it	hi
 800a960:	6013      	strhi	r3, [r2, #0]
 800a962:	e032      	b.n	800a9ca <_malloc_r+0x3a2>
 800a964:	6810      	ldr	r0, [r2, #0]
 800a966:	3001      	adds	r0, #1
 800a968:	bf1b      	ittet	ne
 800a96a:	eba8 0303 	subne.w	r3, r8, r3
 800a96e:	4473      	addne	r3, lr
 800a970:	f8c2 8000 	streq.w	r8, [r2]
 800a974:	f8ca 3000 	strne.w	r3, [sl]
 800a978:	f018 0007 	ands.w	r0, r8, #7
 800a97c:	bf1c      	itt	ne
 800a97e:	f1c0 0008 	rsbne	r0, r0, #8
 800a982:	4480      	addne	r8, r0
 800a984:	4b2a      	ldr	r3, [pc, #168]	; (800aa30 <_malloc_r+0x408>)
 800a986:	4447      	add	r7, r8
 800a988:	4418      	add	r0, r3
 800a98a:	400f      	ands	r7, r1
 800a98c:	1bc7      	subs	r7, r0, r7
 800a98e:	4639      	mov	r1, r7
 800a990:	4648      	mov	r0, r9
 800a992:	f000 fb3f 	bl	800b014 <_sbrk_r>
 800a996:	1c43      	adds	r3, r0, #1
 800a998:	bf08      	it	eq
 800a99a:	4640      	moveq	r0, r8
 800a99c:	f8da 3000 	ldr.w	r3, [sl]
 800a9a0:	f8c5 8008 	str.w	r8, [r5, #8]
 800a9a4:	bf08      	it	eq
 800a9a6:	2700      	moveq	r7, #0
 800a9a8:	eba0 0008 	sub.w	r0, r0, r8
 800a9ac:	443b      	add	r3, r7
 800a9ae:	4407      	add	r7, r0
 800a9b0:	f047 0701 	orr.w	r7, r7, #1
 800a9b4:	45ab      	cmp	fp, r5
 800a9b6:	f8ca 3000 	str.w	r3, [sl]
 800a9ba:	f8c8 7004 	str.w	r7, [r8, #4]
 800a9be:	d0c4      	beq.n	800a94a <_malloc_r+0x322>
 800a9c0:	2e0f      	cmp	r6, #15
 800a9c2:	d810      	bhi.n	800a9e6 <_malloc_r+0x3be>
 800a9c4:	2301      	movs	r3, #1
 800a9c6:	f8c8 3004 	str.w	r3, [r8, #4]
 800a9ca:	68ab      	ldr	r3, [r5, #8]
 800a9cc:	685a      	ldr	r2, [r3, #4]
 800a9ce:	f022 0203 	bic.w	r2, r2, #3
 800a9d2:	4294      	cmp	r4, r2
 800a9d4:	eba2 0304 	sub.w	r3, r2, r4
 800a9d8:	d801      	bhi.n	800a9de <_malloc_r+0x3b6>
 800a9da:	2b0f      	cmp	r3, #15
 800a9dc:	dc1a      	bgt.n	800aa14 <_malloc_r+0x3ec>
 800a9de:	4648      	mov	r0, r9
 800a9e0:	f000 f842 	bl	800aa68 <__malloc_unlock>
 800a9e4:	e62d      	b.n	800a642 <_malloc_r+0x1a>
 800a9e6:	f8db 3004 	ldr.w	r3, [fp, #4]
 800a9ea:	3e0c      	subs	r6, #12
 800a9ec:	f026 0607 	bic.w	r6, r6, #7
 800a9f0:	f003 0301 	and.w	r3, r3, #1
 800a9f4:	4333      	orrs	r3, r6
 800a9f6:	f8cb 3004 	str.w	r3, [fp, #4]
 800a9fa:	eb0b 0306 	add.w	r3, fp, r6
 800a9fe:	2205      	movs	r2, #5
 800aa00:	2e0f      	cmp	r6, #15
 800aa02:	605a      	str	r2, [r3, #4]
 800aa04:	609a      	str	r2, [r3, #8]
 800aa06:	d9a0      	bls.n	800a94a <_malloc_r+0x322>
 800aa08:	f10b 0108 	add.w	r1, fp, #8
 800aa0c:	4648      	mov	r0, r9
 800aa0e:	f000 fc0f 	bl	800b230 <_free_r>
 800aa12:	e79a      	b.n	800a94a <_malloc_r+0x322>
 800aa14:	68ae      	ldr	r6, [r5, #8]
 800aa16:	f044 0201 	orr.w	r2, r4, #1
 800aa1a:	4434      	add	r4, r6
 800aa1c:	f043 0301 	orr.w	r3, r3, #1
 800aa20:	6072      	str	r2, [r6, #4]
 800aa22:	60ac      	str	r4, [r5, #8]
 800aa24:	6063      	str	r3, [r4, #4]
 800aa26:	e631      	b.n	800a68c <_malloc_r+0x64>
 800aa28:	20000a30 	.word	0x20000a30
 800aa2c:	200005d8 	.word	0x200005d8
 800aa30:	00000080 	.word	0x00000080
 800aa34:	20000a00 	.word	0x20000a00
 800aa38:	0000007f 	.word	0x0000007f
 800aa3c:	20000a28 	.word	0x20000a28
 800aa40:	20000a2c 	.word	0x20000a2c

0800aa44 <memcpy>:
 800aa44:	b510      	push	{r4, lr}
 800aa46:	1e43      	subs	r3, r0, #1
 800aa48:	440a      	add	r2, r1
 800aa4a:	4291      	cmp	r1, r2
 800aa4c:	d100      	bne.n	800aa50 <memcpy+0xc>
 800aa4e:	bd10      	pop	{r4, pc}
 800aa50:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa54:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa58:	e7f7      	b.n	800aa4a <memcpy+0x6>
	...

0800aa5c <__malloc_lock>:
 800aa5c:	4801      	ldr	r0, [pc, #4]	; (800aa64 <__malloc_lock+0x8>)
 800aa5e:	f000 bca3 	b.w	800b3a8 <__retarget_lock_acquire_recursive>
 800aa62:	bf00      	nop
 800aa64:	20000de8 	.word	0x20000de8

0800aa68 <__malloc_unlock>:
 800aa68:	4801      	ldr	r0, [pc, #4]	; (800aa70 <__malloc_unlock+0x8>)
 800aa6a:	f000 bc9e 	b.w	800b3aa <__retarget_lock_release_recursive>
 800aa6e:	bf00      	nop
 800aa70:	20000de8 	.word	0x20000de8

0800aa74 <_Balloc>:
 800aa74:	b570      	push	{r4, r5, r6, lr}
 800aa76:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800aa78:	4604      	mov	r4, r0
 800aa7a:	460e      	mov	r6, r1
 800aa7c:	b93d      	cbnz	r5, 800aa8e <_Balloc+0x1a>
 800aa7e:	2010      	movs	r0, #16
 800aa80:	f7ff fdca 	bl	800a618 <malloc>
 800aa84:	6260      	str	r0, [r4, #36]	; 0x24
 800aa86:	6045      	str	r5, [r0, #4]
 800aa88:	6085      	str	r5, [r0, #8]
 800aa8a:	6005      	str	r5, [r0, #0]
 800aa8c:	60c5      	str	r5, [r0, #12]
 800aa8e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800aa90:	68eb      	ldr	r3, [r5, #12]
 800aa92:	b183      	cbz	r3, 800aab6 <_Balloc+0x42>
 800aa94:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa96:	68db      	ldr	r3, [r3, #12]
 800aa98:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800aa9c:	b9b8      	cbnz	r0, 800aace <_Balloc+0x5a>
 800aa9e:	2101      	movs	r1, #1
 800aaa0:	fa01 f506 	lsl.w	r5, r1, r6
 800aaa4:	1d6a      	adds	r2, r5, #5
 800aaa6:	0092      	lsls	r2, r2, #2
 800aaa8:	4620      	mov	r0, r4
 800aaaa:	f000 fb3d 	bl	800b128 <_calloc_r>
 800aaae:	b160      	cbz	r0, 800aaca <_Balloc+0x56>
 800aab0:	6046      	str	r6, [r0, #4]
 800aab2:	6085      	str	r5, [r0, #8]
 800aab4:	e00e      	b.n	800aad4 <_Balloc+0x60>
 800aab6:	2221      	movs	r2, #33	; 0x21
 800aab8:	2104      	movs	r1, #4
 800aaba:	4620      	mov	r0, r4
 800aabc:	f000 fb34 	bl	800b128 <_calloc_r>
 800aac0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aac2:	60e8      	str	r0, [r5, #12]
 800aac4:	68db      	ldr	r3, [r3, #12]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d1e4      	bne.n	800aa94 <_Balloc+0x20>
 800aaca:	2000      	movs	r0, #0
 800aacc:	bd70      	pop	{r4, r5, r6, pc}
 800aace:	6802      	ldr	r2, [r0, #0]
 800aad0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800aad4:	2300      	movs	r3, #0
 800aad6:	6103      	str	r3, [r0, #16]
 800aad8:	60c3      	str	r3, [r0, #12]
 800aada:	bd70      	pop	{r4, r5, r6, pc}

0800aadc <_Bfree>:
 800aadc:	b570      	push	{r4, r5, r6, lr}
 800aade:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800aae0:	4606      	mov	r6, r0
 800aae2:	460d      	mov	r5, r1
 800aae4:	b93c      	cbnz	r4, 800aaf6 <_Bfree+0x1a>
 800aae6:	2010      	movs	r0, #16
 800aae8:	f7ff fd96 	bl	800a618 <malloc>
 800aaec:	6270      	str	r0, [r6, #36]	; 0x24
 800aaee:	6044      	str	r4, [r0, #4]
 800aaf0:	6084      	str	r4, [r0, #8]
 800aaf2:	6004      	str	r4, [r0, #0]
 800aaf4:	60c4      	str	r4, [r0, #12]
 800aaf6:	b13d      	cbz	r5, 800ab08 <_Bfree+0x2c>
 800aaf8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800aafa:	686a      	ldr	r2, [r5, #4]
 800aafc:	68db      	ldr	r3, [r3, #12]
 800aafe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ab02:	6029      	str	r1, [r5, #0]
 800ab04:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800ab08:	bd70      	pop	{r4, r5, r6, pc}

0800ab0a <__multadd>:
 800ab0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab0e:	690d      	ldr	r5, [r1, #16]
 800ab10:	461f      	mov	r7, r3
 800ab12:	4606      	mov	r6, r0
 800ab14:	460c      	mov	r4, r1
 800ab16:	f101 0e14 	add.w	lr, r1, #20
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	f8de 0000 	ldr.w	r0, [lr]
 800ab20:	b281      	uxth	r1, r0
 800ab22:	fb02 7101 	mla	r1, r2, r1, r7
 800ab26:	0c0f      	lsrs	r7, r1, #16
 800ab28:	0c00      	lsrs	r0, r0, #16
 800ab2a:	fb02 7000 	mla	r0, r2, r0, r7
 800ab2e:	b289      	uxth	r1, r1
 800ab30:	3301      	adds	r3, #1
 800ab32:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800ab36:	429d      	cmp	r5, r3
 800ab38:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800ab3c:	f84e 1b04 	str.w	r1, [lr], #4
 800ab40:	dcec      	bgt.n	800ab1c <__multadd+0x12>
 800ab42:	b1d7      	cbz	r7, 800ab7a <__multadd+0x70>
 800ab44:	68a3      	ldr	r3, [r4, #8]
 800ab46:	429d      	cmp	r5, r3
 800ab48:	db12      	blt.n	800ab70 <__multadd+0x66>
 800ab4a:	6861      	ldr	r1, [r4, #4]
 800ab4c:	4630      	mov	r0, r6
 800ab4e:	3101      	adds	r1, #1
 800ab50:	f7ff ff90 	bl	800aa74 <_Balloc>
 800ab54:	6922      	ldr	r2, [r4, #16]
 800ab56:	3202      	adds	r2, #2
 800ab58:	f104 010c 	add.w	r1, r4, #12
 800ab5c:	4680      	mov	r8, r0
 800ab5e:	0092      	lsls	r2, r2, #2
 800ab60:	300c      	adds	r0, #12
 800ab62:	f7ff ff6f 	bl	800aa44 <memcpy>
 800ab66:	4621      	mov	r1, r4
 800ab68:	4630      	mov	r0, r6
 800ab6a:	f7ff ffb7 	bl	800aadc <_Bfree>
 800ab6e:	4644      	mov	r4, r8
 800ab70:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ab74:	3501      	adds	r5, #1
 800ab76:	615f      	str	r7, [r3, #20]
 800ab78:	6125      	str	r5, [r4, #16]
 800ab7a:	4620      	mov	r0, r4
 800ab7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ab80 <__hi0bits>:
 800ab80:	0c02      	lsrs	r2, r0, #16
 800ab82:	0412      	lsls	r2, r2, #16
 800ab84:	4603      	mov	r3, r0
 800ab86:	b9b2      	cbnz	r2, 800abb6 <__hi0bits+0x36>
 800ab88:	0403      	lsls	r3, r0, #16
 800ab8a:	2010      	movs	r0, #16
 800ab8c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ab90:	bf04      	itt	eq
 800ab92:	021b      	lsleq	r3, r3, #8
 800ab94:	3008      	addeq	r0, #8
 800ab96:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800ab9a:	bf04      	itt	eq
 800ab9c:	011b      	lsleq	r3, r3, #4
 800ab9e:	3004      	addeq	r0, #4
 800aba0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800aba4:	bf04      	itt	eq
 800aba6:	009b      	lsleq	r3, r3, #2
 800aba8:	3002      	addeq	r0, #2
 800abaa:	2b00      	cmp	r3, #0
 800abac:	db06      	blt.n	800abbc <__hi0bits+0x3c>
 800abae:	005b      	lsls	r3, r3, #1
 800abb0:	d503      	bpl.n	800abba <__hi0bits+0x3a>
 800abb2:	3001      	adds	r0, #1
 800abb4:	4770      	bx	lr
 800abb6:	2000      	movs	r0, #0
 800abb8:	e7e8      	b.n	800ab8c <__hi0bits+0xc>
 800abba:	2020      	movs	r0, #32
 800abbc:	4770      	bx	lr

0800abbe <__lo0bits>:
 800abbe:	6803      	ldr	r3, [r0, #0]
 800abc0:	f013 0207 	ands.w	r2, r3, #7
 800abc4:	4601      	mov	r1, r0
 800abc6:	d00b      	beq.n	800abe0 <__lo0bits+0x22>
 800abc8:	07da      	lsls	r2, r3, #31
 800abca:	d423      	bmi.n	800ac14 <__lo0bits+0x56>
 800abcc:	0798      	lsls	r0, r3, #30
 800abce:	bf49      	itett	mi
 800abd0:	085b      	lsrmi	r3, r3, #1
 800abd2:	089b      	lsrpl	r3, r3, #2
 800abd4:	2001      	movmi	r0, #1
 800abd6:	600b      	strmi	r3, [r1, #0]
 800abd8:	bf5c      	itt	pl
 800abda:	600b      	strpl	r3, [r1, #0]
 800abdc:	2002      	movpl	r0, #2
 800abde:	4770      	bx	lr
 800abe0:	b298      	uxth	r0, r3
 800abe2:	b9a8      	cbnz	r0, 800ac10 <__lo0bits+0x52>
 800abe4:	0c1b      	lsrs	r3, r3, #16
 800abe6:	2010      	movs	r0, #16
 800abe8:	f013 0fff 	tst.w	r3, #255	; 0xff
 800abec:	bf04      	itt	eq
 800abee:	0a1b      	lsreq	r3, r3, #8
 800abf0:	3008      	addeq	r0, #8
 800abf2:	071a      	lsls	r2, r3, #28
 800abf4:	bf04      	itt	eq
 800abf6:	091b      	lsreq	r3, r3, #4
 800abf8:	3004      	addeq	r0, #4
 800abfa:	079a      	lsls	r2, r3, #30
 800abfc:	bf04      	itt	eq
 800abfe:	089b      	lsreq	r3, r3, #2
 800ac00:	3002      	addeq	r0, #2
 800ac02:	07da      	lsls	r2, r3, #31
 800ac04:	d402      	bmi.n	800ac0c <__lo0bits+0x4e>
 800ac06:	085b      	lsrs	r3, r3, #1
 800ac08:	d006      	beq.n	800ac18 <__lo0bits+0x5a>
 800ac0a:	3001      	adds	r0, #1
 800ac0c:	600b      	str	r3, [r1, #0]
 800ac0e:	4770      	bx	lr
 800ac10:	4610      	mov	r0, r2
 800ac12:	e7e9      	b.n	800abe8 <__lo0bits+0x2a>
 800ac14:	2000      	movs	r0, #0
 800ac16:	4770      	bx	lr
 800ac18:	2020      	movs	r0, #32
 800ac1a:	4770      	bx	lr

0800ac1c <__i2b>:
 800ac1c:	b510      	push	{r4, lr}
 800ac1e:	460c      	mov	r4, r1
 800ac20:	2101      	movs	r1, #1
 800ac22:	f7ff ff27 	bl	800aa74 <_Balloc>
 800ac26:	2201      	movs	r2, #1
 800ac28:	6144      	str	r4, [r0, #20]
 800ac2a:	6102      	str	r2, [r0, #16]
 800ac2c:	bd10      	pop	{r4, pc}

0800ac2e <__multiply>:
 800ac2e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac32:	4614      	mov	r4, r2
 800ac34:	690a      	ldr	r2, [r1, #16]
 800ac36:	6923      	ldr	r3, [r4, #16]
 800ac38:	429a      	cmp	r2, r3
 800ac3a:	bfb8      	it	lt
 800ac3c:	460b      	movlt	r3, r1
 800ac3e:	4689      	mov	r9, r1
 800ac40:	bfbc      	itt	lt
 800ac42:	46a1      	movlt	r9, r4
 800ac44:	461c      	movlt	r4, r3
 800ac46:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ac4a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ac4e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800ac52:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ac56:	eb07 060a 	add.w	r6, r7, sl
 800ac5a:	429e      	cmp	r6, r3
 800ac5c:	bfc8      	it	gt
 800ac5e:	3101      	addgt	r1, #1
 800ac60:	f7ff ff08 	bl	800aa74 <_Balloc>
 800ac64:	f100 0514 	add.w	r5, r0, #20
 800ac68:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ac6c:	462b      	mov	r3, r5
 800ac6e:	2200      	movs	r2, #0
 800ac70:	4543      	cmp	r3, r8
 800ac72:	d316      	bcc.n	800aca2 <__multiply+0x74>
 800ac74:	f104 0214 	add.w	r2, r4, #20
 800ac78:	f109 0114 	add.w	r1, r9, #20
 800ac7c:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800ac80:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800ac84:	9301      	str	r3, [sp, #4]
 800ac86:	9c01      	ldr	r4, [sp, #4]
 800ac88:	4294      	cmp	r4, r2
 800ac8a:	4613      	mov	r3, r2
 800ac8c:	d80c      	bhi.n	800aca8 <__multiply+0x7a>
 800ac8e:	2e00      	cmp	r6, #0
 800ac90:	dd03      	ble.n	800ac9a <__multiply+0x6c>
 800ac92:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d054      	beq.n	800ad44 <__multiply+0x116>
 800ac9a:	6106      	str	r6, [r0, #16]
 800ac9c:	b003      	add	sp, #12
 800ac9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aca2:	f843 2b04 	str.w	r2, [r3], #4
 800aca6:	e7e3      	b.n	800ac70 <__multiply+0x42>
 800aca8:	f8b3 a000 	ldrh.w	sl, [r3]
 800acac:	3204      	adds	r2, #4
 800acae:	f1ba 0f00 	cmp.w	sl, #0
 800acb2:	d020      	beq.n	800acf6 <__multiply+0xc8>
 800acb4:	46ae      	mov	lr, r5
 800acb6:	4689      	mov	r9, r1
 800acb8:	f04f 0c00 	mov.w	ip, #0
 800acbc:	f859 4b04 	ldr.w	r4, [r9], #4
 800acc0:	f8be b000 	ldrh.w	fp, [lr]
 800acc4:	b2a3      	uxth	r3, r4
 800acc6:	fb0a b303 	mla	r3, sl, r3, fp
 800acca:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800acce:	f8de 4000 	ldr.w	r4, [lr]
 800acd2:	4463      	add	r3, ip
 800acd4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800acd8:	fb0a c40b 	mla	r4, sl, fp, ip
 800acdc:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800ace0:	b29b      	uxth	r3, r3
 800ace2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ace6:	454f      	cmp	r7, r9
 800ace8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800acec:	f84e 3b04 	str.w	r3, [lr], #4
 800acf0:	d8e4      	bhi.n	800acbc <__multiply+0x8e>
 800acf2:	f8ce c000 	str.w	ip, [lr]
 800acf6:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800acfa:	f1b9 0f00 	cmp.w	r9, #0
 800acfe:	d01f      	beq.n	800ad40 <__multiply+0x112>
 800ad00:	682b      	ldr	r3, [r5, #0]
 800ad02:	46ae      	mov	lr, r5
 800ad04:	468c      	mov	ip, r1
 800ad06:	f04f 0a00 	mov.w	sl, #0
 800ad0a:	f8bc 4000 	ldrh.w	r4, [ip]
 800ad0e:	f8be b002 	ldrh.w	fp, [lr, #2]
 800ad12:	fb09 b404 	mla	r4, r9, r4, fp
 800ad16:	44a2      	add	sl, r4
 800ad18:	b29b      	uxth	r3, r3
 800ad1a:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800ad1e:	f84e 3b04 	str.w	r3, [lr], #4
 800ad22:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ad26:	f8be 4000 	ldrh.w	r4, [lr]
 800ad2a:	0c1b      	lsrs	r3, r3, #16
 800ad2c:	fb09 4303 	mla	r3, r9, r3, r4
 800ad30:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800ad34:	4567      	cmp	r7, ip
 800ad36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ad3a:	d8e6      	bhi.n	800ad0a <__multiply+0xdc>
 800ad3c:	f8ce 3000 	str.w	r3, [lr]
 800ad40:	3504      	adds	r5, #4
 800ad42:	e7a0      	b.n	800ac86 <__multiply+0x58>
 800ad44:	3e01      	subs	r6, #1
 800ad46:	e7a2      	b.n	800ac8e <__multiply+0x60>

0800ad48 <__pow5mult>:
 800ad48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad4c:	4615      	mov	r5, r2
 800ad4e:	f012 0203 	ands.w	r2, r2, #3
 800ad52:	4606      	mov	r6, r0
 800ad54:	460f      	mov	r7, r1
 800ad56:	d007      	beq.n	800ad68 <__pow5mult+0x20>
 800ad58:	3a01      	subs	r2, #1
 800ad5a:	4c21      	ldr	r4, [pc, #132]	; (800ade0 <__pow5mult+0x98>)
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ad62:	f7ff fed2 	bl	800ab0a <__multadd>
 800ad66:	4607      	mov	r7, r0
 800ad68:	10ad      	asrs	r5, r5, #2
 800ad6a:	d035      	beq.n	800add8 <__pow5mult+0x90>
 800ad6c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ad6e:	b93c      	cbnz	r4, 800ad80 <__pow5mult+0x38>
 800ad70:	2010      	movs	r0, #16
 800ad72:	f7ff fc51 	bl	800a618 <malloc>
 800ad76:	6270      	str	r0, [r6, #36]	; 0x24
 800ad78:	6044      	str	r4, [r0, #4]
 800ad7a:	6084      	str	r4, [r0, #8]
 800ad7c:	6004      	str	r4, [r0, #0]
 800ad7e:	60c4      	str	r4, [r0, #12]
 800ad80:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ad84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ad88:	b94c      	cbnz	r4, 800ad9e <__pow5mult+0x56>
 800ad8a:	f240 2171 	movw	r1, #625	; 0x271
 800ad8e:	4630      	mov	r0, r6
 800ad90:	f7ff ff44 	bl	800ac1c <__i2b>
 800ad94:	2300      	movs	r3, #0
 800ad96:	f8c8 0008 	str.w	r0, [r8, #8]
 800ad9a:	4604      	mov	r4, r0
 800ad9c:	6003      	str	r3, [r0, #0]
 800ad9e:	f04f 0800 	mov.w	r8, #0
 800ada2:	07eb      	lsls	r3, r5, #31
 800ada4:	d50a      	bpl.n	800adbc <__pow5mult+0x74>
 800ada6:	4639      	mov	r1, r7
 800ada8:	4622      	mov	r2, r4
 800adaa:	4630      	mov	r0, r6
 800adac:	f7ff ff3f 	bl	800ac2e <__multiply>
 800adb0:	4639      	mov	r1, r7
 800adb2:	4681      	mov	r9, r0
 800adb4:	4630      	mov	r0, r6
 800adb6:	f7ff fe91 	bl	800aadc <_Bfree>
 800adba:	464f      	mov	r7, r9
 800adbc:	106d      	asrs	r5, r5, #1
 800adbe:	d00b      	beq.n	800add8 <__pow5mult+0x90>
 800adc0:	6820      	ldr	r0, [r4, #0]
 800adc2:	b938      	cbnz	r0, 800add4 <__pow5mult+0x8c>
 800adc4:	4622      	mov	r2, r4
 800adc6:	4621      	mov	r1, r4
 800adc8:	4630      	mov	r0, r6
 800adca:	f7ff ff30 	bl	800ac2e <__multiply>
 800adce:	6020      	str	r0, [r4, #0]
 800add0:	f8c0 8000 	str.w	r8, [r0]
 800add4:	4604      	mov	r4, r0
 800add6:	e7e4      	b.n	800ada2 <__pow5mult+0x5a>
 800add8:	4638      	mov	r0, r7
 800adda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800adde:	bf00      	nop
 800ade0:	0800bc58 	.word	0x0800bc58

0800ade4 <__lshift>:
 800ade4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ade8:	460c      	mov	r4, r1
 800adea:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800adee:	6923      	ldr	r3, [r4, #16]
 800adf0:	6849      	ldr	r1, [r1, #4]
 800adf2:	eb0a 0903 	add.w	r9, sl, r3
 800adf6:	68a3      	ldr	r3, [r4, #8]
 800adf8:	4607      	mov	r7, r0
 800adfa:	4616      	mov	r6, r2
 800adfc:	f109 0501 	add.w	r5, r9, #1
 800ae00:	42ab      	cmp	r3, r5
 800ae02:	db31      	blt.n	800ae68 <__lshift+0x84>
 800ae04:	4638      	mov	r0, r7
 800ae06:	f7ff fe35 	bl	800aa74 <_Balloc>
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	4680      	mov	r8, r0
 800ae0e:	f100 0314 	add.w	r3, r0, #20
 800ae12:	4611      	mov	r1, r2
 800ae14:	4552      	cmp	r2, sl
 800ae16:	db2a      	blt.n	800ae6e <__lshift+0x8a>
 800ae18:	6920      	ldr	r0, [r4, #16]
 800ae1a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ae1e:	f104 0114 	add.w	r1, r4, #20
 800ae22:	f016 021f 	ands.w	r2, r6, #31
 800ae26:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800ae2a:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800ae2e:	d022      	beq.n	800ae76 <__lshift+0x92>
 800ae30:	f1c2 0c20 	rsb	ip, r2, #32
 800ae34:	2000      	movs	r0, #0
 800ae36:	680e      	ldr	r6, [r1, #0]
 800ae38:	4096      	lsls	r6, r2
 800ae3a:	4330      	orrs	r0, r6
 800ae3c:	f843 0b04 	str.w	r0, [r3], #4
 800ae40:	f851 0b04 	ldr.w	r0, [r1], #4
 800ae44:	458e      	cmp	lr, r1
 800ae46:	fa20 f00c 	lsr.w	r0, r0, ip
 800ae4a:	d8f4      	bhi.n	800ae36 <__lshift+0x52>
 800ae4c:	6018      	str	r0, [r3, #0]
 800ae4e:	b108      	cbz	r0, 800ae54 <__lshift+0x70>
 800ae50:	f109 0502 	add.w	r5, r9, #2
 800ae54:	3d01      	subs	r5, #1
 800ae56:	4638      	mov	r0, r7
 800ae58:	f8c8 5010 	str.w	r5, [r8, #16]
 800ae5c:	4621      	mov	r1, r4
 800ae5e:	f7ff fe3d 	bl	800aadc <_Bfree>
 800ae62:	4640      	mov	r0, r8
 800ae64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae68:	3101      	adds	r1, #1
 800ae6a:	005b      	lsls	r3, r3, #1
 800ae6c:	e7c8      	b.n	800ae00 <__lshift+0x1c>
 800ae6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800ae72:	3201      	adds	r2, #1
 800ae74:	e7ce      	b.n	800ae14 <__lshift+0x30>
 800ae76:	3b04      	subs	r3, #4
 800ae78:	f851 2b04 	ldr.w	r2, [r1], #4
 800ae7c:	f843 2f04 	str.w	r2, [r3, #4]!
 800ae80:	458e      	cmp	lr, r1
 800ae82:	d8f9      	bhi.n	800ae78 <__lshift+0x94>
 800ae84:	e7e6      	b.n	800ae54 <__lshift+0x70>

0800ae86 <__mcmp>:
 800ae86:	6903      	ldr	r3, [r0, #16]
 800ae88:	690a      	ldr	r2, [r1, #16]
 800ae8a:	1a9b      	subs	r3, r3, r2
 800ae8c:	b530      	push	{r4, r5, lr}
 800ae8e:	d10c      	bne.n	800aeaa <__mcmp+0x24>
 800ae90:	0092      	lsls	r2, r2, #2
 800ae92:	3014      	adds	r0, #20
 800ae94:	3114      	adds	r1, #20
 800ae96:	1884      	adds	r4, r0, r2
 800ae98:	4411      	add	r1, r2
 800ae9a:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ae9e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800aea2:	4295      	cmp	r5, r2
 800aea4:	d003      	beq.n	800aeae <__mcmp+0x28>
 800aea6:	d305      	bcc.n	800aeb4 <__mcmp+0x2e>
 800aea8:	2301      	movs	r3, #1
 800aeaa:	4618      	mov	r0, r3
 800aeac:	bd30      	pop	{r4, r5, pc}
 800aeae:	42a0      	cmp	r0, r4
 800aeb0:	d3f3      	bcc.n	800ae9a <__mcmp+0x14>
 800aeb2:	e7fa      	b.n	800aeaa <__mcmp+0x24>
 800aeb4:	f04f 33ff 	mov.w	r3, #4294967295
 800aeb8:	e7f7      	b.n	800aeaa <__mcmp+0x24>

0800aeba <__mdiff>:
 800aeba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aebe:	460d      	mov	r5, r1
 800aec0:	4607      	mov	r7, r0
 800aec2:	4611      	mov	r1, r2
 800aec4:	4628      	mov	r0, r5
 800aec6:	4614      	mov	r4, r2
 800aec8:	f7ff ffdd 	bl	800ae86 <__mcmp>
 800aecc:	1e06      	subs	r6, r0, #0
 800aece:	d108      	bne.n	800aee2 <__mdiff+0x28>
 800aed0:	4631      	mov	r1, r6
 800aed2:	4638      	mov	r0, r7
 800aed4:	f7ff fdce 	bl	800aa74 <_Balloc>
 800aed8:	2301      	movs	r3, #1
 800aeda:	6103      	str	r3, [r0, #16]
 800aedc:	6146      	str	r6, [r0, #20]
 800aede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aee2:	bfa4      	itt	ge
 800aee4:	4623      	movge	r3, r4
 800aee6:	462c      	movge	r4, r5
 800aee8:	4638      	mov	r0, r7
 800aeea:	6861      	ldr	r1, [r4, #4]
 800aeec:	bfa6      	itte	ge
 800aeee:	461d      	movge	r5, r3
 800aef0:	2600      	movge	r6, #0
 800aef2:	2601      	movlt	r6, #1
 800aef4:	f7ff fdbe 	bl	800aa74 <_Balloc>
 800aef8:	692b      	ldr	r3, [r5, #16]
 800aefa:	60c6      	str	r6, [r0, #12]
 800aefc:	6926      	ldr	r6, [r4, #16]
 800aefe:	f105 0914 	add.w	r9, r5, #20
 800af02:	f104 0214 	add.w	r2, r4, #20
 800af06:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800af0a:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800af0e:	f100 0514 	add.w	r5, r0, #20
 800af12:	f04f 0c00 	mov.w	ip, #0
 800af16:	f852 ab04 	ldr.w	sl, [r2], #4
 800af1a:	f859 4b04 	ldr.w	r4, [r9], #4
 800af1e:	fa1c f18a 	uxtah	r1, ip, sl
 800af22:	b2a3      	uxth	r3, r4
 800af24:	1ac9      	subs	r1, r1, r3
 800af26:	0c23      	lsrs	r3, r4, #16
 800af28:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800af2c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800af30:	b289      	uxth	r1, r1
 800af32:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800af36:	45c8      	cmp	r8, r9
 800af38:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800af3c:	4696      	mov	lr, r2
 800af3e:	f845 3b04 	str.w	r3, [r5], #4
 800af42:	d8e8      	bhi.n	800af16 <__mdiff+0x5c>
 800af44:	45be      	cmp	lr, r7
 800af46:	d305      	bcc.n	800af54 <__mdiff+0x9a>
 800af48:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800af4c:	b18b      	cbz	r3, 800af72 <__mdiff+0xb8>
 800af4e:	6106      	str	r6, [r0, #16]
 800af50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af54:	f85e 1b04 	ldr.w	r1, [lr], #4
 800af58:	fa1c f381 	uxtah	r3, ip, r1
 800af5c:	141a      	asrs	r2, r3, #16
 800af5e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800af62:	b29b      	uxth	r3, r3
 800af64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af68:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800af6c:	f845 3b04 	str.w	r3, [r5], #4
 800af70:	e7e8      	b.n	800af44 <__mdiff+0x8a>
 800af72:	3e01      	subs	r6, #1
 800af74:	e7e8      	b.n	800af48 <__mdiff+0x8e>

0800af76 <__d2b>:
 800af76:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800af7a:	460e      	mov	r6, r1
 800af7c:	2101      	movs	r1, #1
 800af7e:	ec59 8b10 	vmov	r8, r9, d0
 800af82:	4615      	mov	r5, r2
 800af84:	f7ff fd76 	bl	800aa74 <_Balloc>
 800af88:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800af8c:	4607      	mov	r7, r0
 800af8e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800af92:	bb34      	cbnz	r4, 800afe2 <__d2b+0x6c>
 800af94:	9301      	str	r3, [sp, #4]
 800af96:	f1b8 0f00 	cmp.w	r8, #0
 800af9a:	d027      	beq.n	800afec <__d2b+0x76>
 800af9c:	a802      	add	r0, sp, #8
 800af9e:	f840 8d08 	str.w	r8, [r0, #-8]!
 800afa2:	f7ff fe0c 	bl	800abbe <__lo0bits>
 800afa6:	9900      	ldr	r1, [sp, #0]
 800afa8:	b1f0      	cbz	r0, 800afe8 <__d2b+0x72>
 800afaa:	9a01      	ldr	r2, [sp, #4]
 800afac:	f1c0 0320 	rsb	r3, r0, #32
 800afb0:	fa02 f303 	lsl.w	r3, r2, r3
 800afb4:	430b      	orrs	r3, r1
 800afb6:	40c2      	lsrs	r2, r0
 800afb8:	617b      	str	r3, [r7, #20]
 800afba:	9201      	str	r2, [sp, #4]
 800afbc:	9b01      	ldr	r3, [sp, #4]
 800afbe:	61bb      	str	r3, [r7, #24]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	bf14      	ite	ne
 800afc4:	2102      	movne	r1, #2
 800afc6:	2101      	moveq	r1, #1
 800afc8:	6139      	str	r1, [r7, #16]
 800afca:	b1c4      	cbz	r4, 800affe <__d2b+0x88>
 800afcc:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800afd0:	4404      	add	r4, r0
 800afd2:	6034      	str	r4, [r6, #0]
 800afd4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800afd8:	6028      	str	r0, [r5, #0]
 800afda:	4638      	mov	r0, r7
 800afdc:	b003      	add	sp, #12
 800afde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800afe2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800afe6:	e7d5      	b.n	800af94 <__d2b+0x1e>
 800afe8:	6179      	str	r1, [r7, #20]
 800afea:	e7e7      	b.n	800afbc <__d2b+0x46>
 800afec:	a801      	add	r0, sp, #4
 800afee:	f7ff fde6 	bl	800abbe <__lo0bits>
 800aff2:	9b01      	ldr	r3, [sp, #4]
 800aff4:	617b      	str	r3, [r7, #20]
 800aff6:	2101      	movs	r1, #1
 800aff8:	6139      	str	r1, [r7, #16]
 800affa:	3020      	adds	r0, #32
 800affc:	e7e5      	b.n	800afca <__d2b+0x54>
 800affe:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800b002:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b006:	6030      	str	r0, [r6, #0]
 800b008:	6918      	ldr	r0, [r3, #16]
 800b00a:	f7ff fdb9 	bl	800ab80 <__hi0bits>
 800b00e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b012:	e7e1      	b.n	800afd8 <__d2b+0x62>

0800b014 <_sbrk_r>:
 800b014:	b538      	push	{r3, r4, r5, lr}
 800b016:	4c06      	ldr	r4, [pc, #24]	; (800b030 <_sbrk_r+0x1c>)
 800b018:	2300      	movs	r3, #0
 800b01a:	4605      	mov	r5, r0
 800b01c:	4608      	mov	r0, r1
 800b01e:	6023      	str	r3, [r4, #0]
 800b020:	f000 fb86 	bl	800b730 <_sbrk>
 800b024:	1c43      	adds	r3, r0, #1
 800b026:	d102      	bne.n	800b02e <_sbrk_r+0x1a>
 800b028:	6823      	ldr	r3, [r4, #0]
 800b02a:	b103      	cbz	r3, 800b02e <_sbrk_r+0x1a>
 800b02c:	602b      	str	r3, [r5, #0]
 800b02e:	bd38      	pop	{r3, r4, r5, pc}
 800b030:	20000df0 	.word	0x20000df0

0800b034 <__ssprint_r>:
 800b034:	6893      	ldr	r3, [r2, #8]
 800b036:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b03a:	4681      	mov	r9, r0
 800b03c:	460c      	mov	r4, r1
 800b03e:	4617      	mov	r7, r2
 800b040:	2b00      	cmp	r3, #0
 800b042:	d060      	beq.n	800b106 <__ssprint_r+0xd2>
 800b044:	f04f 0b00 	mov.w	fp, #0
 800b048:	f8d2 a000 	ldr.w	sl, [r2]
 800b04c:	465e      	mov	r6, fp
 800b04e:	b356      	cbz	r6, 800b0a6 <__ssprint_r+0x72>
 800b050:	68a3      	ldr	r3, [r4, #8]
 800b052:	429e      	cmp	r6, r3
 800b054:	d344      	bcc.n	800b0e0 <__ssprint_r+0xac>
 800b056:	89a2      	ldrh	r2, [r4, #12]
 800b058:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b05c:	d03e      	beq.n	800b0dc <__ssprint_r+0xa8>
 800b05e:	6825      	ldr	r5, [r4, #0]
 800b060:	6921      	ldr	r1, [r4, #16]
 800b062:	eba5 0801 	sub.w	r8, r5, r1
 800b066:	6965      	ldr	r5, [r4, #20]
 800b068:	2302      	movs	r3, #2
 800b06a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b06e:	fb95 f5f3 	sdiv	r5, r5, r3
 800b072:	f108 0301 	add.w	r3, r8, #1
 800b076:	4433      	add	r3, r6
 800b078:	429d      	cmp	r5, r3
 800b07a:	bf38      	it	cc
 800b07c:	461d      	movcc	r5, r3
 800b07e:	0553      	lsls	r3, r2, #21
 800b080:	d546      	bpl.n	800b110 <__ssprint_r+0xdc>
 800b082:	4629      	mov	r1, r5
 800b084:	4648      	mov	r0, r9
 800b086:	f7ff facf 	bl	800a628 <_malloc_r>
 800b08a:	b998      	cbnz	r0, 800b0b4 <__ssprint_r+0x80>
 800b08c:	230c      	movs	r3, #12
 800b08e:	f8c9 3000 	str.w	r3, [r9]
 800b092:	89a3      	ldrh	r3, [r4, #12]
 800b094:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b098:	81a3      	strh	r3, [r4, #12]
 800b09a:	2300      	movs	r3, #0
 800b09c:	60bb      	str	r3, [r7, #8]
 800b09e:	607b      	str	r3, [r7, #4]
 800b0a0:	f04f 30ff 	mov.w	r0, #4294967295
 800b0a4:	e031      	b.n	800b10a <__ssprint_r+0xd6>
 800b0a6:	f8da b000 	ldr.w	fp, [sl]
 800b0aa:	f8da 6004 	ldr.w	r6, [sl, #4]
 800b0ae:	f10a 0a08 	add.w	sl, sl, #8
 800b0b2:	e7cc      	b.n	800b04e <__ssprint_r+0x1a>
 800b0b4:	4642      	mov	r2, r8
 800b0b6:	6921      	ldr	r1, [r4, #16]
 800b0b8:	9001      	str	r0, [sp, #4]
 800b0ba:	f7ff fcc3 	bl	800aa44 <memcpy>
 800b0be:	89a2      	ldrh	r2, [r4, #12]
 800b0c0:	9b01      	ldr	r3, [sp, #4]
 800b0c2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800b0c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b0ca:	81a2      	strh	r2, [r4, #12]
 800b0cc:	6123      	str	r3, [r4, #16]
 800b0ce:	6165      	str	r5, [r4, #20]
 800b0d0:	4443      	add	r3, r8
 800b0d2:	eba5 0508 	sub.w	r5, r5, r8
 800b0d6:	6023      	str	r3, [r4, #0]
 800b0d8:	60a5      	str	r5, [r4, #8]
 800b0da:	4633      	mov	r3, r6
 800b0dc:	429e      	cmp	r6, r3
 800b0de:	d200      	bcs.n	800b0e2 <__ssprint_r+0xae>
 800b0e0:	4633      	mov	r3, r6
 800b0e2:	461a      	mov	r2, r3
 800b0e4:	4659      	mov	r1, fp
 800b0e6:	6820      	ldr	r0, [r4, #0]
 800b0e8:	9301      	str	r3, [sp, #4]
 800b0ea:	f000 f971 	bl	800b3d0 <memmove>
 800b0ee:	68a2      	ldr	r2, [r4, #8]
 800b0f0:	9b01      	ldr	r3, [sp, #4]
 800b0f2:	1ad2      	subs	r2, r2, r3
 800b0f4:	60a2      	str	r2, [r4, #8]
 800b0f6:	6822      	ldr	r2, [r4, #0]
 800b0f8:	4413      	add	r3, r2
 800b0fa:	6023      	str	r3, [r4, #0]
 800b0fc:	68bb      	ldr	r3, [r7, #8]
 800b0fe:	1b9e      	subs	r6, r3, r6
 800b100:	60be      	str	r6, [r7, #8]
 800b102:	2e00      	cmp	r6, #0
 800b104:	d1cf      	bne.n	800b0a6 <__ssprint_r+0x72>
 800b106:	2000      	movs	r0, #0
 800b108:	6078      	str	r0, [r7, #4]
 800b10a:	b003      	add	sp, #12
 800b10c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b110:	462a      	mov	r2, r5
 800b112:	4648      	mov	r0, r9
 800b114:	f000 f97e 	bl	800b414 <_realloc_r>
 800b118:	4603      	mov	r3, r0
 800b11a:	2800      	cmp	r0, #0
 800b11c:	d1d6      	bne.n	800b0cc <__ssprint_r+0x98>
 800b11e:	6921      	ldr	r1, [r4, #16]
 800b120:	4648      	mov	r0, r9
 800b122:	f000 f885 	bl	800b230 <_free_r>
 800b126:	e7b1      	b.n	800b08c <__ssprint_r+0x58>

0800b128 <_calloc_r>:
 800b128:	b510      	push	{r4, lr}
 800b12a:	4351      	muls	r1, r2
 800b12c:	f7ff fa7c 	bl	800a628 <_malloc_r>
 800b130:	4604      	mov	r4, r0
 800b132:	b198      	cbz	r0, 800b15c <_calloc_r+0x34>
 800b134:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800b138:	f022 0203 	bic.w	r2, r2, #3
 800b13c:	3a04      	subs	r2, #4
 800b13e:	2a24      	cmp	r2, #36	; 0x24
 800b140:	d81b      	bhi.n	800b17a <_calloc_r+0x52>
 800b142:	2a13      	cmp	r2, #19
 800b144:	d917      	bls.n	800b176 <_calloc_r+0x4e>
 800b146:	2100      	movs	r1, #0
 800b148:	2a1b      	cmp	r2, #27
 800b14a:	6001      	str	r1, [r0, #0]
 800b14c:	6041      	str	r1, [r0, #4]
 800b14e:	d807      	bhi.n	800b160 <_calloc_r+0x38>
 800b150:	f100 0308 	add.w	r3, r0, #8
 800b154:	2200      	movs	r2, #0
 800b156:	601a      	str	r2, [r3, #0]
 800b158:	605a      	str	r2, [r3, #4]
 800b15a:	609a      	str	r2, [r3, #8]
 800b15c:	4620      	mov	r0, r4
 800b15e:	bd10      	pop	{r4, pc}
 800b160:	2a24      	cmp	r2, #36	; 0x24
 800b162:	6081      	str	r1, [r0, #8]
 800b164:	60c1      	str	r1, [r0, #12]
 800b166:	bf11      	iteee	ne
 800b168:	f100 0310 	addne.w	r3, r0, #16
 800b16c:	6101      	streq	r1, [r0, #16]
 800b16e:	f100 0318 	addeq.w	r3, r0, #24
 800b172:	6141      	streq	r1, [r0, #20]
 800b174:	e7ee      	b.n	800b154 <_calloc_r+0x2c>
 800b176:	4603      	mov	r3, r0
 800b178:	e7ec      	b.n	800b154 <_calloc_r+0x2c>
 800b17a:	2100      	movs	r1, #0
 800b17c:	f000 f942 	bl	800b404 <memset>
 800b180:	e7ec      	b.n	800b15c <_calloc_r+0x34>
	...

0800b184 <_malloc_trim_r>:
 800b184:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b188:	4f25      	ldr	r7, [pc, #148]	; (800b220 <_malloc_trim_r+0x9c>)
 800b18a:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 800b22c <_malloc_trim_r+0xa8>
 800b18e:	4689      	mov	r9, r1
 800b190:	4606      	mov	r6, r0
 800b192:	f7ff fc63 	bl	800aa5c <__malloc_lock>
 800b196:	68bb      	ldr	r3, [r7, #8]
 800b198:	685d      	ldr	r5, [r3, #4]
 800b19a:	f1a8 0411 	sub.w	r4, r8, #17
 800b19e:	f025 0503 	bic.w	r5, r5, #3
 800b1a2:	eba4 0409 	sub.w	r4, r4, r9
 800b1a6:	442c      	add	r4, r5
 800b1a8:	fbb4 f4f8 	udiv	r4, r4, r8
 800b1ac:	3c01      	subs	r4, #1
 800b1ae:	fb08 f404 	mul.w	r4, r8, r4
 800b1b2:	4544      	cmp	r4, r8
 800b1b4:	da05      	bge.n	800b1c2 <_malloc_trim_r+0x3e>
 800b1b6:	4630      	mov	r0, r6
 800b1b8:	f7ff fc56 	bl	800aa68 <__malloc_unlock>
 800b1bc:	2000      	movs	r0, #0
 800b1be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1c2:	2100      	movs	r1, #0
 800b1c4:	4630      	mov	r0, r6
 800b1c6:	f7ff ff25 	bl	800b014 <_sbrk_r>
 800b1ca:	68bb      	ldr	r3, [r7, #8]
 800b1cc:	442b      	add	r3, r5
 800b1ce:	4298      	cmp	r0, r3
 800b1d0:	d1f1      	bne.n	800b1b6 <_malloc_trim_r+0x32>
 800b1d2:	4261      	negs	r1, r4
 800b1d4:	4630      	mov	r0, r6
 800b1d6:	f7ff ff1d 	bl	800b014 <_sbrk_r>
 800b1da:	3001      	adds	r0, #1
 800b1dc:	d110      	bne.n	800b200 <_malloc_trim_r+0x7c>
 800b1de:	2100      	movs	r1, #0
 800b1e0:	4630      	mov	r0, r6
 800b1e2:	f7ff ff17 	bl	800b014 <_sbrk_r>
 800b1e6:	68ba      	ldr	r2, [r7, #8]
 800b1e8:	1a83      	subs	r3, r0, r2
 800b1ea:	2b0f      	cmp	r3, #15
 800b1ec:	dde3      	ble.n	800b1b6 <_malloc_trim_r+0x32>
 800b1ee:	490d      	ldr	r1, [pc, #52]	; (800b224 <_malloc_trim_r+0xa0>)
 800b1f0:	6809      	ldr	r1, [r1, #0]
 800b1f2:	1a40      	subs	r0, r0, r1
 800b1f4:	490c      	ldr	r1, [pc, #48]	; (800b228 <_malloc_trim_r+0xa4>)
 800b1f6:	f043 0301 	orr.w	r3, r3, #1
 800b1fa:	6008      	str	r0, [r1, #0]
 800b1fc:	6053      	str	r3, [r2, #4]
 800b1fe:	e7da      	b.n	800b1b6 <_malloc_trim_r+0x32>
 800b200:	68bb      	ldr	r3, [r7, #8]
 800b202:	4a09      	ldr	r2, [pc, #36]	; (800b228 <_malloc_trim_r+0xa4>)
 800b204:	1b2d      	subs	r5, r5, r4
 800b206:	f045 0501 	orr.w	r5, r5, #1
 800b20a:	605d      	str	r5, [r3, #4]
 800b20c:	6813      	ldr	r3, [r2, #0]
 800b20e:	4630      	mov	r0, r6
 800b210:	1b1c      	subs	r4, r3, r4
 800b212:	6014      	str	r4, [r2, #0]
 800b214:	f7ff fc28 	bl	800aa68 <__malloc_unlock>
 800b218:	2001      	movs	r0, #1
 800b21a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b21e:	bf00      	nop
 800b220:	200001d0 	.word	0x200001d0
 800b224:	200005d8 	.word	0x200005d8
 800b228:	20000a00 	.word	0x20000a00
 800b22c:	00000080 	.word	0x00000080

0800b230 <_free_r>:
 800b230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b234:	4604      	mov	r4, r0
 800b236:	4688      	mov	r8, r1
 800b238:	2900      	cmp	r1, #0
 800b23a:	f000 80ab 	beq.w	800b394 <_free_r+0x164>
 800b23e:	f7ff fc0d 	bl	800aa5c <__malloc_lock>
 800b242:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800b246:	4d54      	ldr	r5, [pc, #336]	; (800b398 <_free_r+0x168>)
 800b248:	f022 0001 	bic.w	r0, r2, #1
 800b24c:	f1a8 0308 	sub.w	r3, r8, #8
 800b250:	181f      	adds	r7, r3, r0
 800b252:	68a9      	ldr	r1, [r5, #8]
 800b254:	687e      	ldr	r6, [r7, #4]
 800b256:	428f      	cmp	r7, r1
 800b258:	f026 0603 	bic.w	r6, r6, #3
 800b25c:	f002 0201 	and.w	r2, r2, #1
 800b260:	d11b      	bne.n	800b29a <_free_r+0x6a>
 800b262:	4430      	add	r0, r6
 800b264:	b93a      	cbnz	r2, 800b276 <_free_r+0x46>
 800b266:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800b26a:	1a9b      	subs	r3, r3, r2
 800b26c:	4410      	add	r0, r2
 800b26e:	6899      	ldr	r1, [r3, #8]
 800b270:	68da      	ldr	r2, [r3, #12]
 800b272:	60ca      	str	r2, [r1, #12]
 800b274:	6091      	str	r1, [r2, #8]
 800b276:	f040 0201 	orr.w	r2, r0, #1
 800b27a:	605a      	str	r2, [r3, #4]
 800b27c:	60ab      	str	r3, [r5, #8]
 800b27e:	4b47      	ldr	r3, [pc, #284]	; (800b39c <_free_r+0x16c>)
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	4298      	cmp	r0, r3
 800b284:	d304      	bcc.n	800b290 <_free_r+0x60>
 800b286:	4b46      	ldr	r3, [pc, #280]	; (800b3a0 <_free_r+0x170>)
 800b288:	4620      	mov	r0, r4
 800b28a:	6819      	ldr	r1, [r3, #0]
 800b28c:	f7ff ff7a 	bl	800b184 <_malloc_trim_r>
 800b290:	4620      	mov	r0, r4
 800b292:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b296:	f7ff bbe7 	b.w	800aa68 <__malloc_unlock>
 800b29a:	607e      	str	r6, [r7, #4]
 800b29c:	2a00      	cmp	r2, #0
 800b29e:	d139      	bne.n	800b314 <_free_r+0xe4>
 800b2a0:	f858 1c08 	ldr.w	r1, [r8, #-8]
 800b2a4:	1a5b      	subs	r3, r3, r1
 800b2a6:	4408      	add	r0, r1
 800b2a8:	6899      	ldr	r1, [r3, #8]
 800b2aa:	f105 0e08 	add.w	lr, r5, #8
 800b2ae:	4571      	cmp	r1, lr
 800b2b0:	d032      	beq.n	800b318 <_free_r+0xe8>
 800b2b2:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800b2b6:	f8c1 e00c 	str.w	lr, [r1, #12]
 800b2ba:	f8ce 1008 	str.w	r1, [lr, #8]
 800b2be:	19b9      	adds	r1, r7, r6
 800b2c0:	6849      	ldr	r1, [r1, #4]
 800b2c2:	07c9      	lsls	r1, r1, #31
 800b2c4:	d40a      	bmi.n	800b2dc <_free_r+0xac>
 800b2c6:	4430      	add	r0, r6
 800b2c8:	68b9      	ldr	r1, [r7, #8]
 800b2ca:	bb3a      	cbnz	r2, 800b31c <_free_r+0xec>
 800b2cc:	4e35      	ldr	r6, [pc, #212]	; (800b3a4 <_free_r+0x174>)
 800b2ce:	42b1      	cmp	r1, r6
 800b2d0:	d124      	bne.n	800b31c <_free_r+0xec>
 800b2d2:	616b      	str	r3, [r5, #20]
 800b2d4:	612b      	str	r3, [r5, #16]
 800b2d6:	2201      	movs	r2, #1
 800b2d8:	60d9      	str	r1, [r3, #12]
 800b2da:	6099      	str	r1, [r3, #8]
 800b2dc:	f040 0101 	orr.w	r1, r0, #1
 800b2e0:	6059      	str	r1, [r3, #4]
 800b2e2:	5018      	str	r0, [r3, r0]
 800b2e4:	2a00      	cmp	r2, #0
 800b2e6:	d1d3      	bne.n	800b290 <_free_r+0x60>
 800b2e8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800b2ec:	d21a      	bcs.n	800b324 <_free_r+0xf4>
 800b2ee:	08c0      	lsrs	r0, r0, #3
 800b2f0:	1081      	asrs	r1, r0, #2
 800b2f2:	2201      	movs	r2, #1
 800b2f4:	408a      	lsls	r2, r1
 800b2f6:	6869      	ldr	r1, [r5, #4]
 800b2f8:	3001      	adds	r0, #1
 800b2fa:	430a      	orrs	r2, r1
 800b2fc:	606a      	str	r2, [r5, #4]
 800b2fe:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800b302:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800b306:	6099      	str	r1, [r3, #8]
 800b308:	3a08      	subs	r2, #8
 800b30a:	60da      	str	r2, [r3, #12]
 800b30c:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800b310:	60cb      	str	r3, [r1, #12]
 800b312:	e7bd      	b.n	800b290 <_free_r+0x60>
 800b314:	2200      	movs	r2, #0
 800b316:	e7d2      	b.n	800b2be <_free_r+0x8e>
 800b318:	2201      	movs	r2, #1
 800b31a:	e7d0      	b.n	800b2be <_free_r+0x8e>
 800b31c:	68fe      	ldr	r6, [r7, #12]
 800b31e:	60ce      	str	r6, [r1, #12]
 800b320:	60b1      	str	r1, [r6, #8]
 800b322:	e7db      	b.n	800b2dc <_free_r+0xac>
 800b324:	0a42      	lsrs	r2, r0, #9
 800b326:	2a04      	cmp	r2, #4
 800b328:	d813      	bhi.n	800b352 <_free_r+0x122>
 800b32a:	0982      	lsrs	r2, r0, #6
 800b32c:	3238      	adds	r2, #56	; 0x38
 800b32e:	1c51      	adds	r1, r2, #1
 800b330:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800b334:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800b338:	428e      	cmp	r6, r1
 800b33a:	d124      	bne.n	800b386 <_free_r+0x156>
 800b33c:	2001      	movs	r0, #1
 800b33e:	1092      	asrs	r2, r2, #2
 800b340:	fa00 f202 	lsl.w	r2, r0, r2
 800b344:	6868      	ldr	r0, [r5, #4]
 800b346:	4302      	orrs	r2, r0
 800b348:	606a      	str	r2, [r5, #4]
 800b34a:	60de      	str	r6, [r3, #12]
 800b34c:	6099      	str	r1, [r3, #8]
 800b34e:	60b3      	str	r3, [r6, #8]
 800b350:	e7de      	b.n	800b310 <_free_r+0xe0>
 800b352:	2a14      	cmp	r2, #20
 800b354:	d801      	bhi.n	800b35a <_free_r+0x12a>
 800b356:	325b      	adds	r2, #91	; 0x5b
 800b358:	e7e9      	b.n	800b32e <_free_r+0xfe>
 800b35a:	2a54      	cmp	r2, #84	; 0x54
 800b35c:	d802      	bhi.n	800b364 <_free_r+0x134>
 800b35e:	0b02      	lsrs	r2, r0, #12
 800b360:	326e      	adds	r2, #110	; 0x6e
 800b362:	e7e4      	b.n	800b32e <_free_r+0xfe>
 800b364:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800b368:	d802      	bhi.n	800b370 <_free_r+0x140>
 800b36a:	0bc2      	lsrs	r2, r0, #15
 800b36c:	3277      	adds	r2, #119	; 0x77
 800b36e:	e7de      	b.n	800b32e <_free_r+0xfe>
 800b370:	f240 5154 	movw	r1, #1364	; 0x554
 800b374:	428a      	cmp	r2, r1
 800b376:	bf9a      	itte	ls
 800b378:	0c82      	lsrls	r2, r0, #18
 800b37a:	327c      	addls	r2, #124	; 0x7c
 800b37c:	227e      	movhi	r2, #126	; 0x7e
 800b37e:	e7d6      	b.n	800b32e <_free_r+0xfe>
 800b380:	6889      	ldr	r1, [r1, #8]
 800b382:	428e      	cmp	r6, r1
 800b384:	d004      	beq.n	800b390 <_free_r+0x160>
 800b386:	684a      	ldr	r2, [r1, #4]
 800b388:	f022 0203 	bic.w	r2, r2, #3
 800b38c:	4290      	cmp	r0, r2
 800b38e:	d3f7      	bcc.n	800b380 <_free_r+0x150>
 800b390:	68ce      	ldr	r6, [r1, #12]
 800b392:	e7da      	b.n	800b34a <_free_r+0x11a>
 800b394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b398:	200001d0 	.word	0x200001d0
 800b39c:	200005dc 	.word	0x200005dc
 800b3a0:	20000a30 	.word	0x20000a30
 800b3a4:	200001d8 	.word	0x200001d8

0800b3a8 <__retarget_lock_acquire_recursive>:
 800b3a8:	4770      	bx	lr

0800b3aa <__retarget_lock_release_recursive>:
 800b3aa:	4770      	bx	lr

0800b3ac <__ascii_mbtowc>:
 800b3ac:	b082      	sub	sp, #8
 800b3ae:	b901      	cbnz	r1, 800b3b2 <__ascii_mbtowc+0x6>
 800b3b0:	a901      	add	r1, sp, #4
 800b3b2:	b142      	cbz	r2, 800b3c6 <__ascii_mbtowc+0x1a>
 800b3b4:	b14b      	cbz	r3, 800b3ca <__ascii_mbtowc+0x1e>
 800b3b6:	7813      	ldrb	r3, [r2, #0]
 800b3b8:	600b      	str	r3, [r1, #0]
 800b3ba:	7812      	ldrb	r2, [r2, #0]
 800b3bc:	1c10      	adds	r0, r2, #0
 800b3be:	bf18      	it	ne
 800b3c0:	2001      	movne	r0, #1
 800b3c2:	b002      	add	sp, #8
 800b3c4:	4770      	bx	lr
 800b3c6:	4610      	mov	r0, r2
 800b3c8:	e7fb      	b.n	800b3c2 <__ascii_mbtowc+0x16>
 800b3ca:	f06f 0001 	mvn.w	r0, #1
 800b3ce:	e7f8      	b.n	800b3c2 <__ascii_mbtowc+0x16>

0800b3d0 <memmove>:
 800b3d0:	4288      	cmp	r0, r1
 800b3d2:	b510      	push	{r4, lr}
 800b3d4:	eb01 0302 	add.w	r3, r1, r2
 800b3d8:	d803      	bhi.n	800b3e2 <memmove+0x12>
 800b3da:	1e42      	subs	r2, r0, #1
 800b3dc:	4299      	cmp	r1, r3
 800b3de:	d10c      	bne.n	800b3fa <memmove+0x2a>
 800b3e0:	bd10      	pop	{r4, pc}
 800b3e2:	4298      	cmp	r0, r3
 800b3e4:	d2f9      	bcs.n	800b3da <memmove+0xa>
 800b3e6:	1881      	adds	r1, r0, r2
 800b3e8:	1ad2      	subs	r2, r2, r3
 800b3ea:	42d3      	cmn	r3, r2
 800b3ec:	d100      	bne.n	800b3f0 <memmove+0x20>
 800b3ee:	bd10      	pop	{r4, pc}
 800b3f0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b3f4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b3f8:	e7f7      	b.n	800b3ea <memmove+0x1a>
 800b3fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b3fe:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b402:	e7eb      	b.n	800b3dc <memmove+0xc>

0800b404 <memset>:
 800b404:	4402      	add	r2, r0
 800b406:	4603      	mov	r3, r0
 800b408:	4293      	cmp	r3, r2
 800b40a:	d100      	bne.n	800b40e <memset+0xa>
 800b40c:	4770      	bx	lr
 800b40e:	f803 1b01 	strb.w	r1, [r3], #1
 800b412:	e7f9      	b.n	800b408 <memset+0x4>

0800b414 <_realloc_r>:
 800b414:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b418:	4682      	mov	sl, r0
 800b41a:	460c      	mov	r4, r1
 800b41c:	b929      	cbnz	r1, 800b42a <_realloc_r+0x16>
 800b41e:	4611      	mov	r1, r2
 800b420:	b003      	add	sp, #12
 800b422:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b426:	f7ff b8ff 	b.w	800a628 <_malloc_r>
 800b42a:	9201      	str	r2, [sp, #4]
 800b42c:	f7ff fb16 	bl	800aa5c <__malloc_lock>
 800b430:	9a01      	ldr	r2, [sp, #4]
 800b432:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800b436:	f102 080b 	add.w	r8, r2, #11
 800b43a:	f1b8 0f16 	cmp.w	r8, #22
 800b43e:	f1a4 0908 	sub.w	r9, r4, #8
 800b442:	f025 0603 	bic.w	r6, r5, #3
 800b446:	d90a      	bls.n	800b45e <_realloc_r+0x4a>
 800b448:	f038 0807 	bics.w	r8, r8, #7
 800b44c:	d509      	bpl.n	800b462 <_realloc_r+0x4e>
 800b44e:	230c      	movs	r3, #12
 800b450:	f8ca 3000 	str.w	r3, [sl]
 800b454:	2700      	movs	r7, #0
 800b456:	4638      	mov	r0, r7
 800b458:	b003      	add	sp, #12
 800b45a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b45e:	f04f 0810 	mov.w	r8, #16
 800b462:	4590      	cmp	r8, r2
 800b464:	d3f3      	bcc.n	800b44e <_realloc_r+0x3a>
 800b466:	45b0      	cmp	r8, r6
 800b468:	f340 8145 	ble.w	800b6f6 <_realloc_r+0x2e2>
 800b46c:	4ba8      	ldr	r3, [pc, #672]	; (800b710 <_realloc_r+0x2fc>)
 800b46e:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800b472:	eb09 0106 	add.w	r1, r9, r6
 800b476:	4571      	cmp	r1, lr
 800b478:	469b      	mov	fp, r3
 800b47a:	684b      	ldr	r3, [r1, #4]
 800b47c:	d005      	beq.n	800b48a <_realloc_r+0x76>
 800b47e:	f023 0001 	bic.w	r0, r3, #1
 800b482:	4408      	add	r0, r1
 800b484:	6840      	ldr	r0, [r0, #4]
 800b486:	07c7      	lsls	r7, r0, #31
 800b488:	d447      	bmi.n	800b51a <_realloc_r+0x106>
 800b48a:	f023 0303 	bic.w	r3, r3, #3
 800b48e:	4571      	cmp	r1, lr
 800b490:	eb06 0703 	add.w	r7, r6, r3
 800b494:	d119      	bne.n	800b4ca <_realloc_r+0xb6>
 800b496:	f108 0010 	add.w	r0, r8, #16
 800b49a:	4287      	cmp	r7, r0
 800b49c:	db3f      	blt.n	800b51e <_realloc_r+0x10a>
 800b49e:	eb09 0308 	add.w	r3, r9, r8
 800b4a2:	eba7 0708 	sub.w	r7, r7, r8
 800b4a6:	f047 0701 	orr.w	r7, r7, #1
 800b4aa:	f8cb 3008 	str.w	r3, [fp, #8]
 800b4ae:	605f      	str	r7, [r3, #4]
 800b4b0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b4b4:	f003 0301 	and.w	r3, r3, #1
 800b4b8:	ea43 0308 	orr.w	r3, r3, r8
 800b4bc:	f844 3c04 	str.w	r3, [r4, #-4]
 800b4c0:	4650      	mov	r0, sl
 800b4c2:	f7ff fad1 	bl	800aa68 <__malloc_unlock>
 800b4c6:	4627      	mov	r7, r4
 800b4c8:	e7c5      	b.n	800b456 <_realloc_r+0x42>
 800b4ca:	45b8      	cmp	r8, r7
 800b4cc:	dc27      	bgt.n	800b51e <_realloc_r+0x10a>
 800b4ce:	68cb      	ldr	r3, [r1, #12]
 800b4d0:	688a      	ldr	r2, [r1, #8]
 800b4d2:	60d3      	str	r3, [r2, #12]
 800b4d4:	609a      	str	r2, [r3, #8]
 800b4d6:	eba7 0008 	sub.w	r0, r7, r8
 800b4da:	280f      	cmp	r0, #15
 800b4dc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b4e0:	eb09 0207 	add.w	r2, r9, r7
 800b4e4:	f240 8109 	bls.w	800b6fa <_realloc_r+0x2e6>
 800b4e8:	eb09 0108 	add.w	r1, r9, r8
 800b4ec:	f003 0301 	and.w	r3, r3, #1
 800b4f0:	ea43 0308 	orr.w	r3, r3, r8
 800b4f4:	f040 0001 	orr.w	r0, r0, #1
 800b4f8:	f8c9 3004 	str.w	r3, [r9, #4]
 800b4fc:	6048      	str	r0, [r1, #4]
 800b4fe:	6853      	ldr	r3, [r2, #4]
 800b500:	f043 0301 	orr.w	r3, r3, #1
 800b504:	6053      	str	r3, [r2, #4]
 800b506:	3108      	adds	r1, #8
 800b508:	4650      	mov	r0, sl
 800b50a:	f7ff fe91 	bl	800b230 <_free_r>
 800b50e:	4650      	mov	r0, sl
 800b510:	f7ff faaa 	bl	800aa68 <__malloc_unlock>
 800b514:	f109 0708 	add.w	r7, r9, #8
 800b518:	e79d      	b.n	800b456 <_realloc_r+0x42>
 800b51a:	2300      	movs	r3, #0
 800b51c:	4619      	mov	r1, r3
 800b51e:	07e8      	lsls	r0, r5, #31
 800b520:	f100 8084 	bmi.w	800b62c <_realloc_r+0x218>
 800b524:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800b528:	eba9 0505 	sub.w	r5, r9, r5
 800b52c:	6868      	ldr	r0, [r5, #4]
 800b52e:	f020 0003 	bic.w	r0, r0, #3
 800b532:	4430      	add	r0, r6
 800b534:	2900      	cmp	r1, #0
 800b536:	d076      	beq.n	800b626 <_realloc_r+0x212>
 800b538:	4571      	cmp	r1, lr
 800b53a:	d150      	bne.n	800b5de <_realloc_r+0x1ca>
 800b53c:	4403      	add	r3, r0
 800b53e:	f108 0110 	add.w	r1, r8, #16
 800b542:	428b      	cmp	r3, r1
 800b544:	db6f      	blt.n	800b626 <_realloc_r+0x212>
 800b546:	462f      	mov	r7, r5
 800b548:	68ea      	ldr	r2, [r5, #12]
 800b54a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800b54e:	60ca      	str	r2, [r1, #12]
 800b550:	6091      	str	r1, [r2, #8]
 800b552:	1f32      	subs	r2, r6, #4
 800b554:	2a24      	cmp	r2, #36	; 0x24
 800b556:	d83b      	bhi.n	800b5d0 <_realloc_r+0x1bc>
 800b558:	2a13      	cmp	r2, #19
 800b55a:	d936      	bls.n	800b5ca <_realloc_r+0x1b6>
 800b55c:	6821      	ldr	r1, [r4, #0]
 800b55e:	60a9      	str	r1, [r5, #8]
 800b560:	6861      	ldr	r1, [r4, #4]
 800b562:	60e9      	str	r1, [r5, #12]
 800b564:	2a1b      	cmp	r2, #27
 800b566:	d81c      	bhi.n	800b5a2 <_realloc_r+0x18e>
 800b568:	f105 0210 	add.w	r2, r5, #16
 800b56c:	f104 0108 	add.w	r1, r4, #8
 800b570:	6808      	ldr	r0, [r1, #0]
 800b572:	6010      	str	r0, [r2, #0]
 800b574:	6848      	ldr	r0, [r1, #4]
 800b576:	6050      	str	r0, [r2, #4]
 800b578:	6889      	ldr	r1, [r1, #8]
 800b57a:	6091      	str	r1, [r2, #8]
 800b57c:	eb05 0208 	add.w	r2, r5, r8
 800b580:	eba3 0308 	sub.w	r3, r3, r8
 800b584:	f043 0301 	orr.w	r3, r3, #1
 800b588:	f8cb 2008 	str.w	r2, [fp, #8]
 800b58c:	6053      	str	r3, [r2, #4]
 800b58e:	686b      	ldr	r3, [r5, #4]
 800b590:	f003 0301 	and.w	r3, r3, #1
 800b594:	ea43 0308 	orr.w	r3, r3, r8
 800b598:	606b      	str	r3, [r5, #4]
 800b59a:	4650      	mov	r0, sl
 800b59c:	f7ff fa64 	bl	800aa68 <__malloc_unlock>
 800b5a0:	e759      	b.n	800b456 <_realloc_r+0x42>
 800b5a2:	68a1      	ldr	r1, [r4, #8]
 800b5a4:	6129      	str	r1, [r5, #16]
 800b5a6:	68e1      	ldr	r1, [r4, #12]
 800b5a8:	6169      	str	r1, [r5, #20]
 800b5aa:	2a24      	cmp	r2, #36	; 0x24
 800b5ac:	bf01      	itttt	eq
 800b5ae:	6922      	ldreq	r2, [r4, #16]
 800b5b0:	61aa      	streq	r2, [r5, #24]
 800b5b2:	6960      	ldreq	r0, [r4, #20]
 800b5b4:	61e8      	streq	r0, [r5, #28]
 800b5b6:	bf19      	ittee	ne
 800b5b8:	f105 0218 	addne.w	r2, r5, #24
 800b5bc:	f104 0110 	addne.w	r1, r4, #16
 800b5c0:	f105 0220 	addeq.w	r2, r5, #32
 800b5c4:	f104 0118 	addeq.w	r1, r4, #24
 800b5c8:	e7d2      	b.n	800b570 <_realloc_r+0x15c>
 800b5ca:	463a      	mov	r2, r7
 800b5cc:	4621      	mov	r1, r4
 800b5ce:	e7cf      	b.n	800b570 <_realloc_r+0x15c>
 800b5d0:	4621      	mov	r1, r4
 800b5d2:	4638      	mov	r0, r7
 800b5d4:	9301      	str	r3, [sp, #4]
 800b5d6:	f7ff fefb 	bl	800b3d0 <memmove>
 800b5da:	9b01      	ldr	r3, [sp, #4]
 800b5dc:	e7ce      	b.n	800b57c <_realloc_r+0x168>
 800b5de:	18c7      	adds	r7, r0, r3
 800b5e0:	45b8      	cmp	r8, r7
 800b5e2:	dc20      	bgt.n	800b626 <_realloc_r+0x212>
 800b5e4:	68cb      	ldr	r3, [r1, #12]
 800b5e6:	688a      	ldr	r2, [r1, #8]
 800b5e8:	60d3      	str	r3, [r2, #12]
 800b5ea:	609a      	str	r2, [r3, #8]
 800b5ec:	4628      	mov	r0, r5
 800b5ee:	68eb      	ldr	r3, [r5, #12]
 800b5f0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800b5f4:	60d3      	str	r3, [r2, #12]
 800b5f6:	609a      	str	r2, [r3, #8]
 800b5f8:	1f32      	subs	r2, r6, #4
 800b5fa:	2a24      	cmp	r2, #36	; 0x24
 800b5fc:	d842      	bhi.n	800b684 <_realloc_r+0x270>
 800b5fe:	2a13      	cmp	r2, #19
 800b600:	d93e      	bls.n	800b680 <_realloc_r+0x26c>
 800b602:	6823      	ldr	r3, [r4, #0]
 800b604:	60ab      	str	r3, [r5, #8]
 800b606:	6863      	ldr	r3, [r4, #4]
 800b608:	60eb      	str	r3, [r5, #12]
 800b60a:	2a1b      	cmp	r2, #27
 800b60c:	d824      	bhi.n	800b658 <_realloc_r+0x244>
 800b60e:	f105 0010 	add.w	r0, r5, #16
 800b612:	f104 0308 	add.w	r3, r4, #8
 800b616:	681a      	ldr	r2, [r3, #0]
 800b618:	6002      	str	r2, [r0, #0]
 800b61a:	685a      	ldr	r2, [r3, #4]
 800b61c:	6042      	str	r2, [r0, #4]
 800b61e:	689b      	ldr	r3, [r3, #8]
 800b620:	6083      	str	r3, [r0, #8]
 800b622:	46a9      	mov	r9, r5
 800b624:	e757      	b.n	800b4d6 <_realloc_r+0xc2>
 800b626:	4580      	cmp	r8, r0
 800b628:	4607      	mov	r7, r0
 800b62a:	dddf      	ble.n	800b5ec <_realloc_r+0x1d8>
 800b62c:	4611      	mov	r1, r2
 800b62e:	4650      	mov	r0, sl
 800b630:	f7fe fffa 	bl	800a628 <_malloc_r>
 800b634:	4607      	mov	r7, r0
 800b636:	2800      	cmp	r0, #0
 800b638:	d0af      	beq.n	800b59a <_realloc_r+0x186>
 800b63a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b63e:	f023 0301 	bic.w	r3, r3, #1
 800b642:	f1a0 0208 	sub.w	r2, r0, #8
 800b646:	444b      	add	r3, r9
 800b648:	429a      	cmp	r2, r3
 800b64a:	d11f      	bne.n	800b68c <_realloc_r+0x278>
 800b64c:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800b650:	f027 0703 	bic.w	r7, r7, #3
 800b654:	4437      	add	r7, r6
 800b656:	e73e      	b.n	800b4d6 <_realloc_r+0xc2>
 800b658:	68a3      	ldr	r3, [r4, #8]
 800b65a:	612b      	str	r3, [r5, #16]
 800b65c:	68e3      	ldr	r3, [r4, #12]
 800b65e:	616b      	str	r3, [r5, #20]
 800b660:	2a24      	cmp	r2, #36	; 0x24
 800b662:	bf01      	itttt	eq
 800b664:	6923      	ldreq	r3, [r4, #16]
 800b666:	61ab      	streq	r3, [r5, #24]
 800b668:	6962      	ldreq	r2, [r4, #20]
 800b66a:	61ea      	streq	r2, [r5, #28]
 800b66c:	bf19      	ittee	ne
 800b66e:	f105 0018 	addne.w	r0, r5, #24
 800b672:	f104 0310 	addne.w	r3, r4, #16
 800b676:	f105 0020 	addeq.w	r0, r5, #32
 800b67a:	f104 0318 	addeq.w	r3, r4, #24
 800b67e:	e7ca      	b.n	800b616 <_realloc_r+0x202>
 800b680:	4623      	mov	r3, r4
 800b682:	e7c8      	b.n	800b616 <_realloc_r+0x202>
 800b684:	4621      	mov	r1, r4
 800b686:	f7ff fea3 	bl	800b3d0 <memmove>
 800b68a:	e7ca      	b.n	800b622 <_realloc_r+0x20e>
 800b68c:	1f32      	subs	r2, r6, #4
 800b68e:	2a24      	cmp	r2, #36	; 0x24
 800b690:	d82d      	bhi.n	800b6ee <_realloc_r+0x2da>
 800b692:	2a13      	cmp	r2, #19
 800b694:	d928      	bls.n	800b6e8 <_realloc_r+0x2d4>
 800b696:	6823      	ldr	r3, [r4, #0]
 800b698:	6003      	str	r3, [r0, #0]
 800b69a:	6863      	ldr	r3, [r4, #4]
 800b69c:	6043      	str	r3, [r0, #4]
 800b69e:	2a1b      	cmp	r2, #27
 800b6a0:	d80e      	bhi.n	800b6c0 <_realloc_r+0x2ac>
 800b6a2:	f100 0308 	add.w	r3, r0, #8
 800b6a6:	f104 0208 	add.w	r2, r4, #8
 800b6aa:	6811      	ldr	r1, [r2, #0]
 800b6ac:	6019      	str	r1, [r3, #0]
 800b6ae:	6851      	ldr	r1, [r2, #4]
 800b6b0:	6059      	str	r1, [r3, #4]
 800b6b2:	6892      	ldr	r2, [r2, #8]
 800b6b4:	609a      	str	r2, [r3, #8]
 800b6b6:	4621      	mov	r1, r4
 800b6b8:	4650      	mov	r0, sl
 800b6ba:	f7ff fdb9 	bl	800b230 <_free_r>
 800b6be:	e76c      	b.n	800b59a <_realloc_r+0x186>
 800b6c0:	68a3      	ldr	r3, [r4, #8]
 800b6c2:	6083      	str	r3, [r0, #8]
 800b6c4:	68e3      	ldr	r3, [r4, #12]
 800b6c6:	60c3      	str	r3, [r0, #12]
 800b6c8:	2a24      	cmp	r2, #36	; 0x24
 800b6ca:	bf01      	itttt	eq
 800b6cc:	6923      	ldreq	r3, [r4, #16]
 800b6ce:	6103      	streq	r3, [r0, #16]
 800b6d0:	6961      	ldreq	r1, [r4, #20]
 800b6d2:	6141      	streq	r1, [r0, #20]
 800b6d4:	bf19      	ittee	ne
 800b6d6:	f100 0310 	addne.w	r3, r0, #16
 800b6da:	f104 0210 	addne.w	r2, r4, #16
 800b6de:	f100 0318 	addeq.w	r3, r0, #24
 800b6e2:	f104 0218 	addeq.w	r2, r4, #24
 800b6e6:	e7e0      	b.n	800b6aa <_realloc_r+0x296>
 800b6e8:	4603      	mov	r3, r0
 800b6ea:	4622      	mov	r2, r4
 800b6ec:	e7dd      	b.n	800b6aa <_realloc_r+0x296>
 800b6ee:	4621      	mov	r1, r4
 800b6f0:	f7ff fe6e 	bl	800b3d0 <memmove>
 800b6f4:	e7df      	b.n	800b6b6 <_realloc_r+0x2a2>
 800b6f6:	4637      	mov	r7, r6
 800b6f8:	e6ed      	b.n	800b4d6 <_realloc_r+0xc2>
 800b6fa:	f003 0301 	and.w	r3, r3, #1
 800b6fe:	431f      	orrs	r7, r3
 800b700:	f8c9 7004 	str.w	r7, [r9, #4]
 800b704:	6853      	ldr	r3, [r2, #4]
 800b706:	f043 0301 	orr.w	r3, r3, #1
 800b70a:	6053      	str	r3, [r2, #4]
 800b70c:	e6ff      	b.n	800b50e <_realloc_r+0xfa>
 800b70e:	bf00      	nop
 800b710:	200001d0 	.word	0x200001d0

0800b714 <__ascii_wctomb>:
 800b714:	b149      	cbz	r1, 800b72a <__ascii_wctomb+0x16>
 800b716:	2aff      	cmp	r2, #255	; 0xff
 800b718:	bf85      	ittet	hi
 800b71a:	238a      	movhi	r3, #138	; 0x8a
 800b71c:	6003      	strhi	r3, [r0, #0]
 800b71e:	700a      	strbls	r2, [r1, #0]
 800b720:	f04f 30ff 	movhi.w	r0, #4294967295
 800b724:	bf98      	it	ls
 800b726:	2001      	movls	r0, #1
 800b728:	4770      	bx	lr
 800b72a:	4608      	mov	r0, r1
 800b72c:	4770      	bx	lr
	...

0800b730 <_sbrk>:
 800b730:	4b04      	ldr	r3, [pc, #16]	; (800b744 <_sbrk+0x14>)
 800b732:	6819      	ldr	r1, [r3, #0]
 800b734:	4602      	mov	r2, r0
 800b736:	b909      	cbnz	r1, 800b73c <_sbrk+0xc>
 800b738:	4903      	ldr	r1, [pc, #12]	; (800b748 <_sbrk+0x18>)
 800b73a:	6019      	str	r1, [r3, #0]
 800b73c:	6818      	ldr	r0, [r3, #0]
 800b73e:	4402      	add	r2, r0
 800b740:	601a      	str	r2, [r3, #0]
 800b742:	4770      	bx	lr
 800b744:	20000a34 	.word	0x20000a34
 800b748:	20000df4 	.word	0x20000df4

0800b74c <_init>:
 800b74c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b74e:	bf00      	nop
 800b750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b752:	bc08      	pop	{r3}
 800b754:	469e      	mov	lr, r3
 800b756:	4770      	bx	lr

0800b758 <_fini>:
 800b758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b75a:	bf00      	nop
 800b75c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b75e:	bc08      	pop	{r3}
 800b760:	469e      	mov	lr, r3
 800b762:	4770      	bx	lr
