library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
USE ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity datapath is

	port (
		
		
	);

end datapath;

architecture behavioral of datapath is
	
	component register_file is

		port (
			data : inout std_logic_vector(15 downto 0);
			addr : in std_logic_vector(3 downto 0);

			reset : in std_logic;
			clk : in std_logic;

			read_enabled   : in std_logic;
			write_enabled : in std_logic
		);

	end component;
	
	
	signal system_bus : std_logic_vector(15 downto 0);
	
begin
	
	
end behavioral;
