# MIPS-Fpga
## Implementation of a Microprocessor without Interlocked Pipelined Stages (MIPS) Architecture using VHDL on Basys3

### Implemented MIPS Architecture
![image](https://github.com/rhythmpatel12/MIPS-Fpga/assets/77693221/3482f024-30b8-434f-8fee-41ad73273dd9)

### Test Bench Results
![image](https://github.com/rhythmpatel12/MIPS-Fpga/assets/77693221/024cdff5-cb7a-45e6-9d93-4426adc31358)
