diff --git a/.vscode/settings.json b/.vscode/settings.json
new file mode 100644
index 000000000..27d2c09a8
--- /dev/null
+++ b/.vscode/settings.json
@@ -0,0 +1,50 @@
+{
+    "files.associations": {
+        "runtime_svc.h": "c",
+        "mmio.h": "c",
+        "sorhta.h": "c",
+        "spinlock.h": "c",
+        "platform_def.h": "c",
+        "s32cc_xrdc.h": "c",
+        "s32cc_bl_common.h": "c",
+        "s32cc_platform_def.h": "c",
+        "s32gen1-clock.h": "c",
+        "debugfs.h": "c",
+        "linflex.h": "c",
+        "platform.h": "c",
+        "common_def.h": "c",
+        "stdint.h": "c",
+        "compile.h": "c",
+        "s32cc_xrdc_ip.h": "c",
+        "s32cc_xrdc_ip_cfg.h": "c",
+        "s32cc_xrdc_ip_types.h": "c",
+        "s32cc_xrdc_ip_device_registers.h": "c",
+        "s32cc_xrdc_ip_cfg_defines.h": "c",
+        "s32cc_storage.h": "c",
+        "s32g3_platform_def.h": "c",
+        "interrupt_props.h": "c",
+        "gicv3.h": "c",
+        "gic_common.h": "c",
+        "gicv3_private.h": "c",
+        "gic_common_private.h": "c",
+        "interrupt_mgmt.h": "c",
+        "s32cc_interrupt_mgmt.h": "c",
+        "utils_def.h": "c",
+        "arch_helpers.h": "c",
+        "sdei.h": "c",
+        "teesmc_opteed.h": "c",
+        "atomic": "c",
+        "array": "c",
+        "chrono": "c",
+        "compare": "c",
+        "functional": "c",
+        "ratio": "c",
+        "tuple": "c",
+        "type_traits": "c",
+        "utility": "c",
+        "variant": "c",
+        "istream": "c",
+        "ostream": "c",
+        "ranges": "c"
+    }
+}
\ No newline at end of file
diff --git a/bl1/aarch32/bl1_context_mgmt.c b/bl1/aarch32/bl1_context_mgmt.c
index 85d35a72b..72732082a 100644
--- a/bl1/aarch32/bl1_context_mgmt.c
+++ b/bl1/aarch32/bl1_context_mgmt.c
@@ -106,6 +106,7 @@ void bl1_prepare_next_image(unsigned int image_id)
 	image_desc_t *desc;
 	entry_point_info_t *next_bl_ep;
 
+	INFO("Prepare next Image: %u\n", image_id);
 	/* Get the image descriptor. */
 	desc = bl1_plat_get_image_desc(image_id);
 	assert(desc != NULL);
diff --git a/bl1/aarch64/bl1_context_mgmt.c b/bl1/aarch64/bl1_context_mgmt.c
index b9a7e5ba6..b4a37f0d4 100644
--- a/bl1/aarch64/bl1_context_mgmt.c
+++ b/bl1/aarch64/bl1_context_mgmt.c
@@ -72,6 +72,7 @@ void bl1_prepare_next_image(unsigned int image_id)
 void bl1_prepare_next_image(unsigned int image_id)
 {
 
+	// @kayondo: should we check the cpu core from here? ==> seems no.
 	/*
 	 * Following array will be used for context management.
 	 * There are 2 instances, for the Secure and Non-Secure contexts.
diff --git a/bl2/bl2_image_load_v2.c b/bl2/bl2_image_load_v2.c
index dee3fc2d3..924347139 100644
--- a/bl2/bl2_image_load_v2.c
+++ b/bl2/bl2_image_load_v2.c
@@ -88,6 +88,7 @@ struct entry_point_info *bl2_load_images(void)
 		bl2_node_info = bl2_node_info->next_load_info;
 	}
 
+	INFO("Done loading Images BL2: Loading image id\n");
 	/*
 	 * Get information to pass to the next image.
 	 */
@@ -105,6 +106,6 @@ struct entry_point_info *bl2_load_images(void)
 
 	/* Flush the parameters to be passed to next image */
 	plat_flush_next_bl_params();
-
+	INFO("BL2: next bl params: %u\n", bl2_to_next_bl_params->head->image_id);
 	return bl2_to_next_bl_params->head->ep_info;
 }
diff --git a/bl2/bl2_main.c b/bl2/bl2_main.c
index 923a554fb..98c75ec2f 100644
--- a/bl2/bl2_main.c
+++ b/bl2/bl2_main.c
@@ -142,6 +142,7 @@ void bl2_main(void)
 
 	console_flush();
 
+	INFO("BL2: Next image to smc %u\n", next_bl_ep_info->pc);
 	/*
 	 * Run next BL image via an SMC to BL1. Information on how to pass
 	 * control to the BL32 (if present) and BL33 software images will
@@ -149,7 +150,7 @@ void bl2_main(void)
 	 */
 	smc(BL1_SMC_RUN_IMAGE, (unsigned long)next_bl_ep_info, 0, 0, 0, 0, 0, 0);
 #else /* if BL2_RUNS_AT_EL3 */
-
+	NOTICE("BL2: Next image not to smc %u\n", (uint32_t)next_bl_ep_info->pc);
 	NOTICE("BL2: Booting " NEXT_IMAGE "\n");
 	print_entry_point_info(next_bl_ep_info);
 #if ENABLE_RUNTIME_INSTRUMENTATION
diff --git a/fdts/s32g3.dtsi b/fdts/s32g3.dtsi
index a41e2008e..0031e4bd2 100644
--- a/fdts/s32g3.dtsi
+++ b/fdts/s32g3.dtsi
@@ -127,10 +127,6 @@
 					cpu = <&cpu0>;
 				};
 
-				core1 {
-					cpu = <&cpu1>;
-				};
-
 				core2 {
 					cpu = <&cpu2>;
 				};
diff --git a/include/export/common/tbbr/tbbr_img_def_exp.h b/include/export/common/tbbr/tbbr_img_def_exp.h
index ce17b4afb..5e9adda99 100644
--- a/include/export/common/tbbr/tbbr_img_def_exp.h
+++ b/include/export/common/tbbr/tbbr_img_def_exp.h
@@ -116,7 +116,10 @@
 /* Platform Key Certificate ID */
 #define PLAT_KEY_CERT_ID		U(38)
 
+/*@kymartin SORHTA FreeRTOS */
+#define SORHTA_FREERTOS_ID      U(39)
+
 /* Max Images */
-#define MAX_IMAGE_IDS			U(39)
+#define MAX_IMAGE_IDS			U(40)
 
 #endif /* ARM_TRUSTED_FIRMWARE_EXPORT_COMMON_TBBR_TBBR_IMG_DEF_EXP_H */
diff --git a/lib/psci/psci_main.c b/lib/psci/psci_main.c
index a01553128..fd06f0f89 100644
--- a/lib/psci/psci_main.c
+++ b/lib/psci/psci_main.c
@@ -21,6 +21,7 @@
 /*******************************************************************************
  * PSCI frontend api for servicing SMCs. Described in the PSCI spec.
  ******************************************************************************/
+//@kymartin: note ==> call this for custom OS
 int psci_cpu_on(u_register_t target_cpu,
 		uintptr_t entrypoint,
 		u_register_t context_id)
@@ -28,6 +29,8 @@ int psci_cpu_on(u_register_t target_cpu,
 {
 	int rc;
 	entry_point_info_t ep;
+	// uintptr_t saved_entrypoint;
+	// u_register_t saved_context_id;
 
 	/* Validate the target CPU */
 	if (!is_valid_mpidr(target_cpu))
diff --git a/plat/arm/common/arm_image_load.c b/plat/arm/common/arm_image_load.c
index c411c6cbb..82a50a7bd 100644
--- a/plat/arm/common/arm_image_load.c
+++ b/plat/arm/common/arm_image_load.c
@@ -103,7 +103,8 @@ struct bl_params *arm_get_next_bl_params(void)
 	next_bl_params_cpy_ptr =
 		(bl_params_t *)(ARM_BL2_MEM_DESC_BASE +
 		(bl_mem_params_desc_num * sizeof(bl_mem_params_node_t)));
-
+	
+	INFO("Num bl_mem_params_desc: %u\n", bl_mem_params_desc_num);
 	/*
 	 * Copy the memory descriptors to ARM_BL2_MEM_DESC_BASE area.
 	 */
diff --git a/plat/nxp/s32/s32cc/include/s32cc_platform_def.h b/plat/nxp/s32/s32cc/include/s32cc_platform_def.h
index 0e7f4d908..724bbdb42 100644
--- a/plat/nxp/s32/s32cc/include/s32cc_platform_def.h
+++ b/plat/nxp/s32/s32cc/include/s32cc_platform_def.h
@@ -80,8 +80,10 @@
 #define PLAT_GICD_BASE		S32GEN1_GIC_BASE
 /* SGI to use for kicking the secondary cores out of wfi */
 #define S32_SECONDARY_WAKE_SGI	15
+/* SGI to use for notifying the secondary cores of CAN message arrival */
+#define S32_SECONDARY_SORHTA_CAN_SGI	7
 /* Used for SCP notifications */
-#define S32CC_MAX_IRQ_NUM		10
+#define S32CC_MAX_IRQ_NUM		(10 + 2)
 
 #define S32_SRAM_BASE		0x34000000
 #define S32_SRAM_END		(S32_SRAM_BASE + S32_SRAM_SIZE)
@@ -109,6 +111,10 @@
 #define S32_BL33_IMAGE_BASE	    (BL33_ENTRYPOINT)
 #define S32_BL33_LIMIT	        (S32_DDR0_END)
 
+/*@kymartin*/
+#define SORHTA_FREERTOS_ENTRYPOINT	(0xE0000000)
+#define SORHTA_FREERTOS_IMAGE_BASE	(SORHTA_FREERTOS_ENTRYPOINT)		
+
 #define S32_PMEM_END		(BL33_BASE - 1)
 #define S32_PMEM_LEN		(2 * SIZE_1M)	/* conservatively allow 2MB */
 #define S32_PMEM_START		(S32_PMEM_END - S32_PMEM_LEN + 1)
@@ -168,9 +174,99 @@
 #endif /* S32_PLATFORM_OSPM_SCMI_MEM */
 #define S32_OSPM_SCMI_MEM_SIZE	(0x80U)
 
+#define S32_XRDC0_BASE		(0x401A4000ul)
+#define S32_XRDC1_BASE		(0x44004000ul)
+#define S32_XRDC_SIZE		(0x4000)
+
+#define S32_XRDC_CR			(S32_XRDC0_BASE + 0x0000)
+#define S32_XRDC_CR_GVLD_MASK	BIT(0)
+
+#define S32_XRDC_HWCFG0                  (  S32_XRDC0_BASE + 0x0010)
+#define S32_XRDC_MDACFG(n)               (  S32_XRDC0_BASE + 0x0100 + ((n) * 4))
+#define S32_XRDC_MRCFG(n)                (  S32_XRDC0_BASE + 0x0140 + ((n) * 4))
+#define S32_XRDC_DERRLOC(n)              (  S32_XRDC0_BASE + 0x0180 + ((n) * 4))
+#define S32_XRDC_DERCR                   (  S32_XRDC0_BASE + 0x01C0)
+
+
+/* Domain assignment registers for each master */
+#define S32_XRDC_MDA_W_DFMT0             0x80000000U
+#define S32_XRDC_MDA_W_DID_SHIFT         0
+#define S32_XRDC_MDA_W_DID_MASK          (0xFU << S32_XRDC_MDA_W_DID_SHIFT)
+#define S32_XRDC_MDA_W_DIDS_SHIFT        8
+#define S32_XRDC_MDA_W_DIDS_MASK         (0xFU << S32_XRDC_MDA_W_DIDS_SHIFT)
+#define S32_XRDC_MDA_W_PE_SHIFT          29
+#define S32_XRDC_MDA_W_PE_MASK           (0x1U << S32_XRDC_MDA_W_PE_SHIFT)
+#define S32_XRDC_MDA_W_PIDM_SHIFT        16
+#define S32_XRDC_MDA_W_PIDM_MASK         (0xFFU << S32_XRDC_MDA_W_PIDM_SHIFT)
+#define S32_XRDC_MDA_W_PID_SHIFT         16
+#define S32_XRDC_MDA_W_PID_MASK          (0xFFU << S32_XRDC_MDA_W_PID_SHIFT)
+
+/* Master IDs */
+#define S32_XRDC_MASTER_CA53_0_CORE_0    0  /* Cortex-A53 Cluster 0, Core 0 */
+#define S32_XRDC_MASTER_CA53_0_CORE_1    1  /* Cortex-A53 Cluster 0, Core 1 */
+#define S32_XRDC_MASTER_CA53_0_CORE_2    2  /* Cortex-A53 Cluster 0, Core 2 */
+#define S32_XRDC_MASTER_CA53_0_CORE_3    3  /* Cortex-A53 Cluster 0, Core 3 */
+
+/* Domain IDs */
+#define S32_XRDC_DOMAIN_LINUX            0  /* Domain for Linux kernel */
+#define S32_XRDC_DOMAIN_MICROKERNEL      1  /* Domain for microkernel */
+#define S32_XRDC_DOMAIN_SECURE           2  /* Domain for secure operations */
+
+/**
+ * S32G S32_XRDC Memory Region Descriptor (MRD) registers
+ */
+#define S32_XRDC_MRD_W_BASEADDR_SHIFT    16
+#define S32_XRDC_MRD_W_BASEADDR_MASK     (0xFFFFU << S32_XRDC_MRD_W_BASEADDR_SHIFT)
+#define S32_XRDC_MRD_W_ENDADDR_SHIFT     0
+#define S32_XRDC_MRD_W_ENDADDR_MASK      (0xFFFFU << S32_XRDC_MRD_W_ENDADDR_SHIFT)
+#define S32_XRDC_MRD_W_VALID             BIT(0)
+
+#define S32_XRDC_MRGD_W_SRTADDR(w)       (S32_XRDC0_BASE + 0x800 + ((w) * 0x20))
+#define S32_XRDC_MRGD_W_ENDADDR(w)       (S32_XRDC0_BASE + 0x804 + ((w) * 0x20))
+#define S32_XRDC_MRGD_W_D0ACP(w)         (S32_XRDC0_BASE + 0x808 + ((w) * 0x20))
+#define S32_XRDC_MRGD_W_D1ACP(w)         (S32_XRDC0_BASE + 0x80C + ((w) * 0x20))
+#define S32_XRDC_MRGD_W_D2ACP(w)         (S32_XRDC0_BASE + 0x810 + ((w) * 0x20))
+#define S32_XRDC_MRGD_W_D3ACP(w)         (S32_XRDC0_BASE + 0x814 + ((w) * 0x20))
+
+/* Memory Region Access Control Permissions */
+#define S32_XRDC_MRGD_W_DnACP_LREAD      BIT(0)
+#define S32_XRDC_MRGD_W_DnACP_LWRITE     BIT(1)
+#define S32_XRDC_MRGD_W_DnACP_LRWAX      (BIT(0) | BIT(1))
+#define S32_XRDC_MRGD_W_DnACP_SREAD      BIT(2)
+#define S32_XRDC_MRGD_W_DnACP_SWRITE     BIT(3)
+#define S32_XRDC_MRGD_W_DnACP_SRWAX      (BIT(2) | BIT(3))
+
+/* Peripheral Access Control (PAC) registers */
+#define S32_XRDC_PDAC_W_NAMESPACE_SHIFT  16
+#define S32_XRDC_PDAC_W_NAMESPACE_MASK   (0xFU << S32_XRDC_PDAC_W_NAMESPACE_SHIFT)
+#define S32_XRDC_PDAC_W_DACP_SHIFT       0
+#define S32_XRDC_PDAC_W_DACP_MASK        (0xFFU << S32_XRDC_PDAC_W_DACP_SHIFT)
+#define S32_XRDC_PDAC_W_VALID            BIT(31)
+
+#define S32_XRDC_PDAC_SLOT(p, sp)        (S32_XRDC0_BASE + 0x1000 + ((p) * 0x100) + ((sp) * 4))
+
+/* Peripheral Access Control Permissions */
+#define S32_XRDC_PDAC_DACP_D0_READ       BIT(0)
+#define S32_XRDC_PDAC_DACP_D0_WRITE      BIT(1)
+#define S32_XRDC_PDAC_DACP_D1_READ       BIT(2)
+#define S32_XRDC_PDAC_DACP_D1_WRITE      BIT(3)
+#define S32_XRDC_PDAC_DACP_D2_READ       BIT(4)
+#define S32_XRDC_PDAC_DACP_D2_WRITE      BIT(5)
+#define S32_XRDC_PDAC_DACP_D3_READ       BIT(6)
+#define S32_XRDC_PDAC_DACP_D3_WRITE      BIT(7)
+
+
 #define S32_QSPI_BASE		(0x40134000ul)
 #define S32_QSPI_SIZE		(0x1000)
 
+#define S32_FLEXCAN0_BASE	(0x401B4000ul)
+#define S32_FLEXCAN1_BASE	(0x401BE000ul)
+#define S32_FLEXCAN_SIZE	(0xA000ul)
+
+#define S32_SORHTA_SHADOW_BUFF	(0xE0000000ul)
+#define S32_SORHTA_SHADOW_BUFF_SIZE	(0x3000000ul)
+
+
 #define S32_FLASH_BASE		(0x0)
 
 #define USDHC_BASE_ADDR		(0x402f0000ull)
diff --git a/plat/nxp/s32/s32cc/include/s32cc_xrdc.h b/plat/nxp/s32/s32cc/include/s32cc_xrdc.h
new file mode 100644
index 000000000..0cc1e1927
--- /dev/null
+++ b/plat/nxp/s32/s32cc/include/s32cc_xrdc.h
@@ -0,0 +1,1091 @@
+/*
+** ###################################################################
+**     Processor:           S32G399A_M7
+**     Compiler:            Keil ARM C/C++ Compiler
+**     Reference manual:    S32G3xx RM Rev.4
+**     Version:             rev. 3.0, 2024-03-20
+**     Build:               b240320
+**
+**     Abstract:
+**         Peripheral Access Layer for S32G399A_M7
+**
+**     Copyright 1997-2016 Freescale Semiconductor, Inc.
+**     Copyright 2016-2024 NXP
+**
+**     NXP Confidential and Proprietary. This software is owned or controlled
+**     by NXP and may only be used strictly in accordance with the applicable
+**     license terms. By expressly accepting such terms or by downloading,
+**     installing, activating and/or otherwise using the software, you are
+**     agreeing that you have read, and that you agree to comply with and are
+**     bound by, such license terms. If you do not agree to be bound by the
+**     applicable license terms, then you may not retain, install, activate
+**     or otherwise use the software.
+**
+**     http:                 www.nxp.com
+**     mail:                 support@nxp.com
+**
+** ###################################################################
+*/
+
+/*!
+ * @file S32G399A_XRDC.h
+ * @version 3.0
+ * @date 2024-03-20
+ * @brief Peripheral Access Layer for S32G399A_XRDC
+ *
+ * This file contains register definitions and macros for easy access to their
+ * bit fields.
+ *
+ * This file assumes LITTLE endian system.
+ */
+
+/**
+* @page misra_violations MISRA-C:2012 violations
+*
+* @section [global]
+* Violates MISRA 2012 Advisory Rule 2.3, local typedef not referenced
+* The SoC header defines typedef for all modules.
+*
+* @section [global]
+* Violates MISRA 2012 Advisory Rule 2.5, local macro not referenced
+* The SoC header defines macros for all modules and registers.
+*
+* @section [global]
+* Violates MISRA 2012 Advisory Directive 4.9, Function-like macro
+* These are generated macros used for accessing the bit-fields from registers.
+*
+* @section [global]
+* Violates MISRA 2012 Required Rule 5.1, identifier clash
+* The supported compilers use more than 31 significant characters for identifiers.
+*
+* @section [global]
+* Violates MISRA 2012 Required Rule 5.2, identifier clash
+* The supported compilers use more than 31 significant characters for identifiers.
+*
+* @section [global]
+* Violates MISRA 2012 Required Rule 5.4, identifier clash
+* The supported compilers use more than 31 significant characters for identifiers.
+*
+* @section [global]
+* Violates MISRA 2012 Required Rule 5.5, identifier clash
+* The supported compilers use more than 31 significant characters for identifiers.
+*
+* @section [global]
+* Violates MISRA 2012 Required Rule 21.1, defined macro '__I' is reserved to the compiler
+* This type qualifier is needed to ensure correct I/O access and addressing.
+*/
+
+/* Prevention from multiple including the same memory map */
+#if !defined(S32G399A_XRDC_H_)  /* Check if memory map has not been already included */
+#define S32G399A_XRDC_H_
+
+#include <stdint.h>
+#include <s32cc_platform_def.h>
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+*   IO Type Qualifiers are used
+*   \li to specify the access to peripheral variables.
+*   \li for automatic generation of peripheral register debug information.
+*/
+#ifndef __IO
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions                 */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions                */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions              */
+#endif
+
+
+typedef uint32_t uint32;
+typedef uint64_t uint64;
+typedef uint8_t  uint8;
+
+
+#define NULL_PTR    NULL
+
+
+/* ----------------------------------------------------------------------------
+   -- XRDC Peripheral Access Layer
+   ---------------------------------------------------------------------------- */
+
+/*!
+ * @addtogroup XRDC_Peripheral_Access_Layer XRDC Peripheral Access Layer
+ * @{
+ */
+
+/** XRDC - Size of Registers Arrays */
+#define XRDC_MDAC_COUNT                           8u
+#define XRDC_MRC_COUNT                            6u
+#define XRDC_DERRLOC_COUNT                        16u
+#define XRDC_DERRW0_COUNT                         17u
+#define XRDC_PDAC_SLOT_COUNT                      1u
+#define XRDC_PDAC_SLOT_PDACN_COUNT                16u
+#define XRDC_MRCN_COUNT                           6u
+#define XRDC_MRCN_MRGDN_COUNT                     16u
+
+/** XRDC - Register Layout Typedef */
+typedef struct {
+  __IO uint32_t CR;                                /**< Control, offset: 0x0 */
+  uint8_t RESERVED_0[236];
+  __I  uint32_t HWCFG0;                            /**< Hardware Configuration 0, offset: 0xF0 */
+  __I  uint32_t HWCFG1;                            /**< Hardware Configuration 1, offset: 0xF4 */
+  __I  uint32_t HWCFG2;                            /**< Hardware Configuration 2, offset: 0xF8 */
+  uint8_t RESERVED_1[4];
+  __I  uint8_t MDACFG[XRDC_MDAC_COUNT];            /**< Master Domain Assignment Configuration, array offset: 0x100, array step: 0x1 */
+  uint8_t RESERVED_2[56];
+  __I  uint8_t MRCFG[XRDC_MRC_COUNT];              /**< Memory Region Configuration, array offset: 0x140, array step: 0x1 */
+  uint8_t RESERVED_3[186];
+  __I  uint32_t DERRLOC[XRDC_DERRLOC_COUNT];       /**< Domain Error Location, array offset: 0x200, array step: 0x4 */
+  uint8_t RESERVED_4[448];
+  struct XRDC_DERRW0 {                             /* offset: 0x400, array step: 0x10 */
+    __I  uint32_t DERR_W0;                           /**< Domain Error Word 0, array offset: 0x400, array step: 0x10, valid indices: [0-5, 16] */
+    __I  uint32_t DERR_W1;                           /**< Domain Error Word 1, array offset: 0x404, array step: 0x10, valid indices: [0-5, 16] */
+    __I  uint32_t DERR_W2;                           /**< Domain Error Word 2, array offset: 0x408, array step: 0x10, valid indices: [0-5, 16] */
+    __O  uint32_t DERR_W3;                           /**< Domain Error Word 3, array offset: 0x40C, array step: 0x10, valid indices: [0-5, 16] */
+  } DERRW0[XRDC_DERRW0_COUNT];
+  uint8_t RESERVED_5[752];
+  __IO uint32_t MDA_W0_0_DFMT1;                    /**< Master Domain Assignment, offset: 0x800 */
+  uint8_t RESERVED_6[28];
+  __IO uint32_t MDA_W0_1_DFMT1;                    /**< Master Domain Assignment, offset: 0x820 */
+  uint8_t RESERVED_7[28];
+  __IO uint32_t MDA_W0_2_DFMT1;                    /**< Master Domain Assignment, offset: 0x840 */
+  uint8_t RESERVED_8[28];
+  __IO uint32_t MDA_W0_3_DFMT1;                    /**< Master Domain Assignment, offset: 0x860 */
+  uint8_t RESERVED_9[28];
+  __IO uint32_t MDA_W0_4_DFMT1;                    /**< Master Domain Assignment, offset: 0x880 */
+  uint8_t RESERVED_10[28];
+  __IO uint32_t MDA_W0_5_DFMT1;                    /**< Master Domain Assignment, offset: 0x8A0 */
+  uint8_t RESERVED_11[28];
+  __IO uint32_t MDA_W0_6_DFMT1;                    /**< Master Domain Assignment, offset: 0x8C0 */
+  uint8_t RESERVED_12[28];
+  __IO uint32_t MDA_W0_7_DFMT1;                    /**< Master Domain Assignment, offset: 0x8E0 */
+  uint8_t RESERVED_13[1820];
+  struct XRDC_PDACN {                              /* offset: 0x1000, array step: index*0x80, index2*0x8 */
+    __IO uint32_t PDAC_W0;                           /**< Peripheral Domain Access Control Word 0, array offset: 0x1000, array step: index*0x80, index2*0x8 */
+    __IO uint32_t PDAC_W1;                           /**< Peripheral Domain Access Control Word 1, array offset: 0x1004, array step: index*0x80, index2*0x8 */
+  } PDACN[XRDC_PDAC_SLOT_COUNT][XRDC_PDAC_SLOT_PDACN_COUNT];
+  uint8_t RESERVED_14[3968];
+  struct XRDC_MRGDN {                              /* offset: 0x2000, array step: index*0x200, index2*0x20 */
+    __IO uint32_t XRDC_MRGD_W0;                      /**< Memory Region Descriptor Word 0, array offset: 0x2000, array step: index*0x200, index2*0x20, valid indices: [0][0-3], [1][0-3], [2][0-15], [3][0-3], [4][0-7], [5][0-3] */
+    __IO uint32_t XRDC_MRGD_W1;                      /**< Memory Region Descriptor Word 1, array offset: 0x2004, array step: index*0x200, index2*0x20, valid indices: [0][0-3], [1][0-3], [2][0-15], [3][0-3], [4][0-7], [5][0-3] */
+    __IO uint32_t XRDC_MRGD_W2;                      /**< Memory Region Descriptor Word 2, array offset: 0x2008, array step: index*0x200, index2*0x20, valid indices: [0][0-3], [1][0-3], [2][0-15], [3][0-3], [4][0-7], [5][0-3] */
+    __IO uint32_t XRDC_MRGD_W3;                      /**< Memory Region Descriptor Word 3, array offset: 0x200C, array step: index*0x200, index2*0x20, valid indices: [0][0-3], [1][0-3], [2][0-15], [3][0-3], [4][0-7], [5][0-3] */
+    uint8_t RESERVED_0[16];
+  } MRGDN[XRDC_MRCN_COUNT][XRDC_MRCN_MRGDN_COUNT];
+} XRDC_Type, *XRDC_MemMapPtr;
+
+/** Number of instances of the XRDC module. */
+#define XRDC_INSTANCE_COUNT                      (1u)
+
+/* XRDC - Peripheral instance base addresses */
+/** Peripheral XRDC_1 base address */
+#define IP_XRDC_1_BASE                           (0x44004000u)
+/** Peripheral XRDC_1 base pointer */
+#define IP_XRDC_1                                ((XRDC_Type *)IP_XRDC_1_BASE)
+/** Array initializer of XRDC peripheral base addresses */
+#define IP_XRDC_BASE_ADDRS                       { IP_XRDC_1_BASE }
+/** Array initializer of XRDC peripheral base pointers */
+#define IP_XRDC_BASE_PTRS                        { IP_XRDC_1 }
+
+/* ----------------------------------------------------------------------------
+   -- XRDC Register Masks
+   ---------------------------------------------------------------------------- */
+
+/*!
+ * @addtogroup XRDC_Register_Masks XRDC Register Masks
+ * @{
+ */
+
+/*! @name CR - Control */
+/*! @{ */
+
+#define XRDC_CR_GVLD_MASK                        (0x1U)
+#define XRDC_CR_GVLD_SHIFT                       (0U)
+#define XRDC_CR_GVLD_WIDTH                       (1U)
+#define XRDC_CR_GVLD(x)                          (((uint32_t)(((uint32_t)(x)) << XRDC_CR_GVLD_SHIFT)) & XRDC_CR_GVLD_MASK)
+
+#define XRDC_CR_HRL_MASK                         (0x1EU)
+#define XRDC_CR_HRL_SHIFT                        (1U)
+#define XRDC_CR_HRL_WIDTH                        (4U)
+#define XRDC_CR_HRL(x)                           (((uint32_t)(((uint32_t)(x)) << XRDC_CR_HRL_SHIFT)) & XRDC_CR_HRL_MASK)
+
+#define XRDC_CR_MRF_MASK                         (0x80U)
+#define XRDC_CR_MRF_SHIFT                        (7U)
+#define XRDC_CR_MRF_WIDTH                        (1U)
+#define XRDC_CR_MRF(x)                           (((uint32_t)(((uint32_t)(x)) << XRDC_CR_MRF_SHIFT)) & XRDC_CR_MRF_MASK)
+
+#define XRDC_CR_VAW_MASK                         (0x100U)
+#define XRDC_CR_VAW_SHIFT                        (8U)
+#define XRDC_CR_VAW_WIDTH                        (1U)
+#define XRDC_CR_VAW(x)                           (((uint32_t)(((uint32_t)(x)) << XRDC_CR_VAW_SHIFT)) & XRDC_CR_VAW_MASK)
+
+#define XRDC_CR_LK1_MASK                         (0x40000000U)
+#define XRDC_CR_LK1_SHIFT                        (30U)
+#define XRDC_CR_LK1_WIDTH                        (1U)
+#define XRDC_CR_LK1(x)                           (((uint32_t)(((uint32_t)(x)) << XRDC_CR_LK1_SHIFT)) & XRDC_CR_LK1_MASK)
+/*! @} */
+
+/*! @name HWCFG0 - Hardware Configuration 0 */
+/*! @{ */
+
+#define XRDC_HWCFG0_NDID_MASK                    (0xFFU)
+#define XRDC_HWCFG0_NDID_SHIFT                   (0U)
+#define XRDC_HWCFG0_NDID_WIDTH                   (8U)
+#define XRDC_HWCFG0_NDID(x)                      (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG0_NDID_SHIFT)) & XRDC_HWCFG0_NDID_MASK)
+
+#define XRDC_HWCFG0_NMSTR_MASK                   (0xFF00U)
+#define XRDC_HWCFG0_NMSTR_SHIFT                  (8U)
+#define XRDC_HWCFG0_NMSTR_WIDTH                  (8U)
+#define XRDC_HWCFG0_NMSTR(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG0_NMSTR_SHIFT)) & XRDC_HWCFG0_NMSTR_MASK)
+
+#define XRDC_HWCFG0_NMRC_MASK                    (0xFF0000U)
+#define XRDC_HWCFG0_NMRC_SHIFT                   (16U)
+#define XRDC_HWCFG0_NMRC_WIDTH                   (8U)
+#define XRDC_HWCFG0_NMRC(x)                      (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG0_NMRC_SHIFT)) & XRDC_HWCFG0_NMRC_MASK)
+
+#define XRDC_HWCFG0_NPAC_MASK                    (0xF000000U)
+#define XRDC_HWCFG0_NPAC_SHIFT                   (24U)
+#define XRDC_HWCFG0_NPAC_WIDTH                   (4U)
+#define XRDC_HWCFG0_NPAC(x)                      (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG0_NPAC_SHIFT)) & XRDC_HWCFG0_NPAC_MASK)
+
+#define XRDC_HWCFG0_MID_MASK                     (0xF0000000U)
+#define XRDC_HWCFG0_MID_SHIFT                    (28U)
+#define XRDC_HWCFG0_MID_WIDTH                    (4U)
+#define XRDC_HWCFG0_MID(x)                       (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG0_MID_SHIFT)) & XRDC_HWCFG0_MID_MASK)
+/*! @} */
+
+/*! @name HWCFG1 - Hardware Configuration 1 */
+/*! @{ */
+
+#define XRDC_HWCFG1_DID_MASK                     (0xFU)
+#define XRDC_HWCFG1_DID_SHIFT                    (0U)
+#define XRDC_HWCFG1_DID_WIDTH                    (4U)
+#define XRDC_HWCFG1_DID(x)                       (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG1_DID_SHIFT)) & XRDC_HWCFG1_DID_MASK)
+/*! @} */
+
+/*! @name HWCFG2 - Hardware Configuration 2 */
+/*! @{ */
+
+#define XRDC_HWCFG2_PIDP0_MASK                   (0x1U)
+#define XRDC_HWCFG2_PIDP0_SHIFT                  (0U)
+#define XRDC_HWCFG2_PIDP0_WIDTH                  (1U)
+#define XRDC_HWCFG2_PIDP0(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP0_SHIFT)) & XRDC_HWCFG2_PIDP0_MASK)
+
+#define XRDC_HWCFG2_PIDP1_MASK                   (0x2U)
+#define XRDC_HWCFG2_PIDP1_SHIFT                  (1U)
+#define XRDC_HWCFG2_PIDP1_WIDTH                  (1U)
+#define XRDC_HWCFG2_PIDP1(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP1_SHIFT)) & XRDC_HWCFG2_PIDP1_MASK)
+
+#define XRDC_HWCFG2_PIDP2_MASK                   (0x4U)
+#define XRDC_HWCFG2_PIDP2_SHIFT                  (2U)
+#define XRDC_HWCFG2_PIDP2_WIDTH                  (1U)
+#define XRDC_HWCFG2_PIDP2(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP2_SHIFT)) & XRDC_HWCFG2_PIDP2_MASK)
+
+#define XRDC_HWCFG2_PIDP3_MASK                   (0x8U)
+#define XRDC_HWCFG2_PIDP3_SHIFT                  (3U)
+#define XRDC_HWCFG2_PIDP3_WIDTH                  (1U)
+#define XRDC_HWCFG2_PIDP3(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP3_SHIFT)) & XRDC_HWCFG2_PIDP3_MASK)
+
+#define XRDC_HWCFG2_PIDP4_MASK                   (0x10U)
+#define XRDC_HWCFG2_PIDP4_SHIFT                  (4U)
+#define XRDC_HWCFG2_PIDP4_WIDTH                  (1U)
+#define XRDC_HWCFG2_PIDP4(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP4_SHIFT)) & XRDC_HWCFG2_PIDP4_MASK)
+
+#define XRDC_HWCFG2_PIDP5_MASK                   (0x20U)
+#define XRDC_HWCFG2_PIDP5_SHIFT                  (5U)
+#define XRDC_HWCFG2_PIDP5_WIDTH                  (1U)
+#define XRDC_HWCFG2_PIDP5(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP5_SHIFT)) & XRDC_HWCFG2_PIDP5_MASK)
+
+#define XRDC_HWCFG2_PIDP6_MASK                   (0x40U)
+#define XRDC_HWCFG2_PIDP6_SHIFT                  (6U)
+#define XRDC_HWCFG2_PIDP6_WIDTH                  (1U)
+#define XRDC_HWCFG2_PIDP6(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP6_SHIFT)) & XRDC_HWCFG2_PIDP6_MASK)
+
+#define XRDC_HWCFG2_PIDP7_MASK                   (0x80U)
+#define XRDC_HWCFG2_PIDP7_SHIFT                  (7U)
+#define XRDC_HWCFG2_PIDP7_WIDTH                  (1U)
+#define XRDC_HWCFG2_PIDP7(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP7_SHIFT)) & XRDC_HWCFG2_PIDP7_MASK)
+
+#define XRDC_HWCFG2_PIDP8_MASK                   (0x100U)
+#define XRDC_HWCFG2_PIDP8_SHIFT                  (8U)
+#define XRDC_HWCFG2_PIDP8_WIDTH                  (1U)
+#define XRDC_HWCFG2_PIDP8(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP8_SHIFT)) & XRDC_HWCFG2_PIDP8_MASK)
+
+#define XRDC_HWCFG2_PIDP9_MASK                   (0x200U)
+#define XRDC_HWCFG2_PIDP9_SHIFT                  (9U)
+#define XRDC_HWCFG2_PIDP9_WIDTH                  (1U)
+#define XRDC_HWCFG2_PIDP9(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP9_SHIFT)) & XRDC_HWCFG2_PIDP9_MASK)
+
+#define XRDC_HWCFG2_PIDP10_MASK                  (0x400U)
+#define XRDC_HWCFG2_PIDP10_SHIFT                 (10U)
+#define XRDC_HWCFG2_PIDP10_WIDTH                 (1U)
+#define XRDC_HWCFG2_PIDP10(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP10_SHIFT)) & XRDC_HWCFG2_PIDP10_MASK)
+
+#define XRDC_HWCFG2_PIDP11_MASK                  (0x800U)
+#define XRDC_HWCFG2_PIDP11_SHIFT                 (11U)
+#define XRDC_HWCFG2_PIDP11_WIDTH                 (1U)
+#define XRDC_HWCFG2_PIDP11(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP11_SHIFT)) & XRDC_HWCFG2_PIDP11_MASK)
+
+#define XRDC_HWCFG2_PIDP12_MASK                  (0x1000U)
+#define XRDC_HWCFG2_PIDP12_SHIFT                 (12U)
+#define XRDC_HWCFG2_PIDP12_WIDTH                 (1U)
+#define XRDC_HWCFG2_PIDP12(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP12_SHIFT)) & XRDC_HWCFG2_PIDP12_MASK)
+
+#define XRDC_HWCFG2_PIDP13_MASK                  (0x2000U)
+#define XRDC_HWCFG2_PIDP13_SHIFT                 (13U)
+#define XRDC_HWCFG2_PIDP13_WIDTH                 (1U)
+#define XRDC_HWCFG2_PIDP13(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP13_SHIFT)) & XRDC_HWCFG2_PIDP13_MASK)
+
+#define XRDC_HWCFG2_PIDP14_MASK                  (0x4000U)
+#define XRDC_HWCFG2_PIDP14_SHIFT                 (14U)
+#define XRDC_HWCFG2_PIDP14_WIDTH                 (1U)
+#define XRDC_HWCFG2_PIDP14(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP14_SHIFT)) & XRDC_HWCFG2_PIDP14_MASK)
+
+#define XRDC_HWCFG2_PIDP15_MASK                  (0x8000U)
+#define XRDC_HWCFG2_PIDP15_SHIFT                 (15U)
+#define XRDC_HWCFG2_PIDP15_WIDTH                 (1U)
+#define XRDC_HWCFG2_PIDP15(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP15_SHIFT)) & XRDC_HWCFG2_PIDP15_MASK)
+
+#define XRDC_HWCFG2_PIDP16_MASK                  (0x10000U)
+#define XRDC_HWCFG2_PIDP16_SHIFT                 (16U)
+#define XRDC_HWCFG2_PIDP16_WIDTH                 (1U)
+#define XRDC_HWCFG2_PIDP16(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP16_SHIFT)) & XRDC_HWCFG2_PIDP16_MASK)
+
+#define XRDC_HWCFG2_PIDP17_MASK                  (0x20000U)
+#define XRDC_HWCFG2_PIDP17_SHIFT                 (17U)
+#define XRDC_HWCFG2_PIDP17_WIDTH                 (1U)
+#define XRDC_HWCFG2_PIDP17(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP17_SHIFT)) & XRDC_HWCFG2_PIDP17_MASK)
+
+#define XRDC_HWCFG2_PIDP18_MASK                  (0x40000U)
+#define XRDC_HWCFG2_PIDP18_SHIFT                 (18U)
+#define XRDC_HWCFG2_PIDP18_WIDTH                 (1U)
+#define XRDC_HWCFG2_PIDP18(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP18_SHIFT)) & XRDC_HWCFG2_PIDP18_MASK)
+
+#define XRDC_HWCFG2_PIDP19_MASK                  (0x80000U)
+#define XRDC_HWCFG2_PIDP19_SHIFT                 (19U)
+#define XRDC_HWCFG2_PIDP19_WIDTH                 (1U)
+#define XRDC_HWCFG2_PIDP19(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP19_SHIFT)) & XRDC_HWCFG2_PIDP19_MASK)
+
+#define XRDC_HWCFG2_PIDP20_MASK                  (0x100000U)
+#define XRDC_HWCFG2_PIDP20_SHIFT                 (20U)
+#define XRDC_HWCFG2_PIDP20_WIDTH                 (1U)
+#define XRDC_HWCFG2_PIDP20(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP20_SHIFT)) & XRDC_HWCFG2_PIDP20_MASK)
+
+#define XRDC_HWCFG2_PIDP21_MASK                  (0x200000U)
+#define XRDC_HWCFG2_PIDP21_SHIFT                 (21U)
+#define XRDC_HWCFG2_PIDP21_WIDTH                 (1U)
+#define XRDC_HWCFG2_PIDP21(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP21_SHIFT)) & XRDC_HWCFG2_PIDP21_MASK)
+
+#define XRDC_HWCFG2_PIDP22_MASK                  (0x400000U)
+#define XRDC_HWCFG2_PIDP22_SHIFT                 (22U)
+#define XRDC_HWCFG2_PIDP22_WIDTH                 (1U)
+#define XRDC_HWCFG2_PIDP22(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP22_SHIFT)) & XRDC_HWCFG2_PIDP22_MASK)
+
+#define XRDC_HWCFG2_PIDP23_MASK                  (0x800000U)
+#define XRDC_HWCFG2_PIDP23_SHIFT                 (23U)
+#define XRDC_HWCFG2_PIDP23_WIDTH                 (1U)
+#define XRDC_HWCFG2_PIDP23(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP23_SHIFT)) & XRDC_HWCFG2_PIDP23_MASK)
+
+#define XRDC_HWCFG2_PIDP24_MASK                  (0x1000000U)
+#define XRDC_HWCFG2_PIDP24_SHIFT                 (24U)
+#define XRDC_HWCFG2_PIDP24_WIDTH                 (1U)
+#define XRDC_HWCFG2_PIDP24(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP24_SHIFT)) & XRDC_HWCFG2_PIDP24_MASK)
+
+#define XRDC_HWCFG2_PIDP25_MASK                  (0x2000000U)
+#define XRDC_HWCFG2_PIDP25_SHIFT                 (25U)
+#define XRDC_HWCFG2_PIDP25_WIDTH                 (1U)
+#define XRDC_HWCFG2_PIDP25(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP25_SHIFT)) & XRDC_HWCFG2_PIDP25_MASK)
+
+#define XRDC_HWCFG2_PIDP26_MASK                  (0x4000000U)
+#define XRDC_HWCFG2_PIDP26_SHIFT                 (26U)
+#define XRDC_HWCFG2_PIDP26_WIDTH                 (1U)
+#define XRDC_HWCFG2_PIDP26(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP26_SHIFT)) & XRDC_HWCFG2_PIDP26_MASK)
+
+#define XRDC_HWCFG2_PIDP27_MASK                  (0x8000000U)
+#define XRDC_HWCFG2_PIDP27_SHIFT                 (27U)
+#define XRDC_HWCFG2_PIDP27_WIDTH                 (1U)
+#define XRDC_HWCFG2_PIDP27(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP27_SHIFT)) & XRDC_HWCFG2_PIDP27_MASK)
+
+#define XRDC_HWCFG2_PIDP28_MASK                  (0x10000000U)
+#define XRDC_HWCFG2_PIDP28_SHIFT                 (28U)
+#define XRDC_HWCFG2_PIDP28_WIDTH                 (1U)
+#define XRDC_HWCFG2_PIDP28(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP28_SHIFT)) & XRDC_HWCFG2_PIDP28_MASK)
+
+#define XRDC_HWCFG2_PIDP29_MASK                  (0x20000000U)
+#define XRDC_HWCFG2_PIDP29_SHIFT                 (29U)
+#define XRDC_HWCFG2_PIDP29_WIDTH                 (1U)
+#define XRDC_HWCFG2_PIDP29(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP29_SHIFT)) & XRDC_HWCFG2_PIDP29_MASK)
+
+#define XRDC_HWCFG2_PIDP30_MASK                  (0x40000000U)
+#define XRDC_HWCFG2_PIDP30_SHIFT                 (30U)
+#define XRDC_HWCFG2_PIDP30_WIDTH                 (1U)
+#define XRDC_HWCFG2_PIDP30(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP30_SHIFT)) & XRDC_HWCFG2_PIDP30_MASK)
+
+#define XRDC_HWCFG2_PIDP31_MASK                  (0x80000000U)
+#define XRDC_HWCFG2_PIDP31_SHIFT                 (31U)
+#define XRDC_HWCFG2_PIDP31_WIDTH                 (1U)
+#define XRDC_HWCFG2_PIDP31(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP31_SHIFT)) & XRDC_HWCFG2_PIDP31_MASK)
+/*! @} */
+
+/*! @name MDACFG - Master Domain Assignment Configuration */
+/*! @{ */
+
+#define XRDC_MDACFG_NMDAR_MASK                   (0xFU)
+#define XRDC_MDACFG_NMDAR_SHIFT                  (0U)
+#define XRDC_MDACFG_NMDAR_WIDTH                  (4U)
+#define XRDC_MDACFG_NMDAR(x)                     (((uint8_t)(((uint8_t)(x)) << XRDC_MDACFG_NMDAR_SHIFT)) & XRDC_MDACFG_NMDAR_MASK)
+
+#define XRDC_MDACFG_NCM_MASK                     (0x80U)
+#define XRDC_MDACFG_NCM_SHIFT                    (7U)
+#define XRDC_MDACFG_NCM_WIDTH                    (1U)
+#define XRDC_MDACFG_NCM(x)                       (((uint8_t)(((uint8_t)(x)) << XRDC_MDACFG_NCM_SHIFT)) & XRDC_MDACFG_NCM_MASK)
+/*! @} */
+
+/*! @name MRCFG - Memory Region Configuration */
+/*! @{ */
+
+#define XRDC_MRCFG_NMRGD_MASK                    (0x1FU)
+#define XRDC_MRCFG_NMRGD_SHIFT                   (0U)
+#define XRDC_MRCFG_NMRGD_WIDTH                   (5U)
+#define XRDC_MRCFG_NMRGD(x)                      (((uint8_t)(((uint8_t)(x)) << XRDC_MRCFG_NMRGD_SHIFT)) & XRDC_MRCFG_NMRGD_MASK)
+/*! @} */
+
+/*! @name DERRLOC - Domain Error Location */
+/*! @{ */
+
+#define XRDC_DERRLOC_MRCINST_MASK                (0xFFFFU)
+#define XRDC_DERRLOC_MRCINST_SHIFT               (0U)
+#define XRDC_DERRLOC_MRCINST_WIDTH               (16U)
+#define XRDC_DERRLOC_MRCINST(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_DERRLOC_MRCINST_SHIFT)) & XRDC_DERRLOC_MRCINST_MASK)
+
+#define XRDC_DERRLOC_PACINST_MASK                (0xF0000U)
+#define XRDC_DERRLOC_PACINST_SHIFT               (16U)
+#define XRDC_DERRLOC_PACINST_WIDTH               (4U)
+#define XRDC_DERRLOC_PACINST(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_DERRLOC_PACINST_SHIFT)) & XRDC_DERRLOC_PACINST_MASK)
+/*! @} */
+
+/*! @name DERR_W0 - Domain Error Word 0 */
+/*! @{ */
+
+#define XRDC_DERR_W0_EADDR_MASK                  (0xFFFFFFFFU)
+#define XRDC_DERR_W0_EADDR_SHIFT                 (0U)
+#define XRDC_DERR_W0_EADDR_WIDTH                 (32U)
+#define XRDC_DERR_W0_EADDR(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_DERR_W0_EADDR_SHIFT)) & XRDC_DERR_W0_EADDR_MASK)
+/*! @} */
+
+/*! @name DERR_W1 - Domain Error Word 1 */
+/*! @{ */
+
+#define XRDC_DERR_W1_EDID_MASK                   (0xFU)
+#define XRDC_DERR_W1_EDID_SHIFT                  (0U)
+#define XRDC_DERR_W1_EDID_WIDTH                  (4U)
+#define XRDC_DERR_W1_EDID(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_DERR_W1_EDID_SHIFT)) & XRDC_DERR_W1_EDID_MASK)
+
+#define XRDC_DERR_W1_EATR_MASK                   (0x700U)
+#define XRDC_DERR_W1_EATR_SHIFT                  (8U)
+#define XRDC_DERR_W1_EATR_WIDTH                  (3U)
+#define XRDC_DERR_W1_EATR(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_DERR_W1_EATR_SHIFT)) & XRDC_DERR_W1_EATR_MASK)
+
+#define XRDC_DERR_W1_ERW_MASK                    (0x800U)
+#define XRDC_DERR_W1_ERW_SHIFT                   (11U)
+#define XRDC_DERR_W1_ERW_WIDTH                   (1U)
+#define XRDC_DERR_W1_ERW(x)                      (((uint32_t)(((uint32_t)(x)) << XRDC_DERR_W1_ERW_SHIFT)) & XRDC_DERR_W1_ERW_MASK)
+
+#define XRDC_DERR_W1_EA40FMT_MASK                (0x10000U)
+#define XRDC_DERR_W1_EA40FMT_SHIFT               (16U)
+#define XRDC_DERR_W1_EA40FMT_WIDTH               (1U)
+#define XRDC_DERR_W1_EA40FMT(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_DERR_W1_EA40FMT_SHIFT)) & XRDC_DERR_W1_EA40FMT_MASK)
+
+#define XRDC_DERR_W1_EPORT_MASK                  (0x7000000U)
+#define XRDC_DERR_W1_EPORT_SHIFT                 (24U)
+#define XRDC_DERR_W1_EPORT_WIDTH                 (3U)
+#define XRDC_DERR_W1_EPORT(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_DERR_W1_EPORT_SHIFT)) & XRDC_DERR_W1_EPORT_MASK)
+
+#define XRDC_DERR_W1_EST_MASK                    (0xC0000000U)
+#define XRDC_DERR_W1_EST_SHIFT                   (30U)
+#define XRDC_DERR_W1_EST_WIDTH                   (2U)
+#define XRDC_DERR_W1_EST(x)                      (((uint32_t)(((uint32_t)(x)) << XRDC_DERR_W1_EST_SHIFT)) & XRDC_DERR_W1_EST_MASK)
+/*! @} */
+
+/*! @name DERR_W2 - Domain Error Word 2 */
+/*! @{ */
+
+#define XRDC_DERR_W2_EADDR39_32_MASK             (0xFFU)
+#define XRDC_DERR_W2_EADDR39_32_SHIFT            (0U)
+#define XRDC_DERR_W2_EADDR39_32_WIDTH            (8U)
+#define XRDC_DERR_W2_EADDR39_32(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_DERR_W2_EADDR39_32_SHIFT)) & XRDC_DERR_W2_EADDR39_32_MASK)
+/*! @} */
+
+/*! @name DERR_W3 - Domain Error Word 3 */
+/*! @{ */
+
+#define XRDC_DERR_W3_RECR_MASK                   (0xC0000000U)
+#define XRDC_DERR_W3_RECR_SHIFT                  (30U)
+#define XRDC_DERR_W3_RECR_WIDTH                  (2U)
+#define XRDC_DERR_W3_RECR(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_DERR_W3_RECR_SHIFT)) & XRDC_DERR_W3_RECR_MASK)
+/*! @} */
+
+/*! @name MDA_W0_0_DFMT1 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_MDA_W0_0_DFMT1_DID_MASK             (0xFU)
+#define XRDC_MDA_W0_0_DFMT1_DID_SHIFT            (0U)
+#define XRDC_MDA_W0_0_DFMT1_DID_WIDTH            (4U)
+#define XRDC_MDA_W0_0_DFMT1_DID(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_0_DFMT1_DID_SHIFT)) & XRDC_MDA_W0_0_DFMT1_DID_MASK)
+
+#define XRDC_MDA_W0_0_DFMT1_PA_MASK              (0x30U)
+#define XRDC_MDA_W0_0_DFMT1_PA_SHIFT             (4U)
+#define XRDC_MDA_W0_0_DFMT1_PA_WIDTH             (2U)
+#define XRDC_MDA_W0_0_DFMT1_PA(x)                (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_0_DFMT1_PA_SHIFT)) & XRDC_MDA_W0_0_DFMT1_PA_MASK)
+
+#define XRDC_MDA_W0_0_DFMT1_SA_MASK              (0xC0U)
+#define XRDC_MDA_W0_0_DFMT1_SA_SHIFT             (6U)
+#define XRDC_MDA_W0_0_DFMT1_SA_WIDTH             (2U)
+#define XRDC_MDA_W0_0_DFMT1_SA(x)                (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_0_DFMT1_SA_SHIFT)) & XRDC_MDA_W0_0_DFMT1_SA_MASK)
+
+#define XRDC_MDA_W0_0_DFMT1_DIDB_MASK            (0x100U)
+#define XRDC_MDA_W0_0_DFMT1_DIDB_SHIFT           (8U)
+#define XRDC_MDA_W0_0_DFMT1_DIDB_WIDTH           (1U)
+#define XRDC_MDA_W0_0_DFMT1_DIDB(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_0_DFMT1_DIDB_SHIFT)) & XRDC_MDA_W0_0_DFMT1_DIDB_MASK)
+
+#define XRDC_MDA_W0_0_DFMT1_DFMT_MASK            (0x20000000U)
+#define XRDC_MDA_W0_0_DFMT1_DFMT_SHIFT           (29U)
+#define XRDC_MDA_W0_0_DFMT1_DFMT_WIDTH           (1U)
+#define XRDC_MDA_W0_0_DFMT1_DFMT(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_0_DFMT1_DFMT_SHIFT)) & XRDC_MDA_W0_0_DFMT1_DFMT_MASK)
+
+#define XRDC_MDA_W0_0_DFMT1_LK1_MASK             (0x40000000U)
+#define XRDC_MDA_W0_0_DFMT1_LK1_SHIFT            (30U)
+#define XRDC_MDA_W0_0_DFMT1_LK1_WIDTH            (1U)
+#define XRDC_MDA_W0_0_DFMT1_LK1(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_0_DFMT1_LK1_SHIFT)) & XRDC_MDA_W0_0_DFMT1_LK1_MASK)
+
+#define XRDC_MDA_W0_0_DFMT1_VLD_MASK             (0x80000000U)
+#define XRDC_MDA_W0_0_DFMT1_VLD_SHIFT            (31U)
+#define XRDC_MDA_W0_0_DFMT1_VLD_WIDTH            (1U)
+#define XRDC_MDA_W0_0_DFMT1_VLD(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_0_DFMT1_VLD_SHIFT)) & XRDC_MDA_W0_0_DFMT1_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_1_DFMT1 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_MDA_W0_1_DFMT1_DID_MASK             (0xFU)
+#define XRDC_MDA_W0_1_DFMT1_DID_SHIFT            (0U)
+#define XRDC_MDA_W0_1_DFMT1_DID_WIDTH            (4U)
+#define XRDC_MDA_W0_1_DFMT1_DID(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_1_DFMT1_DID_SHIFT)) & XRDC_MDA_W0_1_DFMT1_DID_MASK)
+
+#define XRDC_MDA_W0_1_DFMT1_PA_MASK              (0x30U)
+#define XRDC_MDA_W0_1_DFMT1_PA_SHIFT             (4U)
+#define XRDC_MDA_W0_1_DFMT1_PA_WIDTH             (2U)
+#define XRDC_MDA_W0_1_DFMT1_PA(x)                (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_1_DFMT1_PA_SHIFT)) & XRDC_MDA_W0_1_DFMT1_PA_MASK)
+
+#define XRDC_MDA_W0_1_DFMT1_SA_MASK              (0xC0U)
+#define XRDC_MDA_W0_1_DFMT1_SA_SHIFT             (6U)
+#define XRDC_MDA_W0_1_DFMT1_SA_WIDTH             (2U)
+#define XRDC_MDA_W0_1_DFMT1_SA(x)                (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_1_DFMT1_SA_SHIFT)) & XRDC_MDA_W0_1_DFMT1_SA_MASK)
+
+#define XRDC_MDA_W0_1_DFMT1_DIDB_MASK            (0x100U)
+#define XRDC_MDA_W0_1_DFMT1_DIDB_SHIFT           (8U)
+#define XRDC_MDA_W0_1_DFMT1_DIDB_WIDTH           (1U)
+#define XRDC_MDA_W0_1_DFMT1_DIDB(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_1_DFMT1_DIDB_SHIFT)) & XRDC_MDA_W0_1_DFMT1_DIDB_MASK)
+
+#define XRDC_MDA_W0_1_DFMT1_DFMT_MASK            (0x20000000U)
+#define XRDC_MDA_W0_1_DFMT1_DFMT_SHIFT           (29U)
+#define XRDC_MDA_W0_1_DFMT1_DFMT_WIDTH           (1U)
+#define XRDC_MDA_W0_1_DFMT1_DFMT(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_1_DFMT1_DFMT_SHIFT)) & XRDC_MDA_W0_1_DFMT1_DFMT_MASK)
+
+#define XRDC_MDA_W0_1_DFMT1_LK1_MASK             (0x40000000U)
+#define XRDC_MDA_W0_1_DFMT1_LK1_SHIFT            (30U)
+#define XRDC_MDA_W0_1_DFMT1_LK1_WIDTH            (1U)
+#define XRDC_MDA_W0_1_DFMT1_LK1(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_1_DFMT1_LK1_SHIFT)) & XRDC_MDA_W0_1_DFMT1_LK1_MASK)
+
+#define XRDC_MDA_W0_1_DFMT1_VLD_MASK             (0x80000000U)
+#define XRDC_MDA_W0_1_DFMT1_VLD_SHIFT            (31U)
+#define XRDC_MDA_W0_1_DFMT1_VLD_WIDTH            (1U)
+#define XRDC_MDA_W0_1_DFMT1_VLD(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_1_DFMT1_VLD_SHIFT)) & XRDC_MDA_W0_1_DFMT1_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_2_DFMT1 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_MDA_W0_2_DFMT1_DID_MASK             (0xFU)
+#define XRDC_MDA_W0_2_DFMT1_DID_SHIFT            (0U)
+#define XRDC_MDA_W0_2_DFMT1_DID_WIDTH            (4U)
+#define XRDC_MDA_W0_2_DFMT1_DID(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_2_DFMT1_DID_SHIFT)) & XRDC_MDA_W0_2_DFMT1_DID_MASK)
+
+#define XRDC_MDA_W0_2_DFMT1_PA_MASK              (0x30U)
+#define XRDC_MDA_W0_2_DFMT1_PA_SHIFT             (4U)
+#define XRDC_MDA_W0_2_DFMT1_PA_WIDTH             (2U)
+#define XRDC_MDA_W0_2_DFMT1_PA(x)                (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_2_DFMT1_PA_SHIFT)) & XRDC_MDA_W0_2_DFMT1_PA_MASK)
+
+#define XRDC_MDA_W0_2_DFMT1_SA_MASK              (0xC0U)
+#define XRDC_MDA_W0_2_DFMT1_SA_SHIFT             (6U)
+#define XRDC_MDA_W0_2_DFMT1_SA_WIDTH             (2U)
+#define XRDC_MDA_W0_2_DFMT1_SA(x)                (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_2_DFMT1_SA_SHIFT)) & XRDC_MDA_W0_2_DFMT1_SA_MASK)
+
+#define XRDC_MDA_W0_2_DFMT1_DIDB_MASK            (0x100U)
+#define XRDC_MDA_W0_2_DFMT1_DIDB_SHIFT           (8U)
+#define XRDC_MDA_W0_2_DFMT1_DIDB_WIDTH           (1U)
+#define XRDC_MDA_W0_2_DFMT1_DIDB(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_2_DFMT1_DIDB_SHIFT)) & XRDC_MDA_W0_2_DFMT1_DIDB_MASK)
+
+#define XRDC_MDA_W0_2_DFMT1_DFMT_MASK            (0x20000000U)
+#define XRDC_MDA_W0_2_DFMT1_DFMT_SHIFT           (29U)
+#define XRDC_MDA_W0_2_DFMT1_DFMT_WIDTH           (1U)
+#define XRDC_MDA_W0_2_DFMT1_DFMT(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_2_DFMT1_DFMT_SHIFT)) & XRDC_MDA_W0_2_DFMT1_DFMT_MASK)
+
+#define XRDC_MDA_W0_2_DFMT1_LK1_MASK             (0x40000000U)
+#define XRDC_MDA_W0_2_DFMT1_LK1_SHIFT            (30U)
+#define XRDC_MDA_W0_2_DFMT1_LK1_WIDTH            (1U)
+#define XRDC_MDA_W0_2_DFMT1_LK1(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_2_DFMT1_LK1_SHIFT)) & XRDC_MDA_W0_2_DFMT1_LK1_MASK)
+
+#define XRDC_MDA_W0_2_DFMT1_VLD_MASK             (0x80000000U)
+#define XRDC_MDA_W0_2_DFMT1_VLD_SHIFT            (31U)
+#define XRDC_MDA_W0_2_DFMT1_VLD_WIDTH            (1U)
+#define XRDC_MDA_W0_2_DFMT1_VLD(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_2_DFMT1_VLD_SHIFT)) & XRDC_MDA_W0_2_DFMT1_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_3_DFMT1 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_MDA_W0_3_DFMT1_DID_MASK             (0xFU)
+#define XRDC_MDA_W0_3_DFMT1_DID_SHIFT            (0U)
+#define XRDC_MDA_W0_3_DFMT1_DID_WIDTH            (4U)
+#define XRDC_MDA_W0_3_DFMT1_DID(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_3_DFMT1_DID_SHIFT)) & XRDC_MDA_W0_3_DFMT1_DID_MASK)
+
+#define XRDC_MDA_W0_3_DFMT1_PA_MASK              (0x30U)
+#define XRDC_MDA_W0_3_DFMT1_PA_SHIFT             (4U)
+#define XRDC_MDA_W0_3_DFMT1_PA_WIDTH             (2U)
+#define XRDC_MDA_W0_3_DFMT1_PA(x)                (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_3_DFMT1_PA_SHIFT)) & XRDC_MDA_W0_3_DFMT1_PA_MASK)
+
+#define XRDC_MDA_W0_3_DFMT1_SA_MASK              (0xC0U)
+#define XRDC_MDA_W0_3_DFMT1_SA_SHIFT             (6U)
+#define XRDC_MDA_W0_3_DFMT1_SA_WIDTH             (2U)
+#define XRDC_MDA_W0_3_DFMT1_SA(x)                (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_3_DFMT1_SA_SHIFT)) & XRDC_MDA_W0_3_DFMT1_SA_MASK)
+
+#define XRDC_MDA_W0_3_DFMT1_DIDB_MASK            (0x100U)
+#define XRDC_MDA_W0_3_DFMT1_DIDB_SHIFT           (8U)
+#define XRDC_MDA_W0_3_DFMT1_DIDB_WIDTH           (1U)
+#define XRDC_MDA_W0_3_DFMT1_DIDB(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_3_DFMT1_DIDB_SHIFT)) & XRDC_MDA_W0_3_DFMT1_DIDB_MASK)
+
+#define XRDC_MDA_W0_3_DFMT1_DFMT_MASK            (0x20000000U)
+#define XRDC_MDA_W0_3_DFMT1_DFMT_SHIFT           (29U)
+#define XRDC_MDA_W0_3_DFMT1_DFMT_WIDTH           (1U)
+#define XRDC_MDA_W0_3_DFMT1_DFMT(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_3_DFMT1_DFMT_SHIFT)) & XRDC_MDA_W0_3_DFMT1_DFMT_MASK)
+
+#define XRDC_MDA_W0_3_DFMT1_LK1_MASK             (0x40000000U)
+#define XRDC_MDA_W0_3_DFMT1_LK1_SHIFT            (30U)
+#define XRDC_MDA_W0_3_DFMT1_LK1_WIDTH            (1U)
+#define XRDC_MDA_W0_3_DFMT1_LK1(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_3_DFMT1_LK1_SHIFT)) & XRDC_MDA_W0_3_DFMT1_LK1_MASK)
+
+#define XRDC_MDA_W0_3_DFMT1_VLD_MASK             (0x80000000U)
+#define XRDC_MDA_W0_3_DFMT1_VLD_SHIFT            (31U)
+#define XRDC_MDA_W0_3_DFMT1_VLD_WIDTH            (1U)
+#define XRDC_MDA_W0_3_DFMT1_VLD(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_3_DFMT1_VLD_SHIFT)) & XRDC_MDA_W0_3_DFMT1_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_4_DFMT1 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_MDA_W0_4_DFMT1_DID_MASK             (0xFU)
+#define XRDC_MDA_W0_4_DFMT1_DID_SHIFT            (0U)
+#define XRDC_MDA_W0_4_DFMT1_DID_WIDTH            (4U)
+#define XRDC_MDA_W0_4_DFMT1_DID(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_4_DFMT1_DID_SHIFT)) & XRDC_MDA_W0_4_DFMT1_DID_MASK)
+
+#define XRDC_MDA_W0_4_DFMT1_PA_MASK              (0x30U)
+#define XRDC_MDA_W0_4_DFMT1_PA_SHIFT             (4U)
+#define XRDC_MDA_W0_4_DFMT1_PA_WIDTH             (2U)
+#define XRDC_MDA_W0_4_DFMT1_PA(x)                (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_4_DFMT1_PA_SHIFT)) & XRDC_MDA_W0_4_DFMT1_PA_MASK)
+
+#define XRDC_MDA_W0_4_DFMT1_SA_MASK              (0xC0U)
+#define XRDC_MDA_W0_4_DFMT1_SA_SHIFT             (6U)
+#define XRDC_MDA_W0_4_DFMT1_SA_WIDTH             (2U)
+#define XRDC_MDA_W0_4_DFMT1_SA(x)                (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_4_DFMT1_SA_SHIFT)) & XRDC_MDA_W0_4_DFMT1_SA_MASK)
+
+#define XRDC_MDA_W0_4_DFMT1_DIDB_MASK            (0x100U)
+#define XRDC_MDA_W0_4_DFMT1_DIDB_SHIFT           (8U)
+#define XRDC_MDA_W0_4_DFMT1_DIDB_WIDTH           (1U)
+#define XRDC_MDA_W0_4_DFMT1_DIDB(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_4_DFMT1_DIDB_SHIFT)) & XRDC_MDA_W0_4_DFMT1_DIDB_MASK)
+
+#define XRDC_MDA_W0_4_DFMT1_DFMT_MASK            (0x20000000U)
+#define XRDC_MDA_W0_4_DFMT1_DFMT_SHIFT           (29U)
+#define XRDC_MDA_W0_4_DFMT1_DFMT_WIDTH           (1U)
+#define XRDC_MDA_W0_4_DFMT1_DFMT(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_4_DFMT1_DFMT_SHIFT)) & XRDC_MDA_W0_4_DFMT1_DFMT_MASK)
+
+#define XRDC_MDA_W0_4_DFMT1_LK1_MASK             (0x40000000U)
+#define XRDC_MDA_W0_4_DFMT1_LK1_SHIFT            (30U)
+#define XRDC_MDA_W0_4_DFMT1_LK1_WIDTH            (1U)
+#define XRDC_MDA_W0_4_DFMT1_LK1(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_4_DFMT1_LK1_SHIFT)) & XRDC_MDA_W0_4_DFMT1_LK1_MASK)
+
+#define XRDC_MDA_W0_4_DFMT1_VLD_MASK             (0x80000000U)
+#define XRDC_MDA_W0_4_DFMT1_VLD_SHIFT            (31U)
+#define XRDC_MDA_W0_4_DFMT1_VLD_WIDTH            (1U)
+#define XRDC_MDA_W0_4_DFMT1_VLD(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_4_DFMT1_VLD_SHIFT)) & XRDC_MDA_W0_4_DFMT1_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_5_DFMT1 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_MDA_W0_5_DFMT1_DID_MASK             (0xFU)
+#define XRDC_MDA_W0_5_DFMT1_DID_SHIFT            (0U)
+#define XRDC_MDA_W0_5_DFMT1_DID_WIDTH            (4U)
+#define XRDC_MDA_W0_5_DFMT1_DID(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_5_DFMT1_DID_SHIFT)) & XRDC_MDA_W0_5_DFMT1_DID_MASK)
+
+#define XRDC_MDA_W0_5_DFMT1_PA_MASK              (0x30U)
+#define XRDC_MDA_W0_5_DFMT1_PA_SHIFT             (4U)
+#define XRDC_MDA_W0_5_DFMT1_PA_WIDTH             (2U)
+#define XRDC_MDA_W0_5_DFMT1_PA(x)                (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_5_DFMT1_PA_SHIFT)) & XRDC_MDA_W0_5_DFMT1_PA_MASK)
+
+#define XRDC_MDA_W0_5_DFMT1_SA_MASK              (0xC0U)
+#define XRDC_MDA_W0_5_DFMT1_SA_SHIFT             (6U)
+#define XRDC_MDA_W0_5_DFMT1_SA_WIDTH             (2U)
+#define XRDC_MDA_W0_5_DFMT1_SA(x)                (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_5_DFMT1_SA_SHIFT)) & XRDC_MDA_W0_5_DFMT1_SA_MASK)
+
+#define XRDC_MDA_W0_5_DFMT1_DIDB_MASK            (0x100U)
+#define XRDC_MDA_W0_5_DFMT1_DIDB_SHIFT           (8U)
+#define XRDC_MDA_W0_5_DFMT1_DIDB_WIDTH           (1U)
+#define XRDC_MDA_W0_5_DFMT1_DIDB(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_5_DFMT1_DIDB_SHIFT)) & XRDC_MDA_W0_5_DFMT1_DIDB_MASK)
+
+#define XRDC_MDA_W0_5_DFMT1_DFMT_MASK            (0x20000000U)
+#define XRDC_MDA_W0_5_DFMT1_DFMT_SHIFT           (29U)
+#define XRDC_MDA_W0_5_DFMT1_DFMT_WIDTH           (1U)
+#define XRDC_MDA_W0_5_DFMT1_DFMT(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_5_DFMT1_DFMT_SHIFT)) & XRDC_MDA_W0_5_DFMT1_DFMT_MASK)
+
+#define XRDC_MDA_W0_5_DFMT1_LK1_MASK             (0x40000000U)
+#define XRDC_MDA_W0_5_DFMT1_LK1_SHIFT            (30U)
+#define XRDC_MDA_W0_5_DFMT1_LK1_WIDTH            (1U)
+#define XRDC_MDA_W0_5_DFMT1_LK1(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_5_DFMT1_LK1_SHIFT)) & XRDC_MDA_W0_5_DFMT1_LK1_MASK)
+
+#define XRDC_MDA_W0_5_DFMT1_VLD_MASK             (0x80000000U)
+#define XRDC_MDA_W0_5_DFMT1_VLD_SHIFT            (31U)
+#define XRDC_MDA_W0_5_DFMT1_VLD_WIDTH            (1U)
+#define XRDC_MDA_W0_5_DFMT1_VLD(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_5_DFMT1_VLD_SHIFT)) & XRDC_MDA_W0_5_DFMT1_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_6_DFMT1 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_MDA_W0_6_DFMT1_DID_MASK             (0xFU)
+#define XRDC_MDA_W0_6_DFMT1_DID_SHIFT            (0U)
+#define XRDC_MDA_W0_6_DFMT1_DID_WIDTH            (4U)
+#define XRDC_MDA_W0_6_DFMT1_DID(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_6_DFMT1_DID_SHIFT)) & XRDC_MDA_W0_6_DFMT1_DID_MASK)
+
+#define XRDC_MDA_W0_6_DFMT1_PA_MASK              (0x30U)
+#define XRDC_MDA_W0_6_DFMT1_PA_SHIFT             (4U)
+#define XRDC_MDA_W0_6_DFMT1_PA_WIDTH             (2U)
+#define XRDC_MDA_W0_6_DFMT1_PA(x)                (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_6_DFMT1_PA_SHIFT)) & XRDC_MDA_W0_6_DFMT1_PA_MASK)
+
+#define XRDC_MDA_W0_6_DFMT1_SA_MASK              (0xC0U)
+#define XRDC_MDA_W0_6_DFMT1_SA_SHIFT             (6U)
+#define XRDC_MDA_W0_6_DFMT1_SA_WIDTH             (2U)
+#define XRDC_MDA_W0_6_DFMT1_SA(x)                (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_6_DFMT1_SA_SHIFT)) & XRDC_MDA_W0_6_DFMT1_SA_MASK)
+
+#define XRDC_MDA_W0_6_DFMT1_DIDB_MASK            (0x100U)
+#define XRDC_MDA_W0_6_DFMT1_DIDB_SHIFT           (8U)
+#define XRDC_MDA_W0_6_DFMT1_DIDB_WIDTH           (1U)
+#define XRDC_MDA_W0_6_DFMT1_DIDB(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_6_DFMT1_DIDB_SHIFT)) & XRDC_MDA_W0_6_DFMT1_DIDB_MASK)
+
+#define XRDC_MDA_W0_6_DFMT1_DFMT_MASK            (0x20000000U)
+#define XRDC_MDA_W0_6_DFMT1_DFMT_SHIFT           (29U)
+#define XRDC_MDA_W0_6_DFMT1_DFMT_WIDTH           (1U)
+#define XRDC_MDA_W0_6_DFMT1_DFMT(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_6_DFMT1_DFMT_SHIFT)) & XRDC_MDA_W0_6_DFMT1_DFMT_MASK)
+
+#define XRDC_MDA_W0_6_DFMT1_LK1_MASK             (0x40000000U)
+#define XRDC_MDA_W0_6_DFMT1_LK1_SHIFT            (30U)
+#define XRDC_MDA_W0_6_DFMT1_LK1_WIDTH            (1U)
+#define XRDC_MDA_W0_6_DFMT1_LK1(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_6_DFMT1_LK1_SHIFT)) & XRDC_MDA_W0_6_DFMT1_LK1_MASK)
+
+#define XRDC_MDA_W0_6_DFMT1_VLD_MASK             (0x80000000U)
+#define XRDC_MDA_W0_6_DFMT1_VLD_SHIFT            (31U)
+#define XRDC_MDA_W0_6_DFMT1_VLD_WIDTH            (1U)
+#define XRDC_MDA_W0_6_DFMT1_VLD(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_6_DFMT1_VLD_SHIFT)) & XRDC_MDA_W0_6_DFMT1_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_7_DFMT1 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_MDA_W0_7_DFMT1_DID_MASK             (0xFU)
+#define XRDC_MDA_W0_7_DFMT1_DID_SHIFT            (0U)
+#define XRDC_MDA_W0_7_DFMT1_DID_WIDTH            (4U)
+#define XRDC_MDA_W0_7_DFMT1_DID(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_7_DFMT1_DID_SHIFT)) & XRDC_MDA_W0_7_DFMT1_DID_MASK)
+
+#define XRDC_MDA_W0_7_DFMT1_PA_MASK              (0x30U)
+#define XRDC_MDA_W0_7_DFMT1_PA_SHIFT             (4U)
+#define XRDC_MDA_W0_7_DFMT1_PA_WIDTH             (2U)
+#define XRDC_MDA_W0_7_DFMT1_PA(x)                (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_7_DFMT1_PA_SHIFT)) & XRDC_MDA_W0_7_DFMT1_PA_MASK)
+
+#define XRDC_MDA_W0_7_DFMT1_SA_MASK              (0xC0U)
+#define XRDC_MDA_W0_7_DFMT1_SA_SHIFT             (6U)
+#define XRDC_MDA_W0_7_DFMT1_SA_WIDTH             (2U)
+#define XRDC_MDA_W0_7_DFMT1_SA(x)                (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_7_DFMT1_SA_SHIFT)) & XRDC_MDA_W0_7_DFMT1_SA_MASK)
+
+#define XRDC_MDA_W0_7_DFMT1_DIDB_MASK            (0x100U)
+#define XRDC_MDA_W0_7_DFMT1_DIDB_SHIFT           (8U)
+#define XRDC_MDA_W0_7_DFMT1_DIDB_WIDTH           (1U)
+#define XRDC_MDA_W0_7_DFMT1_DIDB(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_7_DFMT1_DIDB_SHIFT)) & XRDC_MDA_W0_7_DFMT1_DIDB_MASK)
+
+#define XRDC_MDA_W0_7_DFMT1_DFMT_MASK            (0x20000000U)
+#define XRDC_MDA_W0_7_DFMT1_DFMT_SHIFT           (29U)
+#define XRDC_MDA_W0_7_DFMT1_DFMT_WIDTH           (1U)
+#define XRDC_MDA_W0_7_DFMT1_DFMT(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_7_DFMT1_DFMT_SHIFT)) & XRDC_MDA_W0_7_DFMT1_DFMT_MASK)
+
+#define XRDC_MDA_W0_7_DFMT1_LK1_MASK             (0x40000000U)
+#define XRDC_MDA_W0_7_DFMT1_LK1_SHIFT            (30U)
+#define XRDC_MDA_W0_7_DFMT1_LK1_WIDTH            (1U)
+#define XRDC_MDA_W0_7_DFMT1_LK1(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_7_DFMT1_LK1_SHIFT)) & XRDC_MDA_W0_7_DFMT1_LK1_MASK)
+
+#define XRDC_MDA_W0_7_DFMT1_VLD_MASK             (0x80000000U)
+#define XRDC_MDA_W0_7_DFMT1_VLD_SHIFT            (31U)
+#define XRDC_MDA_W0_7_DFMT1_VLD_WIDTH            (1U)
+#define XRDC_MDA_W0_7_DFMT1_VLD(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_MDA_W0_7_DFMT1_VLD_SHIFT)) & XRDC_MDA_W0_7_DFMT1_VLD_MASK)
+/*! @} */
+
+/*! @name PDAC_W0 - Peripheral Domain Access Control Word 0 */
+/*! @{ */
+
+#define XRDC_PDAC_W0_D0ACP_MASK                  (0x7U)
+#define XRDC_PDAC_W0_D0ACP_SHIFT                 (0U)
+#define XRDC_PDAC_W0_D0ACP_WIDTH                 (3U)
+#define XRDC_PDAC_W0_D0ACP(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_PDAC_W0_D0ACP_SHIFT)) & XRDC_PDAC_W0_D0ACP_MASK)
+
+#define XRDC_PDAC_W0_D1ACP_MASK                  (0x38U)
+#define XRDC_PDAC_W0_D1ACP_SHIFT                 (3U)
+#define XRDC_PDAC_W0_D1ACP_WIDTH                 (3U)
+#define XRDC_PDAC_W0_D1ACP(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_PDAC_W0_D1ACP_SHIFT)) & XRDC_PDAC_W0_D1ACP_MASK)
+
+#define XRDC_PDAC_W0_D2ACP_MASK                  (0x1C0U)
+#define XRDC_PDAC_W0_D2ACP_SHIFT                 (6U)
+#define XRDC_PDAC_W0_D2ACP_WIDTH                 (3U)
+#define XRDC_PDAC_W0_D2ACP(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_PDAC_W0_D2ACP_SHIFT)) & XRDC_PDAC_W0_D2ACP_MASK)
+
+#define XRDC_PDAC_W0_D3ACP_MASK                  (0xE00U)
+#define XRDC_PDAC_W0_D3ACP_SHIFT                 (9U)
+#define XRDC_PDAC_W0_D3ACP_WIDTH                 (3U)
+#define XRDC_PDAC_W0_D3ACP(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_PDAC_W0_D3ACP_SHIFT)) & XRDC_PDAC_W0_D3ACP_MASK)
+
+#define XRDC_PDAC_W0_D4ACP_MASK                  (0x7000U)
+#define XRDC_PDAC_W0_D4ACP_SHIFT                 (12U)
+#define XRDC_PDAC_W0_D4ACP_WIDTH                 (3U)
+#define XRDC_PDAC_W0_D4ACP(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_PDAC_W0_D4ACP_SHIFT)) & XRDC_PDAC_W0_D4ACP_MASK)
+
+#define XRDC_PDAC_W0_D5ACP_MASK                  (0x38000U)
+#define XRDC_PDAC_W0_D5ACP_SHIFT                 (15U)
+#define XRDC_PDAC_W0_D5ACP_WIDTH                 (3U)
+#define XRDC_PDAC_W0_D5ACP(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_PDAC_W0_D5ACP_SHIFT)) & XRDC_PDAC_W0_D5ACP_MASK)
+
+#define XRDC_PDAC_W0_D6ACP_MASK                  (0x1C0000U)
+#define XRDC_PDAC_W0_D6ACP_SHIFT                 (18U)
+#define XRDC_PDAC_W0_D6ACP_WIDTH                 (3U)
+#define XRDC_PDAC_W0_D6ACP(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_PDAC_W0_D6ACP_SHIFT)) & XRDC_PDAC_W0_D6ACP_MASK)
+
+#define XRDC_PDAC_W0_D7ACP_MASK                  (0xE00000U)
+#define XRDC_PDAC_W0_D7ACP_SHIFT                 (21U)
+#define XRDC_PDAC_W0_D7ACP_WIDTH                 (3U)
+#define XRDC_PDAC_W0_D7ACP(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_PDAC_W0_D7ACP_SHIFT)) & XRDC_PDAC_W0_D7ACP_MASK)
+
+#define XRDC_PDAC_W0_SNUM_MASK                   (0xF000000U)
+#define XRDC_PDAC_W0_SNUM_SHIFT                  (24U)
+#define XRDC_PDAC_W0_SNUM_WIDTH                  (4U)
+#define XRDC_PDAC_W0_SNUM(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_PDAC_W0_SNUM_SHIFT)) & XRDC_PDAC_W0_SNUM_MASK)
+
+#define XRDC_PDAC_W0_SE_MASK                     (0x40000000U)
+#define XRDC_PDAC_W0_SE_SHIFT                    (30U)
+#define XRDC_PDAC_W0_SE_WIDTH                    (1U)
+#define XRDC_PDAC_W0_SE(x)                       (((uint32_t)(((uint32_t)(x)) << XRDC_PDAC_W0_SE_SHIFT)) & XRDC_PDAC_W0_SE_MASK)
+/*! @} */
+
+/*! @name PDAC_W1 - Peripheral Domain Access Control Word 1 */
+/*! @{ */
+
+#define XRDC_PDAC_W1_D8ACP_MASK                  (0x7U)
+#define XRDC_PDAC_W1_D8ACP_SHIFT                 (0U)
+#define XRDC_PDAC_W1_D8ACP_WIDTH                 (3U)
+#define XRDC_PDAC_W1_D8ACP(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_PDAC_W1_D8ACP_SHIFT)) & XRDC_PDAC_W1_D8ACP_MASK)
+
+#define XRDC_PDAC_W1_D9ACP_MASK                  (0x38U)
+#define XRDC_PDAC_W1_D9ACP_SHIFT                 (3U)
+#define XRDC_PDAC_W1_D9ACP_WIDTH                 (3U)
+#define XRDC_PDAC_W1_D9ACP(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_PDAC_W1_D9ACP_SHIFT)) & XRDC_PDAC_W1_D9ACP_MASK)
+
+#define XRDC_PDAC_W1_D10ACP_MASK                 (0x1C0U)
+#define XRDC_PDAC_W1_D10ACP_SHIFT                (6U)
+#define XRDC_PDAC_W1_D10ACP_WIDTH                (3U)
+#define XRDC_PDAC_W1_D10ACP(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_PDAC_W1_D10ACP_SHIFT)) & XRDC_PDAC_W1_D10ACP_MASK)
+
+#define XRDC_PDAC_W1_D11ACP_MASK                 (0xE00U)
+#define XRDC_PDAC_W1_D11ACP_SHIFT                (9U)
+#define XRDC_PDAC_W1_D11ACP_WIDTH                (3U)
+#define XRDC_PDAC_W1_D11ACP(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_PDAC_W1_D11ACP_SHIFT)) & XRDC_PDAC_W1_D11ACP_MASK)
+
+#define XRDC_PDAC_W1_D12ACP_MASK                 (0x7000U)
+#define XRDC_PDAC_W1_D12ACP_SHIFT                (12U)
+#define XRDC_PDAC_W1_D12ACP_WIDTH                (3U)
+#define XRDC_PDAC_W1_D12ACP(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_PDAC_W1_D12ACP_SHIFT)) & XRDC_PDAC_W1_D12ACP_MASK)
+
+#define XRDC_PDAC_W1_D13ACP_MASK                 (0x38000U)
+#define XRDC_PDAC_W1_D13ACP_SHIFT                (15U)
+#define XRDC_PDAC_W1_D13ACP_WIDTH                (3U)
+#define XRDC_PDAC_W1_D13ACP(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_PDAC_W1_D13ACP_SHIFT)) & XRDC_PDAC_W1_D13ACP_MASK)
+
+#define XRDC_PDAC_W1_D14ACP_MASK                 (0x1C0000U)
+#define XRDC_PDAC_W1_D14ACP_SHIFT                (18U)
+#define XRDC_PDAC_W1_D14ACP_WIDTH                (3U)
+#define XRDC_PDAC_W1_D14ACP(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_PDAC_W1_D14ACP_SHIFT)) & XRDC_PDAC_W1_D14ACP_MASK)
+
+#define XRDC_PDAC_W1_D15ACP_MASK                 (0xE00000U)
+#define XRDC_PDAC_W1_D15ACP_SHIFT                (21U)
+#define XRDC_PDAC_W1_D15ACP_WIDTH                (3U)
+#define XRDC_PDAC_W1_D15ACP(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_PDAC_W1_D15ACP_SHIFT)) & XRDC_PDAC_W1_D15ACP_MASK)
+
+#define XRDC_PDAC_W1_LK2_MASK                    (0x60000000U)
+#define XRDC_PDAC_W1_LK2_SHIFT                   (29U)
+#define XRDC_PDAC_W1_LK2_WIDTH                   (2U)
+#define XRDC_PDAC_W1_LK2(x)                      (((uint32_t)(((uint32_t)(x)) << XRDC_PDAC_W1_LK2_SHIFT)) & XRDC_PDAC_W1_LK2_MASK)
+
+#define XRDC_PDAC_W1_VLD_MASK                    (0x80000000U)
+#define XRDC_PDAC_W1_VLD_SHIFT                   (31U)
+#define XRDC_PDAC_W1_VLD_WIDTH                   (1U)
+#define XRDC_PDAC_W1_VLD(x)                      (((uint32_t)(((uint32_t)(x)) << XRDC_PDAC_W1_VLD_SHIFT)) & XRDC_PDAC_W1_VLD_MASK)
+/*! @} */
+
+/*! @name XRDC_MRGD_W0 - Memory Region Descriptor Word 0 */
+/*! @{ */
+
+#define XRDC_XRDC_MRGD_W0_SRTADDR_MASK           (0xFFFFFFFEU)
+#define XRDC_XRDC_MRGD_W0_SRTADDR_SHIFT          (1U)
+#define XRDC_XRDC_MRGD_W0_SRTADDR_WIDTH          (31U)
+#define XRDC_XRDC_MRGD_W0_SRTADDR(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_XRDC_MRGD_W0_SRTADDR_SHIFT)) & XRDC_XRDC_MRGD_W0_SRTADDR_MASK)
+/*! @} */
+
+/*! @name XRDC_MRGD_W1 - Memory Region Descriptor Word 1 */
+/*! @{ */
+
+#define XRDC_XRDC_MRGD_W1_ENDADDR_MASK           (0xFFFFFFFEU)
+#define XRDC_XRDC_MRGD_W1_ENDADDR_SHIFT          (1U)
+#define XRDC_XRDC_MRGD_W1_ENDADDR_WIDTH          (31U)
+#define XRDC_XRDC_MRGD_W1_ENDADDR(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_XRDC_MRGD_W1_ENDADDR_SHIFT)) & XRDC_XRDC_MRGD_W1_ENDADDR_MASK)
+/*! @} */
+
+/*! @name XRDC_MRGD_W2 - Memory Region Descriptor Word 2 */
+/*! @{ */
+
+#define XRDC_XRDC_MRGD_W2_D0ACP_MASK             (0x7U)
+#define XRDC_XRDC_MRGD_W2_D0ACP_SHIFT            (0U)
+#define XRDC_XRDC_MRGD_W2_D0ACP_WIDTH            (3U)
+#define XRDC_XRDC_MRGD_W2_D0ACP(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_XRDC_MRGD_W2_D0ACP_SHIFT)) & XRDC_XRDC_MRGD_W2_D0ACP_MASK)
+
+#define XRDC_XRDC_MRGD_W2_D1ACP_MASK             (0x38U)
+#define XRDC_XRDC_MRGD_W2_D1ACP_SHIFT            (3U)
+#define XRDC_XRDC_MRGD_W2_D1ACP_WIDTH            (3U)
+#define XRDC_XRDC_MRGD_W2_D1ACP(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_XRDC_MRGD_W2_D1ACP_SHIFT)) & XRDC_XRDC_MRGD_W2_D1ACP_MASK)
+
+#define XRDC_XRDC_MRGD_W2_D2ACP_MASK             (0x1C0U)
+#define XRDC_XRDC_MRGD_W2_D2ACP_SHIFT            (6U)
+#define XRDC_XRDC_MRGD_W2_D2ACP_WIDTH            (3U)
+#define XRDC_XRDC_MRGD_W2_D2ACP(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_XRDC_MRGD_W2_D2ACP_SHIFT)) & XRDC_XRDC_MRGD_W2_D2ACP_MASK)
+
+#define XRDC_XRDC_MRGD_W2_D3ACP_MASK             (0xE00U)
+#define XRDC_XRDC_MRGD_W2_D3ACP_SHIFT            (9U)
+#define XRDC_XRDC_MRGD_W2_D3ACP_WIDTH            (3U)
+#define XRDC_XRDC_MRGD_W2_D3ACP(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_XRDC_MRGD_W2_D3ACP_SHIFT)) & XRDC_XRDC_MRGD_W2_D3ACP_MASK)
+
+#define XRDC_XRDC_MRGD_W2_D4ACP_MASK             (0x7000U)
+#define XRDC_XRDC_MRGD_W2_D4ACP_SHIFT            (12U)
+#define XRDC_XRDC_MRGD_W2_D4ACP_WIDTH            (3U)
+#define XRDC_XRDC_MRGD_W2_D4ACP(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_XRDC_MRGD_W2_D4ACP_SHIFT)) & XRDC_XRDC_MRGD_W2_D4ACP_MASK)
+
+#define XRDC_XRDC_MRGD_W2_D5ACP_MASK             (0x38000U)
+#define XRDC_XRDC_MRGD_W2_D5ACP_SHIFT            (15U)
+#define XRDC_XRDC_MRGD_W2_D5ACP_WIDTH            (3U)
+#define XRDC_XRDC_MRGD_W2_D5ACP(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_XRDC_MRGD_W2_D5ACP_SHIFT)) & XRDC_XRDC_MRGD_W2_D5ACP_MASK)
+
+#define XRDC_XRDC_MRGD_W2_D6ACP_MASK             (0x1C0000U)
+#define XRDC_XRDC_MRGD_W2_D6ACP_SHIFT            (18U)
+#define XRDC_XRDC_MRGD_W2_D6ACP_WIDTH            (3U)
+#define XRDC_XRDC_MRGD_W2_D6ACP(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_XRDC_MRGD_W2_D6ACP_SHIFT)) & XRDC_XRDC_MRGD_W2_D6ACP_MASK)
+
+#define XRDC_XRDC_MRGD_W2_D7ACP_MASK             (0xE00000U)
+#define XRDC_XRDC_MRGD_W2_D7ACP_SHIFT            (21U)
+#define XRDC_XRDC_MRGD_W2_D7ACP_WIDTH            (3U)
+#define XRDC_XRDC_MRGD_W2_D7ACP(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_XRDC_MRGD_W2_D7ACP_SHIFT)) & XRDC_XRDC_MRGD_W2_D7ACP_MASK)
+
+#define XRDC_XRDC_MRGD_W2_SNUM_MASK              (0xF000000U)
+#define XRDC_XRDC_MRGD_W2_SNUM_SHIFT             (24U)
+#define XRDC_XRDC_MRGD_W2_SNUM_WIDTH             (4U)
+#define XRDC_XRDC_MRGD_W2_SNUM(x)                (((uint32_t)(((uint32_t)(x)) << XRDC_XRDC_MRGD_W2_SNUM_SHIFT)) & XRDC_XRDC_MRGD_W2_SNUM_MASK)
+
+#define XRDC_XRDC_MRGD_W2_SE_MASK                (0x40000000U)
+#define XRDC_XRDC_MRGD_W2_SE_SHIFT               (30U)
+#define XRDC_XRDC_MRGD_W2_SE_WIDTH               (1U)
+#define XRDC_XRDC_MRGD_W2_SE(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_XRDC_MRGD_W2_SE_SHIFT)) & XRDC_XRDC_MRGD_W2_SE_MASK)
+/*! @} */
+
+/*! @name XRDC_MRGD_W3 - Memory Region Descriptor Word 3 */
+/*! @{ */
+
+#define XRDC_XRDC_MRGD_W3_D8ACP_MASK             (0x7U)
+#define XRDC_XRDC_MRGD_W3_D8ACP_SHIFT            (0U)
+#define XRDC_XRDC_MRGD_W3_D8ACP_WIDTH            (3U)
+#define XRDC_XRDC_MRGD_W3_D8ACP(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_XRDC_MRGD_W3_D8ACP_SHIFT)) & XRDC_XRDC_MRGD_W3_D8ACP_MASK)
+
+#define XRDC_XRDC_MRGD_W3_D9ACP_MASK             (0x38U)
+#define XRDC_XRDC_MRGD_W3_D9ACP_SHIFT            (3U)
+#define XRDC_XRDC_MRGD_W3_D9ACP_WIDTH            (3U)
+#define XRDC_XRDC_MRGD_W3_D9ACP(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_XRDC_MRGD_W3_D9ACP_SHIFT)) & XRDC_XRDC_MRGD_W3_D9ACP_MASK)
+
+#define XRDC_XRDC_MRGD_W3_D10ACP_MASK            (0x1C0U)
+#define XRDC_XRDC_MRGD_W3_D10ACP_SHIFT           (6U)
+#define XRDC_XRDC_MRGD_W3_D10ACP_WIDTH           (3U)
+#define XRDC_XRDC_MRGD_W3_D10ACP(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_XRDC_MRGD_W3_D10ACP_SHIFT)) & XRDC_XRDC_MRGD_W3_D10ACP_MASK)
+
+#define XRDC_XRDC_MRGD_W3_D11ACP_MASK            (0xE00U)
+#define XRDC_XRDC_MRGD_W3_D11ACP_SHIFT           (9U)
+#define XRDC_XRDC_MRGD_W3_D11ACP_WIDTH           (3U)
+#define XRDC_XRDC_MRGD_W3_D11ACP(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_XRDC_MRGD_W3_D11ACP_SHIFT)) & XRDC_XRDC_MRGD_W3_D11ACP_MASK)
+
+#define XRDC_XRDC_MRGD_W3_D12ACP_MASK            (0x7000U)
+#define XRDC_XRDC_MRGD_W3_D12ACP_SHIFT           (12U)
+#define XRDC_XRDC_MRGD_W3_D12ACP_WIDTH           (3U)
+#define XRDC_XRDC_MRGD_W3_D12ACP(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_XRDC_MRGD_W3_D12ACP_SHIFT)) & XRDC_XRDC_MRGD_W3_D12ACP_MASK)
+
+#define XRDC_XRDC_MRGD_W3_D13ACP_MASK            (0x38000U)
+#define XRDC_XRDC_MRGD_W3_D13ACP_SHIFT           (15U)
+#define XRDC_XRDC_MRGD_W3_D13ACP_WIDTH           (3U)
+#define XRDC_XRDC_MRGD_W3_D13ACP(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_XRDC_MRGD_W3_D13ACP_SHIFT)) & XRDC_XRDC_MRGD_W3_D13ACP_MASK)
+
+#define XRDC_XRDC_MRGD_W3_D14ACP_MASK            (0x1C0000U)
+#define XRDC_XRDC_MRGD_W3_D14ACP_SHIFT           (18U)
+#define XRDC_XRDC_MRGD_W3_D14ACP_WIDTH           (3U)
+#define XRDC_XRDC_MRGD_W3_D14ACP(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_XRDC_MRGD_W3_D14ACP_SHIFT)) & XRDC_XRDC_MRGD_W3_D14ACP_MASK)
+
+#define XRDC_XRDC_MRGD_W3_D15ACP_MASK            (0xE00000U)
+#define XRDC_XRDC_MRGD_W3_D15ACP_SHIFT           (21U)
+#define XRDC_XRDC_MRGD_W3_D15ACP_WIDTH           (3U)
+#define XRDC_XRDC_MRGD_W3_D15ACP(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_XRDC_MRGD_W3_D15ACP_SHIFT)) & XRDC_XRDC_MRGD_W3_D15ACP_MASK)
+
+#define XRDC_XRDC_MRGD_W3_LK2_MASK               (0x60000000U)
+#define XRDC_XRDC_MRGD_W3_LK2_SHIFT              (29U)
+#define XRDC_XRDC_MRGD_W3_LK2_WIDTH              (2U)
+#define XRDC_XRDC_MRGD_W3_LK2(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_XRDC_MRGD_W3_LK2_SHIFT)) & XRDC_XRDC_MRGD_W3_LK2_MASK)
+
+#define XRDC_XRDC_MRGD_W3_VLD_MASK               (0x80000000U)
+#define XRDC_XRDC_MRGD_W3_VLD_SHIFT              (31U)
+#define XRDC_XRDC_MRGD_W3_VLD_WIDTH              (1U)
+#define XRDC_XRDC_MRGD_W3_VLD(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_XRDC_MRGD_W3_VLD_SHIFT)) & XRDC_XRDC_MRGD_W3_VLD_MASK)
+/*! @} */
+
+/*!
+ * @}
+ */ /* end of group XRDC_Register_Masks */
+
+/*!
+ * @}
+ */ /* end of group XRDC_Peripheral_Access_Layer */
+
+/*###############################################################################################################################
+    FUNCTIONS
+#################################################################################################################################
+*/
+void xrdc_init(void);
+
+#endif  /* #if !defined(S32G399A_XRDC_H_) */
diff --git a/plat/nxp/s32/s32cc/include/s32cc_xrdc_0.h b/plat/nxp/s32/s32cc/include/s32cc_xrdc_0.h
new file mode 100644
index 000000000..306c36017
--- /dev/null
+++ b/plat/nxp/s32/s32cc/include/s32cc_xrdc_0.h
@@ -0,0 +1,5412 @@
+/*
+** ###################################################################
+**     Processor:           S32G399A_M7
+**     Compiler:            Keil ARM C/C++ Compiler
+**     Reference manual:    S32G3xx RM Rev.4
+**     Version:             rev. 3.0, 2024-03-20
+**     Build:               b240320
+**
+**     Abstract:
+**         Peripheral Access Layer for S32G399A_M7
+**
+**     Copyright 1997-2016 Freescale Semiconductor, Inc.
+**     Copyright 2016-2024 NXP
+**
+**     NXP Confidential and Proprietary. This software is owned or controlled
+**     by NXP and may only be used strictly in accordance with the applicable
+**     license terms. By expressly accepting such terms or by downloading,
+**     installing, activating and/or otherwise using the software, you are
+**     agreeing that you have read, and that you agree to comply with and are
+**     bound by, such license terms. If you do not agree to be bound by the
+**     applicable license terms, then you may not retain, install, activate
+**     or otherwise use the software.
+**
+**     http:                 www.nxp.com
+**     mail:                 support@nxp.com
+**
+** ###################################################################
+*/
+
+/*!
+ * @file S32G399A_XRDC_0.h
+ * @version 3.0
+ * @date 2024-03-20
+ * @brief Peripheral Access Layer for S32G399A_XRDC_0
+ *
+ * This file contains register definitions and macros for easy access to their
+ * bit fields.
+ *
+ * This file assumes LITTLE endian system.
+ */
+
+/**
+* @page misra_violations MISRA-C:2012 violations
+*
+* @section [global]
+* Violates MISRA 2012 Advisory Rule 2.3, local typedef not referenced
+* The SoC header defines typedef for all modules.
+*
+* @section [global]
+* Violates MISRA 2012 Advisory Rule 2.5, local macro not referenced
+* The SoC header defines macros for all modules and registers.
+*
+* @section [global]
+* Violates MISRA 2012 Advisory Directive 4.9, Function-like macro
+* These are generated macros used for accessing the bit-fields from registers.
+*
+* @section [global]
+* Violates MISRA 2012 Required Rule 5.1, identifier clash
+* The supported compilers use more than 31 significant characters for identifiers.
+*
+* @section [global]
+* Violates MISRA 2012 Required Rule 5.2, identifier clash
+* The supported compilers use more than 31 significant characters for identifiers.
+*
+* @section [global]
+* Violates MISRA 2012 Required Rule 5.4, identifier clash
+* The supported compilers use more than 31 significant characters for identifiers.
+*
+* @section [global]
+* Violates MISRA 2012 Required Rule 5.5, identifier clash
+* The supported compilers use more than 31 significant characters for identifiers.
+*
+* @section [global]
+* Violates MISRA 2012 Required Rule 21.1, defined macro '__I' is reserved to the compiler
+* This type qualifier is needed to ensure correct I/O access and addressing.
+*/
+
+/* Prevention from multiple including the same memory map */
+#if !defined(S32G399A_XRDC_0_H_)  /* Check if memory map has not been already included */
+#define S32G399A_XRDC_0_H_
+
+#include <stdint.h>
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+*   IO Type Qualifiers are used
+*   \li to specify the access to peripheral variables.
+*   \li for automatic generation of peripheral register debug information.
+*/
+#ifndef __IO
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions                 */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions                */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions              */
+#endif
+
+typedef uint32_t uint32;
+typedef uint64_t uint64;
+
+/* ----------------------------------------------------------------------------
+   -- XRDC_0 Peripheral Access Layer
+   ---------------------------------------------------------------------------- */
+
+/*!
+ * @addtogroup XRDC_0_Peripheral_Access_Layer XRDC_0 Peripheral Access Layer
+ * @{
+ */
+
+/** XRDC_0 - Size of Registers Arrays */
+#define XRDC_0_MDAC_COUNT                         24u
+#define XRDC_0_MRC_COUNT                          14u
+#define XRDC_0_DERRLOC_COUNT                      16u
+#define XRDC_0_DERRW0_COUNT                       21u
+#define XRDC_0_PID_COUNT                          24u
+#define XRDC_0_PDACN0_COUNT                       32u
+#define XRDC_0_PDACN1_COUNT                       34u
+#define XRDC_0_PDACN2_COUNT                       34u
+#define XRDC_0_PDACN3_COUNT                       25u
+#define XRDC_0_MRCN_COUNT                         14u
+#define XRDC_0_MRCN_MRGDN_COUNT                   16u
+#define XRDC_0_PDACN4_COUNT                       31u
+
+/** XRDC_0 - Register Layout Typedef */
+typedef struct {
+  __IO uint32_t CR;                                /**< Control, offset: 0x0 */
+  uint8_t RESERVED_0[236];
+  __I  uint32_t HWCFG0;                            /**< Hardware Configuration 0, offset: 0xF0 */
+  __I  uint32_t HWCFG1;                            /**< Hardware Configuration 1, offset: 0xF4 */
+  __I  uint32_t HWCFG2;                            /**< Hardware Configuration 2, offset: 0xF8 */
+  uint8_t RESERVED_1[4];
+  __I  uint8_t MDACFG[XRDC_0_MDAC_COUNT];          /**< Master Domain Assignment Configuration, array offset: 0x100, array step: 0x1 */
+  uint8_t RESERVED_2[40];
+  __I  uint8_t MRCFG[XRDC_0_MRC_COUNT];            /**< Memory Region Configuration, array offset: 0x140, array step: 0x1, valid indices: [0, 2-13] */
+  uint8_t RESERVED_3[178];
+  __I  uint32_t DERRLOC[XRDC_0_DERRLOC_COUNT];     /**< Domain Error Location, array offset: 0x200, array step: 0x4 */
+  uint8_t RESERVED_4[448];
+  struct XRDC_0_DERRW0 {                           /* offset: 0x400, array step: 0x10 */
+    __I  uint32_t DERR_W0;                           /**< Domain Error Word 0, array offset: 0x400, array step: 0x10, valid indices: [0, 2-13, 16-20] */
+    __I  uint32_t DERR_W1;                           /**< Domain Error Word 1, array offset: 0x404, array step: 0x10, valid indices: [0, 2-13, 16-20] */
+    __I  uint32_t DERR_W2;                           /**< Domain Error Word 2, array offset: 0x408, array step: 0x10, valid indices: [0, 2-13, 16-20] */
+    __O  uint32_t DERR_W3;                           /**< Domain Error Word 3, array offset: 0x40C, array step: 0x10, valid indices: [0, 2-13, 16-20] */
+  } DERRW0[XRDC_0_DERRW0_COUNT];
+  uint8_t RESERVED_5[432];
+  __IO uint32_t PID[XRDC_0_PID_COUNT];             /**< Process Identifier, array offset: 0x700, array step: 0x4, valid indices: [0-1, 8-10, 16-18, 22-23] */
+  uint8_t RESERVED_6[160];
+  __IO uint32_t MDA_W0_0_DFMT0;                    /**< Master Domain Assignment, offset: 0x800 */
+  __IO uint32_t MDA_W1_0_DFMT0;                    /**< Master Domain Assignment, offset: 0x804 */
+  __IO uint32_t MDA_W2_0_DFMT0;                    /**< Master Domain Assignment, offset: 0x808 */
+  __IO uint32_t MDA_W3_0_DFMT0;                    /**< Master Domain Assignment, offset: 0x80C */
+  __IO uint32_t MDA_W4_0_DFMT0;                    /**< Master Domain Assignment, offset: 0x810 */
+  __IO uint32_t MDA_W5_0_DFMT0;                    /**< Master Domain Assignment, offset: 0x814 */
+  __IO uint32_t MDA_W6_0_DFMT0;                    /**< Master Domain Assignment, offset: 0x818 */
+  __IO uint32_t MDA_W7_0_DFMT0;                    /**< Master Domain Assignment, offset: 0x81C */
+  __IO uint32_t MDA_W0_1_DFMT0;                    /**< Master Domain Assignment, offset: 0x820 */
+  __IO uint32_t MDA_W1_1_DFMT0;                    /**< Master Domain Assignment, offset: 0x824 */
+  __IO uint32_t MDA_W2_1_DFMT0;                    /**< Master Domain Assignment, offset: 0x828 */
+  __IO uint32_t MDA_W3_1_DFMT0;                    /**< Master Domain Assignment, offset: 0x82C */
+  __IO uint32_t MDA_W4_1_DFMT0;                    /**< Master Domain Assignment, offset: 0x830 */
+  __IO uint32_t MDA_W5_1_DFMT0;                    /**< Master Domain Assignment, offset: 0x834 */
+  __IO uint32_t MDA_W6_1_DFMT0;                    /**< Master Domain Assignment, offset: 0x838 */
+  __IO uint32_t MDA_W7_1_DFMT0;                    /**< Master Domain Assignment, offset: 0x83C */
+  __IO uint32_t MDA_W0_2_DFMT1;                    /**< Master Domain Assignment, offset: 0x840 */
+  uint8_t RESERVED_7[28];
+  __IO uint32_t MDA_W0_3_DFMT1;                    /**< Master Domain Assignment, offset: 0x860 */
+  uint8_t RESERVED_8[28];
+  __IO uint32_t MDA_W0_4_DFMT1;                    /**< Master Domain Assignment, offset: 0x880 */
+  uint8_t RESERVED_9[28];
+  __IO uint32_t MDA_W0_5_DFMT1;                    /**< Master Domain Assignment, offset: 0x8A0 */
+  uint8_t RESERVED_10[28];
+  __IO uint32_t MDA_W0_6_DFMT1;                    /**< Master Domain Assignment, offset: 0x8C0 */
+  uint8_t RESERVED_11[28];
+  __IO uint32_t MDA_W0_7_DFMT1;                    /**< Master Domain Assignment, offset: 0x8E0 */
+  uint8_t RESERVED_12[28];
+  __IO uint32_t MDA_W0_8_DFMT0;                    /**< Master Domain Assignment, offset: 0x900 */
+  __IO uint32_t MDA_W1_8_DFMT0;                    /**< Master Domain Assignment, offset: 0x904 */
+  __IO uint32_t MDA_W2_8_DFMT0;                    /**< Master Domain Assignment, offset: 0x908 */
+  __IO uint32_t MDA_W3_8_DFMT0;                    /**< Master Domain Assignment, offset: 0x90C */
+  __IO uint32_t MDA_W4_8_DFMT0;                    /**< Master Domain Assignment, offset: 0x910 */
+  __IO uint32_t MDA_W5_8_DFMT0;                    /**< Master Domain Assignment, offset: 0x914 */
+  __IO uint32_t MDA_W6_8_DFMT0;                    /**< Master Domain Assignment, offset: 0x918 */
+  __IO uint32_t MDA_W7_8_DFMT0;                    /**< Master Domain Assignment, offset: 0x91C */
+  __IO uint32_t MDA_W0_9_DFMT0;                    /**< Master Domain Assignment, offset: 0x920 */
+  __IO uint32_t MDA_W1_9_DFMT0;                    /**< Master Domain Assignment, offset: 0x924 */
+  __IO uint32_t MDA_W2_9_DFMT0;                    /**< Master Domain Assignment, offset: 0x928 */
+  __IO uint32_t MDA_W3_9_DFMT0;                    /**< Master Domain Assignment, offset: 0x92C */
+  __IO uint32_t MDA_W4_9_DFMT0;                    /**< Master Domain Assignment, offset: 0x930 */
+  __IO uint32_t MDA_W5_9_DFMT0;                    /**< Master Domain Assignment, offset: 0x934 */
+  __IO uint32_t MDA_W6_9_DFMT0;                    /**< Master Domain Assignment, offset: 0x938 */
+  __IO uint32_t MDA_W7_9_DFMT0;                    /**< Master Domain Assignment, offset: 0x93C */
+  __IO uint32_t MDA_W0_10_DFMT0;                   /**< Master Domain Assignment, offset: 0x940 */
+  __IO uint32_t MDA_W1_10_DFMT0;                   /**< Master Domain Assignment, offset: 0x944 */
+  __IO uint32_t MDA_W2_10_DFMT0;                   /**< Master Domain Assignment, offset: 0x948 */
+  __IO uint32_t MDA_W3_10_DFMT0;                   /**< Master Domain Assignment, offset: 0x94C */
+  __IO uint32_t MDA_W4_10_DFMT0;                   /**< Master Domain Assignment, offset: 0x950 */
+  __IO uint32_t MDA_W5_10_DFMT0;                   /**< Master Domain Assignment, offset: 0x954 */
+  __IO uint32_t MDA_W6_10_DFMT0;                   /**< Master Domain Assignment, offset: 0x958 */
+  __IO uint32_t MDA_W7_10_DFMT0;                   /**< Master Domain Assignment, offset: 0x95C */
+  __IO uint32_t MDA_W0_11_DFMT1;                   /**< Master Domain Assignment, offset: 0x960 */
+  uint8_t RESERVED_13[28];
+  __IO uint32_t MDA_W0_12_DFMT1;                   /**< Master Domain Assignment, offset: 0x980 */
+  uint8_t RESERVED_14[28];
+  __IO uint32_t MDA_W0_13_DFMT1;                   /**< Master Domain Assignment, offset: 0x9A0 */
+  uint8_t RESERVED_15[28];
+  __IO uint32_t MDA_W0_14_DFMT1;                   /**< Master Domain Assignment, offset: 0x9C0 */
+  uint8_t RESERVED_16[28];
+  __IO uint32_t MDA_W0_15_DFMT1;                   /**< Master Domain Assignment, offset: 0x9E0 */
+  uint8_t RESERVED_17[28];
+  __IO uint32_t MDA_W0_16_DFMT0;                   /**< Master Domain Assignment, offset: 0xA00 */
+  __IO uint32_t MDA_W1_16_DFMT0;                   /**< Master Domain Assignment, offset: 0xA04 */
+  __IO uint32_t MDA_W2_16_DFMT0;                   /**< Master Domain Assignment, offset: 0xA08 */
+  __IO uint32_t MDA_W3_16_DFMT0;                   /**< Master Domain Assignment, offset: 0xA0C */
+  __IO uint32_t MDA_W4_16_DFMT0;                   /**< Master Domain Assignment, offset: 0xA10 */
+  __IO uint32_t MDA_W5_16_DFMT0;                   /**< Master Domain Assignment, offset: 0xA14 */
+  __IO uint32_t MDA_W6_16_DFMT0;                   /**< Master Domain Assignment, offset: 0xA18 */
+  __IO uint32_t MDA_W7_16_DFMT0;                   /**< Master Domain Assignment, offset: 0xA1C */
+  __IO uint32_t MDA_W0_17_DFMT0;                   /**< Master Domain Assignment, offset: 0xA20 */
+  __IO uint32_t MDA_W1_17_DFMT0;                   /**< Master Domain Assignment, offset: 0xA24 */
+  __IO uint32_t MDA_W2_17_DFMT0;                   /**< Master Domain Assignment, offset: 0xA28 */
+  __IO uint32_t MDA_W3_17_DFMT0;                   /**< Master Domain Assignment, offset: 0xA2C */
+  __IO uint32_t MDA_W4_17_DFMT0;                   /**< Master Domain Assignment, offset: 0xA30 */
+  __IO uint32_t MDA_W5_17_DFMT0;                   /**< Master Domain Assignment, offset: 0xA34 */
+  __IO uint32_t MDA_W6_17_DFMT0;                   /**< Master Domain Assignment, offset: 0xA38 */
+  __IO uint32_t MDA_W7_17_DFMT0;                   /**< Master Domain Assignment, offset: 0xA3C */
+  __IO uint32_t MDA_W0_18_DFMT0;                   /**< Master Domain Assignment, offset: 0xA40 */
+  __IO uint32_t MDA_W1_18_DFMT0;                   /**< Master Domain Assignment, offset: 0xA44 */
+  __IO uint32_t MDA_W2_18_DFMT0;                   /**< Master Domain Assignment, offset: 0xA48 */
+  __IO uint32_t MDA_W3_18_DFMT0;                   /**< Master Domain Assignment, offset: 0xA4C */
+  __IO uint32_t MDA_W4_18_DFMT0;                   /**< Master Domain Assignment, offset: 0xA50 */
+  __IO uint32_t MDA_W5_18_DFMT0;                   /**< Master Domain Assignment, offset: 0xA54 */
+  __IO uint32_t MDA_W6_18_DFMT0;                   /**< Master Domain Assignment, offset: 0xA58 */
+  __IO uint32_t MDA_W7_18_DFMT0;                   /**< Master Domain Assignment, offset: 0xA5C */
+  __IO uint32_t MDA_W0_19_DFMT1;                   /**< Master Domain Assignment, offset: 0xA60 */
+  uint8_t RESERVED_18[28];
+  __IO uint32_t MDA_W0_20_DFMT1;                   /**< Master Domain Assignment, offset: 0xA80 */
+  uint8_t RESERVED_19[28];
+  __IO uint32_t MDA_W0_21_DFMT1;                   /**< Master Domain Assignment, offset: 0xAA0 */
+  uint8_t RESERVED_20[28];
+  __IO uint32_t MDA_W0_22_DFMT0;                   /**< Master Domain Assignment, offset: 0xAC0 */
+  __IO uint32_t MDA_W1_22_DFMT0;                   /**< Master Domain Assignment, offset: 0xAC4 */
+  __IO uint32_t MDA_W2_22_DFMT0;                   /**< Master Domain Assignment, offset: 0xAC8 */
+  __IO uint32_t MDA_W3_22_DFMT0;                   /**< Master Domain Assignment, offset: 0xACC */
+  __IO uint32_t MDA_W4_22_DFMT0;                   /**< Master Domain Assignment, offset: 0xAD0 */
+  __IO uint32_t MDA_W5_22_DFMT0;                   /**< Master Domain Assignment, offset: 0xAD4 */
+  __IO uint32_t MDA_W6_22_DFMT0;                   /**< Master Domain Assignment, offset: 0xAD8 */
+  __IO uint32_t MDA_W7_22_DFMT0;                   /**< Master Domain Assignment, offset: 0xADC */
+  __IO uint32_t MDA_W0_23_DFMT0;                   /**< Master Domain Assignment, offset: 0xAE0 */
+  __IO uint32_t MDA_W1_23_DFMT0;                   /**< Master Domain Assignment, offset: 0xAE4 */
+  __IO uint32_t MDA_W2_23_DFMT0;                   /**< Master Domain Assignment, offset: 0xAE8 */
+  __IO uint32_t MDA_W3_23_DFMT0;                   /**< Master Domain Assignment, offset: 0xAEC */
+  __IO uint32_t MDA_W4_23_DFMT0;                   /**< Master Domain Assignment, offset: 0xAF0 */
+  __IO uint32_t MDA_W5_23_DFMT0;                   /**< Master Domain Assignment, offset: 0xAF4 */
+  __IO uint32_t MDA_W6_23_DFMT0;                   /**< Master Domain Assignment, offset: 0xAF8 */
+  __IO uint32_t MDA_W7_23_DFMT0;                   /**< Master Domain Assignment, offset: 0xAFC */
+  uint8_t RESERVED_21[1280];
+  struct XRDC_0_PDACN0 {                           /* offset: 0x1000, array step: 0x8 */
+    __IO uint32_t PDAC_W0;                           /**< Peripheral Domain Access Control Word 0, array offset: 0x1000, array step: 0x8 */
+    __IO uint32_t PDAC_W1;                           /**< Peripheral Domain Access Control Word 1, array offset: 0x1004, array step: 0x8 */
+  } PDACN0[XRDC_0_PDACN0_COUNT];
+  uint8_t RESERVED_22[768];
+  struct XRDC_0_PDACN1 {                           /* offset: 0x1400, array step: 0x8 */
+    __IO uint32_t PDAC_W0;                           /**< Peripheral Domain Access Control Word 0, array offset: 0x1400, array step: 0x8 */
+    __IO uint32_t PDAC_W1;                           /**< Peripheral Domain Access Control Word 1, array offset: 0x1404, array step: 0x8 */
+  } PDACN1[XRDC_0_PDACN1_COUNT];
+  uint8_t RESERVED_23[752];
+  struct XRDC_0_PDACN2 {                           /* offset: 0x1800, array step: 0x8 */
+    __IO uint32_t PDAC_W0;                           /**< Peripheral Domain Access Control Word 0, array offset: 0x1800, array step: 0x8 */
+    __IO uint32_t PDAC_W1;                           /**< Peripheral Domain Access Control Word 1, array offset: 0x1804, array step: 0x8 */
+  } PDACN2[XRDC_0_PDACN2_COUNT];
+  uint8_t RESERVED_24[752];
+  struct XRDC_0_PDACN3 {                           /* offset: 0x1C00, array step: 0x8 */
+    __IO uint32_t PDAC_W0;                           /**< Peripheral Domain Access Control Word 0, array offset: 0x1C00, array step: 0x8, valid indices: [0-1, 3-5, 16-17, 22-24] */
+    __IO uint32_t PDAC_W1;                           /**< Peripheral Domain Access Control Word 1, array offset: 0x1C04, array step: 0x8, valid indices: [0-1, 3-5, 16-17, 22-24] */
+  } PDACN3[XRDC_0_PDACN3_COUNT];
+  uint8_t RESERVED_25[824];
+  struct XRDC_0_MRGDN {                            /* offset: 0x2000, array step: index*0x200, index2*0x20 */
+    __IO uint32_t XRDC_MRGD_W0;                      /**< Memory Region Descriptor Word 0, array offset: 0x2000, array step: index*0x200, index2*0x20, valid indices: [0][0-15], [2][0-15], [3][0-15], [4][0-15], [5][0-15], [6][0-15], [7][0-15], [8][0-15], [9][0-15], [10][0-15], [11][0-11], [12][0-3], [13][0-15] */
+    __IO uint32_t XRDC_MRGD_W1;                      /**< Memory Region Descriptor Word 1, array offset: 0x2004, array step: index*0x200, index2*0x20, valid indices: [0][0-15], [2][0-15], [3][0-15], [4][0-15], [5][0-15], [6][0-15], [7][0-15], [8][0-15], [9][0-15], [10][0-15], [11][0-11], [12][0-3], [13][0-15] */
+    __IO uint32_t XRDC_MRGD_W2;                      /**< Memory Region Descriptor Word 2, array offset: 0x2008, array step: index*0x200, index2*0x20, valid indices: [0][0-15], [2][0-15], [3][0-15], [4][0-15], [5][0-15], [6][0-15], [7][0-15], [8][0-15], [9][0-15], [10][0-15], [11][0-11], [12][0-3], [13][0-15] */
+    __IO uint32_t XRDC_MRGD_W3;                      /**< Memory Region Descriptor Word 3, array offset: 0x200C, array step: index*0x200, index2*0x20, valid indices: [0][0-15], [2][0-15], [3][0-15], [4][0-15], [5][0-15], [6][0-15], [7][0-15], [8][0-15], [9][0-15], [10][0-15], [11][0-11], [12][0-3], [13][0-15] */
+    uint8_t RESERVED_0[16];
+  } MRGDN[XRDC_0_MRCN_COUNT][XRDC_0_MRCN_MRGDN_COUNT];
+  uint8_t RESERVED_26[1024];
+  struct XRDC_0_PDACN4 {                           /* offset: 0x4000, array step: 0x8 */
+    __IO uint32_t PDAC_W0;                           /**< Peripheral Domain Access Control Word 0, array offset: 0x4000, array step: 0x8, valid indices: [0-3, 8-11, 15-26, 29-30] */
+    __IO uint32_t PDAC_W1;                           /**< Peripheral Domain Access Control Word 1, array offset: 0x4004, array step: 0x8, valid indices: [0-3, 8-11, 15-26, 29-30] */
+  } PDACN4[XRDC_0_PDACN4_COUNT];
+} XRDC_0_Type, *XRDC_0_MemMapPtr;
+
+/** Number of instances of the XRDC_0 module. */
+#define XRDC_0_INSTANCE_COUNT                    (1u)
+
+/* XRDC_0 - Peripheral instance base addresses */
+/** Peripheral XRDC_0 base address */
+#define IP_XRDC_0_BASE                           (0x401A4000u)
+/** Peripheral XRDC_0 base pointer */
+#define IP_XRDC_0                                ((XRDC_0_Type *)IP_XRDC_0_BASE)
+/** Array initializer of XRDC_0 peripheral base addresses */
+#define IP_XRDC_0_BASE_ADDRS                     { IP_XRDC_0_BASE }
+/** Array initializer of XRDC_0 peripheral base pointers */
+#define IP_XRDC_0_BASE_PTRS                      { IP_XRDC_0 }
+
+/* ----------------------------------------------------------------------------
+   -- XRDC_0 Register Masks
+   ---------------------------------------------------------------------------- */
+
+/*!
+ * @addtogroup XRDC_0_Register_Masks XRDC_0 Register Masks
+ * @{
+ */
+
+/*! @name CR - Control */
+/*! @{ */
+
+#define XRDC_0_CR_GVLD_MASK                      (0x1U)
+#define XRDC_0_CR_GVLD_SHIFT                     (0U)
+#define XRDC_0_CR_GVLD_WIDTH                     (1U)
+#define XRDC_0_CR_GVLD(x)                        (((uint32_t)(((uint32_t)(x)) << XRDC_0_CR_GVLD_SHIFT)) & XRDC_0_CR_GVLD_MASK)
+
+#define XRDC_0_CR_HRL_MASK                       (0x1EU)
+#define XRDC_0_CR_HRL_SHIFT                      (1U)
+#define XRDC_0_CR_HRL_WIDTH                      (4U)
+#define XRDC_0_CR_HRL(x)                         (((uint32_t)(((uint32_t)(x)) << XRDC_0_CR_HRL_SHIFT)) & XRDC_0_CR_HRL_MASK)
+
+#define XRDC_0_CR_MRF_MASK                       (0x80U)
+#define XRDC_0_CR_MRF_SHIFT                      (7U)
+#define XRDC_0_CR_MRF_WIDTH                      (1U)
+#define XRDC_0_CR_MRF(x)                         (((uint32_t)(((uint32_t)(x)) << XRDC_0_CR_MRF_SHIFT)) & XRDC_0_CR_MRF_MASK)
+
+#define XRDC_0_CR_VAW_MASK                       (0x100U)
+#define XRDC_0_CR_VAW_SHIFT                      (8U)
+#define XRDC_0_CR_VAW_WIDTH                      (1U)
+#define XRDC_0_CR_VAW(x)                         (((uint32_t)(((uint32_t)(x)) << XRDC_0_CR_VAW_SHIFT)) & XRDC_0_CR_VAW_MASK)
+
+#define XRDC_0_CR_LK1_MASK                       (0x40000000U)
+#define XRDC_0_CR_LK1_SHIFT                      (30U)
+#define XRDC_0_CR_LK1_WIDTH                      (1U)
+#define XRDC_0_CR_LK1(x)                         (((uint32_t)(((uint32_t)(x)) << XRDC_0_CR_LK1_SHIFT)) & XRDC_0_CR_LK1_MASK)
+/*! @} */
+
+/*! @name HWCFG0 - Hardware Configuration 0 */
+/*! @{ */
+
+#define XRDC_0_HWCFG0_NDID_MASK                  (0xFFU)
+#define XRDC_0_HWCFG0_NDID_SHIFT                 (0U)
+#define XRDC_0_HWCFG0_NDID_WIDTH                 (8U)
+#define XRDC_0_HWCFG0_NDID(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG0_NDID_SHIFT)) & XRDC_0_HWCFG0_NDID_MASK)
+
+#define XRDC_0_HWCFG0_NMSTR_MASK                 (0xFF00U)
+#define XRDC_0_HWCFG0_NMSTR_SHIFT                (8U)
+#define XRDC_0_HWCFG0_NMSTR_WIDTH                (8U)
+#define XRDC_0_HWCFG0_NMSTR(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG0_NMSTR_SHIFT)) & XRDC_0_HWCFG0_NMSTR_MASK)
+
+#define XRDC_0_HWCFG0_NMRC_MASK                  (0xFF0000U)
+#define XRDC_0_HWCFG0_NMRC_SHIFT                 (16U)
+#define XRDC_0_HWCFG0_NMRC_WIDTH                 (8U)
+#define XRDC_0_HWCFG0_NMRC(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG0_NMRC_SHIFT)) & XRDC_0_HWCFG0_NMRC_MASK)
+
+#define XRDC_0_HWCFG0_NPAC_MASK                  (0xF000000U)
+#define XRDC_0_HWCFG0_NPAC_SHIFT                 (24U)
+#define XRDC_0_HWCFG0_NPAC_WIDTH                 (4U)
+#define XRDC_0_HWCFG0_NPAC(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG0_NPAC_SHIFT)) & XRDC_0_HWCFG0_NPAC_MASK)
+
+#define XRDC_0_HWCFG0_MID_MASK                   (0xF0000000U)
+#define XRDC_0_HWCFG0_MID_SHIFT                  (28U)
+#define XRDC_0_HWCFG0_MID_WIDTH                  (4U)
+#define XRDC_0_HWCFG0_MID(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG0_MID_SHIFT)) & XRDC_0_HWCFG0_MID_MASK)
+/*! @} */
+
+/*! @name HWCFG1 - Hardware Configuration 1 */
+/*! @{ */
+
+#define XRDC_0_HWCFG1_DID_MASK                   (0xFU)
+#define XRDC_0_HWCFG1_DID_SHIFT                  (0U)
+#define XRDC_0_HWCFG1_DID_WIDTH                  (4U)
+#define XRDC_0_HWCFG1_DID(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG1_DID_SHIFT)) & XRDC_0_HWCFG1_DID_MASK)
+/*! @} */
+
+/*! @name HWCFG2 - Hardware Configuration 2 */
+/*! @{ */
+
+#define XRDC_0_HWCFG2_PIDP0_MASK                 (0x1U)
+#define XRDC_0_HWCFG2_PIDP0_SHIFT                (0U)
+#define XRDC_0_HWCFG2_PIDP0_WIDTH                (1U)
+#define XRDC_0_HWCFG2_PIDP0(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP0_SHIFT)) & XRDC_0_HWCFG2_PIDP0_MASK)
+
+#define XRDC_0_HWCFG2_PIDP1_MASK                 (0x2U)
+#define XRDC_0_HWCFG2_PIDP1_SHIFT                (1U)
+#define XRDC_0_HWCFG2_PIDP1_WIDTH                (1U)
+#define XRDC_0_HWCFG2_PIDP1(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP1_SHIFT)) & XRDC_0_HWCFG2_PIDP1_MASK)
+
+#define XRDC_0_HWCFG2_PIDP2_MASK                 (0x4U)
+#define XRDC_0_HWCFG2_PIDP2_SHIFT                (2U)
+#define XRDC_0_HWCFG2_PIDP2_WIDTH                (1U)
+#define XRDC_0_HWCFG2_PIDP2(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP2_SHIFT)) & XRDC_0_HWCFG2_PIDP2_MASK)
+
+#define XRDC_0_HWCFG2_PIDP3_MASK                 (0x8U)
+#define XRDC_0_HWCFG2_PIDP3_SHIFT                (3U)
+#define XRDC_0_HWCFG2_PIDP3_WIDTH                (1U)
+#define XRDC_0_HWCFG2_PIDP3(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP3_SHIFT)) & XRDC_0_HWCFG2_PIDP3_MASK)
+
+#define XRDC_0_HWCFG2_PIDP4_MASK                 (0x10U)
+#define XRDC_0_HWCFG2_PIDP4_SHIFT                (4U)
+#define XRDC_0_HWCFG2_PIDP4_WIDTH                (1U)
+#define XRDC_0_HWCFG2_PIDP4(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP4_SHIFT)) & XRDC_0_HWCFG2_PIDP4_MASK)
+
+#define XRDC_0_HWCFG2_PIDP5_MASK                 (0x20U)
+#define XRDC_0_HWCFG2_PIDP5_SHIFT                (5U)
+#define XRDC_0_HWCFG2_PIDP5_WIDTH                (1U)
+#define XRDC_0_HWCFG2_PIDP5(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP5_SHIFT)) & XRDC_0_HWCFG2_PIDP5_MASK)
+
+#define XRDC_0_HWCFG2_PIDP6_MASK                 (0x40U)
+#define XRDC_0_HWCFG2_PIDP6_SHIFT                (6U)
+#define XRDC_0_HWCFG2_PIDP6_WIDTH                (1U)
+#define XRDC_0_HWCFG2_PIDP6(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP6_SHIFT)) & XRDC_0_HWCFG2_PIDP6_MASK)
+
+#define XRDC_0_HWCFG2_PIDP7_MASK                 (0x80U)
+#define XRDC_0_HWCFG2_PIDP7_SHIFT                (7U)
+#define XRDC_0_HWCFG2_PIDP7_WIDTH                (1U)
+#define XRDC_0_HWCFG2_PIDP7(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP7_SHIFT)) & XRDC_0_HWCFG2_PIDP7_MASK)
+
+#define XRDC_0_HWCFG2_PIDP8_MASK                 (0x100U)
+#define XRDC_0_HWCFG2_PIDP8_SHIFT                (8U)
+#define XRDC_0_HWCFG2_PIDP8_WIDTH                (1U)
+#define XRDC_0_HWCFG2_PIDP8(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP8_SHIFT)) & XRDC_0_HWCFG2_PIDP8_MASK)
+
+#define XRDC_0_HWCFG2_PIDP9_MASK                 (0x200U)
+#define XRDC_0_HWCFG2_PIDP9_SHIFT                (9U)
+#define XRDC_0_HWCFG2_PIDP9_WIDTH                (1U)
+#define XRDC_0_HWCFG2_PIDP9(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP9_SHIFT)) & XRDC_0_HWCFG2_PIDP9_MASK)
+
+#define XRDC_0_HWCFG2_PIDP10_MASK                (0x400U)
+#define XRDC_0_HWCFG2_PIDP10_SHIFT               (10U)
+#define XRDC_0_HWCFG2_PIDP10_WIDTH               (1U)
+#define XRDC_0_HWCFG2_PIDP10(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP10_SHIFT)) & XRDC_0_HWCFG2_PIDP10_MASK)
+
+#define XRDC_0_HWCFG2_PIDP11_MASK                (0x800U)
+#define XRDC_0_HWCFG2_PIDP11_SHIFT               (11U)
+#define XRDC_0_HWCFG2_PIDP11_WIDTH               (1U)
+#define XRDC_0_HWCFG2_PIDP11(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP11_SHIFT)) & XRDC_0_HWCFG2_PIDP11_MASK)
+
+#define XRDC_0_HWCFG2_PIDP12_MASK                (0x1000U)
+#define XRDC_0_HWCFG2_PIDP12_SHIFT               (12U)
+#define XRDC_0_HWCFG2_PIDP12_WIDTH               (1U)
+#define XRDC_0_HWCFG2_PIDP12(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP12_SHIFT)) & XRDC_0_HWCFG2_PIDP12_MASK)
+
+#define XRDC_0_HWCFG2_PIDP13_MASK                (0x2000U)
+#define XRDC_0_HWCFG2_PIDP13_SHIFT               (13U)
+#define XRDC_0_HWCFG2_PIDP13_WIDTH               (1U)
+#define XRDC_0_HWCFG2_PIDP13(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP13_SHIFT)) & XRDC_0_HWCFG2_PIDP13_MASK)
+
+#define XRDC_0_HWCFG2_PIDP14_MASK                (0x4000U)
+#define XRDC_0_HWCFG2_PIDP14_SHIFT               (14U)
+#define XRDC_0_HWCFG2_PIDP14_WIDTH               (1U)
+#define XRDC_0_HWCFG2_PIDP14(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP14_SHIFT)) & XRDC_0_HWCFG2_PIDP14_MASK)
+
+#define XRDC_0_HWCFG2_PIDP15_MASK                (0x8000U)
+#define XRDC_0_HWCFG2_PIDP15_SHIFT               (15U)
+#define XRDC_0_HWCFG2_PIDP15_WIDTH               (1U)
+#define XRDC_0_HWCFG2_PIDP15(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP15_SHIFT)) & XRDC_0_HWCFG2_PIDP15_MASK)
+
+#define XRDC_0_HWCFG2_PIDP16_MASK                (0x10000U)
+#define XRDC_0_HWCFG2_PIDP16_SHIFT               (16U)
+#define XRDC_0_HWCFG2_PIDP16_WIDTH               (1U)
+#define XRDC_0_HWCFG2_PIDP16(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP16_SHIFT)) & XRDC_0_HWCFG2_PIDP16_MASK)
+
+#define XRDC_0_HWCFG2_PIDP17_MASK                (0x20000U)
+#define XRDC_0_HWCFG2_PIDP17_SHIFT               (17U)
+#define XRDC_0_HWCFG2_PIDP17_WIDTH               (1U)
+#define XRDC_0_HWCFG2_PIDP17(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP17_SHIFT)) & XRDC_0_HWCFG2_PIDP17_MASK)
+
+#define XRDC_0_HWCFG2_PIDP18_MASK                (0x40000U)
+#define XRDC_0_HWCFG2_PIDP18_SHIFT               (18U)
+#define XRDC_0_HWCFG2_PIDP18_WIDTH               (1U)
+#define XRDC_0_HWCFG2_PIDP18(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP18_SHIFT)) & XRDC_0_HWCFG2_PIDP18_MASK)
+
+#define XRDC_0_HWCFG2_PIDP19_MASK                (0x80000U)
+#define XRDC_0_HWCFG2_PIDP19_SHIFT               (19U)
+#define XRDC_0_HWCFG2_PIDP19_WIDTH               (1U)
+#define XRDC_0_HWCFG2_PIDP19(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP19_SHIFT)) & XRDC_0_HWCFG2_PIDP19_MASK)
+
+#define XRDC_0_HWCFG2_PIDP20_MASK                (0x100000U)
+#define XRDC_0_HWCFG2_PIDP20_SHIFT               (20U)
+#define XRDC_0_HWCFG2_PIDP20_WIDTH               (1U)
+#define XRDC_0_HWCFG2_PIDP20(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP20_SHIFT)) & XRDC_0_HWCFG2_PIDP20_MASK)
+
+#define XRDC_0_HWCFG2_PIDP21_MASK                (0x200000U)
+#define XRDC_0_HWCFG2_PIDP21_SHIFT               (21U)
+#define XRDC_0_HWCFG2_PIDP21_WIDTH               (1U)
+#define XRDC_0_HWCFG2_PIDP21(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP21_SHIFT)) & XRDC_0_HWCFG2_PIDP21_MASK)
+
+#define XRDC_0_HWCFG2_PIDP22_MASK                (0x400000U)
+#define XRDC_0_HWCFG2_PIDP22_SHIFT               (22U)
+#define XRDC_0_HWCFG2_PIDP22_WIDTH               (1U)
+#define XRDC_0_HWCFG2_PIDP22(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP22_SHIFT)) & XRDC_0_HWCFG2_PIDP22_MASK)
+
+#define XRDC_0_HWCFG2_PIDP23_MASK                (0x800000U)
+#define XRDC_0_HWCFG2_PIDP23_SHIFT               (23U)
+#define XRDC_0_HWCFG2_PIDP23_WIDTH               (1U)
+#define XRDC_0_HWCFG2_PIDP23(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP23_SHIFT)) & XRDC_0_HWCFG2_PIDP23_MASK)
+
+#define XRDC_0_HWCFG2_PIDP24_MASK                (0x1000000U)
+#define XRDC_0_HWCFG2_PIDP24_SHIFT               (24U)
+#define XRDC_0_HWCFG2_PIDP24_WIDTH               (1U)
+#define XRDC_0_HWCFG2_PIDP24(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP24_SHIFT)) & XRDC_0_HWCFG2_PIDP24_MASK)
+
+#define XRDC_0_HWCFG2_PIDP25_MASK                (0x2000000U)
+#define XRDC_0_HWCFG2_PIDP25_SHIFT               (25U)
+#define XRDC_0_HWCFG2_PIDP25_WIDTH               (1U)
+#define XRDC_0_HWCFG2_PIDP25(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP25_SHIFT)) & XRDC_0_HWCFG2_PIDP25_MASK)
+
+#define XRDC_0_HWCFG2_PIDP26_MASK                (0x4000000U)
+#define XRDC_0_HWCFG2_PIDP26_SHIFT               (26U)
+#define XRDC_0_HWCFG2_PIDP26_WIDTH               (1U)
+#define XRDC_0_HWCFG2_PIDP26(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP26_SHIFT)) & XRDC_0_HWCFG2_PIDP26_MASK)
+
+#define XRDC_0_HWCFG2_PIDP27_MASK                (0x8000000U)
+#define XRDC_0_HWCFG2_PIDP27_SHIFT               (27U)
+#define XRDC_0_HWCFG2_PIDP27_WIDTH               (1U)
+#define XRDC_0_HWCFG2_PIDP27(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP27_SHIFT)) & XRDC_0_HWCFG2_PIDP27_MASK)
+
+#define XRDC_0_HWCFG2_PIDP28_MASK                (0x10000000U)
+#define XRDC_0_HWCFG2_PIDP28_SHIFT               (28U)
+#define XRDC_0_HWCFG2_PIDP28_WIDTH               (1U)
+#define XRDC_0_HWCFG2_PIDP28(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP28_SHIFT)) & XRDC_0_HWCFG2_PIDP28_MASK)
+
+#define XRDC_0_HWCFG2_PIDP29_MASK                (0x20000000U)
+#define XRDC_0_HWCFG2_PIDP29_SHIFT               (29U)
+#define XRDC_0_HWCFG2_PIDP29_WIDTH               (1U)
+#define XRDC_0_HWCFG2_PIDP29(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP29_SHIFT)) & XRDC_0_HWCFG2_PIDP29_MASK)
+
+#define XRDC_0_HWCFG2_PIDP30_MASK                (0x40000000U)
+#define XRDC_0_HWCFG2_PIDP30_SHIFT               (30U)
+#define XRDC_0_HWCFG2_PIDP30_WIDTH               (1U)
+#define XRDC_0_HWCFG2_PIDP30(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP30_SHIFT)) & XRDC_0_HWCFG2_PIDP30_MASK)
+
+#define XRDC_0_HWCFG2_PIDP31_MASK                (0x80000000U)
+#define XRDC_0_HWCFG2_PIDP31_SHIFT               (31U)
+#define XRDC_0_HWCFG2_PIDP31_WIDTH               (1U)
+#define XRDC_0_HWCFG2_PIDP31(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_HWCFG2_PIDP31_SHIFT)) & XRDC_0_HWCFG2_PIDP31_MASK)
+/*! @} */
+
+/*! @name MDACFG - Master Domain Assignment Configuration */
+/*! @{ */
+
+#define XRDC_0_MDACFG_NMDAR_MASK                 (0xFU)
+#define XRDC_0_MDACFG_NMDAR_SHIFT                (0U)
+#define XRDC_0_MDACFG_NMDAR_WIDTH                (4U)
+#define XRDC_0_MDACFG_NMDAR(x)                   (((uint8_t)(((uint8_t)(x)) << XRDC_0_MDACFG_NMDAR_SHIFT)) & XRDC_0_MDACFG_NMDAR_MASK)
+
+#define XRDC_0_MDACFG_NCM_MASK                   (0x80U)
+#define XRDC_0_MDACFG_NCM_SHIFT                  (7U)
+#define XRDC_0_MDACFG_NCM_WIDTH                  (1U)
+#define XRDC_0_MDACFG_NCM(x)                     (((uint8_t)(((uint8_t)(x)) << XRDC_0_MDACFG_NCM_SHIFT)) & XRDC_0_MDACFG_NCM_MASK)
+/*! @} */
+
+/*! @name MRCFG - Memory Region Configuration */
+/*! @{ */
+
+#define XRDC_0_MRCFG_NMRGD_MASK                  (0x1FU)
+#define XRDC_0_MRCFG_NMRGD_SHIFT                 (0U)
+#define XRDC_0_MRCFG_NMRGD_WIDTH                 (5U)
+#define XRDC_0_MRCFG_NMRGD(x)                    (((uint8_t)(((uint8_t)(x)) << XRDC_0_MRCFG_NMRGD_SHIFT)) & XRDC_0_MRCFG_NMRGD_MASK)
+/*! @} */
+
+/*! @name DERRLOC - Domain Error Location */
+/*! @{ */
+
+#define XRDC_0_DERRLOC_MRCINST_MASK              (0xFFFFU)
+#define XRDC_0_DERRLOC_MRCINST_SHIFT             (0U)
+#define XRDC_0_DERRLOC_MRCINST_WIDTH             (16U)
+#define XRDC_0_DERRLOC_MRCINST(x)                (((uint32_t)(((uint32_t)(x)) << XRDC_0_DERRLOC_MRCINST_SHIFT)) & XRDC_0_DERRLOC_MRCINST_MASK)
+
+#define XRDC_0_DERRLOC_PACINST_MASK              (0xFF0000U)
+#define XRDC_0_DERRLOC_PACINST_SHIFT             (16U)
+#define XRDC_0_DERRLOC_PACINST_WIDTH             (8U)
+#define XRDC_0_DERRLOC_PACINST(x)                (((uint32_t)(((uint32_t)(x)) << XRDC_0_DERRLOC_PACINST_SHIFT)) & XRDC_0_DERRLOC_PACINST_MASK)
+/*! @} */
+
+/*! @name DERR_W0 - Domain Error Word 0 */
+/*! @{ */
+
+#define XRDC_0_DERR_W0_EADDR_MASK                (0xFFFFFFFFU)
+#define XRDC_0_DERR_W0_EADDR_SHIFT               (0U)
+#define XRDC_0_DERR_W0_EADDR_WIDTH               (32U)
+#define XRDC_0_DERR_W0_EADDR(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_DERR_W0_EADDR_SHIFT)) & XRDC_0_DERR_W0_EADDR_MASK)
+/*! @} */
+
+/*! @name DERR_W1 - Domain Error Word 1 */
+/*! @{ */
+
+#define XRDC_0_DERR_W1_EDID_MASK                 (0xFU)
+#define XRDC_0_DERR_W1_EDID_SHIFT                (0U)
+#define XRDC_0_DERR_W1_EDID_WIDTH                (4U)
+#define XRDC_0_DERR_W1_EDID(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_0_DERR_W1_EDID_SHIFT)) & XRDC_0_DERR_W1_EDID_MASK)
+
+#define XRDC_0_DERR_W1_EATR_MASK                 (0x700U)
+#define XRDC_0_DERR_W1_EATR_SHIFT                (8U)
+#define XRDC_0_DERR_W1_EATR_WIDTH                (3U)
+#define XRDC_0_DERR_W1_EATR(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_0_DERR_W1_EATR_SHIFT)) & XRDC_0_DERR_W1_EATR_MASK)
+
+#define XRDC_0_DERR_W1_ERW_MASK                  (0x800U)
+#define XRDC_0_DERR_W1_ERW_SHIFT                 (11U)
+#define XRDC_0_DERR_W1_ERW_WIDTH                 (1U)
+#define XRDC_0_DERR_W1_ERW(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_0_DERR_W1_ERW_SHIFT)) & XRDC_0_DERR_W1_ERW_MASK)
+
+#define XRDC_0_DERR_W1_EA40FMT_MASK              (0x10000U)
+#define XRDC_0_DERR_W1_EA40FMT_SHIFT             (16U)
+#define XRDC_0_DERR_W1_EA40FMT_WIDTH             (1U)
+#define XRDC_0_DERR_W1_EA40FMT(x)                (((uint32_t)(((uint32_t)(x)) << XRDC_0_DERR_W1_EA40FMT_SHIFT)) & XRDC_0_DERR_W1_EA40FMT_MASK)
+
+#define XRDC_0_DERR_W1_EPORT_MASK                (0x7000000U)
+#define XRDC_0_DERR_W1_EPORT_SHIFT               (24U)
+#define XRDC_0_DERR_W1_EPORT_WIDTH               (3U)
+#define XRDC_0_DERR_W1_EPORT(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_DERR_W1_EPORT_SHIFT)) & XRDC_0_DERR_W1_EPORT_MASK)
+
+#define XRDC_0_DERR_W1_EST_MASK                  (0xC0000000U)
+#define XRDC_0_DERR_W1_EST_SHIFT                 (30U)
+#define XRDC_0_DERR_W1_EST_WIDTH                 (2U)
+#define XRDC_0_DERR_W1_EST(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_0_DERR_W1_EST_SHIFT)) & XRDC_0_DERR_W1_EST_MASK)
+/*! @} */
+
+/*! @name DERR_W2 - Domain Error Word 2 */
+/*! @{ */
+
+#define XRDC_0_DERR_W2_EADDR39_32_MASK           (0xFFU)
+#define XRDC_0_DERR_W2_EADDR39_32_SHIFT          (0U)
+#define XRDC_0_DERR_W2_EADDR39_32_WIDTH          (8U)
+#define XRDC_0_DERR_W2_EADDR39_32(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_DERR_W2_EADDR39_32_SHIFT)) & XRDC_0_DERR_W2_EADDR39_32_MASK)
+/*! @} */
+
+/*! @name DERR_W3 - Domain Error Word 3 */
+/*! @{ */
+
+#define XRDC_0_DERR_W3_RECR_MASK                 (0xC0000000U)
+#define XRDC_0_DERR_W3_RECR_SHIFT                (30U)
+#define XRDC_0_DERR_W3_RECR_WIDTH                (2U)
+#define XRDC_0_DERR_W3_RECR(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_0_DERR_W3_RECR_SHIFT)) & XRDC_0_DERR_W3_RECR_MASK)
+/*! @} */
+
+/*! @name PID - Process Identifier */
+/*! @{ */
+
+#define XRDC_0_PID_PID_MASK                      (0x3FU)  /* Merged from fields with different position or width, of widths (1, 6), largest definition used */
+#define XRDC_0_PID_PID_SHIFT                     (0U)
+#define XRDC_0_PID_PID_WIDTH                     (6U)
+#define XRDC_0_PID_PID(x)                        (((uint32_t)(((uint32_t)(x)) << XRDC_0_PID_PID_SHIFT)) & XRDC_0_PID_PID_MASK)  /* Merged from fields with different position or width, of widths (1, 6), largest definition used */
+
+#define XRDC_0_PID_LMNUM_MASK                    (0x3F0000U)
+#define XRDC_0_PID_LMNUM_SHIFT                   (16U)
+#define XRDC_0_PID_LMNUM_WIDTH                   (6U)
+#define XRDC_0_PID_LMNUM(x)                      (((uint32_t)(((uint32_t)(x)) << XRDC_0_PID_LMNUM_SHIFT)) & XRDC_0_PID_LMNUM_MASK)
+
+#define XRDC_0_PID_ELK22H_MASK                   (0x1000000U)
+#define XRDC_0_PID_ELK22H_SHIFT                  (24U)
+#define XRDC_0_PID_ELK22H_WIDTH                  (1U)
+#define XRDC_0_PID_ELK22H(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_0_PID_ELK22H_SHIFT)) & XRDC_0_PID_ELK22H_MASK)
+
+#define XRDC_0_PID_TSM_MASK                      (0x10000000U)
+#define XRDC_0_PID_TSM_SHIFT                     (28U)
+#define XRDC_0_PID_TSM_WIDTH                     (1U)
+#define XRDC_0_PID_TSM(x)                        (((uint32_t)(((uint32_t)(x)) << XRDC_0_PID_TSM_SHIFT)) & XRDC_0_PID_TSM_MASK)
+
+#define XRDC_0_PID_LK2_MASK                      (0x60000000U)
+#define XRDC_0_PID_LK2_SHIFT                     (29U)
+#define XRDC_0_PID_LK2_WIDTH                     (2U)
+#define XRDC_0_PID_LK2(x)                        (((uint32_t)(((uint32_t)(x)) << XRDC_0_PID_LK2_SHIFT)) & XRDC_0_PID_LK2_MASK)
+/*! @} */
+
+/*! @name MDA_W0_0_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_0_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W0_0_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W0_0_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W0_0_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_0_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W0_0_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W0_0_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W0_0_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W0_0_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W0_0_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_0_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W0_0_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W0_0_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W0_0_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W0_0_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W0_0_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_0_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W0_0_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W0_0_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W0_0_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W0_0_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W0_0_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_0_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W0_0_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W0_0_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W0_0_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W0_0_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W0_0_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_0_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W0_0_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W0_0_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W0_0_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W0_0_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W0_0_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_0_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W0_0_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_0_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W0_0_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W0_0_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W0_0_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_0_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W0_0_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W0_0_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W0_0_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W0_0_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W0_0_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_0_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W0_0_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W1_0_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W1_0_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W1_0_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W1_0_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W1_0_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_0_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W1_0_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W1_0_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W1_0_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W1_0_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W1_0_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_0_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W1_0_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W1_0_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W1_0_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W1_0_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W1_0_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_0_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W1_0_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W1_0_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W1_0_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W1_0_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W1_0_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_0_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W1_0_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W1_0_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W1_0_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W1_0_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W1_0_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_0_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W1_0_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W1_0_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W1_0_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W1_0_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W1_0_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_0_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W1_0_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W1_0_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W1_0_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W1_0_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W1_0_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_0_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W1_0_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W1_0_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W1_0_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W1_0_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W1_0_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_0_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W1_0_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W2_0_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W2_0_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W2_0_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W2_0_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W2_0_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_0_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W2_0_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W2_0_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W2_0_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W2_0_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W2_0_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_0_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W2_0_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W2_0_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W2_0_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W2_0_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W2_0_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_0_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W2_0_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W2_0_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W2_0_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W2_0_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W2_0_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_0_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W2_0_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W2_0_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W2_0_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W2_0_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W2_0_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_0_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W2_0_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W2_0_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W2_0_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W2_0_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W2_0_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_0_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W2_0_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W2_0_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W2_0_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W2_0_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W2_0_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_0_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W2_0_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W2_0_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W2_0_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W2_0_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W2_0_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_0_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W2_0_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W3_0_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W3_0_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W3_0_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W3_0_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W3_0_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_0_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W3_0_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W3_0_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W3_0_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W3_0_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W3_0_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_0_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W3_0_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W3_0_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W3_0_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W3_0_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W3_0_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_0_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W3_0_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W3_0_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W3_0_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W3_0_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W3_0_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_0_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W3_0_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W3_0_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W3_0_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W3_0_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W3_0_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_0_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W3_0_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W3_0_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W3_0_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W3_0_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W3_0_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_0_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W3_0_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W3_0_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W3_0_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W3_0_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W3_0_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_0_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W3_0_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W3_0_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W3_0_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W3_0_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W3_0_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_0_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W3_0_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W4_0_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W4_0_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W4_0_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W4_0_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W4_0_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_0_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W4_0_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W4_0_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W4_0_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W4_0_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W4_0_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_0_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W4_0_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W4_0_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W4_0_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W4_0_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W4_0_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_0_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W4_0_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W4_0_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W4_0_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W4_0_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W4_0_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_0_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W4_0_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W4_0_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W4_0_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W4_0_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W4_0_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_0_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W4_0_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W4_0_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W4_0_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W4_0_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W4_0_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_0_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W4_0_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W4_0_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W4_0_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W4_0_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W4_0_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_0_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W4_0_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W4_0_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W4_0_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W4_0_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W4_0_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_0_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W4_0_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W5_0_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W5_0_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W5_0_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W5_0_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W5_0_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_0_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W5_0_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W5_0_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W5_0_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W5_0_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W5_0_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_0_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W5_0_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W5_0_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W5_0_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W5_0_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W5_0_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_0_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W5_0_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W5_0_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W5_0_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W5_0_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W5_0_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_0_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W5_0_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W5_0_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W5_0_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W5_0_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W5_0_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_0_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W5_0_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W5_0_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W5_0_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W5_0_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W5_0_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_0_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W5_0_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W5_0_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W5_0_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W5_0_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W5_0_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_0_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W5_0_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W5_0_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W5_0_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W5_0_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W5_0_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_0_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W5_0_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W6_0_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W6_0_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W6_0_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W6_0_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W6_0_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_0_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W6_0_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W6_0_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W6_0_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W6_0_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W6_0_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_0_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W6_0_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W6_0_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W6_0_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W6_0_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W6_0_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_0_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W6_0_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W6_0_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W6_0_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W6_0_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W6_0_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_0_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W6_0_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W6_0_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W6_0_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W6_0_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W6_0_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_0_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W6_0_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W6_0_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W6_0_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W6_0_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W6_0_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_0_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W6_0_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W6_0_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W6_0_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W6_0_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W6_0_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_0_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W6_0_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W6_0_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W6_0_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W6_0_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W6_0_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_0_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W6_0_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W7_0_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W7_0_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W7_0_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W7_0_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W7_0_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_0_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W7_0_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W7_0_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W7_0_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W7_0_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W7_0_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_0_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W7_0_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W7_0_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W7_0_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W7_0_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W7_0_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_0_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W7_0_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W7_0_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W7_0_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W7_0_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W7_0_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_0_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W7_0_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W7_0_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W7_0_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W7_0_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W7_0_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_0_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W7_0_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W7_0_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W7_0_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W7_0_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W7_0_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_0_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W7_0_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W7_0_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W7_0_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W7_0_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W7_0_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_0_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W7_0_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W7_0_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W7_0_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W7_0_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W7_0_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_0_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W7_0_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_1_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_1_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W0_1_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W0_1_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W0_1_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_1_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W0_1_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W0_1_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W0_1_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W0_1_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W0_1_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_1_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W0_1_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W0_1_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W0_1_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W0_1_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W0_1_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_1_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W0_1_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W0_1_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W0_1_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W0_1_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W0_1_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_1_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W0_1_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W0_1_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W0_1_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W0_1_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W0_1_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_1_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W0_1_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W0_1_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W0_1_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W0_1_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W0_1_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_1_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W0_1_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_1_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W0_1_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W0_1_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W0_1_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_1_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W0_1_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W0_1_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W0_1_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W0_1_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W0_1_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_1_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W0_1_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W1_1_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W1_1_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W1_1_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W1_1_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W1_1_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_1_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W1_1_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W1_1_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W1_1_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W1_1_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W1_1_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_1_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W1_1_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W1_1_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W1_1_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W1_1_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W1_1_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_1_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W1_1_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W1_1_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W1_1_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W1_1_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W1_1_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_1_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W1_1_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W1_1_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W1_1_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W1_1_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W1_1_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_1_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W1_1_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W1_1_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W1_1_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W1_1_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W1_1_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_1_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W1_1_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W1_1_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W1_1_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W1_1_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W1_1_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_1_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W1_1_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W1_1_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W1_1_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W1_1_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W1_1_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_1_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W1_1_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W2_1_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W2_1_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W2_1_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W2_1_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W2_1_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_1_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W2_1_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W2_1_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W2_1_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W2_1_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W2_1_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_1_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W2_1_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W2_1_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W2_1_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W2_1_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W2_1_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_1_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W2_1_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W2_1_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W2_1_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W2_1_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W2_1_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_1_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W2_1_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W2_1_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W2_1_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W2_1_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W2_1_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_1_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W2_1_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W2_1_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W2_1_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W2_1_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W2_1_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_1_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W2_1_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W2_1_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W2_1_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W2_1_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W2_1_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_1_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W2_1_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W2_1_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W2_1_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W2_1_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W2_1_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_1_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W2_1_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W3_1_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W3_1_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W3_1_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W3_1_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W3_1_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_1_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W3_1_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W3_1_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W3_1_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W3_1_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W3_1_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_1_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W3_1_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W3_1_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W3_1_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W3_1_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W3_1_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_1_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W3_1_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W3_1_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W3_1_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W3_1_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W3_1_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_1_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W3_1_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W3_1_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W3_1_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W3_1_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W3_1_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_1_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W3_1_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W3_1_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W3_1_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W3_1_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W3_1_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_1_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W3_1_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W3_1_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W3_1_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W3_1_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W3_1_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_1_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W3_1_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W3_1_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W3_1_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W3_1_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W3_1_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_1_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W3_1_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W4_1_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W4_1_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W4_1_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W4_1_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W4_1_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_1_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W4_1_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W4_1_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W4_1_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W4_1_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W4_1_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_1_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W4_1_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W4_1_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W4_1_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W4_1_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W4_1_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_1_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W4_1_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W4_1_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W4_1_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W4_1_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W4_1_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_1_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W4_1_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W4_1_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W4_1_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W4_1_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W4_1_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_1_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W4_1_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W4_1_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W4_1_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W4_1_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W4_1_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_1_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W4_1_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W4_1_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W4_1_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W4_1_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W4_1_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_1_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W4_1_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W4_1_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W4_1_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W4_1_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W4_1_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_1_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W4_1_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W5_1_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W5_1_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W5_1_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W5_1_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W5_1_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_1_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W5_1_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W5_1_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W5_1_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W5_1_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W5_1_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_1_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W5_1_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W5_1_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W5_1_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W5_1_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W5_1_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_1_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W5_1_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W5_1_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W5_1_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W5_1_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W5_1_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_1_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W5_1_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W5_1_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W5_1_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W5_1_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W5_1_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_1_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W5_1_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W5_1_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W5_1_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W5_1_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W5_1_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_1_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W5_1_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W5_1_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W5_1_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W5_1_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W5_1_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_1_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W5_1_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W5_1_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W5_1_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W5_1_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W5_1_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_1_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W5_1_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W6_1_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W6_1_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W6_1_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W6_1_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W6_1_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_1_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W6_1_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W6_1_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W6_1_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W6_1_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W6_1_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_1_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W6_1_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W6_1_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W6_1_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W6_1_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W6_1_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_1_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W6_1_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W6_1_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W6_1_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W6_1_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W6_1_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_1_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W6_1_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W6_1_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W6_1_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W6_1_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W6_1_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_1_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W6_1_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W6_1_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W6_1_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W6_1_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W6_1_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_1_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W6_1_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W6_1_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W6_1_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W6_1_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W6_1_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_1_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W6_1_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W6_1_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W6_1_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W6_1_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W6_1_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_1_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W6_1_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W7_1_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W7_1_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W7_1_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W7_1_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W7_1_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_1_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W7_1_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W7_1_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W7_1_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W7_1_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W7_1_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_1_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W7_1_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W7_1_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W7_1_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W7_1_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W7_1_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_1_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W7_1_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W7_1_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W7_1_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W7_1_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W7_1_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_1_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W7_1_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W7_1_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W7_1_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W7_1_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W7_1_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_1_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W7_1_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W7_1_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W7_1_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W7_1_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W7_1_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_1_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W7_1_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W7_1_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W7_1_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W7_1_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W7_1_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_1_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W7_1_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W7_1_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W7_1_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W7_1_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W7_1_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_1_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W7_1_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_2_DFMT1 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_2_DFMT1_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W0_2_DFMT1_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W0_2_DFMT1_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W0_2_DFMT1_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_2_DFMT1_DID_SHIFT)) & XRDC_0_MDA_W0_2_DFMT1_DID_MASK)
+
+#define XRDC_0_MDA_W0_2_DFMT1_PA_MASK            (0x30U)
+#define XRDC_0_MDA_W0_2_DFMT1_PA_SHIFT           (4U)
+#define XRDC_0_MDA_W0_2_DFMT1_PA_WIDTH           (2U)
+#define XRDC_0_MDA_W0_2_DFMT1_PA(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_2_DFMT1_PA_SHIFT)) & XRDC_0_MDA_W0_2_DFMT1_PA_MASK)
+
+#define XRDC_0_MDA_W0_2_DFMT1_SA_MASK            (0xC0U)
+#define XRDC_0_MDA_W0_2_DFMT1_SA_SHIFT           (6U)
+#define XRDC_0_MDA_W0_2_DFMT1_SA_WIDTH           (2U)
+#define XRDC_0_MDA_W0_2_DFMT1_SA(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_2_DFMT1_SA_SHIFT)) & XRDC_0_MDA_W0_2_DFMT1_SA_MASK)
+
+#define XRDC_0_MDA_W0_2_DFMT1_DIDB_MASK          (0x100U)
+#define XRDC_0_MDA_W0_2_DFMT1_DIDB_SHIFT         (8U)
+#define XRDC_0_MDA_W0_2_DFMT1_DIDB_WIDTH         (1U)
+#define XRDC_0_MDA_W0_2_DFMT1_DIDB(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_2_DFMT1_DIDB_SHIFT)) & XRDC_0_MDA_W0_2_DFMT1_DIDB_MASK)
+
+#define XRDC_0_MDA_W0_2_DFMT1_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W0_2_DFMT1_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W0_2_DFMT1_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W0_2_DFMT1_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_2_DFMT1_DFMT_SHIFT)) & XRDC_0_MDA_W0_2_DFMT1_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_2_DFMT1_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W0_2_DFMT1_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W0_2_DFMT1_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W0_2_DFMT1_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_2_DFMT1_LK1_SHIFT)) & XRDC_0_MDA_W0_2_DFMT1_LK1_MASK)
+
+#define XRDC_0_MDA_W0_2_DFMT1_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W0_2_DFMT1_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W0_2_DFMT1_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W0_2_DFMT1_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_2_DFMT1_VLD_SHIFT)) & XRDC_0_MDA_W0_2_DFMT1_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_3_DFMT1 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_3_DFMT1_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W0_3_DFMT1_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W0_3_DFMT1_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W0_3_DFMT1_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_3_DFMT1_DID_SHIFT)) & XRDC_0_MDA_W0_3_DFMT1_DID_MASK)
+
+#define XRDC_0_MDA_W0_3_DFMT1_PA_MASK            (0x30U)
+#define XRDC_0_MDA_W0_3_DFMT1_PA_SHIFT           (4U)
+#define XRDC_0_MDA_W0_3_DFMT1_PA_WIDTH           (2U)
+#define XRDC_0_MDA_W0_3_DFMT1_PA(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_3_DFMT1_PA_SHIFT)) & XRDC_0_MDA_W0_3_DFMT1_PA_MASK)
+
+#define XRDC_0_MDA_W0_3_DFMT1_SA_MASK            (0xC0U)
+#define XRDC_0_MDA_W0_3_DFMT1_SA_SHIFT           (6U)
+#define XRDC_0_MDA_W0_3_DFMT1_SA_WIDTH           (2U)
+#define XRDC_0_MDA_W0_3_DFMT1_SA(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_3_DFMT1_SA_SHIFT)) & XRDC_0_MDA_W0_3_DFMT1_SA_MASK)
+
+#define XRDC_0_MDA_W0_3_DFMT1_DIDB_MASK          (0x100U)
+#define XRDC_0_MDA_W0_3_DFMT1_DIDB_SHIFT         (8U)
+#define XRDC_0_MDA_W0_3_DFMT1_DIDB_WIDTH         (1U)
+#define XRDC_0_MDA_W0_3_DFMT1_DIDB(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_3_DFMT1_DIDB_SHIFT)) & XRDC_0_MDA_W0_3_DFMT1_DIDB_MASK)
+
+#define XRDC_0_MDA_W0_3_DFMT1_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W0_3_DFMT1_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W0_3_DFMT1_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W0_3_DFMT1_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_3_DFMT1_DFMT_SHIFT)) & XRDC_0_MDA_W0_3_DFMT1_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_3_DFMT1_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W0_3_DFMT1_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W0_3_DFMT1_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W0_3_DFMT1_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_3_DFMT1_LK1_SHIFT)) & XRDC_0_MDA_W0_3_DFMT1_LK1_MASK)
+
+#define XRDC_0_MDA_W0_3_DFMT1_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W0_3_DFMT1_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W0_3_DFMT1_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W0_3_DFMT1_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_3_DFMT1_VLD_SHIFT)) & XRDC_0_MDA_W0_3_DFMT1_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_4_DFMT1 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_4_DFMT1_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W0_4_DFMT1_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W0_4_DFMT1_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W0_4_DFMT1_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_4_DFMT1_DID_SHIFT)) & XRDC_0_MDA_W0_4_DFMT1_DID_MASK)
+
+#define XRDC_0_MDA_W0_4_DFMT1_PA_MASK            (0x30U)
+#define XRDC_0_MDA_W0_4_DFMT1_PA_SHIFT           (4U)
+#define XRDC_0_MDA_W0_4_DFMT1_PA_WIDTH           (2U)
+#define XRDC_0_MDA_W0_4_DFMT1_PA(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_4_DFMT1_PA_SHIFT)) & XRDC_0_MDA_W0_4_DFMT1_PA_MASK)
+
+#define XRDC_0_MDA_W0_4_DFMT1_SA_MASK            (0xC0U)
+#define XRDC_0_MDA_W0_4_DFMT1_SA_SHIFT           (6U)
+#define XRDC_0_MDA_W0_4_DFMT1_SA_WIDTH           (2U)
+#define XRDC_0_MDA_W0_4_DFMT1_SA(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_4_DFMT1_SA_SHIFT)) & XRDC_0_MDA_W0_4_DFMT1_SA_MASK)
+
+#define XRDC_0_MDA_W0_4_DFMT1_DIDB_MASK          (0x100U)
+#define XRDC_0_MDA_W0_4_DFMT1_DIDB_SHIFT         (8U)
+#define XRDC_0_MDA_W0_4_DFMT1_DIDB_WIDTH         (1U)
+#define XRDC_0_MDA_W0_4_DFMT1_DIDB(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_4_DFMT1_DIDB_SHIFT)) & XRDC_0_MDA_W0_4_DFMT1_DIDB_MASK)
+
+#define XRDC_0_MDA_W0_4_DFMT1_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W0_4_DFMT1_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W0_4_DFMT1_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W0_4_DFMT1_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_4_DFMT1_DFMT_SHIFT)) & XRDC_0_MDA_W0_4_DFMT1_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_4_DFMT1_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W0_4_DFMT1_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W0_4_DFMT1_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W0_4_DFMT1_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_4_DFMT1_LK1_SHIFT)) & XRDC_0_MDA_W0_4_DFMT1_LK1_MASK)
+
+#define XRDC_0_MDA_W0_4_DFMT1_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W0_4_DFMT1_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W0_4_DFMT1_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W0_4_DFMT1_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_4_DFMT1_VLD_SHIFT)) & XRDC_0_MDA_W0_4_DFMT1_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_5_DFMT1 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_5_DFMT1_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W0_5_DFMT1_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W0_5_DFMT1_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W0_5_DFMT1_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_5_DFMT1_DID_SHIFT)) & XRDC_0_MDA_W0_5_DFMT1_DID_MASK)
+
+#define XRDC_0_MDA_W0_5_DFMT1_PA_MASK            (0x30U)
+#define XRDC_0_MDA_W0_5_DFMT1_PA_SHIFT           (4U)
+#define XRDC_0_MDA_W0_5_DFMT1_PA_WIDTH           (2U)
+#define XRDC_0_MDA_W0_5_DFMT1_PA(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_5_DFMT1_PA_SHIFT)) & XRDC_0_MDA_W0_5_DFMT1_PA_MASK)
+
+#define XRDC_0_MDA_W0_5_DFMT1_SA_MASK            (0xC0U)
+#define XRDC_0_MDA_W0_5_DFMT1_SA_SHIFT           (6U)
+#define XRDC_0_MDA_W0_5_DFMT1_SA_WIDTH           (2U)
+#define XRDC_0_MDA_W0_5_DFMT1_SA(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_5_DFMT1_SA_SHIFT)) & XRDC_0_MDA_W0_5_DFMT1_SA_MASK)
+
+#define XRDC_0_MDA_W0_5_DFMT1_DIDB_MASK          (0x100U)
+#define XRDC_0_MDA_W0_5_DFMT1_DIDB_SHIFT         (8U)
+#define XRDC_0_MDA_W0_5_DFMT1_DIDB_WIDTH         (1U)
+#define XRDC_0_MDA_W0_5_DFMT1_DIDB(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_5_DFMT1_DIDB_SHIFT)) & XRDC_0_MDA_W0_5_DFMT1_DIDB_MASK)
+
+#define XRDC_0_MDA_W0_5_DFMT1_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W0_5_DFMT1_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W0_5_DFMT1_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W0_5_DFMT1_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_5_DFMT1_DFMT_SHIFT)) & XRDC_0_MDA_W0_5_DFMT1_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_5_DFMT1_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W0_5_DFMT1_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W0_5_DFMT1_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W0_5_DFMT1_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_5_DFMT1_LK1_SHIFT)) & XRDC_0_MDA_W0_5_DFMT1_LK1_MASK)
+
+#define XRDC_0_MDA_W0_5_DFMT1_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W0_5_DFMT1_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W0_5_DFMT1_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W0_5_DFMT1_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_5_DFMT1_VLD_SHIFT)) & XRDC_0_MDA_W0_5_DFMT1_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_6_DFMT1 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_6_DFMT1_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W0_6_DFMT1_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W0_6_DFMT1_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W0_6_DFMT1_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_6_DFMT1_DID_SHIFT)) & XRDC_0_MDA_W0_6_DFMT1_DID_MASK)
+
+#define XRDC_0_MDA_W0_6_DFMT1_PA_MASK            (0x30U)
+#define XRDC_0_MDA_W0_6_DFMT1_PA_SHIFT           (4U)
+#define XRDC_0_MDA_W0_6_DFMT1_PA_WIDTH           (2U)
+#define XRDC_0_MDA_W0_6_DFMT1_PA(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_6_DFMT1_PA_SHIFT)) & XRDC_0_MDA_W0_6_DFMT1_PA_MASK)
+
+#define XRDC_0_MDA_W0_6_DFMT1_SA_MASK            (0xC0U)
+#define XRDC_0_MDA_W0_6_DFMT1_SA_SHIFT           (6U)
+#define XRDC_0_MDA_W0_6_DFMT1_SA_WIDTH           (2U)
+#define XRDC_0_MDA_W0_6_DFMT1_SA(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_6_DFMT1_SA_SHIFT)) & XRDC_0_MDA_W0_6_DFMT1_SA_MASK)
+
+#define XRDC_0_MDA_W0_6_DFMT1_DIDB_MASK          (0x100U)
+#define XRDC_0_MDA_W0_6_DFMT1_DIDB_SHIFT         (8U)
+#define XRDC_0_MDA_W0_6_DFMT1_DIDB_WIDTH         (1U)
+#define XRDC_0_MDA_W0_6_DFMT1_DIDB(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_6_DFMT1_DIDB_SHIFT)) & XRDC_0_MDA_W0_6_DFMT1_DIDB_MASK)
+
+#define XRDC_0_MDA_W0_6_DFMT1_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W0_6_DFMT1_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W0_6_DFMT1_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W0_6_DFMT1_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_6_DFMT1_DFMT_SHIFT)) & XRDC_0_MDA_W0_6_DFMT1_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_6_DFMT1_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W0_6_DFMT1_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W0_6_DFMT1_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W0_6_DFMT1_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_6_DFMT1_LK1_SHIFT)) & XRDC_0_MDA_W0_6_DFMT1_LK1_MASK)
+
+#define XRDC_0_MDA_W0_6_DFMT1_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W0_6_DFMT1_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W0_6_DFMT1_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W0_6_DFMT1_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_6_DFMT1_VLD_SHIFT)) & XRDC_0_MDA_W0_6_DFMT1_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_7_DFMT1 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_7_DFMT1_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W0_7_DFMT1_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W0_7_DFMT1_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W0_7_DFMT1_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_7_DFMT1_DID_SHIFT)) & XRDC_0_MDA_W0_7_DFMT1_DID_MASK)
+
+#define XRDC_0_MDA_W0_7_DFMT1_PA_MASK            (0x30U)
+#define XRDC_0_MDA_W0_7_DFMT1_PA_SHIFT           (4U)
+#define XRDC_0_MDA_W0_7_DFMT1_PA_WIDTH           (2U)
+#define XRDC_0_MDA_W0_7_DFMT1_PA(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_7_DFMT1_PA_SHIFT)) & XRDC_0_MDA_W0_7_DFMT1_PA_MASK)
+
+#define XRDC_0_MDA_W0_7_DFMT1_SA_MASK            (0xC0U)
+#define XRDC_0_MDA_W0_7_DFMT1_SA_SHIFT           (6U)
+#define XRDC_0_MDA_W0_7_DFMT1_SA_WIDTH           (2U)
+#define XRDC_0_MDA_W0_7_DFMT1_SA(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_7_DFMT1_SA_SHIFT)) & XRDC_0_MDA_W0_7_DFMT1_SA_MASK)
+
+#define XRDC_0_MDA_W0_7_DFMT1_DIDB_MASK          (0x100U)
+#define XRDC_0_MDA_W0_7_DFMT1_DIDB_SHIFT         (8U)
+#define XRDC_0_MDA_W0_7_DFMT1_DIDB_WIDTH         (1U)
+#define XRDC_0_MDA_W0_7_DFMT1_DIDB(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_7_DFMT1_DIDB_SHIFT)) & XRDC_0_MDA_W0_7_DFMT1_DIDB_MASK)
+
+#define XRDC_0_MDA_W0_7_DFMT1_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W0_7_DFMT1_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W0_7_DFMT1_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W0_7_DFMT1_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_7_DFMT1_DFMT_SHIFT)) & XRDC_0_MDA_W0_7_DFMT1_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_7_DFMT1_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W0_7_DFMT1_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W0_7_DFMT1_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W0_7_DFMT1_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_7_DFMT1_LK1_SHIFT)) & XRDC_0_MDA_W0_7_DFMT1_LK1_MASK)
+
+#define XRDC_0_MDA_W0_7_DFMT1_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W0_7_DFMT1_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W0_7_DFMT1_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W0_7_DFMT1_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_7_DFMT1_VLD_SHIFT)) & XRDC_0_MDA_W0_7_DFMT1_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_8_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_8_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W0_8_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W0_8_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W0_8_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_8_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W0_8_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W0_8_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W0_8_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W0_8_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W0_8_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_8_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W0_8_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W0_8_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W0_8_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W0_8_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W0_8_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_8_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W0_8_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W0_8_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W0_8_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W0_8_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W0_8_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_8_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W0_8_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W0_8_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W0_8_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W0_8_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W0_8_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_8_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W0_8_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W0_8_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W0_8_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W0_8_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W0_8_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_8_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W0_8_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_8_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W0_8_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W0_8_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W0_8_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_8_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W0_8_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W0_8_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W0_8_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W0_8_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W0_8_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_8_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W0_8_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W1_8_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W1_8_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W1_8_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W1_8_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W1_8_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_8_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W1_8_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W1_8_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W1_8_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W1_8_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W1_8_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_8_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W1_8_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W1_8_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W1_8_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W1_8_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W1_8_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_8_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W1_8_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W1_8_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W1_8_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W1_8_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W1_8_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_8_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W1_8_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W1_8_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W1_8_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W1_8_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W1_8_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_8_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W1_8_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W1_8_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W1_8_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W1_8_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W1_8_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_8_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W1_8_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W1_8_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W1_8_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W1_8_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W1_8_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_8_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W1_8_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W1_8_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W1_8_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W1_8_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W1_8_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_8_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W1_8_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W2_8_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W2_8_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W2_8_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W2_8_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W2_8_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_8_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W2_8_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W2_8_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W2_8_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W2_8_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W2_8_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_8_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W2_8_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W2_8_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W2_8_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W2_8_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W2_8_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_8_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W2_8_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W2_8_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W2_8_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W2_8_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W2_8_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_8_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W2_8_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W2_8_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W2_8_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W2_8_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W2_8_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_8_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W2_8_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W2_8_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W2_8_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W2_8_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W2_8_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_8_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W2_8_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W2_8_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W2_8_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W2_8_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W2_8_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_8_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W2_8_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W2_8_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W2_8_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W2_8_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W2_8_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_8_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W2_8_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W3_8_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W3_8_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W3_8_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W3_8_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W3_8_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_8_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W3_8_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W3_8_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W3_8_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W3_8_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W3_8_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_8_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W3_8_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W3_8_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W3_8_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W3_8_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W3_8_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_8_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W3_8_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W3_8_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W3_8_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W3_8_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W3_8_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_8_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W3_8_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W3_8_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W3_8_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W3_8_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W3_8_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_8_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W3_8_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W3_8_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W3_8_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W3_8_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W3_8_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_8_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W3_8_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W3_8_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W3_8_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W3_8_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W3_8_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_8_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W3_8_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W3_8_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W3_8_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W3_8_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W3_8_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_8_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W3_8_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W4_8_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W4_8_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W4_8_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W4_8_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W4_8_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_8_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W4_8_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W4_8_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W4_8_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W4_8_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W4_8_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_8_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W4_8_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W4_8_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W4_8_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W4_8_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W4_8_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_8_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W4_8_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W4_8_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W4_8_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W4_8_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W4_8_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_8_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W4_8_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W4_8_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W4_8_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W4_8_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W4_8_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_8_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W4_8_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W4_8_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W4_8_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W4_8_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W4_8_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_8_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W4_8_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W4_8_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W4_8_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W4_8_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W4_8_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_8_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W4_8_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W4_8_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W4_8_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W4_8_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W4_8_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_8_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W4_8_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W5_8_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W5_8_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W5_8_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W5_8_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W5_8_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_8_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W5_8_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W5_8_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W5_8_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W5_8_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W5_8_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_8_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W5_8_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W5_8_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W5_8_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W5_8_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W5_8_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_8_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W5_8_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W5_8_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W5_8_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W5_8_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W5_8_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_8_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W5_8_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W5_8_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W5_8_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W5_8_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W5_8_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_8_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W5_8_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W5_8_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W5_8_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W5_8_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W5_8_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_8_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W5_8_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W5_8_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W5_8_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W5_8_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W5_8_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_8_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W5_8_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W5_8_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W5_8_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W5_8_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W5_8_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_8_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W5_8_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W6_8_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W6_8_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W6_8_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W6_8_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W6_8_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_8_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W6_8_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W6_8_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W6_8_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W6_8_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W6_8_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_8_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W6_8_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W6_8_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W6_8_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W6_8_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W6_8_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_8_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W6_8_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W6_8_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W6_8_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W6_8_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W6_8_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_8_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W6_8_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W6_8_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W6_8_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W6_8_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W6_8_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_8_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W6_8_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W6_8_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W6_8_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W6_8_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W6_8_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_8_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W6_8_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W6_8_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W6_8_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W6_8_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W6_8_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_8_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W6_8_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W6_8_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W6_8_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W6_8_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W6_8_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_8_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W6_8_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W7_8_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W7_8_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W7_8_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W7_8_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W7_8_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_8_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W7_8_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W7_8_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W7_8_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W7_8_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W7_8_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_8_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W7_8_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W7_8_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W7_8_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W7_8_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W7_8_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_8_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W7_8_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W7_8_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W7_8_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W7_8_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W7_8_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_8_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W7_8_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W7_8_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W7_8_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W7_8_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W7_8_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_8_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W7_8_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W7_8_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W7_8_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W7_8_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W7_8_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_8_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W7_8_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W7_8_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W7_8_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W7_8_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W7_8_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_8_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W7_8_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W7_8_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W7_8_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W7_8_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W7_8_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_8_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W7_8_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_9_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_9_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W0_9_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W0_9_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W0_9_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_9_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W0_9_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W0_9_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W0_9_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W0_9_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W0_9_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_9_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W0_9_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W0_9_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W0_9_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W0_9_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W0_9_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_9_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W0_9_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W0_9_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W0_9_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W0_9_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W0_9_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_9_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W0_9_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W0_9_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W0_9_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W0_9_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W0_9_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_9_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W0_9_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W0_9_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W0_9_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W0_9_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W0_9_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_9_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W0_9_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_9_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W0_9_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W0_9_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W0_9_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_9_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W0_9_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W0_9_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W0_9_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W0_9_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W0_9_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_9_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W0_9_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W1_9_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W1_9_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W1_9_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W1_9_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W1_9_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_9_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W1_9_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W1_9_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W1_9_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W1_9_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W1_9_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_9_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W1_9_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W1_9_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W1_9_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W1_9_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W1_9_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_9_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W1_9_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W1_9_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W1_9_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W1_9_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W1_9_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_9_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W1_9_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W1_9_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W1_9_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W1_9_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W1_9_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_9_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W1_9_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W1_9_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W1_9_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W1_9_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W1_9_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_9_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W1_9_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W1_9_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W1_9_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W1_9_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W1_9_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_9_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W1_9_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W1_9_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W1_9_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W1_9_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W1_9_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_9_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W1_9_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W2_9_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W2_9_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W2_9_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W2_9_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W2_9_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_9_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W2_9_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W2_9_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W2_9_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W2_9_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W2_9_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_9_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W2_9_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W2_9_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W2_9_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W2_9_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W2_9_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_9_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W2_9_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W2_9_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W2_9_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W2_9_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W2_9_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_9_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W2_9_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W2_9_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W2_9_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W2_9_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W2_9_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_9_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W2_9_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W2_9_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W2_9_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W2_9_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W2_9_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_9_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W2_9_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W2_9_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W2_9_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W2_9_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W2_9_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_9_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W2_9_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W2_9_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W2_9_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W2_9_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W2_9_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_9_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W2_9_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W3_9_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W3_9_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W3_9_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W3_9_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W3_9_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_9_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W3_9_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W3_9_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W3_9_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W3_9_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W3_9_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_9_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W3_9_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W3_9_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W3_9_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W3_9_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W3_9_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_9_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W3_9_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W3_9_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W3_9_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W3_9_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W3_9_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_9_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W3_9_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W3_9_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W3_9_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W3_9_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W3_9_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_9_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W3_9_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W3_9_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W3_9_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W3_9_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W3_9_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_9_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W3_9_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W3_9_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W3_9_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W3_9_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W3_9_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_9_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W3_9_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W3_9_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W3_9_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W3_9_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W3_9_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_9_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W3_9_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W4_9_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W4_9_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W4_9_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W4_9_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W4_9_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_9_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W4_9_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W4_9_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W4_9_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W4_9_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W4_9_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_9_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W4_9_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W4_9_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W4_9_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W4_9_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W4_9_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_9_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W4_9_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W4_9_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W4_9_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W4_9_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W4_9_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_9_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W4_9_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W4_9_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W4_9_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W4_9_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W4_9_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_9_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W4_9_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W4_9_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W4_9_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W4_9_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W4_9_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_9_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W4_9_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W4_9_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W4_9_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W4_9_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W4_9_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_9_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W4_9_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W4_9_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W4_9_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W4_9_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W4_9_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_9_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W4_9_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W5_9_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W5_9_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W5_9_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W5_9_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W5_9_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_9_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W5_9_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W5_9_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W5_9_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W5_9_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W5_9_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_9_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W5_9_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W5_9_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W5_9_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W5_9_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W5_9_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_9_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W5_9_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W5_9_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W5_9_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W5_9_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W5_9_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_9_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W5_9_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W5_9_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W5_9_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W5_9_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W5_9_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_9_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W5_9_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W5_9_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W5_9_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W5_9_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W5_9_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_9_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W5_9_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W5_9_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W5_9_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W5_9_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W5_9_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_9_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W5_9_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W5_9_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W5_9_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W5_9_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W5_9_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_9_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W5_9_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W6_9_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W6_9_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W6_9_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W6_9_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W6_9_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_9_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W6_9_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W6_9_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W6_9_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W6_9_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W6_9_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_9_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W6_9_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W6_9_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W6_9_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W6_9_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W6_9_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_9_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W6_9_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W6_9_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W6_9_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W6_9_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W6_9_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_9_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W6_9_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W6_9_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W6_9_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W6_9_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W6_9_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_9_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W6_9_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W6_9_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W6_9_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W6_9_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W6_9_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_9_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W6_9_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W6_9_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W6_9_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W6_9_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W6_9_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_9_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W6_9_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W6_9_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W6_9_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W6_9_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W6_9_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_9_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W6_9_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W7_9_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W7_9_DFMT0_DID_MASK           (0xFU)
+#define XRDC_0_MDA_W7_9_DFMT0_DID_SHIFT          (0U)
+#define XRDC_0_MDA_W7_9_DFMT0_DID_WIDTH          (4U)
+#define XRDC_0_MDA_W7_9_DFMT0_DID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_9_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W7_9_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W7_9_DFMT0_DIDS_MASK          (0x30U)
+#define XRDC_0_MDA_W7_9_DFMT0_DIDS_SHIFT         (4U)
+#define XRDC_0_MDA_W7_9_DFMT0_DIDS_WIDTH         (2U)
+#define XRDC_0_MDA_W7_9_DFMT0_DIDS(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_9_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W7_9_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W7_9_DFMT0_PE_MASK            (0xC0U)
+#define XRDC_0_MDA_W7_9_DFMT0_PE_SHIFT           (6U)
+#define XRDC_0_MDA_W7_9_DFMT0_PE_WIDTH           (2U)
+#define XRDC_0_MDA_W7_9_DFMT0_PE(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_9_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W7_9_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W7_9_DFMT0_PIDM_MASK          (0x3F00U)
+#define XRDC_0_MDA_W7_9_DFMT0_PIDM_SHIFT         (8U)
+#define XRDC_0_MDA_W7_9_DFMT0_PIDM_WIDTH         (6U)
+#define XRDC_0_MDA_W7_9_DFMT0_PIDM(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_9_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W7_9_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W7_9_DFMT0_PID_MASK           (0x3F0000U)
+#define XRDC_0_MDA_W7_9_DFMT0_PID_SHIFT          (16U)
+#define XRDC_0_MDA_W7_9_DFMT0_PID_WIDTH          (6U)
+#define XRDC_0_MDA_W7_9_DFMT0_PID(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_9_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W7_9_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W7_9_DFMT0_DFMT_MASK          (0x20000000U)
+#define XRDC_0_MDA_W7_9_DFMT0_DFMT_SHIFT         (29U)
+#define XRDC_0_MDA_W7_9_DFMT0_DFMT_WIDTH         (1U)
+#define XRDC_0_MDA_W7_9_DFMT0_DFMT(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_9_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W7_9_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W7_9_DFMT0_LK1_MASK           (0x40000000U)
+#define XRDC_0_MDA_W7_9_DFMT0_LK1_SHIFT          (30U)
+#define XRDC_0_MDA_W7_9_DFMT0_LK1_WIDTH          (1U)
+#define XRDC_0_MDA_W7_9_DFMT0_LK1(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_9_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W7_9_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W7_9_DFMT0_VLD_MASK           (0x80000000U)
+#define XRDC_0_MDA_W7_9_DFMT0_VLD_SHIFT          (31U)
+#define XRDC_0_MDA_W7_9_DFMT0_VLD_WIDTH          (1U)
+#define XRDC_0_MDA_W7_9_DFMT0_VLD(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_9_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W7_9_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_10_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_10_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W0_10_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W0_10_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W0_10_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_10_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W0_10_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W0_10_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W0_10_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W0_10_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W0_10_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_10_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W0_10_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W0_10_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W0_10_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W0_10_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W0_10_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_10_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W0_10_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W0_10_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W0_10_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W0_10_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W0_10_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_10_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W0_10_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W0_10_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W0_10_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W0_10_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W0_10_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_10_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W0_10_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W0_10_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W0_10_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W0_10_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W0_10_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_10_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W0_10_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_10_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W0_10_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W0_10_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W0_10_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_10_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W0_10_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W0_10_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W0_10_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W0_10_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W0_10_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_10_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W0_10_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W1_10_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W1_10_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W1_10_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W1_10_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W1_10_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_10_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W1_10_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W1_10_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W1_10_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W1_10_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W1_10_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_10_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W1_10_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W1_10_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W1_10_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W1_10_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W1_10_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_10_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W1_10_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W1_10_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W1_10_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W1_10_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W1_10_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_10_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W1_10_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W1_10_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W1_10_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W1_10_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W1_10_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_10_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W1_10_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W1_10_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W1_10_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W1_10_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W1_10_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_10_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W1_10_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W1_10_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W1_10_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W1_10_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W1_10_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_10_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W1_10_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W1_10_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W1_10_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W1_10_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W1_10_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_10_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W1_10_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W2_10_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W2_10_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W2_10_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W2_10_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W2_10_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_10_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W2_10_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W2_10_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W2_10_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W2_10_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W2_10_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_10_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W2_10_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W2_10_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W2_10_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W2_10_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W2_10_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_10_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W2_10_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W2_10_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W2_10_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W2_10_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W2_10_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_10_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W2_10_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W2_10_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W2_10_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W2_10_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W2_10_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_10_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W2_10_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W2_10_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W2_10_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W2_10_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W2_10_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_10_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W2_10_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W2_10_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W2_10_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W2_10_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W2_10_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_10_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W2_10_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W2_10_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W2_10_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W2_10_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W2_10_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_10_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W2_10_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W3_10_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W3_10_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W3_10_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W3_10_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W3_10_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_10_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W3_10_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W3_10_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W3_10_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W3_10_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W3_10_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_10_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W3_10_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W3_10_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W3_10_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W3_10_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W3_10_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_10_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W3_10_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W3_10_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W3_10_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W3_10_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W3_10_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_10_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W3_10_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W3_10_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W3_10_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W3_10_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W3_10_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_10_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W3_10_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W3_10_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W3_10_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W3_10_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W3_10_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_10_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W3_10_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W3_10_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W3_10_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W3_10_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W3_10_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_10_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W3_10_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W3_10_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W3_10_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W3_10_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W3_10_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_10_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W3_10_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W4_10_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W4_10_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W4_10_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W4_10_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W4_10_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_10_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W4_10_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W4_10_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W4_10_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W4_10_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W4_10_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_10_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W4_10_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W4_10_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W4_10_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W4_10_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W4_10_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_10_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W4_10_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W4_10_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W4_10_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W4_10_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W4_10_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_10_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W4_10_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W4_10_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W4_10_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W4_10_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W4_10_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_10_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W4_10_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W4_10_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W4_10_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W4_10_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W4_10_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_10_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W4_10_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W4_10_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W4_10_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W4_10_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W4_10_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_10_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W4_10_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W4_10_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W4_10_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W4_10_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W4_10_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_10_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W4_10_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W5_10_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W5_10_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W5_10_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W5_10_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W5_10_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_10_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W5_10_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W5_10_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W5_10_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W5_10_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W5_10_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_10_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W5_10_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W5_10_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W5_10_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W5_10_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W5_10_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_10_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W5_10_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W5_10_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W5_10_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W5_10_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W5_10_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_10_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W5_10_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W5_10_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W5_10_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W5_10_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W5_10_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_10_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W5_10_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W5_10_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W5_10_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W5_10_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W5_10_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_10_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W5_10_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W5_10_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W5_10_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W5_10_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W5_10_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_10_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W5_10_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W5_10_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W5_10_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W5_10_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W5_10_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_10_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W5_10_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W6_10_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W6_10_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W6_10_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W6_10_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W6_10_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_10_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W6_10_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W6_10_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W6_10_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W6_10_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W6_10_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_10_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W6_10_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W6_10_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W6_10_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W6_10_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W6_10_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_10_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W6_10_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W6_10_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W6_10_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W6_10_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W6_10_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_10_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W6_10_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W6_10_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W6_10_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W6_10_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W6_10_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_10_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W6_10_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W6_10_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W6_10_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W6_10_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W6_10_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_10_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W6_10_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W6_10_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W6_10_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W6_10_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W6_10_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_10_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W6_10_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W6_10_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W6_10_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W6_10_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W6_10_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_10_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W6_10_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W7_10_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W7_10_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W7_10_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W7_10_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W7_10_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_10_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W7_10_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W7_10_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W7_10_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W7_10_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W7_10_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_10_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W7_10_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W7_10_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W7_10_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W7_10_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W7_10_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_10_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W7_10_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W7_10_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W7_10_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W7_10_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W7_10_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_10_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W7_10_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W7_10_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W7_10_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W7_10_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W7_10_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_10_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W7_10_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W7_10_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W7_10_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W7_10_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W7_10_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_10_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W7_10_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W7_10_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W7_10_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W7_10_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W7_10_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_10_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W7_10_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W7_10_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W7_10_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W7_10_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W7_10_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_10_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W7_10_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_11_DFMT1 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_11_DFMT1_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W0_11_DFMT1_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W0_11_DFMT1_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W0_11_DFMT1_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_11_DFMT1_DID_SHIFT)) & XRDC_0_MDA_W0_11_DFMT1_DID_MASK)
+
+#define XRDC_0_MDA_W0_11_DFMT1_PA_MASK           (0x30U)
+#define XRDC_0_MDA_W0_11_DFMT1_PA_SHIFT          (4U)
+#define XRDC_0_MDA_W0_11_DFMT1_PA_WIDTH          (2U)
+#define XRDC_0_MDA_W0_11_DFMT1_PA(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_11_DFMT1_PA_SHIFT)) & XRDC_0_MDA_W0_11_DFMT1_PA_MASK)
+
+#define XRDC_0_MDA_W0_11_DFMT1_SA_MASK           (0xC0U)
+#define XRDC_0_MDA_W0_11_DFMT1_SA_SHIFT          (6U)
+#define XRDC_0_MDA_W0_11_DFMT1_SA_WIDTH          (2U)
+#define XRDC_0_MDA_W0_11_DFMT1_SA(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_11_DFMT1_SA_SHIFT)) & XRDC_0_MDA_W0_11_DFMT1_SA_MASK)
+
+#define XRDC_0_MDA_W0_11_DFMT1_DIDB_MASK         (0x100U)
+#define XRDC_0_MDA_W0_11_DFMT1_DIDB_SHIFT        (8U)
+#define XRDC_0_MDA_W0_11_DFMT1_DIDB_WIDTH        (1U)
+#define XRDC_0_MDA_W0_11_DFMT1_DIDB(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_11_DFMT1_DIDB_SHIFT)) & XRDC_0_MDA_W0_11_DFMT1_DIDB_MASK)
+
+#define XRDC_0_MDA_W0_11_DFMT1_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W0_11_DFMT1_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W0_11_DFMT1_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W0_11_DFMT1_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_11_DFMT1_DFMT_SHIFT)) & XRDC_0_MDA_W0_11_DFMT1_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_11_DFMT1_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W0_11_DFMT1_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W0_11_DFMT1_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W0_11_DFMT1_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_11_DFMT1_LK1_SHIFT)) & XRDC_0_MDA_W0_11_DFMT1_LK1_MASK)
+
+#define XRDC_0_MDA_W0_11_DFMT1_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W0_11_DFMT1_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W0_11_DFMT1_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W0_11_DFMT1_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_11_DFMT1_VLD_SHIFT)) & XRDC_0_MDA_W0_11_DFMT1_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_12_DFMT1 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_12_DFMT1_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W0_12_DFMT1_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W0_12_DFMT1_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W0_12_DFMT1_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_12_DFMT1_DID_SHIFT)) & XRDC_0_MDA_W0_12_DFMT1_DID_MASK)
+
+#define XRDC_0_MDA_W0_12_DFMT1_PA_MASK           (0x30U)
+#define XRDC_0_MDA_W0_12_DFMT1_PA_SHIFT          (4U)
+#define XRDC_0_MDA_W0_12_DFMT1_PA_WIDTH          (2U)
+#define XRDC_0_MDA_W0_12_DFMT1_PA(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_12_DFMT1_PA_SHIFT)) & XRDC_0_MDA_W0_12_DFMT1_PA_MASK)
+
+#define XRDC_0_MDA_W0_12_DFMT1_SA_MASK           (0xC0U)
+#define XRDC_0_MDA_W0_12_DFMT1_SA_SHIFT          (6U)
+#define XRDC_0_MDA_W0_12_DFMT1_SA_WIDTH          (2U)
+#define XRDC_0_MDA_W0_12_DFMT1_SA(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_12_DFMT1_SA_SHIFT)) & XRDC_0_MDA_W0_12_DFMT1_SA_MASK)
+
+#define XRDC_0_MDA_W0_12_DFMT1_DIDB_MASK         (0x100U)
+#define XRDC_0_MDA_W0_12_DFMT1_DIDB_SHIFT        (8U)
+#define XRDC_0_MDA_W0_12_DFMT1_DIDB_WIDTH        (1U)
+#define XRDC_0_MDA_W0_12_DFMT1_DIDB(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_12_DFMT1_DIDB_SHIFT)) & XRDC_0_MDA_W0_12_DFMT1_DIDB_MASK)
+
+#define XRDC_0_MDA_W0_12_DFMT1_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W0_12_DFMT1_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W0_12_DFMT1_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W0_12_DFMT1_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_12_DFMT1_DFMT_SHIFT)) & XRDC_0_MDA_W0_12_DFMT1_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_12_DFMT1_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W0_12_DFMT1_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W0_12_DFMT1_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W0_12_DFMT1_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_12_DFMT1_LK1_SHIFT)) & XRDC_0_MDA_W0_12_DFMT1_LK1_MASK)
+
+#define XRDC_0_MDA_W0_12_DFMT1_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W0_12_DFMT1_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W0_12_DFMT1_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W0_12_DFMT1_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_12_DFMT1_VLD_SHIFT)) & XRDC_0_MDA_W0_12_DFMT1_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_13_DFMT1 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_13_DFMT1_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W0_13_DFMT1_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W0_13_DFMT1_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W0_13_DFMT1_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_13_DFMT1_DID_SHIFT)) & XRDC_0_MDA_W0_13_DFMT1_DID_MASK)
+
+#define XRDC_0_MDA_W0_13_DFMT1_PA_MASK           (0x30U)
+#define XRDC_0_MDA_W0_13_DFMT1_PA_SHIFT          (4U)
+#define XRDC_0_MDA_W0_13_DFMT1_PA_WIDTH          (2U)
+#define XRDC_0_MDA_W0_13_DFMT1_PA(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_13_DFMT1_PA_SHIFT)) & XRDC_0_MDA_W0_13_DFMT1_PA_MASK)
+
+#define XRDC_0_MDA_W0_13_DFMT1_SA_MASK           (0xC0U)
+#define XRDC_0_MDA_W0_13_DFMT1_SA_SHIFT          (6U)
+#define XRDC_0_MDA_W0_13_DFMT1_SA_WIDTH          (2U)
+#define XRDC_0_MDA_W0_13_DFMT1_SA(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_13_DFMT1_SA_SHIFT)) & XRDC_0_MDA_W0_13_DFMT1_SA_MASK)
+
+#define XRDC_0_MDA_W0_13_DFMT1_DIDB_MASK         (0x100U)
+#define XRDC_0_MDA_W0_13_DFMT1_DIDB_SHIFT        (8U)
+#define XRDC_0_MDA_W0_13_DFMT1_DIDB_WIDTH        (1U)
+#define XRDC_0_MDA_W0_13_DFMT1_DIDB(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_13_DFMT1_DIDB_SHIFT)) & XRDC_0_MDA_W0_13_DFMT1_DIDB_MASK)
+
+#define XRDC_0_MDA_W0_13_DFMT1_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W0_13_DFMT1_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W0_13_DFMT1_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W0_13_DFMT1_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_13_DFMT1_DFMT_SHIFT)) & XRDC_0_MDA_W0_13_DFMT1_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_13_DFMT1_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W0_13_DFMT1_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W0_13_DFMT1_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W0_13_DFMT1_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_13_DFMT1_LK1_SHIFT)) & XRDC_0_MDA_W0_13_DFMT1_LK1_MASK)
+
+#define XRDC_0_MDA_W0_13_DFMT1_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W0_13_DFMT1_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W0_13_DFMT1_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W0_13_DFMT1_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_13_DFMT1_VLD_SHIFT)) & XRDC_0_MDA_W0_13_DFMT1_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_14_DFMT1 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_14_DFMT1_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W0_14_DFMT1_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W0_14_DFMT1_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W0_14_DFMT1_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_14_DFMT1_DID_SHIFT)) & XRDC_0_MDA_W0_14_DFMT1_DID_MASK)
+
+#define XRDC_0_MDA_W0_14_DFMT1_PA_MASK           (0x30U)
+#define XRDC_0_MDA_W0_14_DFMT1_PA_SHIFT          (4U)
+#define XRDC_0_MDA_W0_14_DFMT1_PA_WIDTH          (2U)
+#define XRDC_0_MDA_W0_14_DFMT1_PA(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_14_DFMT1_PA_SHIFT)) & XRDC_0_MDA_W0_14_DFMT1_PA_MASK)
+
+#define XRDC_0_MDA_W0_14_DFMT1_SA_MASK           (0xC0U)
+#define XRDC_0_MDA_W0_14_DFMT1_SA_SHIFT          (6U)
+#define XRDC_0_MDA_W0_14_DFMT1_SA_WIDTH          (2U)
+#define XRDC_0_MDA_W0_14_DFMT1_SA(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_14_DFMT1_SA_SHIFT)) & XRDC_0_MDA_W0_14_DFMT1_SA_MASK)
+
+#define XRDC_0_MDA_W0_14_DFMT1_DIDB_MASK         (0x100U)
+#define XRDC_0_MDA_W0_14_DFMT1_DIDB_SHIFT        (8U)
+#define XRDC_0_MDA_W0_14_DFMT1_DIDB_WIDTH        (1U)
+#define XRDC_0_MDA_W0_14_DFMT1_DIDB(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_14_DFMT1_DIDB_SHIFT)) & XRDC_0_MDA_W0_14_DFMT1_DIDB_MASK)
+
+#define XRDC_0_MDA_W0_14_DFMT1_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W0_14_DFMT1_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W0_14_DFMT1_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W0_14_DFMT1_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_14_DFMT1_DFMT_SHIFT)) & XRDC_0_MDA_W0_14_DFMT1_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_14_DFMT1_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W0_14_DFMT1_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W0_14_DFMT1_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W0_14_DFMT1_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_14_DFMT1_LK1_SHIFT)) & XRDC_0_MDA_W0_14_DFMT1_LK1_MASK)
+
+#define XRDC_0_MDA_W0_14_DFMT1_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W0_14_DFMT1_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W0_14_DFMT1_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W0_14_DFMT1_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_14_DFMT1_VLD_SHIFT)) & XRDC_0_MDA_W0_14_DFMT1_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_15_DFMT1 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_15_DFMT1_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W0_15_DFMT1_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W0_15_DFMT1_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W0_15_DFMT1_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_15_DFMT1_DID_SHIFT)) & XRDC_0_MDA_W0_15_DFMT1_DID_MASK)
+
+#define XRDC_0_MDA_W0_15_DFMT1_PA_MASK           (0x30U)
+#define XRDC_0_MDA_W0_15_DFMT1_PA_SHIFT          (4U)
+#define XRDC_0_MDA_W0_15_DFMT1_PA_WIDTH          (2U)
+#define XRDC_0_MDA_W0_15_DFMT1_PA(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_15_DFMT1_PA_SHIFT)) & XRDC_0_MDA_W0_15_DFMT1_PA_MASK)
+
+#define XRDC_0_MDA_W0_15_DFMT1_SA_MASK           (0xC0U)
+#define XRDC_0_MDA_W0_15_DFMT1_SA_SHIFT          (6U)
+#define XRDC_0_MDA_W0_15_DFMT1_SA_WIDTH          (2U)
+#define XRDC_0_MDA_W0_15_DFMT1_SA(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_15_DFMT1_SA_SHIFT)) & XRDC_0_MDA_W0_15_DFMT1_SA_MASK)
+
+#define XRDC_0_MDA_W0_15_DFMT1_DIDB_MASK         (0x100U)
+#define XRDC_0_MDA_W0_15_DFMT1_DIDB_SHIFT        (8U)
+#define XRDC_0_MDA_W0_15_DFMT1_DIDB_WIDTH        (1U)
+#define XRDC_0_MDA_W0_15_DFMT1_DIDB(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_15_DFMT1_DIDB_SHIFT)) & XRDC_0_MDA_W0_15_DFMT1_DIDB_MASK)
+
+#define XRDC_0_MDA_W0_15_DFMT1_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W0_15_DFMT1_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W0_15_DFMT1_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W0_15_DFMT1_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_15_DFMT1_DFMT_SHIFT)) & XRDC_0_MDA_W0_15_DFMT1_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_15_DFMT1_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W0_15_DFMT1_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W0_15_DFMT1_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W0_15_DFMT1_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_15_DFMT1_LK1_SHIFT)) & XRDC_0_MDA_W0_15_DFMT1_LK1_MASK)
+
+#define XRDC_0_MDA_W0_15_DFMT1_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W0_15_DFMT1_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W0_15_DFMT1_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W0_15_DFMT1_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_15_DFMT1_VLD_SHIFT)) & XRDC_0_MDA_W0_15_DFMT1_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_16_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_16_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W0_16_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W0_16_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W0_16_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_16_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W0_16_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W0_16_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W0_16_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W0_16_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W0_16_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_16_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W0_16_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W0_16_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W0_16_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W0_16_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W0_16_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_16_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W0_16_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W0_16_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W0_16_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W0_16_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W0_16_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_16_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W0_16_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W0_16_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W0_16_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W0_16_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W0_16_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_16_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W0_16_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W0_16_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W0_16_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W0_16_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W0_16_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_16_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W0_16_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_16_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W0_16_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W0_16_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W0_16_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_16_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W0_16_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W0_16_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W0_16_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W0_16_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W0_16_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_16_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W0_16_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W1_16_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W1_16_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W1_16_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W1_16_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W1_16_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_16_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W1_16_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W1_16_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W1_16_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W1_16_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W1_16_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_16_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W1_16_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W1_16_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W1_16_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W1_16_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W1_16_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_16_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W1_16_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W1_16_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W1_16_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W1_16_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W1_16_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_16_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W1_16_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W1_16_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W1_16_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W1_16_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W1_16_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_16_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W1_16_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W1_16_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W1_16_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W1_16_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W1_16_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_16_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W1_16_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W1_16_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W1_16_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W1_16_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W1_16_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_16_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W1_16_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W1_16_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W1_16_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W1_16_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W1_16_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_16_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W1_16_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W2_16_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W2_16_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W2_16_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W2_16_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W2_16_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_16_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W2_16_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W2_16_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W2_16_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W2_16_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W2_16_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_16_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W2_16_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W2_16_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W2_16_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W2_16_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W2_16_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_16_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W2_16_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W2_16_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W2_16_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W2_16_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W2_16_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_16_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W2_16_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W2_16_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W2_16_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W2_16_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W2_16_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_16_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W2_16_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W2_16_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W2_16_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W2_16_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W2_16_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_16_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W2_16_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W2_16_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W2_16_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W2_16_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W2_16_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_16_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W2_16_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W2_16_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W2_16_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W2_16_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W2_16_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_16_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W2_16_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W3_16_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W3_16_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W3_16_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W3_16_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W3_16_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_16_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W3_16_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W3_16_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W3_16_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W3_16_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W3_16_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_16_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W3_16_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W3_16_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W3_16_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W3_16_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W3_16_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_16_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W3_16_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W3_16_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W3_16_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W3_16_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W3_16_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_16_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W3_16_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W3_16_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W3_16_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W3_16_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W3_16_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_16_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W3_16_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W3_16_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W3_16_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W3_16_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W3_16_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_16_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W3_16_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W3_16_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W3_16_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W3_16_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W3_16_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_16_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W3_16_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W3_16_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W3_16_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W3_16_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W3_16_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_16_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W3_16_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W4_16_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W4_16_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W4_16_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W4_16_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W4_16_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_16_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W4_16_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W4_16_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W4_16_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W4_16_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W4_16_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_16_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W4_16_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W4_16_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W4_16_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W4_16_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W4_16_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_16_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W4_16_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W4_16_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W4_16_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W4_16_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W4_16_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_16_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W4_16_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W4_16_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W4_16_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W4_16_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W4_16_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_16_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W4_16_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W4_16_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W4_16_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W4_16_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W4_16_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_16_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W4_16_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W4_16_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W4_16_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W4_16_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W4_16_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_16_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W4_16_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W4_16_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W4_16_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W4_16_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W4_16_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_16_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W4_16_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W5_16_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W5_16_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W5_16_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W5_16_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W5_16_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_16_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W5_16_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W5_16_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W5_16_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W5_16_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W5_16_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_16_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W5_16_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W5_16_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W5_16_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W5_16_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W5_16_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_16_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W5_16_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W5_16_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W5_16_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W5_16_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W5_16_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_16_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W5_16_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W5_16_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W5_16_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W5_16_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W5_16_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_16_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W5_16_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W5_16_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W5_16_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W5_16_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W5_16_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_16_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W5_16_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W5_16_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W5_16_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W5_16_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W5_16_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_16_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W5_16_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W5_16_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W5_16_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W5_16_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W5_16_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_16_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W5_16_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W6_16_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W6_16_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W6_16_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W6_16_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W6_16_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_16_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W6_16_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W6_16_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W6_16_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W6_16_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W6_16_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_16_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W6_16_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W6_16_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W6_16_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W6_16_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W6_16_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_16_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W6_16_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W6_16_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W6_16_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W6_16_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W6_16_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_16_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W6_16_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W6_16_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W6_16_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W6_16_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W6_16_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_16_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W6_16_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W6_16_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W6_16_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W6_16_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W6_16_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_16_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W6_16_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W6_16_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W6_16_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W6_16_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W6_16_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_16_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W6_16_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W6_16_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W6_16_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W6_16_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W6_16_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_16_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W6_16_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W7_16_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W7_16_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W7_16_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W7_16_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W7_16_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_16_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W7_16_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W7_16_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W7_16_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W7_16_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W7_16_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_16_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W7_16_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W7_16_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W7_16_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W7_16_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W7_16_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_16_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W7_16_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W7_16_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W7_16_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W7_16_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W7_16_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_16_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W7_16_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W7_16_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W7_16_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W7_16_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W7_16_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_16_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W7_16_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W7_16_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W7_16_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W7_16_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W7_16_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_16_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W7_16_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W7_16_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W7_16_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W7_16_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W7_16_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_16_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W7_16_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W7_16_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W7_16_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W7_16_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W7_16_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_16_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W7_16_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_17_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_17_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W0_17_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W0_17_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W0_17_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_17_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W0_17_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W0_17_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W0_17_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W0_17_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W0_17_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_17_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W0_17_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W0_17_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W0_17_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W0_17_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W0_17_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_17_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W0_17_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W0_17_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W0_17_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W0_17_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W0_17_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_17_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W0_17_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W0_17_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W0_17_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W0_17_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W0_17_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_17_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W0_17_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W0_17_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W0_17_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W0_17_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W0_17_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_17_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W0_17_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_17_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W0_17_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W0_17_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W0_17_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_17_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W0_17_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W0_17_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W0_17_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W0_17_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W0_17_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_17_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W0_17_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W1_17_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W1_17_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W1_17_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W1_17_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W1_17_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_17_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W1_17_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W1_17_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W1_17_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W1_17_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W1_17_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_17_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W1_17_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W1_17_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W1_17_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W1_17_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W1_17_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_17_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W1_17_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W1_17_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W1_17_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W1_17_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W1_17_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_17_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W1_17_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W1_17_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W1_17_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W1_17_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W1_17_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_17_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W1_17_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W1_17_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W1_17_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W1_17_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W1_17_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_17_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W1_17_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W1_17_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W1_17_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W1_17_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W1_17_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_17_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W1_17_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W1_17_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W1_17_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W1_17_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W1_17_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_17_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W1_17_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W2_17_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W2_17_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W2_17_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W2_17_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W2_17_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_17_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W2_17_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W2_17_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W2_17_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W2_17_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W2_17_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_17_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W2_17_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W2_17_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W2_17_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W2_17_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W2_17_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_17_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W2_17_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W2_17_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W2_17_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W2_17_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W2_17_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_17_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W2_17_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W2_17_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W2_17_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W2_17_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W2_17_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_17_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W2_17_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W2_17_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W2_17_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W2_17_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W2_17_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_17_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W2_17_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W2_17_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W2_17_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W2_17_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W2_17_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_17_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W2_17_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W2_17_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W2_17_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W2_17_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W2_17_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_17_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W2_17_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W3_17_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W3_17_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W3_17_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W3_17_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W3_17_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_17_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W3_17_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W3_17_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W3_17_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W3_17_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W3_17_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_17_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W3_17_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W3_17_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W3_17_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W3_17_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W3_17_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_17_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W3_17_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W3_17_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W3_17_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W3_17_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W3_17_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_17_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W3_17_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W3_17_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W3_17_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W3_17_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W3_17_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_17_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W3_17_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W3_17_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W3_17_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W3_17_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W3_17_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_17_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W3_17_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W3_17_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W3_17_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W3_17_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W3_17_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_17_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W3_17_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W3_17_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W3_17_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W3_17_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W3_17_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_17_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W3_17_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W4_17_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W4_17_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W4_17_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W4_17_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W4_17_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_17_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W4_17_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W4_17_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W4_17_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W4_17_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W4_17_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_17_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W4_17_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W4_17_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W4_17_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W4_17_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W4_17_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_17_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W4_17_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W4_17_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W4_17_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W4_17_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W4_17_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_17_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W4_17_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W4_17_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W4_17_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W4_17_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W4_17_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_17_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W4_17_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W4_17_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W4_17_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W4_17_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W4_17_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_17_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W4_17_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W4_17_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W4_17_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W4_17_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W4_17_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_17_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W4_17_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W4_17_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W4_17_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W4_17_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W4_17_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_17_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W4_17_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W5_17_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W5_17_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W5_17_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W5_17_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W5_17_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_17_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W5_17_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W5_17_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W5_17_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W5_17_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W5_17_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_17_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W5_17_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W5_17_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W5_17_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W5_17_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W5_17_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_17_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W5_17_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W5_17_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W5_17_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W5_17_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W5_17_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_17_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W5_17_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W5_17_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W5_17_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W5_17_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W5_17_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_17_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W5_17_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W5_17_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W5_17_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W5_17_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W5_17_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_17_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W5_17_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W5_17_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W5_17_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W5_17_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W5_17_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_17_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W5_17_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W5_17_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W5_17_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W5_17_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W5_17_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_17_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W5_17_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W6_17_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W6_17_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W6_17_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W6_17_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W6_17_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_17_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W6_17_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W6_17_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W6_17_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W6_17_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W6_17_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_17_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W6_17_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W6_17_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W6_17_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W6_17_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W6_17_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_17_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W6_17_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W6_17_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W6_17_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W6_17_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W6_17_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_17_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W6_17_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W6_17_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W6_17_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W6_17_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W6_17_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_17_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W6_17_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W6_17_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W6_17_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W6_17_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W6_17_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_17_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W6_17_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W6_17_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W6_17_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W6_17_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W6_17_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_17_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W6_17_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W6_17_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W6_17_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W6_17_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W6_17_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_17_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W6_17_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W7_17_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W7_17_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W7_17_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W7_17_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W7_17_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_17_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W7_17_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W7_17_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W7_17_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W7_17_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W7_17_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_17_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W7_17_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W7_17_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W7_17_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W7_17_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W7_17_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_17_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W7_17_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W7_17_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W7_17_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W7_17_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W7_17_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_17_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W7_17_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W7_17_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W7_17_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W7_17_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W7_17_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_17_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W7_17_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W7_17_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W7_17_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W7_17_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W7_17_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_17_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W7_17_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W7_17_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W7_17_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W7_17_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W7_17_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_17_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W7_17_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W7_17_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W7_17_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W7_17_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W7_17_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_17_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W7_17_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_18_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_18_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W0_18_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W0_18_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W0_18_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_18_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W0_18_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W0_18_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W0_18_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W0_18_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W0_18_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_18_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W0_18_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W0_18_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W0_18_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W0_18_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W0_18_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_18_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W0_18_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W0_18_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W0_18_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W0_18_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W0_18_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_18_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W0_18_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W0_18_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W0_18_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W0_18_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W0_18_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_18_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W0_18_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W0_18_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W0_18_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W0_18_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W0_18_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_18_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W0_18_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_18_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W0_18_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W0_18_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W0_18_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_18_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W0_18_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W0_18_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W0_18_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W0_18_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W0_18_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_18_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W0_18_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W1_18_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W1_18_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W1_18_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W1_18_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W1_18_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_18_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W1_18_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W1_18_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W1_18_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W1_18_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W1_18_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_18_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W1_18_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W1_18_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W1_18_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W1_18_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W1_18_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_18_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W1_18_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W1_18_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W1_18_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W1_18_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W1_18_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_18_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W1_18_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W1_18_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W1_18_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W1_18_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W1_18_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_18_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W1_18_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W1_18_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W1_18_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W1_18_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W1_18_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_18_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W1_18_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W1_18_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W1_18_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W1_18_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W1_18_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_18_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W1_18_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W1_18_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W1_18_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W1_18_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W1_18_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_18_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W1_18_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W2_18_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W2_18_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W2_18_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W2_18_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W2_18_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_18_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W2_18_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W2_18_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W2_18_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W2_18_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W2_18_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_18_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W2_18_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W2_18_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W2_18_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W2_18_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W2_18_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_18_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W2_18_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W2_18_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W2_18_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W2_18_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W2_18_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_18_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W2_18_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W2_18_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W2_18_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W2_18_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W2_18_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_18_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W2_18_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W2_18_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W2_18_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W2_18_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W2_18_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_18_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W2_18_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W2_18_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W2_18_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W2_18_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W2_18_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_18_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W2_18_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W2_18_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W2_18_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W2_18_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W2_18_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_18_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W2_18_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W3_18_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W3_18_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W3_18_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W3_18_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W3_18_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_18_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W3_18_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W3_18_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W3_18_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W3_18_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W3_18_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_18_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W3_18_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W3_18_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W3_18_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W3_18_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W3_18_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_18_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W3_18_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W3_18_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W3_18_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W3_18_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W3_18_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_18_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W3_18_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W3_18_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W3_18_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W3_18_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W3_18_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_18_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W3_18_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W3_18_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W3_18_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W3_18_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W3_18_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_18_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W3_18_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W3_18_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W3_18_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W3_18_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W3_18_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_18_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W3_18_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W3_18_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W3_18_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W3_18_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W3_18_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_18_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W3_18_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W4_18_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W4_18_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W4_18_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W4_18_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W4_18_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_18_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W4_18_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W4_18_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W4_18_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W4_18_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W4_18_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_18_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W4_18_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W4_18_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W4_18_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W4_18_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W4_18_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_18_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W4_18_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W4_18_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W4_18_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W4_18_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W4_18_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_18_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W4_18_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W4_18_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W4_18_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W4_18_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W4_18_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_18_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W4_18_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W4_18_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W4_18_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W4_18_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W4_18_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_18_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W4_18_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W4_18_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W4_18_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W4_18_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W4_18_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_18_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W4_18_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W4_18_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W4_18_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W4_18_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W4_18_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_18_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W4_18_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W5_18_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W5_18_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W5_18_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W5_18_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W5_18_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_18_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W5_18_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W5_18_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W5_18_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W5_18_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W5_18_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_18_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W5_18_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W5_18_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W5_18_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W5_18_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W5_18_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_18_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W5_18_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W5_18_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W5_18_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W5_18_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W5_18_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_18_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W5_18_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W5_18_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W5_18_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W5_18_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W5_18_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_18_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W5_18_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W5_18_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W5_18_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W5_18_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W5_18_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_18_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W5_18_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W5_18_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W5_18_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W5_18_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W5_18_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_18_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W5_18_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W5_18_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W5_18_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W5_18_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W5_18_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_18_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W5_18_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W6_18_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W6_18_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W6_18_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W6_18_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W6_18_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_18_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W6_18_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W6_18_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W6_18_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W6_18_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W6_18_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_18_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W6_18_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W6_18_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W6_18_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W6_18_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W6_18_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_18_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W6_18_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W6_18_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W6_18_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W6_18_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W6_18_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_18_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W6_18_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W6_18_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W6_18_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W6_18_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W6_18_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_18_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W6_18_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W6_18_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W6_18_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W6_18_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W6_18_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_18_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W6_18_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W6_18_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W6_18_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W6_18_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W6_18_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_18_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W6_18_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W6_18_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W6_18_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W6_18_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W6_18_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_18_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W6_18_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W7_18_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W7_18_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W7_18_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W7_18_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W7_18_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_18_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W7_18_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W7_18_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W7_18_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W7_18_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W7_18_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_18_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W7_18_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W7_18_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W7_18_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W7_18_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W7_18_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_18_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W7_18_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W7_18_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W7_18_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W7_18_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W7_18_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_18_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W7_18_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W7_18_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W7_18_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W7_18_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W7_18_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_18_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W7_18_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W7_18_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W7_18_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W7_18_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W7_18_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_18_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W7_18_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W7_18_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W7_18_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W7_18_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W7_18_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_18_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W7_18_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W7_18_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W7_18_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W7_18_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W7_18_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_18_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W7_18_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_19_DFMT1 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_19_DFMT1_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W0_19_DFMT1_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W0_19_DFMT1_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W0_19_DFMT1_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_19_DFMT1_DID_SHIFT)) & XRDC_0_MDA_W0_19_DFMT1_DID_MASK)
+
+#define XRDC_0_MDA_W0_19_DFMT1_PA_MASK           (0x30U)
+#define XRDC_0_MDA_W0_19_DFMT1_PA_SHIFT          (4U)
+#define XRDC_0_MDA_W0_19_DFMT1_PA_WIDTH          (2U)
+#define XRDC_0_MDA_W0_19_DFMT1_PA(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_19_DFMT1_PA_SHIFT)) & XRDC_0_MDA_W0_19_DFMT1_PA_MASK)
+
+#define XRDC_0_MDA_W0_19_DFMT1_SA_MASK           (0xC0U)
+#define XRDC_0_MDA_W0_19_DFMT1_SA_SHIFT          (6U)
+#define XRDC_0_MDA_W0_19_DFMT1_SA_WIDTH          (2U)
+#define XRDC_0_MDA_W0_19_DFMT1_SA(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_19_DFMT1_SA_SHIFT)) & XRDC_0_MDA_W0_19_DFMT1_SA_MASK)
+
+#define XRDC_0_MDA_W0_19_DFMT1_DIDB_MASK         (0x100U)
+#define XRDC_0_MDA_W0_19_DFMT1_DIDB_SHIFT        (8U)
+#define XRDC_0_MDA_W0_19_DFMT1_DIDB_WIDTH        (1U)
+#define XRDC_0_MDA_W0_19_DFMT1_DIDB(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_19_DFMT1_DIDB_SHIFT)) & XRDC_0_MDA_W0_19_DFMT1_DIDB_MASK)
+
+#define XRDC_0_MDA_W0_19_DFMT1_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W0_19_DFMT1_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W0_19_DFMT1_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W0_19_DFMT1_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_19_DFMT1_DFMT_SHIFT)) & XRDC_0_MDA_W0_19_DFMT1_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_19_DFMT1_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W0_19_DFMT1_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W0_19_DFMT1_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W0_19_DFMT1_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_19_DFMT1_LK1_SHIFT)) & XRDC_0_MDA_W0_19_DFMT1_LK1_MASK)
+
+#define XRDC_0_MDA_W0_19_DFMT1_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W0_19_DFMT1_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W0_19_DFMT1_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W0_19_DFMT1_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_19_DFMT1_VLD_SHIFT)) & XRDC_0_MDA_W0_19_DFMT1_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_20_DFMT1 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_20_DFMT1_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W0_20_DFMT1_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W0_20_DFMT1_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W0_20_DFMT1_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_20_DFMT1_DID_SHIFT)) & XRDC_0_MDA_W0_20_DFMT1_DID_MASK)
+
+#define XRDC_0_MDA_W0_20_DFMT1_PA_MASK           (0x30U)
+#define XRDC_0_MDA_W0_20_DFMT1_PA_SHIFT          (4U)
+#define XRDC_0_MDA_W0_20_DFMT1_PA_WIDTH          (2U)
+#define XRDC_0_MDA_W0_20_DFMT1_PA(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_20_DFMT1_PA_SHIFT)) & XRDC_0_MDA_W0_20_DFMT1_PA_MASK)
+
+#define XRDC_0_MDA_W0_20_DFMT1_SA_MASK           (0xC0U)
+#define XRDC_0_MDA_W0_20_DFMT1_SA_SHIFT          (6U)
+#define XRDC_0_MDA_W0_20_DFMT1_SA_WIDTH          (2U)
+#define XRDC_0_MDA_W0_20_DFMT1_SA(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_20_DFMT1_SA_SHIFT)) & XRDC_0_MDA_W0_20_DFMT1_SA_MASK)
+
+#define XRDC_0_MDA_W0_20_DFMT1_DIDB_MASK         (0x100U)
+#define XRDC_0_MDA_W0_20_DFMT1_DIDB_SHIFT        (8U)
+#define XRDC_0_MDA_W0_20_DFMT1_DIDB_WIDTH        (1U)
+#define XRDC_0_MDA_W0_20_DFMT1_DIDB(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_20_DFMT1_DIDB_SHIFT)) & XRDC_0_MDA_W0_20_DFMT1_DIDB_MASK)
+
+#define XRDC_0_MDA_W0_20_DFMT1_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W0_20_DFMT1_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W0_20_DFMT1_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W0_20_DFMT1_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_20_DFMT1_DFMT_SHIFT)) & XRDC_0_MDA_W0_20_DFMT1_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_20_DFMT1_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W0_20_DFMT1_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W0_20_DFMT1_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W0_20_DFMT1_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_20_DFMT1_LK1_SHIFT)) & XRDC_0_MDA_W0_20_DFMT1_LK1_MASK)
+
+#define XRDC_0_MDA_W0_20_DFMT1_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W0_20_DFMT1_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W0_20_DFMT1_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W0_20_DFMT1_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_20_DFMT1_VLD_SHIFT)) & XRDC_0_MDA_W0_20_DFMT1_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_21_DFMT1 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_21_DFMT1_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W0_21_DFMT1_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W0_21_DFMT1_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W0_21_DFMT1_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_21_DFMT1_DID_SHIFT)) & XRDC_0_MDA_W0_21_DFMT1_DID_MASK)
+
+#define XRDC_0_MDA_W0_21_DFMT1_PA_MASK           (0x30U)
+#define XRDC_0_MDA_W0_21_DFMT1_PA_SHIFT          (4U)
+#define XRDC_0_MDA_W0_21_DFMT1_PA_WIDTH          (2U)
+#define XRDC_0_MDA_W0_21_DFMT1_PA(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_21_DFMT1_PA_SHIFT)) & XRDC_0_MDA_W0_21_DFMT1_PA_MASK)
+
+#define XRDC_0_MDA_W0_21_DFMT1_SA_MASK           (0xC0U)
+#define XRDC_0_MDA_W0_21_DFMT1_SA_SHIFT          (6U)
+#define XRDC_0_MDA_W0_21_DFMT1_SA_WIDTH          (2U)
+#define XRDC_0_MDA_W0_21_DFMT1_SA(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_21_DFMT1_SA_SHIFT)) & XRDC_0_MDA_W0_21_DFMT1_SA_MASK)
+
+#define XRDC_0_MDA_W0_21_DFMT1_DIDB_MASK         (0x100U)
+#define XRDC_0_MDA_W0_21_DFMT1_DIDB_SHIFT        (8U)
+#define XRDC_0_MDA_W0_21_DFMT1_DIDB_WIDTH        (1U)
+#define XRDC_0_MDA_W0_21_DFMT1_DIDB(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_21_DFMT1_DIDB_SHIFT)) & XRDC_0_MDA_W0_21_DFMT1_DIDB_MASK)
+
+#define XRDC_0_MDA_W0_21_DFMT1_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W0_21_DFMT1_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W0_21_DFMT1_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W0_21_DFMT1_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_21_DFMT1_DFMT_SHIFT)) & XRDC_0_MDA_W0_21_DFMT1_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_21_DFMT1_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W0_21_DFMT1_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W0_21_DFMT1_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W0_21_DFMT1_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_21_DFMT1_LK1_SHIFT)) & XRDC_0_MDA_W0_21_DFMT1_LK1_MASK)
+
+#define XRDC_0_MDA_W0_21_DFMT1_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W0_21_DFMT1_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W0_21_DFMT1_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W0_21_DFMT1_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_21_DFMT1_VLD_SHIFT)) & XRDC_0_MDA_W0_21_DFMT1_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_22_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_22_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W0_22_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W0_22_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W0_22_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_22_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W0_22_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W0_22_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W0_22_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W0_22_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W0_22_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_22_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W0_22_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W0_22_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W0_22_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W0_22_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W0_22_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_22_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W0_22_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W0_22_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W0_22_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W0_22_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W0_22_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_22_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W0_22_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W0_22_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W0_22_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W0_22_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W0_22_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_22_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W0_22_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W0_22_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W0_22_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W0_22_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W0_22_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_22_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W0_22_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_22_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W0_22_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W0_22_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W0_22_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_22_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W0_22_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W0_22_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W0_22_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W0_22_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W0_22_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_22_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W0_22_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W1_22_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W1_22_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W1_22_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W1_22_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W1_22_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_22_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W1_22_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W1_22_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W1_22_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W1_22_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W1_22_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_22_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W1_22_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W1_22_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W1_22_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W1_22_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W1_22_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_22_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W1_22_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W1_22_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W1_22_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W1_22_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W1_22_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_22_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W1_22_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W1_22_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W1_22_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W1_22_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W1_22_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_22_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W1_22_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W1_22_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W1_22_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W1_22_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W1_22_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_22_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W1_22_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W1_22_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W1_22_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W1_22_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W1_22_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_22_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W1_22_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W1_22_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W1_22_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W1_22_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W1_22_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_22_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W1_22_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W2_22_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W2_22_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W2_22_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W2_22_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W2_22_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_22_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W2_22_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W2_22_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W2_22_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W2_22_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W2_22_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_22_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W2_22_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W2_22_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W2_22_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W2_22_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W2_22_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_22_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W2_22_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W2_22_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W2_22_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W2_22_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W2_22_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_22_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W2_22_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W2_22_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W2_22_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W2_22_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W2_22_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_22_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W2_22_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W2_22_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W2_22_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W2_22_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W2_22_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_22_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W2_22_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W2_22_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W2_22_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W2_22_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W2_22_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_22_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W2_22_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W2_22_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W2_22_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W2_22_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W2_22_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_22_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W2_22_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W3_22_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W3_22_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W3_22_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W3_22_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W3_22_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_22_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W3_22_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W3_22_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W3_22_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W3_22_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W3_22_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_22_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W3_22_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W3_22_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W3_22_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W3_22_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W3_22_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_22_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W3_22_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W3_22_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W3_22_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W3_22_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W3_22_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_22_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W3_22_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W3_22_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W3_22_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W3_22_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W3_22_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_22_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W3_22_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W3_22_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W3_22_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W3_22_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W3_22_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_22_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W3_22_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W3_22_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W3_22_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W3_22_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W3_22_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_22_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W3_22_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W3_22_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W3_22_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W3_22_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W3_22_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_22_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W3_22_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W4_22_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W4_22_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W4_22_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W4_22_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W4_22_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_22_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W4_22_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W4_22_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W4_22_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W4_22_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W4_22_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_22_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W4_22_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W4_22_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W4_22_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W4_22_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W4_22_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_22_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W4_22_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W4_22_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W4_22_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W4_22_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W4_22_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_22_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W4_22_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W4_22_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W4_22_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W4_22_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W4_22_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_22_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W4_22_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W4_22_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W4_22_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W4_22_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W4_22_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_22_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W4_22_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W4_22_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W4_22_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W4_22_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W4_22_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_22_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W4_22_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W4_22_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W4_22_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W4_22_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W4_22_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_22_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W4_22_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W5_22_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W5_22_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W5_22_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W5_22_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W5_22_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_22_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W5_22_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W5_22_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W5_22_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W5_22_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W5_22_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_22_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W5_22_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W5_22_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W5_22_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W5_22_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W5_22_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_22_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W5_22_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W5_22_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W5_22_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W5_22_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W5_22_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_22_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W5_22_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W5_22_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W5_22_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W5_22_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W5_22_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_22_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W5_22_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W5_22_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W5_22_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W5_22_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W5_22_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_22_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W5_22_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W5_22_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W5_22_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W5_22_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W5_22_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_22_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W5_22_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W5_22_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W5_22_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W5_22_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W5_22_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_22_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W5_22_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W6_22_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W6_22_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W6_22_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W6_22_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W6_22_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_22_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W6_22_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W6_22_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W6_22_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W6_22_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W6_22_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_22_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W6_22_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W6_22_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W6_22_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W6_22_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W6_22_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_22_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W6_22_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W6_22_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W6_22_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W6_22_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W6_22_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_22_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W6_22_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W6_22_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W6_22_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W6_22_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W6_22_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_22_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W6_22_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W6_22_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W6_22_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W6_22_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W6_22_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_22_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W6_22_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W6_22_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W6_22_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W6_22_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W6_22_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_22_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W6_22_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W6_22_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W6_22_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W6_22_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W6_22_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_22_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W6_22_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W7_22_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W7_22_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W7_22_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W7_22_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W7_22_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_22_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W7_22_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W7_22_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W7_22_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W7_22_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W7_22_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_22_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W7_22_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W7_22_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W7_22_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W7_22_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W7_22_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_22_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W7_22_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W7_22_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W7_22_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W7_22_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W7_22_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_22_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W7_22_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W7_22_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W7_22_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W7_22_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W7_22_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_22_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W7_22_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W7_22_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W7_22_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W7_22_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W7_22_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_22_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W7_22_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W7_22_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W7_22_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W7_22_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W7_22_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_22_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W7_22_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W7_22_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W7_22_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W7_22_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W7_22_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_22_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W7_22_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W0_23_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W0_23_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W0_23_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W0_23_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W0_23_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_23_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W0_23_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W0_23_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W0_23_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W0_23_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W0_23_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_23_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W0_23_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W0_23_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W0_23_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W0_23_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W0_23_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_23_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W0_23_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W0_23_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W0_23_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W0_23_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W0_23_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_23_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W0_23_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W0_23_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W0_23_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W0_23_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W0_23_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_23_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W0_23_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W0_23_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W0_23_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W0_23_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W0_23_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_23_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W0_23_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W0_23_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W0_23_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W0_23_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W0_23_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_23_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W0_23_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W0_23_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W0_23_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W0_23_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W0_23_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W0_23_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W0_23_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W1_23_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W1_23_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W1_23_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W1_23_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W1_23_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_23_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W1_23_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W1_23_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W1_23_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W1_23_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W1_23_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_23_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W1_23_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W1_23_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W1_23_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W1_23_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W1_23_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_23_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W1_23_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W1_23_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W1_23_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W1_23_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W1_23_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_23_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W1_23_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W1_23_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W1_23_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W1_23_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W1_23_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_23_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W1_23_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W1_23_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W1_23_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W1_23_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W1_23_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_23_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W1_23_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W1_23_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W1_23_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W1_23_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W1_23_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_23_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W1_23_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W1_23_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W1_23_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W1_23_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W1_23_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W1_23_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W1_23_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W2_23_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W2_23_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W2_23_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W2_23_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W2_23_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_23_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W2_23_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W2_23_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W2_23_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W2_23_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W2_23_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_23_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W2_23_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W2_23_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W2_23_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W2_23_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W2_23_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_23_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W2_23_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W2_23_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W2_23_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W2_23_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W2_23_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_23_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W2_23_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W2_23_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W2_23_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W2_23_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W2_23_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_23_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W2_23_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W2_23_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W2_23_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W2_23_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W2_23_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_23_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W2_23_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W2_23_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W2_23_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W2_23_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W2_23_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_23_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W2_23_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W2_23_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W2_23_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W2_23_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W2_23_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W2_23_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W2_23_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W3_23_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W3_23_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W3_23_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W3_23_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W3_23_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_23_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W3_23_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W3_23_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W3_23_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W3_23_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W3_23_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_23_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W3_23_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W3_23_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W3_23_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W3_23_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W3_23_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_23_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W3_23_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W3_23_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W3_23_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W3_23_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W3_23_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_23_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W3_23_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W3_23_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W3_23_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W3_23_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W3_23_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_23_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W3_23_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W3_23_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W3_23_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W3_23_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W3_23_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_23_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W3_23_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W3_23_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W3_23_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W3_23_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W3_23_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_23_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W3_23_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W3_23_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W3_23_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W3_23_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W3_23_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W3_23_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W3_23_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W4_23_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W4_23_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W4_23_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W4_23_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W4_23_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_23_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W4_23_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W4_23_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W4_23_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W4_23_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W4_23_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_23_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W4_23_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W4_23_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W4_23_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W4_23_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W4_23_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_23_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W4_23_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W4_23_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W4_23_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W4_23_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W4_23_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_23_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W4_23_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W4_23_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W4_23_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W4_23_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W4_23_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_23_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W4_23_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W4_23_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W4_23_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W4_23_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W4_23_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_23_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W4_23_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W4_23_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W4_23_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W4_23_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W4_23_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_23_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W4_23_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W4_23_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W4_23_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W4_23_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W4_23_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W4_23_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W4_23_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W5_23_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W5_23_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W5_23_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W5_23_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W5_23_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_23_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W5_23_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W5_23_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W5_23_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W5_23_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W5_23_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_23_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W5_23_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W5_23_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W5_23_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W5_23_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W5_23_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_23_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W5_23_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W5_23_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W5_23_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W5_23_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W5_23_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_23_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W5_23_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W5_23_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W5_23_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W5_23_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W5_23_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_23_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W5_23_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W5_23_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W5_23_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W5_23_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W5_23_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_23_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W5_23_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W5_23_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W5_23_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W5_23_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W5_23_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_23_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W5_23_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W5_23_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W5_23_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W5_23_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W5_23_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W5_23_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W5_23_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W6_23_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W6_23_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W6_23_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W6_23_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W6_23_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_23_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W6_23_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W6_23_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W6_23_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W6_23_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W6_23_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_23_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W6_23_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W6_23_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W6_23_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W6_23_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W6_23_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_23_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W6_23_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W6_23_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W6_23_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W6_23_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W6_23_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_23_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W6_23_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W6_23_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W6_23_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W6_23_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W6_23_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_23_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W6_23_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W6_23_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W6_23_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W6_23_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W6_23_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_23_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W6_23_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W6_23_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W6_23_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W6_23_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W6_23_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_23_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W6_23_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W6_23_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W6_23_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W6_23_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W6_23_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W6_23_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W6_23_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name MDA_W7_23_DFMT0 - Master Domain Assignment */
+/*! @{ */
+
+#define XRDC_0_MDA_W7_23_DFMT0_DID_MASK          (0xFU)
+#define XRDC_0_MDA_W7_23_DFMT0_DID_SHIFT         (0U)
+#define XRDC_0_MDA_W7_23_DFMT0_DID_WIDTH         (4U)
+#define XRDC_0_MDA_W7_23_DFMT0_DID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_23_DFMT0_DID_SHIFT)) & XRDC_0_MDA_W7_23_DFMT0_DID_MASK)
+
+#define XRDC_0_MDA_W7_23_DFMT0_DIDS_MASK         (0x30U)
+#define XRDC_0_MDA_W7_23_DFMT0_DIDS_SHIFT        (4U)
+#define XRDC_0_MDA_W7_23_DFMT0_DIDS_WIDTH        (2U)
+#define XRDC_0_MDA_W7_23_DFMT0_DIDS(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_23_DFMT0_DIDS_SHIFT)) & XRDC_0_MDA_W7_23_DFMT0_DIDS_MASK)
+
+#define XRDC_0_MDA_W7_23_DFMT0_PE_MASK           (0xC0U)
+#define XRDC_0_MDA_W7_23_DFMT0_PE_SHIFT          (6U)
+#define XRDC_0_MDA_W7_23_DFMT0_PE_WIDTH          (2U)
+#define XRDC_0_MDA_W7_23_DFMT0_PE(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_23_DFMT0_PE_SHIFT)) & XRDC_0_MDA_W7_23_DFMT0_PE_MASK)
+
+#define XRDC_0_MDA_W7_23_DFMT0_PIDM_MASK         (0x3F00U)
+#define XRDC_0_MDA_W7_23_DFMT0_PIDM_SHIFT        (8U)
+#define XRDC_0_MDA_W7_23_DFMT0_PIDM_WIDTH        (6U)
+#define XRDC_0_MDA_W7_23_DFMT0_PIDM(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_23_DFMT0_PIDM_SHIFT)) & XRDC_0_MDA_W7_23_DFMT0_PIDM_MASK)
+
+#define XRDC_0_MDA_W7_23_DFMT0_PID_MASK          (0x3F0000U)
+#define XRDC_0_MDA_W7_23_DFMT0_PID_SHIFT         (16U)
+#define XRDC_0_MDA_W7_23_DFMT0_PID_WIDTH         (6U)
+#define XRDC_0_MDA_W7_23_DFMT0_PID(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_23_DFMT0_PID_SHIFT)) & XRDC_0_MDA_W7_23_DFMT0_PID_MASK)
+
+#define XRDC_0_MDA_W7_23_DFMT0_DFMT_MASK         (0x20000000U)
+#define XRDC_0_MDA_W7_23_DFMT0_DFMT_SHIFT        (29U)
+#define XRDC_0_MDA_W7_23_DFMT0_DFMT_WIDTH        (1U)
+#define XRDC_0_MDA_W7_23_DFMT0_DFMT(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_23_DFMT0_DFMT_SHIFT)) & XRDC_0_MDA_W7_23_DFMT0_DFMT_MASK)
+
+#define XRDC_0_MDA_W7_23_DFMT0_LK1_MASK          (0x40000000U)
+#define XRDC_0_MDA_W7_23_DFMT0_LK1_SHIFT         (30U)
+#define XRDC_0_MDA_W7_23_DFMT0_LK1_WIDTH         (1U)
+#define XRDC_0_MDA_W7_23_DFMT0_LK1(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_23_DFMT0_LK1_SHIFT)) & XRDC_0_MDA_W7_23_DFMT0_LK1_MASK)
+
+#define XRDC_0_MDA_W7_23_DFMT0_VLD_MASK          (0x80000000U)
+#define XRDC_0_MDA_W7_23_DFMT0_VLD_SHIFT         (31U)
+#define XRDC_0_MDA_W7_23_DFMT0_VLD_WIDTH         (1U)
+#define XRDC_0_MDA_W7_23_DFMT0_VLD(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_MDA_W7_23_DFMT0_VLD_SHIFT)) & XRDC_0_MDA_W7_23_DFMT0_VLD_MASK)
+/*! @} */
+
+/*! @name PDAC_W0 - Peripheral Domain Access Control Word 0 */
+/*! @{ */
+
+#define XRDC_0_PDAC_W0_D0ACP_MASK                (0x7U)
+#define XRDC_0_PDAC_W0_D0ACP_SHIFT               (0U)
+#define XRDC_0_PDAC_W0_D0ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D0ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D0ACP_SHIFT)) & XRDC_0_PDAC_W0_D0ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D1ACP_MASK                (0x38U)
+#define XRDC_0_PDAC_W0_D1ACP_SHIFT               (3U)
+#define XRDC_0_PDAC_W0_D1ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D1ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D1ACP_SHIFT)) & XRDC_0_PDAC_W0_D1ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D2ACP_MASK                (0x1C0U)
+#define XRDC_0_PDAC_W0_D2ACP_SHIFT               (6U)
+#define XRDC_0_PDAC_W0_D2ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D2ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D2ACP_SHIFT)) & XRDC_0_PDAC_W0_D2ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D3ACP_MASK                (0xE00U)
+#define XRDC_0_PDAC_W0_D3ACP_SHIFT               (9U)
+#define XRDC_0_PDAC_W0_D3ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D3ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D3ACP_SHIFT)) & XRDC_0_PDAC_W0_D3ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D4ACP_MASK                (0x7000U)
+#define XRDC_0_PDAC_W0_D4ACP_SHIFT               (12U)
+#define XRDC_0_PDAC_W0_D4ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D4ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D4ACP_SHIFT)) & XRDC_0_PDAC_W0_D4ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D5ACP_MASK                (0x38000U)
+#define XRDC_0_PDAC_W0_D5ACP_SHIFT               (15U)
+#define XRDC_0_PDAC_W0_D5ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D5ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D5ACP_SHIFT)) & XRDC_0_PDAC_W0_D5ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D6ACP_MASK                (0x1C0000U)
+#define XRDC_0_PDAC_W0_D6ACP_SHIFT               (18U)
+#define XRDC_0_PDAC_W0_D6ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D6ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D6ACP_SHIFT)) & XRDC_0_PDAC_W0_D6ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D7ACP_MASK                (0xE00000U)
+#define XRDC_0_PDAC_W0_D7ACP_SHIFT               (21U)
+#define XRDC_0_PDAC_W0_D7ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D7ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D7ACP_SHIFT)) & XRDC_0_PDAC_W0_D7ACP_MASK)
+
+#define XRDC_0_PDAC_W0_SNUM_MASK                 (0xF000000U)
+#define XRDC_0_PDAC_W0_SNUM_SHIFT                (24U)
+#define XRDC_0_PDAC_W0_SNUM_WIDTH                (4U)
+#define XRDC_0_PDAC_W0_SNUM(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_SNUM_SHIFT)) & XRDC_0_PDAC_W0_SNUM_MASK)
+
+#define XRDC_0_PDAC_W0_SE_MASK                   (0x40000000U)
+#define XRDC_0_PDAC_W0_SE_SHIFT                  (30U)
+#define XRDC_0_PDAC_W0_SE_WIDTH                  (1U)
+#define XRDC_0_PDAC_W0_SE(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_SE_SHIFT)) & XRDC_0_PDAC_W0_SE_MASK)
+/*! @} */
+
+/*! @name PDAC_W1 - Peripheral Domain Access Control Word 1 */
+/*! @{ */
+
+#define XRDC_0_PDAC_W1_D8ACP_MASK                (0x7U)
+#define XRDC_0_PDAC_W1_D8ACP_SHIFT               (0U)
+#define XRDC_0_PDAC_W1_D8ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W1_D8ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D8ACP_SHIFT)) & XRDC_0_PDAC_W1_D8ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D9ACP_MASK                (0x38U)
+#define XRDC_0_PDAC_W1_D9ACP_SHIFT               (3U)
+#define XRDC_0_PDAC_W1_D9ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W1_D9ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D9ACP_SHIFT)) & XRDC_0_PDAC_W1_D9ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D10ACP_MASK               (0x1C0U)
+#define XRDC_0_PDAC_W1_D10ACP_SHIFT              (6U)
+#define XRDC_0_PDAC_W1_D10ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D10ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D10ACP_SHIFT)) & XRDC_0_PDAC_W1_D10ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D11ACP_MASK               (0xE00U)
+#define XRDC_0_PDAC_W1_D11ACP_SHIFT              (9U)
+#define XRDC_0_PDAC_W1_D11ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D11ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D11ACP_SHIFT)) & XRDC_0_PDAC_W1_D11ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D12ACP_MASK               (0x7000U)
+#define XRDC_0_PDAC_W1_D12ACP_SHIFT              (12U)
+#define XRDC_0_PDAC_W1_D12ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D12ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D12ACP_SHIFT)) & XRDC_0_PDAC_W1_D12ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D13ACP_MASK               (0x38000U)
+#define XRDC_0_PDAC_W1_D13ACP_SHIFT              (15U)
+#define XRDC_0_PDAC_W1_D13ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D13ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D13ACP_SHIFT)) & XRDC_0_PDAC_W1_D13ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D14ACP_MASK               (0x1C0000U)
+#define XRDC_0_PDAC_W1_D14ACP_SHIFT              (18U)
+#define XRDC_0_PDAC_W1_D14ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D14ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D14ACP_SHIFT)) & XRDC_0_PDAC_W1_D14ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D15ACP_MASK               (0xE00000U)
+#define XRDC_0_PDAC_W1_D15ACP_SHIFT              (21U)
+#define XRDC_0_PDAC_W1_D15ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D15ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D15ACP_SHIFT)) & XRDC_0_PDAC_W1_D15ACP_MASK)
+
+#define XRDC_0_PDAC_W1_LK2_MASK                  (0x60000000U)
+#define XRDC_0_PDAC_W1_LK2_SHIFT                 (29U)
+#define XRDC_0_PDAC_W1_LK2_WIDTH                 (2U)
+#define XRDC_0_PDAC_W1_LK2(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_LK2_SHIFT)) & XRDC_0_PDAC_W1_LK2_MASK)
+
+#define XRDC_0_PDAC_W1_VLD_MASK                  (0x80000000U)
+#define XRDC_0_PDAC_W1_VLD_SHIFT                 (31U)
+#define XRDC_0_PDAC_W1_VLD_WIDTH                 (1U)
+#define XRDC_0_PDAC_W1_VLD(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_VLD_SHIFT)) & XRDC_0_PDAC_W1_VLD_MASK)
+/*! @} */
+
+/*! @name PDAC_W0 - Peripheral Domain Access Control Word 0 */
+/*! @{ */
+
+#define XRDC_0_PDAC_W0_D0ACP_MASK                (0x7U)
+#define XRDC_0_PDAC_W0_D0ACP_SHIFT               (0U)
+#define XRDC_0_PDAC_W0_D0ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D0ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D0ACP_SHIFT)) & XRDC_0_PDAC_W0_D0ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D1ACP_MASK                (0x38U)
+#define XRDC_0_PDAC_W0_D1ACP_SHIFT               (3U)
+#define XRDC_0_PDAC_W0_D1ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D1ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D1ACP_SHIFT)) & XRDC_0_PDAC_W0_D1ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D2ACP_MASK                (0x1C0U)
+#define XRDC_0_PDAC_W0_D2ACP_SHIFT               (6U)
+#define XRDC_0_PDAC_W0_D2ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D2ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D2ACP_SHIFT)) & XRDC_0_PDAC_W0_D2ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D3ACP_MASK                (0xE00U)
+#define XRDC_0_PDAC_W0_D3ACP_SHIFT               (9U)
+#define XRDC_0_PDAC_W0_D3ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D3ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D3ACP_SHIFT)) & XRDC_0_PDAC_W0_D3ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D4ACP_MASK                (0x7000U)
+#define XRDC_0_PDAC_W0_D4ACP_SHIFT               (12U)
+#define XRDC_0_PDAC_W0_D4ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D4ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D4ACP_SHIFT)) & XRDC_0_PDAC_W0_D4ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D5ACP_MASK                (0x38000U)
+#define XRDC_0_PDAC_W0_D5ACP_SHIFT               (15U)
+#define XRDC_0_PDAC_W0_D5ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D5ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D5ACP_SHIFT)) & XRDC_0_PDAC_W0_D5ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D6ACP_MASK                (0x1C0000U)
+#define XRDC_0_PDAC_W0_D6ACP_SHIFT               (18U)
+#define XRDC_0_PDAC_W0_D6ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D6ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D6ACP_SHIFT)) & XRDC_0_PDAC_W0_D6ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D7ACP_MASK                (0xE00000U)
+#define XRDC_0_PDAC_W0_D7ACP_SHIFT               (21U)
+#define XRDC_0_PDAC_W0_D7ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D7ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D7ACP_SHIFT)) & XRDC_0_PDAC_W0_D7ACP_MASK)
+
+#define XRDC_0_PDAC_W0_SNUM_MASK                 (0xF000000U)
+#define XRDC_0_PDAC_W0_SNUM_SHIFT                (24U)
+#define XRDC_0_PDAC_W0_SNUM_WIDTH                (4U)
+#define XRDC_0_PDAC_W0_SNUM(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_SNUM_SHIFT)) & XRDC_0_PDAC_W0_SNUM_MASK)
+
+#define XRDC_0_PDAC_W0_SE_MASK                   (0x40000000U)
+#define XRDC_0_PDAC_W0_SE_SHIFT                  (30U)
+#define XRDC_0_PDAC_W0_SE_WIDTH                  (1U)
+#define XRDC_0_PDAC_W0_SE(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_SE_SHIFT)) & XRDC_0_PDAC_W0_SE_MASK)
+/*! @} */
+
+/*! @name PDAC_W1 - Peripheral Domain Access Control Word 1 */
+/*! @{ */
+
+#define XRDC_0_PDAC_W1_D8ACP_MASK                (0x7U)
+#define XRDC_0_PDAC_W1_D8ACP_SHIFT               (0U)
+#define XRDC_0_PDAC_W1_D8ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W1_D8ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D8ACP_SHIFT)) & XRDC_0_PDAC_W1_D8ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D9ACP_MASK                (0x38U)
+#define XRDC_0_PDAC_W1_D9ACP_SHIFT               (3U)
+#define XRDC_0_PDAC_W1_D9ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W1_D9ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D9ACP_SHIFT)) & XRDC_0_PDAC_W1_D9ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D10ACP_MASK               (0x1C0U)
+#define XRDC_0_PDAC_W1_D10ACP_SHIFT              (6U)
+#define XRDC_0_PDAC_W1_D10ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D10ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D10ACP_SHIFT)) & XRDC_0_PDAC_W1_D10ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D11ACP_MASK               (0xE00U)
+#define XRDC_0_PDAC_W1_D11ACP_SHIFT              (9U)
+#define XRDC_0_PDAC_W1_D11ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D11ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D11ACP_SHIFT)) & XRDC_0_PDAC_W1_D11ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D12ACP_MASK               (0x7000U)
+#define XRDC_0_PDAC_W1_D12ACP_SHIFT              (12U)
+#define XRDC_0_PDAC_W1_D12ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D12ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D12ACP_SHIFT)) & XRDC_0_PDAC_W1_D12ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D13ACP_MASK               (0x38000U)
+#define XRDC_0_PDAC_W1_D13ACP_SHIFT              (15U)
+#define XRDC_0_PDAC_W1_D13ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D13ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D13ACP_SHIFT)) & XRDC_0_PDAC_W1_D13ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D14ACP_MASK               (0x1C0000U)
+#define XRDC_0_PDAC_W1_D14ACP_SHIFT              (18U)
+#define XRDC_0_PDAC_W1_D14ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D14ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D14ACP_SHIFT)) & XRDC_0_PDAC_W1_D14ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D15ACP_MASK               (0xE00000U)
+#define XRDC_0_PDAC_W1_D15ACP_SHIFT              (21U)
+#define XRDC_0_PDAC_W1_D15ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D15ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D15ACP_SHIFT)) & XRDC_0_PDAC_W1_D15ACP_MASK)
+
+#define XRDC_0_PDAC_W1_LK2_MASK                  (0x60000000U)
+#define XRDC_0_PDAC_W1_LK2_SHIFT                 (29U)
+#define XRDC_0_PDAC_W1_LK2_WIDTH                 (2U)
+#define XRDC_0_PDAC_W1_LK2(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_LK2_SHIFT)) & XRDC_0_PDAC_W1_LK2_MASK)
+
+#define XRDC_0_PDAC_W1_VLD_MASK                  (0x80000000U)
+#define XRDC_0_PDAC_W1_VLD_SHIFT                 (31U)
+#define XRDC_0_PDAC_W1_VLD_WIDTH                 (1U)
+#define XRDC_0_PDAC_W1_VLD(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_VLD_SHIFT)) & XRDC_0_PDAC_W1_VLD_MASK)
+/*! @} */
+
+/*! @name PDAC_W0 - Peripheral Domain Access Control Word 0 */
+/*! @{ */
+
+#define XRDC_0_PDAC_W0_D0ACP_MASK                (0x7U)
+#define XRDC_0_PDAC_W0_D0ACP_SHIFT               (0U)
+#define XRDC_0_PDAC_W0_D0ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D0ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D0ACP_SHIFT)) & XRDC_0_PDAC_W0_D0ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D1ACP_MASK                (0x38U)
+#define XRDC_0_PDAC_W0_D1ACP_SHIFT               (3U)
+#define XRDC_0_PDAC_W0_D1ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D1ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D1ACP_SHIFT)) & XRDC_0_PDAC_W0_D1ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D2ACP_MASK                (0x1C0U)
+#define XRDC_0_PDAC_W0_D2ACP_SHIFT               (6U)
+#define XRDC_0_PDAC_W0_D2ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D2ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D2ACP_SHIFT)) & XRDC_0_PDAC_W0_D2ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D3ACP_MASK                (0xE00U)
+#define XRDC_0_PDAC_W0_D3ACP_SHIFT               (9U)
+#define XRDC_0_PDAC_W0_D3ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D3ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D3ACP_SHIFT)) & XRDC_0_PDAC_W0_D3ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D4ACP_MASK                (0x7000U)
+#define XRDC_0_PDAC_W0_D4ACP_SHIFT               (12U)
+#define XRDC_0_PDAC_W0_D4ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D4ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D4ACP_SHIFT)) & XRDC_0_PDAC_W0_D4ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D5ACP_MASK                (0x38000U)
+#define XRDC_0_PDAC_W0_D5ACP_SHIFT               (15U)
+#define XRDC_0_PDAC_W0_D5ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D5ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D5ACP_SHIFT)) & XRDC_0_PDAC_W0_D5ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D6ACP_MASK                (0x1C0000U)
+#define XRDC_0_PDAC_W0_D6ACP_SHIFT               (18U)
+#define XRDC_0_PDAC_W0_D6ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D6ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D6ACP_SHIFT)) & XRDC_0_PDAC_W0_D6ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D7ACP_MASK                (0xE00000U)
+#define XRDC_0_PDAC_W0_D7ACP_SHIFT               (21U)
+#define XRDC_0_PDAC_W0_D7ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D7ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D7ACP_SHIFT)) & XRDC_0_PDAC_W0_D7ACP_MASK)
+
+#define XRDC_0_PDAC_W0_SNUM_MASK                 (0xF000000U)
+#define XRDC_0_PDAC_W0_SNUM_SHIFT                (24U)
+#define XRDC_0_PDAC_W0_SNUM_WIDTH                (4U)
+#define XRDC_0_PDAC_W0_SNUM(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_SNUM_SHIFT)) & XRDC_0_PDAC_W0_SNUM_MASK)
+
+#define XRDC_0_PDAC_W0_SE_MASK                   (0x40000000U)
+#define XRDC_0_PDAC_W0_SE_SHIFT                  (30U)
+#define XRDC_0_PDAC_W0_SE_WIDTH                  (1U)
+#define XRDC_0_PDAC_W0_SE(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_SE_SHIFT)) & XRDC_0_PDAC_W0_SE_MASK)
+/*! @} */
+
+/*! @name PDAC_W1 - Peripheral Domain Access Control Word 1 */
+/*! @{ */
+
+#define XRDC_0_PDAC_W1_D8ACP_MASK                (0x7U)
+#define XRDC_0_PDAC_W1_D8ACP_SHIFT               (0U)
+#define XRDC_0_PDAC_W1_D8ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W1_D8ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D8ACP_SHIFT)) & XRDC_0_PDAC_W1_D8ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D9ACP_MASK                (0x38U)
+#define XRDC_0_PDAC_W1_D9ACP_SHIFT               (3U)
+#define XRDC_0_PDAC_W1_D9ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W1_D9ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D9ACP_SHIFT)) & XRDC_0_PDAC_W1_D9ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D10ACP_MASK               (0x1C0U)
+#define XRDC_0_PDAC_W1_D10ACP_SHIFT              (6U)
+#define XRDC_0_PDAC_W1_D10ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D10ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D10ACP_SHIFT)) & XRDC_0_PDAC_W1_D10ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D11ACP_MASK               (0xE00U)
+#define XRDC_0_PDAC_W1_D11ACP_SHIFT              (9U)
+#define XRDC_0_PDAC_W1_D11ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D11ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D11ACP_SHIFT)) & XRDC_0_PDAC_W1_D11ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D12ACP_MASK               (0x7000U)
+#define XRDC_0_PDAC_W1_D12ACP_SHIFT              (12U)
+#define XRDC_0_PDAC_W1_D12ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D12ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D12ACP_SHIFT)) & XRDC_0_PDAC_W1_D12ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D13ACP_MASK               (0x38000U)
+#define XRDC_0_PDAC_W1_D13ACP_SHIFT              (15U)
+#define XRDC_0_PDAC_W1_D13ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D13ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D13ACP_SHIFT)) & XRDC_0_PDAC_W1_D13ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D14ACP_MASK               (0x1C0000U)
+#define XRDC_0_PDAC_W1_D14ACP_SHIFT              (18U)
+#define XRDC_0_PDAC_W1_D14ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D14ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D14ACP_SHIFT)) & XRDC_0_PDAC_W1_D14ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D15ACP_MASK               (0xE00000U)
+#define XRDC_0_PDAC_W1_D15ACP_SHIFT              (21U)
+#define XRDC_0_PDAC_W1_D15ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D15ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D15ACP_SHIFT)) & XRDC_0_PDAC_W1_D15ACP_MASK)
+
+#define XRDC_0_PDAC_W1_LK2_MASK                  (0x60000000U)
+#define XRDC_0_PDAC_W1_LK2_SHIFT                 (29U)
+#define XRDC_0_PDAC_W1_LK2_WIDTH                 (2U)
+#define XRDC_0_PDAC_W1_LK2(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_LK2_SHIFT)) & XRDC_0_PDAC_W1_LK2_MASK)
+
+#define XRDC_0_PDAC_W1_VLD_MASK                  (0x80000000U)
+#define XRDC_0_PDAC_W1_VLD_SHIFT                 (31U)
+#define XRDC_0_PDAC_W1_VLD_WIDTH                 (1U)
+#define XRDC_0_PDAC_W1_VLD(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_VLD_SHIFT)) & XRDC_0_PDAC_W1_VLD_MASK)
+/*! @} */
+
+/*! @name PDAC_W0 - Peripheral Domain Access Control Word 0 */
+/*! @{ */
+
+#define XRDC_0_PDAC_W0_D0ACP_MASK                (0x7U)
+#define XRDC_0_PDAC_W0_D0ACP_SHIFT               (0U)
+#define XRDC_0_PDAC_W0_D0ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D0ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D0ACP_SHIFT)) & XRDC_0_PDAC_W0_D0ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D1ACP_MASK                (0x38U)
+#define XRDC_0_PDAC_W0_D1ACP_SHIFT               (3U)
+#define XRDC_0_PDAC_W0_D1ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D1ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D1ACP_SHIFT)) & XRDC_0_PDAC_W0_D1ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D2ACP_MASK                (0x1C0U)
+#define XRDC_0_PDAC_W0_D2ACP_SHIFT               (6U)
+#define XRDC_0_PDAC_W0_D2ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D2ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D2ACP_SHIFT)) & XRDC_0_PDAC_W0_D2ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D3ACP_MASK                (0xE00U)
+#define XRDC_0_PDAC_W0_D3ACP_SHIFT               (9U)
+#define XRDC_0_PDAC_W0_D3ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D3ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D3ACP_SHIFT)) & XRDC_0_PDAC_W0_D3ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D4ACP_MASK                (0x7000U)
+#define XRDC_0_PDAC_W0_D4ACP_SHIFT               (12U)
+#define XRDC_0_PDAC_W0_D4ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D4ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D4ACP_SHIFT)) & XRDC_0_PDAC_W0_D4ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D5ACP_MASK                (0x38000U)
+#define XRDC_0_PDAC_W0_D5ACP_SHIFT               (15U)
+#define XRDC_0_PDAC_W0_D5ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D5ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D5ACP_SHIFT)) & XRDC_0_PDAC_W0_D5ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D6ACP_MASK                (0x1C0000U)
+#define XRDC_0_PDAC_W0_D6ACP_SHIFT               (18U)
+#define XRDC_0_PDAC_W0_D6ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D6ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D6ACP_SHIFT)) & XRDC_0_PDAC_W0_D6ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D7ACP_MASK                (0xE00000U)
+#define XRDC_0_PDAC_W0_D7ACP_SHIFT               (21U)
+#define XRDC_0_PDAC_W0_D7ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D7ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D7ACP_SHIFT)) & XRDC_0_PDAC_W0_D7ACP_MASK)
+
+#define XRDC_0_PDAC_W0_SNUM_MASK                 (0xF000000U)
+#define XRDC_0_PDAC_W0_SNUM_SHIFT                (24U)
+#define XRDC_0_PDAC_W0_SNUM_WIDTH                (4U)
+#define XRDC_0_PDAC_W0_SNUM(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_SNUM_SHIFT)) & XRDC_0_PDAC_W0_SNUM_MASK)
+
+#define XRDC_0_PDAC_W0_SE_MASK                   (0x40000000U)
+#define XRDC_0_PDAC_W0_SE_SHIFT                  (30U)
+#define XRDC_0_PDAC_W0_SE_WIDTH                  (1U)
+#define XRDC_0_PDAC_W0_SE(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_SE_SHIFT)) & XRDC_0_PDAC_W0_SE_MASK)
+/*! @} */
+
+/*! @name PDAC_W1 - Peripheral Domain Access Control Word 1 */
+/*! @{ */
+
+#define XRDC_0_PDAC_W1_D8ACP_MASK                (0x7U)
+#define XRDC_0_PDAC_W1_D8ACP_SHIFT               (0U)
+#define XRDC_0_PDAC_W1_D8ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W1_D8ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D8ACP_SHIFT)) & XRDC_0_PDAC_W1_D8ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D9ACP_MASK                (0x38U)
+#define XRDC_0_PDAC_W1_D9ACP_SHIFT               (3U)
+#define XRDC_0_PDAC_W1_D9ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W1_D9ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D9ACP_SHIFT)) & XRDC_0_PDAC_W1_D9ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D10ACP_MASK               (0x1C0U)
+#define XRDC_0_PDAC_W1_D10ACP_SHIFT              (6U)
+#define XRDC_0_PDAC_W1_D10ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D10ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D10ACP_SHIFT)) & XRDC_0_PDAC_W1_D10ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D11ACP_MASK               (0xE00U)
+#define XRDC_0_PDAC_W1_D11ACP_SHIFT              (9U)
+#define XRDC_0_PDAC_W1_D11ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D11ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D11ACP_SHIFT)) & XRDC_0_PDAC_W1_D11ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D12ACP_MASK               (0x7000U)
+#define XRDC_0_PDAC_W1_D12ACP_SHIFT              (12U)
+#define XRDC_0_PDAC_W1_D12ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D12ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D12ACP_SHIFT)) & XRDC_0_PDAC_W1_D12ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D13ACP_MASK               (0x38000U)
+#define XRDC_0_PDAC_W1_D13ACP_SHIFT              (15U)
+#define XRDC_0_PDAC_W1_D13ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D13ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D13ACP_SHIFT)) & XRDC_0_PDAC_W1_D13ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D14ACP_MASK               (0x1C0000U)
+#define XRDC_0_PDAC_W1_D14ACP_SHIFT              (18U)
+#define XRDC_0_PDAC_W1_D14ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D14ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D14ACP_SHIFT)) & XRDC_0_PDAC_W1_D14ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D15ACP_MASK               (0xE00000U)
+#define XRDC_0_PDAC_W1_D15ACP_SHIFT              (21U)
+#define XRDC_0_PDAC_W1_D15ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D15ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D15ACP_SHIFT)) & XRDC_0_PDAC_W1_D15ACP_MASK)
+
+#define XRDC_0_PDAC_W1_LK2_MASK                  (0x60000000U)
+#define XRDC_0_PDAC_W1_LK2_SHIFT                 (29U)
+#define XRDC_0_PDAC_W1_LK2_WIDTH                 (2U)
+#define XRDC_0_PDAC_W1_LK2(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_LK2_SHIFT)) & XRDC_0_PDAC_W1_LK2_MASK)
+
+#define XRDC_0_PDAC_W1_VLD_MASK                  (0x80000000U)
+#define XRDC_0_PDAC_W1_VLD_SHIFT                 (31U)
+#define XRDC_0_PDAC_W1_VLD_WIDTH                 (1U)
+#define XRDC_0_PDAC_W1_VLD(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_VLD_SHIFT)) & XRDC_0_PDAC_W1_VLD_MASK)
+/*! @} */
+
+/*! @name XRDC_MRGD_W0 - Memory Region Descriptor Word 0 */
+/*! @{ */
+
+#define XRDC_0_XRDC_MRGD_W0_SRTADDR_MASK         (0xFFFFFFFEU)
+#define XRDC_0_XRDC_MRGD_W0_SRTADDR_SHIFT        (1U)
+#define XRDC_0_XRDC_MRGD_W0_SRTADDR_WIDTH        (31U)
+#define XRDC_0_XRDC_MRGD_W0_SRTADDR(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_XRDC_MRGD_W0_SRTADDR_SHIFT)) & XRDC_0_XRDC_MRGD_W0_SRTADDR_MASK)
+/*! @} */
+
+/*! @name XRDC_MRGD_W1 - Memory Region Descriptor Word 1 */
+/*! @{ */
+
+#define XRDC_0_XRDC_MRGD_W1_ENDADDR_MASK         (0xFFFFFFFEU)
+#define XRDC_0_XRDC_MRGD_W1_ENDADDR_SHIFT        (1U)
+#define XRDC_0_XRDC_MRGD_W1_ENDADDR_WIDTH        (31U)
+#define XRDC_0_XRDC_MRGD_W1_ENDADDR(x)           (((uint32_t)(((uint32_t)(x)) << XRDC_0_XRDC_MRGD_W1_ENDADDR_SHIFT)) & XRDC_0_XRDC_MRGD_W1_ENDADDR_MASK)
+/*! @} */
+
+/*! @name XRDC_MRGD_W2 - Memory Region Descriptor Word 2 */
+/*! @{ */
+
+#define XRDC_0_XRDC_MRGD_W2_D0ACP_MASK           (0x7U)
+#define XRDC_0_XRDC_MRGD_W2_D0ACP_SHIFT          (0U)
+#define XRDC_0_XRDC_MRGD_W2_D0ACP_WIDTH          (3U)
+#define XRDC_0_XRDC_MRGD_W2_D0ACP(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_XRDC_MRGD_W2_D0ACP_SHIFT)) & XRDC_0_XRDC_MRGD_W2_D0ACP_MASK)
+
+#define XRDC_0_XRDC_MRGD_W2_D1ACP_MASK           (0x38U)
+#define XRDC_0_XRDC_MRGD_W2_D1ACP_SHIFT          (3U)
+#define XRDC_0_XRDC_MRGD_W2_D1ACP_WIDTH          (3U)
+#define XRDC_0_XRDC_MRGD_W2_D1ACP(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_XRDC_MRGD_W2_D1ACP_SHIFT)) & XRDC_0_XRDC_MRGD_W2_D1ACP_MASK)
+
+#define XRDC_0_XRDC_MRGD_W2_D2ACP_MASK           (0x1C0U)
+#define XRDC_0_XRDC_MRGD_W2_D2ACP_SHIFT          (6U)
+#define XRDC_0_XRDC_MRGD_W2_D2ACP_WIDTH          (3U)
+#define XRDC_0_XRDC_MRGD_W2_D2ACP(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_XRDC_MRGD_W2_D2ACP_SHIFT)) & XRDC_0_XRDC_MRGD_W2_D2ACP_MASK)
+
+#define XRDC_0_XRDC_MRGD_W2_D3ACP_MASK           (0xE00U)
+#define XRDC_0_XRDC_MRGD_W2_D3ACP_SHIFT          (9U)
+#define XRDC_0_XRDC_MRGD_W2_D3ACP_WIDTH          (3U)
+#define XRDC_0_XRDC_MRGD_W2_D3ACP(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_XRDC_MRGD_W2_D3ACP_SHIFT)) & XRDC_0_XRDC_MRGD_W2_D3ACP_MASK)
+
+#define XRDC_0_XRDC_MRGD_W2_D4ACP_MASK           (0x7000U)
+#define XRDC_0_XRDC_MRGD_W2_D4ACP_SHIFT          (12U)
+#define XRDC_0_XRDC_MRGD_W2_D4ACP_WIDTH          (3U)
+#define XRDC_0_XRDC_MRGD_W2_D4ACP(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_XRDC_MRGD_W2_D4ACP_SHIFT)) & XRDC_0_XRDC_MRGD_W2_D4ACP_MASK)
+
+#define XRDC_0_XRDC_MRGD_W2_D5ACP_MASK           (0x38000U)
+#define XRDC_0_XRDC_MRGD_W2_D5ACP_SHIFT          (15U)
+#define XRDC_0_XRDC_MRGD_W2_D5ACP_WIDTH          (3U)
+#define XRDC_0_XRDC_MRGD_W2_D5ACP(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_XRDC_MRGD_W2_D5ACP_SHIFT)) & XRDC_0_XRDC_MRGD_W2_D5ACP_MASK)
+
+#define XRDC_0_XRDC_MRGD_W2_D6ACP_MASK           (0x1C0000U)
+#define XRDC_0_XRDC_MRGD_W2_D6ACP_SHIFT          (18U)
+#define XRDC_0_XRDC_MRGD_W2_D6ACP_WIDTH          (3U)
+#define XRDC_0_XRDC_MRGD_W2_D6ACP(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_XRDC_MRGD_W2_D6ACP_SHIFT)) & XRDC_0_XRDC_MRGD_W2_D6ACP_MASK)
+
+#define XRDC_0_XRDC_MRGD_W2_D7ACP_MASK           (0xE00000U)
+#define XRDC_0_XRDC_MRGD_W2_D7ACP_SHIFT          (21U)
+#define XRDC_0_XRDC_MRGD_W2_D7ACP_WIDTH          (3U)
+#define XRDC_0_XRDC_MRGD_W2_D7ACP(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_XRDC_MRGD_W2_D7ACP_SHIFT)) & XRDC_0_XRDC_MRGD_W2_D7ACP_MASK)
+
+#define XRDC_0_XRDC_MRGD_W2_SNUM_MASK            (0xF000000U)
+#define XRDC_0_XRDC_MRGD_W2_SNUM_SHIFT           (24U)
+#define XRDC_0_XRDC_MRGD_W2_SNUM_WIDTH           (4U)
+#define XRDC_0_XRDC_MRGD_W2_SNUM(x)              (((uint32_t)(((uint32_t)(x)) << XRDC_0_XRDC_MRGD_W2_SNUM_SHIFT)) & XRDC_0_XRDC_MRGD_W2_SNUM_MASK)
+
+#define XRDC_0_XRDC_MRGD_W2_SE_MASK              (0x40000000U)
+#define XRDC_0_XRDC_MRGD_W2_SE_SHIFT             (30U)
+#define XRDC_0_XRDC_MRGD_W2_SE_WIDTH             (1U)
+#define XRDC_0_XRDC_MRGD_W2_SE(x)                (((uint32_t)(((uint32_t)(x)) << XRDC_0_XRDC_MRGD_W2_SE_SHIFT)) & XRDC_0_XRDC_MRGD_W2_SE_MASK)
+/*! @} */
+
+/*! @name XRDC_MRGD_W3 - Memory Region Descriptor Word 3 */
+/*! @{ */
+
+#define XRDC_0_XRDC_MRGD_W3_D8ACP_MASK           (0x7U)
+#define XRDC_0_XRDC_MRGD_W3_D8ACP_SHIFT          (0U)
+#define XRDC_0_XRDC_MRGD_W3_D8ACP_WIDTH          (3U)
+#define XRDC_0_XRDC_MRGD_W3_D8ACP(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_XRDC_MRGD_W3_D8ACP_SHIFT)) & XRDC_0_XRDC_MRGD_W3_D8ACP_MASK)
+
+#define XRDC_0_XRDC_MRGD_W3_D9ACP_MASK           (0x38U)
+#define XRDC_0_XRDC_MRGD_W3_D9ACP_SHIFT          (3U)
+#define XRDC_0_XRDC_MRGD_W3_D9ACP_WIDTH          (3U)
+#define XRDC_0_XRDC_MRGD_W3_D9ACP(x)             (((uint32_t)(((uint32_t)(x)) << XRDC_0_XRDC_MRGD_W3_D9ACP_SHIFT)) & XRDC_0_XRDC_MRGD_W3_D9ACP_MASK)
+
+#define XRDC_0_XRDC_MRGD_W3_D10ACP_MASK          (0x1C0U)
+#define XRDC_0_XRDC_MRGD_W3_D10ACP_SHIFT         (6U)
+#define XRDC_0_XRDC_MRGD_W3_D10ACP_WIDTH         (3U)
+#define XRDC_0_XRDC_MRGD_W3_D10ACP(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_XRDC_MRGD_W3_D10ACP_SHIFT)) & XRDC_0_XRDC_MRGD_W3_D10ACP_MASK)
+
+#define XRDC_0_XRDC_MRGD_W3_D11ACP_MASK          (0xE00U)
+#define XRDC_0_XRDC_MRGD_W3_D11ACP_SHIFT         (9U)
+#define XRDC_0_XRDC_MRGD_W3_D11ACP_WIDTH         (3U)
+#define XRDC_0_XRDC_MRGD_W3_D11ACP(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_XRDC_MRGD_W3_D11ACP_SHIFT)) & XRDC_0_XRDC_MRGD_W3_D11ACP_MASK)
+
+#define XRDC_0_XRDC_MRGD_W3_D12ACP_MASK          (0x7000U)
+#define XRDC_0_XRDC_MRGD_W3_D12ACP_SHIFT         (12U)
+#define XRDC_0_XRDC_MRGD_W3_D12ACP_WIDTH         (3U)
+#define XRDC_0_XRDC_MRGD_W3_D12ACP(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_XRDC_MRGD_W3_D12ACP_SHIFT)) & XRDC_0_XRDC_MRGD_W3_D12ACP_MASK)
+
+#define XRDC_0_XRDC_MRGD_W3_D13ACP_MASK          (0x38000U)
+#define XRDC_0_XRDC_MRGD_W3_D13ACP_SHIFT         (15U)
+#define XRDC_0_XRDC_MRGD_W3_D13ACP_WIDTH         (3U)
+#define XRDC_0_XRDC_MRGD_W3_D13ACP(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_XRDC_MRGD_W3_D13ACP_SHIFT)) & XRDC_0_XRDC_MRGD_W3_D13ACP_MASK)
+
+#define XRDC_0_XRDC_MRGD_W3_D14ACP_MASK          (0x1C0000U)
+#define XRDC_0_XRDC_MRGD_W3_D14ACP_SHIFT         (18U)
+#define XRDC_0_XRDC_MRGD_W3_D14ACP_WIDTH         (3U)
+#define XRDC_0_XRDC_MRGD_W3_D14ACP(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_XRDC_MRGD_W3_D14ACP_SHIFT)) & XRDC_0_XRDC_MRGD_W3_D14ACP_MASK)
+
+#define XRDC_0_XRDC_MRGD_W3_D15ACP_MASK          (0xE00000U)
+#define XRDC_0_XRDC_MRGD_W3_D15ACP_SHIFT         (21U)
+#define XRDC_0_XRDC_MRGD_W3_D15ACP_WIDTH         (3U)
+#define XRDC_0_XRDC_MRGD_W3_D15ACP(x)            (((uint32_t)(((uint32_t)(x)) << XRDC_0_XRDC_MRGD_W3_D15ACP_SHIFT)) & XRDC_0_XRDC_MRGD_W3_D15ACP_MASK)
+
+#define XRDC_0_XRDC_MRGD_W3_LK2_MASK             (0x60000000U)
+#define XRDC_0_XRDC_MRGD_W3_LK2_SHIFT            (29U)
+#define XRDC_0_XRDC_MRGD_W3_LK2_WIDTH            (2U)
+#define XRDC_0_XRDC_MRGD_W3_LK2(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_0_XRDC_MRGD_W3_LK2_SHIFT)) & XRDC_0_XRDC_MRGD_W3_LK2_MASK)
+
+#define XRDC_0_XRDC_MRGD_W3_VLD_MASK             (0x80000000U)
+#define XRDC_0_XRDC_MRGD_W3_VLD_SHIFT            (31U)
+#define XRDC_0_XRDC_MRGD_W3_VLD_WIDTH            (1U)
+#define XRDC_0_XRDC_MRGD_W3_VLD(x)               (((uint32_t)(((uint32_t)(x)) << XRDC_0_XRDC_MRGD_W3_VLD_SHIFT)) & XRDC_0_XRDC_MRGD_W3_VLD_MASK)
+/*! @} */
+
+/*! @name PDAC_W0 - Peripheral Domain Access Control Word 0 */
+/*! @{ */
+
+#define XRDC_0_PDAC_W0_D0ACP_MASK                (0x7U)
+#define XRDC_0_PDAC_W0_D0ACP_SHIFT               (0U)
+#define XRDC_0_PDAC_W0_D0ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D0ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D0ACP_SHIFT)) & XRDC_0_PDAC_W0_D0ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D1ACP_MASK                (0x38U)
+#define XRDC_0_PDAC_W0_D1ACP_SHIFT               (3U)
+#define XRDC_0_PDAC_W0_D1ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D1ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D1ACP_SHIFT)) & XRDC_0_PDAC_W0_D1ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D2ACP_MASK                (0x1C0U)
+#define XRDC_0_PDAC_W0_D2ACP_SHIFT               (6U)
+#define XRDC_0_PDAC_W0_D2ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D2ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D2ACP_SHIFT)) & XRDC_0_PDAC_W0_D2ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D3ACP_MASK                (0xE00U)
+#define XRDC_0_PDAC_W0_D3ACP_SHIFT               (9U)
+#define XRDC_0_PDAC_W0_D3ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D3ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D3ACP_SHIFT)) & XRDC_0_PDAC_W0_D3ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D4ACP_MASK                (0x7000U)
+#define XRDC_0_PDAC_W0_D4ACP_SHIFT               (12U)
+#define XRDC_0_PDAC_W0_D4ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D4ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D4ACP_SHIFT)) & XRDC_0_PDAC_W0_D4ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D5ACP_MASK                (0x38000U)
+#define XRDC_0_PDAC_W0_D5ACP_SHIFT               (15U)
+#define XRDC_0_PDAC_W0_D5ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D5ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D5ACP_SHIFT)) & XRDC_0_PDAC_W0_D5ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D6ACP_MASK                (0x1C0000U)
+#define XRDC_0_PDAC_W0_D6ACP_SHIFT               (18U)
+#define XRDC_0_PDAC_W0_D6ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D6ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D6ACP_SHIFT)) & XRDC_0_PDAC_W0_D6ACP_MASK)
+
+#define XRDC_0_PDAC_W0_D7ACP_MASK                (0xE00000U)
+#define XRDC_0_PDAC_W0_D7ACP_SHIFT               (21U)
+#define XRDC_0_PDAC_W0_D7ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W0_D7ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_D7ACP_SHIFT)) & XRDC_0_PDAC_W0_D7ACP_MASK)
+
+#define XRDC_0_PDAC_W0_SNUM_MASK                 (0xF000000U)
+#define XRDC_0_PDAC_W0_SNUM_SHIFT                (24U)
+#define XRDC_0_PDAC_W0_SNUM_WIDTH                (4U)
+#define XRDC_0_PDAC_W0_SNUM(x)                   (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_SNUM_SHIFT)) & XRDC_0_PDAC_W0_SNUM_MASK)
+
+#define XRDC_0_PDAC_W0_SE_MASK                   (0x40000000U)
+#define XRDC_0_PDAC_W0_SE_SHIFT                  (30U)
+#define XRDC_0_PDAC_W0_SE_WIDTH                  (1U)
+#define XRDC_0_PDAC_W0_SE(x)                     (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W0_SE_SHIFT)) & XRDC_0_PDAC_W0_SE_MASK)
+/*! @} */
+
+/*! @name PDAC_W1 - Peripheral Domain Access Control Word 1 */
+/*! @{ */
+
+#define XRDC_0_PDAC_W1_D8ACP_MASK                (0x7U)
+#define XRDC_0_PDAC_W1_D8ACP_SHIFT               (0U)
+#define XRDC_0_PDAC_W1_D8ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W1_D8ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D8ACP_SHIFT)) & XRDC_0_PDAC_W1_D8ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D9ACP_MASK                (0x38U)
+#define XRDC_0_PDAC_W1_D9ACP_SHIFT               (3U)
+#define XRDC_0_PDAC_W1_D9ACP_WIDTH               (3U)
+#define XRDC_0_PDAC_W1_D9ACP(x)                  (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D9ACP_SHIFT)) & XRDC_0_PDAC_W1_D9ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D10ACP_MASK               (0x1C0U)
+#define XRDC_0_PDAC_W1_D10ACP_SHIFT              (6U)
+#define XRDC_0_PDAC_W1_D10ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D10ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D10ACP_SHIFT)) & XRDC_0_PDAC_W1_D10ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D11ACP_MASK               (0xE00U)
+#define XRDC_0_PDAC_W1_D11ACP_SHIFT              (9U)
+#define XRDC_0_PDAC_W1_D11ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D11ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D11ACP_SHIFT)) & XRDC_0_PDAC_W1_D11ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D12ACP_MASK               (0x7000U)
+#define XRDC_0_PDAC_W1_D12ACP_SHIFT              (12U)
+#define XRDC_0_PDAC_W1_D12ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D12ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D12ACP_SHIFT)) & XRDC_0_PDAC_W1_D12ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D13ACP_MASK               (0x38000U)
+#define XRDC_0_PDAC_W1_D13ACP_SHIFT              (15U)
+#define XRDC_0_PDAC_W1_D13ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D13ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D13ACP_SHIFT)) & XRDC_0_PDAC_W1_D13ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D14ACP_MASK               (0x1C0000U)
+#define XRDC_0_PDAC_W1_D14ACP_SHIFT              (18U)
+#define XRDC_0_PDAC_W1_D14ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D14ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D14ACP_SHIFT)) & XRDC_0_PDAC_W1_D14ACP_MASK)
+
+#define XRDC_0_PDAC_W1_D15ACP_MASK               (0xE00000U)
+#define XRDC_0_PDAC_W1_D15ACP_SHIFT              (21U)
+#define XRDC_0_PDAC_W1_D15ACP_WIDTH              (3U)
+#define XRDC_0_PDAC_W1_D15ACP(x)                 (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_D15ACP_SHIFT)) & XRDC_0_PDAC_W1_D15ACP_MASK)
+
+#define XRDC_0_PDAC_W1_LK2_MASK                  (0x60000000U)
+#define XRDC_0_PDAC_W1_LK2_SHIFT                 (29U)
+#define XRDC_0_PDAC_W1_LK2_WIDTH                 (2U)
+#define XRDC_0_PDAC_W1_LK2(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_LK2_SHIFT)) & XRDC_0_PDAC_W1_LK2_MASK)
+
+#define XRDC_0_PDAC_W1_VLD_MASK                  (0x80000000U)
+#define XRDC_0_PDAC_W1_VLD_SHIFT                 (31U)
+#define XRDC_0_PDAC_W1_VLD_WIDTH                 (1U)
+#define XRDC_0_PDAC_W1_VLD(x)                    (((uint32_t)(((uint32_t)(x)) << XRDC_0_PDAC_W1_VLD_SHIFT)) & XRDC_0_PDAC_W1_VLD_MASK)
+/*! @} */
+
+/*!
+ * @}
+ */ /* end of group XRDC_0_Register_Masks */
+
+/*!
+ * @}
+ */ /* end of group XRDC_0_Peripheral_Access_Layer */
+
+#endif  /* #if !defined(S32G399A_XRDC_0_H_) */
diff --git a/plat/nxp/s32/s32cc/include/s32cc_xrdc_ip.h b/plat/nxp/s32/s32cc/include/s32cc_xrdc_ip.h
new file mode 100644
index 000000000..1bc9eae60
--- /dev/null
+++ b/plat/nxp/s32/s32cc/include/s32cc_xrdc_ip.h
@@ -0,0 +1,175 @@
+/*==================================================================================================
+*   Project              : RTD AUTOSAR 4.4
+*   Platform             : CORTEXM
+*   Peripheral           : 
+*   Dependencies         : none
+*
+*   Autosar Version      : 4.4.0
+*   Autosar Revision     : ASR_REL_4_4_REV_0000
+*   Autosar Conf.Variant :
+*   SW Version           : 5.0.0
+*   Build Version        : S32_RTD_5_0_0_D2410_ASR_REL_4_4_REV_0000_20241031
+*
+*   Copyright 2020-2024 NXP
+*
+*   NXP Confidential and Proprietary. This software is owned or controlled by NXP and may only be
+*   used strictly in accordance with the applicable license terms. By expressly
+*   accepting such terms or by downloading, installing, activating and/or otherwise
+*   using the software, you are agreeing that you have read, and that you agree to
+*   comply with and are bound by, such license terms. If you do not agree to be
+*   bound by the applicable license terms, then you may not retain, install,
+*   activate or otherwise use the software.
+==================================================================================================*/
+
+#ifndef XRDC_IP_H
+#define XRDC_IP_H
+
+/**
+*   @file Xrdc_Ip.h
+*
+*   @addtogroup XRDC_IP XRDC IPV Driver
+*   @{
+*/
+#ifndef RM_IP_ENABLE_XRDC
+#define RM_IP_ENABLE_XRDC   1
+#endif
+#include <s32cc_xrdc_ip_cfg.h>
+#include <s32cc_xrdc_ip_device_registers.h>
+
+
+
+/*==================================================================================================
+*                              SOURCE FILE VERSION INFORMATION
+==================================================================================================*/
+
+
+/*==================================================================================================
+*                                            CONSTANTS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                       DEFINES AND MACROS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                              ENUMS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                  STRUCTURES AND OTHER TYPEDEFS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                  GLOBAL VARIABLE DECLARATIONS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                      FUNCTION PROTOTYPES
+==================================================================================================*/
+
+#if defined(__cplusplus)
+extern "C" {
+#endif
+
+
+#ifdef RM_IP_ENABLE_XRDC
+#if (RM_IP_ENABLE_XRDC == STD_ON)
+
+/**
+* @brief   Export XRDC configurations.
+*/
+XRDC_CONFIG_EXT
+
+
+/**
+* @brief        Initializes Extended Resource Domain Controller parameters
+*
+* @details      
+*
+* @param[in]    pXrdcConfig:     Pointer for configuration Xrdc
+*
+* @return       void
+*
+* @api
+*
+*/
+void Xrdc_Ip_Init(Xrdc_Ip_ConfigType const * pXrdcConfig);
+
+/**
+* @brief        Initializes Extended Resource Domain Controller Instance parameters
+*
+* @details
+*
+* @param[in]    pXrdcConfig:     Pointer for configuration Xrdc
+*
+* @return       void
+*
+* @api
+*
+*/
+void Xrdc_Ip_InstanceInit(Xrdc_Ip_InstanceConfigType const * pXrdcInstanceConfig);
+
+/**
+ * @brief         Get domain ID of the current bus master making the transaction request
+ *
+ * @details
+ *
+ * @param[in]     u32Instance:     XRDC Instance number
+ * @return        uint32
+ * @retval        DID of the bus master making the current transaction request
+ *
+ * @api
+ *
+ * @pre
+ *
+ */
+uint32 Xrdc_Ip_GetDomainID(uint32 u32Instance);
+
+/**
+* @brief         Assign Process ID value to a core master 
+* @details
+*
+* @param[in]     MasterCore:        Index of configured core master
+* @param[in]     u8Pid:             Process ID value
+* @param[in]     eSecureAttr:       Secure attribute of configured core master
+*
+* @return        void
+*
+* @api
+*
+*/
+void Xrdc_Ip_SetProcessID(Xrdc_Ip_MasterCoreType MasterCore,
+                          uint8 u8Pid,
+                          Xrdc_Ip_SecureAttributeType eSecureAttr);
+
+/**
+* @brief        Retrieve error details
+* @details      This function implement errata workaround for safety measure of all platform
+*
+* @param[in]    u8Instance:                 XRDC Instance number
+* @param[out]   pXrdcDomainIDErrorStatus:   Pointer getting error status
+*
+* @param[out]
+*
+* @return       void
+*
+* @api
+*
+*/
+void Xrdc_Ip_GetDomainIDErrorStatus(uint32 u32Instance,
+                                    Xrdc_Ip_DomainIDErrStatusType *pXrdcDomainIDErrorStatus);
+
+#endif /* if (RM_IP_ENABLE_XRDC == STD_ON) */
+#endif /* ifdef RM_IP_ENABLE_XRDC */
+
+#if defined(__cplusplus)
+}
+#endif
+
+/** @} */
+
+#endif  /* XRDC_IP_H */
+
+
+
+
diff --git a/plat/nxp/s32/s32cc/include/s32cc_xrdc_ip_cfg.h b/plat/nxp/s32/s32cc/include/s32cc_xrdc_ip_cfg.h
new file mode 100644
index 000000000..555320af3
--- /dev/null
+++ b/plat/nxp/s32/s32cc/include/s32cc_xrdc_ip_cfg.h
@@ -0,0 +1,238 @@
+/*==================================================================================================
+*   Project              : RTD AUTOSAR 4.4
+*   Platform             : CORTEXM
+*   Peripheral           : 
+*   Dependencies         : none
+*
+*   Autosar Version      : 4.4.0
+*   Autosar Revision     : ASR_REL_4_4_REV_0000
+*   Autosar Conf.Variant :
+*   SW Version           : 4.0.0
+*   Build Version        : S32_RTD_4_0_0_D2210_ASR_REL_4_4_REV_0000_20221031
+*
+*   (c) Copyright 2022 NXP Semiconductors
+*   All Rights Reserved.
+*
+*   NXP Confidential. This software is owned or controlled by NXP and may only be
+*   used strictly in accordance with the applicable license terms. By expressly
+*   accepting such terms or by downloading, installing, activating and/or otherwise
+*   using the software, you are agreeing that you have read, and that you agree to
+*   comply with and are bound by, such license terms. If you do not agree to be
+*   bound by the applicable license terms, then you may not retain, install,
+*   activate or otherwise use the software.
+==================================================================================================*/
+
+#ifndef XRDC_IP_CFG_H
+#define XRDC_IP_CFG_H
+
+/**
+*   @file Xrdc_Ip_Cfg.h
+*
+*   @addtogroup XRDC_IP XRDC IPV Driver
+*   @{
+*/
+
+
+#ifdef __cplusplus
+extern "C"{
+#endif
+
+/*==================================================================================================
+                                         INCLUDE FILES
+ 1) system and project includes
+ 2) needed interfaces from external units
+ 3) internal and external interfaces from this unit
+==================================================================================================*/
+
+#include <s32cc_xrdc_ip_pbcfg.h>
+#include <s32cc_xrdc_ip_types.h>
+
+/*==================================================================================================
+*                                      DEFINES AND MACROS
+==================================================================================================*/
+
+
+/**
+* @brief   Collection of all configuration structures declarations.
+*/
+
+#define XRDC_CONFIG_EXT \
+    XRDC_CONFIG_PB
+
+#ifndef RM_IP_ENABLE_XRDC
+#define RM_IP_ENABLE_XRDC                               (STD_ON)
+#endif
+
+#define XRDC_IP_DEV_ERROR_DETECT                        (STD_ON)
+
+#define XRDC_IP_REGISTER_LOCK                           (STD_OFF)
+
+#define XRDC_NUM_MEM_DESCRIPTOR_CONFIG                  (23U)
+
+#define XRDC_NUM_PERIPHERAL_DESCRIPTOR_CONFIG           (18U)
+
+#define XRDC_NUM_DOMAIN_CONFIG                          (21U)
+
+#define XRDC_IP_ADDRESS_SHIFT                           (4UL)
+
+/* Peripherals of XRDC_INSTANCE0 */
+#define XRDC_SELF_TEST                                  (31U)
+#define XRDC_STCU2                                      (1U)
+#define XRDC_MC_CGM_0                                   (9U)
+#define XRDC_MC_CGM_1                                   (10U)
+#define XRDC_CORE_PLL                                   (11U)
+#define XRDC_PERIPHERAL_PLL                             (12U)
+#define XRDC_ACCELERATOR_PLL                            (13U)
+#define XRDC_DRAM_PLL                                   (14U)
+#define XRDC_DEBUG_MUX                                  (15U)
+#define XRDC_XOSC                                       (17U)
+#define XRDC_CORE_DFS                                   (18U)
+#define XRDC_PERIPH_DFS                                 (19U)
+#define XRDC_CMU                                        (20U)
+#define XRDC_RTC                                        (21U)
+#define XRDC_MC_CGM_5                                   (30U)
+#define XRDC_MC_RGM                                     (22U)
+#define XRDC_GPR                                        (23U)
+#define XRDC_RDC                                        (24U)
+#define XRDC_MC_ME                                      (25U)
+#define XRDC_PMC                                        (26U)
+#define XRDC_WKPU                                       (27U)
+#define XRDC_SIUL2_0                                    (28U)
+#define XRDC_OCOTP                                      (29U)
+#define XRDC_TMU                                        (5U)
+#define XRDC_SWT_0                                      (128U)
+#define XRDC_SWT_1                                      (129U)
+#define XRDC_SWT_2                                      (130U)
+#define XRDC_SWT_3                                      (157U)
+#define XRDC_STM_0                                      (131U)
+#define XRDC_STM_1                                      (132U)
+#define XRDC_STM_2                                      (133U)
+#define XRDC_STM_3                                      (158U)
+#define XRDC_DMAMUX_0                                   (134U)
+#define XRDC_DMAMUX_1                                   (135U)
+#define XRDC_QUADSPI                                    (156U)
+#define XRDC_DMACRC_0                                   (136U)
+#define XRDC_EDMA_0_CONTROL                             (137U)
+#define XRDC_EDMA_0_CHANNEL_0                           (160U)
+#define XRDC_EDMA_0_CHANNEL_16                          (161U)
+#define XRDC_PIT_0                                      (138U)
+#define XRDC_CRC_0                                      (139U)
+#define XRDC_MSCM                                       (140U)
+#define XRDC_SRAMC_0                                    (141U)
+#define XRDC_SRAMC_1                                    (159U)
+#define XRDC_XRDC_0                                     (142U)
+#define XRDC_CAN_0                                      (143U)
+#define XRDC_CAN_1                                      (144U)
+#define XRDC_LINFLEX_0                                  (145U)
+#define XRDC_LINFLEX_1                                  (146U)
+#define XRDC_SPI_0                                      (147U)
+#define XRDC_SPI_1                                      (148U)
+#define XRDC_SPI_2                                      (149U)
+#define XRDC_I2C_0                                      (150U)
+#define XRDC_I2C_1                                      (151U)
+#define XRDC_I2C_2                                      (152U)
+#define XRDC_FTM_0                                      (153U)
+#define XRDC_SAR_ADC_0                                  (154U)
+#define XRDC_CTU                                        (155U)
+#define XRDC_SWT_4                                      (256U)
+#define XRDC_SWT_5                                      (257U)
+#define XRDC_SWT_6                                      (258U)
+#define XRDC_SWT_7                                      (282U)
+#define XRDC_HSE_MU0                                    (267U)
+#define XRDC_HSE_MU1                                    (285U)
+#define XRDC_HSE_MU2                                    (286U)
+#define XRDC_HSE_MU3                                    (287U)
+#define XRDC_STM_4                                      (259U)
+#define XRDC_STM_5                                      (260U)
+#define XRDC_STM_6                                      (261U)
+#define XRDC_STM_7                                      (283U)
+#define XRDC_DMAMUX_2                                   (262U)
+#define XRDC_DMAMUX_3                                   (263U)
+#define XRDC_DMACRC_1                                   (264U)
+#define XRDC_EDMA_1_CONTROL                             (265U)
+#define XRDC_EDMA_1_CHANNEL_0                           (288U)
+#define XRDC_EDMA_1_CHANNEL_16                          (289U)
+#define XRDC_PIT_1                                      (266U)
+#define XRDC_SEMA42                                     (268U)
+#define XRDC_CAN_2                                      (269U)
+#define XRDC_CAN_3                                      (270U)
+#define XRDC_LINFLEX_2                                  (271U)
+#define XRDC_SPI_3                                      (272U)
+#define XRDC_SPI_4                                      (273U)
+#define XRDC_SPI_5                                      (274U)
+#define XRDC_I2C_3                                      (275U)
+#define XRDC_I2C_4                                      (276U)
+#define XRDC_FTM_1                                      (277U)
+#define XRDC_SAR_ADC_1                                  (278U)
+#define XRDC_DIPORTSD_0                                 (279U)
+#define XRDC_USDHC                                      (280U)
+#define XRDC_JDC                                        (284U)
+#define XRDC_FR_0                                       (281U)
+#define XRDC_RCCU                                       (384U)
+#define XRDC_EIM                                        (385U)
+#define XRDC_FCCU                                       (387U)
+#define XRDC_SBSW                                       (388U)
+#define XRDC_ERM_PER_EDMA0_EDMA1_ERM_7                  (407U)
+#define XRDC_ERM_CPU0_CPU1_CPU2_ERM_7                   (408U)
+#define XRDC_EIMS                                       (401U)
+#define XRDC_GMAC_0                                     (389U)
+#define XRDC_DDRSS_0                                    (400U)
+#define XRDC_PCIE_APB                                   (406U)
+#define XRDC_SWT_8                                      (512U)
+#define XRDC_SWT_9                                      (513U)
+#define XRDC_SWT_10                                     (514U)
+#define XRDC_SWT_11                                     (515U)
+#define XRDC_STM_8                                      (520U)
+#define XRDC_STM_9                                      (521U)
+#define XRDC_STM_10                                     (522U)
+#define XRDC_STM_11                                     (523U)
+#define XRDC_MC_CGM_6                                   (527U)
+#define XRDC_EIM_1                                      (528U)
+#define XRDC_SRAMC_2                                    (541U)
+#define XRDC_SRAMC_3                                    (542U)
+
+/* Peripherals of XRDC_INSTANCE1 */
+#define XRDC_XRDC_1                                     (1U)
+#define XRDC_STM_TS                                     (2U)
+#define XRDC_SIUL2                                      (0U)
+#define XRDC_MC_CGM2                                    (3U)
+#define XRDC_STDBY_SRAM_CFG                             (4U)
+#define XRDC_ERM_LLCE                                   (8U)
+#define XRDC_ERM_PFE0                                   (9U)
+#define XRDC_ERM_STANDBY_RAM                            (13U)
+#define XRDC_EIM_MISC                                   (10U)
+#define XRDC_EIM_LLCE                                   (11U)
+#define XRDC_EIM_PFE0                                   (12U)
+#define XRDC_USB                                        (5U)
+#define XRDC_PCIE_1                                     (6U)
+
+
+/*==================================================================================================
+*                                             ENUMS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                STRUCTURES AND OTHER TYPEDEFS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                GLOBAL VARIABLE DECLARATIONS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                       GLOBAL CONSTANTS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                    FUNCTION PROTOTYPES
+==================================================================================================*/
+
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+/** @} */
+
+#endif /* XRDC_IP_CFG_H */
+
diff --git a/plat/nxp/s32/s32cc/include/s32cc_xrdc_ip_cfg_defines.h b/plat/nxp/s32/s32cc/include/s32cc_xrdc_ip_cfg_defines.h
new file mode 100644
index 000000000..7f6d34e49
--- /dev/null
+++ b/plat/nxp/s32/s32cc/include/s32cc_xrdc_ip_cfg_defines.h
@@ -0,0 +1,127 @@
+/*==================================================================================================
+*   Project              : RTD AUTOSAR 4.4
+*   Platform             : CORTEXM
+*   Peripheral           : 
+*   Dependencies         : none
+*
+*   Autosar Version      : 4.4.0
+*   Autosar Revision     : ASR_REL_4_4_REV_0000
+*   Autosar Conf.Variant :
+*   SW Version           : 4.0.0
+*   Build Version        : S32_RTD_4_0_0_D2210_ASR_REL_4_4_REV_0000_20221031
+*
+*   (c) Copyright 2022 NXP Semiconductors
+*   All Rights Reserved.
+*
+*   NXP Confidential. This software is owned or controlled by NXP and may only be
+*   used strictly in accordance with the applicable license terms. By expressly
+*   accepting such terms or by downloading, installing, activating and/or otherwise
+*   using the software, you are agreeing that you have read, and that you agree to
+*   comply with and are bound by, such license terms. If you do not agree to be
+*   bound by the applicable license terms, then you may not retain, install,
+*   activate or otherwise use the software.
+==================================================================================================*/
+
+#ifndef XRDC_IP_CFG_DEFINES_H
+#define XRDC_IP_CFG_DEFINES_H
+
+/**
+*   @file Xrdc_Ip_Cfg_Defines.h
+*
+*   @addtogroup XRDC_IP XRDC IPV Driver
+*   @{
+*/
+
+
+#ifdef __cplusplus
+extern "C"{
+#endif
+
+/*==================================================================================================
+*                                         INCLUDE FILES
+* 1) system and project includes
+* 2) needed interfaces from external units
+* 3) internal and external interfaces from this unit
+==================================================================================================*/
+#include <s32cc_xrdc_0.h>
+#include <s32cc_xrdc.h>
+
+#ifndef STD_ON
+#define STD_ON (1)
+#endif
+
+
+#ifndef STD_OFF 
+#define STD_OFF (0)
+#endif
+
+/*==================================================================================================
+*                                 GLOBAL VARIABLE DECLARATIONS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                             ENUMS
+==================================================================================================*/
+
+
+/*==================================================================================================
+*                                           CONSTANTS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                       DEFINES AND MACROS
+==================================================================================================*/
+
+
+#define XRDC_COUNT                                   (uint32)(2UL)
+
+#define XRDC_NUMBER_OF_DOMAINID                      (uint32)(16UL)
+
+#define XRDC_BASE_ADDRS                              { IP_XRDC_0_BASE, IP_XRDC_1_BASE }
+static const uint32 Xrdc_Ip_InstanceAddress[XRDC_COUNT] = XRDC_BASE_ADDRS;
+#define XRDC_MOD_BASEADDR_ADDR32(instance)           (Xrdc_Ip_InstanceAddress[instance])
+
+#define XRDC_CR_OFFSET                               (uint32)(0x0U)
+
+#define XRDC_HWCFG0_OFFSET                           (uint32)(0xF0U)
+#define XRDC_HWCFG1_OFFSET                           (uint32)(0xF4U)
+#define XRDC_HWCFG2_OFFSET                           (uint32)(0xF8U)
+
+#define XRDC_MDACFG_OFFSET                           (uint32)(0x100U)
+
+#define XRDC_MRCFG_OFFSET                            (uint32)(0x140U)
+
+#define XRDC_DERRLOC_OFFSET                          (uint32)(0x200U)
+
+#define XRDC_DERR_W_OFFSET                           (uint32)(0x400U)
+
+#define XRDC_PID_OFFSET                              (uint32)(0x700U)
+
+#define XRDC_MDA_W_DFMT0_OFFSET                      (uint32)(0x800U)
+
+#define XRDC_PDAC_W0_OFFSET                          (uint32)(0x1000U)
+
+#define XRDC_PDAC_W1_OFFSET                          (uint32)(0x1004U)
+
+#define XRDC_MRGD_OFFSET                             (uint32)(0x2000U)
+
+#define XRDC_MAX_OF_ERROR_RECORDED                   (uint32)(21UL)
+
+/*==================================================================================================
+*                                 STRUCTURES AND OTHER TYPEDEFS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                      FUNCTION PROTOTYPES
+==================================================================================================*/
+
+
+#ifdef __cplusplus
+}
+#endif
+
+/** @} */
+
+#endif /* XRDC_IP_DEVICE_REGISTERS_H */
+
+
diff --git a/plat/nxp/s32/s32cc/include/s32cc_xrdc_ip_device_registers.h b/plat/nxp/s32/s32cc/include/s32cc_xrdc_ip_device_registers.h
new file mode 100644
index 000000000..5a29014a4
--- /dev/null
+++ b/plat/nxp/s32/s32cc/include/s32cc_xrdc_ip_device_registers.h
@@ -0,0 +1,333 @@
+/*==================================================================================================
+*   Project              : RTD AUTOSAR 4.4
+*   Platform             : CORTEXM
+*   Peripheral           : 
+*   Dependencies         : none
+*
+*   Autosar Version      : 4.4.0
+*   Autosar Revision     : ASR_REL_4_4_REV_0000
+*   Autosar Conf.Variant :
+*   SW Version           : 5.0.0
+*   Build Version        : S32_RTD_5_0_0_D2410_ASR_REL_4_4_REV_0000_20241031
+*
+*   Copyright 2020-2024 NXP
+*
+*   NXP Confidential and Proprietary. This software is owned or controlled by NXP and may only be
+*   used strictly in accordance with the applicable license terms. By expressly
+*   accepting such terms or by downloading, installing, activating and/or otherwise
+*   using the software, you are agreeing that you have read, and that you agree to
+*   comply with and are bound by, such license terms. If you do not agree to be
+*   bound by the applicable license terms, then you may not retain, install,
+*   activate or otherwise use the software.
+==================================================================================================*/
+
+#ifndef XRDC_IP_DEVICE_REGISTERS_H
+#define XRDC_IP_DEVICE_REGISTERS_H
+
+/**
+*   @file Xrdc_Ip_Device_Registers.h
+*
+*   @addtogroup XRDC_IP XRDC IPV Driver
+*   @{
+*/
+
+
+#ifdef __cplusplus
+extern "C"{
+#endif
+
+/*==================================================================================================
+*                                         INCLUDE FILES
+* 1) system and project includes
+* 2) needed interfaces from external units
+* 3) internal and external interfaces from this unit
+==================================================================================================*/
+#include <s32cc_xrdc_ip_cfg_defines.h>
+
+/*==================================================================================================
+*                                            CONSTANTS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                       DEFINES AND MACROS
+==================================================================================================*/
+#if (CPU_TYPE == CPU_TYPE_64)
+    typedef uint64 Xrdc_Ip_UintPtrType;
+#elif (CPU_TYPE == CPU_TYPE_32)
+    typedef uint32 Xrdc_Ip_UintPtrType;
+#else
+    #error "Unsupported CPU_TYPE"
+#endif
+extern void s32_xrdc_reg_write(uintptr_t, uint32_t);
+
+#define XRDC_REG_WRITE32(address, value)                 (s32_xrdc_reg_write((uintptr_t)address, value))            
+/*((*(volatile uint32*)((Xrdc_Ip_UintPtrType)address)) = (value))*/
+
+#define XRDC_REG_READ32(address)                         (*(volatile uint32*)((Xrdc_Ip_UintPtrType)address))
+
+#define XRDC_REG_READ8(address)                          (*(volatile uint8*)((Xrdc_Ip_UintPtrType)address))
+
+#define XRDC_REG_BIT_CLEAR32(address, mask)              ((*(volatile uint32*)((Xrdc_Ip_UintPtrType)address)) &= (~(mask)))
+
+#define XRDC_REG_BIT_GET32(address, mask)                ((*(volatile uint32*)((Xrdc_Ip_UintPtrType)address)) & (mask))
+
+#define XRDC_REG_BIT_SET32(address, mask)                ((*(volatile uint32*)((Xrdc_Ip_UintPtrType)address)) |= (mask))
+
+#define XRDC_REG_RMW32(address, mask, value)             (XRDC_REG_WRITE32((address), (((XRDC_REG_READ32(address))& ((uint32)~(mask)))| (value))))
+
+#define XRDC_CR_ADDR32(instance)                         ((uint32)(XRDC_MOD_BASEADDR_ADDR32(instance) + XRDC_CR_OFFSET))
+#define XRDC_HWCFG0_ADDR32(instance)                     ((uint32)(XRDC_MOD_BASEADDR_ADDR32(instance) + XRDC_HWCFG0_OFFSET))
+#define XRDC_HWCFG1_ADDR32(instance)                     ((uint32)(XRDC_MOD_BASEADDR_ADDR32(instance) + XRDC_HWCFG1_OFFSET))
+#define XRDC_HWCFG2_ADDR32(instance)                     ((uint32)(XRDC_MOD_BASEADDR_ADDR32(instance) + XRDC_HWCFG2_OFFSET))
+
+/*
+* @brief XRDC_MDACFG This register defines the number of implemented domain assignment registers for bus
+master m, where m+1 can specify from 1 to 64 bus masters.
+*/
+#define XRDC_MDACFG_ADDR_ADDR32(instance,idx)            ((uint32)(XRDC_MOD_BASEADDR_ADDR32((instance)) + (uint32)XRDC_MDACFG_OFFSET + (uint32)(idx)))
+
+/*
+* @brief XRDC_MRCFG This read-only register defines the number of implemented memory region descriptors
+for each MRCr, where r+1 can specify up to 16 instances
+*/
+#define XRDC_MRCFG_ADDR_ADDR32(instance,idx)             ((uint32)(XRDC_MOD_BASEADDR_ADDR32((instance)) + (uint32)XRDC_MRCFG_OFFSET + (uint32)(idx)))
+
+/*
+* @brief XRDC_DERRLOC provide the instance number of the submodule where (an) access violation(s) occurred
+*/
+#define XRDC_DERRLOC_ADDR32(instance, idx)               ((uint32)(XRDC_MOD_BASEADDR_ADDR32((instance)) + (uint32)XRDC_DERRLOC_OFFSET + (uint32)(((uint32)idx)<<2UL)))
+
+/*
+* @brief Domain Error Word provides the address of an access violation detected by
+either a memory region controller (MRC) or a peripheral access controller (PAC). These
+registers are organized as a word array, which is indexed by the violating submodule
+instance number. That is, the index, i, of this array is the instance number of the
+submodule that detected the access violation. The submodule instance numbers are
+provided by the DERRLOC registers.
+*/
+#define XRDC_DERR_W_ADDR32(instance, idx0, idx1)                  ((uint32)(XRDC_MOD_BASEADDR_ADDR32((instance)) + (uint32)XRDC_DERR_W_OFFSET + (uint32)(((uint32)idx1)<<4U) + (uint32)(((uint32)idx0)<<2U)))
+
+/*
+* @brief Get PID register address
+* most significant byte is XRDC instance.
+* least significant byte is Master core number.
+*/
+
+#define XRDC_PID_ADDR32(idx)                                      ((uint32)(XRDC_MOD_BASEADDR_ADDR32(((idx)>>8U)) + (uint32)XRDC_PID_OFFSET + (uint32)(((uint32)((idx)&0xFFU))<<2U)))
+
+#define XRDC_PID_HAS_BUILDIN_PID(idx)                             ((uint32)(XRDC_REG_BIT_GET32(XRDC_HWCFG2_ADDR32(((idx)>>8U)),(uint32)((uint32)0x1U<<((uint32)((idx)&0xFFU))))))
+
+#define XRDC_MDA_PID_PE_SHIFT_U32                                 ((uint32)6)
+#define XRDC_MDA_PID_ENABLE_EXPRESSION0                           ((uint32)0x2<<XRDC_MDA_PID_PE_SHIFT_U32)
+#define XRDC_MDA_PID_ENABLE_EXPRESSION1                           ((uint32)0x3<<XRDC_MDA_PID_PE_SHIFT_U32)
+#define XRDC_MDA_PID_DISABLE                                      ((uint32)0x00000000UL)
+
+#define XRDC_MDA_PID_SHIFT_U32                                    ((uint32)16)
+#define XRDC_MDA_PID_MASK                                         ((uint32)3F<<XRDC_MDA_PID_SHIFT_U32)
+#define XRDC_MDA_DFMT0_DIDS_SHIFT                                 ((uint32)4)
+#define XRDC_MDA_DFMT0_DIDS_FIELD_USED                            ((uint32)0x00000000<<XRDC_MDA_DFMT0_DIDS_SHIFT)
+
+#define XRDC_PID_MAX_VALUE_U8                                     ((uint8)(0x1F))
+#define XRDC_PID_FIELD_MASK                                       ((uint32)0x0000003FUL)
+#define XRDC_PID_NONSECURE_FIELD_MASK                             ((uint32)0x0000001FUL)
+
+/*
+* @brief Master Domain Assignment
+*/
+#define XRDC_MDA_W_DFMT0_ADDR32(instance, idx0, idx1)             ((uint32)(XRDC_MOD_BASEADDR_ADDR32(instance) + (uint32)XRDC_MDA_W_DFMT0_OFFSET + (uint32)(((uint32)idx1)<<5UL) + (uint32)(((uint32)idx0)<<2UL)))
+
+#define XRDC_MDA_W_DFMT1_ADDR32(instance, idx0, idx1)             ((uint32)(XRDC_MOD_BASEADDR_ADDR32(instance) + (uint32)XRDC_MDA_W_DFMT0_OFFSET + (uint32)(((uint32)idx1)<<5UL) + (uint32)(((uint32)idx0)<<2UL)))
+
+          
+/*
+* @brief Peripheral Domain Access Control (32 slot numbers)
+*/  
+#define XRDC_PDAC_W0_ADDR32(instance, idx)                        ((uint32)((XRDC_MOD_BASEADDR_ADDR32(instance)) + (uint32)XRDC_PDAC_W0_OFFSET + (uint32)(((uint32)(idx)>>7UL)*(uint32)0x400UL) + ((uint32)((idx)&0x0000007FUL)<<3UL) + (uint32)(((uint32)(idx)>>9UL)*(uint32)0x2000UL)))
+
+#define XRDC_PDAC_W1_ADDR32(instance, idx)                        ((uint32)((XRDC_MOD_BASEADDR_ADDR32(instance)) + (uint32)XRDC_PDAC_W1_OFFSET + (uint32)(((uint32)(idx)>>7UL)*(uint32)0x400UL) + ((uint32)((idx)&0x0000007FUL)<<3UL) + (uint32)(((uint32)(idx)>>9UL)*(uint32)0x2000UL)))
+
+/*
+* @brief Memory Domain Access Control (32 slot numbers)
+*/  
+#define XRDC_MRGD_W_ADDR32(instance, idx0, idx1)                  ((uint32)((XRDC_MOD_BASEADDR_ADDR32(instance)) + (uint32)XRDC_MRGD_OFFSET + (uint32)((idx1) * 32UL) + (uint32)((idx0) * 4UL)))
+/*
+*  @brief Bit masking for regsiter
+*/
+
+#define XRDC_CR_GVLD_ENABLE                        ((uint32)0x00000001UL)
+#define XRDC_CR_GVLD_DISABLE                       ((uint32)0x00000000UL)
+
+#if !defined(XRDC_CR_GVLD_MASK) && defined(XRDC_0_CR_GVLD_MASK)
+#define XRDC_CR_GVLD_MASK                          XRDC_0_CR_GVLD_MASK
+#endif
+
+#if !defined(XRDC_HWCFG0_NMRC_MASK) && defined(XRDC_0_HWCFG0_NMRC_MASK)
+#define XRDC_HWCFG0_NMRC_MASK                      XRDC_0_HWCFG0_NMRC_MASK
+#endif
+
+#if !defined(XRDC_HWCFG0_NMRC_SHIFT) && defined(XRDC_0_HWCFG0_NMRC_SHIFT)
+#define XRDC_HWCFG0_NMRC_SHIFT                     XRDC_0_HWCFG0_NMRC_SHIFT
+#endif
+
+#if !defined(XRDC_HWCFG0_NPAC_MASK) && defined(XRDC_0_HWCFG0_NPAC_MASK)
+#define XRDC_HWCFG0_NPAC_MASK                      XRDC_0_HWCFG0_NPAC_MASK
+#endif
+
+#if !defined(XRDC_HWCFG0_NPAC_SHIFT) && defined(XRDC_0_HWCFG0_NPAC_SHIFT)
+#define XRDC_HWCFG0_NPAC_SHIFT                     XRDC_0_HWCFG0_NPAC_SHIFT
+#endif
+
+#if !defined(XRDC_HWCFG0_NMSTR_MASK) && defined(XRDC_0_HWCFG0_NMSTR_MASK)
+#define XRDC_HWCFG0_NMSTR_MASK                     XRDC_0_HWCFG0_NMSTR_MASK
+#endif
+
+#if !defined(XRDC_HWCFG0_NMSTR_SHIFT) && defined(XRDC_0_HWCFG0_NMSTR_SHIFT)
+#define XRDC_HWCFG0_NMSTR_SHIFT                    XRDC_0_HWCFG0_NMSTR_SHIFT
+#endif
+
+#if !defined(XRDC_PID_LK2_MASK) && defined(XRDC_0_PID_LK2_MASK)
+#define XRDC_PID_LK2_MASK                          XRDC_0_PID_LK2_MASK
+#endif
+
+#if !defined(XRDC_PID_LK2_SHIFT) && defined(XRDC_0_PID_LK2_SHIFT)
+#define XRDC_PID_LK2_SHIFT                         XRDC_0_PID_LK2_SHIFT
+#endif
+
+#if !defined(XRDC_CR_LK1_MASK) && defined(XRDC_0_CR_LK1_MASK)
+#define XRDC_CR_LK1_MASK                           XRDC_0_CR_LK1_MASK
+#endif
+
+#if !defined(XRDC_PDAC_W1_LK2_MASK) && defined(XRDC_0_PDAC_W1_LK2_MASK)
+#define XRDC_PDAC_W1_LK2_MASK                      XRDC_0_PDAC_W1_LK2_MASK
+#endif
+
+#if !defined(XRDC_XRDC_MRGD_W3_LK2_MASK) && defined(XRDC_0_XRDC_MRGD_W3_LK2_MASK)
+#define XRDC_XRDC_MRGD_W3_LK2_MASK                 XRDC_0_XRDC_MRGD_W3_LK2_MASK
+#endif
+
+#if !defined(XRDC_MDACFG_NCM_MASK) && defined(XRDC_0_MDACFG_NCM_MASK)
+#define XRDC_MDACFG_NCM_MASK                       XRDC_0_MDACFG_NCM_MASK
+#endif
+
+#if !defined(XRDC_MDACFG_NCM_SHIFT) && defined(XRDC_0_MDACFG_NCM_SHIFT)
+#define XRDC_MDACFG_NCM_SHIFT                      XRDC_0_MDACFG_NCM_SHIFT
+#endif
+
+#if !defined(XRDC_MDACFG_NMDAR_MASK) && defined(XRDC_0_MDACFG_NMDAR_MASK)
+#define XRDC_MDACFG_NMDAR_MASK                     XRDC_0_MDACFG_NMDAR_MASK
+#endif
+
+#if !defined(XRDC_MDACFG_NMDAR_SHIFT) && defined(XRDC_0_MDACFG_NMDAR_SHIFT)
+#define XRDC_MDACFG_NMDAR_SHIFT                    XRDC_0_MDACFG_NMDAR_SHIFT
+#endif
+
+#if !defined(XRDC_MRCFG_NMRGD_MASK) && defined(XRDC_0_MRCFG_NMRGD_MASK)
+#define XRDC_MRCFG_NMRGD_MASK                      XRDC_0_MRCFG_NMRGD_MASK
+#endif
+
+#if !defined(XRDC_MRCFG_NMRGD_SHIFT) && defined(XRDC_0_MRCFG_NMRGD_SHIFT)
+#define XRDC_MRCFG_NMRGD_SHIFT                     XRDC_0_MRCFG_NMRGD_SHIFT
+#endif
+
+#if !defined(XRDC_HWCFG1_DID_MASK) && defined(XRDC_0_HWCFG1_DID_MASK)
+#define XRDC_HWCFG1_DID_MASK                        XRDC_0_HWCFG1_DID_MASK
+#endif
+
+#define XRDC_CR_LOCK                               ((uint32)0x40000000UL)
+#define XRDC_CR_UNLOCK                             ((uint32)0x00000000UL)
+
+#define XRDC_SNUM_MASK                             ((uint32)0x0F000000UL)
+#define XRDC_SNUM_SHIFT_U32                        ((uint32)24)
+
+#define XRDC_SEMA4_ENABLE                          ((uint32)0x40000000UL)
+#define XRDC_SEMA4_DISABLE                         ((uint32)0x00000000UL)
+
+#define XRDC_PDAC_W1_VALID_MASK                    ((uint32)0x80000000UL)
+#define XRDC_PDAC_W1_DACP_MASK                     ((uint32)0x00FFFFFFUL)
+#define XRDC_PDAC_W1_DESCRIPTOR_ENABLE             ((uint32)0x80000000UL)
+#define XRDC_PDAC_W1_DESCRIPTOR_DISABLE            ((uint32)0x00000000UL)
+#define XRDC_PDAC_W1_LOCK                          ((uint32)0x60000000UL) 
+#define XRDC_PDAC_W1_UNLOCK                        ((uint32)0x00000000UL) 
+
+#define XRDC_MRGD_W3_LOCK                          ((uint32)0x60000000UL) 
+#define XRDC_MRGD_W3_UNLOCK                        ((uint32)0x00000000UL) 
+
+#define XRDC_MDA_PIDM_SHIFT_U32                    ((uint32)8)
+#define XRDC_MDA_PIDM_MASK                         ((uint32)3F<<XRDC_MDA_PIDM_SHIFT_U32)
+
+#define XRDC_MDA_DOMAIN_ID_MASK                    ((uint32)0x0000000F)
+
+#define XRDC_MDA_SA_SECURE_ATTR_SHIFT_U32          ((uint32)6)
+#define XRDC_MDA_SA_SECURE_ATTR_USED               ((uint32)0x00 << XRDC_MDA_SA_SECURE_ATTR_SHIFT_U32)
+#define XRDC_MDA_SA_NON_SECURE_ATTR_USED           ((uint32)0x01 << XRDC_MDA_SA_SECURE_ATTR_SHIFT_U32)
+#define XRDC_MDA_SA_BUS_MASTER_ATTR_DIRECTLY_USED  ((uint32)0x03 << XRDC_MDA_SA_SECURE_ATTR_SHIFT_U32)
+#define XRDC_MDA_SA_ATTR_MASK                      ((uint32)0x03 << XRDC_MDA_SA_SECURE_ATTR_SHIFT_U32)
+
+#define XRDC_MDA_PA_PRIVILEDGE_ATTR_SHIFT_U32      ((uint32)4)
+#define XRDC_MDA_PA_USERMODE_ATTR_USED             ((uint32)0x00 << XRDC_MDA_PA_PRIVILEDGE_ATTR_SHIFT_U32)
+#define XRDC_MDA_PA_PRIVILEGE_ATTR_USED            ((uint32)0x01 << XRDC_MDA_PA_PRIVILEDGE_ATTR_SHIFT_U32)
+#define XRDC_MDA_PA_BUS_MASTER_ATTR_DIRECTLY_USED  ((uint32)0x03 << XRDC_MDA_PA_PRIVILEDGE_ATTR_SHIFT_U32)
+#define XRDC_MDA_PA_ATTR_MASK                      ((uint32)0x03 << XRDC_MDA_PA_PRIVILEDGE_ATTR_SHIFT_U32)
+
+#define XRDC_MDA_LK1_MASK                          ((uint32)0x40000000UL)
+#define XRDC_MDA_LK1_LOCK                          ((uint32)0x40000000UL)
+#define XRDC_MDA_LK1_UNLOCK                        ((uint32)0x00000000UL)
+
+#define XRDC_MDA_VALID_MASK                        ((uint32)0x80000000UL)
+#define XRDC_MDA_DACP_MASK                         ((uint32)0x00FFFFFFUL)
+#define XRDC_MDA_DESCRIPTOR_ENABLE                 ((uint32)0x80000000UL)
+#define XRDC_MDA_DESCRIPTOR_DISABLE                ((uint32)0x00000000UL)
+
+#define XRDC_MDA_DID_BYPASS_SHIFT_U32              ((uint32)8)
+#define XRDC_MDA_DID_BYPASS_MASK                   ((uint32)0x00000001<<XRDC_MDA_DID_BYPASS_SHIFT_U32)
+#define XRDC_MDA_DID_BYPASS_USED                   ((uint32)0x00000000<<XRDC_MDA_DID_BYPASS_SHIFT_U32)
+#define XRDC_MDA_DID_BYPASS_NOT_USED               ((uint32)0x00000001<<XRDC_MDA_DID_BYPASS_SHIFT_U32)
+
+#define XRDC_MDA_MASTER_CORE_FORMAT                ((uint32)0x0 << 29U)
+#define XRDC_MDA_MASTER_NONCORE_FORMAT             ((uint32)0x1 << 29U)
+
+
+#define XRDC_PID_TSM_SHIFT_U32                     ((uint32)28)
+#define XRDC_PID_TSM_ENABLE                        ((uint32)0x00000001<<XRDC_PID_TSM_SHIFT_U32)
+#define XRDC_PID_TSM_DISABLE                       ((uint32)0x00000000<<XRDC_PID_TSM_SHIFT_U32)
+
+#define XRDC_PID_SECURE_MODE_SHIFT_U32             ((uint32)5)
+#define XRDC_PID_NON_SECURE_MODE                   ((uint32)0x00000001<<XRDC_PID_SECURE_MODE_SHIFT_U32)
+#define XRDC_PID_NON_SECURE_MODE_MASK              ((uint32)0x00000001<<XRDC_PID_SECURE_MODE_SHIFT_U32)
+
+#define XRDC_ERROR_STATE_MASK_U32                  ((uint32)0xC0000000UL)
+#define XRDC_ERROR_PORT_MASK_U32                   ((uint32)0x07000000UL)
+#define XRDC_ERROR_ACCESS_MASK_U32                 ((uint32)0x00000800UL)
+#define XRDC_ERROR_ATTRIBUTE_MASK_U32              ((uint32)0x00000700UL)
+#define XRDC_ERROR_RECR_U32                        ((uint32)0x40000000UL)
+#define XRDC_ERROR_STATE_SHIFT_U32                 ((uint32)(30U))
+#define XRDC_ERROR_PORT_SHIFT_U32                  ((uint32)(24U))
+#define XRDC_ERROR_ACCESS_SHIFT_U32                ((uint32)(11U))
+#define XRDC_ERROR_ATTRIBUTE_SHIFT_U32             ((uint32)(8U))
+
+/*==================================================================================================
+*                                              ENUMS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                  STRUCTURES AND OTHER TYPEDEFS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                  GLOBAL VARIABLE DECLARATIONS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                       FUNCTION PROTOTYPES
+==================================================================================================*/
+
+
+#ifdef __cplusplus
+}
+#endif
+
+/** @} */
+
+#endif /* XRDC_IP_DEVICE_REGISTERS_H */
+
+
diff --git a/plat/nxp/s32/s32cc/include/s32cc_xrdc_ip_pbcfg.h b/plat/nxp/s32/s32cc/include/s32cc_xrdc_ip_pbcfg.h
new file mode 100644
index 000000000..3d313b037
--- /dev/null
+++ b/plat/nxp/s32/s32cc/include/s32cc_xrdc_ip_pbcfg.h
@@ -0,0 +1,111 @@
+/*==================================================================================================
+*   Project              : RTD AUTOSAR 4.4
+*   Platform             : CORTEXM
+*   Peripheral           : 
+*   Dependencies         : none
+*
+*   Autosar Version      : 4.4.0
+*   Autosar Revision     : ASR_REL_4_4_REV_0000
+*   Autosar Conf.Variant :
+*   SW Version           : 4.0.0
+*   Build Version        : S32_RTD_4_0_0_D2210_ASR_REL_4_4_REV_0000_20221031
+*
+*   (c) Copyright 2022 NXP Semiconductors
+*   All Rights Reserved.
+*
+*   NXP Confidential. This software is owned or controlled by NXP and may only be
+*   used strictly in accordance with the applicable license terms. By expressly
+*   accepting such terms or by downloading, installing, activating and/or otherwise
+*   using the software, you are agreeing that you have read, and that you agree to
+*   comply with and are bound by, such license terms. If you do not agree to be
+*   bound by the applicable license terms, then you may not retain, install,
+*   activate or otherwise use the software.
+==================================================================================================*/
+
+#ifndef XRDC_IP_PBCFG_H
+#define XRDC_IP_PBCFG_H
+
+/**
+*   @file Xrdc_Ip_PBcfg.h
+*
+*   @addtogroup XRDC_IP XRDC IPV Driver
+*   @{
+*/
+
+
+#ifdef __cplusplus
+extern "C"{
+#endif
+
+
+/*==================================================================================================
+                                         INCLUDE FILES
+ 1) system and project includes
+ 2) needed interfaces from external units
+ 3) internal and external interfaces from this unit
+==================================================================================================*/
+
+/*==================================================================================================
+                                SOURCE FILE VERSION INFORMATION
+==================================================================================================*/
+#define RM_XRDC_IP_PBCFG_VENDOR_ID                     43
+#define RM_XRDC_IP_PBCFG_AR_RELEASE_MAJOR_VERSION      4
+#define RM_XRDC_IP_PBCFG_AR_RELEASE_MINOR_VERSION      4
+#define RM_XRDC_IP_PBCFG_AR_RELEASE_REVISION_VERSION   0
+#define RM_XRDC_IP_PBCFG_SW_MAJOR_VERSION              4
+#define RM_XRDC_IP_PBCFG_SW_MINOR_VERSION              0
+#define RM_XRDC_IP_PBCFG_SW_PATCH_VERSION              0
+
+/*==================================================================================================
+                                      FILE VERSION CHECKS
+==================================================================================================*/
+
+/*==================================================================================================
+                          LOCAL TYPEDEFS (STRUCTURES, UNIONS, ENUMS)
+==================================================================================================*/
+
+/*==================================================================================================
+                                        LOCAL MACROS
+==================================================================================================*/
+
+/*==================================================================================================
+                                       LOCAL CONSTANTS
+==================================================================================================*/
+
+/*==================================================================================================
+                                       LOCAL VARIABLES
+==================================================================================================*/
+
+/*==================================================================================================
+                                       GLOBAL CONSTANTS
+==================================================================================================*/
+
+/*==================================================================================================
+                                       GLOBAL VARIABLES
+==================================================================================================*/
+
+
+#define XRDC_CONFIG_PB \
+    extern const Xrdc_Ip_ConfigType Xrdc_Config;
+
+
+/*==================================================================================================
+                                   LOCAL FUNCTION PROTOTYPES
+==================================================================================================*/
+
+/*==================================================================================================
+                                       LOCAL FUNCTIONS
+==================================================================================================*/
+
+/*==================================================================================================
+                                       GLOBAL FUNCTIONS
+==================================================================================================*/
+
+#ifdef __cplusplus
+}
+#endif
+
+/** @} */
+
+#endif /* XRDC_IP_PBCFG_H */
+
diff --git a/plat/nxp/s32/s32cc/include/s32cc_xrdc_ip_trustedfunctions.h b/plat/nxp/s32/s32cc/include/s32cc_xrdc_ip_trustedfunctions.h
new file mode 100644
index 000000000..474b115ae
--- /dev/null
+++ b/plat/nxp/s32/s32cc/include/s32cc_xrdc_ip_trustedfunctions.h
@@ -0,0 +1,202 @@
+/*==================================================================================================
+*   Project              : RTD AUTOSAR 4.4
+*   Platform             : CORTEXM
+*   Peripheral           : 
+*   Dependencies         : none
+*
+*   Autosar Version      : 4.4.0
+*   Autosar Revision     : ASR_REL_4_4_REV_0000
+*   Autosar Conf.Variant :
+*   SW Version           : 5.0.0
+*   Build Version        : S32_RTD_5_0_0_D2410_ASR_REL_4_4_REV_0000_20241031
+*
+*   Copyright 2020-2024 NXP
+*
+*   NXP Confidential and Proprietary. This software is owned or controlled by NXP and may only be
+*   used strictly in accordance with the applicable license terms. By expressly
+*   accepting such terms or by downloading, installing, activating and/or otherwise
+*   using the software, you are agreeing that you have read, and that you agree to
+*   comply with and are bound by, such license terms. If you do not agree to be
+*   bound by the applicable license terms, then you may not retain, install,
+*   activate or otherwise use the software.
+==================================================================================================*/
+
+#ifndef XRDC_IP_TRUSTEDFUNCTIONS_H
+#define XRDC_IP_TRUSTEDFUNCTIONS_H
+
+/**
+*   @file Xrdc_Ip_TrustedFunctions.h
+*
+*   @addtogroup XRDC_IP XRDC IPV Driver
+*   @{
+*/
+
+#ifdef __cplusplus
+extern "C"{
+#endif
+
+
+/*==================================================================================================
+*                                          INCLUDE FILES
+* 1) system and project includes
+* 2) needed interfaces from external units
+* 3) internal and external interfaces from this unit
+==================================================================================================*/
+#include <s32cc_xrdc_ip_cfg.h>
+
+/*==================================================================================================
+*                                 SOURCE FILE VERSION INFORMATION
+==================================================================================================*/
+#define RM_XRDC_IP_TRUSTEDFUNCTIONS_VENDOR_ID                    43
+#define RM_XRDC_IP_TRUSTEDFUNCTIONS_AR_RELEASE_MAJOR_VERSION     4
+#define RM_XRDC_IP_TRUSTEDFUNCTIONS_AR_RELEASE_MINOR_VERSION     4
+#define RM_XRDC_IP_TRUSTEDFUNCTIONS_AR_RELEASE_REVISION_VERSION  0
+#define RM_XRDC_IP_TRUSTEDFUNCTIONS_SW_MAJOR_VERSION             5
+#define RM_XRDC_IP_TRUSTEDFUNCTIONS_SW_MINOR_VERSION             0
+#define RM_XRDC_IP_TRUSTEDFUNCTIONS_SW_PATCH_VERSION             0
+
+/*==================================================================================================
+*                                       FILE VERSION CHECKS
+==================================================================================================*/
+/* Check if current file and Xrdc_Ip_Cfg.h header file are of the same vendor */
+#if (RM_XRDC_IP_CFG_VENDOR_ID != RM_XRDC_IP_TRUSTEDFUNCTIONS_VENDOR_ID)
+    #error "Xrdc_Ip_TrustedFunctions.h and Xrdc_Ip_Cfg.h have different vendor ids"
+#endif
+/* Check if current file and Xrdc_Ip_Cfg.h header file are of the same Autosar version */
+#if ((RM_XRDC_IP_CFG_AR_RELEASE_MAJOR_VERSION    != RM_XRDC_IP_TRUSTEDFUNCTIONS_AR_RELEASE_MAJOR_VERSION) || \
+     (RM_XRDC_IP_CFG_AR_RELEASE_MINOR_VERSION    != RM_XRDC_IP_TRUSTEDFUNCTIONS_AR_RELEASE_MINOR_VERSION) || \
+     (RM_XRDC_IP_CFG_AR_RELEASE_REVISION_VERSION != RM_XRDC_IP_TRUSTEDFUNCTIONS_AR_RELEASE_REVISION_VERSION) \
+    )
+    #error "AutoSar Version Numbers of Xrdc_Ip_TrustedFunctions.h and Xrdc_Ip_Cfg.h are different"
+#endif
+/* Check if current file and Xrdc_Ip_Cfg.h header file are of the same Software version */
+#if ((RM_XRDC_IP_CFG_SW_MAJOR_VERSION != RM_XRDC_IP_TRUSTEDFUNCTIONS_SW_MAJOR_VERSION) || \
+     (RM_XRDC_IP_CFG_SW_MINOR_VERSION != RM_XRDC_IP_TRUSTEDFUNCTIONS_SW_MINOR_VERSION) || \
+     (RM_XRDC_IP_CFG_SW_PATCH_VERSION != RM_XRDC_IP_TRUSTEDFUNCTIONS_SW_PATCH_VERSION) \
+    )
+    #error "Software Version Numbers of Xrdc_Ip_TrustedFunctions.h and Xrdc_Ip_Cfg.h are different"
+#endif
+
+/*==================================================================================================
+*                                            CONSTANTS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                       DEFINES AND MACROS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                              ENUMS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                  STRUCTURES AND OTHER TYPEDEFS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                  GLOBAL VARIABLE DECLARATIONS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                       FUNCTION PROTOTYPES
+==================================================================================================*/
+#ifdef RM_IP_ENABLE_XRDC
+#if (RM_IP_ENABLE_XRDC == STD_ON)
+
+#define RM_START_SEC_CODE
+#include "Rm_MemMap.h"
+
+/**
+* @brief        Initializes Extended Resource Domain Controller parameters
+*
+* @details      
+*
+* @param[in]    pXrdcConfig:     Pointer for configuration Xrdc
+*
+* @return       void
+*
+* @api
+*
+*/
+extern void Xrdc_Ip_Init_Privileged(Xrdc_Ip_ConfigType const * pXrdcConfig);
+
+/**
+ * @brief         Get domain ID of the current bus master making the transaction request
+ *
+ * @details
+ *
+ * @param[in]     u32Instance:     XRDC Instance number
+ * @return        uint32
+ * @retval        DID of the bus master making the current transaction request
+ *
+ * @api
+ *
+ * @pre
+ *
+ */
+extern uint32 Xrdc_Ip_GetDomainID_Privileged(uint32 u32Instance);
+
+/**
+* @brief        Retrieve error details
+* @details      This function implement errata workaround for safety measure of all platform
+*
+* @param[in]    u8Instance:                 XRDC Instance number
+* @param[out]   pXrdcDomainIDErrorStatus:   Pointer getting error status
+*
+* @param[out]
+*
+* @return       void
+*
+* @api
+*
+*/
+extern void Xrdc_Ip_GetDomainIDErrorStatus_Privileged(uint32 u32Instance,
+                                                      Xrdc_Ip_DomainIDErrStatusType *pXrdcDomainIDErrorStatus);
+
+/**
+* @brief        Initializes Extended Resource Domain Controller Instance parameters
+*
+* @details
+*
+* @param[in]    pXrdcConfig:     Pointer for configuration Xrdc
+*
+* @return       void
+*
+* @api
+*
+*/
+
+extern void Xrdc_Ip_InstanceInit_Privileged(Xrdc_Ip_InstanceConfigType const *pXrdcConfig);
+
+/**
+* @brief         Assign Process ID value to a core master 
+* @details
+*
+* @param[in]     MasterCore:        Index of configured core master
+* @param[in]     u8Pid:             Process ID value
+* @param[in]     eSecureAttr:       Secure attribute of configured core master
+*
+* @return        void
+*
+* @api
+*
+*/
+extern void Xrdc_Ip_SetProcessID_Privileged(Xrdc_Ip_MasterCoreType MasterCore,
+                                            uint8 u8Pid,
+                                            Xrdc_Ip_SecureAttributeType eSecureAttr);
+
+
+#define RM_STOP_SEC_CODE
+#include "Rm_MemMap.h"
+
+#endif  /* (RM_IP_ENABLE_XRDC == STD_ON) */
+#endif /* ifdef RM_IP_ENABLE_XRDC */
+
+#ifdef __cplusplus
+}
+#endif
+
+/** @} */
+
+#endif /* XRDC_IP_TRUSTEDFUNCTIONS_H */
+
diff --git a/plat/nxp/s32/s32cc/include/s32cc_xrdc_ip_types.h b/plat/nxp/s32/s32cc/include/s32cc_xrdc_ip_types.h
new file mode 100644
index 000000000..1f8ceeb07
--- /dev/null
+++ b/plat/nxp/s32/s32cc/include/s32cc_xrdc_ip_types.h
@@ -0,0 +1,392 @@
+/*==================================================================================================
+*   Project              : RTD AUTOSAR 4.4
+*   Platform             : CORTEXM
+*   Peripheral           : 
+*   Dependencies         : none
+*
+*   Autosar Version      : 4.4.0
+*   Autosar Revision     : ASR_REL_4_4_REV_0000
+*   Autosar Conf.Variant :
+*   SW Version           : 5.0.0
+*   Build Version        : S32_RTD_5_0_0_D2410_ASR_REL_4_4_REV_0000_20241031
+*
+*   Copyright 2020-2024 NXP
+*
+*   NXP Confidential and Proprietary. This software is owned or controlled by NXP and may only be
+*   used strictly in accordance with the applicable license terms. By expressly
+*   accepting such terms or by downloading, installing, activating and/or otherwise
+*   using the software, you are agreeing that you have read, and that you agree to
+*   comply with and are bound by, such license terms. If you do not agree to be
+*   bound by the applicable license terms, then you may not retain, install,
+*   activate or otherwise use the software.
+==================================================================================================*/
+
+#ifndef XRDC_IP_TYPES_H
+#define XRDC_IP_TYPES_H
+
+/**
+*   @file Xrdc_Ip_Types.h
+*
+*   @addtogroup XRDC_IP XRDC IPV Driver
+*   @{
+*/
+
+
+#ifdef __cplusplus
+extern "C"{
+#endif
+
+/*===============================================================================================
+                                         INCLUDE FILES
+ 1) system and project includes
+ 2) needed interfaces from external units
+ 3) internal and external interfaces from this unit
+===============================================================================================*/
+#include <s32cc_xrdc_ip_cfg_defines.h>
+
+#define FALSE   (0)
+#define TRUE    (1)
+
+typedef uint8_t boolean;
+
+/*==================================================================================================
+*                                       FILE VERSION CHECKS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                            CONSTANTS
+==================================================================================================*/
+
+/*==================================================================================================
+*                                       DEFINES AND MACROS
+==================================================================================================*/
+#define XRDC_WORD0          ((uint32)0UL)
+#define XRDC_WORD1          ((uint32)1UL)
+#define XRDC_WORD2          ((uint32)2UL)
+#define XRDC_WORD3          ((uint32)3UL)
+#define XRDC_WORD4          ((uint32)4UL)
+#define XRDC_WORD5          ((uint32)5UL)
+#define XRDC_WORD6          ((uint32)6UL)
+#define XRDC_WORD7          ((uint32)7UL)
+#define XRDC_WORD8          ((uint32)8UL)
+#define XRDC_WORD9          ((uint32)9UL)
+#define XRDC_WORD10         ((uint32)10UL)
+#define XRDC_WORD11         ((uint32)11UL)
+#define XRDC_WORD12         ((uint32)12UL)
+#define XRDC_WORD13         ((uint32)13UL)
+#define XRDC_WORD14         ((uint32)14UL)
+#define XRDC_WORD15         ((uint32)15UL)
+
+#define XRDC_INSTANCE0      ((uint32)0UL)
+#define XRDC_INSTANCE1      ((uint32)1UL)
+#define XRDC_INSTANCE2      ((uint32)2UL)
+#define XRDC_INSTANCE3A     ((uint32)3UL)
+#define XRDC_INSTANCE3B     ((uint32)4UL)
+#define XRDC_INSTANCE4      ((uint32)5UL)
+#define XRDC_INSTANCE5      ((uint32)6UL)
+#define XRDC_SMU_INSTANCE0  ((uint32)7UL)
+#define XRDC_RTU_INSTANCE0  ((uint32)8UL)
+#define XRDC_RTU_INSTANCE1  ((uint32)9UL)
+#define XRDC_CE_INSTANCE0   ((uint32)10UL)
+
+#define XRDC_MRC0           ((uint32)0UL)
+#define XRDC_MRC1           ((uint32)1UL)
+#define XRDC_MRC2           ((uint32)2UL)
+#define XRDC_MRC3           ((uint32)3UL)
+#define XRDC_MRC4           ((uint32)4UL)
+#define XRDC_MRC5           ((uint32)5UL)
+#define XRDC_MRC6           ((uint32)6UL)
+#define XRDC_MRC7           ((uint32)7UL)
+#define XRDC_MRC8           ((uint32)8UL)
+#define XRDC_MRC9           ((uint32)9UL)
+#define XRDC_MRC10          ((uint32)10UL)
+#define XRDC_MRC11          ((uint32)11UL)
+#define XRDC_MRC12          ((uint32)12UL)
+#define XRDC_MRC13          ((uint32)13UL)
+#define XRDC_MRC14          ((uint32)14UL)
+#define XRDC_MRC15          ((uint32)15UL)
+
+/*==================================================================================================
+*                                              ENUMS
+==================================================================================================*/
+/**
+* @brief              Enumeration listing MDAC instances
+* */
+typedef enum
+{
+    XRDC_MDAC0=0,
+    XRDC_MDAC1,
+    XRDC_MDAC2,
+    XRDC_MDAC3,
+    XRDC_MDAC4,
+    XRDC_MDAC5,
+    XRDC_MDAC6,
+    XRDC_MDAC7,
+    XRDC_MDAC8,
+    XRDC_MDAC9,
+    XRDC_MDAC10,
+    XRDC_MDAC11,
+    XRDC_MDAC12,
+    XRDC_MDAC13,
+    XRDC_MDAC14,
+    XRDC_MDAC15,
+    XRDC_MDAC16,
+    XRDC_MDAC17,
+    XRDC_MDAC18,
+    XRDC_MDAC19,
+    XRDC_MDAC20,
+    XRDC_MDAC21,
+    XRDC_MDAC22,
+    XRDC_MDAC23
+}Xrdc_Ip_MDACInstanceType;
+
+/**
+* @brief              Enumeration listing secure attributes of a XRDC master
+* */
+typedef enum
+{
+    XRDC_SECURE=0,
+    XRDC_NON_SECURE,
+    XRDC_INPUT_FROM_BUS_MASTER
+} Xrdc_Ip_SecureAttributeType;
+
+/**
+* @brief              Enumeration listing priviledge attributes of a XRDC master
+* */
+typedef enum
+{
+    XRDC_USER_MODE=0,
+    XRDC_PRIVILEDGE_MODE,
+    XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER
+} Xrdc_Ip_PriviledgedAttributeType;
+
+/**
+* @brief              Enumeration listing of a PID lock registers
+* */
+typedef enum
+{
+    XRDC_PID_UNLOCKED=0,
+    XRDC_PID_ALLOW_ACCESS_FROM_MASTER=2,
+    XRDC_PID_FULLY_LOCKED
+} Xrdc_Ip_PIDLockBit;
+
+/**
+* @brief              Enumeration listing XRDC domain IDs
+* */
+typedef enum
+{
+    XRDC_DOMAIN0 = 0,
+    XRDC_DOMAIN1 = 1,
+    XRDC_DOMAIN2 = 2,
+    XRDC_DOMAIN3 = 3,
+    XRDC_DOMAIN4 = 4,
+    XRDC_DOMAIN5 = 5,
+    XRDC_DOMAIN6 = 6,
+    XRDC_DOMAIN7 = 7,
+    XRDC_DOMAIN8 = 8,
+    XRDC_DOMAIN9 = 9,
+    XRDC_DOMAIN10 = 10,
+    XRDC_DOMAIN11 = 11,
+    XRDC_DOMAIN12 = 12,
+    XRDC_DOMAIN13 = 13,
+    XRDC_DOMAIN14 = 14,
+    XRDC_DOMAIN15 = 15,
+    XRDC_UNKNOWN_DOMAIN = 255
+} Xrdc_Ip_DomainIDType;
+
+/**
+* @brief              Enumeration listing XRDC master core
+* @details            most significant byte is XRDC instance.
+*                     least significant byte is Master core number.
+*                     Ex: 0x110 - XRDC instance 1, Master core number 16.
+**/
+typedef enum
+{
+    XRDC_CORE_A53_CLUSTER0 = 0x00U,
+    XRDC_CORE_A53_CLUSTER1 = 0x01U,
+    XRDC_CORE_M7_0_AXI     = 0x08U,
+    XRDC_CORE_M7_1_AXI     = 0x09U,
+    XRDC_CORE_M7_2_AXI     = 0x0AU,
+    XRDC_CORE_M7_0_AHB     = 0x10U,
+    XRDC_CORE_M7_1_AHB     = 0x11U,
+    XRDC_CORE_M7_2_AHB     = 0x12U,
+    XRDC_CORE_M7_3_AXI     = 0x16U,
+    XRDC_CORE_M7_3_AHB     = 0x17U
+} Xrdc_Ip_MasterCoreType;
+/**
+* @brief              Enumeration listing XRDC masters type
+* */
+typedef enum
+{
+    XRDC_CORE_MASTER=0,
+    XRDC_NONCORE_MASTER=1,
+    XRDC_RESERVE
+} Xrdc_Ip_MasterType;
+
+/**
+* @brief              Enumeration listing states of access violations 
+* */
+/* @implements     Xrdc_Ip_ErrorStateType_enum */
+typedef enum
+{
+    XRDC_IP_NO_ACCESS              = 0,
+    XRDC_IP_SINGLE_ACCESS          = 1,
+    XRDC_IP_MULTIPLE_ACCESS        = 2
+} Xrdc_Ip_ErrorStateType;
+
+/**
+* @brief              Enumeration listing errors occurred on a read or write access.
+* */
+/* @implements     Xrdc_Ip_ErrorAccessType_enum */
+typedef enum
+{
+    XRDC_IP_NOERR_ACCESS           = 0,
+    XRDC_IP_READ_ACCESS            = 1,
+    XRDC_IP_WRITE_ACCESS           = 2
+} Xrdc_Ip_ErrorAccessType;
+
+/**
+* @brief              Enumeration listing error attributes of access violations.
+* */
+/* @implements     Xrdc_Ip_ErrorAttributeType_enum */
+typedef enum
+{
+    XRDC_IP_NO_ERRATTRIBUTE        = 0,
+    XRDC_IP_SECUUSER_INST          = 1,
+    XRDC_IP_SECUUSER_DATA          = 2,
+    XRDC_IP_SECUPRIV_INST_ACCESS   = 3,
+    XRDC_IP_SECUPRIV_DATA_ACCESS   = 4,
+    XRDC_IP_NONSECUUSER_INST       = 5,
+    XRDC_IP_NONSECUUSER_DATA       = 6,
+    XRDC_IP_NONSECUREPRIV_INST     = 7,
+    XRDC_IP_NONSECUREPRIV_DATA     = 8
+} Xrdc_Ip_ErrorAttributeType;
+/*==================================================================================================
+*                                  STRUCTURES AND OTHER TYPEDEFS
+==================================================================================================*/
+/**
+* @brief               Configuration structure containing XRDC memory region configuration 
+* */
+typedef struct
+{
+    const uint32                    u32XrdcMrcInstance;               /**< @brief Corresponding MRC instance of current memory region*/
+    const uint32                    u32XrdcMrcRegionDescriptor;       /**< @brief Selection of descriptor for current memory region*/
+    const uint32                    u32XrdcStartAddress;              /**< @brief Start address of current memory region*/
+    const uint32                    u32XrdcEndAddress;                /**< @brief End address of current memory region*/
+    const uint32                    u32XrdcSema4Enable;               /**< @brief Enable or disable Semaphore support*/
+    const uint32                    u32XrdcSema4Number;               /**< @brief Semaphore number used in access evaluation*/
+    const uint32                    u32XrdcMRGDLockBit;               /**< @brief Enable or disable MRGD bit lock*/
+    const uint32                    u32XrdcMemPolicy;                 /**< @brief Access policy of current memory region*/
+    const uint32                    u32XrdcMemPolicy1;
+} Xrdc_Ip_MemConfigType;
+
+/**
+* @brief               Configuration structure containing XRDC peripheral slot configuration 
+* */
+typedef struct
+{
+    const uint32                    u32XrdcPdacInstance;              /**< @brief Corresponding PDAC instance of current peripheral slot*/
+    const uint32                    u32XrdcSema4Enable;               /**< @brief Enable or disable Semaphore support*/
+    const uint32                    u32XrdcSema4Number;               /**< @brief Semaphore number used in access evaluation*/
+    const uint32                    u32XrdcPDACLockBit;               /**< @brief Enable or disable PDAC bit lock*/
+    const uint32                    u32XrdcPerPolicy;                 /**< @brief Access policy of current peripheral slot*/
+    const uint32                    u32XrdcPerPolicy1;
+} Xrdc_Ip_PeripheralConfigType;
+
+/**
+* @brief              Structure used to retrieve violation details.
+* */
+/* @implements     Xrdc_Ip_ErrorStatusType_struct */
+typedef struct
+{
+    uint32                              u32AddError;                 /**< @brief Address of an access violation */
+    uint32                              u32AddErrorRemain;
+    Xrdc_Ip_ErrorStateType              ErrState;                    /**< @brief State of access violations*/
+    uint32                              u32ErrPort;                  /**< @brief Port number of the MRC that detected the access violation*/
+    Xrdc_Ip_ErrorAccessType             ErrAccess;                   /**< @brief Whether the captured access violation occurred on a read or write access*/
+    Xrdc_Ip_ErrorAttributeType          ErrAttribute;                /**< @brief Attributes of the access violation.*/
+}Xrdc_Ip_ErrorStatusType;
+
+/**
+* @brief              Structure used to retrieve information violation details and the domain ID where violation occured.
+* */
+/* @implements     Xrdc_Ip_DomainIDErrStatusType_struct */
+typedef struct
+{
+    Xrdc_Ip_DomainIDType                   DomainIDAccessError;                            /**< @brief Domain ID of the access violation*/
+    Xrdc_Ip_ErrorStatusType                ErrorStatus[XRDC_MAX_OF_ERROR_RECORDED];        /**< @brief Error status of the access violation*/
+}Xrdc_Ip_DomainIDErrStatusType;
+
+/**
+* @brief               Configuration structure containing XRDC domain configuration 
+* */
+typedef struct
+{
+
+    Xrdc_Ip_DomainIDType               u32XrdcDomainID;             /**< @brief XRDC domain ID*/
+    Xrdc_Ip_MDACInstanceType           XrdcMdacInstance;            /**< @brief Corresponding MDA instance of current master */
+    Xrdc_Ip_MasterType                 XrdcCoreMdacInstance;        /**< @brief Core or noncore attribute of current master*/
+    /*  core_master */
+    const uint32                       u32XrdcProcessID;            /**< @brief PID value of curent domain ID*/
+    const uint32                       u32XrdcProcessIDMask;        /**< @brief PIDM value of current domain ID*/
+    const uint32                       u32XrdcProcessIDEnable;      /**< @brief Enable or disable PID support */
+    const uint32                       u32XrdcThreeStateModel;      /**< @brief If core master support three-state model or not */
+    const uint32                       u32XrdcWordDescriptor;       /**< @brief Selection of descriptor for current core master*/
+    /* non_core_master */
+    const uint32                       u32XrdcDIDBypassDisable;     /**< @brief Enable or disable DID bypass */
+    const uint32                       u32XrdcMDADFMTLockBit;       /**< @brief Enable or disable MDA_DFMT bit lock*/
+    Xrdc_Ip_SecureAttributeType        eXrdcSecureOutput;          /**< @brief Secure attribute of current master*/
+    Xrdc_Ip_PriviledgedAttributeType   eXrdcPriviledgeOutput;      /**< @brief Priviledged attribute of current master*/
+} Xrdc_Ip_DomainConfigType;
+
+/**
+* @brief              IP configuration structure
+* */
+typedef struct
+{
+    const uint32                                     u32XrdcInstance;                /**< @brief XRDC instance */
+    const Xrdc_Ip_DomainConfigType                 * pDomainConfig;                  /**< @brief Pointer to a list of configured domains*/
+    const uint32                                     u32DomainConfigCnt;             /**< @brief Number of configured domains*/
+    const Xrdc_Ip_MemConfigType                    * pMemoryDesConfig;               /**< @brief Pointer to a list of configured memory regions*/
+    const uint32                                     u32MemoryConfigCnt;             /**< @brief Number of configured memory regions*/
+    const Xrdc_Ip_PeripheralConfigType             * pPeripheralDescriptorConfig;    /**< @brief Pointer to a list of configured peripheral slots */
+    const uint32                                     u32PeripheralConfigCnt;         /**< @brief Number of configured peripheral slots*/
+    const uint32                                     u32XrdcCRLockBit;               /**< @brief Enable or disable CR bit lock*/
+    Xrdc_Ip_PIDLockBit                               XrdcPIDLockBit;                 /**< @brief Enable or disable CR bit lock*/
+} Xrdc_Ip_InstanceConfigType;
+
+/**
+* @brief              IP configuration structure
+* */
+typedef struct
+{
+    const Xrdc_Ip_InstanceConfigType   * const * const pInstanceConfig;                  /**< @brief Pointer to a list of configured instances */
+    const uint32                                       u32InstanceConfigCnt;             /**< @brief Number of configured instances */
+    const uint32                               * const pInstanceInUsed;                /**< @brief Pointer to a list of configured XRDC instances*/
+    const uint32                                     u32InstanceInUsedCnt;           /**< @brief Number of configured XRDC instances*/
+} Xrdc_Ip_ConfigType;
+/*==================================================================================================
+*                                  GLOBAL VARIABLE DECLARATIONS
+==================================================================================================*/
+
+/*===============================================================================================
+                                 GLOBAL VARIABLE DECLARATIONS
+===============================================================================================*/
+
+/*===============================================================================================
+*                                     FUNCTION PROTOTYPES
+===============================================================================================*/
+
+/*==================================================================================================
+*                                       FUNCTION PROTOTYPES
+==================================================================================================*/
+
+
+#ifdef __cplusplus
+}
+#endif
+
+/** @} */
+
+#endif /* XRDC_IP_TYPES_H */
+
diff --git a/plat/nxp/s32/s32cc/s32_bl2_el3.c b/plat/nxp/s32/s32cc/s32_bl2_el3.c
index 752b0e501..7ea7e25f2 100644
--- a/plat/nxp/s32/s32cc/s32_bl2_el3.c
+++ b/plat/nxp/s32/s32cc/s32_bl2_el3.c
@@ -180,7 +180,32 @@ int add_bl33_img_to_mem_params_descs(bl_mem_params_node_t *params,
 				      image_info_t, 0),
 		.image_info.image_max_size = S32_BL33_IMAGE_SIZE,
 		.image_info.image_base = S32_BL33_IMAGE_BASE,
-		.next_handoff_image_id = INVALID_IMAGE_ID,
+		.next_handoff_image_id = INVALID_IMAGE_ID, //@kymartin: this could cause problems (DBG version)
+	};
+
+	if (*index >= size)
+		return -EINVAL;
+
+	params[(*index)++] = node;
+
+	return 0;
+}
+
+/*@kymartin*/
+int add_sorhta_freertos_img_to_mem_params_descs(bl_mem_params_node_t *params, size_t *index, size_t size)
+{
+	bl_mem_params_node_t node = {
+		.image_id = SORHTA_FREERTOS_ID,
+
+		SET_STATIC_PARAM_HEAD(ep_info, PARAM_EP, VERSION_2,
+				      entry_point_info_t,
+				      NON_SECURE | EXECUTABLE),
+
+		SET_STATIC_PARAM_HEAD(image_info, PARAM_EP, VERSION_2,
+				      image_info_t, 0),
+		.image_info.image_max_size = 0x180000,
+		.image_info.image_base = SORHTA_FREERTOS_IMAGE_BASE,
+		.next_handoff_image_id = BL33_IMAGE_ID,
 	};
 
 	if (*index >= size)
@@ -815,6 +840,7 @@ int bl2_plat_handle_pre_image_load(unsigned int image_id)
 		return -EINVAL;
 	}
 
+	INFO("SORHTA Loading image: %u\n", image_id);
 	/*
 	 * BL32_IMAGE and BL32_EXTRA1_IMAGE use the same address
 	 * space. We skip the mapping for BL32_EXTRA1_IMAGE because
diff --git a/plat/nxp/s32/s32cc/s32_bl31.c b/plat/nxp/s32/s32cc/s32_bl31.c
index c4878ed7d..67d8db92e 100644
--- a/plat/nxp/s32/s32cc/s32_bl31.c
+++ b/plat/nxp/s32/s32cc/s32_bl31.c
@@ -11,6 +11,7 @@
 #include <libfdt.h>
 #include <lib/xlat_tables/xlat_tables_v2.h>
 #include <plat/common/platform.h>
+#include <lib/mmio.h>
 
 #include "platform_def.h"
 #include "s32cc_bl_common.h"
@@ -24,12 +25,13 @@
 #include "s32cc_sramc.h"
 #include "s32cc_interrupt_mgmt.h"
 #include "s32cc_scp_scmi.h"
+#include "s32cc_xrdc.h"
 
 #define MMU_ROUND_UP_TO_4K(x)	\
 	(((x) & ~0xfffU) == (x) ? (x) : ((x) & ~0xfffU) + 0x1000U)
 
-/* Secondaries wake sgi + SCP IRQ + HSE IRQs */
-#define MAX_INTR_PROPS	(2 + HSE_MU_INST)
+/* Secondaries wake sgi + SCP IRQ + HSE IRQs */ /*Added more for SECV*/
+#define MAX_INTR_PROPS	(3 + HSE_MU_INST + 10)
 
 IMPORT_SYM(uintptr_t, __RW_START__, BL31_RW_START);
 
@@ -39,7 +41,19 @@ static gicv3_dist_ctx_t dist_ctx;
 static uint64_t timer_ctx;
 #endif
 
+//static char FREERTOS_IMG[4];
+
 static const mmap_region_t s32_mmap[] = {
+	MAP_REGION_FLAT(S32_XRDC0_BASE, S32_XRDC_SIZE,
+			MT_DEVICE | MT_RW),
+	MAP_REGION_FLAT(S32_XRDC1_BASE, S32_XRDC_SIZE,
+			MT_DEVICE | MT_RW),
+	MAP_REGION_FLAT(S32_FLEXCAN0_BASE, S32_FLEXCAN_SIZE,
+		MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(S32_FLEXCAN1_BASE, S32_FLEXCAN_SIZE,
+		MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(S32_SORHTA_SHADOW_BUFF, S32_SORHTA_SHADOW_BUFF_SIZE, 
+		MT_DEVICE | MT_RW | MT_NS),
 	MAP_REGION_FLAT(S32_UART_BASE, S32_UART_SIZE,
 			MT_DEVICE | MT_RW | MT_NS),
 	{0},
@@ -233,6 +247,8 @@ static uint32_t s32_get_spsr_for_bl33_entry(void)
 entry_point_info_t *bl31_plat_get_next_image_ep_info(uint32_t type)
 {
 	assert(sec_state_is_valid(type));
+	INFO("Setting next image info for lb31: %u\n", type);
+	//@kymartin ==> we boot the custom OS is on CPU1
 	if (type == NON_SECURE)
 		return &bl33_image_ep_info;
 	else
@@ -247,6 +263,11 @@ void bl31_early_platform_setup2(u_register_t arg0, u_register_t arg1,
 	bl33_image_ep_info.spsr = s32_get_spsr_for_bl33_entry();
 	SET_SECURITY_STATE(bl33_image_ep_info.h.attr, NON_SECURE);
 
+	// SET_PARAM_HEAD(&sorhta_freertos_ep_info, PARAM_EP, VERSION_1, 0);
+	// sorhta_freertos_ep_info.pc = SORHTA_FREERTOS_ENTRYPOINT;
+	// sorhta_freertos_ep_info.spsr = s32_get_spsr_for_bl33_entry();
+	// SET_SECURITY_STATE(sorhta_freertos_ep_info.h.attr, NON_SECURE);
+
 #ifdef SPD_opteed
 	SET_PARAM_HEAD(&bl32_image_ep_info, PARAM_EP, VERSION_2, 0);
 	SET_SECURITY_STATE(bl32_image_ep_info.h.attr, SECURE);
@@ -377,7 +398,7 @@ static interrupt_prop_t *register_scp_notif_irq(interrupt_prop_t *itr,
 	irq_prop = (interrupt_prop_t)INTR_PROP_DESC(rx_irq_num,
 						   GIC_HIGHEST_SEC_PRIORITY,
 						   INTR_GROUP0,
-						   GIC_INTR_CFG_EDGE);
+						   GIC_INTR_CFG_LEVEL);
 
 	itr = register_and_check_irq(itr, end, &irq_prop);
 	if (!itr)
@@ -386,6 +407,51 @@ static interrupt_prop_t *register_scp_notif_irq(interrupt_prop_t *itr,
 	return itr;
 }
 
+// static uint64_t sorhta_flexcan_rx_handler(uint32_t id, uint32_t flags,
+//     void *handle, void *cookie)
+// {
+//     switch (id)
+//     {
+//     case (43):
+//     case (44):
+//     {
+//         panic();
+//     }
+//     default:
+//         panic();
+//         break;
+//     }
+
+//     return 0;
+// }
+
+// SECV: trap flexcan interrupts to the secure world.
+static interrupt_prop_t *register_flexcan_rx_irqs(interrupt_prop_t *itr, const interrupt_prop_t* end)
+{
+	interrupt_prop_t irq_prop;
+	int rx_irq_nums[] = {39+32,40+32, 43+32, 44+32};
+	int index = 0;
+	for(index=0; index < 4; index++){
+		int rx_irq_num = rx_irq_nums[index];
+
+		if (rx_irq_num < 0) {
+			ERROR("Invalid SCP notification IRQ: %d\n", rx_irq_num);
+			return NULL;
+		}
+
+		irq_prop = (interrupt_prop_t)INTR_PROP_DESC(rx_irq_num,
+							GIC_HIGHEST_SEC_PRIORITY,
+							INTR_GROUP1S,
+							GIC_INTR_CFG_LEVEL);
+
+		itr = register_and_check_irq(itr, end, &irq_prop);
+		if (!itr)
+			ERROR("Failed to register SCP notification IRQ\n");
+	}
+	return itr;
+}
+
+
 static interrupt_prop_t *register_hse_irqs(interrupt_prop_t *itr,
 					   const interrupt_prop_t *end)
 {
@@ -470,6 +536,8 @@ static void register_irqs(void)
 	if (has_hse)
 		itr = register_hse_irqs(itr, end);
 
+	itr = register_flexcan_rx_irqs(itr, end);
+	//itr = register_flexcan_rx_irq2(itr, end);
 	if (!itr)
 		return;
 
@@ -539,13 +607,13 @@ void init_cntvoff_el2(void)
 
 void bl31_plat_arch_setup(void)
 {
+	//xrdc_init();
 	s32_smp_fixup();
 	s32_el3_mmu_fixup();
 
 #if (S32_USE_LINFLEX_IN_BL31 == 1)
 	console_s32_register();
 #endif
-
 	if (is_scp_used())
 		scp_scmi_init(true);
 
diff --git a/plat/nxp/s32/s32cc/s32_common.mk b/plat/nxp/s32/s32cc/s32_common.mk
index b43571240..07270905a 100644
--- a/plat/nxp/s32/s32cc/s32_common.mk
+++ b/plat/nxp/s32/s32cc/s32_common.mk
@@ -182,6 +182,8 @@ BL31_SOURCES += \
 			${S32CC_PLAT}/s32_scmi_clk.c \
 			${S32CC_PLAT}/s32_scmi_perf.c \
 			${S32CC_PLAT}/s32_svc.c \
+			${S32CC_PLAT}/s32_xrdc.c \
+			${S32CC_PLAT}/s32_xrdc_ip.c \
 			${S32CC_PLAT}/s32_psci.c \
 			${S32CC_PLAT}/s32_scp_scmi.c \
 			${S32CC_PLAT}/s32_scp_utils.c \
@@ -241,7 +243,7 @@ CRASH_REPORTING		:= 1
 # there is no hardware lock to prevent concurrent access to the device. For now,
 # opt to suppress output (except for crash reporting). For debugging and other
 # similarly safe contexts, output can be turned back on using this switch.
-S32_USE_LINFLEX_IN_BL31	?= 0
+S32_USE_LINFLEX_IN_BL31	?=  0
 $(eval $(call add_define_val,S32_USE_LINFLEX_IN_BL31,$(S32_USE_LINFLEX_IN_BL31)))
 
 ifeq (${S32CC_EMU},1)
diff --git a/plat/nxp/s32/s32cc/s32_lowlevel_bl31.S b/plat/nxp/s32/s32cc/s32_lowlevel_bl31.S
index 756e030de..8700b93ff 100644
--- a/plat/nxp/s32/s32cc/s32_lowlevel_bl31.S
+++ b/plat/nxp/s32/s32cc/s32_lowlevel_bl31.S
@@ -14,6 +14,7 @@
 
 .globl s32_core_release_var
 
+.globl s32_xrdc_reg_write
 
 /* Set SMPEN bit on u-boot's behalf */
 /* TODO check whether this function is still necessary in BL31; in cortex_a53.S
@@ -76,3 +77,27 @@ func plat_secondary_cold_boot_setup
 	ldr	x7, [x7]
 	br	x7
 endfunc plat_secondary_cold_boot_setup
+
+
+.balign 64
+func s32_xrdc_reg_write
+	str w1, [x0]
+	ldr w1, [x0]
+	nop
+	nop
+
+	nop
+	nop
+	nop
+	nop
+
+	nop
+	nop
+	nop
+	nop
+
+	nop
+	nop
+	nop
+	RET
+endfunc s32_xrdc_reg_write
\ No newline at end of file
diff --git a/plat/nxp/s32/s32cc/s32_storage.c b/plat/nxp/s32/s32cc/s32_storage.c
index 4952889c3..fa88647f9 100644
--- a/plat/nxp/s32/s32cc/s32_storage.c
+++ b/plat/nxp/s32/s32cc/s32_storage.c
@@ -29,6 +29,15 @@
 #define QUADSPI_MCR_SWRSTSD_MASK	BIT(0)
 #define QUADSPI_MCR_MDIS_MASK		BIT(14)
 
+#define QSPI_BASE		(S32_QSPI_BASE)
+#define QSPI_RBDR0      (QSPI_BASE + 0x100)  // RX Buffer Descriptor Register
+#define QSPI_IPCR       (QSPI_BASE + 0xA0)   // IP Control Register
+#define QSPI_IPCMD      (QSPI_BASE + 0xB0)   // IP Command Register
+#define QSPI_IPRXFCR    (QSPI_BASE + 0xD8)   // RX FIFO Control Register
+#define QSPI_IPRXFSTS   (QSPI_BASE + 0xDC)   // RX FIFO Status Register
+#define QSPI_CMD_READ   0xEB000000  // Example Read Command (Check QSPI Flash Datasheet)
+
+
 static const io_dev_connector_t *s32_mmc_io_conn;
 static const io_dev_connector_t *s32_memmap_io_conn;
 static const io_dev_connector_t *fip_dev_con;
@@ -63,6 +72,10 @@ static const io_uuid_spec_t bl33_uuid_spec = {
 	.uuid = UUID_NON_TRUSTED_FIRMWARE_BL33,
 };
 
+// static const io_uuid_spec_t sorhta_uuid_spec = {
+// 	.uuid = UUID_FREERTOS_BL33_FREERTOS,
+// };
+
 #ifdef SPD_opteed
 static const io_uuid_spec_t bl32_uuid_spec = {
 	.uuid = UUID_SECURE_PAYLOAD_BL32,
@@ -146,6 +159,11 @@ static struct plat_io_policy s32_policies[] = {
 		.image_spec = (uintptr_t)&bl33_uuid_spec,
 		.check = check_fip,
 	},
+	// [SORHTA_FREERTOS_ID] = {
+	// 	.dev_handle = &fip_dev_handle,
+	// 	.image_spec = (uintptr_t)&sorhta_uuid_spec,
+	// 	.check = check_fip,
+	// },
 #ifdef SPD_opteed
 	[BL32_IMAGE_ID] = {
 		.dev_handle = &fip_dev_handle,
diff --git a/plat/nxp/s32/s32cc/s32_svc.c b/plat/nxp/s32/s32cc/s32_svc.c
index 7033dd859..86f36acc7 100644
--- a/plat/nxp/s32/s32cc/s32_svc.c
+++ b/plat/nxp/s32/s32cc/s32_svc.c
@@ -12,8 +12,12 @@
 #include <s32cc_bl_common.h>
 #include <s32cc_scp_scmi.h>
 #include <s32cc_svc.h>
+#include <lib/mmio.h>
+#include <s32cc_xrdc.h>
+#include <s32cc_xrdc_ip_device_registers.h>
 
 #define S32_SCMI_ID			0xc20000feU
+#define S32_XRDC_ID			0xc2000100U
 
 #define MSG_ID(m)			((m) & 0xffU)
 #define MSG_TYPE(m)			(((m) >> 8) & 0x3U)
@@ -110,6 +114,84 @@ static int scp_scmi_handler(uint32_t smc_fid, u_register_t x1,
 	return SMC_OK;
 }
 
+//extern void s32_xrdc_reg_write(uintptr_t, uint32_t);
+
+static void xrdc_write(uintptr_t addr, uint32_t len, uint32_t wval)
+{
+#define XRDC_REG_WRITE16(address, value)                 ((*(volatile uint16_t*)((Xrdc_Ip_UintPtrType)address)) = (value))
+#define XRDC_REG_WRITE8(address, value)                 ((*(volatile uint8*)((Xrdc_Ip_UintPtrType)address)) = (value))
+#define ASM_KEYWORD  __asm__
+#define ASMV_KEYWORD  __asm__ volatile
+#define MCAL_DATA_SYNC_BARRIER()  ASM_KEYWORD("dsb sy":::"memory")
+#define MCAL_INSTRUCTION_SYNC_BARRIER()  ASM_KEYWORD("isb":::"memory")
+switch (len) {
+		case 4:
+		XRDC_REG_WRITE32(addr, wval);
+
+        MCAL_DATA_SYNC_BARRIER();
+        MCAL_INSTRUCTION_SYNC_BARRIER();
+		break;
+
+		case 2:
+		XRDC_REG_WRITE16(addr, wval);
+
+        MCAL_DATA_SYNC_BARRIER();
+        MCAL_INSTRUCTION_SYNC_BARRIER();
+		break;
+
+		case 1:
+		XRDC_REG_WRITE8(addr, wval);
+
+        MCAL_DATA_SYNC_BARRIER();
+        MCAL_INSTRUCTION_SYNC_BARRIER();
+		break;
+
+		default:
+		break;
+	}
+}
+
+static uint32_t xrdc_read(uintptr_t addr, uint32_t len)
+{
+#define XRDC_REG_READ16(address)                          (*(volatile uint16_t*)((Xrdc_Ip_UintPtrType)address))
+	switch (len) {
+		case 4:
+		return XRDC_REG_READ32(addr);
+
+		case 2:
+		return XRDC_REG_READ16(addr);
+
+		case 1:
+		return XRDC_REG_READ8(addr);
+
+		default:
+		return (0);
+	}
+}
+
+static uint32_t xrdc_handle(uintptr_t addr, uint32_t rw, uint32_t len, uint32_t wval)
+{
+	if(((addr < (S32_XRDC0_BASE + S32_XRDC_SIZE)) && (addr >= S32_XRDC0_BASE)) ||
+		((addr < (S32_XRDC1_BASE + S32_XRDC_SIZE)) && (addr >= S32_XRDC1_BASE)))
+	{
+		if(rw == 0)
+		{
+			if((addr == S32_XRDC0_BASE) || (addr == S32_XRDC1_BASE))
+			{
+				s32_xrdc_reg_write(addr, wval);
+			} else {
+				xrdc_write(addr, len, wval);
+			}
+			return (0);
+		} else 
+		{
+			return xrdc_read(addr, len);
+		}
+	} else {
+		return (0);
+	}
+}
+
 uintptr_t s32_svc_smc_handler(uint32_t smc_fid,
 			       u_register_t x1,
 			       u_register_t x2,
@@ -127,6 +209,9 @@ uintptr_t s32_svc_smc_handler(uint32_t smc_fid,
 			SMC_RET1(handle, scmi_handler(smc_fid, x1, x2, x3));
 		}
 		break;
+	case S32_XRDC_ID:
+		SMC_RET1(handle, xrdc_handle(x1, x2, x3, x4));
+		break;
 	default:
 		WARN("Unimplemented SIP Service Call: 0x%x\n", smc_fid);
 		SMC_RET1(handle, SMC_UNK);
diff --git a/plat/nxp/s32/s32cc/s32_xrdc.c b/plat/nxp/s32/s32cc/s32_xrdc.c
new file mode 100644
index 000000000..3245b8866
--- /dev/null
+++ b/plat/nxp/s32/s32cc/s32_xrdc.c
@@ -0,0 +1,1684 @@
+#include <lib/mmio.h>
+#include "platform_def.h"
+#include "s32cc_xrdc.h"
+#include <s32cc_mc_me.h>
+#include <drivers/console.h>
+#include <common/debug.h>
+#include <drivers/arm/gicv3.h>
+#include <plat/common/platform.h>
+
+#include "s32cc_xrdc_ip.h"
+#include "s32cc_xrdc_0.h"
+#include "s32cc_xrdc_ip_types.h"
+#include "s32cc_xrdc_ip.h"
+
+
+static const Xrdc_Ip_MemConfigType Xrdc_Memory_Config0[19] = {
+    {
+        /*Select Memory region controller XRDC_MRC9 will be used to control the address range below */
+        XRDC_MRC9,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)1UL,
+        /*Start address for XRDC_MRC9 controller and descriptor 1 */
+        (uint32)84475904UL,
+        /*End address for XRDC_MRC9 controller and descriptor 1 */
+        (uint32)84541439UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+    },
+    {
+        /*Select Memory region controller XRDC_MRC5 will be used to control the address range below */
+        XRDC_MRC5,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)0UL,
+        /*Start address for XRDC_MRC5 controller and descriptor 0 */
+        (uint32)55574528UL,
+        /*End address for XRDC_MRC5 controller and descriptor 0 */
+        (uint32)55705599UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+    },
+    {
+        /*Select Memory region controller XRDC_MRC2 will be used to control the address range below */
+        XRDC_MRC2,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)0UL,
+        /*Start address for XRDC_MRC2 controller and descriptor 0 */
+        (uint32)54525952UL,
+        /*End address for XRDC_MRC2 controller and descriptor 0 */
+        (uint32)54591487UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+    },
+    {
+        /*Select Memory region controller XRDC_MRC4 will be used to control the address range below */
+        XRDC_MRC4,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)1UL,
+        /*Start address for XRDC_MRC4 controller and descriptor 1 */
+        (uint32)54853632UL,
+        /*End address for XRDC_MRC4 controller and descriptor 1 */
+        (uint32)54854143UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+    },
+    {
+        /*Select Memory region controller XRDC_MRC10 will be used to control the address range below */
+        XRDC_MRC10,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)1UL,
+        /*Start address for XRDC_MRC10 controller and descriptor 1 */
+        (uint32)100663296UL,
+        /*End address for XRDC_MRC10 controller and descriptor 1 */
+        (uint32)25769803775UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+    },
+    {
+        /*Select Memory region controller XRDC_MRC10 will be used to control the address range below */
+        XRDC_MRC10,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)0UL,
+        /*Start address for XRDC_MRC10 controller and descriptor 0 */
+        (uint32)67403776UL,
+        /*End address for XRDC_MRC10 controller and descriptor 0 */
+        (uint32)67436543UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+    },
+    {
+        /*Select Memory region controller XRDC_MRC13 will be used to control the address range below */
+        XRDC_MRC13,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)0UL,
+        /*Start address for XRDC_MRC13 controller and descriptor 0 */
+        (uint32)85786624UL,
+        /*End address for XRDC_MRC13 controller and descriptor 0 */
+        (uint32)85786879UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+    },
+    {
+        /*Select Memory region controller XRDC_MRC6 will be used to control the address range below */
+        XRDC_MRC6,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)2UL,
+        /*Start address for XRDC_MRC6 controller and descriptor 2 */
+        (uint32)100663296UL,
+        /*End address for XRDC_MRC6 controller and descriptor 2 */
+        (uint32)268435455UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+    },
+    {
+        /*Select Memory region controller XRDC_MRC6 will be used to control the address range below */
+        XRDC_MRC6,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)1UL,
+        /*Start address for XRDC_MRC6 controller and descriptor 1 */
+        (uint32)73400320UL,
+        /*End address for XRDC_MRC6 controller and descriptor 1 */
+        (uint32)74448895UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+    },
+    {
+        /*Select Memory region controller XRDC_MRC6 will be used to control the address range below */
+        XRDC_MRC6,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)0UL,
+        /*Start address for XRDC_MRC6 controller and descriptor 0 */
+        (uint32)84148224UL,
+        /*End address for XRDC_MRC6 controller and descriptor 0 */
+        (uint32)84344831UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+    },
+    {
+        /*Select Memory region controller XRDC_MRC8 will be used to control the address range below */
+        XRDC_MRC8,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)0UL,
+        /*Start address for XRDC_MRC8 controller and descriptor 0 */
+        (uint32)70254592UL,
+        /*End address for XRDC_MRC8 controller and descriptor 0 */
+        (uint32)71303167UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+    },
+    {
+        /*Select Memory region controller XRDC_MRC0 will be used to control the address range below */
+        XRDC_MRC0,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)0UL,
+        /*Start address for XRDC_MRC0 controller and descriptor 0 */
+        (uint32)100663296UL,
+        /*End address for XRDC_MRC0 controller and descriptor 0 */
+        (uint32)25769803775UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+    },
+    {
+        /*Select Memory region controller XRDC_MRC12 will be used to control the address range below */
+        XRDC_MRC12,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)0UL,
+        /*Start address for XRDC_MRC12 controller and descriptor 0 */
+        (uint32)83886080UL,
+        /*End address for XRDC_MRC12 controller and descriptor 0 */
+        (uint32)84410367UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+    },
+    {
+        /*Select Memory region controller XRDC_MRC9 will be used to control the address range below */
+        XRDC_MRC9,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)0UL,
+        /*Start address for XRDC_MRC9 controller and descriptor 0 */
+        (uint32)84410368UL,
+        /*End address for XRDC_MRC9 controller and descriptor 0 */
+        (uint32)84475903UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+    },
+    {
+        /*Select Memory region controller XRDC_MRC7 will be used to control the address range below */
+        XRDC_MRC7,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)5UL,
+        /*Start address for XRDC_MRC7 controller and descriptor 5 */
+        (uint32)0UL,
+        /*End address for XRDC_MRC7 controller and descriptor 5 */
+        (uint32)33554431UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+    },
+    {
+        /*Select Memory region controller XRDC_MRC5 will be used to control the address range below */
+        XRDC_MRC5,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)2UL,
+        /*Start address for XRDC_MRC5 controller and descriptor 2 */
+        (uint32)55771136UL,
+        /*End address for XRDC_MRC5 controller and descriptor 2 */
+        (uint32)55836671UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+    },
+    {
+        /*Select Memory region controller XRDC_MRC2 will be used to control the address range below */
+        XRDC_MRC2,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)1UL,
+        /*Start address for XRDC_MRC2 controller and descriptor 1 */
+        (uint32)54722560UL,
+        /*End address for XRDC_MRC2 controller and descriptor 1 */
+        (uint32)54788095UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFFFUL,
+    },
+    {
+        /*Select Memory region controller XRDC_MRCx will be used to control the address range below */
+        XRDC_MRC11, // Choose appropriate controller
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)0UL, // Choose appropriate descriptor
+        /*Start address for XRDC_MRCx controller and descriptor y */
+        (uint32)0x34000000UL, // Start address covering the fault address
+        /*End address for XRDC_MRCx controller and descriptor y */
+        (uint32)0x35000000UL, // End address covering the fault address
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFFFUL, // This bitmask should include domain 0 (for boot access)
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFFFUL
+    },
+    {
+        XRDC_MRC3, // Choose an appropriate MRC that isn't already used for this range
+        (uint32)0UL,
+        (uint32)0x22000000UL, // Start of HSE region
+        (uint32)0x23000000UL, // End of HSE region
+        (uint32)XRDC_SEMA4_DISABLE,
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        (uint32)0xFFFFFFUL, // Full access for all domains during initial testing
+        (uint32)0xFFFFFFUL
+    }
+};
+
+static const Xrdc_Ip_MemConfigType Xrdc_Memory_Config1[6] = {
+    {
+        /*Select Memory region controller XRDC_MRC5 will be used to control the address range below */
+        XRDC_MRC5,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)0UL,
+        /*Start address for XRDC_MRC5 controller and descriptor 0 */
+        (uint32)74448896UL,
+        /*End address for XRDC_MRC5 controller and descriptor 0 */
+        (uint32)74481663UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL,
+    },
+    {
+        /*Select Memory region controller XRDC_MRC0 will be used to control the address range below */
+        XRDC_MRC0,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)0UL,
+        /*Start address for XRDC_MRC0 controller and descriptor 0 */
+        (uint32)37748736UL,
+        /*End address for XRDC_MRC0 controller and descriptor 0 */
+        (uint32)54525951UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL,
+    },
+    {
+        /*Select Memory region controller XRDC_MRC2 will be used to control the address range below */
+        XRDC_MRC2,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)2UL,
+        /*Start address for XRDC_MRC2 controller and descriptor 2 */
+        (uint32)70254592UL,
+        /*End address for XRDC_MRC2 controller and descriptor 2 */
+        (uint32)71303167UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL,
+    },
+    {
+        /*Select Memory region controller XRDC_MRC2 will be used to control the address range below */
+        XRDC_MRC2,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)1UL,
+        /*Start address for XRDC_MRC2 controller and descriptor 1 */
+        (uint32)54525952UL,
+        /*End address for XRDC_MRC2 controller and descriptor 1 */
+        (uint32)54657023UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL,
+    },
+    {
+        /*Select Memory region controller XRDC_MRC4 will be used to control the address range below */
+        XRDC_MRC4,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)0UL,
+        /*Start address for XRDC_MRC4 controller and descriptor 0 */
+        (uint32)67108864UL,
+        /*End address for XRDC_MRC4 controller and descriptor 0 */
+        (uint32)74448895UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL,
+    },
+    {
+        /*Select Memory region controller XRDC_MRC2 will be used to control the address range below */
+        XRDC_MRC2,
+        /*Each memory region controller include 16 descriptors to write configuration. If multiple descriptors are configured the policy will be ORed by all the descriptors */
+        (uint32)0UL,
+        /*Start address for XRDC_MRC2 controller and descriptor 0 */
+        (uint32)134217728UL,
+        /*End address for XRDC_MRC2 controller and descriptor 0 */
+        (uint32)268435455UL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this memory range */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        (uint32)0x00000000UL,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL,
+    },
+};
+
+static const Xrdc_Ip_PeripheralConfigType Xrdc_Peripheral_Config1[] = {};
+
+static const Xrdc_Ip_PeripheralConfigType Xrdc_Peripheral_Config0[18] = {
+    {
+        /*Peripheral slot number of a block of peripherals. Checking Reference manual for chip specific*/
+        (uint32)XRDC_EDMA_0_CONTROL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this peripheral slot */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        0,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL,
+    },
+    {
+        /*Peripheral slot number of a block of peripherals. Checking Reference manual for chip specific*/
+        (uint32)XRDC_PCIE_APB,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this peripheral slot */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        0,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL,
+    },
+    {
+
+        /*Peripheral slot number of a block of peripherals. Checking Reference manual for chip specific*/
+        (uint32)XRDC_SEMA42,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this peripheral slot */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        0,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL,
+    },
+    {
+        /*Peripheral slot number of a block of peripherals. Checking Reference manual for chip specific*/
+        (uint32)XRDC_CAN_3,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this peripheral slot */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        0,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL,
+    },
+    {
+        /*Peripheral slot number of a block of peripherals. Checking Reference manual for chip specific*/
+        (uint32)XRDC_CAN_2,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this peripheral slot */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        0,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL,
+    },
+    {
+        /*Peripheral slot number of a block of peripherals. Checking Reference manual for chip specific*/
+        (uint32)XRDC_CAN_1,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this peripheral slot */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        0,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL
+    },
+    {
+        /*Peripheral slot number of a block of peripherals. Checking Reference manual for chip specific*/
+        (uint32)XRDC_CAN_0,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this peripheral slot */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        0,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL,
+    },
+    {
+        /*Peripheral slot number of a block of peripherals. Checking Reference manual for chip specific*/
+        (uint32)XRDC_GMAC_0,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this peripheral slot */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        0,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL
+    },
+    {
+        /*Peripheral slot number of a block of peripherals. Checking Reference manual for chip specific*/
+        (uint32)XRDC_DDRSS_0,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this peripheral slot */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        0,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL
+    },
+    {
+        /*Peripheral slot number of a block of peripherals. Checking Reference manual for chip specific*/
+        (uint32)XRDC_LINFLEX_1,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this peripheral slot */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        0,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL
+    },
+    {
+        /*Peripheral slot number of a block of peripherals. Checking Reference manual for chip specific*/
+        (uint32)XRDC_LINFLEX_0,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this peripheral slot */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        0,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL
+    },
+    {
+        /*Peripheral slot number of a block of peripherals. Checking Reference manual for chip specific*/
+        (uint32)XRDC_USDHC,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this peripheral slot */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        0,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL
+    },
+    {
+        /*Peripheral slot number of a block of peripherals. Checking Reference manual for chip specific*/
+        (uint32)XRDC_QUADSPI,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this peripheral slot */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        0,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL
+    },
+    {
+        /*Peripheral slot number of a block of peripherals. Checking Reference manual for chip specific*/
+        (uint32)XRDC_HSE_MU3,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this peripheral slot */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        0,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL
+    },
+    {
+        /*Peripheral slot number of a block of peripherals. Checking Reference manual for chip specific*/
+        (uint32)XRDC_HSE_MU2,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this peripheral slot */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        0,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL
+    },
+    {
+        /*Peripheral slot number of a block of peripherals. Checking Reference manual for chip specific*/
+        (uint32)XRDC_HSE_MU1,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this peripheral slot */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        0,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL
+    },
+    {
+        /*Peripheral slot number of a block of peripherals. Checking Reference manual for chip specific*/
+        (uint32)XRDC_HSE_MU0,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this peripheral slot */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        0,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL
+    },
+    {
+        /*Peripheral slot number of a block of peripherals. Checking Reference manual for chip specific*/
+        (uint32)XRDC_EDMA_1_CONTROL,
+        /*Enable Semaphore would require the domain must own the gate to have access right for this peripheral slot */
+        (uint32)XRDC_SEMA4_DISABLE,
+        /*Number of the gate of sema4 for granting access*/
+        (uint32)0UL,
+        0,
+        /*Access policy for Domains 0-7 is calculated automatically*/
+        (uint32)0xFFFFUL,
+        /*Access policy for Domains 8-15 is calculated automatically*/
+        (uint32)0xFFFFUL
+    },
+};
+
+// static const Xrdc_Ip_DomainConfigType Xrdc_Domain_Config00[22] = {
+//     {
+//         XRDC_DOMAIN0,
+//         XRDC_MDAC0,
+//         XRDC_CORE_MASTER,
+//         0,
+//         0,
+//         XRDC_MDA_PID_DISABLE,
+//         0,
+//         XRDC_WORD0,
+//         XRDC_MDA_DID_BYPASS_USED,
+//         0,
+//         XRDC_INPUT_FROM_BUS_MASTER,
+//         XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER
+//     },
+//     {
+//         XRDC_DOMAIN0,
+//         XRDC_MDAC1,
+//         XRDC_CORE_MASTER,
+//         0,
+//         0,
+//         XRDC_MDA_PID_DISABLE,
+//         0,
+//         XRDC_WORD0,
+//         XRDC_MDA_DID_BYPASS_USED,
+//         0,
+//         XRDC_INPUT_FROM_BUS_MASTER,
+//         XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER
+//     },
+//     {
+//         XRDC_DOMAIN0,
+//         XRDC_MDAC2,
+//         XRDC_NONCORE_MASTER,
+//         0,
+//         0,
+//         XRDC_MDA_PID_DISABLE,
+//         0,
+//         XRDC_WORD0,
+//         XRDC_MDA_DID_BYPASS_USED,
+//         0,
+//         XRDC_INPUT_FROM_BUS_MASTER,
+//         XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER
+//     },
+//     {
+//         XRDC_DOMAIN0,
+//         XRDC_MDAC3,
+//         XRDC_NONCORE_MASTER,
+//         0,
+//         0,
+//         XRDC_MDA_PID_DISABLE,
+//         0,
+//         XRDC_WORD0,
+//         XRDC_MDA_DID_BYPASS_USED,
+//         0,
+//         XRDC_NON_SECURE,
+//         XRDC_USER_MODE
+//     },
+//     {
+//         XRDC_DOMAIN0,
+//         XRDC_MDAC4,
+//         XRDC_NONCORE_MASTER,
+//         0,
+//         0,
+//         XRDC_MDA_PID_DISABLE,
+//         0,
+//         XRDC_WORD0,
+//         XRDC_MDA_DID_BYPASS_USED,
+//         0,
+//         XRDC_NON_SECURE,
+//         XRDC_USER_MODE
+//     },
+//     {
+//         XRDC_DOMAIN0,
+//         XRDC_MDAC5,
+//         XRDC_NONCORE_MASTER,
+//         0,
+//         0,
+//         XRDC_MDA_PID_DISABLE,
+//         0,
+//         XRDC_WORD0,
+//         XRDC_MDA_DID_BYPASS_USED,
+//         0,
+//         XRDC_NON_SECURE,
+//         XRDC_USER_MODE
+//     },
+//     {
+//         XRDC_DOMAIN0,
+//         XRDC_MDAC6,
+//         XRDC_NONCORE_MASTER,
+//         0,
+//         0,
+//         XRDC_MDA_PID_DISABLE,
+//         0,
+//         XRDC_WORD0,
+//         XRDC_MDA_DID_BYPASS_USED,
+//         0,
+//         XRDC_SECURE,
+//         XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER
+//     },
+//     {
+//         XRDC_DOMAIN0,
+//         XRDC_MDAC7,
+//         XRDC_NONCORE_MASTER,
+//         0,
+//         0,
+//         XRDC_MDA_PID_DISABLE,
+//         0,
+//         XRDC_WORD0,
+//         XRDC_MDA_DID_BYPASS_USED,
+//         0,
+//         XRDC_SECURE,
+//         XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER
+//     },
+//     {
+//         XRDC_DOMAIN0,
+//         XRDC_MDAC8,
+//         XRDC_CORE_MASTER,
+//         0,
+//         0,
+//         XRDC_MDA_PID_DISABLE,
+//         0,
+//         XRDC_WORD0,
+//         XRDC_MDA_DID_BYPASS_USED,
+//         0,
+//         XRDC_SECURE,
+//         XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER
+//     },
+//     {
+//         XRDC_DOMAIN0,
+//         XRDC_MDAC9,
+//         XRDC_CORE_MASTER,
+//         0,
+//         0,
+//         XRDC_MDA_PID_DISABLE,
+//         0,
+//         XRDC_WORD0,
+//         XRDC_MDA_DID_BYPASS_USED,
+//         0,
+//         XRDC_SECURE,
+//         XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER
+//     },
+//     {
+//         XRDC_DOMAIN0,
+//         XRDC_MDAC10,
+//         XRDC_CORE_MASTER,
+//         0,
+//         0,
+//         XRDC_MDA_PID_DISABLE,
+//         0,
+//         XRDC_WORD0,
+//         XRDC_MDA_DID_BYPASS_USED,
+//         0,
+//         XRDC_SECURE,
+//         XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER
+//     },
+//     {
+//         XRDC_DOMAIN0,
+//         XRDC_MDAC11,
+//         XRDC_NONCORE_MASTER,
+//         0,
+//         0,
+//         XRDC_MDA_PID_DISABLE,
+//         0,
+//         XRDC_WORD0,
+//         XRDC_MDA_DID_BYPASS_USED,
+//         0,
+//         XRDC_INPUT_FROM_BUS_MASTER,
+//         XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER
+//     },
+//     {
+//         XRDC_DOMAIN0,
+//         XRDC_MDAC12,
+//         XRDC_NONCORE_MASTER,
+//         0,
+//         0,
+//         XRDC_MDA_PID_DISABLE,
+//         0,
+//         XRDC_WORD0,
+//         XRDC_MDA_DID_BYPASS_USED,
+//         0,
+//         XRDC_INPUT_FROM_BUS_MASTER,
+//         XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER
+//     },
+//     {
+//         XRDC_DOMAIN0,
+//         XRDC_MDAC15,
+//         XRDC_NONCORE_MASTER,
+//         0,
+//         0,
+//         XRDC_MDA_PID_DISABLE,
+//         0,
+//         XRDC_WORD0,
+//         XRDC_MDA_DID_BYPASS_USED,
+//         0,
+//         XRDC_NON_SECURE,
+//         XRDC_USER_MODE
+//     },
+//     {
+//         XRDC_DOMAIN0,
+//         XRDC_MDAC16,
+//         XRDC_CORE_MASTER,
+//         0,
+//         0,
+//         XRDC_MDA_PID_DISABLE,
+//         0,
+//         XRDC_WORD0,
+//         XRDC_MDA_DID_BYPASS_USED,
+//         0,
+//         XRDC_SECURE,
+//         XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER
+//     },
+//     {
+//         XRDC_DOMAIN0,
+//         XRDC_MDAC17,
+//         XRDC_CORE_MASTER,
+//         0,
+//         0,
+//         XRDC_MDA_PID_DISABLE,
+//         0,
+//         XRDC_WORD0,
+//         XRDC_MDA_DID_BYPASS_USED,
+//         0,
+//         XRDC_SECURE,
+//         XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER
+//     },
+//     {
+//         XRDC_DOMAIN0,
+//         XRDC_MDAC18,
+//         XRDC_CORE_MASTER,
+//         0,
+//         0,
+//         XRDC_MDA_PID_DISABLE,
+//         0,
+//         XRDC_WORD0,
+//         XRDC_MDA_DID_BYPASS_USED,
+//         0,
+//         XRDC_SECURE,
+//         XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER
+//     },
+//     {
+//         XRDC_DOMAIN0,
+//         XRDC_MDAC19,
+//         XRDC_NONCORE_MASTER,
+//         0,
+//         0,
+//         XRDC_MDA_PID_DISABLE,
+//         0,
+//         XRDC_WORD0,
+//         XRDC_MDA_DID_BYPASS_USED,
+//         0,
+//         XRDC_NON_SECURE,
+//         XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER
+//     },
+//     {
+//         XRDC_DOMAIN0,
+//         XRDC_MDAC20,
+//         XRDC_NONCORE_MASTER,
+//         0,
+//         0,
+//         XRDC_MDA_PID_DISABLE,
+//         0,
+//         XRDC_WORD0,
+//         XRDC_MDA_DID_BYPASS_USED,
+//         0,
+//         XRDC_NON_SECURE,
+//         XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER
+//     },
+//     {
+//         XRDC_DOMAIN0,
+//         XRDC_MDAC21,
+//         XRDC_NONCORE_MASTER,
+//         0,
+//         0,
+//         XRDC_MDA_PID_DISABLE,
+//         0,
+//         XRDC_WORD0,
+//         XRDC_MDA_DID_BYPASS_USED,
+//         0,
+//         XRDC_INPUT_FROM_BUS_MASTER,
+//         XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER
+//     },
+//     {
+//         XRDC_DOMAIN0,
+//         XRDC_MDAC22,
+//         XRDC_CORE_MASTER,
+//         0,
+//         0,
+//         XRDC_MDA_PID_DISABLE,
+//         0,
+//         XRDC_WORD0,
+//         XRDC_MDA_DID_BYPASS_USED,
+//         0,
+//         XRDC_SECURE,
+//         XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER
+//     },
+//     {
+//         XRDC_DOMAIN0,
+//         XRDC_MDAC23,
+//         XRDC_CORE_MASTER,
+//         0,
+//         0,
+//         XRDC_MDA_PID_DISABLE,
+//         0,
+//         XRDC_WORD0,
+//         XRDC_MDA_DID_BYPASS_USED,
+//         0,
+//         XRDC_SECURE,
+//         XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER
+//     },
+// };
+
+static const Xrdc_Ip_DomainConfigType Xrdc_Domain_Config0[14] = {
+    {
+        /*Valid DomainID from 0 - 7 */
+        XRDC_DOMAIN1,
+        /*Select the MDA register respect the Master instance */
+        XRDC_MDAC0,
+        /*Attribute to specfiy the type of current master which is core or non core master*/
+        XRDC_CORE_MASTER,
+        /*PID field only has meaning if the core is core master type and PID mode enable*/
+        0,
+        /*PID mask*/
+        0,
+        /*PID mode enable - only valid if the master instance is core type*/
+        XRDC_MDA_PID_DISABLE,
+        /*Three State Model to be done later if architecture support*/
+        0UL,
+        /*Selection of descriptor for current master core. If master is non-core master this field should ignore*/
+        XRDC_WORD0,
+		/*Domain ID bypass. If master is core master this field should be omitted*/
+		XRDC_MDA_DID_BYPASS_USED,
+        /* u32XrdcMDADFMTLockBit */
+        0UL,
+        /*Domain Secure Mode*/
+        XRDC_SECURE,
+        /*Domain Priviledged Mode*/
+        XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER,
+    },
+    {
+        /*Valid DomainID from 0 - 7 */
+        XRDC_DOMAIN1,
+        /*Select the MDA register respect the Master instance */
+        XRDC_MDAC1,
+        /*Attribute to specfiy the type of current master which is core or non core master*/
+        XRDC_CORE_MASTER,
+        /*PID field only has meaning if the core is core master type and PID mode enable*/
+        0,
+        /*PID mask*/
+        0,
+        /*PID mode enable - only valid if the master instance is core type*/
+        XRDC_MDA_PID_DISABLE,
+        /*Three State Model to be done later if architecture support*/
+        0UL,
+        /*Selection of descriptor for current master core. If master is non-core master this field should ignore*/
+        XRDC_WORD0,
+		/*Domain ID bypass. If master is core master this field should be omitted*/
+		XRDC_MDA_DID_BYPASS_USED,
+        /* u32XrdcMDADFMTLockBit */
+        0UL,
+        /*Domain Secure Mode*/
+        XRDC_SECURE,
+        /*Domain Priviledged Mode*/
+        XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER,
+    },
+    {
+        /*Valid DomainID from 0 - 7 */
+        XRDC_DOMAIN1,
+        /*Select the MDA register respect the Master instance */
+        XRDC_MDAC20,
+        /*Attribute to specfiy the type of current master which is core or non core master*/
+        XRDC_NONCORE_MASTER,
+        /*PID field only has meaning if the core is core master type and PID mode enable*/
+        0,
+        /*PID mask*/
+        0,
+        /*PID mode enable - only valid if the master instance is core type*/
+        XRDC_MDA_PID_DISABLE,
+        /*Three State Model to be done later if architecture support*/
+        0UL,
+        /*Selection of descriptor for current master core. If master is non-core master this field should ignore*/
+        XRDC_WORD0,
+		/*Domain ID bypass. If master is core master this field should be omitted*/
+		XRDC_MDA_DID_BYPASS_USED,
+        /* u32XrdcMDADFMTLockBit */
+        0UL,
+        /*Domain Secure Mode*/
+        XRDC_NON_SECURE,
+        /*Domain Priviledged Mode*/
+        XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER,
+    },
+    {
+        /*Valid DomainID from 0 - 7 */
+        XRDC_DOMAIN1,
+        /*Select the MDA register respect the Master instance */
+        XRDC_MDAC3,
+        /*Attribute to specfiy the type of current master which is core or non core master*/
+        XRDC_NONCORE_MASTER,
+        /*PID field only has meaning if the core is core master type and PID mode enable*/
+        0,
+        /*PID mask*/
+        0,
+        /*PID mode enable - only valid if the master instance is core type*/
+        XRDC_MDA_PID_DISABLE,
+        /*Three State Model to be done later if architecture support*/
+        0UL,
+        /*Selection of descriptor for current master core. If master is non-core master this field should ignore*/
+        XRDC_WORD0,
+		/*Domain ID bypass. If master is core master this field should be omitted*/
+		XRDC_MDA_DID_BYPASS_USED,
+        /* u32XrdcMDADFMTLockBit */
+        0UL,
+        /*Domain Secure Mode*/
+        XRDC_NON_SECURE,
+        /*Domain Priviledged Mode*/
+        XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER,
+    },
+    {
+        /*Valid DomainID from 0 - 7 */
+        XRDC_DOMAIN1,
+        /*Select the MDA register respect the Master instance */
+        XRDC_MDAC6,
+        /*Attribute to specfiy the type of current master which is core or non core master*/
+        XRDC_NONCORE_MASTER,
+        /*PID field only has meaning if the core is core master type and PID mode enable*/
+        0,
+        /*PID mask*/
+        0,
+        /*PID mode enable - only valid if the master instance is core type*/
+        XRDC_MDA_PID_DISABLE,
+        /*Three State Model to be done later if architecture support*/
+        0UL,
+        /*Selection of descriptor for current master core. If master is non-core master this field should ignore*/
+        XRDC_WORD0,
+		/*Domain ID bypass. If master is core master this field should be omitted*/
+		XRDC_MDA_DID_BYPASS_USED,
+        /* u32XrdcMDADFMTLockBit */
+        0UL,
+        /*Domain Secure Mode*/
+        XRDC_INPUT_FROM_BUS_MASTER,
+        /*Domain Priviledged Mode*/
+        XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER,
+    },
+    {
+        /*Valid DomainID from 0 - 7 */
+        XRDC_DOMAIN1,
+        /*Select the MDA register respect the Master instance */
+        XRDC_MDAC7,
+        /*Attribute to specfiy the type of current master which is core or non core master*/
+        XRDC_NONCORE_MASTER,
+        /*PID field only has meaning if the core is core master type and PID mode enable*/
+        0,
+        /*PID mask*/
+        0,
+        /*PID mode enable - only valid if the master instance is core type*/
+        XRDC_MDA_PID_DISABLE,
+        /*Three State Model to be done later if architecture support*/
+        0UL,
+        /*Selection of descriptor for current master core. If master is non-core master this field should ignore*/
+        XRDC_WORD0,
+		/*Domain ID bypass. If master is core master this field should be omitted*/
+		XRDC_MDA_DID_BYPASS_USED,
+        /* u32XrdcMDADFMTLockBit */
+        0UL,
+        /*Domain Secure Mode*/
+        XRDC_INPUT_FROM_BUS_MASTER,
+        /*Domain Priviledged Mode*/
+        XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER,
+    },
+    {
+        /*Valid DomainID from 0 - 7 */
+        XRDC_DOMAIN1,
+        /*Select the MDA register respect the Master instance */
+        XRDC_MDAC12,
+        /*Attribute to specfiy the type of current master which is core or non core master*/
+        XRDC_NONCORE_MASTER,
+        /*PID field only has meaning if the core is core master type and PID mode enable*/
+        0,
+        /*PID mask*/
+        0,
+        /*PID mode enable - only valid if the master instance is core type*/
+        XRDC_MDA_PID_DISABLE,
+        /*Three State Model to be done later if architecture support*/
+        0UL,
+        /*Selection of descriptor for current master core. If master is non-core master this field should ignore*/
+        XRDC_WORD0,
+		/*Domain ID bypass. If master is core master this field should be omitted*/
+		XRDC_MDA_DID_BYPASS_USED,
+        /* u32XrdcMDADFMTLockBit */
+        0UL,
+        /*Domain Secure Mode*/
+        XRDC_INPUT_FROM_BUS_MASTER,
+        /*Domain Priviledged Mode*/
+        XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER,
+        
+    },
+    {
+        /*Valid DomainID from 0 - 7 */
+        XRDC_DOMAIN1,
+        /*Select the MDA register respect the Master instance */
+        XRDC_MDAC5,
+        /*Attribute to specfiy the type of current master which is core or non core master*/
+        XRDC_NONCORE_MASTER,
+        /*PID field only has meaning if the core is core master type and PID mode enable*/
+        0,
+        /*PID mask*/
+        0,
+        /*PID mode enable - only valid if the master instance is core type*/
+        XRDC_MDA_PID_DISABLE,
+        /*Three State Model to be done later if architecture support*/
+        0UL,
+        /*Selection of descriptor for current master core. If master is non-core master this field should ignore*/
+        XRDC_WORD0,
+		/*Domain ID bypass. If master is core master this field should be omitted*/
+		XRDC_MDA_DID_BYPASS_USED,
+        /* u32XrdcMDADFMTLockBit */
+        0UL,
+        /*Domain Secure Mode*/
+        XRDC_INPUT_FROM_BUS_MASTER,
+        /*Domain Priviledged Mode*/
+        XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER,
+        
+    },
+    {
+        /*Valid DomainID from 0 - 7 */
+        XRDC_DOMAIN2,
+        /*Select the MDA register respect the Master instance */
+        XRDC_MDAC8,
+        /*Attribute to specfiy the type of current master which is core or non core master*/
+        XRDC_CORE_MASTER,
+        /*PID field only has meaning if the core is core master type and PID mode enable*/
+        0,
+        /*PID mask*/
+        0,
+        /*PID mode enable - only valid if the master instance is core type*/
+        XRDC_MDA_PID_DISABLE,
+        /*Three State Model to be done later if architecture support*/
+        0UL,
+        /*Selection of descriptor for current master core. If master is non-core master this field should ignore*/
+        XRDC_WORD0,
+		/*Domain ID bypass. If master is core master this field should be omitted*/
+		XRDC_MDA_DID_BYPASS_USED,
+        /* u32XrdcMDADFMTLockBit */
+        0UL,
+        /*Domain Secure Mode*/
+        XRDC_SECURE,
+        /*Domain Priviledged Mode*/
+        XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER,
+        
+    },
+    {
+        /*Valid DomainID from 0 - 7 */
+        XRDC_DOMAIN2,
+        /*Select the MDA register respect the Master instance */
+        XRDC_MDAC16,
+        /*Attribute to specfiy the type of current master which is core or non core master*/
+        XRDC_CORE_MASTER,
+        /*PID field only has meaning if the core is core master type and PID mode enable*/
+        0,
+        /*PID mask*/
+        0,
+        /*PID mode enable - only valid if the master instance is core type*/
+        XRDC_MDA_PID_DISABLE,
+        /*Three State Model to be done later if architecture support*/
+        0UL,
+        /*Selection of descriptor for current master core. If master is non-core master this field should ignore*/
+        XRDC_WORD0,
+		/*Domain ID bypass. If master is core master this field should be omitted*/
+		XRDC_MDA_DID_BYPASS_USED,
+        /* u32XrdcMDADFMTLockBit */
+        0UL,
+        /*Domain Secure Mode*/
+        XRDC_SECURE,
+        /*Domain Priviledged Mode*/
+        XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER,
+        
+    },
+    {
+        /*Valid DomainID from 0 - 7 */
+        XRDC_DOMAIN2,
+        /*Select the MDA register respect the Master instance */
+        XRDC_MDAC19,
+        /*Attribute to specfiy the type of current master which is core or non core master*/
+        XRDC_NONCORE_MASTER,
+        /*PID field only has meaning if the core is core master type and PID mode enable*/
+        0,
+        /*PID mask*/
+        0,
+        /*PID mode enable - only valid if the master instance is core type*/
+        XRDC_MDA_PID_DISABLE,
+        /*Three State Model to be done later if architecture support*/
+        0UL,
+        /*Selection of descriptor for current master core. If master is non-core master this field should ignore*/
+        XRDC_WORD0,
+		/*Domain ID bypass. If master is core master this field should be omitted*/
+		XRDC_MDA_DID_BYPASS_USED,
+        /* u32XrdcMDADFMTLockBit */
+        0UL,
+        /*Domain Secure Mode*/
+        XRDC_SECURE,
+        /*Domain Priviledged Mode*/
+        XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER,
+    },
+    {
+        /*Valid DomainID from 0 - 7 */
+        XRDC_DOMAIN3,
+        /*Select the MDA register respect the Master instance */
+        XRDC_MDAC11,
+        /*Attribute to specfiy the type of current master which is core or non core master*/
+        XRDC_NONCORE_MASTER,
+        /*PID field only has meaning if the core is core master type and PID mode enable*/
+        0,
+        /*PID mask*/
+        0,
+        /*PID mode enable - only valid if the master instance is core type*/
+        XRDC_MDA_PID_DISABLE,
+        /*Three State Model to be done later if architecture support*/
+        0UL,
+        /*Selection of descriptor for current master core. If master is non-core master this field should ignore*/
+        XRDC_WORD0,
+		/*Domain ID bypass. If master is core master this field should be omitted*/
+		XRDC_MDA_DID_BYPASS_USED,
+        /* u32XrdcMDADFMTLockBit */
+        0UL,
+        /*Domain Secure Mode*/
+        XRDC_INPUT_FROM_BUS_MASTER,
+        /*Domain Priviledged Mode*/
+        XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER,
+    },
+    {
+        /*Valid DomainID from 0 - 7 */
+        XRDC_DOMAIN5,
+        /*Select the MDA register respect the Master instance */
+        XRDC_MDAC9,
+        /*Attribute to specfiy the type of current master which is core or non core master*/
+        XRDC_CORE_MASTER,
+        /*PID field only has meaning if the core is core master type and PID mode enable*/
+        0,
+        /*PID mask*/
+        0,
+        /*PID mode enable - only valid if the master instance is core type*/
+        XRDC_MDA_PID_DISABLE,
+        /*Three State Model to be done later if architecture support*/
+        0UL,
+        /*Selection of descriptor for current master core. If master is non-core master this field should ignore*/
+        XRDC_WORD0,
+		/*Domain ID bypass. If master is core master this field should be omitted*/
+		XRDC_MDA_DID_BYPASS_USED,
+        /* u32XrdcMDADFMTLockBit */
+        0UL,
+        /*Domain Secure Mode*/
+        XRDC_SECURE,
+        /*Domain Priviledged Mode*/
+        XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER,
+    },
+    {
+        /*Valid DomainID from 0 - 7 */
+        XRDC_DOMAIN5,
+        /*Select the MDA register respect the Master instance */
+        XRDC_MDAC17,
+        /*Attribute to specfiy the type of current master which is core or non core master*/
+        XRDC_CORE_MASTER,
+        /*PID field only has meaning if the core is core master type and PID mode enable*/
+        0,
+        /*PID mask*/
+        0,
+        /*PID mode enable - only valid if the master instance is core type*/
+        XRDC_MDA_PID_DISABLE,
+        /*Three State Model to be done later if architecture support*/
+        0UL,
+        /*Selection of descriptor for current master core. If master is non-core master this field should ignore*/
+        XRDC_WORD0,
+		/*Domain ID bypass. If master is core master this field should be omitted*/
+		XRDC_MDA_DID_BYPASS_USED,
+        /* u32XrdcMDADFMTLockBit */
+        0UL,
+        /*Domain Secure Mode*/
+        XRDC_SECURE,
+        /*Domain Priviledged Mode*/
+        XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER,
+        
+    }
+};
+
+static const Xrdc_Ip_DomainConfigType Xrdc_Domain_Config1[7] = {
+    {
+        /*Valid DomainID from 0 - 7 */
+        XRDC_DOMAIN1,
+        /*Select the MDA register respect the Master instance */
+        XRDC_MDAC7,
+        /*Attribute to specfiy the type of current master which is core or non core master*/
+        XRDC_NONCORE_MASTER,
+        /*PID field only has meaning if the core is core master type and PID mode enable*/
+        0,
+        /*PID mask*/
+        0,
+        /*PID mode enable - only valid if the master instance is core type*/
+        XRDC_MDA_PID_DISABLE,
+        /*Three State Model to be done later if architecture support*/
+        0UL,
+        /*Selection of descriptor for current master core. If master is non-core master this field should ignore*/
+        XRDC_WORD0,
+		/*Domain ID bypass. If master is core master this field should be omitted*/
+		XRDC_MDA_DID_BYPASS_USED,
+        /* u32XrdcMDADFMTLockBit */
+        0UL,
+        /*Domain Secure Mode*/
+        XRDC_INPUT_FROM_BUS_MASTER,
+        /*Domain Priviledged Mode*/
+        XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER,
+    },
+    {
+        /*Valid DomainID from 0 - 7 */
+        XRDC_DOMAIN4,
+        /*Select the MDA register respect the Master instance */
+        XRDC_MDAC5,
+        /*Attribute to specfiy the type of current master which is core or non core master*/
+        XRDC_NONCORE_MASTER,
+        /*PID field only has meaning if the core is core master type and PID mode enable*/
+        0,
+        /*PID mask*/
+        0,
+        /*PID mode enable - only valid if the master instance is core type*/
+        XRDC_MDA_PID_DISABLE,
+        /*Three State Model to be done later if architecture support*/
+        0UL,
+        /*Selection of descriptor for current master core. If master is non-core master this field should ignore*/
+        XRDC_WORD0,
+		/*Domain ID bypass. If master is core master this field should be omitted*/
+		XRDC_MDA_DID_BYPASS_USED,
+        /* u32XrdcMDADFMTLockBit */
+        0UL,
+        /*Domain Secure Mode*/
+        XRDC_INPUT_FROM_BUS_MASTER,
+        /*Domain Priviledged Mode*/
+        XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER,
+    },
+    {
+        /*Valid DomainID from 0 - 7 */
+        XRDC_DOMAIN4,
+        /*Select the MDA register respect the Master instance */
+        XRDC_MDAC6,
+        /*Attribute to specfiy the type of current master which is core or non core master*/
+        XRDC_NONCORE_MASTER,
+        /*PID field only has meaning if the core is core master type and PID mode enable*/
+        0,
+        /*PID mask*/
+        0,
+        /*PID mode enable - only valid if the master instance is core type*/
+        XRDC_MDA_PID_DISABLE,
+        /*Three State Model to be done later if architecture support*/
+        0UL,
+        /*Selection of descriptor for current master core. If master is non-core master this field should ignore*/
+        XRDC_WORD0,
+		/*Domain ID bypass. If master is core master this field should be omitted*/
+		XRDC_MDA_DID_BYPASS_USED,
+        /* u32XrdcMDADFMTLockBit */
+        0UL,
+        /*Domain Secure Mode*/
+        XRDC_INPUT_FROM_BUS_MASTER,
+        /*Domain Priviledged Mode*/
+        XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER,    
+    },
+    {
+        /*Valid DomainID from 0 - 7 */
+        XRDC_DOMAIN4,
+        /*Select the MDA register respect the Master instance */
+        XRDC_MDAC1,
+        /*Attribute to specfiy the type of current master which is core or non core master*/
+        XRDC_NONCORE_MASTER,
+        /*PID field only has meaning if the core is core master type and PID mode enable*/
+        0,
+        /*PID mask*/
+        0,
+        /*PID mode enable - only valid if the master instance is core type*/
+        XRDC_MDA_PID_DISABLE,
+        /*Three State Model to be done later if architecture support*/
+        0UL,
+        /*Selection of descriptor for current master core. If master is non-core master this field should ignore*/
+        XRDC_WORD0,
+		/*Domain ID bypass. If master is core master this field should be omitted*/
+		XRDC_MDA_DID_BYPASS_USED,
+        /* u32XrdcMDADFMTLockBit */
+        0UL,
+        /*Domain Secure Mode*/
+        XRDC_INPUT_FROM_BUS_MASTER,
+        /*Domain Priviledged Mode*/
+        XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER,
+        
+    },
+    {
+        /*Valid DomainID from 0 - 7 */
+        XRDC_DOMAIN4,
+        /*Select the MDA register respect the Master instance */
+        XRDC_MDAC3,
+        /*Attribute to specfiy the type of current master which is core or non core master*/
+        XRDC_NONCORE_MASTER,
+        /*PID field only has meaning if the core is core master type and PID mode enable*/
+        0,
+        /*PID mask*/
+        0,
+        /*PID mode enable - only valid if the master instance is core type*/
+        XRDC_MDA_PID_DISABLE,
+        /*Three State Model to be done later if architecture support*/
+        0UL,
+        /*Selection of descriptor for current master core. If master is non-core master this field should ignore*/
+        XRDC_WORD0,
+		/*Domain ID bypass. If master is core master this field should be omitted*/
+		XRDC_MDA_DID_BYPASS_USED,
+        /* u32XrdcMDADFMTLockBit */
+        0UL,
+        /*Domain Secure Mode*/
+        XRDC_INPUT_FROM_BUS_MASTER,
+        /*Domain Priviledged Mode*/
+        XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER,
+    },
+    {
+        /*Valid DomainID from 0 - 7 */
+        XRDC_DOMAIN4,
+        /*Select the MDA register respect the Master instance */
+        XRDC_MDAC4,
+        /*Attribute to specfiy the type of current master which is core or non core master*/
+        XRDC_NONCORE_MASTER,
+        /*PID field only has meaning if the core is core master type and PID mode enable*/
+        0,
+        /*PID mask*/
+        0,
+        /*PID mode enable - only valid if the master instance is core type*/
+        XRDC_MDA_PID_DISABLE,
+        /*Three State Model to be done later if architecture support*/
+        0UL,
+        /*Selection of descriptor for current master core. If master is non-core master this field should ignore*/
+        XRDC_WORD0,
+		/*Domain ID bypass. If master is core master this field should be omitted*/
+		XRDC_MDA_DID_BYPASS_USED,
+        /* u32XrdcMDADFMTLockBit */
+        0UL,
+        /*Domain Secure Mode*/
+        XRDC_INPUT_FROM_BUS_MASTER,
+        /*Domain Priviledged Mode*/
+        XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER,
+    },
+    {
+        /*Valid DomainID from 0 - 7 */
+        XRDC_DOMAIN4,
+        /*Select the MDA register respect the Master instance */
+        XRDC_MDAC2,
+        /*Attribute to specfiy the type of current master which is core or non core master*/
+        XRDC_NONCORE_MASTER,
+        /*PID field only has meaning if the core is core master type and PID mode enable*/
+        0,
+        /*PID mask*/
+        0,
+        /*PID mode enable - only valid if the master instance is core type*/
+        XRDC_MDA_PID_DISABLE,
+        /*Three State Model to be done later if architecture support*/
+        0UL,
+        /*Selection of descriptor for current master core. If master is non-core master this field should ignore*/
+        XRDC_WORD0,
+		/*Domain ID bypass. If master is core master this field should be omitted*/
+		XRDC_MDA_DID_BYPASS_USED,
+        /* u32XrdcMDADFMTLockBit */
+        0UL,
+        /*Domain Secure Mode*/
+        XRDC_INPUT_FROM_BUS_MASTER,
+        /*Domain Priviledged Mode*/
+        XRDC_INPUT_PRIVILEDGE_FROM_BUS_MASTER,
+        
+    },
+};
+
+static const uint32 Xrdc_Instances_InUsed[2] =
+{
+    XRDC_INSTANCE0, XRDC_INSTANCE1
+};
+
+
+static const Xrdc_Ip_InstanceConfigType Xrdc_Ip_InstanceConfig0 = {
+    .u32XrdcInstance = XRDC_INSTANCE0,
+    .pDomainConfig = Xrdc_Domain_Config0,
+    .u32DomainConfigCnt = 14,
+    .pMemoryDesConfig = Xrdc_Memory_Config0,
+    .u32MemoryConfigCnt = 19,
+    .pPeripheralDescriptorConfig = Xrdc_Peripheral_Config0,
+    .u32PeripheralConfigCnt = 18,
+    .u32XrdcCRLockBit = 0,
+    .XrdcPIDLockBit = 0UL
+};
+
+static const Xrdc_Ip_InstanceConfigType Xrdc_Ip_InstanceConfig1 = {
+    .u32XrdcInstance = XRDC_INSTANCE1,
+    .pDomainConfig = Xrdc_Domain_Config1,
+    .u32DomainConfigCnt = 7,
+    .pMemoryDesConfig = Xrdc_Memory_Config1,
+    .u32MemoryConfigCnt = 6,
+    .pPeripheralDescriptorConfig = Xrdc_Peripheral_Config1,
+    .u32PeripheralConfigCnt = 0,
+    .u32XrdcCRLockBit = 0,
+    .XrdcPIDLockBit = 0UL
+};
+
+static const Xrdc_Ip_InstanceConfigType* Xrdc_Ip_InstanceConfigs[] = 
+    {&Xrdc_Ip_InstanceConfig0, &Xrdc_Ip_InstanceConfig1};
+
+
+const Xrdc_Ip_ConfigType Xrdc_Config =
+{
+    Xrdc_Ip_InstanceConfigs,
+    (uint32_t)2UL,
+    Xrdc_Instances_InUsed,
+    (uint32)2UL
+};
+
+
+/*void xrdc_clock_enable(void)
+{
+    uint32_t reg_val;
+    INFO("Enabling XRDC clock\n");
+
+    reg_val = mmio_read_32(S32_MC_ME_PRTN_N_COFB0_CLKEN(0));
+
+    if((reg_val & S32CC_SCMI_CLK_XRDC_MODULE) && (reg_val & S32CC_SCMI_CLK_XRDC_REG)){
+        INFO("XRDC clock already enabled\n");
+        return;
+    }
+
+    if(!(reg_val & S32CC_SCMI_CLK_XRDC_MODULE)) {
+        mmio_write_32(S32_MC_ME_PRTN_N_COFB_0_CLKEN(0), reg_val | S32CC_SCMI_CLK_XRDC_MODULE);
+    }
+
+    if(!(reg_val & S32CC_SCMI_CLK_XRDC_REG)){
+        mmio_write_32(S32_MC_ME_PRTN_N_COFB_0_CLKEN(0), reg_val | S32CC_SCMI_CLK_XRDC_REG);
+    }
+}*/
+
+/**
+ * Initialize the S32_XRDC for dual-kernel configuration
+ * Must be called during platform initialization before Linux boots
+ */
+void xrdc_init(void)
+{
+    uint32_t reg_val;
+    //volatile uint32_t i = 0x10000;
+    
+    INFO("XRDC Initialization\n");
+    console_flush();
+    /* Step 1: Disable S32_XRDC global valid bit before making changes */
+    reg_val = XRDC_REG_READ32(S32_XRDC_CR); 
+    INFO("XRDC Register before Initialization: 0x%x\n", reg_val);
+    console_flush();
+
+    Xrdc_Ip_Init(&Xrdc_Config);
+
+    reg_val = XRDC_REG_READ32(S32_XRDC_CR); 
+    INFO("XRDC Register after Initialization: 0x%x\n", reg_val);
+    console_flush();
+}
diff --git a/plat/nxp/s32/s32cc/s32_xrdc_ip.c b/plat/nxp/s32/s32cc/s32_xrdc_ip.c
new file mode 100644
index 000000000..3e937933d
--- /dev/null
+++ b/plat/nxp/s32/s32cc/s32_xrdc_ip.c
@@ -0,0 +1,1179 @@
+/*==================================================================================================
+*   Project              : RTD AUTOSAR 4.4
+*   Platform             : CORTEXM
+*   Peripheral           : 
+*   Dependencies         : none
+*
+*   Autosar Version      : 4.4.0
+*   Autosar Revision     : ASR_REL_4_4_REV_0000
+*   Autosar Conf.Variant :
+*   SW Version           : 5.0.0
+*   Build Version        : S32_RTD_5_0_0_D2410_ASR_REL_4_4_REV_0000_20241031
+*
+*   Copyright 2020-2024 NXP
+*
+*   NXP Confidential and Proprietary. This software is owned or controlled by NXP and may only be
+*   used strictly in accordance with the applicable license terms. By expressly
+*   accepting such terms or by downloading, installing, activating and/or otherwise
+*   using the software, you are agreeing that you have read, and that you agree to
+*   comply with and are bound by, such license terms. If you do not agree to be
+*   bound by the applicable license terms, then you may not retain, install,
+*   activate or otherwise use the software.
+==================================================================================================*/
+
+/**
+*   @file Xrdc_Ip.c
+*
+*   @addtogroup XRDC_IP XRDC IPV Driver
+*   @{
+*/
+
+
+#ifdef __cplusplus
+extern "C"{
+#endif
+
+/*==================================================================================================
+*                                        INCLUDE FILES
+* 1) system and project includes
+* 2) needed interfaces from external units
+* 3) internal and external interfaces from this unit
+==================================================================================================*/
+#include <s32cc_xrdc_ip.h>
+#include <assert.h>
+#include <spinlock.h>
+
+
+#define ASM_KEYWORD  __asm__
+#define ASMV_KEYWORD  __asm__ volatile
+#define MCAL_DATA_SYNC_BARRIER()  ASM_KEYWORD("dsb sy":::"memory")
+#define MCAL_INSTRUCTION_SYNC_BARRIER()  ASM_KEYWORD("isb":::"memory")
+#define MCAL_PUT_IN_QUOTES(x) #x
+#define MCAL_FAULT_INJECTION_POINT(label) ASM_KEYWORD(MCAL_PUT_IN_QUOTES(label:))
+
+static spinlock_t xrdc_spinlock;
+
+//extern void s32_xrdc_reg_write(uintptr_t, uint32_t);
+
+/*==================================================================================================
+*                                       LOCAL MACROS
+==================================================================================================*/
+
+
+/*==================================================================================================
+*                          LOCAL TYPEDEFS (STRUCTURES, UNIONS, ENUMS)
+==================================================================================================*/
+
+/*==================================================================================================
+*                                      LOCAL CONSTANTS
+==================================================================================================*/
+#ifdef RM_IP_ENABLE_XRDC
+#if (RM_IP_ENABLE_XRDC == STD_ON)
+
+
+#endif/*XRDC_IP_REGISTER_LOCK == STD_ON*/
+
+
+/*==================================================================================================
+*                                      LOCAL VARIABLES
+==================================================================================================*/
+
+
+/*==================================================================================================
+*                                      GLOBAL CONSTANTS
+==================================================================================================*/
+
+
+/*==================================================================================================
+*                                      GLOBAL VARIABLES
+==================================================================================================*/
+
+/*==================================================================================================
+*                                   LOCAL FUNCTION PROTOTYPES
+==================================================================================================*/
+
+static void Xrdc_Memory_Config_Descriptor(uint32 u32Instance,
+                                          Xrdc_Ip_MemConfigType const *pXrdcMemDescriptor);
+
+static void Xrdc_Peripheral_Access_Config(uint32 u32Instance,
+                                          Xrdc_Ip_PeripheralConfigType const *pXrdcPerDescriptor);
+
+static void Xrdc_Domain_Init(uint32 u32Instance,
+                             Xrdc_Ip_DomainConfigType const *pDomainConfig);
+
+static Xrdc_Ip_ErrorAttributeType Xrdc_Ip_GetErrAttribute(uint32 u32ErrorAttribute);
+
+static uint32 Xrdc_Get_Priviledge_Attribute(Xrdc_Ip_PriviledgedAttributeType eXrdcPriviledge);
+
+static uint32 Xrdc_Get_Secure_Attribute(Xrdc_Ip_SecureAttributeType eXrdcSecure);
+
+#if(XRDC_IP_REGISTER_LOCK == STD_ON)
+static void Xrdc_LockRegisters(Xrdc_Ip_InstanceConfigType const * pXrdcConfig);
+
+#endif/*XRDC_IP_REGISTER_LOCK == STD_ON*/
+
+void Xrdc_Ip_Init_Privileged(Xrdc_Ip_ConfigType const * pXrdcConfig);
+
+uint32 Xrdc_Ip_GetDomainID_Privileged(uint32 u32Instance);
+
+void Xrdc_Ip_GetDomainIDErrorStatus_Privileged(uint32 u32Instance,
+                                               Xrdc_Ip_DomainIDErrStatusType * pXrdcDomainIDErrorStatus);
+
+void Xrdc_Ip_InstanceInit_Privileged(Xrdc_Ip_InstanceConfigType const * pXrdcConfig);
+
+void Xrdc_Ip_SetProcessID_Privileged(Xrdc_Ip_MasterCoreType MasterCore,
+                                     uint8 u8Pid,
+                                     Xrdc_Ip_SecureAttributeType eSecureAttr);
+
+#if (XRDC_IP_DEV_ERROR_DETECT == STD_ON)
+static inline boolean Xrdc_Ip_ValidateMastercore(Xrdc_Ip_MasterCoreType MasterCore);
+
+static inline boolean Xrdc_Ip_ValidateSecureAttribute(Xrdc_Ip_SecureAttributeType eSecureAttr);
+
+#endif
+/*==================================================================================================
+*                                       LOCAL FUNCTIONS
+==================================================================================================*/
+
+static void XRDC_WAIT(void) {
+    volatile uint32_t x = 0x1000000;
+    while(x > 0){            
+        ASM_KEYWORD("nop ");
+        ASM_KEYWORD("nop "); 
+        ASM_KEYWORD("nop "); 
+        ASM_KEYWORD("nop "); 
+        ASM_KEYWORD("nop "); 
+        ASM_KEYWORD("nop "); 
+        ASM_KEYWORD("nop "); 
+        ASM_KEYWORD("nop "); 
+        ASM_KEYWORD("nop "); 
+        ASM_KEYWORD("nop "); 
+        ASM_KEYWORD("nop "); 
+        ASM_KEYWORD("nop "); 
+        x--;                 
+    }                       
+}
+
+/**
+* @brief        Xrdc_Memory_Config_Descriptor
+* @details
+*
+* @param[in]
+*
+* @param[out]
+*
+* @return
+*
+* @api
+*
+*/
+static void Xrdc_Memory_Config_Descriptor(uint32 u32Instance,
+                                          Xrdc_Ip_MemConfigType const * pXrdcMemDescriptor )
+{
+    uint32 u32XrdcMrgdW3Addr;
+
+#if (XRDC_IP_DEV_ERROR_DETECT == STD_ON)
+    /* Check the input parameters */
+    assert(pXrdcMemDescriptor != NULL_PTR);
+    assert(u32Instance < XRDC_COUNT);
+#endif
+
+    u32XrdcMrgdW3Addr = XRDC_MRGD_W_ADDR32(u32Instance, XRDC_WORD3, \
+                        (((uint32)pXrdcMemDescriptor->u32XrdcMrcInstance << 4UL) + (uint32)pXrdcMemDescriptor->u32XrdcMrcRegionDescriptor));
+    /* Clear Valid bit of descriptor before starting writing new descriptor */
+    MCAL_DATA_SYNC_BARRIER();
+    MCAL_INSTRUCTION_SYNC_BARRIER();
+
+    XRDC_REG_RMW32(u32XrdcMrgdW3Addr, XRDC_MDA_VALID_MASK,XRDC_MDA_DESCRIPTOR_DISABLE);
+
+    MCAL_DATA_SYNC_BARRIER();
+    MCAL_INSTRUCTION_SYNC_BARRIER();
+    /* Define start address bit35:5 according to RM */
+    XRDC_REG_WRITE32(XRDC_MRGD_W_ADDR32(u32Instance, XRDC_WORD0, \
+        ((pXrdcMemDescriptor->u32XrdcMrcInstance << 4UL) + pXrdcMemDescriptor->u32XrdcMrcRegionDescriptor)), (uint32)(pXrdcMemDescriptor->u32XrdcStartAddress)|(uint32)0x1UL);
+
+    /* Define end address bit35:5 according to RM*/
+    XRDC_REG_WRITE32(XRDC_MRGD_W_ADDR32(u32Instance, XRDC_WORD1, \
+        ((pXrdcMemDescriptor->u32XrdcMrcInstance << 4UL) + pXrdcMemDescriptor->u32XrdcMrcRegionDescriptor)), (uint32)(pXrdcMemDescriptor->u32XrdcEndAddress)|(uint32)0x1UL);
+
+    /* Set semaphore details */
+    XRDC_REG_WRITE32(XRDC_MRGD_W_ADDR32(u32Instance, XRDC_WORD2, \
+        ((pXrdcMemDescriptor->u32XrdcMrcInstance << 4UL) + pXrdcMemDescriptor->u32XrdcMrcRegionDescriptor)), pXrdcMemDescriptor->u32XrdcSema4Enable | ((pXrdcMemDescriptor->u32XrdcSema4Number<<XRDC_SNUM_SHIFT_U32) & XRDC_SNUM_MASK) | pXrdcMemDescriptor->u32XrdcMemPolicy);
+
+    /* Enable Descriptor*/
+    MCAL_DATA_SYNC_BARRIER();
+    MCAL_INSTRUCTION_SYNC_BARRIER();
+    XRDC_REG_RMW32(u32XrdcMrgdW3Addr, XRDC_MDA_VALID_MASK | XRDC_MDA_DACP_MASK, XRDC_MDA_DESCRIPTOR_ENABLE | pXrdcMemDescriptor->u32XrdcMemPolicy1);
+
+    MCAL_DATA_SYNC_BARRIER();
+    MCAL_INSTRUCTION_SYNC_BARRIER();
+}
+
+/**
+* @brief        Xrdc_Peripheral_Access_Config
+* @details
+*
+* @param[in]
+*
+* @param[out]
+*
+* @return
+*
+* @api
+*
+*/
+static void Xrdc_Peripheral_Access_Config(uint32 u32Instance,
+                                          Xrdc_Ip_PeripheralConfigType const *pXrdcPerDescriptor)
+{
+    uint32 u32XrdcPdacW0Value;
+    uint32 u32XrdcPdacW0Addr;
+    uint32 u32XrdcPdacW1Addr;
+
+#if (XRDC_IP_DEV_ERROR_DETECT == STD_ON)
+    /* Check the input parameters */
+    assert(pXrdcPerDescriptor != NULL_PTR);
+    assert(u32Instance < XRDC_COUNT);
+#endif
+
+    u32XrdcPdacW0Value = pXrdcPerDescriptor->u32XrdcSema4Enable | \
+                        ((pXrdcPerDescriptor->u32XrdcSema4Number << XRDC_SNUM_SHIFT_U32) & XRDC_SNUM_MASK) | \
+                        pXrdcPerDescriptor->u32XrdcPerPolicy;
+    u32XrdcPdacW0Addr = XRDC_PDAC_W0_ADDR32(u32Instance, pXrdcPerDescriptor->u32XrdcPdacInstance);
+    u32XrdcPdacW1Addr = XRDC_PDAC_W1_ADDR32(u32Instance, pXrdcPerDescriptor->u32XrdcPdacInstance);
+    /* Clear Valid bit of descriptor before starting writing new descriptor */
+    MCAL_DATA_SYNC_BARRIER();
+    MCAL_INSTRUCTION_SYNC_BARRIER();
+
+    XRDC_REG_RMW32(u32XrdcPdacW1Addr, XRDC_PDAC_W1_VALID_MASK, XRDC_PDAC_W1_DESCRIPTOR_DISABLE);
+
+    MCAL_DATA_SYNC_BARRIER();
+    MCAL_INSTRUCTION_SYNC_BARRIER();
+
+    XRDC_REG_WRITE32(u32XrdcPdacW0Addr, u32XrdcPdacW0Value);
+
+    MCAL_DATA_SYNC_BARRIER();
+    MCAL_INSTRUCTION_SYNC_BARRIER();
+
+    XRDC_REG_RMW32(u32XrdcPdacW1Addr, XRDC_PDAC_W1_VALID_MASK | XRDC_PDAC_W1_DACP_MASK, XRDC_PDAC_W1_DESCRIPTOR_ENABLE | pXrdcPerDescriptor->u32XrdcPerPolicy1);
+
+    MCAL_DATA_SYNC_BARRIER();
+    MCAL_INSTRUCTION_SYNC_BARRIER();
+}
+
+/**
+* @brief        Xrdc_Domain_Init
+* @details
+*
+* @param[in]
+*
+* @param[out]
+*
+* @return
+*
+* @api
+*
+*/
+static void Xrdc_Domain_Init(uint32 u32Instance,
+                             Xrdc_Ip_DomainConfigType const *pDomainConfig)
+{
+    uint32 u32SecureAtt;
+    uint32 u32UserAtt;
+    uint32 u32RegDFMT0;
+    uint32 u32XrdcDfmt0Addr;
+    uint32 u32RegDFMT1;
+    uint32 u32XrdcDfmt1Addr;
+
+#if (XRDC_IP_DEV_ERROR_DETECT == STD_ON)
+    /* Check the input parameters */
+    assert(pDomainConfig != NULL_PTR);
+    assert(u32Instance < XRDC_COUNT);
+#endif
+
+    if (pDomainConfig->XrdcCoreMdacInstance == XRDC_NONCORE_MASTER)
+    {
+    u32SecureAtt = Xrdc_Get_Secure_Attribute(pDomainConfig->eXrdcSecureOutput);
+    u32UserAtt = Xrdc_Get_Priviledge_Attribute(pDomainConfig->eXrdcPriviledgeOutput);
+        u32RegDFMT1 = (uint32)((uint32)(pDomainConfig->u32XrdcDomainID) & XRDC_MDA_DOMAIN_ID_MASK) | \
+                               (uint32)((uint32)(pDomainConfig->u32XrdcDIDBypassDisable) & XRDC_MDA_DID_BYPASS_MASK) | \
+                               (uint32)(u32UserAtt & XRDC_MDA_PA_ATTR_MASK) | \
+                               (uint32)(u32SecureAtt & XRDC_MDA_SA_ATTR_MASK) | \
+                               (uint32)(XRDC_MDA_MASTER_NONCORE_FORMAT | XRDC_MDA_DESCRIPTOR_ENABLE);
+        u32XrdcDfmt1Addr = XRDC_MDA_W_DFMT1_ADDR32(u32Instance, (uint32)pDomainConfig->u32XrdcWordDescriptor, \
+                      (uint32)pDomainConfig->XrdcMdacInstance);
+
+
+    MCAL_DATA_SYNC_BARRIER();
+    MCAL_INSTRUCTION_SYNC_BARRIER();
+
+        XRDC_REG_WRITE32(u32XrdcDfmt1Addr, u32RegDFMT1);
+
+    MCAL_DATA_SYNC_BARRIER();
+    MCAL_INSTRUCTION_SYNC_BARRIER();
+    }
+    else if (pDomainConfig->XrdcCoreMdacInstance == XRDC_CORE_MASTER)
+    {
+        u32RegDFMT0 = (uint32)((uint32)(pDomainConfig->u32XrdcDomainID) & XRDC_MDA_DOMAIN_ID_MASK)| \
+                               (uint32)(XRDC_MDA_DFMT0_DIDS_FIELD_USED)| \
+        ((uint32)pDomainConfig->u32XrdcProcessIDEnable)| \
+        ((uint32)pDomainConfig->u32XrdcProcessID << (uint32)XRDC_MDA_PID_SHIFT_U32)| \
+        ((uint32)pDomainConfig->u32XrdcProcessIDMask << (uint32)XRDC_MDA_PIDM_SHIFT_U32)| \
+                               (uint32)XRDC_MDA_DESCRIPTOR_ENABLE;
+        u32XrdcDfmt0Addr = XRDC_MDA_W_DFMT0_ADDR32(u32Instance, (uint32)pDomainConfig->u32XrdcWordDescriptor, \
+                      (uint32)pDomainConfig->XrdcMdacInstance);
+
+        MCAL_DATA_SYNC_BARRIER();
+        MCAL_INSTRUCTION_SYNC_BARRIER();
+
+        XRDC_REG_WRITE32(u32XrdcDfmt0Addr, u32RegDFMT0);
+
+        MCAL_DATA_SYNC_BARRIER();
+        MCAL_INSTRUCTION_SYNC_BARRIER();
+    }
+    else
+    {
+        /* Do nothing */
+    }
+}
+
+/**
+* @brief        Xrdc_Ip_GetErrAttribute
+* @details
+*
+* @param[in]
+*
+* @param[out]
+*
+* @return
+*
+* @api
+*
+*/
+static Xrdc_Ip_ErrorAttributeType Xrdc_Ip_GetErrAttribute(uint32 u32ErrorAttribute)
+{
+    Xrdc_Ip_ErrorAttributeType errorStatus =  XRDC_IP_NO_ERRATTRIBUTE;
+
+    switch (u32ErrorAttribute)
+    {
+        case (uint32)0U :
+            errorStatus = XRDC_IP_SECUUSER_INST;
+            break;
+        case (uint32)1U :
+            errorStatus = XRDC_IP_SECUUSER_DATA;
+            break;
+        case (uint32)2U :
+            errorStatus = XRDC_IP_SECUPRIV_INST_ACCESS;
+            break;
+        case (uint32)3U :
+            errorStatus = XRDC_IP_SECUPRIV_DATA_ACCESS;
+            break;
+        case (uint32)4U :
+            errorStatus = XRDC_IP_NONSECUUSER_INST;
+            break;
+        case (uint32)5U :
+            errorStatus = XRDC_IP_NONSECUUSER_DATA;
+            break;
+        case (uint32)6U :
+            errorStatus = XRDC_IP_NONSECUREPRIV_INST;
+            break;
+        case (uint32)7U :
+            errorStatus = XRDC_IP_NONSECUREPRIV_DATA;
+            break;
+        default:
+        /* fix misra rule 16.4*/
+            break;
+    }
+
+  return errorStatus;
+}
+
+/**
+* @brief        Xrdc_Get_Priviledge_Attribute
+* @details
+*
+* @param[in]
+*
+* @param[out]
+*
+* @return
+*
+* @api
+*
+*/
+static uint32 Xrdc_Get_Priviledge_Attribute(Xrdc_Ip_PriviledgedAttributeType eXrdcPriviledge)
+{
+    uint32 Ret;
+
+    if (eXrdcPriviledge == XRDC_USER_MODE)
+    {
+        Ret = XRDC_MDA_PA_USERMODE_ATTR_USED;
+    }
+    else if (eXrdcPriviledge == XRDC_PRIVILEDGE_MODE)
+    {
+        Ret = XRDC_MDA_PA_PRIVILEGE_ATTR_USED;
+    }
+    else
+    {
+        Ret = XRDC_MDA_PA_BUS_MASTER_ATTR_DIRECTLY_USED;
+    }
+
+    return Ret;
+}
+
+/**
+* @brief        Xrdc_Get_Secure_Attribute
+* @details
+*
+* @param[in]
+*
+* @param[out]
+*
+* @return
+*
+* @api
+*
+*/
+static uint32 Xrdc_Get_Secure_Attribute(Xrdc_Ip_SecureAttributeType eXrdcSecure)
+{
+    uint32 Ret;
+     if (eXrdcSecure == XRDC_NON_SECURE)
+    {
+        Ret = XRDC_MDA_SA_NON_SECURE_ATTR_USED;
+    }
+    else if (eXrdcSecure == XRDC_SECURE)
+    {
+        Ret = XRDC_MDA_SA_SECURE_ATTR_USED;
+    }
+    else
+    {
+        Ret = XRDC_MDA_SA_BUS_MASTER_ATTR_DIRECTLY_USED;
+    }
+
+    return Ret;
+}
+
+#if(XRDC_IP_REGISTER_LOCK == STD_ON)
+/**
+ * @brief         Lock all configuration register of XRDC until the next reset
+ *
+ * @details
+ *
+ * @param[in]     u32Instance:     XRDC Instance number
+ * @return        void
+ *
+ * @api
+ *
+ * @pre
+ *
+ */
+static void Xrdc_LockRegisters(Xrdc_Ip_InstanceConfigType const * pXrdcConfig)
+{
+    uint32 u32Counter = 0U;
+    uint32 u32Instance = pXrdcConfig->u32XrdcInstance;
+    uint32 u32domainCnt = pXrdcConfig->u32DomainConfigCnt;
+    uint32 u32peripheralCnt = pXrdcConfig->u32PeripheralConfigCnt;
+    uint32 u32memoryCnt = pXrdcConfig->u32MemoryConfigCnt;
+    uint32 u32XrdcDfmt0Addr;
+    uint32 u32XrdcPidAddr;
+    uint32 u32XrdcDfmt1Addr;
+    uint32 u32XrdcPdacW1Addr;
+    uint32 u32XrdcMrgdW3Addr;
+
+    MCAL_DATA_SYNC_BARRIER();
+    MCAL_INSTRUCTION_SYNC_BARRIER();
+    /*Lock XRDC_CR Register*/
+    XRDC_REG_RMW32(XRDC_CR_ADDR32(u32Instance), XRDC_CR_LK1_MASK, pXrdcConfig->u32XrdcCRLockBit);
+    MCAL_DATA_SYNC_BARRIER();
+    MCAL_INSTRUCTION_SYNC_BARRIER();
+
+    /*Loop all configured MDAs */
+        {
+        if(pXrdcConfig->pDomainConfig != NULL_PTR)
+        {
+            for(u32Counter = 0U; u32Counter < u32domainCnt ; u32Counter++)
+            {
+                if(pXrdcConfig->pDomainConfig[u32Counter].XrdcCoreMdacInstance == XRDC_NONCORE_MASTER)
+                {
+                    u32XrdcDfmt1Addr = XRDC_MDA_W_DFMT1_ADDR32(u32Instance, pXrdcConfig->pDomainConfig[u32Counter].u32XrdcWordDescriptor, \
+                                                                pXrdcConfig->pDomainConfig[u32Counter].XrdcMdacInstance);
+                    MCAL_DATA_SYNC_BARRIER();
+                    MCAL_INSTRUCTION_SYNC_BARRIER();
+                    /*Lock XRDC_MDA_DFMT1 Registers*/
+                    XRDC_REG_RMW32(u32XrdcDfmt1Addr, XRDC_MDA_LK1_MASK, pXrdcConfig->pDomainConfig[u32Counter].u32XrdcMDADFMTLockBit);
+                    MCAL_DATA_SYNC_BARRIER();
+                    MCAL_INSTRUCTION_SYNC_BARRIER();
+                }
+                else if(pXrdcConfig->pDomainConfig[u32Counter].XrdcCoreMdacInstance == XRDC_CORE_MASTER)
+                {
+                    u32XrdcDfmt0Addr = XRDC_MDA_W_DFMT0_ADDR32(u32Instance, pXrdcConfig->pDomainConfig[u32Counter].u32XrdcWordDescriptor, \
+                                                                pXrdcConfig->pDomainConfig[u32Counter].XrdcMdacInstance);
+                    u32XrdcPidAddr = XRDC_PID_ADDR32(((u32Instance << 8)|(uint32)pXrdcConfig->pDomainConfig[u32Counter].XrdcMdacInstance));
+                    MCAL_DATA_SYNC_BARRIER();
+                    MCAL_INSTRUCTION_SYNC_BARRIER();
+                    /*Lock XRDC_MDA_DFMT0 Registers*/
+                    XRDC_REG_RMW32(u32XrdcDfmt0Addr, XRDC_MDA_LK1_MASK, pXrdcConfig->pDomainConfig[u32Counter].u32XrdcMDADFMTLockBit);
+                    /*Lock PID register */
+                    XRDC_REG_RMW32(u32XrdcPidAddr, XRDC_PID_LK2_MASK, (uint32)(pXrdcConfig->XrdcPIDLockBit) << XRDC_PID_LK2_SHIFT);
+                    MCAL_DATA_SYNC_BARRIER();
+                    MCAL_INSTRUCTION_SYNC_BARRIER();
+                }
+                else
+                {
+                    /* Do nothing */
+                }
+            }
+        }
+    }
+
+    /* Loop all configured PACs */
+    if(pXrdcConfig->pPeripheralDescriptorConfig != NULL_PTR)
+    {
+        for(u32Counter =0U; u32Counter < u32peripheralCnt; u32Counter++)
+        {
+            u32XrdcPdacW1Addr = XRDC_PDAC_W1_ADDR32(u32Instance, pXrdcConfig->pPeripheralDescriptorConfig[u32Counter].u32XrdcPdacInstance);
+            MCAL_DATA_SYNC_BARRIER();
+            MCAL_INSTRUCTION_SYNC_BARRIER();
+            /*Lock XRDC_PDAC Register*/
+            XRDC_REG_RMW32(u32XrdcPdacW1Addr, XRDC_PDAC_W1_LK2_MASK, pXrdcConfig->pPeripheralDescriptorConfig[u32Counter].u32XrdcPDACLockBit);
+            MCAL_DATA_SYNC_BARRIER();
+            MCAL_INSTRUCTION_SYNC_BARRIER();
+        }
+    }
+
+    /* Loop all configured MRCs */
+        {
+        if(pXrdcConfig->pMemoryDesConfig != NULL_PTR)
+        {
+            for(u32Counter =0U; u32Counter < u32memoryCnt; u32Counter++)
+            {
+                u32XrdcMrgdW3Addr = XRDC_MRGD_W_ADDR32(u32Instance, XRDC_WORD3, \
+                                    (((uint32)(pXrdcConfig->pMemoryDesConfig[u32Counter].u32XrdcMrcInstance) << 4UL) + \
+                                    pXrdcConfig->pMemoryDesConfig[u32Counter].u32XrdcMrcRegionDescriptor));
+                MCAL_DATA_SYNC_BARRIER();
+                MCAL_INSTRUCTION_SYNC_BARRIER();
+                /*Lock XRDC_MRGD Register*/
+                XRDC_REG_RMW32(u32XrdcMrgdW3Addr, XRDC_XRDC_MRGD_W3_LK2_MASK, pXrdcConfig->pMemoryDesConfig[u32Counter].u32XrdcMRGDLockBit);
+                MCAL_DATA_SYNC_BARRIER();
+                MCAL_INSTRUCTION_SYNC_BARRIER();
+            }
+        }
+    }
+}
+
+#endif/*XRDC_IP_REGISTER_LOCK == STD_ON*/
+
+/**
+ * @brief         Get domain ID of the current bus master making the transaction request
+ *
+ * @details
+ *
+ * @param[in]     u32Instance:     XRDC Instance number
+ * @return        uint32
+ * @retval        DID of the bus master making the current transaction request
+ *
+ * @api
+ *
+ * @pre
+ *
+ */
+uint32 Xrdc_Ip_GetDomainID_Privileged(uint32 u32Instance)
+{
+    uint32 u32Value;
+
+#if (XRDC_IP_DEV_ERROR_DETECT == STD_ON)
+    /* Check the input parameter */
+    assert(u32Instance < XRDC_COUNT);
+#endif
+
+    MCAL_DATA_SYNC_BARRIER();
+    MCAL_INSTRUCTION_SYNC_BARRIER();
+
+    u32Value = XRDC_REG_READ32(XRDC_HWCFG1_ADDR32(u32Instance));
+
+    MCAL_DATA_SYNC_BARRIER();
+    MCAL_INSTRUCTION_SYNC_BARRIER();
+
+    return u32Value;
+}
+
+/**
+* @brief        Initializes Extended Resource Domain Controller parameters
+*
+* @details      
+*
+* @param[in]    pXrdcConfig:     Pointer for configuration Xrdc
+*
+* @return       void
+*
+* @api
+*
+*/
+void Xrdc_Ip_Init_Privileged(Xrdc_Ip_ConfigType const * pXrdcConfig)
+{
+    uint32 u32counter = 0U;
+    uint32 u32InstanceCounter = 0U;
+    uint32 u32XrdcCrAddr = 0U;
+    const Xrdc_Ip_InstanceConfigType * pTemp = NULL_PTR;
+    
+#if (XRDC_IP_DEV_ERROR_DETECT == STD_ON)
+    /* Check the input parameters */
+    assert(pXrdcConfig != NULL_PTR);
+    assert(pXrdcConfig->u32InstanceConfigCnt > 0UL);
+    assert(pXrdcConfig->pInstanceConfig != NULL_PTR);
+#endif
+
+    for (u32counter = 0; u32counter < pXrdcConfig->u32InstanceInUsedCnt; u32counter++)
+    {
+        u32XrdcCrAddr = XRDC_CR_ADDR32(pXrdcConfig->pInstanceInUsed[u32counter]);
+        /* Flush pipelines */
+        MCAL_DATA_SYNC_BARRIER();
+        MCAL_INSTRUCTION_SYNC_BARRIER();
+
+        /* Disable XRDC module */
+        XRDC_REG_RMW32(u32XrdcCrAddr, (uint32)XRDC_CR_GVLD_MASK, XRDC_CR_GVLD_DISABLE);
+
+        MCAL_DATA_SYNC_BARRIER();
+        MCAL_INSTRUCTION_SYNC_BARRIER();
+    }
+
+    for(u32InstanceCounter = 0; u32InstanceCounter < pXrdcConfig->u32InstanceConfigCnt; u32InstanceCounter++)
+    {
+        pTemp = pXrdcConfig->pInstanceConfig[u32InstanceCounter];
+    /* Configure all memory descriptors */
+        for (u32counter = 0U; u32counter < pTemp->u32MemoryConfigCnt; u32counter++)
+    {
+           Xrdc_Memory_Config_Descriptor(pTemp->u32XrdcInstance, &pTemp->pMemoryDesConfig[u32counter]);
+    }
+
+    /* Configure all peripheral descriptors */
+        for (u32counter = 0U; u32counter < pTemp->u32PeripheralConfigCnt; u32counter++)
+    {
+           Xrdc_Peripheral_Access_Config(pTemp->u32XrdcInstance, &pTemp->pPeripheralDescriptorConfig[u32counter]);
+    }
+
+    /* Init all domains*/
+        for (u32counter = 0U; u32counter < pTemp->u32DomainConfigCnt; u32counter++)
+    {
+            Xrdc_Domain_Init(pTemp->u32XrdcInstance, &pTemp->pDomainConfig[u32counter]);
+        }
+    }
+
+    for (u32counter = 0; u32counter < pXrdcConfig->u32InstanceInUsedCnt; u32counter++)
+    {
+        u32XrdcCrAddr = XRDC_CR_ADDR32(pXrdcConfig->pInstanceInUsed[u32counter]);
+        /* Flush pipelines */
+        MCAL_DATA_SYNC_BARRIER();
+        MCAL_INSTRUCTION_SYNC_BARRIER();
+
+        /* Enable XRDC module */
+        XRDC_REG_RMW32(u32XrdcCrAddr, (uint32)XRDC_CR_GVLD_MASK, XRDC_CR_GVLD_ENABLE);
+
+        MCAL_DATA_SYNC_BARRIER();
+        MCAL_INSTRUCTION_SYNC_BARRIER();
+    }
+    XRDC_WAIT();
+#if(XRDC_IP_REGISTER_LOCK == STD_ON)
+    /* Lock XRDC Registers*/
+    for(u32InstanceCounter = 0; u32InstanceCounter < pXrdcConfig->u32InstanceConfigCnt; u32InstanceCounter++)
+    {
+        pTemp = pXrdcConfig->pInstanceConfig[u32InstanceCounter];
+        Xrdc_LockRegisters(pTemp);
+    }
+#endif/*XRDC_IP_REGISTER_LOCK == STD_ON*/
+}
+
+#if (XRDC_IP_DEV_ERROR_DETECT == STD_ON)
+/**
+* @brief        Chech if parameter MasterCore is valid
+*
+* @details      
+*
+* @param[in]    MasterCore:     MasterCore id
+*
+* @return       True if MasterCore is valid, False otherwise
+*
+* @api
+*
+*/
+static inline boolean Xrdc_Ip_ValidateMastercore(Xrdc_Ip_MasterCoreType MasterCore)
+{
+    boolean ReturnValue;
+
+    /*check the parameter*/
+    switch (MasterCore)
+    {
+        case XRDC_CORE_A53_CLUSTER0:
+        case XRDC_CORE_A53_CLUSTER1:
+        case XRDC_CORE_M7_0_AXI:
+        case XRDC_CORE_M7_1_AXI:
+        case XRDC_CORE_M7_2_AXI:
+        case XRDC_CORE_M7_3_AXI:
+        case XRDC_CORE_M7_0_AHB:
+        case XRDC_CORE_M7_1_AHB:
+        case XRDC_CORE_M7_2_AHB:
+        case XRDC_CORE_M7_3_AHB:
+            ReturnValue = TRUE;
+            break;
+        default:
+            /*error case: wrong master core id*/
+            ReturnValue = FALSE;
+            break;
+    }
+
+    return ReturnValue;
+}
+
+/**
+* @brief        Chech if parameter eSecureAttr is valid
+*
+* @details      
+*
+* @param[in]    eSecureAttr:     eSecureAttr
+*
+* @return       True if eSecureAttr is valid, False otherwise
+*
+* @api
+*
+*/
+static inline boolean Xrdc_Ip_ValidateSecureAttribute(Xrdc_Ip_SecureAttributeType eSecureAttr)
+{
+    boolean ReturnValue;
+
+    /*check the parameter*/
+    switch (eSecureAttr)
+    {
+        case XRDC_SECURE:
+        case XRDC_NON_SECURE:
+        case XRDC_INPUT_FROM_BUS_MASTER:
+            ReturnValue = TRUE;
+            break;
+        default:
+            /*error case: wrong secure attribute type */
+            ReturnValue = FALSE;
+            break;
+    }
+
+    return ReturnValue;
+}
+#endif /* if (XRDC_IP_DEV_ERROR_DETECT == STD_ON) */
+
+/**
+* @brief         Assign Process ID value to a core master 
+* @details
+*
+* @param[in]     MasterCore:      Index of configured core master
+* @param[in]     u8Pid:             Process ID value
+* @param[in]     eSecureAttr:       Secure attribute of configured core master
+*
+* @return        void
+*
+* @api
+*
+*/
+void Xrdc_Ip_SetProcessID_Privileged(Xrdc_Ip_MasterCoreType MasterCore,
+                                     uint8 u8Pid,
+                                     Xrdc_Ip_SecureAttributeType eSecureAttr)
+{
+#if (XRDC_IP_DEV_ERROR_DETECT == STD_ON)
+    assert(u8Pid < XRDC_PID_MAX_VALUE_U8);
+    assert(TRUE == Xrdc_Ip_ValidateMastercore(MasterCore));
+    assert(TRUE ==  Xrdc_Ip_ValidateSecureAttribute(eSecureAttr));
+#endif
+    if((uint32)XRDC_PID_FULLY_LOCKED != ((XRDC_REG_READ32(XRDC_PID_ADDR32((uint32)MasterCore)) & XRDC_PID_LK2_MASK) >> XRDC_PID_LK2_SHIFT))
+    { 
+        /* If PID register wasn't locked, set processID */
+        if (XRDC_PID_HAS_BUILDIN_PID((uint32)MasterCore) == 0U)
+        {
+            if (eSecureAttr == XRDC_NON_SECURE)
+            {
+                MCAL_DATA_SYNC_BARRIER();
+                MCAL_INSTRUCTION_SYNC_BARRIER();
+                spin_lock(&xrdc_spinlock);
+                XRDC_REG_RMW32(XRDC_PID_ADDR32((uint32)MasterCore), XRDC_PID_FIELD_MASK, ((((uint32)u8Pid) & XRDC_PID_NONSECURE_FIELD_MASK) | ((uint32)0x20)));
+                spin_unlock(&xrdc_spinlock);
+                MCAL_DATA_SYNC_BARRIER();
+                MCAL_INSTRUCTION_SYNC_BARRIER();
+            }
+            else
+            {
+                MCAL_DATA_SYNC_BARRIER();
+                MCAL_INSTRUCTION_SYNC_BARRIER();
+                spin_lock(&xrdc_spinlock);
+                XRDC_REG_RMW32(XRDC_PID_ADDR32((uint32)MasterCore), XRDC_PID_FIELD_MASK, ((((uint32)u8Pid) & XRDC_PID_NONSECURE_FIELD_MASK)| ((uint32)0x00)));
+                spin_unlock(&xrdc_spinlock);
+                MCAL_DATA_SYNC_BARRIER();
+                MCAL_INSTRUCTION_SYNC_BARRIER();
+            }
+        }
+    }
+    else
+    {
+        /* If PID register wasn locked, do nothing */
+    }
+}
+
+/**
+* @brief        Initializes Extended Resource Domain Controller Instance parameters
+*
+* @details      
+*
+* @param[in]    pXrdcConfig:     Pointer for configuration Xrdc
+*
+* @return       void
+*
+* @api
+*
+*/
+
+void Xrdc_Ip_InstanceInit_Privileged(Xrdc_Ip_InstanceConfigType const * pXrdcConfig)
+{
+    uint32 u32counter = 0U;
+    uint32 u32XrdcCrAddr = 0U;
+
+#if (XRDC_IP_DEV_ERROR_DETECT == STD_ON)
+    /* Check the input parameters */
+    assert(pXrdcConfig != NULL_PTR);
+#endif
+
+    u32XrdcCrAddr = XRDC_CR_ADDR32(pXrdcConfig->u32XrdcInstance);
+    /* Flush pipelines */
+    MCAL_DATA_SYNC_BARRIER();
+    MCAL_INSTRUCTION_SYNC_BARRIER();
+    /* Disable XRDC module */
+    XRDC_REG_RMW32(u32XrdcCrAddr, (uint32)XRDC_CR_GVLD_MASK, XRDC_CR_GVLD_DISABLE);
+    
+    MCAL_DATA_SYNC_BARRIER();
+    MCAL_INSTRUCTION_SYNC_BARRIER();
+    
+    /* Configure all memory descriptors */
+    for (u32counter = 0U; u32counter < pXrdcConfig->u32MemoryConfigCnt; u32counter++)
+    {
+       Xrdc_Memory_Config_Descriptor(pXrdcConfig->u32XrdcInstance, &pXrdcConfig->pMemoryDesConfig[u32counter]);
+    }
+
+    /* Configure all peripheral descriptors */
+    for (u32counter = 0U; u32counter < pXrdcConfig->u32PeripheralConfigCnt; u32counter++)
+    {
+       Xrdc_Peripheral_Access_Config(pXrdcConfig->u32XrdcInstance, &pXrdcConfig->pPeripheralDescriptorConfig[u32counter]);
+    }
+
+    /* Init all domains*/
+    for (u32counter = 0U; u32counter < pXrdcConfig->u32DomainConfigCnt; u32counter++)
+    {
+        Xrdc_Domain_Init(pXrdcConfig->u32XrdcInstance, &pXrdcConfig->pDomainConfig[u32counter]);
+    }
+
+    u32XrdcCrAddr = XRDC_CR_ADDR32(pXrdcConfig->u32XrdcInstance);
+    /* Flush pipelines */
+    MCAL_DATA_SYNC_BARRIER();
+    MCAL_INSTRUCTION_SYNC_BARRIER();
+    /* Enable XRDC module */
+    XRDC_REG_RMW32(u32XrdcCrAddr, (uint32)XRDC_CR_GVLD_MASK, XRDC_CR_GVLD_ENABLE);
+    
+    MCAL_DATA_SYNC_BARRIER();
+    MCAL_INSTRUCTION_SYNC_BARRIER();
+}
+
+/**
+* @brief        Xrdc_Ip_GetDetailError
+* @details      This function implement errata workaround for safety measure of all platform
+*
+* @param[in]    u32Instance                  Instance number of XRDC
+* @param[in]    u8SubInstance               Instance number of MCR or PAC
+* @param[out]   pXrdcDomainIDErrorStatus    Pointer get error status
+*
+* @param[out]
+*
+* @return
+*
+* @api
+**/
+static void Xrdc_Ip_GetDetailError(uint32 u32Instance,
+                                   uint8 u8SubInstance,
+                                   Xrdc_Ip_DomainIDErrStatusType *pXrdcDomainIDErrorStatus)
+{
+    uint32 u32ErrorAcces;
+    uint32 u32ErrorState;
+    uint32 u32ErrorStatus;
+    volatile uint32 u32DomainIDAccess;
+
+    /* Get error in DERR_W1_n */
+    u32ErrorStatus = XRDC_REG_READ32(XRDC_DERR_W_ADDR32(u32Instance,XRDC_WORD1,(uint32)u8SubInstance));
+
+    /* Get error state */
+    u32ErrorState = (u32ErrorStatus & XRDC_ERROR_STATE_MASK_U32) >> XRDC_ERROR_STATE_SHIFT_U32;
+    if (u32ErrorState < 2U)
+    {
+        (pXrdcDomainIDErrorStatus->ErrorStatus)[u8SubInstance].ErrState = XRDC_IP_NO_ACCESS;
+    }
+    else if (u32ErrorState == 2U)
+    {
+        (pXrdcDomainIDErrorStatus->ErrorStatus)[u8SubInstance].ErrState = XRDC_IP_SINGLE_ACCESS;
+    }
+    else
+    {
+        (pXrdcDomainIDErrorStatus->ErrorStatus)[u8SubInstance].ErrState = XRDC_IP_MULTIPLE_ACCESS;
+    }
+
+    /* Check if an access violation has occurred one (single) or more times (multiple) */
+    if (u32ErrorState >= 2U)
+    {
+        MCAL_FAULT_INJECTION_POINT(T_XRDC_INJ);
+
+        /* Get DomainId error */
+        u32DomainIDAccess = XRDC_REG_READ32(XRDC_HWCFG1_ADDR32(u32Instance)) & XRDC_HWCFG1_DID_MASK;
+        if (XRDC_NUMBER_OF_DOMAINID > u32DomainIDAccess)
+        {
+            pXrdcDomainIDErrorStatus->DomainIDAccessError = (Xrdc_Ip_DomainIDType)u32DomainIDAccess;
+        }
+        else
+        {
+            pXrdcDomainIDErrorStatus->DomainIDAccessError = XRDC_UNKNOWN_DOMAIN;
+        }
+    
+        /* Get address error */
+        (pXrdcDomainIDErrorStatus->ErrorStatus)[u8SubInstance].u32AddError = XRDC_REG_READ32(XRDC_DERR_W_ADDR32(u32Instance,XRDC_WORD0,(uint32)u8SubInstance));
+    
+        /* Get address error remain */
+        (pXrdcDomainIDErrorStatus->ErrorStatus)[u8SubInstance].u32AddErrorRemain = XRDC_REG_READ32(XRDC_DERR_W_ADDR32(u32Instance,XRDC_WORD2,(uint32)u8SubInstance));
+    
+        /* Get Error Port */
+        (pXrdcDomainIDErrorStatus->ErrorStatus)[u8SubInstance].u32ErrPort = (u32ErrorStatus & XRDC_ERROR_PORT_MASK_U32) >> XRDC_ERROR_PORT_SHIFT_U32;
+    
+        /* Get Error Access Read or Write */
+        u32ErrorAcces = ((u32ErrorStatus & XRDC_ERROR_ACCESS_MASK_U32) >> XRDC_ERROR_ACCESS_SHIFT_U32);
+        if (u32ErrorAcces == 0U)
+        {
+            (pXrdcDomainIDErrorStatus->ErrorStatus)[u8SubInstance].ErrAccess = XRDC_IP_READ_ACCESS;
+        }
+        else if (u32ErrorAcces == 1U)
+        {
+            (pXrdcDomainIDErrorStatus->ErrorStatus)[u8SubInstance].ErrAccess = XRDC_IP_WRITE_ACCESS;
+        }
+        else
+        {
+            /* No action */
+        }
+
+        /* Get Error Attributes */
+        (pXrdcDomainIDErrorStatus->ErrorStatus)[u8SubInstance].ErrAttribute = Xrdc_Ip_GetErrAttribute(((u32ErrorStatus & XRDC_ERROR_ATTRIBUTE_MASK_U32) >> XRDC_ERROR_ATTRIBUTE_SHIFT_U32)); 
+    }
+}
+
+/**
+* @brief        Retrieve error details
+* @details      This function implement errata workaround for safety measure of all platform
+*
+* @param[in]    u8Instance:                 XRDC Instance number
+* @param[out]   pXrdcDomainIDErrorStatus:   Pointer getting error status
+*
+* @param[out]
+*
+* @return       void
+*
+* @api
+*
+*/
+void Xrdc_Ip_GetDomainIDErrorStatus_Privileged(uint32 u32Instance,
+                                               Xrdc_Ip_DomainIDErrStatusType * pXrdcDomainIDErrorStatus)
+{
+    uint8  u8counter;
+    uint8  u8PACInstanceNumber;
+    uint8  u8MCRInstanceNumber;
+
+#if (XRDC_IP_DEV_ERROR_DETECT == STD_ON)
+    /* Check the input parameters */
+    assert(u32Instance < XRDC_COUNT);
+    assert(pXrdcDomainIDErrorStatus != NULL_PTR);
+#endif
+    u8MCRInstanceNumber = (uint8)(((XRDC_REG_READ32(XRDC_HWCFG0_ADDR32(u32Instance)) & XRDC_HWCFG0_NMRC_MASK) >> XRDC_HWCFG0_NMRC_SHIFT) +1U);
+    if(XRDC_INSTANCE0 == u32Instance)
+    {
+        /*Check MCR 0 error*/
+        Xrdc_Ip_GetDetailError(XRDC_INSTANCE0, 0U, pXrdcDomainIDErrorStatus);
+        /* Rearm Error Capture register */
+        XRDC_REG_WRITE32(XRDC_DERR_W_ADDR32(XRDC_INSTANCE0, XRDC_WORD3, 0U), XRDC_ERROR_RECR_U32);
+
+        MCAL_DATA_SYNC_BARRIER();
+        MCAL_INSTRUCTION_SYNC_BARRIER();
+
+        /* Since MCR 1 is not available on instance 0, so ignore index 1 and check error from index 2*/
+        for (u8counter = 2U; u8counter <= u8MCRInstanceNumber; u8counter++)
+        {
+            Xrdc_Ip_GetDetailError(XRDC_INSTANCE0, u8counter, pXrdcDomainIDErrorStatus);
+            /* Rearm Error Capture register */
+            XRDC_REG_WRITE32(XRDC_DERR_W_ADDR32(XRDC_INSTANCE0, XRDC_WORD3, (uint32)u8counter), XRDC_ERROR_RECR_U32);
+
+            MCAL_DATA_SYNC_BARRIER();
+            MCAL_INSTRUCTION_SYNC_BARRIER();
+        }
+    }
+    else
+    {
+        /*Check MCR error*/
+        for (u8counter = 0U; u8counter < u8MCRInstanceNumber; u8counter++)
+        {
+            Xrdc_Ip_GetDetailError(u32Instance, u8counter, pXrdcDomainIDErrorStatus);
+            /* Rearm Error Capture register */
+            XRDC_REG_WRITE32(XRDC_DERR_W_ADDR32(u32Instance, XRDC_WORD3, (uint32)u8counter), XRDC_ERROR_RECR_U32);
+
+            MCAL_DATA_SYNC_BARRIER();
+            MCAL_INSTRUCTION_SYNC_BARRIER();
+        }
+    }
+
+    u8PACInstanceNumber = (uint8)(((XRDC_REG_READ32(XRDC_HWCFG0_ADDR32(u32Instance)) & XRDC_HWCFG0_NPAC_MASK) >> XRDC_HWCFG0_NPAC_SHIFT) +1U);
+    /*Check PAC error*/
+    for (u8counter = 0; u8counter < u8PACInstanceNumber; u8counter++)
+    {
+        Xrdc_Ip_GetDetailError(u32Instance, u8counter + 16U, pXrdcDomainIDErrorStatus);
+        /* Rearm Error Capture register */
+        XRDC_REG_WRITE32(XRDC_DERR_W_ADDR32(u32Instance, XRDC_WORD3, (uint32)u8counter + 16U), XRDC_ERROR_RECR_U32);
+
+        MCAL_DATA_SYNC_BARRIER();
+        MCAL_INSTRUCTION_SYNC_BARRIER();
+    }
+}
+
+/*==================================================================================================
+*                                       GLOBAL FUNCTIONS
+==================================================================================================*/
+
+/**
+* @brief        Xrdc_Ip_Init
+* @details
+*
+* @param[in]   pXrdcConfig    Pointer for configuration Xrdc
+*
+* @param[out]
+*
+* @return
+*
+* @api
+*
+*/
+void Xrdc_Ip_Init(Xrdc_Ip_ConfigType const * pXrdcConfig)
+{
+#ifdef XRDC_IP_ENABLE_USER_MODE_SUPPORT
+    OsIf_Trusted_Call1param(Xrdc_Ip_Init_Privileged, pXrdcConfig);
+#else
+    Xrdc_Ip_Init_Privileged(pXrdcConfig);
+#endif
+}
+
+/**
+* @brief        Xrdc_Ip_InstanceInit
+* @details
+*
+* @param[in]   pXrdcInstanceConfig    Pointer for configuration Xrdc
+*
+* @param[out]
+*
+* @return
+*
+* @api
+*
+*/
+void Xrdc_Ip_InstanceInit(Xrdc_Ip_InstanceConfigType const * pXrdcInstanceConfig)
+{
+#ifdef XRDC_IP_ENABLE_USER_MODE_SUPPORT
+    OsIf_Trusted_Call1param(Xrdc_Ip_InstanceInit_Privileged, pXrdcInstanceConfig);
+#else
+    Xrdc_Ip_InstanceInit_Privileged(pXrdcInstanceConfig);
+#endif
+}
+
+/**
+ * @brief         Xrdc_Ip_GetDomainID
+ *
+ * @details
+ *
+ * @param[in]    u32Instance                 Instance number
+ * @return
+ *
+ * @api
+ *
+ * @pre
+ *
+ */
+uint32 Xrdc_Ip_GetDomainID(uint32 u32Instance)
+{
+    uint32 ReturnValue = (uint32)XRDC_UNKNOWN_DOMAIN;
+#if (XRDC_IP_DEV_ERROR_DETECT == STD_ON)
+    /* Check the input parameters */
+    if(u32Instance >= XRDC_COUNT)
+    {
+        assert(FALSE);
+    }
+    else
+#endif
+    {
+#ifdef XRDC_IP_ENABLE_USER_MODE_SUPPORT
+        ReturnValue = OsIf_Trusted_Call_Return1param(Xrdc_Ip_GetDomainID_Privileged, u32Instance);
+#else
+        ReturnValue = Xrdc_Ip_GetDomainID_Privileged(u32Instance);
+#endif
+    }
+    if(ReturnValue >= XRDC_NUMBER_OF_DOMAINID)
+    {
+        ReturnValue = (uint32)XRDC_UNKNOWN_DOMAIN;
+    }
+
+    return ReturnValue;
+}
+
+/**
+* @brief        Xrdc_Ip_SetProcessID
+* @details
+*
+* @param[in]     MasterCore
+* @param[in]     u8Pid
+* @param[in]     eSecureAttr
+*
+* @return
+*
+* @api
+*
+*/
+void Xrdc_Ip_SetProcessID(Xrdc_Ip_MasterCoreType MasterCore,
+                          uint8 u8Pid,
+                          Xrdc_Ip_SecureAttributeType eSecureAttr)
+{
+#ifdef XRDC_IP_ENABLE_USER_MODE_SUPPORT
+        OsIf_Trusted_Call3params(Xrdc_Ip_SetProcessID_Privileged, MasterCore, u8Pid, eSecureAttr);
+#else
+        Xrdc_Ip_SetProcessID_Privileged(MasterCore, u8Pid, eSecureAttr);
+#endif
+    }
+
+/**
+* @brief        Xrdc_Ip_GetDomainIDErrorStatus
+* @details      This function implement errata workaround for safety measure of all platform
+*
+* @param[in]    u32Instance                 Instance number
+* @param[out]   pXrdcDomainIDErrorStatus    Pointer get error status
+*
+* @param[out]
+*
+* @return
+*
+* @api
+*
+*/
+void Xrdc_Ip_GetDomainIDErrorStatus(uint32 u32Instance,
+                                    Xrdc_Ip_DomainIDErrStatusType * pXrdcDomainIDErrorStatus)
+{
+#ifdef XRDC_IP_ENABLE_USER_MODE_SUPPORT
+    OsIf_Trusted_Call2params(Xrdc_Ip_GetDomainIDErrorStatus_Privileged, u32Instance, pXrdcDomainIDErrorStatus);
+#else
+    Xrdc_Ip_GetDomainIDErrorStatus_Privileged(u32Instance, pXrdcDomainIDErrorStatus);
+#endif
+}
+
+
+#endif /* if (RM_IP_ENABLE_XRDC == STD_ON) */
+
+#ifdef __cplusplus
+}
+#endif
+
+/** @} */
diff --git a/plat/nxp/s32/s32cc/s32g/include/s32g_platform_def.h b/plat/nxp/s32/s32cc/s32g/include/s32g_platform_def.h
index ba287ab7b..aff94c4b5 100644
--- a/plat/nxp/s32/s32cc/s32g/include/s32g_platform_def.h
+++ b/plat/nxp/s32/s32cc/s32g/include/s32g_platform_def.h
@@ -47,9 +47,9 @@
 
 #define BL31SSRAM_MAILBOX	(S32G_SSRAM_BASE)
 
-#define MAX_MMAP_REGIONS		52
+#define MAX_MMAP_REGIONS		56
 #ifndef MAX_XLAT_TABLES
-#define MAX_XLAT_TABLES			28
+#define MAX_XLAT_TABLES			32
 #endif
 
 #if defined IMAGE_BL33
diff --git a/plat/nxp/s32/s32cc/s32g/s32g_bl2_el3.c b/plat/nxp/s32/s32cc/s32g/s32g_bl2_el3.c
index e3ae01dee..1439971f0 100644
--- a/plat/nxp/s32/s32cc/s32g/s32g_bl2_el3.c
+++ b/plat/nxp/s32/s32cc/s32g/s32g_bl2_el3.c
@@ -29,7 +29,7 @@
 #include <dt-bindings/ddr-errata/s32-ddr-errata.h>
 #endif
 
-static bl_mem_params_node_t s32g_bl2_mem_params_descs[6];
+static bl_mem_params_node_t s32g_bl2_mem_params_descs[7];
 REGISTER_BL_IMAGE_DESCS(s32g_bl2_mem_params_descs)
 static enum reset_cause reset_cause;
 
@@ -243,6 +243,7 @@ void bl2_el3_early_platform_setup(u_register_t arg0, u_register_t arg1,
 	ret |= add_bl32_extra1_img_to_mem_params_descs(params, &index,
 						       params_size);
 	ret |= add_bl33_img_to_mem_params_descs(params, &index, params_size);
+	//ret |= add_sorhta_freertos_img_to_mem_params_descs(params, &index, params_size);
 	if (ret)
 		panic();
 
diff --git a/plat/nxp/s32/s32cc/s32r/s32r.mk b/plat/nxp/s32/s32cc/s32r/s32r.mk
index 73e346aab..b48e37d8b 100644
--- a/plat/nxp/s32/s32cc/s32r/s32r.mk
+++ b/plat/nxp/s32/s32cc/s32r/s32r.mk
@@ -34,7 +34,7 @@ ERRATA_S32_050481	:= 1
 ERRATA_S32_050543	:= 1
 
 # Which LinFlexD to use as a UART device
-S32_LINFLEX_MODULE ?= 0
+S32_LINFLEX_MODULE := 1
 $(eval $(call add_define_val,S32_LINFLEX_MODULE,$(S32_LINFLEX_MODULE)))
 
 DTB_FILE_NAME		?= s32r45-evb.dtb
diff --git a/plat/xilinx/zynqmp/include/platform_def.h b/plat/xilinx/zynqmp/include/platform_def.h
index 0c83a568f..bf5c655ca 100644
--- a/plat/xilinx/zynqmp/include/platform_def.h
+++ b/plat/xilinx/zynqmp/include/platform_def.h
@@ -98,9 +98,9 @@
 
 #ifndef MAX_MMAP_REGIONS
 #if (defined(XILINX_OF_BOARD_DTB_ADDR) && !IS_TFA_IN_OCM(BL31_BASE))
-#define MAX_MMAP_REGIONS		8
+#define MAX_MMAP_REGIONS		16
 #else
-#define MAX_MMAP_REGIONS		7
+#define MAX_MMAP_REGIONS		16
 #endif
 #endif
 
diff --git a/services/spd/opteed/opteed_main.c b/services/spd/opteed/opteed_main.c
index 4d055db17..e58285763 100644
--- a/services/spd/opteed/opteed_main.c
+++ b/services/spd/opteed/opteed_main.c
@@ -49,6 +49,11 @@ struct optee_vectors *optee_vector_table;
 optee_context_t opteed_sp_context[OPTEED_CORE_COUNT];
 uint32_t opteed_rw;
 
+/** SECV: Sensitive FUNCIDs, only to be called by Inner kernel */
+#define FUNCID_FREE_CAN_BUFFER		25
+#define FUNCID_ALLOCATE_CAN_BUFFER	24
+#define OUTER_KERNEL_T1SZ			27
+
 #if OPTEE_ALLOW_SMC_LOAD
 static bool opteed_allow_load;
 /* OP-TEE image loading service UUID */
@@ -497,6 +502,19 @@ static uintptr_t opteed_smc_handler(uint32_t smc_fid,
 			opteed_cpu_on_finish_handler(0);
 		}
 
+		/** SECV: Check for Outer Vs. Inner Kernel Spoofing */
+		uint64_t tcr;
+		asm volatile("mrs %0, S3_0_C2_C0_2" : "=r"(tcr));
+		// T1SZ is bits [21:16]
+		uint64_t t1sz = (tcr >> 16) & 0x3F;
+		uint32_t el1_id = smc_fid & 0xFFFF;
+		if(el1_id == FUNCID_ALLOCATE_CAN_BUFFER || el1_id == FUNCID_FREE_CAN_BUFFER)
+		{
+			if(t1sz == OUTER_KERNEL_T1SZ) {
+				// EL1 has a problem; take an action!
+			}
+		}
+		
 		/*
 		 * Verify if there is a valid context to use, copy the
 		 * operation type and parameters to the secure context
diff --git a/tools/fiptool/tbbr_config.c b/tools/fiptool/tbbr_config.c
index cdbf38959..8f6f1335d 100644
--- a/tools/fiptool/tbbr_config.c
+++ b/tools/fiptool/tbbr_config.c
@@ -72,6 +72,12 @@ toc_entry_t toc_entries[] = {
 		.uuid = UUID_REALM_MONITOR_MGMT_FIRMWARE,
 		.cmdline_name = "rmm-fw"
 	},
+	// /*@kymartin*/
+	// {
+	// 	.name = "SORHTA FreeRTOS",
+	// 	.uuid = UUID_FREERTOS_BL33_FREERTOS,
+	// 	.cmdline_name = "freertos"
+	// },
 	/* Dynamic Configs */
 	{
 		.name = "FW_CONFIG",
