#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov  8 13:37:54 2019
# Process ID: 9980
# Current directory: C:/Users/tran0966/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11128
# Log file: C:/Users/tran0966/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/tran0966/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tran0966/Lab4/Lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tran0966/Lab4/Lab4.ipdefs/XUP_LIB_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'prelabGlitch_xup_inv_0_0' generated file not found 'c:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/prelabGlitch/ip/prelabGlitch_xup_inv_0_0/prelabGlitch_xup_inv_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'prelabGlitch_xup_inv_0_0' generated file not found 'c:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/prelabGlitch/ip/prelabGlitch_xup_inv_0_0/prelabGlitch_xup_inv_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'prelabGlitch_xup_inv_0_0' generated file not found 'c:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/prelabGlitch/ip/prelabGlitch_xup_inv_0_0/prelabGlitch_xup_inv_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'prelabGlitch_xup_inv_0_0' generated file not found 'c:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/prelabGlitch/ip/prelabGlitch_xup_inv_0_0/prelabGlitch_xup_inv_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'prelabGlitch_xup_inv_0_0' generated file not found 'c:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/prelabGlitch/ip/prelabGlitch_xup_inv_0_0/prelabGlitch_xup_inv_0_0_sim_netlist.vhdl'. Please regenerate to continue.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tran0966/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/tran0966/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'showGlitchInlab' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tran0966/Lab4/Lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj showGlitchInlab_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ip/InlabGlitchOpositeChange_xup_and2_0_0/sim/InlabGlitchOpositeChange_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ip/InlabGlitchOpositeChange_xup_and2_1_0/sim/InlabGlitchOpositeChange_xup_and2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange_xup_and2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ip/InlabGlitchOpositeChange_xup_inv_0_0/sim/InlabGlitchOpositeChange_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ip/InlabGlitchOpositeChange_xup_inv_1_0/sim/InlabGlitchOpositeChange_xup_inv_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange_xup_inv_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ip/InlabGlitchOpositeChange_xup_or2_0_0/sim/InlabGlitchOpositeChange_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ip/InlabGlitchOpositeChange_xup_or2_1_0/sim/InlabGlitchOpositeChange_xup_or2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange_xup_or2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ip/InlabGlitchOpositeChange_xup_or2_2_0/sim/InlabGlitchOpositeChange_xup_or2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange_xup_or2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/sim/InlabGlitchOpositeChange.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/ip/InlabGlitch_xup_inv_0_0/sim/InlabGlitch_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/ip/InlabGlitch_xup_and2_0_0/sim/InlabGlitch_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/ip/InlabGlitch_xup_or2_0_0/sim/InlabGlitch_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/ip/InlabGlitch_xup_inv_0_1/sim/InlabGlitch_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/ip/InlabGlitch_xup_or2_0_1/sim/InlabGlitch_xup_or2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch_xup_or2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/ip/InlabGlitch_xup_and2_0_1/sim/InlabGlitch_xup_and2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch_xup_and2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/ip/InlabGlitch_xup_or2_1_0/sim/InlabGlitch_xup_or2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch_xup_or2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/sim/InlabGlitch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.srcs/sim_1/new/showGlitchInlab.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module showGlitchInlab
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tran0966/Lab4/Lab4.sim/sim_1/behav/xsim'
"xelab -wto 884c058f5ca943628b46db4c18a94a6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot showGlitchInlab_behav xil_defaultlib.showGlitchInlab xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 884c058f5ca943628b46db4c18a94a6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot showGlitchInlab_behav xil_defaultlib.showGlitchInlab xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_and2(DELAY=0)
Compiling module xil_defaultlib.InlabGlitch_xup_and2_0_0
Compiling module xil_defaultlib.xup_and2(DELAY=5)
Compiling module xil_defaultlib.InlabGlitch_xup_and2_0_1
Compiling module xil_defaultlib.xup_inv(DELAY=0)
Compiling module xil_defaultlib.InlabGlitch_xup_inv_0_0
Compiling module xil_defaultlib.xup_inv
Compiling module xil_defaultlib.InlabGlitch_xup_inv_0_1
Compiling module xil_defaultlib.xup_or2
Compiling module xil_defaultlib.InlabGlitch_xup_or2_0_0
Compiling module xil_defaultlib.InlabGlitch_xup_or2_0_1
Compiling module xil_defaultlib.xup_or2(DELAY=5)
Compiling module xil_defaultlib.InlabGlitch_xup_or2_1_0
Compiling module xil_defaultlib.InlabGlitch
Compiling module xil_defaultlib.InlabGlitchOpositeChange_xup_and...
Compiling module xil_defaultlib.InlabGlitchOpositeChange_xup_and...
Compiling module xil_defaultlib.xup_inv(DELAY=5)
Compiling module xil_defaultlib.InlabGlitchOpositeChange_xup_inv...
Compiling module xil_defaultlib.InlabGlitchOpositeChange_xup_inv...
Compiling module xil_defaultlib.InlabGlitchOpositeChange_xup_or2...
Compiling module xil_defaultlib.InlabGlitchOpositeChange_xup_or2...
Compiling module xil_defaultlib.xup_or2(DELAY=0)
Compiling module xil_defaultlib.InlabGlitchOpositeChange_xup_or2...
Compiling module xil_defaultlib.InlabGlitchOpositeChange
Compiling module xil_defaultlib.showGlitchInlab
Compiling module xil_defaultlib.glbl
Built simulation snapshot showGlitchInlab_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/tran0966/Lab4/Lab4.sim/sim_1/behav/xsim/xsim.dir/showGlitchInlab_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Nov  8 13:38:38 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tran0966/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "showGlitchInlab_behav -key {Behavioral:sim_1:Functional:showGlitchInlab} -tclbatch {showGlitchInlab.tcl} -protoinst "protoinst_files/prelabGlitch.protoinst" -protoinst "protoinst_files/prelabGlitchFixed.protoinst" -protoinst "protoinst_files/InlabGlitch.protoinst" -protoinst "protoinst_files/InlabGlitchOpositeChange.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/prelabGlitch.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/prelabGlitch.protoinst for the following reason(s):
There are no instances of module "prelabGlitch" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/prelabGlitchFixed.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/prelabGlitchFixed.protoinst for the following reason(s):
There are no instances of module "prelabGlitchFixed" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/InlabGlitch.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/InlabGlitchOpositeChange.protoinst
Time resolution is 1 ps
source showGlitchInlab.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'showGlitchInlab_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 829.906 ; gain = 26.156
update_compile_order -fileset sources_1
create_bd_design "InlabGlitchFixed"
Wrote  : <C:\Users\tran0966\Lab4\Lab4.srcs\sources_1\bd\InlabGlitchFixed\InlabGlitchFixed.bd> 
open_bd_design {C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/prelabGlitch/prelabGlitch.bd}
Adding component instance block -- xilinx.com:xup:xup_and2:1.0 - xup_and2_0
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding component instance block -- xilinx.com:xup:xup_and2:1.0 - xup_and2_1
Adding component instance block -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Successfully read diagram <prelabGlitch> from BD file <C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/prelabGlitch/prelabGlitch.bd>
open_bd_design {C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitch/InlabGlitch.bd}
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding component instance block -- xilinx.com:xup:xup_and2:1.0 - xup_and2_0
Adding component instance block -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Adding component instance block -- xilinx.com:xup:xup_inv:1.0 - xup_inv_1
Adding component instance block -- xilinx.com:xup:xup_or2:1.0 - xup_or2_1
Adding component instance block -- xilinx.com:xup:xup_and2:1.0 - xup_and2_1
Adding component instance block -- xilinx.com:xup:xup_or2:1.0 - xup_or2_2
Successfully read diagram <InlabGlitch> from BD file <C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitch/InlabGlitch.bd>
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs InlabGlitchFixed]
current_bd_design InlabGlitch
set tmpCopyObjs [concat  [get_bd_cells {xup_or2_1 xup_or2_2 xup_inv_0 xup_inv_1 xup_and2_0 xup_and2_1 xup_or2_0}] [get_bd_ports {F D C B A}] [get_bd_nets {a_0_2 xup_or2_0_y a_0_3 xup_inv_0_y xup_and2_0_y xup_and2_1_y xup_or2_1_y xup_or2_2_y xup_inv_1_y a_1_1 a_0_1}]]
current_bd_design InlabGlitchFixed
copy_bd_objs -from_design InlabGlitch / $tmpCopyObjs
set_property location {4 835 -134} [get_bd_cells xup_and2_0]
set_property location {3 568 -290} [get_bd_cells xup_or2_0]
set_property location {2 405 -104} [get_bd_cells xup_and2_0]
set_property location {2 439 107} [get_bd_cells xup_or2_1]
set_property location {2 432 287} [get_bd_cells xup_or2_2]
set_property location {2 644 288} [get_bd_cells xup_inv_1]
set_property location {0.5 233 234} [get_bd_cells xup_inv_1]
set_property location {3.5 797 301} [get_bd_cells xup_inv_0]
set_property location {1 223 -26} [get_bd_cells xup_and2_1]
set_property location {1 238 112} [get_bd_cells xup_and2_1]
set_property location {1 233 70} [get_bd_cells xup_and2_1]
set_property location {3 653 -16} [get_bd_cells xup_and2_0]
set_property location {4 843 -205} [get_bd_cells xup_or2_0]
set_property location {1 240 170} [get_bd_cells xup_inv_1]
set_property location {1 229 230} [get_bd_cells xup_inv_1]
set_property location {1 194 314} [get_bd_cells xup_or2_2]
set_property location {1.5 375 208} [get_bd_cells xup_inv_1]
set_property location {2 376 76} [get_bd_cells xup_inv_1]
set_property location {1 171 159} [get_bd_cells xup_inv_1]
set_property location {-19 211} [get_bd_ports B]
set_property location {-24 162} [get_bd_ports C]
set_property location {1.5 372 233} [get_bd_cells xup_inv_0]
set_property location {-24 375} [get_bd_ports A]
set_property location {2 379 388} [get_bd_cells xup_inv_0]
set_property location {3 520 -109} [get_bd_cells xup_or2_0]
set_property location {2 382 -9} [get_bd_cells xup_or2_0]
set_property location {1 181 -79} [get_bd_cells xup_and2_1]
set_property location {1 198 483} [get_bd_cells xup_or2_2]
set_property location {1 132 329} [get_bd_cells xup_inv_0]
set_property location {2 373 261} [get_bd_cells xup_or2_0]
set_property location {2 366 166} [get_bd_cells xup_or2_0]
set_property location {2 368 33} [get_bd_cells xup_and2_1]
set_property location {3 529 338} [get_bd_cells xup_or2_0]
set_property location {2 377 206} [get_bd_cells xup_and2_1]
set_property location {2 368 256} [get_bd_cells xup_and2_1]
set_property location {4 782 174} [get_bd_cells xup_and2_0]
set_property location {4.5 809 6} [get_bd_cells xup_or2_1]
set_property location {5 816 251} [get_bd_cells xup_or2_1]
set_property location {4 639 299} [get_bd_cells xup_and2_0]
set_property location {2 285 80} [get_bd_cells xup_and2_1]
set_property location {3 479 211} [get_bd_cells xup_or2_0]
set_property location {1 63 224} [get_bd_cells xup_inv_1]
set_property location {1 77 250} [get_bd_cells xup_inv_1]
set_property location {-54 151} [get_bd_ports B]
set_property location {-52 250} [get_bd_ports C]
set_property location {1 106 370} [get_bd_cells xup_inv_0]
set_property location {4 631 212} [get_bd_cells xup_and2_0]
set_property location {5 820 154} [get_bd_cells xup_or2_1]
set_property location {1010 144} [get_bd_ports F]
set_property location {1344 146} [get_bd_ports F]
set_property location {1299 162} [get_bd_ports F]
set_property location {1480 144} [get_bd_ports F]
startgroup
copy_bd_objs /  [get_bd_cells {xup_or2_1}]
set_property location {5.5 902 373} [get_bd_cells xup_or2_3]
endgroup
set_property location {6 902 365} [get_bd_cells xup_or2_3]
connect_bd_net [get_bd_ports D] [get_bd_pins xup_or2_3/a]
connect_bd_net [get_bd_pins xup_inv_1/y] [get_bd_pins xup_or2_3/b]
set_property location {5 736 343} [get_bd_cells xup_or2_3]
delete_bd_objs [get_bd_cells xup_or2_3]
startgroup
copy_bd_objs /  [get_bd_cells {xup_and2_0}]
set_property location {4 553 365} [get_bd_cells xup_and2_2]
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {xup_or2_1}]
set_property location {5.5 928 354} [get_bd_cells xup_or2_3]
endgroup
delete_bd_objs [get_bd_nets xup_or2_1_y]
connect_bd_net [get_bd_pins xup_or2_1/y] [get_bd_pins xup_or2_3/a]
startgroup
connect_bd_net [get_bd_ports F] [get_bd_pins xup_or2_3/y]
endgroup
set_property location {1479 359} [get_bd_ports F]
connect_bd_net [get_bd_pins xup_and2_2/y] [get_bd_pins xup_or2_3/b]
connect_bd_net [get_bd_ports D] [get_bd_pins xup_and2_2/a]
connect_bd_net [get_bd_pins xup_and2_2/b] [get_bd_pins xup_inv_1/y]
set_property used_in_synthesis false [get_files  C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/InlabGlitchFixed.bd]
set_property used_in_implementation false [get_files  C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/InlabGlitchFixed.bd]
make_wrapper -files [get_files C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/InlabGlitchFixed.bd] -top
Wrote  : <C:\Users\tran0966\Lab4\Lab4.srcs\sources_1\bd\InlabGlitchFixed\InlabGlitchFixed.bd> 
Wrote  : <C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/ui/bd_54d9b857.ui> 
VHDL Output written to : C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/synth/InlabGlitchFixed.v
VHDL Output written to : C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/sim/InlabGlitchFixed.v
VHDL Output written to : C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/hdl/InlabGlitchFixed_wrapper.v
add_files -norecurse C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/hdl/InlabGlitchFixed_wrapper.v
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/InlabGlitchFixed.bd]
INFO: [BD 41-1662] The design 'InlabGlitchFixed.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/synth/InlabGlitchFixed.v
VHDL Output written to : C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/sim/InlabGlitchFixed.v
VHDL Output written to : C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/hdl/InlabGlitchFixed_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_or2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_or2_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_and2_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_or2_3 .
Exporting to file C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/hw_handoff/InlabGlitchFixed.hwh
Generated Block Design Tcl file C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/hw_handoff/InlabGlitchFixed_bd.tcl
Generated Hardware Definition File C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/synth/InlabGlitchFixed.hwdef
export_ip_user_files -of_objects [get_files C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/InlabGlitchFixed.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/InlabGlitchFixed/InlabGlitchFixed.bd] -directory C:/Users/tran0966/Lab4/Lab4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/tran0966/Lab4/Lab4.ip_user_files -ipstatic_source_dir C:/Users/tran0966/Lab4/Lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/tran0966/Lab4/Lab4.cache/compile_simlib/modelsim} {questa=C:/Users/tran0966/Lab4/Lab4.cache/compile_simlib/questa} {riviera=C:/Users/tran0966/Lab4/Lab4.cache/compile_simlib/riviera} {activehdl=C:/Users/tran0966/Lab4/Lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tran0966/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/tran0966/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'showGlitchInlab' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tran0966/Lab4/Lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj showGlitchInlab_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ip/InlabGlitchFixed_xup_and2_0_0/sim/InlabGlitchFixed_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchFixed_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ip/InlabGlitchFixed_xup_and2_1_0/sim/InlabGlitchFixed_xup_and2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchFixed_xup_and2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ip/InlabGlitchFixed_xup_inv_0_0/sim/InlabGlitchFixed_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchFixed_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ip/InlabGlitchFixed_xup_inv_1_0/sim/InlabGlitchFixed_xup_inv_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchFixed_xup_inv_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ip/InlabGlitchFixed_xup_or2_0_0/sim/InlabGlitchFixed_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchFixed_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ip/InlabGlitchFixed_xup_or2_1_0/sim/InlabGlitchFixed_xup_or2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchFixed_xup_or2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ip/InlabGlitchFixed_xup_or2_2_0/sim/InlabGlitchFixed_xup_or2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchFixed_xup_or2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ip/InlabGlitchFixed_xup_and2_0_1/sim/InlabGlitchFixed_xup_and2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchFixed_xup_and2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/ip/InlabGlitchFixed_xup_or2_1_2/sim/InlabGlitchFixed_xup_or2_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchFixed_xup_or2_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchFixed/sim/InlabGlitchFixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchFixed
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ip/InlabGlitchOpositeChange_xup_and2_0_0/sim/InlabGlitchOpositeChange_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ip/InlabGlitchOpositeChange_xup_and2_1_0/sim/InlabGlitchOpositeChange_xup_and2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange_xup_and2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ip/InlabGlitchOpositeChange_xup_inv_0_0/sim/InlabGlitchOpositeChange_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ip/InlabGlitchOpositeChange_xup_inv_1_0/sim/InlabGlitchOpositeChange_xup_inv_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange_xup_inv_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ip/InlabGlitchOpositeChange_xup_or2_0_0/sim/InlabGlitchOpositeChange_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ip/InlabGlitchOpositeChange_xup_or2_1_0/sim/InlabGlitchOpositeChange_xup_or2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange_xup_or2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/ip/InlabGlitchOpositeChange_xup_or2_2_0/sim/InlabGlitchOpositeChange_xup_or2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange_xup_or2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitchOpositeChange/sim/InlabGlitchOpositeChange.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitchOpositeChange
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/ip/InlabGlitch_xup_inv_0_0/sim/InlabGlitch_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/ip/InlabGlitch_xup_and2_0_0/sim/InlabGlitch_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/ip/InlabGlitch_xup_or2_0_0/sim/InlabGlitch_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/ip/InlabGlitch_xup_inv_0_1/sim/InlabGlitch_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/ip/InlabGlitch_xup_or2_0_1/sim/InlabGlitch_xup_or2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch_xup_or2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/ip/InlabGlitch_xup_and2_0_1/sim/InlabGlitch_xup_and2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch_xup_and2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/ip/InlabGlitch_xup_or2_1_0/sim/InlabGlitch_xup_or2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch_xup_or2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.ip_user_files/bd/InlabGlitch/sim/InlabGlitch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InlabGlitch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tran0966/Lab4/Lab4.srcs/sim_1/new/showGlitchInlab.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module showGlitchInlab
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tran0966/Lab4/Lab4.sim/sim_1/behav/xsim'
"xelab -wto 884c058f5ca943628b46db4c18a94a6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot showGlitchInlab_behav xil_defaultlib.showGlitchInlab xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 884c058f5ca943628b46db4c18a94a6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot showGlitchInlab_behav xil_defaultlib.showGlitchInlab xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_and2(DELAY=0)
Compiling module xil_defaultlib.InlabGlitch_xup_and2_0_0
Compiling module xil_defaultlib.xup_and2(DELAY=5)
Compiling module xil_defaultlib.InlabGlitch_xup_and2_0_1
Compiling module xil_defaultlib.xup_inv(DELAY=0)
Compiling module xil_defaultlib.InlabGlitch_xup_inv_0_0
Compiling module xil_defaultlib.xup_inv
Compiling module xil_defaultlib.InlabGlitch_xup_inv_0_1
Compiling module xil_defaultlib.xup_or2
Compiling module xil_defaultlib.InlabGlitch_xup_or2_0_0
Compiling module xil_defaultlib.InlabGlitch_xup_or2_0_1
Compiling module xil_defaultlib.xup_or2(DELAY=5)
Compiling module xil_defaultlib.InlabGlitch_xup_or2_1_0
Compiling module xil_defaultlib.InlabGlitch
Compiling module xil_defaultlib.InlabGlitchOpositeChange_xup_and...
Compiling module xil_defaultlib.InlabGlitchOpositeChange_xup_and...
Compiling module xil_defaultlib.xup_inv(DELAY=5)
Compiling module xil_defaultlib.InlabGlitchOpositeChange_xup_inv...
Compiling module xil_defaultlib.InlabGlitchOpositeChange_xup_inv...
Compiling module xil_defaultlib.InlabGlitchOpositeChange_xup_or2...
Compiling module xil_defaultlib.InlabGlitchOpositeChange_xup_or2...
Compiling module xil_defaultlib.xup_or2(DELAY=0)
Compiling module xil_defaultlib.InlabGlitchOpositeChange_xup_or2...
Compiling module xil_defaultlib.InlabGlitchOpositeChange
Compiling module xil_defaultlib.InlabGlitchFixed_xup_and2_0_0
Compiling module xil_defaultlib.InlabGlitchFixed_xup_and2_1_0
Compiling module xil_defaultlib.InlabGlitchFixed_xup_and2_0_1
Compiling module xil_defaultlib.InlabGlitchFixed_xup_inv_0_0
Compiling module xil_defaultlib.InlabGlitchFixed_xup_inv_1_0
Compiling module xil_defaultlib.InlabGlitchFixed_xup_or2_0_0
Compiling module xil_defaultlib.InlabGlitchFixed_xup_or2_1_0
Compiling module xil_defaultlib.InlabGlitchFixed_xup_or2_2_0
Compiling module xil_defaultlib.InlabGlitchFixed_xup_or2_1_2
Compiling module xil_defaultlib.InlabGlitchFixed
Compiling module xil_defaultlib.showGlitchInlab
Compiling module xil_defaultlib.glbl
Built simulation snapshot showGlitchInlab_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tran0966/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "showGlitchInlab_behav -key {Behavioral:sim_1:Functional:showGlitchInlab} -tclbatch {showGlitchInlab.tcl} -protoinst "protoinst_files/prelabGlitch.protoinst" -protoinst "protoinst_files/prelabGlitchFixed.protoinst" -protoinst "protoinst_files/InlabGlitch.protoinst" -protoinst "protoinst_files/InlabGlitchOpositeChange.protoinst" -protoinst "protoinst_files/InlabGlitchFixed.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/prelabGlitch.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/prelabGlitch.protoinst for the following reason(s):
There are no instances of module "prelabGlitch" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/prelabGlitchFixed.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/prelabGlitchFixed.protoinst for the following reason(s):
There are no instances of module "prelabGlitchFixed" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/InlabGlitch.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/InlabGlitchOpositeChange.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/InlabGlitchFixed.protoinst
Time resolution is 1 ps
source showGlitchInlab.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'showGlitchInlab_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1085.477 ; gain = 0.000
archive_project C:/Users/tran0966/Lab4.xpr.zip -temp_dir C:/Users/tran0966/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9980-ECE-LAB108 -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/tran0966/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9980-ECE-LAB108' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tran0966/Lab4/Lab4.ipdefs/XUP_LIB_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'prelabGlitch_xup_inv_0_0' generated file not found 'c:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/prelabGlitch/ip/prelabGlitch_xup_inv_0_0/prelabGlitch_xup_inv_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'prelabGlitch_xup_inv_0_0' generated file not found 'c:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/prelabGlitch/ip/prelabGlitch_xup_inv_0_0/prelabGlitch_xup_inv_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'prelabGlitch_xup_inv_0_0' generated file not found 'c:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/prelabGlitch/ip/prelabGlitch_xup_inv_0_0/prelabGlitch_xup_inv_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'prelabGlitch_xup_inv_0_0' generated file not found 'c:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/prelabGlitch/ip/prelabGlitch_xup_inv_0_0/prelabGlitch_xup_inv_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'prelabGlitch_xup_inv_0_0' generated file not found 'c:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/prelabGlitch/ip/prelabGlitch_xup_inv_0_0/prelabGlitch_xup_inv_0_0_sim_netlist.vhdl'. Please regenerate to continue.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/tran0966/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9980-ECE-LAB108/PrjAr/_X_'.
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/prelabGlitch/ip/prelabGlitch_xup_inv_0_0/prelabGlitch_xup_inv_0_0.dcp' to 'c:/Users/tran0966/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9980-ECE-LAB108/PrjAr/_X_/Lab4.srcs/sources_1/bd/prelabGlitch/ip/prelabGlitch_xup_inv_0_0/prelabGlitch_xup_inv_0_0.dcp'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/prelabGlitch/ip/prelabGlitch_xup_inv_0_0/prelabGlitch_xup_inv_0_0_stub.v' to 'c:/Users/tran0966/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9980-ECE-LAB108/PrjAr/_X_/Lab4.srcs/sources_1/bd/prelabGlitch/ip/prelabGlitch_xup_inv_0_0/prelabGlitch_xup_inv_0_0_stub.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/prelabGlitch/ip/prelabGlitch_xup_inv_0_0/prelabGlitch_xup_inv_0_0_stub.vhdl' to 'c:/Users/tran0966/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9980-ECE-LAB108/PrjAr/_X_/Lab4.srcs/sources_1/bd/prelabGlitch/ip/prelabGlitch_xup_inv_0_0/prelabGlitch_xup_inv_0_0_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/prelabGlitch/ip/prelabGlitch_xup_inv_0_0/prelabGlitch_xup_inv_0_0_sim_netlist.v' to 'c:/Users/tran0966/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9980-ECE-LAB108/PrjAr/_X_/Lab4.srcs/sources_1/bd/prelabGlitch/ip/prelabGlitch_xup_inv_0_0/prelabGlitch_xup_inv_0_0_sim_netlist.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Users/tran0966/Lab4/Lab4.srcs/sources_1/bd/prelabGlitch/ip/prelabGlitch_xup_inv_0_0/prelabGlitch_xup_inv_0_0_sim_netlist.vhdl' to 'c:/Users/tran0966/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9980-ECE-LAB108/PrjAr/_X_/Lab4.srcs/sources_1/bd/prelabGlitch/ip/prelabGlitch_xup_inv_0_0/prelabGlitch_xup_inv_0_0_sim_netlist.vhdl'
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'prelabGlitch_xup_or2_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'prelabGlitch_xup_inv_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'InlabGlitch_xup_inv_0_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'InlabGlitch_xup_inv_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'InlabGlitch_xup_and2_0_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'InlabGlitch_xup_or2_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'prelabGlitch_xup_or2_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'prelabGlitch_xup_inv_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'InlabGlitch_xup_inv_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'InlabGlitch_xup_inv_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'InlabGlitch_xup_and2_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'InlabGlitch_xup_or2_1_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'InlabGlitch_xup_and2_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'InlabGlitch_xup_and2_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'InlabGlitch_xup_inv_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'InlabGlitch_xup_inv_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'InlabGlitch_xup_inv_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'InlabGlitch_xup_inv_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'InlabGlitch_xup_or2_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'InlabGlitch_xup_or2_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'prelabGlitch_xup_inv_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'prelabGlitch_xup_inv_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'prelabGlitch_xup_or2_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'prelabGlitch_xup_or2_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
