-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity relu_1 is
port (
    ap_ready : OUT STD_LOGIC;
    data_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_13_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_14_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_15_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_20_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (13 downto 0) );
end;


architecture behav of relu_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal tmp_12_fu_106_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_1_fu_114_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_s_fu_96_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_14_1_fu_90_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_6_1_fu_118_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal res_1_V_write_assig_fu_124_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_13_fu_152_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_3_fu_160_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1_fu_142_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_14_3_fu_136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_6_3_fu_164_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal res_3_V_write_assig_fu_170_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_14_fu_198_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_7_fu_206_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_fu_188_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_14_7_fu_182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_6_7_fu_210_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal res_7_V_write_assig_fu_216_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_15_fu_244_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_s_fu_252_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_3_fu_234_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_14_s_fu_228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_6_s_fu_256_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal res_13_V_write_assi_fu_262_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_16_fu_290_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_2_fu_298_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_4_fu_280_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_14_2_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_6_2_fu_302_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal res_14_V_write_assi_fu_308_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_17_fu_336_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_4_fu_344_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_5_fu_326_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_14_4_fu_320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_6_4_fu_348_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal res_15_V_write_assi_fu_354_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_18_fu_382_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_5_fu_390_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_6_fu_372_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_14_5_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_6_5_fu_394_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal res_20_V_write_assi_fu_400_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal res_1_V_write_assig_1_fu_132_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_3_V_write_assig_1_fu_178_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_7_V_write_assig_1_fu_224_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_13_V_write_assi_1_fu_270_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_14_V_write_assi_1_fu_316_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_15_V_write_assi_1_fu_362_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_20_V_write_assi_1_fu_408_p1 : STD_LOGIC_VECTOR (13 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= res_1_V_write_assig_1_fu_132_p1;
    ap_return_1 <= res_3_V_write_assig_1_fu_178_p1;
    ap_return_2 <= res_7_V_write_assig_1_fu_224_p1;
    ap_return_3 <= res_13_V_write_assi_1_fu_270_p1;
    ap_return_4 <= res_14_V_write_assi_1_fu_316_p1;
    ap_return_5 <= res_15_V_write_assi_1_fu_362_p1;
    ap_return_6 <= res_20_V_write_assi_1_fu_408_p1;
    p_Val2_6_1_fu_118_p2 <= std_logic_vector(unsigned(tmp_17_1_fu_114_p1) + unsigned(tmp_s_fu_96_p4));
    p_Val2_6_2_fu_302_p2 <= std_logic_vector(unsigned(tmp_17_2_fu_298_p1) + unsigned(tmp_4_fu_280_p4));
    p_Val2_6_3_fu_164_p2 <= std_logic_vector(unsigned(tmp_17_3_fu_160_p1) + unsigned(tmp_1_fu_142_p4));
    p_Val2_6_4_fu_348_p2 <= std_logic_vector(unsigned(tmp_17_4_fu_344_p1) + unsigned(tmp_5_fu_326_p4));
    p_Val2_6_5_fu_394_p2 <= std_logic_vector(unsigned(tmp_17_5_fu_390_p1) + unsigned(tmp_6_fu_372_p4));
    p_Val2_6_7_fu_210_p2 <= std_logic_vector(unsigned(tmp_17_7_fu_206_p1) + unsigned(tmp_2_fu_188_p4));
    p_Val2_6_s_fu_256_p2 <= std_logic_vector(unsigned(tmp_17_s_fu_252_p1) + unsigned(tmp_3_fu_234_p4));
    res_13_V_write_assi_1_fu_270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_13_V_write_assi_fu_262_p3),14));
    res_13_V_write_assi_fu_262_p3 <= 
        p_Val2_6_s_fu_256_p2 when (tmp_14_s_fu_228_p2(0) = '1') else 
        ap_const_lv13_0;
    res_14_V_write_assi_1_fu_316_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_14_V_write_assi_fu_308_p3),14));
    res_14_V_write_assi_fu_308_p3 <= 
        p_Val2_6_2_fu_302_p2 when (tmp_14_2_fu_274_p2(0) = '1') else 
        ap_const_lv13_0;
    res_15_V_write_assi_1_fu_362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_15_V_write_assi_fu_354_p3),14));
    res_15_V_write_assi_fu_354_p3 <= 
        p_Val2_6_4_fu_348_p2 when (tmp_14_4_fu_320_p2(0) = '1') else 
        ap_const_lv13_0;
    res_1_V_write_assig_1_fu_132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_1_V_write_assig_fu_124_p3),14));
    res_1_V_write_assig_fu_124_p3 <= 
        p_Val2_6_1_fu_118_p2 when (tmp_14_1_fu_90_p2(0) = '1') else 
        ap_const_lv13_0;
    res_20_V_write_assi_1_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_20_V_write_assi_fu_400_p3),14));
    res_20_V_write_assi_fu_400_p3 <= 
        p_Val2_6_5_fu_394_p2 when (tmp_14_5_fu_366_p2(0) = '1') else 
        ap_const_lv13_0;
    res_3_V_write_assig_1_fu_178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_3_V_write_assig_fu_170_p3),14));
    res_3_V_write_assig_fu_170_p3 <= 
        p_Val2_6_3_fu_164_p2 when (tmp_14_3_fu_136_p2(0) = '1') else 
        ap_const_lv13_0;
    res_7_V_write_assig_1_fu_224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_7_V_write_assig_fu_216_p3),14));
    res_7_V_write_assig_fu_216_p3 <= 
        p_Val2_6_7_fu_210_p2 when (tmp_14_7_fu_182_p2(0) = '1') else 
        ap_const_lv13_0;
    tmp_12_fu_106_p3 <= data_1_V_read(2 downto 2);
    tmp_13_fu_152_p3 <= data_3_V_read(2 downto 2);
    tmp_14_1_fu_90_p2 <= "1" when (signed(data_1_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_14_2_fu_274_p2 <= "1" when (signed(data_14_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_14_3_fu_136_p2 <= "1" when (signed(data_3_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_14_4_fu_320_p2 <= "1" when (signed(data_15_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_14_5_fu_366_p2 <= "1" when (signed(data_20_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_14_7_fu_182_p2 <= "1" when (signed(data_7_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_14_fu_198_p3 <= data_7_V_read(2 downto 2);
    tmp_14_s_fu_228_p2 <= "1" when (signed(data_13_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_15_fu_244_p3 <= data_13_V_read(2 downto 2);
    tmp_16_fu_290_p3 <= data_14_V_read(2 downto 2);
    tmp_17_1_fu_114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_106_p3),13));
    tmp_17_2_fu_298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_290_p3),13));
    tmp_17_3_fu_160_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_152_p3),13));
    tmp_17_4_fu_344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_336_p3),13));
    tmp_17_5_fu_390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_382_p3),13));
    tmp_17_7_fu_206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_198_p3),13));
    tmp_17_fu_336_p3 <= data_15_V_read(2 downto 2);
    tmp_17_s_fu_252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_244_p3),13));
    tmp_18_fu_382_p3 <= data_20_V_read(2 downto 2);
    tmp_1_fu_142_p4 <= data_3_V_read(15 downto 3);
    tmp_2_fu_188_p4 <= data_7_V_read(15 downto 3);
    tmp_3_fu_234_p4 <= data_13_V_read(15 downto 3);
    tmp_4_fu_280_p4 <= data_14_V_read(15 downto 3);
    tmp_5_fu_326_p4 <= data_15_V_read(15 downto 3);
    tmp_6_fu_372_p4 <= data_20_V_read(15 downto 3);
    tmp_s_fu_96_p4 <= data_1_V_read(15 downto 3);
end behav;
