$date
	Sun Apr 20 19:23:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module immed_gen_tb $end
$var wire 32 ! immediate [31:0] $end
$var reg 32 " instruction [31:0] $end
$scope module uut $end
$var wire 32 # instruction [31:0] $end
$var wire 7 $ opcode [6:0] $end
$var reg 32 % immediate [31:0] $end
$upscope $end
$scope task test_immed $end
$var reg 32 & expected [31:0] $end
$var reg 32 ' instr [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000010000010000011 '
b1 &
b1 %
b11 $
b100000010000010000011 #
b100000010000010000011 "
b1 !
$end
#1
b10 !
b10 %
b10011 $
b1000001001000010010011 "
b1000001001000010010011 #
b10 &
b1000001001000010010011 '
#2
b100010 !
b100010 %
b100011 $
b10001000001010000100100011 "
b10001000001010000100100011 #
b100010 &
b10001000001010000100100011 '
#3
b100000000010 !
b100000000010 %
b1100011 $
b10000010000000111100011 "
b10000010000000111100011 #
b100000000010 &
b10000010000000111100011 '
#4
b11111111111111111111111111111110 !
b11111111111111111111111111111110 %
b1101111 $
b11111111111111111111000001101111 "
b11111111111111111111000001101111 #
b11111111111111111111111111111110 &
b11111111111111111111000001101111 '
#5
b10010001101000101000000000000 !
b10010001101000101000000000000 %
b110111 $
b10010001101000101000010110111 "
b10010001101000101000010110111 #
b10010001101000101000000000000 &
b10010001101000101000010110111 '
#6
b100110000000000000000 !
b100110000000000000000 %
b10111 $
b100110000000010010111 "
b100110000000010010111 #
b100110000000000000000 &
b100110000000010010111 '
#7
b0 !
b0 %
b1111111 $
b11111111111111111111111111111111 "
b11111111111111111111111111111111 #
b0 &
b11111111111111111111111111111111 '
#8
