# Generated by Yosys 0.21+10 (git sha1 558018522, clang 14.0.0 -fPIC -Os)

.model toplevel
.inputs clk openram_h4_w4_1rw_addr[0] openram_h4_w4_1rw_addr[1] openram_h4_w4_1rw_wdata[0] openram_h4_w4_1rw_wdata[1] openram_h4_w4_1rw_wdata[2] openram_h4_w4_1rw_wdata[3] openram_h4_w4_1rw_wen
.outputs openram_h4_w4_1rw_rdata[0] openram_h4_w4_1rw_rdata[1] openram_h4_w4_1rw_rdata[2] openram_h4_w4_1rw_rdata[3]
.names $false
.names $true
1
.names $undef
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_DATA[3:0]$7[2] E=$memory\mem_0$wren[3][0][0]$y$78 Q=mem_0[3][2]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_DATA[3:0]$7[3] E=$memory\mem_0$wren[3][0][0]$y$78 Q=mem_0[3][3]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_DATA[3:0]$7[0] E=$memory\mem_0$wren[3][0][0]$y$78 Q=mem_0[3][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_DATA[3:0]$7[1] E=$memory\mem_0$wren[3][0][0]$y$78 Q=mem_0[3][1]
.subckt $_DFFE_PN_ C=clk D=openram_h4_w4_1rw_addr[0] E=openram_h4_w4_1rw_wen Q=tmp1[0]
.subckt $_DFFE_PN_ C=clk D=openram_h4_w4_1rw_addr[1] E=openram_h4_w4_1rw_wen Q=tmp1[1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_DATA[3:0]$7[0] E=$memory\mem_0$wren[2][0][0]$y$72 Q=mem_0[2][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_DATA[3:0]$7[1] E=$memory\mem_0$wren[2][0][0]$y$72 Q=mem_0[2][1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_DATA[3:0]$7[2] E=$memory\mem_0$wren[2][0][0]$y$72 Q=mem_0[2][2]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_DATA[3:0]$7[3] E=$memory\mem_0$wren[2][0][0]$y$72 Q=mem_0[2][3]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_DATA[3:0]$7[0] E=$memory\mem_0$wren[1][0][0]$y$64 Q=mem_0[1][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_DATA[3:0]$7[1] E=$memory\mem_0$wren[1][0][0]$y$64 Q=mem_0[1][1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_DATA[3:0]$7[2] E=$memory\mem_0$wren[1][0][0]$y$64 Q=mem_0[1][2]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_DATA[3:0]$7[3] E=$memory\mem_0$wren[1][0][0]$y$64 Q=mem_0[1][3]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_DATA[3:0]$7[0] E=$memory\mem_0$wren[0][0][0]$y$56 Q=mem_0[0][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_DATA[3:0]$7[1] E=$memory\mem_0$wren[0][0][0]$y$56 Q=mem_0[0][1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_DATA[3:0]$7[2] E=$memory\mem_0$wren[0][0][0]$y$56 Q=mem_0[0][2]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_DATA[3:0]$7[3] E=$memory\mem_0$wren[0][0][0]$y$56 Q=mem_0[0][3]
.names mem_0[0][0] mem_0[1][0] tmp1[0] $memory\mem_0$rdmux[0][0][0]$a$41[0]
1-0 1
-11 1
.names mem_0[0][1] mem_0[1][1] tmp1[0] $memory\mem_0$rdmux[0][0][0]$a$41[1]
1-0 1
-11 1
.names mem_0[0][2] mem_0[1][2] tmp1[0] $memory\mem_0$rdmux[0][0][0]$a$41[2]
1-0 1
-11 1
.names mem_0[0][3] mem_0[1][3] tmp1[0] $memory\mem_0$rdmux[0][0][0]$a$41[3]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][0][0]$a$41[0] $memory\mem_0$rdmux[0][0][0]$b$42[0] tmp1[1] openram_h4_w4_1rw_rdata[0]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][0][0]$a$41[1] $memory\mem_0$rdmux[0][0][0]$b$42[1] tmp1[1] openram_h4_w4_1rw_rdata[1]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][0][0]$a$41[2] $memory\mem_0$rdmux[0][0][0]$b$42[2] tmp1[1] openram_h4_w4_1rw_rdata[2]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][0][0]$a$41[3] $memory\mem_0$rdmux[0][0][0]$b$42[3] tmp1[1] openram_h4_w4_1rw_rdata[3]
1-0 1
-11 1
.names $undef openram_h4_w4_1rw_wdata[0] openram_h4_w4_1rw_wen $0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_DATA[3:0]$7[0]
1-0 1
-11 1
.names $undef openram_h4_w4_1rw_wdata[1] openram_h4_w4_1rw_wen $0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_DATA[3:0]$7[1]
1-0 1
-11 1
.names $undef openram_h4_w4_1rw_wdata[2] openram_h4_w4_1rw_wen $0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_DATA[3:0]$7[2]
1-0 1
-11 1
.names $undef openram_h4_w4_1rw_wdata[3] openram_h4_w4_1rw_wen $0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_DATA[3:0]$7[3]
1-0 1
-11 1
.names $undef openram_h4_w4_1rw_addr[0] openram_h4_w4_1rw_wen $0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_ADDR[1:0]$6[0]
1-0 1
-11 1
.names $undef openram_h4_w4_1rw_addr[1] openram_h4_w4_1rw_wen $0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_ADDR[1:0]$6[1]
1-0 1
-11 1
.names mem_0[2][0] mem_0[3][0] tmp1[0] $memory\mem_0$rdmux[0][0][0]$b$42[0]
1-0 1
-11 1
.names mem_0[2][1] mem_0[3][1] tmp1[0] $memory\mem_0$rdmux[0][0][0]$b$42[1]
1-0 1
-11 1
.names mem_0[2][2] mem_0[3][2] tmp1[0] $memory\mem_0$rdmux[0][0][0]$b$42[2]
1-0 1
-11 1
.names mem_0[2][3] mem_0[3][3] tmp1[0] $memory\mem_0$rdmux[0][0][0]$b$42[3]
1-0 1
-11 1
.names $0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_ADDR[1:0]$6[0] $auto$rtlil.cc:2409:Eq$50
0 1
.names $0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_ADDR[1:0]$6[1] $auto$rtlil.cc:2409:Eq$52
0 1
.names $auto$rtlil.cc:2409:Eq$50 $auto$rtlil.cc:2409:Eq$52 $auto$rtlil.cc:2401:And$54
11 1
.names $auto$rtlil.cc:2401:And$54 openram_h4_w4_1rw_wen $memory\mem_0$wren[0][0][0]$y$56
11 1
.names $0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_ADDR[1:0]$6[0] $auto$rtlil.cc:2409:Eq$52 $auto$rtlil.cc:2401:And$62
11 1
.names $auto$rtlil.cc:2401:And$62 openram_h4_w4_1rw_wen $memory\mem_0$wren[1][0][0]$y$64
11 1
.names $auto$rtlil.cc:2409:Eq$50 $0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_ADDR[1:0]$6[1] $auto$rtlil.cc:2401:And$70
11 1
.names $auto$rtlil.cc:2401:And$70 openram_h4_w4_1rw_wen $memory\mem_0$wren[2][0][0]$y$72
11 1
.names $0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_ADDR[1:0]$6[0] $0$memwr$\mem_0$netlist_h4_w4_1rw.v:36$1_ADDR[1:0]$6[1] $auto$rtlil.cc:2401:And$76
11 1
.names $auto$rtlil.cc:2401:And$76 openram_h4_w4_1rw_wen $memory\mem_0$wren[3][0][0]$y$78
11 1
.end
