Flow report for BCD_seven_seg_A
Mon Mar  9 23:25:26 2020
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Flow Summary                                                                 ;
+---------------------------------+--------------------------------------------+
; Flow Status                     ; Successful - Mon Mar  9 23:25:26 2020      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; BCD_seven_seg_A                            ;
; Top-level Entity Name           ; BCD_seven_seg_A                            ;
; Family                          ; Cyclone V                                  ;
; Device                          ; 5CSXFC6D6F31C8                             ;
; Timing Models                   ; Final                                      ;
; Logic utilization (in ALMs)     ; 4 / 41,910 ( < 1 % )                       ;
; Total registers                 ; 0                                          ;
; Total pins                      ; 11 / 499 ( 2 % )                           ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0 / 5,662,720 ( 0 % )                      ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                            ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                              ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                              ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                              ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                              ;
; Total PLLs                      ; 0 / 15 ( 0 % )                             ;
; Total DLLs                      ; 0 / 4 ( 0 % )                              ;
+---------------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 03/09/2020 23:16:11 ;
; Main task         ; Compilation         ;
; Revision Name     ; BCD_seven_seg_A     ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                           ;
+-------------------------------------+-------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                                 ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+-------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 0.158376697011652                                     ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; On                                                    ; --            ; --          ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR       ; /home/timmy/Git/Learn-VHDL/CH6/CH6-2/simulation/qsim/ ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                                           ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)                             ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                    ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                     ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                                              ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                                 ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                          ; --            ; --          ; --             ;
+-------------------------------------+-------------------------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:19     ; 1.0                     ; 1066 MB             ; 00:00:40                           ;
; Fitter                    ; 00:01:14     ; 1.7                     ; 2146 MB             ; 00:02:13                           ;
; Assembler                 ; 00:00:16     ; 1.0                     ; 1015 MB             ; 00:00:15                           ;
; TimeQuest Timing Analyzer ; 00:00:10     ; 1.0                     ; 1357 MB             ; 00:00:10                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 1191 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 1187 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 1191 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 1187 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 1193 MB             ; 00:00:02                           ;
; Total                     ; 00:02:09     ; --                      ; --                  ; 00:03:28                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                             ;
+---------------------------+------------------+----------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+---------------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis      ; timmy-desktop    ; Ubuntu 16.04.6 ; 16         ; x86_64         ;
; Fitter                    ; timmy-desktop    ; Ubuntu 16.04.6 ; 16         ; x86_64         ;
; Assembler                 ; timmy-desktop    ; Ubuntu 16.04.6 ; 16         ; x86_64         ;
; TimeQuest Timing Analyzer ; timmy-desktop    ; Ubuntu 16.04.6 ; 16         ; x86_64         ;
; EDA Netlist Writer        ; timmy-desktop    ; Ubuntu 16.04.6 ; 16         ; x86_64         ;
; EDA Netlist Writer        ; timmy-desktop    ; Ubuntu 16.04.6 ; 16         ; x86_64         ;
; EDA Netlist Writer        ; timmy-desktop    ; Ubuntu 16.04.6 ; 16         ; x86_64         ;
; EDA Netlist Writer        ; timmy-desktop    ; Ubuntu 16.04.6 ; 16         ; x86_64         ;
; EDA Netlist Writer        ; timmy-desktop    ; Ubuntu 16.04.6 ; 16         ; x86_64         ;
+---------------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off BCD_seven_seg_A -c BCD_seven_seg_A
quartus_fit --read_settings_files=off --write_settings_files=off BCD_seven_seg_A -c BCD_seven_seg_A
quartus_asm --read_settings_files=off --write_settings_files=off BCD_seven_seg_A -c BCD_seven_seg_A
quartus_sta BCD_seven_seg_A -c BCD_seven_seg_A
quartus_eda --read_settings_files=off --write_settings_files=off BCD_seven_seg_A -c BCD_seven_seg_A
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off BCD_seven_seg_A -c BCD_seven_seg_A --vector_source=/home/timmy/Git/Learn-VHDL/CH6/CH6-2/BCD_seven_seg_A.vwf --testbench_file=/home/timmy/Git/Learn-VHDL/CH6/CH6-2/simulation/qsim/BCD_seven_seg_A.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/timmy/Git/Learn-VHDL/CH6/CH6-2/simulation/qsim/ BCD_seven_seg_A -c BCD_seven_seg_A
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off BCD_seven_seg_A -c BCD_seven_seg_A --vector_source=/home/timmy/Git/Learn-VHDL/CH6/CH6-2/BCD_seven_seg_A.vwf --testbench_file=/home/timmy/Git/Learn-VHDL/CH6/CH6-2/simulation/qsim/BCD_seven_seg_A.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/timmy/Git/Learn-VHDL/CH6/CH6-2/simulation/qsim/ BCD_seven_seg_A -c BCD_seven_seg_A



