Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov 18 21:49:58 2021
| Host         : LAPTOP-2GK32TES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (308)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3873)
5. checking no_input_delay (11)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (308)
--------------------------
 There are 139 register/latch pins with no clock driven by root clock pin: OV_PCLK (HIGH)

 There are 169 register/latch pins with no clock driven by root clock pin: clk_divider_25_i/o_2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3873)
---------------------------------------------------
 There are 3873 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.658        0.000                      0                  175        0.099        0.000                      0                  175        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
CLK100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100              2.658        0.000                      0                  140        0.099        0.000                      0                  140        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK100             CLK100                   4.146        0.000                      0                   35        0.653        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100
  To Clock:  CLK100

Setup :            0  Failing Endpoints,  Worst Slack        2.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 0.952ns (13.997%)  route 5.849ns (86.003%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.653     5.415    debouncer_i/CLK100
    SLICE_X51Y45         FDRE                                         r  debouncer_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 f  debouncer_i/cnt_reg[7]/Q
                         net (fo=3, routed)           1.021     6.892    debouncer_i/cnt_reg[7]
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.016 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.298    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.422 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          3.245    10.667    ov_controller_i/ov_sccb_i/reset
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.791 r  ov_controller_i/ov_sccb_i/d_2[15]_i_6/O
                         net (fo=4, routed)           0.773    11.565    ov_controller_i/ov_sccb_i/d_2[15]_i_6_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I0_O)        0.124    11.689 r  ov_controller_i/ov_sccb_i/d_2[23]_i_1/O
                         net (fo=6, routed)           0.528    12.217    ov_controller_i/ov_sccb_i/d_2[23]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.562    15.045    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X9Y23          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[16]/C
                         clock pessimism              0.294    15.339    
                         clock uncertainty           -0.035    15.303    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    14.874    ov_controller_i/ov_sccb_i/d_2_reg[16]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 0.952ns (13.997%)  route 5.849ns (86.003%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.653     5.415    debouncer_i/CLK100
    SLICE_X51Y45         FDRE                                         r  debouncer_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 f  debouncer_i/cnt_reg[7]/Q
                         net (fo=3, routed)           1.021     6.892    debouncer_i/cnt_reg[7]
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.016 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.298    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.422 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          3.245    10.667    ov_controller_i/ov_sccb_i/reset
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.791 r  ov_controller_i/ov_sccb_i/d_2[15]_i_6/O
                         net (fo=4, routed)           0.773    11.565    ov_controller_i/ov_sccb_i/d_2[15]_i_6_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I0_O)        0.124    11.689 r  ov_controller_i/ov_sccb_i/d_2[23]_i_1/O
                         net (fo=6, routed)           0.528    12.217    ov_controller_i/ov_sccb_i/d_2[23]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.562    15.045    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X9Y23          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[18]/C
                         clock pessimism              0.294    15.339    
                         clock uncertainty           -0.035    15.303    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    14.874    ov_controller_i/ov_sccb_i/d_2_reg[18]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 0.952ns (13.997%)  route 5.849ns (86.003%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.653     5.415    debouncer_i/CLK100
    SLICE_X51Y45         FDRE                                         r  debouncer_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 f  debouncer_i/cnt_reg[7]/Q
                         net (fo=3, routed)           1.021     6.892    debouncer_i/cnt_reg[7]
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.016 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.298    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.422 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          3.245    10.667    ov_controller_i/ov_sccb_i/reset
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.791 r  ov_controller_i/ov_sccb_i/d_2[15]_i_6/O
                         net (fo=4, routed)           0.773    11.565    ov_controller_i/ov_sccb_i/d_2[15]_i_6_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I0_O)        0.124    11.689 r  ov_controller_i/ov_sccb_i/d_2[23]_i_1/O
                         net (fo=6, routed)           0.528    12.217    ov_controller_i/ov_sccb_i/d_2[23]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.562    15.045    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X9Y23          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[19]/C
                         clock pessimism              0.294    15.339    
                         clock uncertainty           -0.035    15.303    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    14.874    ov_controller_i/ov_sccb_i/d_2_reg[19]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 0.952ns (13.997%)  route 5.849ns (86.003%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.653     5.415    debouncer_i/CLK100
    SLICE_X51Y45         FDRE                                         r  debouncer_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 f  debouncer_i/cnt_reg[7]/Q
                         net (fo=3, routed)           1.021     6.892    debouncer_i/cnt_reg[7]
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.016 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.298    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.422 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          3.245    10.667    ov_controller_i/ov_sccb_i/reset
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.791 r  ov_controller_i/ov_sccb_i/d_2[15]_i_6/O
                         net (fo=4, routed)           0.773    11.565    ov_controller_i/ov_sccb_i/d_2[15]_i_6_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I0_O)        0.124    11.689 r  ov_controller_i/ov_sccb_i/d_2[23]_i_1/O
                         net (fo=6, routed)           0.528    12.217    ov_controller_i/ov_sccb_i/d_2[23]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.562    15.045    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X9Y23          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[20]/C
                         clock pessimism              0.294    15.339    
                         clock uncertainty           -0.035    15.303    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    14.874    ov_controller_i/ov_sccb_i/d_2_reg[20]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 0.952ns (13.997%)  route 5.849ns (86.003%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.653     5.415    debouncer_i/CLK100
    SLICE_X51Y45         FDRE                                         r  debouncer_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 f  debouncer_i/cnt_reg[7]/Q
                         net (fo=3, routed)           1.021     6.892    debouncer_i/cnt_reg[7]
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.016 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.298    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.422 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          3.245    10.667    ov_controller_i/ov_sccb_i/reset
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.791 r  ov_controller_i/ov_sccb_i/d_2[15]_i_6/O
                         net (fo=4, routed)           0.773    11.565    ov_controller_i/ov_sccb_i/d_2[15]_i_6_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I0_O)        0.124    11.689 r  ov_controller_i/ov_sccb_i/d_2[23]_i_1/O
                         net (fo=6, routed)           0.528    12.217    ov_controller_i/ov_sccb_i/d_2[23]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.562    15.045    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X9Y23          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[21]/C
                         clock pessimism              0.294    15.339    
                         clock uncertainty           -0.035    15.303    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    14.874    ov_controller_i/ov_sccb_i/d_2_reg[21]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 0.952ns (13.997%)  route 5.849ns (86.003%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.653     5.415    debouncer_i/CLK100
    SLICE_X51Y45         FDRE                                         r  debouncer_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 f  debouncer_i/cnt_reg[7]/Q
                         net (fo=3, routed)           1.021     6.892    debouncer_i/cnt_reg[7]
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.016 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.298    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.422 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          3.245    10.667    ov_controller_i/ov_sccb_i/reset
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.791 r  ov_controller_i/ov_sccb_i/d_2[15]_i_6/O
                         net (fo=4, routed)           0.773    11.565    ov_controller_i/ov_sccb_i/d_2[15]_i_6_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I0_O)        0.124    11.689 r  ov_controller_i/ov_sccb_i/d_2[23]_i_1/O
                         net (fo=6, routed)           0.528    12.217    ov_controller_i/ov_sccb_i/d_2[23]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.562    15.045    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X9Y23          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[23]/C
                         clock pessimism              0.294    15.339    
                         clock uncertainty           -0.035    15.303    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    14.874    ov_controller_i/ov_sccb_i/d_2_reg[23]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 0.952ns (13.926%)  route 5.884ns (86.074%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.653     5.415    debouncer_i/CLK100
    SLICE_X51Y45         FDRE                                         r  debouncer_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 f  debouncer_i/cnt_reg[7]/Q
                         net (fo=3, routed)           1.021     6.892    debouncer_i/cnt_reg[7]
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.016 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.298    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.422 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          3.245    10.667    ov_controller_i/ov_sccb_i/reset
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.791 r  ov_controller_i/ov_sccb_i/d_2[15]_i_6/O
                         net (fo=4, routed)           0.631    11.422    ov_controller_i/ov_sccb_i/d_2[15]_i_6_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.124    11.546 r  ov_controller_i/ov_sccb_i/d_2[15]_i_1/O
                         net (fo=22, routed)          0.705    12.251    ov_controller_i/ov_sccb_i/d_2[15]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.566    15.049    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X9Y20          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[1]/C
                         clock pessimism              0.294    15.343    
                         clock uncertainty           -0.035    15.307    
    SLICE_X9Y20          FDRE (Setup_fdre_C_CE)      -0.205    15.102    ov_controller_i/ov_sccb_i/d_2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                  2.851    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 0.952ns (13.926%)  route 5.884ns (86.074%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.653     5.415    debouncer_i/CLK100
    SLICE_X51Y45         FDRE                                         r  debouncer_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 f  debouncer_i/cnt_reg[7]/Q
                         net (fo=3, routed)           1.021     6.892    debouncer_i/cnt_reg[7]
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.016 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.298    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.422 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          3.245    10.667    ov_controller_i/ov_sccb_i/reset
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.791 r  ov_controller_i/ov_sccb_i/d_2[15]_i_6/O
                         net (fo=4, routed)           0.631    11.422    ov_controller_i/ov_sccb_i/d_2[15]_i_6_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.124    11.546 r  ov_controller_i/ov_sccb_i/d_2[15]_i_1/O
                         net (fo=22, routed)          0.705    12.251    ov_controller_i/ov_sccb_i/d_2[15]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.566    15.049    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X9Y20          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[2]/C
                         clock pessimism              0.294    15.343    
                         clock uncertainty           -0.035    15.307    
    SLICE_X9Y20          FDRE (Setup_fdre_C_CE)      -0.205    15.102    ov_controller_i/ov_sccb_i/d_2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                  2.851    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 0.952ns (13.926%)  route 5.884ns (86.074%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.653     5.415    debouncer_i/CLK100
    SLICE_X51Y45         FDRE                                         r  debouncer_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 f  debouncer_i/cnt_reg[7]/Q
                         net (fo=3, routed)           1.021     6.892    debouncer_i/cnt_reg[7]
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.016 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.298    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.422 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          3.245    10.667    ov_controller_i/ov_sccb_i/reset
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.791 r  ov_controller_i/ov_sccb_i/d_2[15]_i_6/O
                         net (fo=4, routed)           0.631    11.422    ov_controller_i/ov_sccb_i/d_2[15]_i_6_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.124    11.546 r  ov_controller_i/ov_sccb_i/d_2[15]_i_1/O
                         net (fo=22, routed)          0.705    12.251    ov_controller_i/ov_sccb_i/d_2[15]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.566    15.049    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X9Y20          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[3]/C
                         clock pessimism              0.294    15.343    
                         clock uncertainty           -0.035    15.307    
    SLICE_X9Y20          FDRE (Setup_fdre_C_CE)      -0.205    15.102    ov_controller_i/ov_sccb_i/d_2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                  2.851    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 0.952ns (13.926%)  route 5.884ns (86.074%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.653     5.415    debouncer_i/CLK100
    SLICE_X51Y45         FDRE                                         r  debouncer_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 f  debouncer_i/cnt_reg[7]/Q
                         net (fo=3, routed)           1.021     6.892    debouncer_i/cnt_reg[7]
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.016 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.298    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.422 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          3.245    10.667    ov_controller_i/ov_sccb_i/reset
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.791 r  ov_controller_i/ov_sccb_i/d_2[15]_i_6/O
                         net (fo=4, routed)           0.631    11.422    ov_controller_i/ov_sccb_i/d_2[15]_i_6_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.124    11.546 r  ov_controller_i/ov_sccb_i/d_2[15]_i_1/O
                         net (fo=22, routed)          0.705    12.251    ov_controller_i/ov_sccb_i/d_2[15]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.566    15.049    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X9Y20          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[4]/C
                         clock pessimism              0.294    15.343    
                         clock uncertainty           -0.035    15.307    
    SLICE_X9Y20          FDRE (Setup_fdre_C_CE)      -0.205    15.102    ov_controller_i/ov_sccb_i/d_2_reg[4]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                  2.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_registers_i/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_registers_i/cmd_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.842%)  route 0.172ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.584     1.531    ov_controller_i/ov_registers_i/CLK100
    SLICE_X8Y22          FDCE                                         r  ov_controller_i/ov_registers_i/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     1.695 r  ov_controller_i/ov_registers_i/cnt_reg[3]/Q
                         net (fo=6, routed)           0.172     1.867    ov_controller_i/ov_registers_i/cnt_reg[3]
    RAMB18_X0Y8          RAMB18E1                                     r  ov_controller_i/ov_registers_i/cmd_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.890     2.085    ov_controller_i/ov_registers_i/CLK100
    RAMB18_X0Y8          RAMB18E1                                     r  ov_controller_i/ov_registers_i/cmd_reg/CLKARDCLK
                         clock pessimism             -0.500     1.584    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.767    ov_controller_i/ov_registers_i/cmd_reg
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_sccb_i/d_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.584     1.531    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X9Y21          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.672 r  ov_controller_i/ov_sccb_i/d_2_reg[5]/Q
                         net (fo=1, routed)           0.054     1.726    ov_controller_i/ov_sccb_i/d_2_reg_n_0_[5]
    SLICE_X8Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.771 r  ov_controller_i/ov_sccb_i/d_2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.771    ov_controller_i/ov_sccb_i/d_2[6]_i_1_n_0
    SLICE_X8Y21          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.851     2.045    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X8Y21          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[6]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X8Y21          FDRE (Hold_fdre_C_D)         0.121     1.665    ov_controller_i/ov_sccb_i/d_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_registers_i/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_registers_i/cmd_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.704%)  route 0.233ns (62.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.584     1.531    ov_controller_i/ov_registers_i/CLK100
    SLICE_X11Y21         FDCE                                         r  ov_controller_i/ov_registers_i/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  ov_controller_i/ov_registers_i/cnt_reg[5]/Q
                         net (fo=4, routed)           0.233     1.905    ov_controller_i/ov_registers_i/cnt_reg[5]
    RAMB18_X0Y8          RAMB18E1                                     r  ov_controller_i/ov_registers_i/cmd_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.890     2.085    ov_controller_i/ov_registers_i/CLK100
    RAMB18_X0Y8          RAMB18E1                                     r  ov_controller_i/ov_registers_i/cmd_reg/CLKARDCLK
                         clock pessimism             -0.480     1.604    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.787    ov_controller_i/ov_registers_i/cmd_reg
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_registers_i/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_registers_i/cmd_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.680%)  route 0.195ns (54.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.584     1.531    ov_controller_i/ov_registers_i/CLK100
    SLICE_X8Y22          FDCE                                         r  ov_controller_i/ov_registers_i/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     1.695 r  ov_controller_i/ov_registers_i/cnt_reg[1]/Q
                         net (fo=8, routed)           0.195     1.890    ov_controller_i/ov_registers_i/cnt_reg[1]
    RAMB18_X0Y8          RAMB18E1                                     r  ov_controller_i/ov_registers_i/cmd_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.890     2.085    ov_controller_i/ov_registers_i/CLK100
    RAMB18_X0Y8          RAMB18E1                                     r  ov_controller_i/ov_registers_i/cmd_reg/CLKARDCLK
                         clock pessimism             -0.500     1.584    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.767    ov_controller_i/ov_registers_i/cmd_reg
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_registers_i/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_registers_i/fin_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.584     1.531    ov_controller_i/ov_registers_i/CLK100
    SLICE_X11Y21         FDCE                                         r  ov_controller_i/ov_registers_i/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  ov_controller_i/ov_registers_i/cnt_reg[6]/Q
                         net (fo=4, routed)           0.110     1.782    ov_controller_i/ov_registers_i/cnt_reg__0[6]
    SLICE_X10Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.827 r  ov_controller_i/ov_registers_i/fin_i_1/O
                         net (fo=1, routed)           0.000     1.827    ov_controller_i/ov_registers_i/fin_i_1_n_0
    SLICE_X10Y21         FDCE                                         r  ov_controller_i/ov_registers_i/fin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.851     2.045    ov_controller_i/ov_registers_i/CLK100
    SLICE_X10Y21         FDCE                                         r  ov_controller_i/ov_registers_i/fin_reg/C
                         clock pessimism             -0.501     1.544    
    SLICE_X10Y21         FDCE (Hold_fdce_C_D)         0.120     1.664    ov_controller_i/ov_registers_i/fin_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 clk_divider_1400ns_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_1400ns_i/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.393%)  route 0.156ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.581     1.528    clk_divider_1400ns_i/i
    SLICE_X9Y25          FDCE                                         r  clk_divider_1400ns_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDCE (Prop_fdce_C_Q)         0.141     1.669 r  clk_divider_1400ns_i/cnt_reg[0]/Q
                         net (fo=8, routed)           0.156     1.825    clk_divider_1400ns_i/cnt_reg_n_0_[0]
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.870 r  clk_divider_1400ns_i/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.870    clk_divider_1400ns_i/cnt[5]
    SLICE_X10Y25         FDCE                                         r  clk_divider_1400ns_i/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.847     2.041    clk_divider_1400ns_i/i
    SLICE_X10Y25         FDCE                                         r  clk_divider_1400ns_i/cnt_reg[5]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X10Y25         FDCE (Hold_fdce_C_D)         0.121     1.682    clk_divider_1400ns_i/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_registers_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_registers_i/cmd_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.060%)  route 0.313ns (68.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.584     1.531    ov_controller_i/ov_registers_i/CLK100
    SLICE_X11Y22         FDCE                                         r  ov_controller_i/ov_registers_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  ov_controller_i/ov_registers_i/cnt_reg[0]/Q
                         net (fo=8, routed)           0.313     1.985    ov_controller_i/ov_registers_i/cnt_reg[0]
    RAMB18_X0Y8          RAMB18E1                                     r  ov_controller_i/ov_registers_i/cmd_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.890     2.085    ov_controller_i/ov_registers_i/CLK100
    RAMB18_X0Y8          RAMB18E1                                     r  ov_controller_i/ov_registers_i/cmd_reg/CLKARDCLK
                         clock pessimism             -0.480     1.604    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.787    ov_controller_i/ov_registers_i/cmd_reg
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_registers_i/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_registers_i/cmd_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.518%)  route 0.236ns (61.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.584     1.531    ov_controller_i/ov_registers_i/CLK100
    SLICE_X8Y22          FDCE                                         r  ov_controller_i/ov_registers_i/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.148     1.679 r  ov_controller_i/ov_registers_i/cnt_reg[2]/Q
                         net (fo=7, routed)           0.236     1.915    ov_controller_i/ov_registers_i/cnt_reg[2]
    RAMB18_X0Y8          RAMB18E1                                     r  ov_controller_i/ov_registers_i/cmd_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.890     2.085    ov_controller_i/ov_registers_i/CLK100
    RAMB18_X0Y8          RAMB18E1                                     r  ov_controller_i/ov_registers_i/cmd_reg/CLKARDCLK
                         clock pessimism             -0.500     1.584    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.130     1.714    ov_controller_i/ov_registers_i/cmd_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_registers_i/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_registers_i/cmd_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.332%)  route 0.238ns (61.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.584     1.531    ov_controller_i/ov_registers_i/CLK100
    SLICE_X8Y22          FDCE                                         r  ov_controller_i/ov_registers_i/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.148     1.679 r  ov_controller_i/ov_registers_i/cnt_reg[4]/Q
                         net (fo=5, routed)           0.238     1.917    ov_controller_i/ov_registers_i/cnt_reg[4]
    RAMB18_X0Y8          RAMB18E1                                     r  ov_controller_i/ov_registers_i/cmd_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.890     2.085    ov_controller_i/ov_registers_i/CLK100
    RAMB18_X0Y8          RAMB18E1                                     r  ov_controller_i/ov_registers_i/cmd_reg/CLKARDCLK
                         clock pessimism             -0.500     1.584    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.129     1.713    ov_controller_i/ov_registers_i/cmd_reg
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_sccb_i/d_2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/d_2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.529    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X9Y23          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  ov_controller_i/ov_sccb_i/d_2_reg[20]/Q
                         net (fo=1, routed)           0.145     1.815    ov_controller_i/ov_sccb_i/d_2_reg_n_0_[20]
    SLICE_X9Y23          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     2.042    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X9Y23          FDRE                                         r  ov_controller_i/ov_sccb_i/d_2_reg[21]/C
                         clock pessimism             -0.513     1.529    
    SLICE_X9Y23          FDRE (Hold_fdre_C_D)         0.075     1.604    ov_controller_i/ov_sccb_i/d_2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    ov_controller_i/ov_registers_i/cmd_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y21    ov_controller_i/ov_sccb_i/d_2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y20    ov_controller_i/ov_sccb_i/d_2_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y20    ov_controller_i/ov_sccb_i/d_2_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y21    ov_controller_i/ov_sccb_i/d_2_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y21    ov_controller_i/ov_sccb_i/d_2_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y21    ov_controller_i/ov_sccb_i/d_2_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y22   ov_controller_i/ov_sccb_i/d_2_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y23    ov_controller_i/ov_sccb_i/d_2_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y22   ov_controller_i/ov_sccb_i/d_2_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y23    ov_controller_i/ov_sccb_i/d_2_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y22    ov_controller_i/ov_sccb_i/d_2_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y23    ov_controller_i/ov_sccb_i/d_2_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y23    ov_controller_i/ov_sccb_i/d_2_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y23    ov_controller_i/ov_sccb_i/d_2_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y23    ov_controller_i/ov_sccb_i/d_2_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y22    ov_controller_i/ov_sccb_i/d_2_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y23    ov_controller_i/ov_sccb_i/d_2_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y23    ov_controller_i/ov_sccb_i/state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y20    ov_controller_i/ov_sccb_i/d_2_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y20    ov_controller_i/ov_sccb_i/d_2_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y23    ov_controller_i/ov_sccb_i/d_2_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y46   clk_divider_25_i/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y46   clk_divider_25_i/o_2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y23    ov_controller_i/ov_sccb_i/d_2_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y23    ov_controller_i/ov_sccb_i/d_2_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y20    ov_controller_i/ov_sccb_i/d_2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y23    ov_controller_i/ov_sccb_i/d_2_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y23    ov_controller_i/ov_sccb_i/d_2_reg[21]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK100
  To Clock:  CLK100

Setup :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.653ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_registers_i/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 0.704ns (13.186%)  route 4.635ns (86.814%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.653     5.415    debouncer_i/CLK100
    SLICE_X51Y45         FDRE                                         r  debouncer_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 f  debouncer_i/cnt_reg[7]/Q
                         net (fo=3, routed)           1.021     6.892    debouncer_i/cnt_reg[7]
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.016 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.298    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.422 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          3.332    10.754    ov_controller_i/ov_registers_i/reset
    SLICE_X11Y22         FDCE                                         f  ov_controller_i/ov_registers_i/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.564    15.047    ov_controller_i/ov_registers_i/CLK100
    SLICE_X11Y22         FDCE                                         r  ov_controller_i/ov_registers_i/cnt_reg[0]/C
                         clock pessimism              0.294    15.341    
                         clock uncertainty           -0.035    15.305    
    SLICE_X11Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.900    ov_controller_i/ov_registers_i/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.238ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/tx_ed_2_reg/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 0.704ns (13.308%)  route 4.586ns (86.692%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 15.046 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.653     5.415    debouncer_i/CLK100
    SLICE_X51Y45         FDRE                                         r  debouncer_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 f  debouncer_i/cnt_reg[7]/Q
                         net (fo=3, routed)           1.021     6.892    debouncer_i/cnt_reg[7]
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.016 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.298    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.422 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          3.283    10.705    ov_controller_i/ov_sccb_i/reset
    SLICE_X10Y23         FDCE                                         f  ov_controller_i/ov_sccb_i/tx_ed_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563    15.046    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X10Y23         FDCE                                         r  ov_controller_i/ov_sccb_i/tx_ed_2_reg/C
                         clock pessimism              0.294    15.340    
                         clock uncertainty           -0.035    15.304    
    SLICE_X10Y23         FDCE (Recov_fdce_C_CLR)     -0.361    14.943    ov_controller_i/ov_sccb_i/tx_ed_2_reg
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -10.705    
  -------------------------------------------------------------------
                         slack                                  4.238    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/clk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 0.704ns (13.308%)  route 4.586ns (86.692%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 15.046 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.653     5.415    debouncer_i/CLK100
    SLICE_X51Y45         FDRE                                         r  debouncer_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 f  debouncer_i/cnt_reg[7]/Q
                         net (fo=3, routed)           1.021     6.892    debouncer_i/cnt_reg[7]
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.016 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.298    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.422 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          3.283    10.705    ov_controller_i/ov_sccb_i/reset
    SLICE_X10Y23         FDCE                                         f  ov_controller_i/ov_sccb_i/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563    15.046    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X10Y23         FDCE                                         r  ov_controller_i/ov_sccb_i/clk_cnt_reg[0]/C
                         clock pessimism              0.294    15.340    
                         clock uncertainty           -0.035    15.304    
    SLICE_X10Y23         FDCE (Recov_fdce_C_CLR)     -0.319    14.985    ov_controller_i/ov_sccb_i/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -10.705    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/clk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 0.704ns (13.308%)  route 4.586ns (86.692%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 15.046 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.653     5.415    debouncer_i/CLK100
    SLICE_X51Y45         FDRE                                         r  debouncer_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 f  debouncer_i/cnt_reg[7]/Q
                         net (fo=3, routed)           1.021     6.892    debouncer_i/cnt_reg[7]
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.016 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.298    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.422 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          3.283    10.705    ov_controller_i/ov_sccb_i/reset
    SLICE_X10Y23         FDCE                                         f  ov_controller_i/ov_sccb_i/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563    15.046    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X10Y23         FDCE                                         r  ov_controller_i/ov_sccb_i/clk_cnt_reg[1]/C
                         clock pessimism              0.294    15.340    
                         clock uncertainty           -0.035    15.304    
    SLICE_X10Y23         FDCE (Recov_fdce_C_CLR)     -0.319    14.985    ov_controller_i/ov_sccb_i/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -10.705    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/byte_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 0.704ns (14.179%)  route 4.261ns (85.821%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.653     5.415    debouncer_i/CLK100
    SLICE_X51Y45         FDRE                                         r  debouncer_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 f  debouncer_i/cnt_reg[7]/Q
                         net (fo=3, routed)           1.021     6.892    debouncer_i/cnt_reg[7]
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.016 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.298    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.422 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          2.958    10.380    ov_controller_i/ov_sccb_i/reset
    SLICE_X9Y24          FDCE                                         f  ov_controller_i/ov_sccb_i/byte_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.560    15.043    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X9Y24          FDCE                                         r  ov_controller_i/ov_sccb_i/byte_cnt_reg[0]/C
                         clock pessimism              0.294    15.337    
                         clock uncertainty           -0.035    15.301    
    SLICE_X9Y24          FDCE (Recov_fdce_C_CLR)     -0.405    14.896    ov_controller_i/ov_sccb_i/byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/byte_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 0.704ns (14.179%)  route 4.261ns (85.821%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 15.043 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.653     5.415    debouncer_i/CLK100
    SLICE_X51Y45         FDRE                                         r  debouncer_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 f  debouncer_i/cnt_reg[7]/Q
                         net (fo=3, routed)           1.021     6.892    debouncer_i/cnt_reg[7]
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.016 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.298    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.422 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          2.958    10.380    ov_controller_i/ov_sccb_i/reset
    SLICE_X9Y24          FDCE                                         f  ov_controller_i/ov_sccb_i/byte_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.560    15.043    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X9Y24          FDCE                                         r  ov_controller_i/ov_sccb_i/byte_cnt_reg[1]/C
                         clock pessimism              0.294    15.337    
                         clock uncertainty           -0.035    15.301    
    SLICE_X9Y24          FDCE (Recov_fdce_C_CLR)     -0.405    14.896    ov_controller_i/ov_sccb_i/byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/clk1400ns_prev_reg/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 0.704ns (14.072%)  route 4.299ns (85.928%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.653     5.415    debouncer_i/CLK100
    SLICE_X51Y45         FDRE                                         r  debouncer_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 f  debouncer_i/cnt_reg[7]/Q
                         net (fo=3, routed)           1.021     6.892    debouncer_i/cnt_reg[7]
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.016 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.298    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.422 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          2.996    10.418    ov_controller_i/ov_sccb_i/reset
    SLICE_X8Y23          FDCE                                         f  ov_controller_i/ov_sccb_i/clk1400ns_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.562    15.045    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X8Y23          FDCE                                         r  ov_controller_i/ov_sccb_i/clk1400ns_prev_reg/C
                         clock pessimism              0.294    15.339    
                         clock uncertainty           -0.035    15.303    
    SLICE_X8Y23          FDCE (Recov_fdce_C_CLR)     -0.361    14.942    ov_controller_i/ov_sccb_i/clk1400ns_prev_reg
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/state_reg[1]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 0.704ns (14.072%)  route 4.299ns (85.928%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.653     5.415    debouncer_i/CLK100
    SLICE_X51Y45         FDRE                                         r  debouncer_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 f  debouncer_i/cnt_reg[7]/Q
                         net (fo=3, routed)           1.021     6.892    debouncer_i/cnt_reg[7]
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.016 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.298    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.422 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          2.996    10.418    ov_controller_i/ov_sccb_i/reset
    SLICE_X8Y23          FDCE                                         f  ov_controller_i/ov_sccb_i/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.562    15.045    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X8Y23          FDCE                                         r  ov_controller_i/ov_sccb_i/state_reg[1]/C
                         clock pessimism              0.294    15.339    
                         clock uncertainty           -0.035    15.303    
    SLICE_X8Y23          FDCE (Recov_fdce_C_CLR)     -0.361    14.942    ov_controller_i/ov_sccb_i/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.556ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_registers_i/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.704ns (14.277%)  route 4.227ns (85.723%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.653     5.415    debouncer_i/CLK100
    SLICE_X51Y45         FDRE                                         r  debouncer_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 f  debouncer_i/cnt_reg[7]/Q
                         net (fo=3, routed)           1.021     6.892    debouncer_i/cnt_reg[7]
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.016 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.298    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.422 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          2.924    10.346    ov_controller_i/ov_registers_i/reset
    SLICE_X11Y21         FDCE                                         f  ov_controller_i/ov_registers_i/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.566    15.049    ov_controller_i/ov_registers_i/CLK100
    SLICE_X11Y21         FDCE                                         r  ov_controller_i/ov_registers_i/cnt_reg[5]/C
                         clock pessimism              0.294    15.343    
                         clock uncertainty           -0.035    15.307    
    SLICE_X11Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.902    ov_controller_i/ov_registers_i/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  4.556    

Slack (MET) :             4.556ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_registers_i/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.704ns (14.277%)  route 4.227ns (85.723%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.653     5.415    debouncer_i/CLK100
    SLICE_X51Y45         FDRE                                         r  debouncer_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.456     5.871 f  debouncer_i/cnt_reg[7]/Q
                         net (fo=3, routed)           1.021     6.892    debouncer_i/cnt_reg[7]
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.016 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.282     7.298    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.422 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          2.924    10.346    ov_controller_i/ov_registers_i/reset
    SLICE_X11Y21         FDCE                                         f  ov_controller_i/ov_registers_i/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.566    15.049    ov_controller_i/ov_registers_i/CLK100
    SLICE_X11Y21         FDCE                                         r  ov_controller_i/ov_registers_i/cnt_reg[6]/C
                         clock pessimism              0.294    15.343    
                         clock uncertainty           -0.035    15.307    
    SLICE_X11Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.902    ov_controller_i/ov_registers_i/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  4.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_25_i/cnt_reg[0]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.907%)  route 0.416ns (69.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.556     1.503    debouncer_i/CLK100
    SLICE_X51Y44         FDRE                                         r  debouncer_i/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  debouncer_i/cnt_reg[2]/Q
                         net (fo=3, routed)           0.214     1.858    debouncer_i/cnt_reg[2]
    SLICE_X50Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.903 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          0.202     2.105    clk_divider_25_i/reset
    SLICE_X50Y46         FDCE                                         f  clk_divider_25_i/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.823     2.017    clk_divider_25_i/i
    SLICE_X50Y46         FDCE                                         r  clk_divider_25_i/cnt_reg[0]/C
                         clock pessimism             -0.498     1.519    
    SLICE_X50Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.452    clk_divider_25_i/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_25_i/o_2_reg/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.907%)  route 0.416ns (69.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.556     1.503    debouncer_i/CLK100
    SLICE_X51Y44         FDRE                                         r  debouncer_i/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  debouncer_i/cnt_reg[2]/Q
                         net (fo=3, routed)           0.214     1.858    debouncer_i/cnt_reg[2]
    SLICE_X50Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.903 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          0.202     2.105    clk_divider_25_i/reset
    SLICE_X50Y46         FDCE                                         f  clk_divider_25_i/o_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.823     2.017    clk_divider_25_i/i
    SLICE_X50Y46         FDCE                                         r  clk_divider_25_i/o_2_reg/C
                         clock pessimism             -0.498     1.519    
    SLICE_X50Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.452    clk_divider_25_i/o_2_reg
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             1.404ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/t_2_reg/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.186ns (11.452%)  route 1.438ns (88.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.556     1.503    debouncer_i/CLK100
    SLICE_X51Y44         FDRE                                         r  debouncer_i/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  debouncer_i/cnt_reg[2]/Q
                         net (fo=3, routed)           0.214     1.858    debouncer_i/cnt_reg[2]
    SLICE_X50Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.903 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          1.224     3.127    ov_controller_i/ov_sccb_i/reset
    SLICE_X8Y26          FDCE                                         f  ov_controller_i/ov_sccb_i/t_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     2.042    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X8Y26          FDCE                                         r  ov_controller_i/ov_sccb_i/t_2_reg/C
                         clock pessimism             -0.252     1.790    
    SLICE_X8Y26          FDCE (Remov_fdce_C_CLR)     -0.067     1.723    ov_controller_i/ov_sccb_i/t_2_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.429ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/bit_cnt_reg[0]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.186ns (11.452%)  route 1.438ns (88.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.556     1.503    debouncer_i/CLK100
    SLICE_X51Y44         FDRE                                         r  debouncer_i/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  debouncer_i/cnt_reg[2]/Q
                         net (fo=3, routed)           0.214     1.858    debouncer_i/cnt_reg[2]
    SLICE_X50Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.903 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          1.224     3.127    ov_controller_i/ov_sccb_i/reset
    SLICE_X9Y26          FDCE                                         f  ov_controller_i/ov_sccb_i/bit_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     2.042    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X9Y26          FDCE                                         r  ov_controller_i/ov_sccb_i/bit_cnt_reg[0]/C
                         clock pessimism             -0.252     1.790    
    SLICE_X9Y26          FDCE (Remov_fdce_C_CLR)     -0.092     1.698    ov_controller_i/ov_sccb_i/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.429ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/bit_cnt_reg[1]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.186ns (11.452%)  route 1.438ns (88.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.556     1.503    debouncer_i/CLK100
    SLICE_X51Y44         FDRE                                         r  debouncer_i/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  debouncer_i/cnt_reg[2]/Q
                         net (fo=3, routed)           0.214     1.858    debouncer_i/cnt_reg[2]
    SLICE_X50Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.903 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          1.224     3.127    ov_controller_i/ov_sccb_i/reset
    SLICE_X9Y26          FDCE                                         f  ov_controller_i/ov_sccb_i/bit_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     2.042    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X9Y26          FDCE                                         r  ov_controller_i/ov_sccb_i/bit_cnt_reg[1]/C
                         clock pessimism             -0.252     1.790    
    SLICE_X9Y26          FDCE (Remov_fdce_C_CLR)     -0.092     1.698    ov_controller_i/ov_sccb_i/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.429ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/bit_cnt_reg[2]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.186ns (11.452%)  route 1.438ns (88.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.556     1.503    debouncer_i/CLK100
    SLICE_X51Y44         FDRE                                         r  debouncer_i/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  debouncer_i/cnt_reg[2]/Q
                         net (fo=3, routed)           0.214     1.858    debouncer_i/cnt_reg[2]
    SLICE_X50Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.903 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          1.224     3.127    ov_controller_i/ov_sccb_i/reset
    SLICE_X9Y26          FDCE                                         f  ov_controller_i/ov_sccb_i/bit_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     2.042    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X9Y26          FDCE                                         r  ov_controller_i/ov_sccb_i/bit_cnt_reg[2]/C
                         clock pessimism             -0.252     1.790    
    SLICE_X9Y26          FDCE (Remov_fdce_C_CLR)     -0.092     1.698    ov_controller_i/ov_sccb_i/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.429ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/bit_cnt_reg[3]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.186ns (11.452%)  route 1.438ns (88.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.556     1.503    debouncer_i/CLK100
    SLICE_X51Y44         FDRE                                         r  debouncer_i/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  debouncer_i/cnt_reg[2]/Q
                         net (fo=3, routed)           0.214     1.858    debouncer_i/cnt_reg[2]
    SLICE_X50Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.903 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          1.224     3.127    ov_controller_i/ov_sccb_i/reset
    SLICE_X9Y26          FDCE                                         f  ov_controller_i/ov_sccb_i/bit_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     2.042    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X9Y26          FDCE                                         r  ov_controller_i/ov_sccb_i/bit_cnt_reg[3]/C
                         clock pessimism             -0.252     1.790    
    SLICE_X9Y26          FDCE (Remov_fdce_C_CLR)     -0.092     1.698    ov_controller_i/ov_sccb_i/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/scl_reg/PRE
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.186ns (11.084%)  route 1.492ns (88.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.556     1.503    debouncer_i/CLK100
    SLICE_X51Y44         FDRE                                         r  debouncer_i/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  debouncer_i/cnt_reg[2]/Q
                         net (fo=3, routed)           0.214     1.858    debouncer_i/cnt_reg[2]
    SLICE_X50Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.903 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          1.278     3.181    ov_controller_i/ov_sccb_i/reset
    SLICE_X8Y25          FDPE                                         f  ov_controller_i/ov_sccb_i/scl_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.847     2.041    ov_controller_i/ov_sccb_i/CLK100
    SLICE_X8Y25          FDPE                                         r  ov_controller_i/ov_sccb_i/scl_reg/C
                         clock pessimism             -0.252     1.789    
    SLICE_X8Y25          FDPE (Remov_fdpe_C_PRE)     -0.071     1.718    ov_controller_i/ov_sccb_i/scl_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_1400ns_i/cnt_reg[1]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.186ns (11.052%)  route 1.497ns (88.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.556     1.503    debouncer_i/CLK100
    SLICE_X51Y44         FDRE                                         r  debouncer_i/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  debouncer_i/cnt_reg[2]/Q
                         net (fo=3, routed)           0.214     1.858    debouncer_i/cnt_reg[2]
    SLICE_X50Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.903 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          1.283     3.186    clk_divider_1400ns_i/reset
    SLICE_X10Y25         FDCE                                         f  clk_divider_1400ns_i/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.847     2.041    clk_divider_1400ns_i/i
    SLICE_X10Y25         FDCE                                         r  clk_divider_1400ns_i/cnt_reg[1]/C
                         clock pessimism             -0.252     1.789    
    SLICE_X10Y25         FDCE (Remov_fdce_C_CLR)     -0.067     1.722    clk_divider_1400ns_i/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_1400ns_i/cnt_reg[2]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.186ns (11.052%)  route 1.497ns (88.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.556     1.503    debouncer_i/CLK100
    SLICE_X51Y44         FDRE                                         r  debouncer_i/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  debouncer_i/cnt_reg[2]/Q
                         net (fo=3, routed)           0.214     1.858    debouncer_i/cnt_reg[2]
    SLICE_X50Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.903 f  debouncer_i/o_INST_0/O
                         net (fo=85, routed)          1.283     3.186    clk_divider_1400ns_i/reset
    SLICE_X10Y25         FDCE                                         f  clk_divider_1400ns_i/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.847     2.041    clk_divider_1400ns_i/i
    SLICE_X10Y25         FDCE                                         r  clk_divider_1400ns_i/cnt_reg[2]/C
                         clock pessimism             -0.252     1.789    
    SLICE_X10Y25         FDCE (Remov_fdce_C_CLR)     -0.067     1.722    clk_divider_1400ns_i/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  1.463    





