Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Fri May 16 13:41:00 2025
| Host         : ares running 64-bit Linux Mint 21.2
| Command      : report_design_analysis -file ./report/axil_conv2D_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z010
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------+
|      Characteristics      |             Path #1            |
+---------------------------+--------------------------------+
| Requirement               | 10.000                         |
| Path Delay                | 5.410                          |
| Logic Delay               | 4.009(75%)                     |
| Net Delay                 | 1.401(25%)                     |
| Clock Skew                | -0.049                         |
| Slack                     | 2.805                          |
| Clock Uncertainty         | 0.035                          |
| Clock Relationship        | Safely Timed                   |
| Clock Delay Group         | Same Clock                     |
| Logic Levels              | 0                              |
| Routes                    | 1                              |
| Logical Path              | DSP48E1/CLK-(33)-DSP48E1/C[40] |
| Start Point Clock         | ap_clk                         |
| End Point Clock           | ap_clk                         |
| DSP Block                 | Seq                            |
| RAM Registers             | None-None                      |
| IO Crossings              | 0                              |
| Config Crossings          | 0                              |
| SLR Crossings             | 0                              |
| PBlocks                   | 0                              |
| High Fanout               | 33                             |
| Dont Touch                | 0                              |
| Mark Debug                | 0                              |
| Start Point Pin Primitive | DSP48E1/CLK                    |
| End Point Pin Primitive   | DSP48E1/C[40]                  |
| Start Point Pin           | tmp_product/CLK                |
| End Point Pin             | p_reg_reg/C[40]                |
+---------------------------+--------------------------------+
* Bounding box calculated as % of dimensions for the target device (156, 199)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+-----+----+----+---+
| End Point Clock | Requirement |  0  |  1  |  2  |  3 |  4 | 5 |
+-----------------+-------------+-----+-----+-----+----+----+---+
| ap_clk          | 10.000ns    | 116 | 548 | 224 | 81 | 28 | 3 |
+-----------------+-------------+-----+-----+-----+----+----+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


