digraph "CFG for '_Z15UpdateExtNeuronPfS_iiii' function" {
	label="CFG for '_Z15UpdateExtNeuronPfS_iiii' function";

	Node0x4eac2b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !5, !invariant.load !6\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = add i32 %14, %7\l  %16 = mul nsw i32 %5, %2\l  %17 = icmp slt i32 %15, %16\l  br i1 %17, label %18, label %34\l|{<s0>T|<s1>F}}"];
	Node0x4eac2b0:s0 -> Node0x4eae270;
	Node0x4eac2b0:s1 -> Node0x4eae300;
	Node0x4eae270 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%18:\l18:                                               \l  %19 = freeze i32 %15\l  %20 = freeze i32 %5\l  %21 = sdiv i32 %19, %20\l  %22 = mul i32 %21, %20\l  %23 = sub i32 %19, %22\l  %24 = mul nsw i32 %21, %3\l  %25 = sext i32 %24 to i64\l  %26 = getelementptr inbounds float, float addrspace(1)* %0, i64 %25\l  %27 = mul nsw i32 %23, %4\l  %28 = sext i32 %27 to i64\l  %29 = getelementptr inbounds float, float addrspace(1)* %26, i64 %28\l  %30 = load float, float addrspace(1)* %29, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %31 = add nsw i32 %24, %27\l  %32 = sext i32 %31 to i64\l  %33 = getelementptr inbounds float, float addrspace(1)* %1, i64 %32\l  store float %30, float addrspace(1)* %33, align 4, !tbaa !7\l  store float 0.000000e+00, float addrspace(1)* %29, align 4, !tbaa !7\l  br label %34\l}"];
	Node0x4eae270 -> Node0x4eae300;
	Node0x4eae300 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%34:\l34:                                               \l  ret void\l}"];
}
