$date
	Sun Jul 29 01:01:25 2012
$end
$version
	ModelSim Version 6.5e
$end
$timescale
	1ps
$end
$scope module readID_tb $end
$var reg 1 ! CLOCK_50 $end
$var reg 1 " reset $end
$var reg 8 # input_data [7:0] $end
$var wire 1 $ output_data [7] $end
$var wire 1 % output_data [6] $end
$var wire 1 & output_data [5] $end
$var wire 1 ' output_data [4] $end
$var wire 1 ( output_data [3] $end
$var wire 1 ) output_data [2] $end
$var wire 1 * output_data [1] $end
$var wire 1 + output_data [0] $end
$var wire 1 , DevID_tb [7] $end
$var wire 1 - DevID_tb [6] $end
$var wire 1 . DevID_tb [5] $end
$var wire 1 / DevID_tb [4] $end
$var wire 1 0 DevID_tb [3] $end
$var wire 1 1 DevID_tb [2] $end
$var wire 1 2 DevID_tb [1] $end
$var wire 1 3 DevID_tb [0] $end
$var wire 1 4 IDread_done $end
$var wire 1 5 toggleDone_tb $end
$var wire 1 6 dummy_cnt_tb $end
$var wire 1 7 state_reg_tb [1] $end
$var wire 1 8 state_reg_tb [0] $end
$var wire 1 9 IDread_cnt_tb [1] $end
$var wire 1 : IDread_cnt_tb [0] $end
$var wire 1 ; outputVEC_tb [4] $end
$var wire 1 < outputVEC_tb [3] $end
$var wire 1 = outputVEC_tb [2] $end
$var wire 1 > outputVEC_tb [1] $end
$var wire 1 ? outputVEC_tb [0] $end
$scope module readID $end
$var parameter 2 @ readIDwait $end
$var parameter 2 A readID $end
$var parameter 2 B readIDaddr $end
$var parameter 2 C readIDfour $end
$var parameter 8 D CMD $end
$var wire 1 E clk $end
$var wire 1 F reset $end
$var reg 1 G IDread_done $end
$var reg 8 H output_data [7:0] $end
$var wire 1 I input_data [7] $end
$var wire 1 J input_data [6] $end
$var wire 1 K input_data [5] $end
$var wire 1 L input_data [4] $end
$var wire 1 M input_data [3] $end
$var wire 1 N input_data [2] $end
$var wire 1 O input_data [1] $end
$var wire 1 P input_data [0] $end
$var wire 1 5 toggleDone_tb $end
$var wire 1 6 dummy_cnt_tb $end
$var wire 1 7 state_reg_tb [1] $end
$var wire 1 8 state_reg_tb [0] $end
$var wire 1 9 IDread_cnt_tb [1] $end
$var wire 1 : IDread_cnt_tb [0] $end
$var wire 1 , DevID_tb [7] $end
$var wire 1 - DevID_tb [6] $end
$var wire 1 . DevID_tb [5] $end
$var wire 1 / DevID_tb [4] $end
$var wire 1 0 DevID_tb [3] $end
$var wire 1 1 DevID_tb [2] $end
$var wire 1 2 DevID_tb [1] $end
$var wire 1 3 DevID_tb [0] $end
$var wire 1 ; outputVEC_tb [4] $end
$var wire 1 < outputVEC_tb [3] $end
$var wire 1 = outputVEC_tb [2] $end
$var wire 1 > outputVEC_tb [1] $end
$var wire 1 ? outputVEC_tb [0] $end
$var wire 1 Q outputVEC [4] $end
$var wire 1 R outputVEC [3] $end
$var wire 1 S outputVEC [2] $end
$var wire 1 T outputVEC [1] $end
$var wire 1 U outputVEC [0] $end
$var wire 1 V toggleDone $end
$var wire 1 W dummy_cnt $end
$var reg 4 X state_reg [3:0] $end
$var reg 4 Y state_next [3:0] $end
$var reg 1 Z toggle_enable_reg $end
$var reg 1 [ toggle_enable_next $end
$var reg 5 \ outputVEC1 [4:0] $end
$var reg 5 ] outputVEC1_next [4:0] $end
$var reg 5 ^ outputVEC2 [4:0] $end
$var reg 5 _ outputVEC2_next [4:0] $end
$var reg 12 ` outputUPTO [11:0] $end
$var reg 12 a outputUPTO_next [11:0] $end
$var reg 2 b IDread_cnt [1:0] $end
$var reg 2 c IDread_cnt_next [1:0] $end
$var reg 8 d DevID [7:0] $end
$scope module toggle $end
$var parameter 2 e toggleWAIT $end
$var parameter 2 f toggle1 $end
$var parameter 2 g toggle2 $end
$var parameter 2 h toggleDONE $end
$var parameter 32 i TOGGEL_SETUP $end
$var parameter 32 j TOGGEL_HOLD $end
$var wire 1 E clk $end
$var wire 1 F reset $end
$var wire 1 k enable $end
$var wire 1 l cntUPTO [11] $end
$var wire 1 m cntUPTO [10] $end
$var wire 1 n cntUPTO [9] $end
$var wire 1 o cntUPTO [8] $end
$var wire 1 p cntUPTO [7] $end
$var wire 1 q cntUPTO [6] $end
$var wire 1 r cntUPTO [5] $end
$var wire 1 s cntUPTO [4] $end
$var wire 1 t cntUPTO [3] $end
$var wire 1 u cntUPTO [2] $end
$var wire 1 v cntUPTO [1] $end
$var wire 1 w cntUPTO [0] $end
$var wire 1 x outputVEC1 [4] $end
$var wire 1 y outputVEC1 [3] $end
$var wire 1 z outputVEC1 [2] $end
$var wire 1 { outputVEC1 [1] $end
$var wire 1 | outputVEC1 [0] $end
$var wire 1 } outputVEC2 [4] $end
$var wire 1 ~ outputVEC2 [3] $end
$var wire 1 !! outputVEC2 [2] $end
$var wire 1 "! outputVEC2 [1] $end
$var wire 1 #! outputVEC2 [0] $end
$var wire 1 V done $end
$var reg 5 $! outputVEC [4:0] $end
$var reg 1 %! dummy_cnt $end
$var reg 2 &! state_reg [1:0] $end
$var reg 2 '! state_next [1:0] $end
$var reg 12 (! internalCNT_reg [11:0] $end
$var reg 12 )! internalCNT_next [11:0] $end
$var reg 4 *! delayCNT_reg [3:0] $end
$var reg 4 +! delayCNT_next [3:0] $end
$var reg 1 ,! toggleDone_reg $end
$var reg 1 -! toggleDone_next $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 @
b1 A
b10 B
b11 C
b10010000 D
b0 e
b1 f
b10 g
b11 h
b11 i
b10 j
0!
0"
b0 #
xG
bx H
bx X
b0 Y
xZ
x[
bx \
bx ]
bx ^
bx _
bx `
bx a
bx b
bx c
bx d
bx $!
x%!
bx &!
bx '!
bx (!
bx )!
bx *!
bx +!
x,!
x-!
x+
x*
x)
x(
x'
x&
x%
x$
x3
x2
x1
x0
x/
x.
x-
x,
x4
x5
x6
x8
x7
x:
x9
x?
x>
x=
x<
x;
xU
xT
xS
xR
xQ
xV
xW
0P
0O
0N
0M
0L
0K
0J
0I
0F
0E
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
$end
#10000
1!
1E
b0 X
08
07
b0 ]
b0 _
b0 a
0[
b0 c
0G
b0 d
b0 H
04
0+
0*
0)
0(
0'
0&
0%
0$
03
02
01
00
0/
0.
0-
0,
#20000
0!
0E
#30000
1!
1E
0Z
b0 \
b0 ^
b0 `
b0 b
0:
09
0k
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0%!
b0 '!
0W
06
#40000
0!
0E
#50000
1!
1E
b0 &!
b0 $!
b0 +!
b0 )!
0-!
0U
0T
0S
0R
0Q
0?
0>
0=
0<
0;
#60000
0!
0E
#70000
1!
1E
b0 (!
b0 *!
0,!
0V
05
#80000
0!
0E
#90000
1!
1E
#100000
0!
0E
#110000
1!
1E
#120000
0!
0E
#130000
1!
1E
#140000
0!
0E
#150000
1!
1E
#160000
0!
0E
#170000
1!
1E
#180000
0!
0E
#190000
1!
1E
#200000
b10010000 #
0!
1L
1I
0E
b1 Y
b10010 ]
b11010 _
b1 a
b10010000 H
1[
1'
1$
#210000
1!
1E
b1 X
1Z
b10010 \
b11010 ^
b1 `
18
1k
1w
1"!
1~
1}
1{
1x
b1 '!
0[
#220000
0!
0E
#230000
1!
1E
b1 &!
0Z
0k
b10010 $!
b1 +!
1T
1Q
1>
1;
#240000
0!
0E
#250000
1!
1E
b1 *!
b10 +!
#260000
0!
0E
#270000
1!
1E
b10 *!
b11 +!
b10 '!
b1 )!
1%!
1W
16
#280000
0!
0E
#290000
1!
1E
b10 &!
b1 (!
b11 *!
0%!
b11010 $!
b100 +!
1R
1<
0W
06
#300000
0!
0E
#310000
1!
1E
b100 *!
b101 +!
b11 '!
1-!
#320000
0!
0E
#330000
1!
1E
b11 &!
b101 *!
1,!
1V
15
b10 Y
b11100 _
b0 H
1[
b0 $!
b0 )!
b0 +!
b0 '!
0-!
0T
0R
0Q
0'
0$
0>
0<
0;
#340000
0!
0E
#350000
1!
1E
b0 &!
b0 (!
b0 *!
0,!
b10 X
1Z
b11100 ^
08
17
0V
1k
0"!
1!!
05
0[
b1 '!
#360000
0!
0E
#370000
1!
1E
b1 &!
0Z
0k
b10010 $!
b1 +!
1T
1Q
1>
1;
#380000
0!
0E
#390000
1!
1E
b1 *!
b10 +!
#400000
0!
0E
#410000
1!
1E
b10 *!
b11 +!
b10 '!
b1 )!
1%!
1W
16
#420000
0!
0E
#430000
1!
1E
b10 &!
b1 (!
b11 *!
0%!
b11100 $!
b100 +!
0T
1S
1R
0>
1=
1<
0W
06
#440000
0!
0E
#450000
1!
1E
b100 *!
b101 +!
b11 '!
1-!
#460000
0!
0E
#470000
1!
1E
b11 &!
b101 *!
1,!
1V
15
b11 Y
b1 ]
b0 _
b100 a
1[
b0 $!
b0 )!
b0 +!
b0 '!
0-!
0S
0R
0Q
0=
0<
0;
#480000
0!
0E
#490000
1!
1E
b0 &!
b0 (!
b0 *!
0,!
b11 X
1Z
b1 \
b0 ^
b100 `
18
0V
1k
0w
1u
0!!
0~
0}
1|
0{
0x
05
0[
b1 '!
#500000
0!
0E
#510000
1!
1E
b1 &!
0Z
0k
b1 $!
b1 +!
1U
1?
#520000
0!
0E
#530000
1!
1E
b1 *!
b10 +!
#540000
0!
0E
#550000
1!
1E
b10 *!
b11 +!
b10 '!
b1 )!
1%!
1W
16
b1 c
b10010000 d
1/
1,
#560000
0!
0E
#570000
1!
1E
b10 &!
b1 (!
b11 *!
b1 b
1:
0%!
b0 $!
b100 +!
0U
0?
0W
06
#580000
0!
0E
#590000
1!
1E
b100 *!
b101 +!
b1 '!
b0 +!
#600000
0!
0E
#610000
1!
1E
b1 &!
b0 *!
b1 $!
b1 +!
1U
1?
#620000
0!
0E
#630000
1!
1E
b1 *!
b10 +!
#640000
0!
0E
#650000
1!
1E
b10 *!
b11 +!
b10 '!
b10 )!
1%!
1W
16
b10 c
#660000
0!
0E
#670000
1!
1E
b10 &!
b10 (!
b11 *!
b10 b
0:
19
0%!
b0 $!
b100 +!
0U
0?
0W
06
#680000
0!
0E
#690000
1!
1E
b100 *!
b101 +!
b1 '!
b0 +!
#700000
0!
0E
#710000
1!
1E
b1 &!
b0 *!
b1 $!
b1 +!
1U
1?
#720000
0!
0E
#730000
1!
1E
b1 *!
b10 +!
#740000
0!
0E
#750000
1!
1E
b10 *!
b11 +!
b10 '!
b11 )!
1%!
1W
16
b11 c
#760000
0!
0E
#770000
1!
1E
b10 &!
b11 (!
b11 *!
b11 b
1:
0%!
b0 $!
b100 +!
0U
0?
0W
06
#780000
0!
0E
#790000
1!
1E
b100 *!
b101 +!
b1 '!
b0 +!
#800000
0!
0E
#810000
1!
1E
b1 &!
b0 *!
b1 $!
b1 +!
1U
1?
#820000
0!
0E
#830000
1!
1E
b1 *!
b10 +!
#840000
0!
0E
#850000
1!
1E
b10 *!
b11 +!
b10 '!
b100 )!
1%!
1W
16
b0 c
#860000
0!
0E
#870000
1!
1E
b10 &!
b100 (!
b11 *!
b0 b
0:
09
0%!
b0 $!
b100 +!
0U
0?
0W
06
#880000
0!
0E
#890000
1!
1E
b100 *!
b101 +!
b11 '!
1-!
#900000
0!
0E
#910000
1!
1E
b11 &!
b101 *!
1,!
1V
15
b0 Y
b0 ]
b0 a
1G
b0 )!
b0 +!
b0 '!
0-!
14
#920000
0!
0E
#930000
1!
1E
b0 &!
b0 (!
b0 *!
0,!
b0 X
b0 \
b0 `
08
07
0V
0u
0|
05
b1 Y
b10010 ]
b11010 _
b1 a
b10010000 H
1[
1'
1$
#940000
0!
0E
