%-------------------------------------------------------------------------------
%	SECTION TITLE
%-------------------------------------------------------------------------------
\cvsection{Experience}


%-------------------------------------------------------------------------------
%	CONTENT
%-------------------------------------------------------------------------------
\begin{cventries}

%---------------------------------------------------------
  \cventry
    {Digital IC engineer} % Job title
    {KandouBus Switzerland} % Organization
    {Lausanne, Switzerland} % Location
    {May. 2017 - Dec. 2020} % Date(s)
    {
      \begin{cvitems} % Description(s) of tasks/responsibilities
        \item {\textbf{Design of high speed SERDES RX blocks}}
        \begin{itemize}
          \item {BIST and Eyescope and various calibration blocks (CTLE, equalizers, ...)}
          \item {CDC blocks.}
          \item {Logic timing optimizations.}
          \item {Designed for testability using ad-hoc logic.}
        \end{itemize}
        \item {Wrote detailed documentation of the implemented blocks for the verification and AE team.}
        \item {Developed high level analog model of the whole RX analog chain.}
        \item {\textbf{Dynamic power analysis and clock gating insertion}.}
        \item {\textbf{Developed Jenkins CI flow from scratch, which greatly improved the quality of the RTL releases}.}
        \item {\textbf{Delivered SVA training for the designers inside the company}.}
        \item {Characterization and debug in the lab of the RX serdes blocks using Python environment.}
        \item {\textbf{Continuous improvement of the digital development flow (checkers, automatization, configurability)}.}
        \item {SDC constraint development.}
        \item {CDC and Linting analysis with formal app.}
        \item {Verification of the SERDES design.}
        \begin{itemize}
          \item {Setup verification scripting environment based on Python.}
          \item {Development of company UVM base classes and UVCs.}
            \begin{itemize}
              \item {Clock and reset agents.}
              \item {Agent and environment base classes.}
            \end{itemize}
          \item {Development of company assertion libraries.}
          \item {\textbf{Defined UVM verification methodology / coding guidelines for the company}.}
          \item {\textbf{Defined SVA verification methodology / coding guidelines for the company}.}
          \item {Drove coverage analysis and reviewed list of waivers with the design/management team.}
        \end{itemize}
        \item {Responsible of \textbf{Synthesis and Place and Route flow for a digital SERDES IP in 16nm}.}
        \begin{itemize}
          \item {Timing constraints development, timing constraints validation.}
          \item {Signoff checks:}
          \begin{itemize}
            \item {EMIR and power analysis with Voltus.}
            \item {DRC verification.}
            \item {Static Timing Analysis and block-level timing closure with Tempus.}
            \item {Mixed signal STA between analog and digital datapath.}
          \end{itemize}
        \end{itemize}
      \end{cvitems}
    }

  \cventrydouble
    {Consultant} % Job title
    {Aquantia Corp.} % Organization
    {Aachen (D)} % Location
    {Aug. 2017 - Present} % Date(s)
    {
      \begin{cvitems} % Description(s) of tasks/responsibilities
        \item {Development of a layer 2 Ethernet switch in SystemC. The goal was to create a transmission line model to verify functionality, which could be easily translated into synthesizable code later, using a high-level synthesis suite.}
        \item {Support and further development of the FPGA user interface and the power analysis environment which was developed during the internship.}
      \end{cvitems}
    }
    {Intern} % Job title
    {San Jos√© (USA)} % Location
    {Nov. 2016 - July. 2017} % Date(s)
    {
      \begin{cvitems} % Description(s) of tasks/responsibilities
        \item {Creation of an automated power analysis environment, build on top of Ansys' PowerArtist. Subsequently, power analysis and reduction on various digital designs was done.}
        \item {Development of an intuitive graphical user interface, written in Python, Tkinter, and C, to access and manipulate an FPGA Ethernet debug tool.}
      \end{cvitems}
    }

% \begin{cvsubentries}
% \end{cvsubentries}

  % \cvsubentry
  %   {Toto}
  %   {Toto}
  %   {Toto}
  %   {Toto}
%---------------------------------------------------------
  \cventry
    {Senior Digital IC engineer} % Job title
    {Marvell Switzerland.} % Organization
    {Etoy, Switzerland} % Location
    {Sep. 2011 - May. 2017} % Date(s)
    {
      \begin{cvitems} % Description(s) of tasks/responsibilities
        \item {Assertion Based Verification.}
        \begin{itemize}
          \item {Formal model checking of MAC and control based blocks.}
          \item {\textbf{Assertions profiling with simulators. Optimization of assertions for Simulation/Formal model checking}.}
        \end{itemize}
        \item {UVM methodology.}
        \begin{itemize}
          \item {Constrained Random verification of MAC/PHY blocks.}
          \item {Development of agents, drivers, monitors, scoreboards, observers, sequencers.}
          \item {Developed RAL mechanism into the UVM testbench.}
          \item {Developed full verification environment for LDPC importing System DPI C.}
        \end{itemize}
        \item {Static verification.}
        \begin{itemize}
          \item {\textbf{Strong experience in formala apps: connectivity, register check, assertion generation}}
          \item {Clock domain crossing / Reset verification with 0in cdc}
        \end{itemize}
        \item {Coverage analysis.}
        \begin{itemize}
          \item {Structural coverage (line/expression/condition/toggle/fsm)}
          \item {Functional coverage: defined and implemented covergroups from verification plan}
        \end{itemize}
        \item {Verification Planning.}
        \begin{itemize}
          \item {\textbf{Verification Lead role on FM project}.}
          \item {\textbf{Discussion with design and system team for defining the top verification plan}.}
        \end{itemize}
        \item {Design tasks.}
        \begin{itemize}
          \item {Architecture design, documentation and implementation of LDPC input/output controllers.}
          \item {Set up FPGA scripts for plotting LDPC BER/SNR graph}
          \item {\textbf{Optimized memory architecture of front end LDPC} for throughput optimization.}
          \item {DFT LBIST architecture review and designed test control block.}
        \end{itemize}
      \end{cvitems}
    }


%---------------------------------------------------------
  \cventry
    {Master final intership} % Job title
    {Marvell Switzerland.} % Organization
    {Etoy, Switzerland} % Location
    {Feb. 2011 - Sep. 2011} % Date(s)
    {
      \begin{cvitems} % Description(s) of tasks/responsibilities
        \item {Formal model checking of MAC controller.}
        \item {Developped verification plans from specification.}
        \item {Implemented assertions, constraints from verification plan (SVA).}
        \item {Performed formal model checking.}
      \end{cvitems}
      \begin{cvsubentries}
       \cvsubentry{}{KNOX(Solution for Enterprise Mobile Security) Penetration Testing}{Sep. 2013}{}
       \cvsubentry{}{Smart TV Penetration Testing}{Mar. 2011 - Oct. 2011}{}
      \end{cvsubentries}
      % \cvsubentry{}{KNOX(Solution for Enterprise Mobile Security) Penetration Testing}{Sep. 2013}{}
    }

  % \begin{cvsubentries}
  %  \cvsubentry{}{KNOX(Solution for Enterprise Mobile Security) Penetration Testing}{Sep. 2013}{}
  %  \cvsubentry{}{Smart TV Penetration Testing}{Mar. 2011 - Oct. 2011}{}
  % \end{cvsubentries}
%---------------------------------------------------------
\end{cventries}
