Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneive
Quartus root          :  c:/intelfpga_lite/19.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/19.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  binary_clock_datapath_rev2.vo
Sim SDF file          :  binary_clock_datapath_rev2__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File binary_clock_datapath_rev2_run_msim_gate_verilog.do already exists - backing up current file as binary_clock_datapath_rev2_run_msim_gate_verilog.do.bak10
Info: Spawning ModelSim-Altera Simulation software 
Info: NativeLink simulation flow was successful
