#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jun  8 15:34:37 2023
# Process ID: 24892
# Current directory: Z:/Projects/VivadoProjects/Practica3/project_1.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: Z:/Projects/VivadoProjects/Practica3/project_1.runs/synth_1/main.vds
# Journal file: Z:/Projects/VivadoProjects/Practica3/project_1.runs/synth_1\vivado.jou
# Running On: LAPTOP-DUV0U3BT, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 25598 MB
#-----------------------------------------------------------
source main.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental Z:/Projects/VivadoProjects/Practica3/project_1.srcs/utils_1/imports/synth_1/main.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from Z:/Projects/VivadoProjects/Practica3/project_1.srcs/utils_1/imports/synth_1/main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30172
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1193.809 ; gain = 408.949
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:14]
WARNING: [Synth 8-614] signal 'enable_cmp' is read in the process but is not in the sensitivity list [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:330]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:409]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:412]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:462]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:487]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:501]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:532]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:558]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:584]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:591]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:367]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:639]
INFO: [Synth 8-3491] module 'bintodisp' declared at 'Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:6' bound to instance 'dispacccon' of component 'bintodisp' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:663]
INFO: [Synth 8-638] synthesizing module 'bintodisp' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:15]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:53]
WARNING: [Synth 8-614] signal 'num1' is read in the process but is not in the sensitivity list [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:51]
WARNING: [Synth 8-614] signal 'num2' is read in the process but is not in the sensitivity list [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:51]
WARNING: [Synth 8-614] signal 'num3' is read in the process but is not in the sensitivity list [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:51]
WARNING: [Synth 8-614] signal 'num4' is read in the process but is not in the sensitivity list [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:51]
INFO: [Synth 8-3491] module 'binBCD' declared at 'Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/binBCD.vhd:27' bound to instance 'BintoBCD' of component 'binBCD' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:74]
INFO: [Synth 8-638] synthesizing module 'binBCD' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/binBCD.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'binBCD' (0#1) [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/binBCD.vhd:34]
INFO: [Synth 8-3491] module 'BinaryTo7Segments' declared at 'Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/BinaryTo7Segments.vhd:25' bound to instance 'unity' of component 'BinaryTo7Segments' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:78]
INFO: [Synth 8-638] synthesizing module 'BinaryTo7Segments' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/BinaryTo7Segments.vhd:30]
INFO: [Synth 8-226] default block is never used [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/BinaryTo7Segments.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'BinaryTo7Segments' (0#1) [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/BinaryTo7Segments.vhd:30]
INFO: [Synth 8-3491] module 'BinaryTo7Segments' declared at 'Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/BinaryTo7Segments.vhd:25' bound to instance 'tens' of component 'BinaryTo7Segments' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:81]
INFO: [Synth 8-3491] module 'BinaryTo7Segments' declared at 'Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/BinaryTo7Segments.vhd:25' bound to instance 'hund' of component 'BinaryTo7Segments' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:84]
INFO: [Synth 8-3491] module 'BinaryTo7Segments' declared at 'Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/BinaryTo7Segments.vhd:25' bound to instance 'mil' of component 'BinaryTo7Segments' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'bintodisp' (0#1) [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/imports/components/bintodisp.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'main' (0#1) [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:14]
WARNING: [Synth 8-6014] Unused sequential element rg1_reg was removed.  [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:621]
WARNING: [Synth 8-6014] Unused sequential element rg2_reg was removed.  [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element rg3_reg was removed.  [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element rg4_reg was removed.  [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:624]
WARNING: [Synth 8-6014] Unused sequential element pcsig_reg was removed.  [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:625]
WARNING: [Synth 8-6014] Unused sequential element equal_reg was removed.  [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:626]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1317.926 ; gain = 533.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1317.926 ; gain = 533.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1317.926 ; gain = 533.066
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1317.926 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/constrs_1/new/pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/constrs_1/new/pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1423.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1423.465 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1423.465 ; gain = 638.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1423.465 ; gain = 638.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1423.465 ; gain = 638.605
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'sal_reg' and it is trimmed from '16' to '12' bits. [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:463]
INFO: [Synth 8-802] inferred FSM for state register 'sig_reg' in module 'main'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                            00000 |                            00000
                   fetch |                            00001 |                            00001
                  decode |                            00010 |                            00010
                     jmp |                            00011 |                            01010
                    jalr |                            00100 |                            01011
                     bnz |                            00101 |                            01110
                    bnz2 |                            00110 |                            10011
                      bs |                            00111 |                            10001
                     bnc |                            01000 |                            01101
                     bnv |                            01001 |                            01111
               operation |                            01010 |                            00110
              operation1 |                            01011 |                            00111
                    load |                            01100 |                            00011
                   load1 |                            01101 |                            00100
                     ret |                            01110 |                            10010
                    send |                            01111 |                            01001
                    comp |                            10000 |                            01100
                 endprog |                            10001 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_reg' using encoding 'sequential' in module 'main'
WARNING: [Synth 8-327] inferring latch for variable 'e_reg' [Z:/Projects/VivadoProjects/Practica3/project_1.srcs/sources_1/new/main.vhd:337]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1423.465 ; gain = 638.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 33    
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 76    
	   3 Input      1 Bit         XORs := 256   
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	  86 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 7     
	  18 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 15    
	  18 Input    8 Bit        Muxes := 3     
	   4 Input    7 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	  18 Input    5 Bit        Muxes := 1     
	  16 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 32    
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 4     
	  11 Input    1 Bit        Muxes := 2     
	  18 Input    1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (e_reg[16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (e_reg[15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (e_reg[14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (e_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (e_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (e_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (e_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (e_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (e_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (e_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (e_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (e_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (e_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (e_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (e_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (e_reg[1]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 1456.961 ; gain = 672.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 1456.961 ; gain = 672.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 1456.961 ; gain = 672.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 1456.961 ; gain = 672.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:58 . Memory (MB): peak = 1456.961 ; gain = 672.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:58 . Memory (MB): peak = 1456.961 ; gain = 672.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:58 . Memory (MB): peak = 1456.961 ; gain = 672.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:58 . Memory (MB): peak = 1456.961 ; gain = 672.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:58 . Memory (MB): peak = 1456.961 ; gain = 672.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:58 . Memory (MB): peak = 1456.961 ; gain = 672.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    37|
|3     |LUT1   |     2|
|4     |LUT2   |    45|
|5     |LUT3   |    81|
|6     |LUT4   |   186|
|7     |LUT5   |   202|
|8     |LUT6   |   345|
|9     |MUXF7  |    23|
|10    |FDCE   |    13|
|11    |FDRE   |   213|
|12    |IBUF   |     4|
|13    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:58 . Memory (MB): peak = 1456.961 ; gain = 672.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 1456.961 ; gain = 566.562
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:58 . Memory (MB): peak = 1456.961 ; gain = 672.102
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1456.961 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'main' is not ideal for floorplanning, since the cellview 'main' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1456.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 91cf54f0
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 1456.961 ; gain = 1050.828
INFO: [Common 17-1381] The checkpoint 'Z:/Projects/VivadoProjects/Practica3/project_1.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  8 15:35:48 2023...
