{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761829646585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761829646585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 10:07:26 2025 " "Processing started: Thu Oct 30 10:07:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761829646585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761829646585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8b_vitis_comb_s_gen -c 8b_vitis_comb_s_gen " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8b_vitis_comb_s_gen -c 8b_vitis_comb_s_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761829646586 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761829646786 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761829646786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-rtl " "Found design unit 1: top_level-rtl" {  } { { "top_level.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/8b_vitis_comb_s_gen/top_level.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761829653152 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/8b_vitis_comb_s_gen/top_level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761829653152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761829653152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador8bits_mul_8ns_8ns_16_1_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador8bits_mul_8ns_8ns_16_1_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador8bits_mul_8ns_8ns_16_1_1-behav " "Found design unit 1: multiplicador8bits_mul_8ns_8ns_16_1_1-behav" {  } { { "multiplicador8bits_mul_8ns_8ns_16_1_1.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/8b_vitis_comb_s_gen/multiplicador8bits_mul_8ns_8ns_16_1_1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761829653153 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador8bits_mul_8ns_8ns_16_1_1 " "Found entity 1: multiplicador8bits_mul_8ns_8ns_16_1_1" {  } { { "multiplicador8bits_mul_8ns_8ns_16_1_1.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/8b_vitis_comb_s_gen/multiplicador8bits_mul_8ns_8ns_16_1_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761829653153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761829653153 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "CORE_GENERATION_INFO multiplicador8bits.vhd(23) " "Unrecognized synthesis attribute \"CORE_GENERATION_INFO\" at multiplicador8bits.vhd(23)" {  } { { "multiplicador8bits.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/8b_vitis_comb_s_gen/multiplicador8bits.vhd" 23 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761829653154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador8bits-behav " "Found design unit 1: multiplicador8bits-behav" {  } { { "multiplicador8bits.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/8b_vitis_comb_s_gen/multiplicador8bits.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761829653154 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador8bits " "Found entity 1: multiplicador8bits" {  } { { "multiplicador8bits.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/8b_vitis_comb_s_gen/multiplicador8bits.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761829653154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761829653154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D8-rtl " "Found design unit 1: FF_D8-rtl" {  } { { "FF_D8.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/8b_vitis_comb_s_gen/FF_D8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761829653155 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D8 " "Found entity 1: FF_D8" {  } { { "FF_D8.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/8b_vitis_comb_s_gen/FF_D8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761829653155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761829653155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D16-rtl " "Found design unit 1: FF_D16-rtl" {  } { { "FF_D16.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/8b_vitis_comb_s_gen/FF_D16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761829653157 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D16 " "Found entity 1: FF_D16" {  } { { "FF_D16.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/8b_vitis_comb_s_gen/FF_D16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761829653157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761829653157 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761829653175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D8 FF_D8:ff_a " "Elaborating entity \"FF_D8\" for hierarchy \"FF_D8:ff_a\"" {  } { { "top_level.vhd" "ff_a" { Text "F:/github_projects/Circuito Timing Multiplicadores/8b_vitis_comb_s_gen/top_level.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761829653184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador8bits multiplicador8bits:multiplier_inst " "Elaborating entity \"multiplicador8bits\" for hierarchy \"multiplicador8bits:multiplier_inst\"" {  } { { "top_level.vhd" "multiplier_inst" { Text "F:/github_projects/Circuito Timing Multiplicadores/8b_vitis_comb_s_gen/top_level.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761829653188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador8bits_mul_8ns_8ns_16_1_1 multiplicador8bits:multiplier_inst\|multiplicador8bits_mul_8ns_8ns_16_1_1:mul_8ns_8ns_16_1_1_U1 " "Elaborating entity \"multiplicador8bits_mul_8ns_8ns_16_1_1\" for hierarchy \"multiplicador8bits:multiplier_inst\|multiplicador8bits_mul_8ns_8ns_16_1_1:mul_8ns_8ns_16_1_1_U1\"" {  } { { "multiplicador8bits.vhd" "mul_8ns_8ns_16_1_1_U1" { Text "F:/github_projects/Circuito Timing Multiplicadores/8b_vitis_comb_s_gen/multiplicador8bits.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761829653194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D16 FF_D16:ff_s " "Elaborating entity \"FF_D16\" for hierarchy \"FF_D16:ff_s\"" {  } { { "top_level.vhd" "ff_s" { Text "F:/github_projects/Circuito Timing Multiplicadores/8b_vitis_comb_s_gen/top_level.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761829653199 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "multiplicador8bits:multiplier_inst\|multiplicador8bits_mul_8ns_8ns_16_1_1:mul_8ns_8ns_16_1_1_U1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"multiplicador8bits:multiplier_inst\|multiplicador8bits_mul_8ns_8ns_16_1_1:mul_8ns_8ns_16_1_1_U1\|Mult0\"" {  } { { "multiplicador8bits_mul_8ns_8ns_16_1_1.vhd" "Mult0" { Text "F:/github_projects/Circuito Timing Multiplicadores/8b_vitis_comb_s_gen/multiplicador8bits_mul_8ns_8ns_16_1_1.vhd" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1761829653343 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1761829653343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplicador8bits:multiplier_inst\|multiplicador8bits_mul_8ns_8ns_16_1_1:mul_8ns_8ns_16_1_1_U1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"multiplicador8bits:multiplier_inst\|multiplicador8bits_mul_8ns_8ns_16_1_1:mul_8ns_8ns_16_1_1_U1\|lpm_mult:Mult0\"" {  } { { "multiplicador8bits_mul_8ns_8ns_16_1_1.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/8b_vitis_comb_s_gen/multiplicador8bits_mul_8ns_8ns_16_1_1.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761829653382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplicador8bits:multiplier_inst\|multiplicador8bits_mul_8ns_8ns_16_1_1:mul_8ns_8ns_16_1_1_U1\|lpm_mult:Mult0 " "Instantiated megafunction \"multiplicador8bits:multiplier_inst\|multiplicador8bits_mul_8ns_8ns_16_1_1:mul_8ns_8ns_16_1_1_U1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761829653382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761829653382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761829653382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761829653382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761829653382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761829653382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761829653382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761829653382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761829653382 ""}  } { { "multiplicador8bits_mul_8ns_8ns_16_1_1.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/8b_vitis_comb_s_gen/multiplicador8bits_mul_8ns_8ns_16_1_1.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761829653382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/8b_vitis_comb_s_gen/db/mult_aat.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761829653410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761829653410 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761829653658 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761829653986 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761829653986 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761829654008 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761829654008 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761829654008 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1761829654008 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761829654008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761829654017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 10:07:34 2025 " "Processing ended: Thu Oct 30 10:07:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761829654017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761829654017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761829654017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761829654017 ""}
