!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
ASSERT_INVALID_PCI_SEGMENT_ADDRESS	Library/PciSegmentLib/PciSegmentLib.c	47;"	d	file:
AcpiDevicePath	Library/PciHostBridgeLib/PciHostBridgeLib.c	/^  ACPI_HID_DEVICE_PATH     AcpiDevicePath;$/;"	m	struct:__anon16	file:
BYTE_NUM_PER_MSI_VEC	Library/Sg2042PcieLib/PcieInit.c	22;"	d	file:
CDNS_PCIE_AT_BASE	Include/Regs/pcie-cadence.h	142;"	d
CDNS_PCIE_AT_IB_EP_FUNC_BAR_ADDR0	Include/Regs/pcie-cadence.h	231;"	d
CDNS_PCIE_AT_IB_EP_FUNC_BAR_ADDR1	Include/Regs/pcie-cadence.h	233;"	d
CDNS_PCIE_AT_IB_RP_BAR_ADDR0	Include/Regs/pcie-cadence.h	196;"	d
CDNS_PCIE_AT_IB_RP_BAR_ADDR0_NBITS	Include/Regs/pcie-cadence.h	199;"	d
CDNS_PCIE_AT_IB_RP_BAR_ADDR0_NBITS_MASK	Include/Regs/pcie-cadence.h	198;"	d
CDNS_PCIE_AT_IB_RP_BAR_ADDR1	Include/Regs/pcie-cadence.h	201;"	d
CDNS_PCIE_AT_LINKDOWN	Include/Regs/pcie-cadence.h	205;"	d
CDNS_PCIE_AT_OB_REGION_CPU_ADDR0	Include/Regs/pcie-cadence.h	185;"	d
CDNS_PCIE_AT_OB_REGION_CPU_ADDR0_NBITS	Include/Regs/pcie-cadence.h	188;"	d
CDNS_PCIE_AT_OB_REGION_CPU_ADDR0_NBITS_MASK	Include/Regs/pcie-cadence.h	187;"	d
CDNS_PCIE_AT_OB_REGION_CPU_ADDR1	Include/Regs/pcie-cadence.h	192;"	d
CDNS_PCIE_AT_OB_REGION_DESC0	Include/Regs/pcie-cadence.h	162;"	d
CDNS_PCIE_AT_OB_REGION_DESC0_DEVFN	Include/Regs/pcie-cadence.h	174;"	d
CDNS_PCIE_AT_OB_REGION_DESC0_DEVFN_MASK	Include/Regs/pcie-cadence.h	173;"	d
CDNS_PCIE_AT_OB_REGION_DESC0_HARDCODED_RID	Include/Regs/pcie-cadence.h	172;"	d
CDNS_PCIE_AT_OB_REGION_DESC0_TYPE_CONF_TYPE0	Include/Regs/pcie-cadence.h	167;"	d
CDNS_PCIE_AT_OB_REGION_DESC0_TYPE_CONF_TYPE1	Include/Regs/pcie-cadence.h	168;"	d
CDNS_PCIE_AT_OB_REGION_DESC0_TYPE_IO	Include/Regs/pcie-cadence.h	166;"	d
CDNS_PCIE_AT_OB_REGION_DESC0_TYPE_MASK	Include/Regs/pcie-cadence.h	164;"	d
CDNS_PCIE_AT_OB_REGION_DESC0_TYPE_MEM	Include/Regs/pcie-cadence.h	165;"	d
CDNS_PCIE_AT_OB_REGION_DESC0_TYPE_NORMAL_MSG	Include/Regs/pcie-cadence.h	169;"	d
CDNS_PCIE_AT_OB_REGION_DESC0_TYPE_VENDOR_MSG	Include/Regs/pcie-cadence.h	170;"	d
CDNS_PCIE_AT_OB_REGION_DESC1	Include/Regs/pcie-cadence.h	178;"	d
CDNS_PCIE_AT_OB_REGION_DESC1_BUS	Include/Regs/pcie-cadence.h	181;"	d
CDNS_PCIE_AT_OB_REGION_DESC1_BUS_MASK	Include/Regs/pcie-cadence.h	180;"	d
CDNS_PCIE_AT_OB_REGION_PCI_ADDR0	Include/Regs/pcie-cadence.h	145;"	d
CDNS_PCIE_AT_OB_REGION_PCI_ADDR0_BUS	Include/Regs/pcie-cadence.h	154;"	d
CDNS_PCIE_AT_OB_REGION_PCI_ADDR0_BUS_MASK	Include/Regs/pcie-cadence.h	153;"	d
CDNS_PCIE_AT_OB_REGION_PCI_ADDR0_DEVFN	Include/Regs/pcie-cadence.h	151;"	d
CDNS_PCIE_AT_OB_REGION_PCI_ADDR0_DEVFN_MASK	Include/Regs/pcie-cadence.h	150;"	d
CDNS_PCIE_AT_OB_REGION_PCI_ADDR0_NBITS	Include/Regs/pcie-cadence.h	148;"	d
CDNS_PCIE_AT_OB_REGION_PCI_ADDR0_NBITS_MASK	Include/Regs/pcie-cadence.h	147;"	d
CDNS_PCIE_AT_OB_REGION_PCI_ADDR1	Include/Regs/pcie-cadence.h	158;"	d
CDNS_PCIE_CFG_MANGO_APB	Library/Sg2042PcieLib/PcieInit.c	25;"	d	file:
CDNS_PCIE_DETECT_QUIET_MIN_DELAY	Include/Regs/pcie-cadence.h	211;"	d
CDNS_PCIE_DETECT_QUIET_MIN_DELAY_MASK	Include/Regs/pcie-cadence.h	209;"	d
CDNS_PCIE_DETECT_QUIET_MIN_DELAY_SHIFT	Include/Regs/pcie-cadence.h	210;"	d
CDNS_PCIE_EP_FUNC_BASE	Include/Regs/pcie-cadence.h	126;"	d
CDNS_PCIE_EP_FUNC_DEV_CAP_OFFSET	Include/Regs/pcie-cadence.h	130;"	d
CDNS_PCIE_EP_FUNC_MSIX_CAP_OFFSET	Include/Regs/pcie-cadence.h	129;"	d
CDNS_PCIE_EP_FUNC_MSI_CAP_OFFSET	Include/Regs/pcie-cadence.h	128;"	d
CDNS_PCIE_EP_FUNC_SRIOV_CAP_OFFSET	Include/Regs/pcie-cadence.h	131;"	d
CDNS_PCIE_IRS_REG0400	Library/Sg2042PcieLib/PcieInit.c	26;"	d	file:
CDNS_PCIE_IRS_REG0404	Library/Sg2042PcieLib/PcieInit.c	27;"	d	file:
CDNS_PCIE_IRS_REG0418	Library/Sg2042PcieLib/PcieInit.c	28;"	d	file:
CDNS_PCIE_IRS_REG041C	Library/Sg2042PcieLib/PcieInit.c	29;"	d	file:
CDNS_PCIE_IRS_REG0804	Library/Sg2042PcieLib/PcieInit.c	30;"	d	file:
CDNS_PCIE_IRS_REG0804_CLR_LINK0_MSI_IN_BIT	Library/Sg2042PcieLib/PcieInit.c	39;"	d	file:
CDNS_PCIE_IRS_REG0804_CLR_LINK1_MSI_IN_BIT	Library/Sg2042PcieLib/PcieInit.c	40;"	d	file:
CDNS_PCIE_IRS_REG080C	Library/Sg2042PcieLib/PcieInit.c	31;"	d	file:
CDNS_PCIE_IRS_REG0810	Library/Sg2042PcieLib/PcieInit.c	32;"	d	file:
CDNS_PCIE_IRS_REG0810_ST_LINK0_MSI_IN_BIT	Library/Sg2042PcieLib/PcieInit.c	41;"	d	file:
CDNS_PCIE_IRS_REG0810_ST_LINK1_MSI_IN_BIT	Library/Sg2042PcieLib/PcieInit.c	42;"	d	file:
CDNS_PCIE_IRS_REG085C	Library/Sg2042PcieLib/PcieInit.c	33;"	d	file:
CDNS_PCIE_IRS_REG0860	Library/Sg2042PcieLib/PcieInit.c	34;"	d	file:
CDNS_PCIE_IRS_REG0864	Library/Sg2042PcieLib/PcieInit.c	35;"	d	file:
CDNS_PCIE_IRS_REG0868	Library/Sg2042PcieLib/PcieInit.c	36;"	d	file:
CDNS_PCIE_IRS_REG086C	Library/Sg2042PcieLib/PcieInit.c	37;"	d	file:
CDNS_PCIE_LM_BAR_CFG_CTRL_DISABLED	Include/Regs/pcie-cadence.h	97;"	d
CDNS_PCIE_LM_BAR_CFG_CTRL_IO_32BITS	Include/Regs/pcie-cadence.h	98;"	d
CDNS_PCIE_LM_BAR_CFG_CTRL_MEM_32BITS	Include/Regs/pcie-cadence.h	99;"	d
CDNS_PCIE_LM_BAR_CFG_CTRL_MEM_64BITS	Include/Regs/pcie-cadence.h	101;"	d
CDNS_PCIE_LM_BAR_CFG_CTRL_PREFETCH_MEM_32BITS	Include/Regs/pcie-cadence.h	100;"	d
CDNS_PCIE_LM_BAR_CFG_CTRL_PREFETCH_MEM_64BITS	Include/Regs/pcie-cadence.h	102;"	d
CDNS_PCIE_LM_BASE	Include/Regs/pcie-cadence.h	22;"	d
CDNS_PCIE_LM_EP_FUNC_BAR_CFG	Include/Regs/pcie-cadence.h	50;"	d
CDNS_PCIE_LM_EP_FUNC_BAR_CFG0	Include/Regs/pcie-cadence.h	52;"	d
CDNS_PCIE_LM_EP_FUNC_BAR_CFG1	Include/Regs/pcie-cadence.h	54;"	d
CDNS_PCIE_LM_EP_FUNC_BAR_CFG_BAR_APERTURE	Include/Regs/pcie-cadence.h	64;"	d
CDNS_PCIE_LM_EP_FUNC_BAR_CFG_BAR_APERTURE_MASK	Include/Regs/pcie-cadence.h	62;"	d
CDNS_PCIE_LM_EP_FUNC_BAR_CFG_BAR_CTRL	Include/Regs/pcie-cadence.h	68;"	d
CDNS_PCIE_LM_EP_FUNC_BAR_CFG_BAR_CTRL_MASK	Include/Regs/pcie-cadence.h	66;"	d
CDNS_PCIE_LM_EP_FUNC_CFG	Include/Regs/pcie-cadence.h	72;"	d
CDNS_PCIE_LM_EP_ID	Include/Regs/pcie-cadence.h	43;"	d
CDNS_PCIE_LM_EP_ID_BUS_MASK	Include/Regs/pcie-cadence.h	46;"	d
CDNS_PCIE_LM_EP_ID_BUS_SHIFT	Include/Regs/pcie-cadence.h	47;"	d
CDNS_PCIE_LM_EP_ID_DEV_MASK	Include/Regs/pcie-cadence.h	44;"	d
CDNS_PCIE_LM_EP_ID_DEV_SHIFT	Include/Regs/pcie-cadence.h	45;"	d
CDNS_PCIE_LM_EP_VFUNC_BAR_CFG	Include/Regs/pcie-cadence.h	56;"	d
CDNS_PCIE_LM_EP_VFUNC_BAR_CFG0	Include/Regs/pcie-cadence.h	58;"	d
CDNS_PCIE_LM_EP_VFUNC_BAR_CFG1	Include/Regs/pcie-cadence.h	60;"	d
CDNS_PCIE_LM_ID	Include/Regs/pcie-cadence.h	25;"	d
CDNS_PCIE_LM_ID_SUBSYS	Include/Regs/pcie-cadence.h	32;"	d
CDNS_PCIE_LM_ID_SUBSYS_MASK	Include/Regs/pcie-cadence.h	30;"	d
CDNS_PCIE_LM_ID_SUBSYS_SHIFT	Include/Regs/pcie-cadence.h	31;"	d
CDNS_PCIE_LM_ID_VENDOR	Include/Regs/pcie-cadence.h	28;"	d
CDNS_PCIE_LM_ID_VENDOR_MASK	Include/Regs/pcie-cadence.h	26;"	d
CDNS_PCIE_LM_ID_VENDOR_SHIFT	Include/Regs/pcie-cadence.h	27;"	d
CDNS_PCIE_LM_PTM_CTRL	Include/Regs/pcie-cadence.h	120;"	d
CDNS_PCIE_LM_RC_BAR_CFG	Include/Regs/pcie-cadence.h	75;"	d
CDNS_PCIE_LM_RC_BAR_CFG_BAR0_APERTURE	Include/Regs/pcie-cadence.h	77;"	d
CDNS_PCIE_LM_RC_BAR_CFG_BAR0_APERTURE_MASK	Include/Regs/pcie-cadence.h	76;"	d
CDNS_PCIE_LM_RC_BAR_CFG_BAR0_CTRL	Include/Regs/pcie-cadence.h	80;"	d
CDNS_PCIE_LM_RC_BAR_CFG_BAR0_CTRL_MASK	Include/Regs/pcie-cadence.h	79;"	d
CDNS_PCIE_LM_RC_BAR_CFG_BAR1_APERTURE	Include/Regs/pcie-cadence.h	83;"	d
CDNS_PCIE_LM_RC_BAR_CFG_BAR1_APERTURE_MASK	Include/Regs/pcie-cadence.h	82;"	d
CDNS_PCIE_LM_RC_BAR_CFG_BAR1_CTRL	Include/Regs/pcie-cadence.h	86;"	d
CDNS_PCIE_LM_RC_BAR_CFG_BAR1_CTRL_MASK	Include/Regs/pcie-cadence.h	85;"	d
CDNS_PCIE_LM_RC_BAR_CFG_CHECK_ENABLE	Include/Regs/pcie-cadence.h	94;"	d
CDNS_PCIE_LM_RC_BAR_CFG_IO_16BITS	Include/Regs/pcie-cadence.h	92;"	d
CDNS_PCIE_LM_RC_BAR_CFG_IO_32BITS	Include/Regs/pcie-cadence.h	93;"	d
CDNS_PCIE_LM_RC_BAR_CFG_IO_ENABLE	Include/Regs/pcie-cadence.h	91;"	d
CDNS_PCIE_LM_RC_BAR_CFG_PREFETCH_MEM_32BITS	Include/Regs/pcie-cadence.h	89;"	d
CDNS_PCIE_LM_RC_BAR_CFG_PREFETCH_MEM_64BITS	Include/Regs/pcie-cadence.h	90;"	d
CDNS_PCIE_LM_RC_BAR_CFG_PREFETCH_MEM_ENABLE	Include/Regs/pcie-cadence.h	88;"	d
CDNS_PCIE_LM_RP_RID	Include/Regs/pcie-cadence.h	36;"	d
CDNS_PCIE_LM_RP_RID_	Include/Regs/pcie-cadence.h	39;"	d
CDNS_PCIE_LM_RP_RID_MASK	Include/Regs/pcie-cadence.h	37;"	d
CDNS_PCIE_LM_RP_RID_SHIFT	Include/Regs/pcie-cadence.h	38;"	d
CDNS_PCIE_LM_TPM_CTRL_PTMRSEN	Include/Regs/pcie-cadence.h	121;"	d
CDNS_PCIE_LTSSM_CONTROL_CAP	Include/Regs/pcie-cadence.h	208;"	d
CDNS_PCIE_MAX_OB	Include/Regs/pcie-cadence.h	223;"	d
CDNS_PCIE_MSG_NO_DATA	Include/Regs/pcie-cadence.h	243;"	d
CDNS_PCIE_NORMAL_MSG_CODE	Include/Regs/pcie-cadence.h	241;"	d
CDNS_PCIE_NORMAL_MSG_CODE_MASK	Include/Regs/pcie-cadence.h	240;"	d
CDNS_PCIE_NORMAL_MSG_ROUTING	Include/Regs/pcie-cadence.h	238;"	d
CDNS_PCIE_NORMAL_MSG_ROUTING_MASK	Include/Regs/pcie-cadence.h	237;"	d
CDNS_PCIE_RP_BASE	Include/Regs/pcie-cadence.h	136;"	d
CDNS_PCIE_RP_CAP_OFFSET	Include/Regs/pcie-cadence.h	137;"	d
CDNS_PCIE_RP_MAX_IB	Include/Regs/pcie-cadence.h	222;"	d
CDNS_PHY_VGA_LUT_ADDR_REG	Include/Regs/SophgoPcieRegs.h	150;"	d
CDNS_PHY_VGA_LUT_DATA_REG	Include/Regs/SophgoPcieRegs.h	151;"	d
CDNS_PLAT_CPU_TO_BUS_ADDR	Library/Sg2042PcieLib/PcieInit.c	44;"	d	file:
Chnl_status	Include/Regs/SophgoPcieRegs.h	/^	UINT8 Chnl_status;$/;"	m	struct:__anon14
ConstructRootBridge	Library/PciHostBridgeLib/PciHostBridgeLib.c	/^ConstructRootBridge ($/;"	f
Control_bits	Include/Regs/SophgoPcieRegs.h	/^	UINT8 Control_bits;$/;"	m	struct:__anon12
Cpu_addr_h	Include/Regs/SophgoPcieRegs.h	/^	UINT32 Cpu_addr_h;$/;"	m	struct:__anon11
Cpu_addr_l	Include/Regs/SophgoPcieRegs.h	/^	UINT32 Cpu_addr_l;$/;"	m	struct:__anon11
CreateC920SmbiosType4DataHob	C920/Library/PeiCoreInfoHobLib/CoreInfoHob.c	/^CreateC920SmbiosType4DataHob ($/;"	f
CreateC920SmbiosType7L1DataHob	C920/Library/PeiCoreInfoHobLib/CoreInfoHob.c	/^CreateC920SmbiosType7L1DataHob ($/;"	f
Ctrl_bits	Include/Regs/SophgoPcieRegs.h	/^	PCIE_CBITS Ctrl_bits;$/;"	m	struct:__anon13
Dspt0	Include/Regs/SophgoPcieRegs.h	/^	UINT32 Dspt0;$/;"	m	struct:__anon11
Dspt1	Include/Regs/SophgoPcieRegs.h	/^	UINT32 Dspt1;$/;"	m	struct:__anon11
EFI_PCI_ROOT_BRIDGE_DEVICE_PATH	Library/PciHostBridgeLib/PciHostBridgeLib.c	/^} EFI_PCI_ROOT_BRIDGE_DEVICE_PATH;$/;"	t	typeref:struct:__anon16	file:
EndDevicePath	Library/PciHostBridgeLib/PciHostBridgeLib.c	/^  EFI_DEVICE_PATH_PROTOCOL EndDevicePath;$/;"	m	struct:__anon16	file:
Ext_attr	Include/Regs/SophgoPcieRegs.h	/^	UINT32 Ext_attr;$/;"	m	struct:__anon15
Ext_attr_hi	Include/Regs/SophgoPcieRegs.h	/^	UINT32 Ext_attr_hi;$/;"	m	struct:__anon15
Ext_hi_addr	Include/Regs/SophgoPcieRegs.h	/^	UINT32 Ext_hi_addr;$/;"	m	struct:__anon15
Ext_lo_addr	Include/Regs/SophgoPcieRegs.h	/^	UINT32 Ext_lo_addr;$/;"	m	struct:__anon15
Ext_status	Include/Regs/SophgoPcieRegs.h	/^	UINT8 Ext_status;$/;"	m	struct:__anon14
FUNC_CONFIG_REG_0	Include/Regs/SophgoPcieRegs.h	22;"	d
FUNC_CONFIG_REG_1	Include/Regs/SophgoPcieRegs.h	23;"	d
FUNC_CONFIG_REG_2	Include/Regs/SophgoPcieRegs.h	24;"	d
FUNC_CONFIG_REG_3	Include/Regs/SophgoPcieRegs.h	25;"	d
FUNC_CONFIG_REG_4	Include/Regs/SophgoPcieRegs.h	26;"	d
FUNC_CONFIG_REG_5	Include/Regs/SophgoPcieRegs.h	27;"	d
FUNC_CONFIG_REG_6	Include/Regs/SophgoPcieRegs.h	28;"	d
FUNC_CONFIG_REG_7	Include/Regs/SophgoPcieRegs.h	29;"	d
GET_BUS_NUM	Library/PciSegmentLib/PciSegmentLib.c	21;"	d	file:
GET_DEV_NUM	Library/PciSegmentLib/PciSegmentLib.c	22;"	d	file:
GET_FUNC_NUM	Library/PciSegmentLib/PciSegmentLib.c	23;"	d	file:
GET_HEADER_TYPE	Library/PciSegmentLib/PciSegmentLib.c	36;"	d	file:
GET_REG_NUM	Library/PciSegmentLib/PciSegmentLib.c	24;"	d	file:
GET_SEG_NUM	Library/PciSegmentLib/PciSegmentLib.c	20;"	d	file:
GetMmcfgBase	Library/PciSegmentLib/PciSegmentLib.c	/^GetMmcfgBase ($/;"	f
HEADER_TYPE_REG	Library/PciSegmentLib/PciSegmentLib.c	35;"	d	file:
IRS_REG0000_ENABLE_FULL_PIPE_MUX_BIT	Include/Regs/SophgoPcieRegs.h	157;"	d
IRS_REG0000_LINK0_ATTENTION_BUTTON_N_BIT	Include/Regs/SophgoPcieRegs.h	159;"	d
IRS_REG0000_LINK0_BYPASS_RMT_TX_EQ	Include/Regs/SophgoPcieRegs.h	158;"	d
IRS_REG0000_LINK1_CLK_ENABLE_BIT	Include/Regs/SophgoPcieRegs.h	161;"	d
IRS_REG0000_PMA_CMN_REFCLK_DIG_DIV_MASK	Include/Regs/SophgoPcieRegs.h	213;"	d
IRS_REG0000_PM_CLK_KICK_OFF_BIT	Include/Regs/SophgoPcieRegs.h	162;"	d
IRS_REG0000_REG_LINK0_PM_RESET_N_BIT	Include/Regs/SophgoPcieRegs.h	160;"	d
IRS_REG0004_LINK0_CONFIG_ENABLE_BIT	Include/Regs/SophgoPcieRegs.h	163;"	d
IRS_REG0004_LINK0_CORE_CLK_SHUTOFF_DETECT_EN_BIT	Include/Regs/SophgoPcieRegs.h	164;"	d
IRS_REG0004_LINK0_DISABLE_GEN3_DC_BALANCE_BIT	Include/Regs/SophgoPcieRegs.h	167;"	d
IRS_REG0004_LINK0_LANE_COUNT_IN_MASK	Include/Regs/SophgoPcieRegs.h	214;"	d
IRS_REG0004_LINK0_LINK_TRAINING_ENABLE_BIT	Include/Regs/SophgoPcieRegs.h	166;"	d
IRS_REG0004_LINK0_MODE_SELECT_BIT	Include/Regs/SophgoPcieRegs.h	165;"	d
IRS_REG0038_LINK0_MAX_EVAL_ITERATION_MASK	Include/Regs/SophgoPcieRegs.h	215;"	d
IRS_REG0038_LINK0_MRL_SENSOR_N_BIT	Include/Regs/SophgoPcieRegs.h	168;"	d
IRS_REG0038_LINK0_PCIE_GENERATION_SEL_MASK	Include/Regs/SophgoPcieRegs.h	217;"	d
IRS_REG0038_LINK0_PRSNT_N_BIT	Include/Regs/SophgoPcieRegs.h	170;"	d
IRS_REG0038_LINK0_PWR_FAULT_N_BIT	Include/Regs/SophgoPcieRegs.h	169;"	d
IRS_REG0038_LINK0_SUPPORTED_PRESET_MASK	Include/Regs/SophgoPcieRegs.h	216;"	d
IRS_REG007C_LINK0_PCIE_TARGET_NON_POSTED_REJ_BIT	Include/Regs/SophgoPcieRegs.h	172;"	d
IRS_REG007C_LINK0_VC_COUNT_BIT	Include/Regs/SophgoPcieRegs.h	171;"	d
IRS_REG007C_REG_LINK0_AXI_RESET_N_BIT	Include/Regs/SophgoPcieRegs.h	173;"	d
IRS_REG0080_LINK0_CLOCK_STABLE_BIT	Include/Regs/SophgoPcieRegs.h	174;"	d
IRS_REG0080_LINK0_LINK_STATUS_MASK	Include/Regs/SophgoPcieRegs.h	220;"	d
IRS_REG0080_LINK0_NEGOTIATED_LINK_WIDTH	Include/Regs/SophgoPcieRegs.h	219;"	d
IRS_REG0080_LINK0_NEGOTIATED_SPEED	Include/Regs/SophgoPcieRegs.h	218;"	d
IRS_REG00C0_LINK0_LTSSM_STATE_MASK	Include/Regs/SophgoPcieRegs.h	221;"	d
IRS_REG0160_LINK1_ATTENTION_BUTTON_N_BIT	Include/Regs/SophgoPcieRegs.h	181;"	d
IRS_REG0160_LINK1_CONFIG_ENABLE_BIT	Include/Regs/SophgoPcieRegs.h	180;"	d
IRS_REG0160_LINK1_CORE_CLK_SHUTOFF_DETECT_EN_BIT	Include/Regs/SophgoPcieRegs.h	179;"	d
IRS_REG0160_LINK1_DISABLE_GEN3_DC_BALANCE_BIT	Include/Regs/SophgoPcieRegs.h	178;"	d
IRS_REG0160_LINK1_LINK_TRAINING_ENABLE_BIT	Include/Regs/SophgoPcieRegs.h	177;"	d
IRS_REG0160_LINK1_MRL_SENSOR_N_BIT	Include/Regs/SophgoPcieRegs.h	176;"	d
IRS_REG0170_LINK1_PCIE_TARGET_NON_POSTED_REJ_BIT	Include/Regs/SophgoPcieRegs.h	183;"	d
IRS_REG0170_REG_LINK1_AXI_RESET_N_BIT	Include/Regs/SophgoPcieRegs.h	182;"	d
IRS_REG0170_REG_LINK1_PM_RESET_N_BIT	Include/Regs/SophgoPcieRegs.h	184;"	d
IRS_REG0178_LINK1_LANE_COUNT_IN_MASK	Include/Regs/SophgoPcieRegs.h	224;"	d
IRS_REG0178_LINK1_MODE_SELECT_BIT	Include/Regs/SophgoPcieRegs.h	185;"	d
IRS_REG0178_LINK1_PCIE_GENERATION_SEL_MASK	Include/Regs/SophgoPcieRegs.h	222;"	d
IRS_REG0178_LINK1_SUPPORTED_PRESET_MASK	Include/Regs/SophgoPcieRegs.h	223;"	d
IRS_REG017C_LINK1_MGMT_RESET_N_BIT	Include/Regs/SophgoPcieRegs.h	186;"	d
IRS_REG017C_LINK1_MGMT_STICKY_RESET_N_BIT	Include/Regs/SophgoPcieRegs.h	187;"	d
IRS_REG01C0_LINK1_PRSNT_N_BIT	Include/Regs/SophgoPcieRegs.h	190;"	d
IRS_REG01C0_LINK1_PWR_FAULT_N_BIT	Include/Regs/SophgoPcieRegs.h	191;"	d
IRS_REG01C0_REG_PHY_P00_RESET_N	Include/Regs/SophgoPcieRegs.h	188;"	d
IRS_REG01C0_REG_PHY_P01_RESET_N	Include/Regs/SophgoPcieRegs.h	189;"	d
IRS_REG0200_LINK1_LINK_STATUS_MASK	Include/Regs/SophgoPcieRegs.h	226;"	d
IRS_REG0200_LINK1_NEGOTIATED_LINK_WIDTH	Include/Regs/SophgoPcieRegs.h	225;"	d
IRS_REG0204_LINK1_LTSSM_STATE_MASK	Include/Regs/SophgoPcieRegs.h	227;"	d
IRS_REG0208_LINK1_NEGOTIATED_SPEED	Include/Regs/SophgoPcieRegs.h	228;"	d
IRS_REG02F8_PHY_RESET_N_BIT_BIT	Include/Regs/SophgoPcieRegs.h	196;"	d
IRS_REG02F8_PMA_CMN_REFCLK1_DIG_DIV_MASK	Include/Regs/SophgoPcieRegs.h	230;"	d
IRS_REG02F8_PMA_CMN_REFCLK1_SEL_BIT	Include/Regs/SophgoPcieRegs.h	195;"	d
IRS_REG02F8_PMA_CMN_REFCLK1_TERMEN_BIT	Include/Regs/SophgoPcieRegs.h	194;"	d
IRS_REG02F8_PMA_CMN_REFCLK_DIG_SEL_MASK	Include/Regs/SophgoPcieRegs.h	229;"	d
IRS_REG02F8_PMA_CMN_REFCLK_SEL_BIT	Include/Regs/SophgoPcieRegs.h	193;"	d
IRS_REG02F8_PMA_CMN_REFCLK_TERMEN_BIT	Include/Regs/SophgoPcieRegs.h	192;"	d
IRS_REG03A0_LINK0_RESET_N_BIT	Include/Regs/SophgoPcieRegs.h	200;"	d
IRS_REG03A0_LINK1_RESET_N_BIT	Include/Regs/SophgoPcieRegs.h	198;"	d
IRS_REG03A0_PCIE0_RESET_X_FROM_PAD_BIT	Include/Regs/SophgoPcieRegs.h	202;"	d
IRS_REG03A0_PCIE1_RESET_X_FROM_PAD_BIT	Include/Regs/SophgoPcieRegs.h	201;"	d
IRS_REG03A0_PIPE_P00_RESET_N_BIT	Include/Regs/SophgoPcieRegs.h	199;"	d
IRS_REG03A0_PIPE_P01_RESET_N_BIT	Include/Regs/SophgoPcieRegs.h	197;"	d
IRS_REG03B0_REG_CTRL0_APB_RST_BIT	Include/Regs/SophgoPcieRegs.h	204;"	d
IRS_REG03B0_REG_CTRL1_APB_RST_BIT	Include/Regs/SophgoPcieRegs.h	203;"	d
IRS_REG03B0_REG_PHY_APB_RST_BIT	Include/Regs/SophgoPcieRegs.h	205;"	d
IRS_REG03CC_LINK0_MGMT_RESET_N_BIT	Include/Regs/SophgoPcieRegs.h	206;"	d
IRS_REG03CC_LINK0_MGMT_STICKY_RESET_N_BIT	Include/Regs/SophgoPcieRegs.h	207;"	d
IRS_REG0858_CCIX_BUS_NUM_MASK	Include/Regs/SophgoPcieRegs.h	231;"	d
IRS_RGE00F8_CCIX_VC_ENABLE_BIT	Include/Regs/SophgoPcieRegs.h	175;"	d
LINK0_LM_CCIX_CTRL_VENDOR_ID_MASK	Include/Regs/SophgoPcieRegs.h	234;"	d
LINK0_VC_RES_CTRL_MASK	Include/Regs/SophgoPcieRegs.h	233;"	d
LINK0_VC_RES_CTRL_TC_VC_MAP_BIT	Include/Regs/SophgoPcieRegs.h	210;"	d
LINK0_VC_RES_CTRL_VC_ENABLE_BIT	Include/Regs/SophgoPcieRegs.h	211;"	d
LINKX_AXI_BAR0_RP_IB_AT_REG_H	Include/Regs/SophgoPcieRegs.h	137;"	d
LINKX_AXI_BAR0_RP_IB_AT_REG_L	Include/Regs/SophgoPcieRegs.h	136;"	d
LINKX_AXI_BAR1_RP_IB_AT_REG_H	Include/Regs/SophgoPcieRegs.h	139;"	d
LINKX_AXI_BAR1_RP_IB_AT_REG_L	Include/Regs/SophgoPcieRegs.h	138;"	d
LINKX_AXI_R0_AXI_RGN_ADDR_REG_0	Include/Regs/SophgoPcieRegs.h	133;"	d
LINKX_AXI_R0_AXI_RGN_ADDR_REG_1	Include/Regs/SophgoPcieRegs.h	134;"	d
LINKX_AXI_R0_OB_AT_REG_0	Include/Regs/SophgoPcieRegs.h	129;"	d
LINKX_AXI_R0_OB_AT_REG_1	Include/Regs/SophgoPcieRegs.h	130;"	d
LINKX_AXI_R0_OB_DSPT_REG_0	Include/Regs/SophgoPcieRegs.h	131;"	d
LINKX_AXI_R0_OB_DSPT_REG_1	Include/Regs/SophgoPcieRegs.h	132;"	d
LINKX_DEV_CAP_MAX_PL_MASK	Include/Regs/SophgoPcieRegs.h	236;"	d
LINKX_DEV_CTRL_AND_STS_MPS_MASK	Include/Regs/SophgoPcieRegs.h	237;"	d
LINKX_DEV_CTRL_AND_STS_MRRS_MASK	Include/Regs/SophgoPcieRegs.h	238;"	d
LINKX_LM_CCIX_CTRL_REG	Include/Regs/SophgoPcieRegs.h	110;"	d
LINKX_LM_DBG_MUX_CTRL2_MAX_NP_REQ_MASK	Include/Regs/SophgoPcieRegs.h	235;"	d
LINKX_LM_DBG_MUX_CTRL2_REG	Include/Regs/SophgoPcieRegs.h	152;"	d
LINKX_LM_G3_G4_LNK_EQ_CTRL_REG	Include/Regs/SophgoPcieRegs.h	154;"	d
LINKX_LM_LNK_EQ_CTRL2_REG	Include/Regs/SophgoPcieRegs.h	155;"	d
LINKX_LM_PF_BAR_CFG_REG_0	Include/Regs/SophgoPcieRegs.h	107;"	d
LINKX_LM_PF_BAR_CFG_REG_1	Include/Regs/SophgoPcieRegs.h	108;"	d
LINKX_LM_PF_PHY_FUNC_CFG_REG	Include/Regs/SophgoPcieRegs.h	109;"	d
LINKX_LM_PIPE_FIFO_LATENCY_CTRL_REG	Include/Regs/SophgoPcieRegs.h	153;"	d
LINKX_LM_RC_BAR_CFG_REG	Include/Regs/SophgoPcieRegs.h	112;"	d
LINKX_PCIE_DMA_CHN0_ATTR_HI_REG	Include/Regs/SophgoPcieRegs.h	145;"	d
LINKX_PCIE_DMA_CHN0_ATTR_LO_REG	Include/Regs/SophgoPcieRegs.h	144;"	d
LINKX_PCIE_DMA_CHN0_CTRL_REG	Include/Regs/SophgoPcieRegs.h	141;"	d
LINKX_PCIE_DMA_CHN0_SP_HI_REG	Include/Regs/SophgoPcieRegs.h	143;"	d
LINKX_PCIE_DMA_CHN0_SP_LO_REG	Include/Regs/SophgoPcieRegs.h	142;"	d
LINKX_PCIE_DMA_INT_REG	Include/Regs/SophgoPcieRegs.h	146;"	d
LINKX_PCIE_INT_DIS_REG	Include/Regs/SophgoPcieRegs.h	148;"	d
LINKX_PCIE_INT_EN_REG	Include/Regs/SophgoPcieRegs.h	147;"	d
LINKX_PF_CTRL_STS_REG	Include/Regs/SophgoPcieRegs.h	100;"	d
LINKX_PF_DEV_CAP_REG	Include/Regs/SophgoPcieRegs.h	101;"	d
LINKX_PF_DEV_CTRL_AND_STS_REG	Include/Regs/SophgoPcieRegs.h	102;"	d
LINKX_PF_MSI_ADDR_H_REG	Include/Regs/SophgoPcieRegs.h	98;"	d
LINKX_PF_MSI_ADDR_L_REG	Include/Regs/SophgoPcieRegs.h	97;"	d
LINKX_PF_MSI_DATA_REG	Include/Regs/SophgoPcieRegs.h	99;"	d
LINKX_PF_VC_RES_CTRL_REG_0	Include/Regs/SophgoPcieRegs.h	103;"	d
LINKX_PF_VC_RES_CTRL_REG_1	Include/Regs/SophgoPcieRegs.h	104;"	d
LINKX_RP_16G_EQ_CTRL_REG_0	Include/Regs/SophgoPcieRegs.h	125;"	d
LINKX_RP_16G_EQ_CTRL_REG_1	Include/Regs/SophgoPcieRegs.h	126;"	d
LINKX_RP_16G_EQ_CTRL_REG_2	Include/Regs/SophgoPcieRegs.h	127;"	d
LINKX_RP_16G_EQ_CtrL_REG_3	Include/Regs/SophgoPcieRegs.h	128;"	d
LINKX_RP_CMD_STS_REG	Include/Regs/SophgoPcieRegs.h	111;"	d
LINKX_RP_CTRL_STS_REG	Include/Regs/SophgoPcieRegs.h	96;"	d
LINKX_RP_DEV_CAP_REG	Include/Regs/SophgoPcieRegs.h	105;"	d
LINKX_RP_DEV_CTRL_AND_STS_REG	Include/Regs/SophgoPcieRegs.h	106;"	d
LINKX_RP_EQ_CTRL_REG_0	Include/Regs/SophgoPcieRegs.h	117;"	d
LINKX_RP_EQ_CTRL_REG_1	Include/Regs/SophgoPcieRegs.h	118;"	d
LINKX_RP_EQ_CTRL_REG_2	Include/Regs/SophgoPcieRegs.h	119;"	d
LINKX_RP_EQ_CTRL_REG_3	Include/Regs/SophgoPcieRegs.h	120;"	d
LINKX_RP_EQ_CTRL_REG_4	Include/Regs/SophgoPcieRegs.h	121;"	d
LINKX_RP_EQ_CTRL_REG_5	Include/Regs/SophgoPcieRegs.h	122;"	d
LINKX_RP_EQ_CTRL_REG_6	Include/Regs/SophgoPcieRegs.h	123;"	d
LINKX_RP_EQ_CTRL_REG_7	Include/Regs/SophgoPcieRegs.h	124;"	d
LINKX_RP_RC_BAR0_REG	Include/Regs/SophgoPcieRegs.h	113;"	d
LINKX_RP_RC_BAR1_REG	Include/Regs/SophgoPcieRegs.h	114;"	d
LINKX_RP_VC_RES_CTRL_REG_0	Include/Regs/SophgoPcieRegs.h	115;"	d
LINKX_RP_VC_RES_CTRL_REG_1	Include/Regs/SophgoPcieRegs.h	116;"	d
LINK_WAIT_MAX_RETRIES	Include/Regs/pcie-cadence.h	15;"	d
LINK_WAIT_USLEEP_MAX	Include/Regs/pcie-cadence.h	17;"	d
LINK_WAIT_USLEEP_MIN	Include/Regs/pcie-cadence.h	16;"	d
LM_RC_BAR_CFG_APERTURE	Include/Regs/pcie-cadence.h	116;"	d
LM_RC_BAR_CFG_CTRL_DISABLED	Include/Regs/pcie-cadence.h	104;"	d
LM_RC_BAR_CFG_CTRL_IO_32BITS	Include/Regs/pcie-cadence.h	106;"	d
LM_RC_BAR_CFG_CTRL_MEM_32BITS	Include/Regs/pcie-cadence.h	108;"	d
LM_RC_BAR_CFG_CTRL_MEM_64BITS	Include/Regs/pcie-cadence.h	112;"	d
LM_RC_BAR_CFG_CTRL_PREF_MEM_32BITS	Include/Regs/pcie-cadence.h	110;"	d
LM_RC_BAR_CFG_CTRL_PREF_MEM_64BITS	Include/Regs/pcie-cadence.h	114;"	d
LTSSM_POLLING_MAX_TIMES	Include/Regs/SophgoPcieRegs.h	239;"	d
LTSSM_STATE_L0	Include/Regs/SophgoPcieRegs.h	240;"	d
LTSSM_STATE_RECOVERY_IDLE	Include/Regs/SophgoPcieRegs.h	241;"	d
MANGO_GPIO12_FOR_PCIE_PERST	Include/Regs/SophgoPcieRegs.h	242;"	d
MAX_MSI_CTRLS	Library/Sg2042PcieLib/PcieInit.c	20;"	d	file:
MAX_MSI_IRQS	Library/Sg2042PcieLib/PcieInit.c	18;"	d	file:
MAX_MSI_IRQS_PER_CTRL	Library/Sg2042PcieLib/PcieInit.c	19;"	d	file:
MSG_CODE_ASSERT_INTA	Include/Regs/pcie-cadence.h	/^	MSG_CODE_ASSERT_INTA	= 0x20,$/;"	e	enum:cdns_pcie_msg_code
MSG_CODE_ASSERT_INTB	Include/Regs/pcie-cadence.h	/^	MSG_CODE_ASSERT_INTB	= 0x21,$/;"	e	enum:cdns_pcie_msg_code
MSG_CODE_ASSERT_INTC	Include/Regs/pcie-cadence.h	/^	MSG_CODE_ASSERT_INTC	= 0x22,$/;"	e	enum:cdns_pcie_msg_code
MSG_CODE_ASSERT_INTD	Include/Regs/pcie-cadence.h	/^	MSG_CODE_ASSERT_INTD	= 0x23,$/;"	e	enum:cdns_pcie_msg_code
MSG_CODE_DEASSERT_INTA	Include/Regs/pcie-cadence.h	/^	MSG_CODE_DEASSERT_INTA	= 0x24,$/;"	e	enum:cdns_pcie_msg_code
MSG_CODE_DEASSERT_INTB	Include/Regs/pcie-cadence.h	/^	MSG_CODE_DEASSERT_INTB	= 0x25,$/;"	e	enum:cdns_pcie_msg_code
MSG_CODE_DEASSERT_INTC	Include/Regs/pcie-cadence.h	/^	MSG_CODE_DEASSERT_INTC	= 0x26,$/;"	e	enum:cdns_pcie_msg_code
MSG_CODE_DEASSERT_INTD	Include/Regs/pcie-cadence.h	/^	MSG_CODE_DEASSERT_INTD	= 0x27,$/;"	e	enum:cdns_pcie_msg_code
MSG_ROUTING_BCAST	Include/Regs/pcie-cadence.h	/^	MSG_ROUTING_BCAST,$/;"	e	enum:cdns_pcie_msg_routing
MSG_ROUTING_BY_ADDR	Include/Regs/pcie-cadence.h	/^	MSG_ROUTING_BY_ADDR,$/;"	e	enum:cdns_pcie_msg_routing
MSG_ROUTING_BY_ID	Include/Regs/pcie-cadence.h	/^	MSG_ROUTING_BY_ID,$/;"	e	enum:cdns_pcie_msg_routing
MSG_ROUTING_GATHER	Include/Regs/pcie-cadence.h	/^	MSG_ROUTING_GATHER,$/;"	e	enum:cdns_pcie_msg_routing
MSG_ROUTING_LOCAL	Include/Regs/pcie-cadence.h	/^	MSG_ROUTING_LOCAL,$/;"	e	enum:cdns_pcie_msg_routing
MSG_ROUTING_TO_RC	Include/Regs/pcie-cadence.h	/^	MSG_ROUTING_TO_RC,$/;"	e	enum:cdns_pcie_msg_routing
MSI_DEF_NUM_VECTORS	Library/Sg2042PcieLib/PcieInit.c	21;"	d	file:
MangoCcixInit	Library/PciHostBridgeLib/PciHostBridgeLibConstructor.c	/^VOID MangoCcixInit($/;"	f
MangoCcixInit	Library/Sg2042PcieLib/PcieCore.c	/^VOID MangoCcixInit($/;"	f
MangoPcieGetMaxPayload	Library/PciHostBridgeLib/PciHostBridgeLibConstructor.c	/^VOID MangoPcieGetMaxPayload($/;"	f
MangoPcieGetMaxPayload	Library/Sg2042PcieLib/PcieCore.c	/^VOID MangoPcieGetMaxPayload($/;"	f
MangoPcieInit	Library/PciHostBridgeLib/PciHostBridgeLibConstructor.c	/^VOID MangoPcieInit($/;"	f
MangoPcieInit	Library/Sg2042PcieLib/PcieCore.c	/^VOID MangoPcieInit($/;"	f
MangoPcieSetMaxPayload	Library/PciHostBridgeLib/PciHostBridgeLibConstructor.c	/^VOID MangoPcieSetMaxPayload($/;"	f
MangoPcieSetMaxPayload	Library/Sg2042PcieLib/PcieCore.c	/^VOID MangoPcieSetMaxPayload($/;"	f
MangoPcieSetMaxReadReqSize	Library/PciHostBridgeLib/PciHostBridgeLibConstructor.c	/^VOID MangoPcieSetMaxReadReqSize($/;"	f
MangoPcieSetMaxReadReqSize	Library/Sg2042PcieLib/PcieCore.c	/^VOID MangoPcieSetMaxReadReqSize($/;"	f
MangoPcieSlvLocationMapping	Library/PciHostBridgeLib/PciHostBridgeLibConstructor.c	/^VOID MangoPcieSlvLocationMapping($/;"	f
MangoPcieSlvLocationMapping	Library/Sg2042PcieLib/PcieCore.c	/^VOID MangoPcieSlvLocationMapping($/;"	f
Next	Include/Regs/SophgoPcieRegs.h	/^	UINT32 Next;$/;"	m	struct:__anon15
Next_hi_addr	Include/Regs/SophgoPcieRegs.h	/^	UINT32 Next_hi_addr;$/;"	m	struct:__anon15
Offset	Include/Regs/SophgoPcieRegs.h	/^	UINT16 Offset;$/;"	m	struct:cdns_reg_pairs
PCIE0_MSG_FIFO_BASE	Include/Regs/SophgoPcieRegs.h	12;"	d
PCIE1_MSG_FIFO_BASE	Include/Regs/SophgoPcieRegs.h	13;"	d
PCIE2_MSG_FIFO_BASE	Include/Regs/SophgoPcieRegs.h	14;"	d
PCIE3_MSG_FIFO_BASE	Include/Regs/SophgoPcieRegs.h	15;"	d
PCIE_APB_SLAVE_BASE	Library/Sg2042PcieLib/PcieCore.c	/^UINT64 PCIE_APB_SLAVE_BASE[2] = {};$/;"	v
PCIE_AXI_OFFSET	Include/Regs/SophgoPcieRegs.h	41;"	d
PCIE_AXI_REGION	Include/Regs/SophgoPcieRegs.h	/^} PCIE_AXI_REGION;$/;"	t	typeref:struct:__anon11
PCIE_CBITS	Include/Regs/SophgoPcieRegs.h	/^} PCIE_CBITS;$/;"	t	typeref:struct:__anon12
PCIE_CFG_LINK0_APB	Include/Regs/SophgoPcieRegs.h	17;"	d
PCIE_CFG_LINK1_APB	Include/Regs/SophgoPcieRegs.h	18;"	d
PCIE_CFG_MANGO_APB	Include/Regs/SophgoPcieRegs.h	20;"	d
PCIE_CFG_PHY_APB	Include/Regs/SophgoPcieRegs.h	19;"	d
PCIE_DMA_OFFSET	Include/Regs/SophgoPcieRegs.h	42;"	d
PCIE_HAL_MGT_REG	Include/Regs/SophgoPcieRegs.h	43;"	d
PCIE_ID_0	Include/Regs/SophgoPcieRegs.h	/^	PCIE_ID_0 = 0x0,$/;"	e	enum:__anon1
PCIE_ID_1	Include/Regs/SophgoPcieRegs.h	/^	PCIE_ID_1,$/;"	e	enum:__anon1
PCIE_ID_BUTT	Include/Regs/SophgoPcieRegs.h	/^	PCIE_ID_BUTT$/;"	e	enum:__anon1
PCIE_INB_DIR	Include/Regs/SophgoPcieRegs.h	/^	PCIE_INB_DIR = 1U,$/;"	e	enum:__anon10
PCIE_IRS_REG0000	Include/Regs/SophgoPcieRegs.h	45;"	d
PCIE_IRS_REG0004	Include/Regs/SophgoPcieRegs.h	46;"	d
PCIE_IRS_REG0008	Include/Regs/SophgoPcieRegs.h	47;"	d
PCIE_IRS_REG000C	Include/Regs/SophgoPcieRegs.h	48;"	d
PCIE_IRS_REG0010	Include/Regs/SophgoPcieRegs.h	49;"	d
PCIE_IRS_REG0014	Include/Regs/SophgoPcieRegs.h	50;"	d
PCIE_IRS_REG0018	Include/Regs/SophgoPcieRegs.h	51;"	d
PCIE_IRS_REG001C	Include/Regs/SophgoPcieRegs.h	52;"	d
PCIE_IRS_REG0020	Include/Regs/SophgoPcieRegs.h	53;"	d
PCIE_IRS_REG0024	Include/Regs/SophgoPcieRegs.h	54;"	d
PCIE_IRS_REG0038	Include/Regs/SophgoPcieRegs.h	55;"	d
PCIE_IRS_REG007C	Include/Regs/SophgoPcieRegs.h	56;"	d
PCIE_IRS_REG0080	Include/Regs/SophgoPcieRegs.h	57;"	d
PCIE_IRS_REG00C0	Include/Regs/SophgoPcieRegs.h	58;"	d
PCIE_IRS_REG00F8	Include/Regs/SophgoPcieRegs.h	59;"	d
PCIE_IRS_REG0160	Include/Regs/SophgoPcieRegs.h	60;"	d
PCIE_IRS_REG0170	Include/Regs/SophgoPcieRegs.h	61;"	d
PCIE_IRS_REG0178	Include/Regs/SophgoPcieRegs.h	62;"	d
PCIE_IRS_REG017C	Include/Regs/SophgoPcieRegs.h	63;"	d
PCIE_IRS_REG01A0	Include/Regs/SophgoPcieRegs.h	64;"	d
PCIE_IRS_REG01A4	Include/Regs/SophgoPcieRegs.h	65;"	d
PCIE_IRS_REG01A8	Include/Regs/SophgoPcieRegs.h	66;"	d
PCIE_IRS_REG01AC	Include/Regs/SophgoPcieRegs.h	67;"	d
PCIE_IRS_REG01C0	Include/Regs/SophgoPcieRegs.h	68;"	d
PCIE_IRS_REG0200	Include/Regs/SophgoPcieRegs.h	69;"	d
PCIE_IRS_REG0204	Include/Regs/SophgoPcieRegs.h	70;"	d
PCIE_IRS_REG0208	Include/Regs/SophgoPcieRegs.h	71;"	d
PCIE_IRS_REG02EC	Include/Regs/SophgoPcieRegs.h	72;"	d
PCIE_IRS_REG02F0	Include/Regs/SophgoPcieRegs.h	73;"	d
PCIE_IRS_REG02F8	Include/Regs/SophgoPcieRegs.h	74;"	d
PCIE_IRS_REG03A0	Include/Regs/SophgoPcieRegs.h	75;"	d
PCIE_IRS_REG03B0	Include/Regs/SophgoPcieRegs.h	76;"	d
PCIE_IRS_REG03CC	Include/Regs/SophgoPcieRegs.h	77;"	d
PCIE_IRS_REG0400	Include/Regs/SophgoPcieRegs.h	78;"	d
PCIE_IRS_REG0404	Include/Regs/SophgoPcieRegs.h	79;"	d
PCIE_IRS_REG0408	Include/Regs/SophgoPcieRegs.h	80;"	d
PCIE_IRS_REG040C	Include/Regs/SophgoPcieRegs.h	81;"	d
PCIE_IRS_REG0410	Include/Regs/SophgoPcieRegs.h	82;"	d
PCIE_IRS_REG0414	Include/Regs/SophgoPcieRegs.h	83;"	d
PCIE_IRS_REG0418	Include/Regs/SophgoPcieRegs.h	84;"	d
PCIE_IRS_REG041C	Include/Regs/SophgoPcieRegs.h	85;"	d
PCIE_IRS_REG0420	Include/Regs/SophgoPcieRegs.h	86;"	d
PCIE_IRS_REG0424	Include/Regs/SophgoPcieRegs.h	87;"	d
PCIE_IRS_REG0428	Include/Regs/SophgoPcieRegs.h	88;"	d
PCIE_IRS_REG042C	Include/Regs/SophgoPcieRegs.h	89;"	d
PCIE_IRS_REG0844	Include/Regs/SophgoPcieRegs.h	90;"	d
PCIE_IRS_REG0848	Include/Regs/SophgoPcieRegs.h	91;"	d
PCIE_IRS_REG084C	Include/Regs/SophgoPcieRegs.h	92;"	d
PCIE_IRS_REG0850	Include/Regs/SophgoPcieRegs.h	93;"	d
PCIE_IRS_REG0858	Include/Regs/SophgoPcieRegs.h	94;"	d
PCIE_LANES_MODE	Include/Regs/SophgoPcieRegs.h	/^} PCIE_LANES_MODE;$/;"	t	typeref:enum:__anon2
PCIE_LANE_MODE_BUTT	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LANE_MODE_BUTT$/;"	e	enum:__anon2
PCIE_LINK0_X1	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK0_X1 = 0x0,$/;"	e	enum:__anon2
PCIE_LINK0_X16	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK0_X16,$/;"	e	enum:__anon2
PCIE_LINK0_X2	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK0_X2,$/;"	e	enum:__anon2
PCIE_LINK0_X4	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK0_X4,$/;"	e	enum:__anon2
PCIE_LINK0_X8	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK0_X8,$/;"	e	enum:__anon2
PCIE_LINK0_X8_LINK1_X8	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK0_X8_LINK1_X8,$/;"	e	enum:__anon2
PCIE_LINK1_X1	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK1_X1,$/;"	e	enum:__anon2
PCIE_LINK1_X2	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK1_X2,$/;"	e	enum:__anon2
PCIE_LINK1_X4	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK1_X4,$/;"	e	enum:__anon2
PCIE_LINK1_X8	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK1_X8,$/;"	e	enum:__anon2
PCIE_LINK_0	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK_0 = 0x0,$/;"	e	enum:__anon4
PCIE_LINK_1	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK_1,$/;"	e	enum:__anon4
PCIE_LINK_BUTT	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK_BUTT$/;"	e	enum:__anon4
PCIE_LINK_DL_INIT_COMPLETED	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK_DL_INIT_COMPLETED,$/;"	e	enum:__anon5
PCIE_LINK_DL_INIT_IN_PROGRESS	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK_DL_INIT_IN_PROGRESS,$/;"	e	enum:__anon5
PCIE_LINK_ID	Include/Regs/SophgoPcieRegs.h	/^} PCIE_LINK_ID;$/;"	t	typeref:enum:__anon4
PCIE_LINK_LINK_TRAINNING_IN_PROGRESS	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK_LINK_TRAINNING_IN_PROGRESS,$/;"	e	enum:__anon5
PCIE_LINK_NO_RECEIVERS_DETECTED	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK_NO_RECEIVERS_DETECTED = 0x0,$/;"	e	enum:__anon5
PCIE_LINK_SPEED	Include/Regs/SophgoPcieRegs.h	/^} PCIE_LINK_SPEED;$/;"	t	typeref:enum:__anon7
PCIE_LINK_SPEED_16G	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK_SPEED_16G,$/;"	e	enum:__anon7
PCIE_LINK_SPEED_2G5	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK_SPEED_2G5 = 0x0,$/;"	e	enum:__anon7
PCIE_LINK_SPEED_5G	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK_SPEED_5G,$/;"	e	enum:__anon7
PCIE_LINK_SPEED_8G	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK_SPEED_8G,$/;"	e	enum:__anon7
PCIE_LINK_SPEED_BUTT	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK_SPEED_BUTT$/;"	e	enum:__anon7
PCIE_LINK_STATUS	Include/Regs/SophgoPcieRegs.h	/^} PCIE_LINK_STATUS;$/;"	t	typeref:enum:__anon5
PCIE_LINK_STATUS_BUTT	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK_STATUS_BUTT$/;"	e	enum:__anon5
PCIE_LINK_WIDTH	Include/Regs/SophgoPcieRegs.h	/^} PCIE_LINK_WIDTH;$/;"	t	typeref:enum:__anon6
PCIE_LINK_WIDTH_BUTT	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK_WIDTH_BUTT$/;"	e	enum:__anon6
PCIE_LINK_WIDTH_X1	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK_WIDTH_X1 = 0x0,$/;"	e	enum:__anon6
PCIE_LINK_WIDTH_X16	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK_WIDTH_X16,$/;"	e	enum:__anon6
PCIE_LINK_WIDTH_X2	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK_WIDTH_X2,$/;"	e	enum:__anon6
PCIE_LINK_WIDTH_X4	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK_WIDTH_X4,$/;"	e	enum:__anon6
PCIE_LINK_WIDTH_X8	Include/Regs/SophgoPcieRegs.h	/^	PCIE_LINK_WIDTH_X8,$/;"	e	enum:__anon6
PCIE_LM_OFFSET	Include/Regs/SophgoPcieRegs.h	39;"	d
PCIE_MAX_PAYLOAD	Include/Regs/SophgoPcieRegs.h	/^} PCIE_MAX_PAYLOAD;$/;"	t	typeref:enum:__anon8
PCIE_MAX_READ_REQ_SIZE	Include/Regs/SophgoPcieRegs.h	/^} PCIE_MAX_READ_REQ_SIZE;$/;"	t	typeref:enum:__anon9
PCIE_MPS_1024B	Include/Regs/SophgoPcieRegs.h	/^	PCIE_MPS_1024B,$/;"	e	enum:__anon8
PCIE_MPS_128B	Include/Regs/SophgoPcieRegs.h	/^	PCIE_MPS_128B = 0x0,$/;"	e	enum:__anon8
PCIE_MPS_256B	Include/Regs/SophgoPcieRegs.h	/^	PCIE_MPS_256B,$/;"	e	enum:__anon8
PCIE_MPS_512B	Include/Regs/SophgoPcieRegs.h	/^	PCIE_MPS_512B,$/;"	e	enum:__anon8
PCIE_MPS_BUTT	Include/Regs/SophgoPcieRegs.h	/^	PCIE_MPS_BUTT$/;"	e	enum:__anon8
PCIE_MRRS_1024B	Include/Regs/SophgoPcieRegs.h	/^	PCIE_MRRS_1024B,$/;"	e	enum:__anon9
PCIE_MRRS_128B	Include/Regs/SophgoPcieRegs.h	/^	PCIE_MRRS_128B = 0x0,$/;"	e	enum:__anon9
PCIE_MRRS_256B	Include/Regs/SophgoPcieRegs.h	/^	PCIE_MRRS_256B,$/;"	e	enum:__anon9
PCIE_MRRS_512B	Include/Regs/SophgoPcieRegs.h	/^	PCIE_MRRS_512B,$/;"	e	enum:__anon9
PCIE_MRRS_BUTT	Include/Regs/SophgoPcieRegs.h	/^	PCIE_MRRS_BUTT$/;"	e	enum:__anon9
PCIE_OP_MODE	Include/Regs/SophgoPcieRegs.h	/^} PCIE_OP_MODE;$/;"	t	typeref:enum:__anon3
PCIE_OP_MODE_BUTT	Include/Regs/SophgoPcieRegs.h	/^	PCIE_OP_MODE_BUTT$/;"	e	enum:__anon3
PCIE_OP_MODE_CCIX	Include/Regs/SophgoPcieRegs.h	/^	PCIE_OP_MODE_CCIX,$/;"	e	enum:__anon3
PCIE_OP_MODE_EP	Include/Regs/SophgoPcieRegs.h	/^	PCIE_OP_MODE_EP = 0x0,$/;"	e	enum:__anon3
PCIE_OP_MODE_RC	Include/Regs/SophgoPcieRegs.h	/^	PCIE_OP_MODE_RC,$/;"	e	enum:__anon3
PCIE_OUTB_DIR	Include/Regs/SophgoPcieRegs.h	/^	PCIE_OUTB_DIR = 2U$/;"	e	enum:__anon10
PCIE_PF_OFFSET	Include/Regs/SophgoPcieRegs.h	38;"	d
PCIE_PORT	Include/Regs/SophgoPcieRegs.h	/^} PCIE_PORT;$/;"	t	typeref:enum:__anon1
PCIE_RP_OFFSET	Include/Regs/SophgoPcieRegs.h	40;"	d
PCIE_SBYTES	Include/Regs/SophgoPcieRegs.h	/^} PCIE_SBYTES;$/;"	t	typeref:struct:__anon14
PCIE_SZ_CTRL	Include/Regs/SophgoPcieRegs.h	/^} PCIE_SZ_CTRL;$/;"	t	typeref:struct:__anon13
PCIE_TD_DIRECTION	Include/Regs/SophgoPcieRegs.h	/^} PCIE_TD_DIRECTION;$/;"	t	typeref:enum:__anon10
PCIE_UNDEFINED_DIR	Include/Regs/SophgoPcieRegs.h	/^	PCIE_UNDEFINED_DIR = 0U,$/;"	e	enum:__anon10
PCIE_XD_DESC	Include/Regs/SophgoPcieRegs.h	/^} PCIE_XD_DESC;$/;"	t	typeref:struct:__anon15
PCI_SEGMENT_TO_PCI_ADDRESS	Library/PciSegmentLib/PciSegmentLib.c	55;"	d	file:
PRIMARY_BUS_NUMBER_REG	Library/PciSegmentLib/PciSegmentLib.c	37;"	d	file:
PciHostBridgeFreeRootBridges	Library/PciHostBridgeLib/PciHostBridgeLib.c	/^PciHostBridgeFreeRootBridges ($/;"	f
PciHostBridgeGetRootBridges	Library/PciHostBridgeLib/PciHostBridgeLib.c	/^PciHostBridgeGetRootBridges ($/;"	f
PciHostBridgeResourceConflict	Library/PciHostBridgeLib/PciHostBridgeLib.c	/^PciHostBridgeResourceConflict ($/;"	f
PciSegmentAnd16	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentAnd16 ($/;"	f
PciSegmentAnd32	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentAnd32 ($/;"	f
PciSegmentAnd8	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentAnd8 ($/;"	f
PciSegmentAndThenOr16	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentAndThenOr16 ($/;"	f
PciSegmentAndThenOr32	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentAndThenOr32 ($/;"	f
PciSegmentAndThenOr8	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentAndThenOr8 ($/;"	f
PciSegmentBitFieldAnd16	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentBitFieldAnd16 ($/;"	f
PciSegmentBitFieldAnd32	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentBitFieldAnd32 ($/;"	f
PciSegmentBitFieldAnd8	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentBitFieldAnd8 ($/;"	f
PciSegmentBitFieldAndThenOr16	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentBitFieldAndThenOr16 ($/;"	f
PciSegmentBitFieldAndThenOr32	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentBitFieldAndThenOr32 ($/;"	f
PciSegmentBitFieldAndThenOr8	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentBitFieldAndThenOr8 ($/;"	f
PciSegmentBitFieldOr16	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentBitFieldOr16 ($/;"	f
PciSegmentBitFieldOr32	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentBitFieldOr32 ($/;"	f
PciSegmentBitFieldOr8	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentBitFieldOr8 ($/;"	f
PciSegmentBitFieldRead16	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentBitFieldRead16 ($/;"	f
PciSegmentBitFieldRead32	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentBitFieldRead32 ($/;"	f
PciSegmentBitFieldRead8	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentBitFieldRead8 ($/;"	f
PciSegmentBitFieldWrite16	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentBitFieldWrite16 ($/;"	f
PciSegmentBitFieldWrite32	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentBitFieldWrite32 ($/;"	f
PciSegmentBitFieldWrite8	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentBitFieldWrite8 ($/;"	f
PciSegmentOr16	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentOr16 ($/;"	f
PciSegmentOr32	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentOr32 ($/;"	f
PciSegmentOr8	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentOr8 ($/;"	f
PciSegmentRead16	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentRead16 ($/;"	f
PciSegmentRead32	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentRead32 ($/;"	f
PciSegmentRead8	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentRead8 ($/;"	f
PciSegmentReadBuffer	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentReadBuffer ($/;"	f
PciSegmentRegisterForRuntimeAccess	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentRegisterForRuntimeAccess ($/;"	f
PciSegmentWrite16	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentWrite16 ($/;"	f
PciSegmentWrite32	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentWrite32 ($/;"	f
PciSegmentWrite8	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentWrite8 ($/;"	f
PciSegmentWriteBuffer	Library/PciSegmentLib/PciSegmentLib.c	/^PciSegmentWriteBuffer ($/;"	f
PcieConfigBars	Library/PciHostBridgeLib/PciHostBridgeLibConstructor.c	/^VOID PcieConfigBars($/;"	f
PcieConfigBars	Library/Sg2042PcieLib/PcieCore.c	/^VOID PcieConfigBars($/;"	f
PcieConfigCtrl	Library/PciHostBridgeLib/PciHostBridgeLibConstructor.c	/^VOID PcieConfigCtrl($/;"	f
PcieConfigCtrl	Library/Sg2042PcieLib/PcieCore.c	/^VOID PcieConfigCtrl($/;"	f
PcieConfigEq	Library/PciHostBridgeLib/PciHostBridgeLibConstructor.c	/^VOID PcieConfigEq($/;"	f
PcieConfigEq	Library/Sg2042PcieLib/PcieCore.c	/^VOID PcieConfigEq($/;"	f
PcieConfigLinkWidth	Library/PciHostBridgeLib/PciHostBridgeLibConstructor.c	/^VOID PcieConfigLinkWidth($/;"	f
PcieConfigLinkWidth	Library/Sg2042PcieLib/PcieCore.c	/^VOID PcieConfigLinkWidth($/;"	f
PcieConfigPhy	Library/PciHostBridgeLib/PciHostBridgeLibConstructor.c	/^VOID PcieConfigPhy($/;"	f
PcieConfigPhy	Library/Sg2042PcieLib/PcieCore.c	/^VOID PcieConfigPhy($/;"	f
PcieInitSideBand	Library/PciHostBridgeLib/PciHostBridgeLibConstructor.c	/^VOID PcieInitSideBand($/;"	f
PcieInitSideBand	Library/Sg2042PcieLib/PcieCore.c	/^VOID PcieInitSideBand($/;"	f
PcieLink0Reset	Library/PciHostBridgeLib/PciHostBridgeLibConstructor.c	/^VOID PcieLink0Reset($/;"	f
PcieLink0Reset	Library/Sg2042PcieLib/PcieCore.c	/^VOID PcieLink0Reset($/;"	f
PcieLink1Reset	Library/PciHostBridgeLib/PciHostBridgeLibConstructor.c	/^VOID PcieLink1Reset($/;"	f
PcieLink1Reset	Library/Sg2042PcieLib/PcieCore.c	/^VOID PcieLink1Reset($/;"	f
PciePhyRstWaitPclk	Library/PciHostBridgeLib/PciHostBridgeLibConstructor.c	/^VOID PciePhyRstWaitPclk($/;"	f
PciePhyRstWaitPclk	Library/Sg2042PcieLib/PcieCore.c	/^VOID PciePhyRstWaitPclk($/;"	f
PcieSetPerst	Library/PciHostBridgeLib/PciHostBridgeLibConstructor.c	/^VOID PcieSetPerst($/;"	f
PcieSetPerst	Library/Sg2042PcieLib/PcieCore.c	/^VOID PcieSetPerst($/;"	f
PcieTrainLink	Library/PciHostBridgeLib/PciHostBridgeLibConstructor.c	/^VOID PcieTrainLink($/;"	f
PcieTrainLink	Library/Sg2042PcieLib/PcieCore.c	/^VOID PcieTrainLink($/;"	f
PcieUdmaAxiPcieMap	Library/PciHostBridgeLib/PciHostBridgeLibConstructor.c	/^VOID PcieUdmaAxiPcieMap($/;"	f
PcieUdmaAxiPcieMap	Library/Sg2042PcieLib/PcieCore.c	/^VOID PcieUdmaAxiPcieMap($/;"	f
PcieUdmaTest	Library/PciHostBridgeLib/PciHostBridgeLibConstructor.c	/^VOID PcieUdmaTest($/;"	f
PcieUdmaTest	Library/Sg2042PcieLib/PcieCore.c	/^VOID PcieUdmaTest($/;"	f
PcieWriteMsi	Library/PciHostBridgeLib/PciHostBridgeLibConstructor.c	/^VOID PcieWriteMsi($/;"	f
PcieWriteMsi	Library/Sg2042PcieLib/PcieCore.c	/^VOID PcieWriteMsi($/;"	f
Pcie_addr_h	Include/Regs/SophgoPcieRegs.h	/^	UINT32 Pcie_addr_h;$/;"	m	struct:__anon11
Pcie_addr_l	Include/Regs/SophgoPcieRegs.h	/^	UINT32 Pcie_addr_l;$/;"	m	struct:__anon11
RP_BAR0	Include/Regs/pcie-cadence.h	/^	RP_BAR0,$/;"	e	enum:cdns_pcie_rp_bar
RP_BAR1	Include/Regs/pcie-cadence.h	/^	RP_BAR1,$/;"	e	enum:cdns_pcie_rp_bar
RP_BAR_UNDEFINED	Include/Regs/pcie-cadence.h	/^	RP_BAR_UNDEFINED = -1,$/;"	e	enum:cdns_pcie_rp_bar
RP_NO_BAR	Include/Regs/pcie-cadence.h	/^	RP_NO_BAR$/;"	e	enum:cdns_pcie_rp_bar
Reserved_0	Include/Regs/SophgoPcieRegs.h	/^	UINT8 Reserved_0;$/;"	m	struct:__anon14
SOPHGO_C920_CORE_H_	Include/Library/SophgoC920.h	11;"	d
Size	Include/Regs/SophgoPcieRegs.h	/^	UINT32 Size : 24;$/;"	m	struct:__anon13
Size_and_ctrl	Include/Regs/SophgoPcieRegs.h	/^	PCIE_SZ_CTRL Size_and_ctrl;$/;"	m	struct:__anon15
Status	Include/Regs/SophgoPcieRegs.h	/^	PCIE_SBYTES Status;$/;"	m	struct:__anon15
Sys_attr	Include/Regs/SophgoPcieRegs.h	/^	UINT32 Sys_attr;$/;"	m	struct:__anon15
Sys_hi_addr	Include/Regs/SophgoPcieRegs.h	/^	UINT32 Sys_hi_addr;$/;"	m	struct:__anon15
Sys_lo_addr	Include/Regs/SophgoPcieRegs.h	/^    UINT32 Sys_lo_addr;$/;"	m	struct:__anon15
Sys_status	Include/Regs/SophgoPcieRegs.h	/^	UINT8 Sys_status;$/;"	m	struct:__anon14
VIRTUAL_FUNC_CONFIG_REG_0	Include/Regs/SophgoPcieRegs.h	30;"	d
VIRTUAL_FUNC_CONFIG_REG_1	Include/Regs/SophgoPcieRegs.h	31;"	d
VIRTUAL_FUNC_CONFIG_REG_2	Include/Regs/SophgoPcieRegs.h	32;"	d
VIRTUAL_FUNC_CONFIG_REG_3	Include/Regs/SophgoPcieRegs.h	33;"	d
VIRTUAL_FUNC_CONFIG_REG_4	Include/Regs/SophgoPcieRegs.h	34;"	d
VIRTUAL_FUNC_CONFIG_REG_5	Include/Regs/SophgoPcieRegs.h	35;"	d
VIRTUAL_FUNC_CONFIG_REG_6	Include/Regs/SophgoPcieRegs.h	36;"	d
VIRTUAL_FUNC_CONFIG_REG_7	Include/Regs/SophgoPcieRegs.h	37;"	d
Value	Include/Regs/SophgoPcieRegs.h	/^	UINT16 Value;$/;"	m	struct:cdns_reg_pairs
WORD_ALIGN_MASK	Library/PciSegmentLib/PciSegmentLib.c	26;"	d	file:
WORD_GET_BYTE	Library/PciSegmentLib/PciSegmentLib.c	27;"	d	file:
WORD_GET_HALF_WORD	Library/PciSegmentLib/PciSegmentLib.c	31;"	d	file:
WORD_SET_BYTE	Library/PciSegmentLib/PciSegmentLib.c	28;"	d	file:
WORD_SET_HALF_WORD	Library/PciSegmentLib/PciSegmentLib.c	32;"	d	file:
_MANGO_PCIE_H	Include/Regs/SophgoPcieRegs.h	10;"	d
_PCIE_CADENCE_H	Include/Regs/pcie-cadence.h	7;"	d
_PCIE_CADENCE_SOPHGO_	Include/Regs/pcie-cadence.h	559;"	d
avail_ib_bar	Include/Regs/pcie-cadence.h	/^	bool			avail_ib_bar[CDNS_PCIE_RP_MAX_IB];$/;"	m	struct:cdns_pcie_rc
bar_aperture_mask	Library/Sg2042PcieLib/pcie-cadence-host.c	/^static u8 bar_aperture_mask[] = {$/;"	v	file:
bar_max_size	Library/Sg2042PcieLib/pcie-cadence-host.c	/^static u64 bar_max_size[] = {$/;"	v	file:
bus_range	Library/Sg2042PcieLib/PcieInit.c	/^	struct resource		*bus_range;$/;"	m	struct:cdns_mango_pcie_rc	typeref:struct:cdns_mango_pcie_rc::resource	file:
cdns_mango_cpu_addr_fixup	Library/Sg2042PcieLib/PcieInit.c	/^STATIC UINT64 cdns_mango_cpu_addr_fixup(struct cdns_pcie *pcie, UINT64 cpu_addr)$/;"	f
cdns_mango_ops	Library/Sg2042PcieLib/PcieInit.c	/^STATIC const struct cdns_pcie_ops cdns_mango_ops = {$/;"	v	typeref:struct:cdns_pcie_ops
cdns_mango_pci_map_bus	Library/Sg2042PcieLib/PcieInit.c	/^STATIC VOID __iomem *cdns_mango_pci_map_bus(struct pci_bus *bus, UINT32 devfn,$/;"	f
cdns_mango_pcie_rc	Library/Sg2042PcieLib/PcieInit.c	/^struct cdns_mango_pcie_rc {$/;"	s	file:
cdns_pci_map_bus	Include/Regs/pcie-cadence.h	/^static inline void __iomem *cdns_pci_map_bus(struct pci_bus *bus, unsigned int devfn,$/;"	f
cdns_pci_map_bus	Library/Sg2042PcieLib/pcie-cadence-host.c	/^void __iomem *cdns_pci_map_bus(struct pci_bus *bus, unsigned int devfn,$/;"	f
cdns_pcie	Include/Regs/pcie-cadence.h	/^struct cdns_pcie {$/;"	s
cdns_pcie_database	Library/Sg2042PcieLib/PcieInit.c	/^struct cdns_pcie_database {$/;"	s	file:
cdns_pcie_db	Library/Sg2042PcieLib/PcieInit.c	/^STATIC struct cdns_pcie_database cdns_pcie_db;$/;"	v	typeref:struct:cdns_pcie_database
cdns_pcie_detect_quiet_min_delay_set	Library/Sg2042PcieLib/pcie-cadence.c	/^void cdns_pcie_detect_quiet_min_delay_set(struct cdns_pcie *pcie)$/;"	f
cdns_pcie_disable_phy	Library/Sg2042PcieLib/pcie-cadence.c	/^void cdns_pcie_disable_phy(struct cdns_pcie *pcie)$/;"	f
cdns_pcie_enable_phy	Library/Sg2042PcieLib/pcie-cadence.c	/^int cdns_pcie_enable_phy(struct cdns_pcie *pcie)$/;"	f
cdns_pcie_ep	Include/Regs/pcie-cadence.h	/^struct cdns_pcie_ep {$/;"	s
cdns_pcie_ep_fn_readl	Include/Regs/pcie-cadence.h	/^static inline u32 cdns_pcie_ep_fn_readl(struct cdns_pcie *pcie, u8 fn, u32 reg)$/;"	f
cdns_pcie_ep_fn_readw	Include/Regs/pcie-cadence.h	/^static inline u16 cdns_pcie_ep_fn_readw(struct cdns_pcie *pcie, u8 fn, u32 reg)$/;"	f
cdns_pcie_ep_fn_writeb	Include/Regs/pcie-cadence.h	/^static inline void cdns_pcie_ep_fn_writeb(struct cdns_pcie *pcie, u8 fn,$/;"	f
cdns_pcie_ep_fn_writel	Include/Regs/pcie-cadence.h	/^static inline void cdns_pcie_ep_fn_writel(struct cdns_pcie *pcie, u8 fn,$/;"	f
cdns_pcie_ep_fn_writew	Include/Regs/pcie-cadence.h	/^static inline void cdns_pcie_ep_fn_writew(struct cdns_pcie *pcie, u8 fn,$/;"	f
cdns_pcie_ep_setup	Include/Regs/pcie-cadence.h	/^static inline int cdns_pcie_ep_setup(struct cdns_pcie_ep *ep)$/;"	f
cdns_pcie_epf	Include/Regs/pcie-cadence.h	/^struct cdns_pcie_epf {$/;"	s
cdns_pcie_host_bar_config	Library/Sg2042PcieLib/pcie-cadence-host.c	/^static int cdns_pcie_host_bar_config(struct cdns_pcie_rc *rc,$/;"	f	file:
cdns_pcie_host_bar_ib_config	Library/Sg2042PcieLib/pcie-cadence-host.c	/^static int cdns_pcie_host_bar_ib_config(struct cdns_pcie_rc *rc,$/;"	f	file:
cdns_pcie_host_dma_ranges_cmp	Library/Sg2042PcieLib/pcie-cadence-host.c	/^static int cdns_pcie_host_dma_ranges_cmp(void *priv, const struct list_head *a,$/;"	f	file:
cdns_pcie_host_enable_ptm_response	Library/Sg2042PcieLib/pcie-cadence-host.c	/^static void cdns_pcie_host_enable_ptm_response(struct cdns_pcie *pcie)$/;"	f	file:
cdns_pcie_host_find_max_bar	Library/Sg2042PcieLib/pcie-cadence-host.c	/^cdns_pcie_host_find_max_bar(struct cdns_pcie_rc *rc, u64 size)$/;"	f	file:
cdns_pcie_host_find_min_bar	Library/Sg2042PcieLib/pcie-cadence-host.c	/^cdns_pcie_host_find_min_bar(struct cdns_pcie_rc *rc, u64 size)$/;"	f	file:
cdns_pcie_host_init	Library/Sg2042PcieLib/pcie-cadence-host.c	/^static int cdns_pcie_host_init(struct device *dev,$/;"	f	file:
cdns_pcie_host_init_address_translation	Library/Sg2042PcieLib/pcie-cadence-host.c	/^static int cdns_pcie_host_init_address_translation(struct cdns_pcie_rc *rc)$/;"	f	file:
cdns_pcie_host_init_root_port	Library/Sg2042PcieLib/pcie-cadence-host.c	/^static int cdns_pcie_host_init_root_port(struct cdns_pcie_rc *rc)$/;"	f	file:
cdns_pcie_host_map_dma_ranges	Library/Sg2042PcieLib/pcie-cadence-host.c	/^static int cdns_pcie_host_map_dma_ranges(struct cdns_pcie_rc *rc)$/;"	f	file:
cdns_pcie_host_ops	Library/Sg2042PcieLib/pcie-cadence-host.c	/^static struct pci_ops cdns_pcie_host_ops = {$/;"	v	typeref:struct:pci_ops	file:
cdns_pcie_host_setup	Include/Regs/pcie-cadence.h	/^static inline int cdns_pcie_host_setup(struct cdns_pcie_rc *rc)$/;"	f
cdns_pcie_host_setup	Library/Sg2042PcieLib/pcie-cadence-host.c	/^int cdns_pcie_host_setup(struct cdns_pcie_rc *rc)$/;"	f
cdns_pcie_host_start_link	Library/Sg2042PcieLib/pcie-cadence-host.c	/^static int cdns_pcie_host_start_link(struct cdns_pcie_rc *rc)$/;"	f	file:
cdns_pcie_host_wait_for_link	Library/Sg2042PcieLib/pcie-cadence-host.c	/^static int cdns_pcie_host_wait_for_link(struct cdns_pcie *pcie)$/;"	f	file:
cdns_pcie_init_phy	Library/Sg2042PcieLib/pcie-cadence.c	/^int cdns_pcie_init_phy(struct device *dev, struct cdns_pcie *pcie)$/;"	f
cdns_pcie_link_up	Include/Regs/pcie-cadence.h	/^static inline bool cdns_pcie_link_up(struct cdns_pcie *pcie)$/;"	f
cdns_pcie_msg_code	Include/Regs/pcie-cadence.h	/^enum cdns_pcie_msg_code {$/;"	g
cdns_pcie_msg_routing	Include/Regs/pcie-cadence.h	/^enum cdns_pcie_msg_routing {$/;"	g
cdns_pcie_ops	Include/Regs/pcie-cadence.h	/^struct cdns_pcie_ops {$/;"	s
cdns_pcie_pm_ops	Library/Sg2042PcieLib/pcie-cadence.c	/^const struct dev_pm_ops cdns_pcie_pm_ops = {$/;"	v	typeref:struct:dev_pm_ops
cdns_pcie_rc	Include/Regs/pcie-cadence.h	/^struct cdns_pcie_rc {$/;"	s
cdns_pcie_read_sz	Include/Regs/pcie-cadence.h	/^static inline u32 cdns_pcie_read_sz(void __iomem *addr, int size)$/;"	f
cdns_pcie_readl	Include/Regs/pcie-cadence.h	/^static inline u32 cdns_pcie_readl(struct cdns_pcie *pcie, u32 reg)$/;"	f
cdns_pcie_reset_outbound_region	Library/Sg2042PcieLib/pcie-cadence.c	/^void cdns_pcie_reset_outbound_region(struct cdns_pcie *pcie, u32 r)$/;"	f
cdns_pcie_resume_noirq	Library/Sg2042PcieLib/pcie-cadence.c	/^static int cdns_pcie_resume_noirq(struct device *dev)$/;"	f	file:
cdns_pcie_retrain	Library/Sg2042PcieLib/pcie-cadence-host.c	/^static int cdns_pcie_retrain(struct cdns_pcie *pcie)$/;"	f	file:
cdns_pcie_rp_bar	Include/Regs/pcie-cadence.h	/^enum cdns_pcie_rp_bar {$/;"	g
cdns_pcie_rp_ib_bar	Include/Regs/pcie-cadence.h	/^struct cdns_pcie_rp_ib_bar {$/;"	s
cdns_pcie_rp_readl	Library/Sg2042PcieLib/PcieInit.c	/^static inline UINT32 cdns_pcie_rp_readl(UINT32 base, UINT32 reg)$/;"	f	file:
cdns_pcie_rp_readw	Include/Regs/pcie-cadence.h	/^static inline u16 cdns_pcie_rp_readw(struct cdns_pcie *pcie, u32 reg)$/;"	f
cdns_pcie_rp_writeb	Include/Regs/pcie-cadence.h	/^static inline void cdns_pcie_rp_writeb(struct cdns_pcie *pcie,$/;"	f
cdns_pcie_rp_writel	Library/Sg2042PcieLib/PcieInit.c	/^static inline VOID cdns_pcie_rp_writel(UINT32 base, UINT32 reg, UINT32 Value)$/;"	f	file:
cdns_pcie_rp_writew	Include/Regs/pcie-cadence.h	/^static inline void cdns_pcie_rp_writew(struct cdns_pcie *pcie,$/;"	f
cdns_pcie_set_outbound_region	Library/Sg2042PcieLib/pcie-cadence.c	/^void cdns_pcie_set_outbound_region(struct cdns_pcie *pcie, u8 busnr, u8 fn,$/;"	f
cdns_pcie_set_outbound_region_for_normal_msg	Library/Sg2042PcieLib/pcie-cadence.c	/^void cdns_pcie_set_outbound_region_for_normal_msg(struct cdns_pcie *pcie,$/;"	f
cdns_pcie_start_link	Include/Regs/pcie-cadence.h	/^static inline int cdns_pcie_start_link(struct cdns_pcie *pcie)$/;"	f
cdns_pcie_stop_link	Include/Regs/pcie-cadence.h	/^static inline void cdns_pcie_stop_link(struct cdns_pcie *pcie)$/;"	f
cdns_pcie_suspend_noirq	Library/Sg2042PcieLib/pcie-cadence.c	/^static int cdns_pcie_suspend_noirq(struct device *dev)$/;"	f	file:
cdns_pcie_write_sz	Include/Regs/pcie-cadence.h	/^static inline void cdns_pcie_write_sz(void __iomem *addr, int size, u32 value)$/;"	f
cdns_pcie_writel	Include/Regs/pcie-cadence.h	/^static inline void cdns_pcie_writel(struct cdns_pcie *pcie, u32 reg, u32 value)$/;"	f
cdns_reg_pairs	Include/Regs/SophgoPcieRegs.h	/^struct cdns_reg_pairs {$/;"	s
cfg_base	Include/Regs/pcie-cadence.h	/^	void __iomem		*cfg_base;$/;"	m	struct:cdns_pcie_rc
cfg_base	Library/Sg2042PcieLib/PcieInit.c	/^	VOID __iomem		*cfg_base;$/;"	m	struct:cdns_mango_pcie_rc	file:
cfg_res	Include/Regs/pcie-cadence.h	/^	struct resource		*cfg_res;$/;"	m	struct:cdns_pcie_rc	typeref:struct:cdns_pcie_rc::resource
cfg_res	Library/Sg2042PcieLib/PcieInit.c	/^	struct resource		*cfg_res;$/;"	m	struct:cdns_mango_pcie_rc	typeref:struct:cdns_mango_pcie_rc::resource	file:
cpu_addr_fixup	Include/Regs/pcie-cadence.h	/^	u64     (*cpu_addr_fixup)(struct cdns_pcie *pcie, u64 cpu_addr);$/;"	m	struct:cdns_pcie_ops
dev	Include/Regs/pcie-cadence.h	/^	struct device		*dev;$/;"	m	struct:cdns_pcie	typeref:struct:cdns_pcie::device
dev	Library/Sg2042PcieLib/PcieInit.c	/^	struct device		*dev;$/;"	m	struct:cdns_mango_pcie_rc	typeref:struct:cdns_mango_pcie_rc::device	file:
device_id	Include/Regs/pcie-cadence.h	/^	u32			device_id;$/;"	m	struct:cdns_pcie_rc
device_id	Library/Sg2042PcieLib/PcieInit.c	/^	u16			device_id;$/;"	m	struct:cdns_mango_pcie_rc	file:
epf	Include/Regs/pcie-cadence.h	/^	struct cdns_pcie_epf	*epf;$/;"	m	struct:cdns_pcie_ep	typeref:struct:cdns_pcie_ep::cdns_pcie_epf
epf	Include/Regs/pcie-cadence.h	/^	struct cdns_pcie_epf *epf;$/;"	m	struct:cdns_pcie_epf	typeref:struct:cdns_pcie_epf::cdns_pcie_epf
epf_bar	Include/Regs/pcie-cadence.h	/^	struct pci_epf_bar *epf_bar[PCI_STD_NUM_BARS];$/;"	m	struct:cdns_pcie_epf	typeref:struct:cdns_pcie_epf::pci_epf_bar
free	Include/Regs/pcie-cadence.h	/^	bool free;$/;"	m	struct:cdns_pcie_rp_ib_bar
irq_cpu_addr	Include/Regs/pcie-cadence.h	/^	void __iomem		*irq_cpu_addr;$/;"	m	struct:cdns_pcie_ep
irq_domain	Library/Sg2042PcieLib/PcieInit.c	/^	struct irq_domain	*irq_domain;$/;"	m	struct:cdns_mango_pcie_rc	typeref:struct:cdns_mango_pcie_rc::irq_domain	file:
irq_mask	Library/Sg2042PcieLib/PcieInit.c	/^	UINT32			irq_mask[MAX_MSI_CTRLS];$/;"	m	struct:cdns_mango_pcie_rc	file:
irq_pci_addr	Include/Regs/pcie-cadence.h	/^	u64			irq_pci_addr;$/;"	m	struct:cdns_pcie_ep
irq_pci_fn	Include/Regs/pcie-cadence.h	/^	u8			irq_pci_fn;$/;"	m	struct:cdns_pcie_ep
irq_pending	Include/Regs/pcie-cadence.h	/^	u8			irq_pending;$/;"	m	struct:cdns_pcie_ep
irq_phys_addr	Include/Regs/pcie-cadence.h	/^	phys_addr_t		irq_phys_addr;$/;"	m	struct:cdns_pcie_ep
is_rc	Include/Regs/pcie-cadence.h	/^	bool			is_rc;$/;"	m	struct:cdns_pcie
link	Include/Regs/pcie-cadence.h	/^	struct device_link	**link;$/;"	m	struct:cdns_pcie	typeref:struct:cdns_pcie::device_link
link_id	Library/Sg2042PcieLib/PcieInit.c	/^	u16			link_id;$/;"	m	struct:cdns_mango_pcie_rc	file:
link_up	Include/Regs/pcie-cadence.h	/^	bool	(*link_up)(struct cdns_pcie *pcie);$/;"	m	struct:cdns_pcie_ops
lock	Include/Regs/pcie-cadence.h	/^	spinlock_t		lock;$/;"	m	struct:cdns_pcie_ep
lock	Library/Sg2042PcieLib/PcieInit.c	/^	raw_spinlock_t		lock;$/;"	m	struct:cdns_mango_pcie_rc	file:
mEfiPciRootBridgeDevicePath	Library/PciHostBridgeLib/PciHostBridgeLib.c	/^STATIC EFI_PCI_ROOT_BRIDGE_DEVICE_PATH mEfiPciRootBridgeDevicePath[] = {$/;"	v
mPciHostBridgeLibAcpiAddressSpaceTypeStr	Library/PciHostBridgeLib/PciHostBridgeLib.c	/^STATIC CONST CHAR16 mPciHostBridgeLibAcpiAddressSpaceTypeStr[] = {$/;"	v
mRootBridgeTemplate	Library/PciHostBridgeLib/PciHostBridgeLib.c	/^STATIC PCI_ROOT_BRIDGE mRootBridgeTemplate = {$/;"	v
mRootBridges	Library/PciHostBridgeLib/PciHostBridgeLib.c	/^STATIC PCI_ROOT_BRIDGE mRootBridges[] = {$/;"	v
max_regions	Include/Regs/pcie-cadence.h	/^	u32			max_regions;$/;"	m	struct:cdns_pcie_ep
max_regions	Library/Sg2042PcieLib/PcieInit.c	/^	UINT32			max_regions;$/;"	m	struct:cdns_mango_pcie_rc	file:
mem_res	Include/Regs/pcie-cadence.h	/^	struct resource		*mem_res;$/;"	m	struct:cdns_pcie	typeref:struct:cdns_pcie::resource
msi_data	Library/Sg2042PcieLib/PcieInit.c	/^	dma_addr_t		msi_data;$/;"	m	struct:cdns_mango_pcie_rc	file:
msi_domain	Library/Sg2042PcieLib/PcieInit.c	/^	struct irq_domain	*msi_domain;$/;"	m	struct:cdns_mango_pcie_rc	typeref:struct:cdns_mango_pcie_rc::irq_domain	file:
msi_irq	Library/Sg2042PcieLib/PcieInit.c	/^	int			msi_irq;$/;"	m	struct:cdns_mango_pcie_rc	file:
msi_irq_chip	Library/Sg2042PcieLib/PcieInit.c	/^	struct irq_chip		*msi_irq_chip;$/;"	m	struct:cdns_mango_pcie_rc	typeref:struct:cdns_mango_pcie_rc::irq_chip	file:
msi_page	Library/Sg2042PcieLib/PcieInit.c	/^	VOID			*msi_page;$/;"	m	struct:cdns_mango_pcie_rc	file:
no_bar_nbits	Library/Sg2042PcieLib/PcieInit.c	/^	UINT32			no_bar_nbits;$/;"	m	struct:cdns_mango_pcie_rc	file:
num_applied_vecs	Library/Sg2042PcieLib/PcieInit.c	/^	UINT32			num_applied_vecs;$/;"	m	struct:cdns_mango_pcie_rc	file:
num_vectors	Library/Sg2042PcieLib/PcieInit.c	/^	UINT32			num_vectors;$/;"	m	struct:cdns_mango_pcie_rc	file:
ob_addr	Include/Regs/pcie-cadence.h	/^	phys_addr_t		*ob_addr;$/;"	m	struct:cdns_pcie_ep
ob_region_map	Include/Regs/pcie-cadence.h	/^	unsigned long		ob_region_map;$/;"	m	struct:cdns_pcie_ep
ops	Include/Regs/pcie-cadence.h	/^	const struct cdns_pcie_ops *ops;$/;"	m	struct:cdns_pcie	typeref:struct:cdns_pcie::cdns_pcie_ops
pcie	Include/Regs/pcie-cadence.h	/^	struct cdns_pcie	pcie;$/;"	m	struct:cdns_pcie_ep	typeref:struct:cdns_pcie_ep::cdns_pcie
pcie	Include/Regs/pcie-cadence.h	/^	struct cdns_pcie	pcie;$/;"	m	struct:cdns_pcie_rc	typeref:struct:cdns_pcie_rc::cdns_pcie
pcie	Library/Sg2042PcieLib/PcieInit.c	/^	struct cdns_pcie	pcie;$/;"	m	struct:cdns_mango_pcie_rc	typeref:struct:cdns_mango_pcie_rc::cdns_pcie	file:
pcie_id	Library/Sg2042PcieLib/PcieInit.c	/^	u16			pcie_id;$/;"	m	struct:cdns_mango_pcie_rc	file:
pcie_reg_base	Library/Sg2042PcieLib/PcieInit.c	/^	VOID __iomem *pcie_reg_base;$/;"	m	struct:cdns_pcie_database	file:
phy	Include/Regs/pcie-cadence.h	/^	struct phy		**phy;$/;"	m	struct:cdns_pcie	typeref:struct:cdns_pcie::phy
phy_count	Include/Regs/pcie-cadence.h	/^	int			phy_count;$/;"	m	struct:cdns_pcie
phy_reg_bfr_common_cfg_sets	Include/Regs/SophgoPcieRegs.h	/^CONST struct cdns_reg_pairs phy_reg_bfr_common_cfg_sets[] = {$/;"	v	typeref:struct:cdns_reg_pairs
phy_reg_nobfr_common_cfg_sets	Include/Regs/SophgoPcieRegs.h	/^CONST struct cdns_reg_pairs phy_reg_nobfr_common_cfg_sets[] = {$/;"	v	typeref:struct:cdns_reg_pairs
phy_reg_port_cfg_sets	Include/Regs/SophgoPcieRegs.h	/^CONST struct cdns_reg_pairs phy_reg_port_cfg_sets[] = {$/;"	v	typeref:struct:cdns_reg_pairs
quirk_detect_quiet_flag	Include/Regs/pcie-cadence.h	/^	unsigned int		quirk_detect_quiet_flag:1;$/;"	m	struct:cdns_pcie_ep
quirk_detect_quiet_flag	Include/Regs/pcie-cadence.h	/^	unsigned int		quirk_detect_quiet_flag:1;$/;"	m	struct:cdns_pcie_rc
quirk_disable_flr	Include/Regs/pcie-cadence.h	/^	unsigned int		quirk_disable_flr:1;$/;"	m	struct:cdns_pcie_ep
quirk_retrain_flag	Include/Regs/pcie-cadence.h	/^	unsigned int		quirk_retrain_flag:1;$/;"	m	struct:cdns_pcie_rc
reg_base	Include/Regs/pcie-cadence.h	/^	void __iomem		*reg_base;$/;"	m	struct:cdns_pcie
root_bus	Library/Sg2042PcieLib/PcieInit.c	/^	struct pci_bus		*root_bus;$/;"	m	struct:cdns_mango_pcie_rc	typeref:struct:cdns_mango_pcie_rc::pci_bus	file:
size	Include/Regs/pcie-cadence.h	/^	u64 size;$/;"	m	struct:cdns_pcie_rp_ib_bar
start_link	Include/Regs/pcie-cadence.h	/^	int	(*start_link)(struct cdns_pcie *pcie);$/;"	m	struct:cdns_pcie_ops
stop_link	Include/Regs/pcie-cadence.h	/^	void	(*stop_link)(struct cdns_pcie *pcie);$/;"	m	struct:cdns_pcie_ops
top_intc_used	Library/Sg2042PcieLib/PcieInit.c	/^	UINT32			top_intc_used;$/;"	m	struct:cdns_mango_pcie_rc	file:
vendor_id	Include/Regs/pcie-cadence.h	/^	u32			vendor_id;$/;"	m	struct:cdns_pcie_rc
vendor_id	Library/Sg2042PcieLib/PcieInit.c	/^	u16			vendor_id;$/;"	m	struct:cdns_mango_pcie_rc	file:
vga_lut_cfg_sets	Include/Regs/SophgoPcieRegs.h	/^CONST struct cdns_reg_pairs vga_lut_cfg_sets[] = {$/;"	v	typeref:struct:cdns_reg_pairs
