
RGB_FSC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008658  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000136f0  080087f8  080087f8  000187f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801bee8  0801bee8  000305a8  2**0
                  CONTENTS
  4 .ARM          00000008  0801bee8  0801bee8  0002bee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801bef0  0801bef0  000305a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801bef0  0801bef0  0002bef0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801bef4  0801bef4  0002bef4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005a8  20000000  0801bef8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004a98  200005a8  0801c4a0  000305a8  2**2
                  ALLOC
 10 ._user_heap_stack 00001800  20005040  0801c4a0  00035040  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000305a8  2**0
                  CONTENTS, READONLY
 12 .debug_line   000100b6  00000000  00000000  000305d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   00015c7a  00000000  00000000  0004068c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 000032ad  00000000  00000000  00056306  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00001140  00000000  00000000  000595b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00094411  00000000  00000000  0005a6f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00001000  00000000  00000000  000eeb10  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  0001902e  00000000  00000000  000efb10  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000eb  00000000  00000000  00108b3e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ed8  00000000  00000000  00108c2c  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00002f67  00000000  00000000  0010db04  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200005a8 	.word	0x200005a8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080087e0 	.word	0x080087e0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200005ac 	.word	0x200005ac
 80001dc:	080087e0 	.word	0x080087e0

080001e0 <arm_bitreversal_32>:
 80001e0:	1c4b      	adds	r3, r1, #1
 80001e2:	2b01      	cmp	r3, #1
 80001e4:	bf98      	it	ls
 80001e6:	4770      	bxls	lr
 80001e8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001ec:	1c91      	adds	r1, r2, #2
 80001ee:	089b      	lsrs	r3, r3, #2

080001f0 <arm_bitreversal_32_0>:
 80001f0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001f4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001f8:	880a      	ldrh	r2, [r1, #0]
 80001fa:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001fe:	4480      	add	r8, r0
 8000200:	4481      	add	r9, r0
 8000202:	4402      	add	r2, r0
 8000204:	4484      	add	ip, r0
 8000206:	f8d9 7000 	ldr.w	r7, [r9]
 800020a:	f8d8 6000 	ldr.w	r6, [r8]
 800020e:	6815      	ldr	r5, [r2, #0]
 8000210:	f8dc 4000 	ldr.w	r4, [ip]
 8000214:	f8c9 6000 	str.w	r6, [r9]
 8000218:	f8c8 7000 	str.w	r7, [r8]
 800021c:	f8cc 5000 	str.w	r5, [ip]
 8000220:	6014      	str	r4, [r2, #0]
 8000222:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000226:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800022a:	6855      	ldr	r5, [r2, #4]
 800022c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000230:	f8c9 6004 	str.w	r6, [r9, #4]
 8000234:	f8c8 7004 	str.w	r7, [r8, #4]
 8000238:	f8cc 5004 	str.w	r5, [ip, #4]
 800023c:	6054      	str	r4, [r2, #4]
 800023e:	3108      	adds	r1, #8
 8000240:	3b01      	subs	r3, #1
 8000242:	f47f afd5 	bne.w	80001f0 <arm_bitreversal_32_0>
 8000246:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800024a:	4770      	bx	lr

0800024c <arm_bitreversal_16>:
 800024c:	1c4b      	adds	r3, r1, #1
 800024e:	2b01      	cmp	r3, #1
 8000250:	bf98      	it	ls
 8000252:	4770      	bxls	lr
 8000254:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000258:	1c91      	adds	r1, r2, #2
 800025a:	089b      	lsrs	r3, r3, #2

0800025c <arm_bitreversal_16_0>:
 800025c:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000260:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000264:	880a      	ldrh	r2, [r1, #0]
 8000266:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800026a:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800026e:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000272:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000276:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 800027a:	f8d9 7000 	ldr.w	r7, [r9]
 800027e:	f8d8 6000 	ldr.w	r6, [r8]
 8000282:	6815      	ldr	r5, [r2, #0]
 8000284:	f8dc 4000 	ldr.w	r4, [ip]
 8000288:	f8c9 6000 	str.w	r6, [r9]
 800028c:	f8c8 7000 	str.w	r7, [r8]
 8000290:	f8cc 5000 	str.w	r5, [ip]
 8000294:	6014      	str	r4, [r2, #0]
 8000296:	3108      	adds	r1, #8
 8000298:	3b01      	subs	r3, #1
 800029a:	f47f afdf 	bne.w	800025c <arm_bitreversal_16_0>
 800029e:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80002a2:	4770      	bx	lr

080002a4 <strlen>:
 80002a4:	4603      	mov	r3, r0
 80002a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002aa:	2a00      	cmp	r2, #0
 80002ac:	d1fb      	bne.n	80002a6 <strlen+0x2>
 80002ae:	1a18      	subs	r0, r3, r0
 80002b0:	3801      	subs	r0, #1
 80002b2:	4770      	bx	lr
	...

080002c0 <memchr>:
 80002c0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002c4:	2a10      	cmp	r2, #16
 80002c6:	db2b      	blt.n	8000320 <memchr+0x60>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	d008      	beq.n	80002e0 <memchr+0x20>
 80002ce:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d2:	3a01      	subs	r2, #1
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d02d      	beq.n	8000334 <memchr+0x74>
 80002d8:	f010 0f07 	tst.w	r0, #7
 80002dc:	b342      	cbz	r2, 8000330 <memchr+0x70>
 80002de:	d1f6      	bne.n	80002ce <memchr+0xe>
 80002e0:	b4f0      	push	{r4, r5, r6, r7}
 80002e2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002e6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ea:	f022 0407 	bic.w	r4, r2, #7
 80002ee:	f07f 0700 	mvns.w	r7, #0
 80002f2:	2300      	movs	r3, #0
 80002f4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002f8:	3c08      	subs	r4, #8
 80002fa:	ea85 0501 	eor.w	r5, r5, r1
 80002fe:	ea86 0601 	eor.w	r6, r6, r1
 8000302:	fa85 f547 	uadd8	r5, r5, r7
 8000306:	faa3 f587 	sel	r5, r3, r7
 800030a:	fa86 f647 	uadd8	r6, r6, r7
 800030e:	faa5 f687 	sel	r6, r5, r7
 8000312:	b98e      	cbnz	r6, 8000338 <memchr+0x78>
 8000314:	d1ee      	bne.n	80002f4 <memchr+0x34>
 8000316:	bcf0      	pop	{r4, r5, r6, r7}
 8000318:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800031c:	f002 0207 	and.w	r2, r2, #7
 8000320:	b132      	cbz	r2, 8000330 <memchr+0x70>
 8000322:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000326:	3a01      	subs	r2, #1
 8000328:	ea83 0301 	eor.w	r3, r3, r1
 800032c:	b113      	cbz	r3, 8000334 <memchr+0x74>
 800032e:	d1f8      	bne.n	8000322 <memchr+0x62>
 8000330:	2000      	movs	r0, #0
 8000332:	4770      	bx	lr
 8000334:	3801      	subs	r0, #1
 8000336:	4770      	bx	lr
 8000338:	2d00      	cmp	r5, #0
 800033a:	bf06      	itte	eq
 800033c:	4635      	moveq	r5, r6
 800033e:	3803      	subeq	r0, #3
 8000340:	3807      	subne	r0, #7
 8000342:	f015 0f01 	tst.w	r5, #1
 8000346:	d107      	bne.n	8000358 <memchr+0x98>
 8000348:	3001      	adds	r0, #1
 800034a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800034e:	bf02      	ittt	eq
 8000350:	3001      	addeq	r0, #1
 8000352:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000356:	3001      	addeq	r0, #1
 8000358:	bcf0      	pop	{r4, r5, r6, r7}
 800035a:	3801      	subs	r0, #1
 800035c:	4770      	bx	lr
 800035e:	bf00      	nop

08000360 <__aeabi_drsub>:
 8000360:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000364:	e002      	b.n	800036c <__adddf3>
 8000366:	bf00      	nop

08000368 <__aeabi_dsub>:
 8000368:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800036c <__adddf3>:
 800036c:	b530      	push	{r4, r5, lr}
 800036e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000372:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	bf1f      	itttt	ne
 8000382:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000386:	ea55 0c02 	orrsne.w	ip, r5, r2
 800038a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800038e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000392:	f000 80e2 	beq.w	800055a <__adddf3+0x1ee>
 8000396:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800039a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800039e:	bfb8      	it	lt
 80003a0:	426d      	neglt	r5, r5
 80003a2:	dd0c      	ble.n	80003be <__adddf3+0x52>
 80003a4:	442c      	add	r4, r5
 80003a6:	ea80 0202 	eor.w	r2, r0, r2
 80003aa:	ea81 0303 	eor.w	r3, r1, r3
 80003ae:	ea82 0000 	eor.w	r0, r2, r0
 80003b2:	ea83 0101 	eor.w	r1, r3, r1
 80003b6:	ea80 0202 	eor.w	r2, r0, r2
 80003ba:	ea81 0303 	eor.w	r3, r1, r3
 80003be:	2d36      	cmp	r5, #54	; 0x36
 80003c0:	bf88      	it	hi
 80003c2:	bd30      	pophi	{r4, r5, pc}
 80003c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003d4:	d002      	beq.n	80003dc <__adddf3+0x70>
 80003d6:	4240      	negs	r0, r0
 80003d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003e8:	d002      	beq.n	80003f0 <__adddf3+0x84>
 80003ea:	4252      	negs	r2, r2
 80003ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003f0:	ea94 0f05 	teq	r4, r5
 80003f4:	f000 80a7 	beq.w	8000546 <__adddf3+0x1da>
 80003f8:	f1a4 0401 	sub.w	r4, r4, #1
 80003fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000400:	db0d      	blt.n	800041e <__adddf3+0xb2>
 8000402:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000406:	fa22 f205 	lsr.w	r2, r2, r5
 800040a:	1880      	adds	r0, r0, r2
 800040c:	f141 0100 	adc.w	r1, r1, #0
 8000410:	fa03 f20e 	lsl.w	r2, r3, lr
 8000414:	1880      	adds	r0, r0, r2
 8000416:	fa43 f305 	asr.w	r3, r3, r5
 800041a:	4159      	adcs	r1, r3
 800041c:	e00e      	b.n	800043c <__adddf3+0xd0>
 800041e:	f1a5 0520 	sub.w	r5, r5, #32
 8000422:	f10e 0e20 	add.w	lr, lr, #32
 8000426:	2a01      	cmp	r2, #1
 8000428:	fa03 fc0e 	lsl.w	ip, r3, lr
 800042c:	bf28      	it	cs
 800042e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000432:	fa43 f305 	asr.w	r3, r3, r5
 8000436:	18c0      	adds	r0, r0, r3
 8000438:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800043c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000440:	d507      	bpl.n	8000452 <__adddf3+0xe6>
 8000442:	f04f 0e00 	mov.w	lr, #0
 8000446:	f1dc 0c00 	rsbs	ip, ip, #0
 800044a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800044e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000452:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000456:	d31b      	bcc.n	8000490 <__adddf3+0x124>
 8000458:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800045c:	d30c      	bcc.n	8000478 <__adddf3+0x10c>
 800045e:	0849      	lsrs	r1, r1, #1
 8000460:	ea5f 0030 	movs.w	r0, r0, rrx
 8000464:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000468:	f104 0401 	add.w	r4, r4, #1
 800046c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000470:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000474:	f080 809a 	bcs.w	80005ac <__adddf3+0x240>
 8000478:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800047c:	bf08      	it	eq
 800047e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000482:	f150 0000 	adcs.w	r0, r0, #0
 8000486:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800048a:	ea41 0105 	orr.w	r1, r1, r5
 800048e:	bd30      	pop	{r4, r5, pc}
 8000490:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000494:	4140      	adcs	r0, r0
 8000496:	eb41 0101 	adc.w	r1, r1, r1
 800049a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800049e:	f1a4 0401 	sub.w	r4, r4, #1
 80004a2:	d1e9      	bne.n	8000478 <__adddf3+0x10c>
 80004a4:	f091 0f00 	teq	r1, #0
 80004a8:	bf04      	itt	eq
 80004aa:	4601      	moveq	r1, r0
 80004ac:	2000      	moveq	r0, #0
 80004ae:	fab1 f381 	clz	r3, r1
 80004b2:	bf08      	it	eq
 80004b4:	3320      	addeq	r3, #32
 80004b6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ba:	f1b3 0220 	subs.w	r2, r3, #32
 80004be:	da0c      	bge.n	80004da <__adddf3+0x16e>
 80004c0:	320c      	adds	r2, #12
 80004c2:	dd08      	ble.n	80004d6 <__adddf3+0x16a>
 80004c4:	f102 0c14 	add.w	ip, r2, #20
 80004c8:	f1c2 020c 	rsb	r2, r2, #12
 80004cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004d0:	fa21 f102 	lsr.w	r1, r1, r2
 80004d4:	e00c      	b.n	80004f0 <__adddf3+0x184>
 80004d6:	f102 0214 	add.w	r2, r2, #20
 80004da:	bfd8      	it	le
 80004dc:	f1c2 0c20 	rsble	ip, r2, #32
 80004e0:	fa01 f102 	lsl.w	r1, r1, r2
 80004e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004e8:	bfdc      	itt	le
 80004ea:	ea41 010c 	orrle.w	r1, r1, ip
 80004ee:	4090      	lslle	r0, r2
 80004f0:	1ae4      	subs	r4, r4, r3
 80004f2:	bfa2      	ittt	ge
 80004f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004f8:	4329      	orrge	r1, r5
 80004fa:	bd30      	popge	{r4, r5, pc}
 80004fc:	ea6f 0404 	mvn.w	r4, r4
 8000500:	3c1f      	subs	r4, #31
 8000502:	da1c      	bge.n	800053e <__adddf3+0x1d2>
 8000504:	340c      	adds	r4, #12
 8000506:	dc0e      	bgt.n	8000526 <__adddf3+0x1ba>
 8000508:	f104 0414 	add.w	r4, r4, #20
 800050c:	f1c4 0220 	rsb	r2, r4, #32
 8000510:	fa20 f004 	lsr.w	r0, r0, r4
 8000514:	fa01 f302 	lsl.w	r3, r1, r2
 8000518:	ea40 0003 	orr.w	r0, r0, r3
 800051c:	fa21 f304 	lsr.w	r3, r1, r4
 8000520:	ea45 0103 	orr.w	r1, r5, r3
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f1c4 040c 	rsb	r4, r4, #12
 800052a:	f1c4 0220 	rsb	r2, r4, #32
 800052e:	fa20 f002 	lsr.w	r0, r0, r2
 8000532:	fa01 f304 	lsl.w	r3, r1, r4
 8000536:	ea40 0003 	orr.w	r0, r0, r3
 800053a:	4629      	mov	r1, r5
 800053c:	bd30      	pop	{r4, r5, pc}
 800053e:	fa21 f004 	lsr.w	r0, r1, r4
 8000542:	4629      	mov	r1, r5
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	f094 0f00 	teq	r4, #0
 800054a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800054e:	bf06      	itte	eq
 8000550:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000554:	3401      	addeq	r4, #1
 8000556:	3d01      	subne	r5, #1
 8000558:	e74e      	b.n	80003f8 <__adddf3+0x8c>
 800055a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800055e:	bf18      	it	ne
 8000560:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000564:	d029      	beq.n	80005ba <__adddf3+0x24e>
 8000566:	ea94 0f05 	teq	r4, r5
 800056a:	bf08      	it	eq
 800056c:	ea90 0f02 	teqeq	r0, r2
 8000570:	d005      	beq.n	800057e <__adddf3+0x212>
 8000572:	ea54 0c00 	orrs.w	ip, r4, r0
 8000576:	bf04      	itt	eq
 8000578:	4619      	moveq	r1, r3
 800057a:	4610      	moveq	r0, r2
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	ea91 0f03 	teq	r1, r3
 8000582:	bf1e      	ittt	ne
 8000584:	2100      	movne	r1, #0
 8000586:	2000      	movne	r0, #0
 8000588:	bd30      	popne	{r4, r5, pc}
 800058a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800058e:	d105      	bne.n	800059c <__adddf3+0x230>
 8000590:	0040      	lsls	r0, r0, #1
 8000592:	4149      	adcs	r1, r1
 8000594:	bf28      	it	cs
 8000596:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005a0:	bf3c      	itt	cc
 80005a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005a6:	bd30      	popcc	{r4, r5, pc}
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005b4:	f04f 0000 	mov.w	r0, #0
 80005b8:	bd30      	pop	{r4, r5, pc}
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf1a      	itte	ne
 80005c0:	4619      	movne	r1, r3
 80005c2:	4610      	movne	r0, r2
 80005c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005c8:	bf1c      	itt	ne
 80005ca:	460b      	movne	r3, r1
 80005cc:	4602      	movne	r2, r0
 80005ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005d2:	bf06      	itte	eq
 80005d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005d8:	ea91 0f03 	teqeq	r1, r3
 80005dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	bf00      	nop

080005e4 <__aeabi_ui2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f8:	f04f 0500 	mov.w	r5, #0
 80005fc:	f04f 0100 	mov.w	r1, #0
 8000600:	e750      	b.n	80004a4 <__adddf3+0x138>
 8000602:	bf00      	nop

08000604 <__aeabi_i2d>:
 8000604:	f090 0f00 	teq	r0, #0
 8000608:	bf04      	itt	eq
 800060a:	2100      	moveq	r1, #0
 800060c:	4770      	bxeq	lr
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000614:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000618:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800061c:	bf48      	it	mi
 800061e:	4240      	negmi	r0, r0
 8000620:	f04f 0100 	mov.w	r1, #0
 8000624:	e73e      	b.n	80004a4 <__adddf3+0x138>
 8000626:	bf00      	nop

08000628 <__aeabi_f2d>:
 8000628:	0042      	lsls	r2, r0, #1
 800062a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800062e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000632:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000636:	bf1f      	itttt	ne
 8000638:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800063c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000640:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000644:	4770      	bxne	lr
 8000646:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800064a:	bf08      	it	eq
 800064c:	4770      	bxeq	lr
 800064e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000652:	bf04      	itt	eq
 8000654:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000658:	4770      	bxeq	lr
 800065a:	b530      	push	{r4, r5, lr}
 800065c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000660:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000664:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000668:	e71c      	b.n	80004a4 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_ul2d>:
 800066c:	ea50 0201 	orrs.w	r2, r0, r1
 8000670:	bf08      	it	eq
 8000672:	4770      	bxeq	lr
 8000674:	b530      	push	{r4, r5, lr}
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	e00a      	b.n	8000692 <__aeabi_l2d+0x16>

0800067c <__aeabi_l2d>:
 800067c:	ea50 0201 	orrs.w	r2, r0, r1
 8000680:	bf08      	it	eq
 8000682:	4770      	bxeq	lr
 8000684:	b530      	push	{r4, r5, lr}
 8000686:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800068a:	d502      	bpl.n	8000692 <__aeabi_l2d+0x16>
 800068c:	4240      	negs	r0, r0
 800068e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000692:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000696:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800069a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800069e:	f43f aed8 	beq.w	8000452 <__adddf3+0xe6>
 80006a2:	f04f 0203 	mov.w	r2, #3
 80006a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006aa:	bf18      	it	ne
 80006ac:	3203      	addne	r2, #3
 80006ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006b2:	bf18      	it	ne
 80006b4:	3203      	addne	r2, #3
 80006b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ba:	f1c2 0320 	rsb	r3, r2, #32
 80006be:	fa00 fc03 	lsl.w	ip, r0, r3
 80006c2:	fa20 f002 	lsr.w	r0, r0, r2
 80006c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ca:	ea40 000e 	orr.w	r0, r0, lr
 80006ce:	fa21 f102 	lsr.w	r1, r1, r2
 80006d2:	4414      	add	r4, r2
 80006d4:	e6bd      	b.n	8000452 <__adddf3+0xe6>
 80006d6:	bf00      	nop

080006d8 <__aeabi_dmul>:
 80006d8:	b570      	push	{r4, r5, r6, lr}
 80006da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006e6:	bf1d      	ittte	ne
 80006e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006ec:	ea94 0f0c 	teqne	r4, ip
 80006f0:	ea95 0f0c 	teqne	r5, ip
 80006f4:	f000 f8de 	bleq	80008b4 <__aeabi_dmul+0x1dc>
 80006f8:	442c      	add	r4, r5
 80006fa:	ea81 0603 	eor.w	r6, r1, r3
 80006fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000702:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000706:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800070a:	bf18      	it	ne
 800070c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000710:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000714:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000718:	d038      	beq.n	800078c <__aeabi_dmul+0xb4>
 800071a:	fba0 ce02 	umull	ip, lr, r0, r2
 800071e:	f04f 0500 	mov.w	r5, #0
 8000722:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000726:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800072a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800072e:	f04f 0600 	mov.w	r6, #0
 8000732:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000736:	f09c 0f00 	teq	ip, #0
 800073a:	bf18      	it	ne
 800073c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000740:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000744:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000748:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800074c:	d204      	bcs.n	8000758 <__aeabi_dmul+0x80>
 800074e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000752:	416d      	adcs	r5, r5
 8000754:	eb46 0606 	adc.w	r6, r6, r6
 8000758:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800075c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000760:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000764:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000768:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800076c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000770:	bf88      	it	hi
 8000772:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000776:	d81e      	bhi.n	80007b6 <__aeabi_dmul+0xde>
 8000778:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800077c:	bf08      	it	eq
 800077e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000782:	f150 0000 	adcs.w	r0, r0, #0
 8000786:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000790:	ea46 0101 	orr.w	r1, r6, r1
 8000794:	ea40 0002 	orr.w	r0, r0, r2
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007a0:	bfc2      	ittt	gt
 80007a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007aa:	bd70      	popgt	{r4, r5, r6, pc}
 80007ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007b0:	f04f 0e00 	mov.w	lr, #0
 80007b4:	3c01      	subs	r4, #1
 80007b6:	f300 80ab 	bgt.w	8000910 <__aeabi_dmul+0x238>
 80007ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80007be:	bfde      	ittt	le
 80007c0:	2000      	movle	r0, #0
 80007c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80007c6:	bd70      	pople	{r4, r5, r6, pc}
 80007c8:	f1c4 0400 	rsb	r4, r4, #0
 80007cc:	3c20      	subs	r4, #32
 80007ce:	da35      	bge.n	800083c <__aeabi_dmul+0x164>
 80007d0:	340c      	adds	r4, #12
 80007d2:	dc1b      	bgt.n	800080c <__aeabi_dmul+0x134>
 80007d4:	f104 0414 	add.w	r4, r4, #20
 80007d8:	f1c4 0520 	rsb	r5, r4, #32
 80007dc:	fa00 f305 	lsl.w	r3, r0, r5
 80007e0:	fa20 f004 	lsr.w	r0, r0, r4
 80007e4:	fa01 f205 	lsl.w	r2, r1, r5
 80007e8:	ea40 0002 	orr.w	r0, r0, r2
 80007ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007f8:	fa21 f604 	lsr.w	r6, r1, r4
 80007fc:	eb42 0106 	adc.w	r1, r2, r6
 8000800:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000804:	bf08      	it	eq
 8000806:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800080a:	bd70      	pop	{r4, r5, r6, pc}
 800080c:	f1c4 040c 	rsb	r4, r4, #12
 8000810:	f1c4 0520 	rsb	r5, r4, #32
 8000814:	fa00 f304 	lsl.w	r3, r0, r4
 8000818:	fa20 f005 	lsr.w	r0, r0, r5
 800081c:	fa01 f204 	lsl.w	r2, r1, r4
 8000820:	ea40 0002 	orr.w	r0, r0, r2
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800082c:	f141 0100 	adc.w	r1, r1, #0
 8000830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000834:	bf08      	it	eq
 8000836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800083a:	bd70      	pop	{r4, r5, r6, pc}
 800083c:	f1c4 0520 	rsb	r5, r4, #32
 8000840:	fa00 f205 	lsl.w	r2, r0, r5
 8000844:	ea4e 0e02 	orr.w	lr, lr, r2
 8000848:	fa20 f304 	lsr.w	r3, r0, r4
 800084c:	fa01 f205 	lsl.w	r2, r1, r5
 8000850:	ea43 0302 	orr.w	r3, r3, r2
 8000854:	fa21 f004 	lsr.w	r0, r1, r4
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800085c:	fa21 f204 	lsr.w	r2, r1, r4
 8000860:	ea20 0002 	bic.w	r0, r0, r2
 8000864:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000868:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800086c:	bf08      	it	eq
 800086e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000872:	bd70      	pop	{r4, r5, r6, pc}
 8000874:	f094 0f00 	teq	r4, #0
 8000878:	d10f      	bne.n	800089a <__aeabi_dmul+0x1c2>
 800087a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800087e:	0040      	lsls	r0, r0, #1
 8000880:	eb41 0101 	adc.w	r1, r1, r1
 8000884:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000888:	bf08      	it	eq
 800088a:	3c01      	subeq	r4, #1
 800088c:	d0f7      	beq.n	800087e <__aeabi_dmul+0x1a6>
 800088e:	ea41 0106 	orr.w	r1, r1, r6
 8000892:	f095 0f00 	teq	r5, #0
 8000896:	bf18      	it	ne
 8000898:	4770      	bxne	lr
 800089a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800089e:	0052      	lsls	r2, r2, #1
 80008a0:	eb43 0303 	adc.w	r3, r3, r3
 80008a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80008a8:	bf08      	it	eq
 80008aa:	3d01      	subeq	r5, #1
 80008ac:	d0f7      	beq.n	800089e <__aeabi_dmul+0x1c6>
 80008ae:	ea43 0306 	orr.w	r3, r3, r6
 80008b2:	4770      	bx	lr
 80008b4:	ea94 0f0c 	teq	r4, ip
 80008b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008bc:	bf18      	it	ne
 80008be:	ea95 0f0c 	teqne	r5, ip
 80008c2:	d00c      	beq.n	80008de <__aeabi_dmul+0x206>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	d1d1      	bne.n	8000874 <__aeabi_dmul+0x19c>
 80008d0:	ea81 0103 	eor.w	r1, r1, r3
 80008d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008d8:	f04f 0000 	mov.w	r0, #0
 80008dc:	bd70      	pop	{r4, r5, r6, pc}
 80008de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e2:	bf06      	itte	eq
 80008e4:	4610      	moveq	r0, r2
 80008e6:	4619      	moveq	r1, r3
 80008e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ec:	d019      	beq.n	8000922 <__aeabi_dmul+0x24a>
 80008ee:	ea94 0f0c 	teq	r4, ip
 80008f2:	d102      	bne.n	80008fa <__aeabi_dmul+0x222>
 80008f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008f8:	d113      	bne.n	8000922 <__aeabi_dmul+0x24a>
 80008fa:	ea95 0f0c 	teq	r5, ip
 80008fe:	d105      	bne.n	800090c <__aeabi_dmul+0x234>
 8000900:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000904:	bf1c      	itt	ne
 8000906:	4610      	movne	r0, r2
 8000908:	4619      	movne	r1, r3
 800090a:	d10a      	bne.n	8000922 <__aeabi_dmul+0x24a>
 800090c:	ea81 0103 	eor.w	r1, r1, r3
 8000910:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000914:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000918:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	bd70      	pop	{r4, r5, r6, pc}
 8000922:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000926:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800092a:	bd70      	pop	{r4, r5, r6, pc}

0800092c <__aeabi_ddiv>:
 800092c:	b570      	push	{r4, r5, r6, lr}
 800092e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000932:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000936:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800093a:	bf1d      	ittte	ne
 800093c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000940:	ea94 0f0c 	teqne	r4, ip
 8000944:	ea95 0f0c 	teqne	r5, ip
 8000948:	f000 f8a7 	bleq	8000a9a <__aeabi_ddiv+0x16e>
 800094c:	eba4 0405 	sub.w	r4, r4, r5
 8000950:	ea81 0e03 	eor.w	lr, r1, r3
 8000954:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000958:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800095c:	f000 8088 	beq.w	8000a70 <__aeabi_ddiv+0x144>
 8000960:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000964:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000968:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800096c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000970:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000974:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000978:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800097c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000980:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000984:	429d      	cmp	r5, r3
 8000986:	bf08      	it	eq
 8000988:	4296      	cmpeq	r6, r2
 800098a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800098e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000992:	d202      	bcs.n	800099a <__aeabi_ddiv+0x6e>
 8000994:	085b      	lsrs	r3, r3, #1
 8000996:	ea4f 0232 	mov.w	r2, r2, rrx
 800099a:	1ab6      	subs	r6, r6, r2
 800099c:	eb65 0503 	sbc.w	r5, r5, r3
 80009a0:	085b      	lsrs	r3, r3, #1
 80009a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80009aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80009ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80009b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009b6:	bf22      	ittt	cs
 80009b8:	1ab6      	subcs	r6, r6, r2
 80009ba:	4675      	movcs	r5, lr
 80009bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ce:	bf22      	ittt	cs
 80009d0:	1ab6      	subcs	r6, r6, r2
 80009d2:	4675      	movcs	r5, lr
 80009d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009d8:	085b      	lsrs	r3, r3, #1
 80009da:	ea4f 0232 	mov.w	r2, r2, rrx
 80009de:	ebb6 0e02 	subs.w	lr, r6, r2
 80009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009e6:	bf22      	ittt	cs
 80009e8:	1ab6      	subcs	r6, r6, r2
 80009ea:	4675      	movcs	r5, lr
 80009ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009f0:	085b      	lsrs	r3, r3, #1
 80009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009fe:	bf22      	ittt	cs
 8000a00:	1ab6      	subcs	r6, r6, r2
 8000a02:	4675      	movcs	r5, lr
 8000a04:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a08:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a0c:	d018      	beq.n	8000a40 <__aeabi_ddiv+0x114>
 8000a0e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a12:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a16:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a1a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a1e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a22:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a26:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a2a:	d1c0      	bne.n	80009ae <__aeabi_ddiv+0x82>
 8000a2c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a30:	d10b      	bne.n	8000a4a <__aeabi_ddiv+0x11e>
 8000a32:	ea41 0100 	orr.w	r1, r1, r0
 8000a36:	f04f 0000 	mov.w	r0, #0
 8000a3a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a3e:	e7b6      	b.n	80009ae <__aeabi_ddiv+0x82>
 8000a40:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a44:	bf04      	itt	eq
 8000a46:	4301      	orreq	r1, r0
 8000a48:	2000      	moveq	r0, #0
 8000a4a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a4e:	bf88      	it	hi
 8000a50:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a54:	f63f aeaf 	bhi.w	80007b6 <__aeabi_dmul+0xde>
 8000a58:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a5c:	bf04      	itt	eq
 8000a5e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a62:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a66:	f150 0000 	adcs.w	r0, r0, #0
 8000a6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a6e:	bd70      	pop	{r4, r5, r6, pc}
 8000a70:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a74:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a78:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a7c:	bfc2      	ittt	gt
 8000a7e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a82:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a86:	bd70      	popgt	{r4, r5, r6, pc}
 8000a88:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a8c:	f04f 0e00 	mov.w	lr, #0
 8000a90:	3c01      	subs	r4, #1
 8000a92:	e690      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a94:	ea45 0e06 	orr.w	lr, r5, r6
 8000a98:	e68d      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a9a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a9e:	ea94 0f0c 	teq	r4, ip
 8000aa2:	bf08      	it	eq
 8000aa4:	ea95 0f0c 	teqeq	r5, ip
 8000aa8:	f43f af3b 	beq.w	8000922 <__aeabi_dmul+0x24a>
 8000aac:	ea94 0f0c 	teq	r4, ip
 8000ab0:	d10a      	bne.n	8000ac8 <__aeabi_ddiv+0x19c>
 8000ab2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ab6:	f47f af34 	bne.w	8000922 <__aeabi_dmul+0x24a>
 8000aba:	ea95 0f0c 	teq	r5, ip
 8000abe:	f47f af25 	bne.w	800090c <__aeabi_dmul+0x234>
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	e72c      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000ac8:	ea95 0f0c 	teq	r5, ip
 8000acc:	d106      	bne.n	8000adc <__aeabi_ddiv+0x1b0>
 8000ace:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ad2:	f43f aefd 	beq.w	80008d0 <__aeabi_dmul+0x1f8>
 8000ad6:	4610      	mov	r0, r2
 8000ad8:	4619      	mov	r1, r3
 8000ada:	e722      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000adc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ae0:	bf18      	it	ne
 8000ae2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ae6:	f47f aec5 	bne.w	8000874 <__aeabi_dmul+0x19c>
 8000aea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000aee:	f47f af0d 	bne.w	800090c <__aeabi_dmul+0x234>
 8000af2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000af6:	f47f aeeb 	bne.w	80008d0 <__aeabi_dmul+0x1f8>
 8000afa:	e712      	b.n	8000922 <__aeabi_dmul+0x24a>

08000afc <__gedf2>:
 8000afc:	f04f 3cff 	mov.w	ip, #4294967295
 8000b00:	e006      	b.n	8000b10 <__cmpdf2+0x4>
 8000b02:	bf00      	nop

08000b04 <__ledf2>:
 8000b04:	f04f 0c01 	mov.w	ip, #1
 8000b08:	e002      	b.n	8000b10 <__cmpdf2+0x4>
 8000b0a:	bf00      	nop

08000b0c <__cmpdf2>:
 8000b0c:	f04f 0c01 	mov.w	ip, #1
 8000b10:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b14:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b20:	bf18      	it	ne
 8000b22:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b26:	d01b      	beq.n	8000b60 <__cmpdf2+0x54>
 8000b28:	b001      	add	sp, #4
 8000b2a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b2e:	bf0c      	ite	eq
 8000b30:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b34:	ea91 0f03 	teqne	r1, r3
 8000b38:	bf02      	ittt	eq
 8000b3a:	ea90 0f02 	teqeq	r0, r2
 8000b3e:	2000      	moveq	r0, #0
 8000b40:	4770      	bxeq	lr
 8000b42:	f110 0f00 	cmn.w	r0, #0
 8000b46:	ea91 0f03 	teq	r1, r3
 8000b4a:	bf58      	it	pl
 8000b4c:	4299      	cmppl	r1, r3
 8000b4e:	bf08      	it	eq
 8000b50:	4290      	cmpeq	r0, r2
 8000b52:	bf2c      	ite	cs
 8000b54:	17d8      	asrcs	r0, r3, #31
 8000b56:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b5a:	f040 0001 	orr.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b68:	d102      	bne.n	8000b70 <__cmpdf2+0x64>
 8000b6a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6e:	d107      	bne.n	8000b80 <__cmpdf2+0x74>
 8000b70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b78:	d1d6      	bne.n	8000b28 <__cmpdf2+0x1c>
 8000b7a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7e:	d0d3      	beq.n	8000b28 <__cmpdf2+0x1c>
 8000b80:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop

08000b88 <__aeabi_cdrcmple>:
 8000b88:	4684      	mov	ip, r0
 8000b8a:	4610      	mov	r0, r2
 8000b8c:	4662      	mov	r2, ip
 8000b8e:	468c      	mov	ip, r1
 8000b90:	4619      	mov	r1, r3
 8000b92:	4663      	mov	r3, ip
 8000b94:	e000      	b.n	8000b98 <__aeabi_cdcmpeq>
 8000b96:	bf00      	nop

08000b98 <__aeabi_cdcmpeq>:
 8000b98:	b501      	push	{r0, lr}
 8000b9a:	f7ff ffb7 	bl	8000b0c <__cmpdf2>
 8000b9e:	2800      	cmp	r0, #0
 8000ba0:	bf48      	it	mi
 8000ba2:	f110 0f00 	cmnmi.w	r0, #0
 8000ba6:	bd01      	pop	{r0, pc}

08000ba8 <__aeabi_dcmpeq>:
 8000ba8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bac:	f7ff fff4 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bb0:	bf0c      	ite	eq
 8000bb2:	2001      	moveq	r0, #1
 8000bb4:	2000      	movne	r0, #0
 8000bb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bba:	bf00      	nop

08000bbc <__aeabi_dcmplt>:
 8000bbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc0:	f7ff ffea 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bc4:	bf34      	ite	cc
 8000bc6:	2001      	movcc	r0, #1
 8000bc8:	2000      	movcs	r0, #0
 8000bca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bce:	bf00      	nop

08000bd0 <__aeabi_dcmple>:
 8000bd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd4:	f7ff ffe0 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bd8:	bf94      	ite	ls
 8000bda:	2001      	movls	r0, #1
 8000bdc:	2000      	movhi	r0, #0
 8000bde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000be2:	bf00      	nop

08000be4 <__aeabi_dcmpge>:
 8000be4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be8:	f7ff ffce 	bl	8000b88 <__aeabi_cdrcmple>
 8000bec:	bf94      	ite	ls
 8000bee:	2001      	movls	r0, #1
 8000bf0:	2000      	movhi	r0, #0
 8000bf2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_dcmpgt>:
 8000bf8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bfc:	f7ff ffc4 	bl	8000b88 <__aeabi_cdrcmple>
 8000c00:	bf34      	ite	cc
 8000c02:	2001      	movcc	r0, #1
 8000c04:	2000      	movcs	r0, #0
 8000c06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c0a:	bf00      	nop

08000c0c <__aeabi_dcmpun>:
 8000c0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c14:	d102      	bne.n	8000c1c <__aeabi_dcmpun+0x10>
 8000c16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c1a:	d10a      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c24:	d102      	bne.n	8000c2c <__aeabi_dcmpun+0x20>
 8000c26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c2c:	f04f 0000 	mov.w	r0, #0
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0001 	mov.w	r0, #1
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2iz>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c40:	d215      	bcs.n	8000c6e <__aeabi_d2iz+0x36>
 8000c42:	d511      	bpl.n	8000c68 <__aeabi_d2iz+0x30>
 8000c44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c4c:	d912      	bls.n	8000c74 <__aeabi_d2iz+0x3c>
 8000c4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c62:	bf18      	it	ne
 8000c64:	4240      	negne	r0, r0
 8000c66:	4770      	bx	lr
 8000c68:	f04f 0000 	mov.w	r0, #0
 8000c6c:	4770      	bx	lr
 8000c6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c72:	d105      	bne.n	8000c80 <__aeabi_d2iz+0x48>
 8000c74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	bf08      	it	eq
 8000c7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c7e:	4770      	bx	lr
 8000c80:	f04f 0000 	mov.w	r0, #0
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2f>:
 8000c88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c90:	bf24      	itt	cs
 8000c92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c9a:	d90d      	bls.n	8000cb8 <__aeabi_d2f+0x30>
 8000c9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ca0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ca4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ca8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000cac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cb0:	bf08      	it	eq
 8000cb2:	f020 0001 	biceq.w	r0, r0, #1
 8000cb6:	4770      	bx	lr
 8000cb8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000cbc:	d121      	bne.n	8000d02 <__aeabi_d2f+0x7a>
 8000cbe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000cc2:	bfbc      	itt	lt
 8000cc4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000cc8:	4770      	bxlt	lr
 8000cca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000cce:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000cd2:	f1c2 0218 	rsb	r2, r2, #24
 8000cd6:	f1c2 0c20 	rsb	ip, r2, #32
 8000cda:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cde:	fa20 f002 	lsr.w	r0, r0, r2
 8000ce2:	bf18      	it	ne
 8000ce4:	f040 0001 	orrne.w	r0, r0, #1
 8000ce8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cf0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cf4:	ea40 000c 	orr.w	r0, r0, ip
 8000cf8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cfc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d00:	e7cc      	b.n	8000c9c <__aeabi_d2f+0x14>
 8000d02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d06:	d107      	bne.n	8000d18 <__aeabi_d2f+0x90>
 8000d08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d0c:	bf1e      	ittt	ne
 8000d0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000d12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000d16:	4770      	bxne	lr
 8000d18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000d1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop

08000d28 <__aeabi_uldivmod>:
 8000d28:	b953      	cbnz	r3, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2a:	b94a      	cbnz	r2, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	bf08      	it	eq
 8000d30:	2800      	cmpeq	r0, #0
 8000d32:	bf1c      	itt	ne
 8000d34:	f04f 31ff 	movne.w	r1, #4294967295
 8000d38:	f04f 30ff 	movne.w	r0, #4294967295
 8000d3c:	f000 b972 	b.w	8001024 <__aeabi_idiv0>
 8000d40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d48:	f000 f806 	bl	8000d58 <__udivmoddi4>
 8000d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d54:	b004      	add	sp, #16
 8000d56:	4770      	bx	lr

08000d58 <__udivmoddi4>:
 8000d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d5c:	9e08      	ldr	r6, [sp, #32]
 8000d5e:	4604      	mov	r4, r0
 8000d60:	4688      	mov	r8, r1
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d14b      	bne.n	8000dfe <__udivmoddi4+0xa6>
 8000d66:	428a      	cmp	r2, r1
 8000d68:	4615      	mov	r5, r2
 8000d6a:	d967      	bls.n	8000e3c <__udivmoddi4+0xe4>
 8000d6c:	fab2 f282 	clz	r2, r2
 8000d70:	b14a      	cbz	r2, 8000d86 <__udivmoddi4+0x2e>
 8000d72:	f1c2 0720 	rsb	r7, r2, #32
 8000d76:	fa01 f302 	lsl.w	r3, r1, r2
 8000d7a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d7e:	4095      	lsls	r5, r2
 8000d80:	ea47 0803 	orr.w	r8, r7, r3
 8000d84:	4094      	lsls	r4, r2
 8000d86:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d8a:	0c23      	lsrs	r3, r4, #16
 8000d8c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d90:	fa1f fc85 	uxth.w	ip, r5
 8000d94:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d98:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d9c:	fb07 f10c 	mul.w	r1, r7, ip
 8000da0:	4299      	cmp	r1, r3
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x60>
 8000da4:	18eb      	adds	r3, r5, r3
 8000da6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000daa:	f080 811b 	bcs.w	8000fe4 <__udivmoddi4+0x28c>
 8000dae:	4299      	cmp	r1, r3
 8000db0:	f240 8118 	bls.w	8000fe4 <__udivmoddi4+0x28c>
 8000db4:	3f02      	subs	r7, #2
 8000db6:	442b      	add	r3, r5
 8000db8:	1a5b      	subs	r3, r3, r1
 8000dba:	b2a4      	uxth	r4, r4
 8000dbc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dc0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dc4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dc8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dcc:	45a4      	cmp	ip, r4
 8000dce:	d909      	bls.n	8000de4 <__udivmoddi4+0x8c>
 8000dd0:	192c      	adds	r4, r5, r4
 8000dd2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dd6:	f080 8107 	bcs.w	8000fe8 <__udivmoddi4+0x290>
 8000dda:	45a4      	cmp	ip, r4
 8000ddc:	f240 8104 	bls.w	8000fe8 <__udivmoddi4+0x290>
 8000de0:	3802      	subs	r0, #2
 8000de2:	442c      	add	r4, r5
 8000de4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000de8:	eba4 040c 	sub.w	r4, r4, ip
 8000dec:	2700      	movs	r7, #0
 8000dee:	b11e      	cbz	r6, 8000df8 <__udivmoddi4+0xa0>
 8000df0:	40d4      	lsrs	r4, r2
 8000df2:	2300      	movs	r3, #0
 8000df4:	e9c6 4300 	strd	r4, r3, [r6]
 8000df8:	4639      	mov	r1, r7
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d909      	bls.n	8000e16 <__udivmoddi4+0xbe>
 8000e02:	2e00      	cmp	r6, #0
 8000e04:	f000 80eb 	beq.w	8000fde <__udivmoddi4+0x286>
 8000e08:	2700      	movs	r7, #0
 8000e0a:	e9c6 0100 	strd	r0, r1, [r6]
 8000e0e:	4638      	mov	r0, r7
 8000e10:	4639      	mov	r1, r7
 8000e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e16:	fab3 f783 	clz	r7, r3
 8000e1a:	2f00      	cmp	r7, #0
 8000e1c:	d147      	bne.n	8000eae <__udivmoddi4+0x156>
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d302      	bcc.n	8000e28 <__udivmoddi4+0xd0>
 8000e22:	4282      	cmp	r2, r0
 8000e24:	f200 80fa 	bhi.w	800101c <__udivmoddi4+0x2c4>
 8000e28:	1a84      	subs	r4, r0, r2
 8000e2a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e2e:	2001      	movs	r0, #1
 8000e30:	4698      	mov	r8, r3
 8000e32:	2e00      	cmp	r6, #0
 8000e34:	d0e0      	beq.n	8000df8 <__udivmoddi4+0xa0>
 8000e36:	e9c6 4800 	strd	r4, r8, [r6]
 8000e3a:	e7dd      	b.n	8000df8 <__udivmoddi4+0xa0>
 8000e3c:	b902      	cbnz	r2, 8000e40 <__udivmoddi4+0xe8>
 8000e3e:	deff      	udf	#255	; 0xff
 8000e40:	fab2 f282 	clz	r2, r2
 8000e44:	2a00      	cmp	r2, #0
 8000e46:	f040 808f 	bne.w	8000f68 <__udivmoddi4+0x210>
 8000e4a:	1b49      	subs	r1, r1, r5
 8000e4c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e50:	fa1f f885 	uxth.w	r8, r5
 8000e54:	2701      	movs	r7, #1
 8000e56:	fbb1 fcfe 	udiv	ip, r1, lr
 8000e5a:	0c23      	lsrs	r3, r4, #16
 8000e5c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000e60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e64:	fb08 f10c 	mul.w	r1, r8, ip
 8000e68:	4299      	cmp	r1, r3
 8000e6a:	d907      	bls.n	8000e7c <__udivmoddi4+0x124>
 8000e6c:	18eb      	adds	r3, r5, r3
 8000e6e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x122>
 8000e74:	4299      	cmp	r1, r3
 8000e76:	f200 80cd 	bhi.w	8001014 <__udivmoddi4+0x2bc>
 8000e7a:	4684      	mov	ip, r0
 8000e7c:	1a59      	subs	r1, r3, r1
 8000e7e:	b2a3      	uxth	r3, r4
 8000e80:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e84:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e88:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e8c:	fb08 f800 	mul.w	r8, r8, r0
 8000e90:	45a0      	cmp	r8, r4
 8000e92:	d907      	bls.n	8000ea4 <__udivmoddi4+0x14c>
 8000e94:	192c      	adds	r4, r5, r4
 8000e96:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e9a:	d202      	bcs.n	8000ea2 <__udivmoddi4+0x14a>
 8000e9c:	45a0      	cmp	r8, r4
 8000e9e:	f200 80b6 	bhi.w	800100e <__udivmoddi4+0x2b6>
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	eba4 0408 	sub.w	r4, r4, r8
 8000ea8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000eac:	e79f      	b.n	8000dee <__udivmoddi4+0x96>
 8000eae:	f1c7 0c20 	rsb	ip, r7, #32
 8000eb2:	40bb      	lsls	r3, r7
 8000eb4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000eb8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ebc:	fa01 f407 	lsl.w	r4, r1, r7
 8000ec0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000ec4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000ec8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ecc:	4325      	orrs	r5, r4
 8000ece:	fbb3 f9f8 	udiv	r9, r3, r8
 8000ed2:	0c2c      	lsrs	r4, r5, #16
 8000ed4:	fb08 3319 	mls	r3, r8, r9, r3
 8000ed8:	fa1f fa8e 	uxth.w	sl, lr
 8000edc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000ee0:	fb09 f40a 	mul.w	r4, r9, sl
 8000ee4:	429c      	cmp	r4, r3
 8000ee6:	fa02 f207 	lsl.w	r2, r2, r7
 8000eea:	fa00 f107 	lsl.w	r1, r0, r7
 8000eee:	d90b      	bls.n	8000f08 <__udivmoddi4+0x1b0>
 8000ef0:	eb1e 0303 	adds.w	r3, lr, r3
 8000ef4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ef8:	f080 8087 	bcs.w	800100a <__udivmoddi4+0x2b2>
 8000efc:	429c      	cmp	r4, r3
 8000efe:	f240 8084 	bls.w	800100a <__udivmoddi4+0x2b2>
 8000f02:	f1a9 0902 	sub.w	r9, r9, #2
 8000f06:	4473      	add	r3, lr
 8000f08:	1b1b      	subs	r3, r3, r4
 8000f0a:	b2ad      	uxth	r5, r5
 8000f0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f10:	fb08 3310 	mls	r3, r8, r0, r3
 8000f14:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000f18:	fb00 fa0a 	mul.w	sl, r0, sl
 8000f1c:	45a2      	cmp	sl, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1da>
 8000f20:	eb1e 0404 	adds.w	r4, lr, r4
 8000f24:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f28:	d26b      	bcs.n	8001002 <__udivmoddi4+0x2aa>
 8000f2a:	45a2      	cmp	sl, r4
 8000f2c:	d969      	bls.n	8001002 <__udivmoddi4+0x2aa>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	4474      	add	r4, lr
 8000f32:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f36:	fba0 8902 	umull	r8, r9, r0, r2
 8000f3a:	eba4 040a 	sub.w	r4, r4, sl
 8000f3e:	454c      	cmp	r4, r9
 8000f40:	46c2      	mov	sl, r8
 8000f42:	464b      	mov	r3, r9
 8000f44:	d354      	bcc.n	8000ff0 <__udivmoddi4+0x298>
 8000f46:	d051      	beq.n	8000fec <__udivmoddi4+0x294>
 8000f48:	2e00      	cmp	r6, #0
 8000f4a:	d069      	beq.n	8001020 <__udivmoddi4+0x2c8>
 8000f4c:	ebb1 050a 	subs.w	r5, r1, sl
 8000f50:	eb64 0403 	sbc.w	r4, r4, r3
 8000f54:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000f58:	40fd      	lsrs	r5, r7
 8000f5a:	40fc      	lsrs	r4, r7
 8000f5c:	ea4c 0505 	orr.w	r5, ip, r5
 8000f60:	e9c6 5400 	strd	r5, r4, [r6]
 8000f64:	2700      	movs	r7, #0
 8000f66:	e747      	b.n	8000df8 <__udivmoddi4+0xa0>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f703 	lsr.w	r7, r0, r3
 8000f70:	4095      	lsls	r5, r2
 8000f72:	fa01 f002 	lsl.w	r0, r1, r2
 8000f76:	fa21 f303 	lsr.w	r3, r1, r3
 8000f7a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f7e:	4338      	orrs	r0, r7
 8000f80:	0c01      	lsrs	r1, r0, #16
 8000f82:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f86:	fa1f f885 	uxth.w	r8, r5
 8000f8a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f8e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f92:	fb07 f308 	mul.w	r3, r7, r8
 8000f96:	428b      	cmp	r3, r1
 8000f98:	fa04 f402 	lsl.w	r4, r4, r2
 8000f9c:	d907      	bls.n	8000fae <__udivmoddi4+0x256>
 8000f9e:	1869      	adds	r1, r5, r1
 8000fa0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000fa4:	d22f      	bcs.n	8001006 <__udivmoddi4+0x2ae>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d92d      	bls.n	8001006 <__udivmoddi4+0x2ae>
 8000faa:	3f02      	subs	r7, #2
 8000fac:	4429      	add	r1, r5
 8000fae:	1acb      	subs	r3, r1, r3
 8000fb0:	b281      	uxth	r1, r0
 8000fb2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000fb6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb00 f308 	mul.w	r3, r0, r8
 8000fc2:	428b      	cmp	r3, r1
 8000fc4:	d907      	bls.n	8000fd6 <__udivmoddi4+0x27e>
 8000fc6:	1869      	adds	r1, r5, r1
 8000fc8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000fcc:	d217      	bcs.n	8000ffe <__udivmoddi4+0x2a6>
 8000fce:	428b      	cmp	r3, r1
 8000fd0:	d915      	bls.n	8000ffe <__udivmoddi4+0x2a6>
 8000fd2:	3802      	subs	r0, #2
 8000fd4:	4429      	add	r1, r5
 8000fd6:	1ac9      	subs	r1, r1, r3
 8000fd8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000fdc:	e73b      	b.n	8000e56 <__udivmoddi4+0xfe>
 8000fde:	4637      	mov	r7, r6
 8000fe0:	4630      	mov	r0, r6
 8000fe2:	e709      	b.n	8000df8 <__udivmoddi4+0xa0>
 8000fe4:	4607      	mov	r7, r0
 8000fe6:	e6e7      	b.n	8000db8 <__udivmoddi4+0x60>
 8000fe8:	4618      	mov	r0, r3
 8000fea:	e6fb      	b.n	8000de4 <__udivmoddi4+0x8c>
 8000fec:	4541      	cmp	r1, r8
 8000fee:	d2ab      	bcs.n	8000f48 <__udivmoddi4+0x1f0>
 8000ff0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000ff4:	eb69 020e 	sbc.w	r2, r9, lr
 8000ff8:	3801      	subs	r0, #1
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	e7a4      	b.n	8000f48 <__udivmoddi4+0x1f0>
 8000ffe:	4660      	mov	r0, ip
 8001000:	e7e9      	b.n	8000fd6 <__udivmoddi4+0x27e>
 8001002:	4618      	mov	r0, r3
 8001004:	e795      	b.n	8000f32 <__udivmoddi4+0x1da>
 8001006:	4667      	mov	r7, ip
 8001008:	e7d1      	b.n	8000fae <__udivmoddi4+0x256>
 800100a:	4681      	mov	r9, r0
 800100c:	e77c      	b.n	8000f08 <__udivmoddi4+0x1b0>
 800100e:	3802      	subs	r0, #2
 8001010:	442c      	add	r4, r5
 8001012:	e747      	b.n	8000ea4 <__udivmoddi4+0x14c>
 8001014:	f1ac 0c02 	sub.w	ip, ip, #2
 8001018:	442b      	add	r3, r5
 800101a:	e72f      	b.n	8000e7c <__udivmoddi4+0x124>
 800101c:	4638      	mov	r0, r7
 800101e:	e708      	b.n	8000e32 <__udivmoddi4+0xda>
 8001020:	4637      	mov	r7, r6
 8001022:	e6e9      	b.n	8000df8 <__udivmoddi4+0xa0>

08001024 <__aeabi_idiv0>:
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop

08001028 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001028:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001060 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800102c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800102e:	e003      	b.n	8001038 <LoopCopyDataInit>

08001030 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001030:	4b0c      	ldr	r3, [pc, #48]	; (8001064 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001032:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001034:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001036:	3104      	adds	r1, #4

08001038 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001038:	480b      	ldr	r0, [pc, #44]	; (8001068 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800103a:	4b0c      	ldr	r3, [pc, #48]	; (800106c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800103c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800103e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001040:	d3f6      	bcc.n	8001030 <CopyDataInit>
  ldr  r2, =_sbss
 8001042:	4a0b      	ldr	r2, [pc, #44]	; (8001070 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001044:	e002      	b.n	800104c <LoopFillZerobss>

08001046 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001046:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001048:	f842 3b04 	str.w	r3, [r2], #4

0800104c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800104c:	4b09      	ldr	r3, [pc, #36]	; (8001074 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800104e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001050:	d3f9      	bcc.n	8001046 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001052:	f000 fbeb 	bl	800182c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001056:	f005 fae7 	bl	8006628 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800105a:	f000 f84d 	bl	80010f8 <main>
  bx  lr    
 800105e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001060:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8001064:	0801bef8 	.word	0x0801bef8
  ldr  r0, =_sdata
 8001068:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800106c:	200005a8 	.word	0x200005a8
  ldr  r2, =_sbss
 8001070:	200005a8 	.word	0x200005a8
  ldr  r3, = _ebss
 8001074:	20005040 	.word	0x20005040

08001078 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001078:	e7fe      	b.n	8001078 <ADC_IRQHandler>
	...

0800107c <fft_1024>:

uint8_t fftshow[12]={1,2,3,4,5,6,25,40,50,60  ,70,80};
uint32_t fft_val[12]; //12FFT

void fft_1024() //FFT 1024
{
 800107c:	b590      	push	{r4, r7, lr}
 800107e:	b089      	sub	sp, #36	; 0x24
 8001080:	af00      	add	r7, sp, #0
  uint16_t i;
  arm_rfft_fast_instance_f32 S;

  /* FFT */
  uint16_t fftSize = NPT;
 8001082:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001086:	83bb      	strh	r3, [r7, #28]
  /*  */
    uint8_t ifftFlag = 0;
 8001088:	2300      	movs	r3, #0
 800108a:	76fb      	strb	r3, [r7, #27]

  /* S */
   arm_rfft_fast_init_f32(&S, fftSize);
 800108c:	8bba      	ldrh	r2, [r7, #28]
 800108e:	463b      	mov	r3, r7
 8001090:	4611      	mov	r1, r2
 8001092:	4618      	mov	r0, r3
 8001094:	f004 f9b6 	bl	8005404 <arm_rfft_fast_init_f32>
//			printf("%f\n", testInput_f32[i]);
//		  HAL_Delay(10);
//  }

  /* 1024FFT */
  arm_rfft_fast_f32(&S, hfsc.fft_input, testOutput_f32, ifftFlag);
 8001098:	7efb      	ldrb	r3, [r7, #27]
 800109a:	4638      	mov	r0, r7
 800109c:	4a12      	ldr	r2, [pc, #72]	; (80010e8 <fft_1024+0x6c>)
 800109e:	4913      	ldr	r1, [pc, #76]	; (80010ec <fft_1024+0x70>)
 80010a0:	f004 fa34 	bl	800550c <arm_rfft_fast_f32>

  /* arm_cfft_f321024arm_rfft_fast_f32
     512
  */
  arm_cmplx_mag_f32(testOutput_f32, testOutput, fftSize);
 80010a4:	8bbb      	ldrh	r3, [r7, #28]
 80010a6:	461a      	mov	r2, r3
 80010a8:	4911      	ldr	r1, [pc, #68]	; (80010f0 <fft_1024+0x74>)
 80010aa:	480f      	ldr	r0, [pc, #60]	; (80010e8 <fft_1024+0x6c>)
 80010ac:	f004 feca 	bl	8005e44 <arm_cmplx_mag_f32>

  /*  */
 // for(i=0; i<fftSize/2; i++)
  for(i=1; i<100; i+=2)
 80010b0:	2301      	movs	r3, #1
 80010b2:	83fb      	strh	r3, [r7, #30]
 80010b4:	e011      	b.n	80010da <fft_1024+0x5e>
//		{
//			__NOP();
//		}
   // DebugLog("f[%d]=%f\n",i, testOutput[i]);
   //DebugLog("%f\n", testOutput[fftshow[i]]);
   DebugLog("%f\n", testOutput[i]);
 80010b6:	8bfb      	ldrh	r3, [r7, #30]
 80010b8:	4a0d      	ldr	r2, [pc, #52]	; (80010f0 <fft_1024+0x74>)
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	4413      	add	r3, r2
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff fab1 	bl	8000628 <__aeabi_f2d>
 80010c6:	4603      	mov	r3, r0
 80010c8:	460c      	mov	r4, r1
 80010ca:	461a      	mov	r2, r3
 80010cc:	4623      	mov	r3, r4
 80010ce:	4809      	ldr	r0, [pc, #36]	; (80010f4 <fft_1024+0x78>)
 80010d0:	f000 fcfa 	bl	8001ac8 <DebugLog>
  for(i=1; i<100; i+=2)
 80010d4:	8bfb      	ldrh	r3, [r7, #30]
 80010d6:	3302      	adds	r3, #2
 80010d8:	83fb      	strh	r3, [r7, #30]
 80010da:	8bfb      	ldrh	r3, [r7, #30]
 80010dc:	2b63      	cmp	r3, #99	; 0x63
 80010de:	d9ea      	bls.n	80010b6 <fft_1024+0x3a>

  }
}
 80010e0:	bf00      	nop
 80010e2:	3724      	adds	r7, #36	; 0x24
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd90      	pop	{r4, r7, pc}
 80010e8:	200005d0 	.word	0x200005d0
 80010ec:	20003e00 	.word	0x20003e00
 80010f0:	200015d0 	.word	0x200015d0
 80010f4:	080087f8 	.word	0x080087f8

080010f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f8:	b590      	push	{r4, r7, lr}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010fe:	f000 fd85 	bl	8001c0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001102:	f000 f85f 	bl	80011c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001106:	f000 f9e5 	bl	80014d4 <MX_GPIO_Init>
  MX_DMA_Init();
 800110a:	f000 f9bb 	bl	8001484 <MX_DMA_Init>
  MX_ADC1_Init();
 800110e:	f000 f8cd 	bl	80012ac <MX_ADC1_Init>
  MX_TIM2_Init();
 8001112:	f000 fba1 	bl	8001858 <MX_TIM2_Init>
  MX_SPI1_Init();
 8001116:	f000 fa2f 	bl	8001578 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800111a:	f000 fc25 	bl	8001968 <MX_USART1_UART_Init>
  //MX_USART6_UART_Init();
  /* USER CODE BEGIN 2 */

  Sw28_Init(&hsw28,PIXELS_LEN);
 800111e:	2128      	movs	r1, #40	; 0x28
 8001120:	4823      	ldr	r0, [pc, #140]	; (80011b0 <main+0xb8>)
 8001122:	f000 fcf9 	bl	8001b18 <Sw28_Init>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&hfsc.adc_value, ADC_BUFFER_SIZE);
 8001126:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800112a:	4922      	ldr	r1, [pc, #136]	; (80011b4 <main+0xbc>)
 800112c:	4822      	ldr	r0, [pc, #136]	; (80011b8 <main+0xc0>)
 800112e:	f000 fe23 	bl	8001d78 <HAL_ADC_Start_DMA>
 // HAL_TIM_Base_Start_IT(&htim2);
  /* USER CODE END 2 */
  DebugLog("FSC Start.\n");
 8001132:	4822      	ldr	r0, [pc, #136]	; (80011bc <main+0xc4>)
 8001134:	f000 fcc8 	bl	8001ac8 <DebugLog>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
 // fft_test();
  fft_val[0]=5;
 8001138:	4b21      	ldr	r3, [pc, #132]	; (80011c0 <main+0xc8>)
 800113a:	2205      	movs	r2, #5
 800113c:	601a      	str	r2, [r3, #0]

    /* USER CODE BEGIN 3 */
	// RGB_LED_Red();


	  if(hfsc.count>0)
 800113e:	4b1d      	ldr	r3, [pc, #116]	; (80011b4 <main+0xbc>)
 8001140:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d02c      	beq.n	80011a4 <main+0xac>
	  {
		 // hfsc.count_en=1;
		hfsc.count=0;
 800114a:	4b1a      	ldr	r3, [pc, #104]	; (80011b4 <main+0xbc>)
 800114c:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
		//HAL_ADC_Stop_DMA(&hadc1);
		//hfsc.cp_flag=2;
		for(uint16_t i=0;i<ADC_BUFFER_SIZE;i++)
 8001154:	2300      	movs	r3, #0
 8001156:	80fb      	strh	r3, [r7, #6]
 8001158:	e01e      	b.n	8001198 <main+0xa0>
		{

			hfsc.fft_input[i]=hfsc.adc_value[i]-1557.0;
 800115a:	88fb      	ldrh	r3, [r7, #6]
 800115c:	4a15      	ldr	r2, [pc, #84]	; (80011b4 <main+0xbc>)
 800115e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff fa4e 	bl	8000604 <__aeabi_i2d>
 8001168:	a30f      	add	r3, pc, #60	; (adr r3, 80011a8 <main+0xb0>)
 800116a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800116e:	f7ff f8fb 	bl	8000368 <__aeabi_dsub>
 8001172:	4603      	mov	r3, r0
 8001174:	460c      	mov	r4, r1
 8001176:	461a      	mov	r2, r3
 8001178:	4623      	mov	r3, r4
 800117a:	88fc      	ldrh	r4, [r7, #6]
 800117c:	4610      	mov	r0, r2
 800117e:	4619      	mov	r1, r3
 8001180:	f7ff fd82 	bl	8000c88 <__aeabi_d2f>
 8001184:	4601      	mov	r1, r0
 8001186:	4a0b      	ldr	r2, [pc, #44]	; (80011b4 <main+0xbc>)
 8001188:	f504 7300 	add.w	r3, r4, #512	; 0x200
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	4413      	add	r3, r2
 8001190:	6019      	str	r1, [r3, #0]
		for(uint16_t i=0;i<ADC_BUFFER_SIZE;i++)
 8001192:	88fb      	ldrh	r3, [r7, #6]
 8001194:	3301      	adds	r3, #1
 8001196:	80fb      	strh	r3, [r7, #6]
 8001198:	88fb      	ldrh	r3, [r7, #6]
 800119a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800119e:	d3dc      	bcc.n	800115a <main+0x62>
		 //DebugLog("%d\n",hfsc.adc_value[i]);
		}
		fft_1024();
 80011a0:	f7ff ff6c 	bl	800107c <fft_1024>
	// HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_9);

//	 HAL_UART_Transmit(&huart6, rr, 2, HAL_MAX_DELAY);
	 // DebugLog("FSC Start.\n");
	// HAL_Delay(100);
	  __NOP();
 80011a4:	bf00      	nop
	  if(hfsc.count>0)
 80011a6:	e7ca      	b.n	800113e <main+0x46>
 80011a8:	00000000 	.word	0x00000000
 80011ac:	40985400 	.word	0x40985400
 80011b0:	20005028 	.word	0x20005028
 80011b4:	20003600 	.word	0x20003600
 80011b8:	20004e08 	.word	0x20004e08
 80011bc:	080087fc 	.word	0x080087fc
 80011c0:	200025d0 	.word	0x200025d0

080011c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b094      	sub	sp, #80	; 0x50
 80011c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ca:	f107 0320 	add.w	r3, r7, #32
 80011ce:	2230      	movs	r2, #48	; 0x30
 80011d0:	2100      	movs	r1, #0
 80011d2:	4618      	mov	r0, r3
 80011d4:	f005 fa57 	bl	8006686 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011d8:	f107 030c 	add.w	r3, r7, #12
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
 80011e0:	605a      	str	r2, [r3, #4]
 80011e2:	609a      	str	r2, [r3, #8]
 80011e4:	60da      	str	r2, [r3, #12]
 80011e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011e8:	2300      	movs	r3, #0
 80011ea:	60bb      	str	r3, [r7, #8]
 80011ec:	4b29      	ldr	r3, [pc, #164]	; (8001294 <SystemClock_Config+0xd0>)
 80011ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f0:	4a28      	ldr	r2, [pc, #160]	; (8001294 <SystemClock_Config+0xd0>)
 80011f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011f6:	6413      	str	r3, [r2, #64]	; 0x40
 80011f8:	4b26      	ldr	r3, [pc, #152]	; (8001294 <SystemClock_Config+0xd0>)
 80011fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001200:	60bb      	str	r3, [r7, #8]
 8001202:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001204:	2300      	movs	r3, #0
 8001206:	607b      	str	r3, [r7, #4]
 8001208:	4b23      	ldr	r3, [pc, #140]	; (8001298 <SystemClock_Config+0xd4>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001210:	4a21      	ldr	r2, [pc, #132]	; (8001298 <SystemClock_Config+0xd4>)
 8001212:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001216:	6013      	str	r3, [r2, #0]
 8001218:	4b1f      	ldr	r3, [pc, #124]	; (8001298 <SystemClock_Config+0xd4>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001220:	607b      	str	r3, [r7, #4]
 8001222:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001224:	2301      	movs	r3, #1
 8001226:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001228:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800122c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800122e:	2302      	movs	r3, #2
 8001230:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001232:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001236:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001238:	2308      	movs	r3, #8
 800123a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 800123c:	2354      	movs	r3, #84	; 0x54
 800123e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001240:	2302      	movs	r3, #2
 8001242:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001244:	2304      	movs	r3, #4
 8001246:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001248:	f107 0320 	add.w	r3, r7, #32
 800124c:	4618      	mov	r0, r3
 800124e:	f001 ff73 	bl	8003138 <HAL_RCC_OscConfig>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001258:	f000 f820 	bl	800129c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800125c:	230f      	movs	r3, #15
 800125e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001260:	2302      	movs	r3, #2
 8001262:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001264:	2300      	movs	r3, #0
 8001266:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001268:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800126c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800126e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001272:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001274:	f107 030c 	add.w	r3, r7, #12
 8001278:	2102      	movs	r1, #2
 800127a:	4618      	mov	r0, r3
 800127c:	f002 f9cc 	bl	8003618 <HAL_RCC_ClockConfig>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001286:	f000 f809 	bl	800129c <Error_Handler>
  }
}
 800128a:	bf00      	nop
 800128c:	3750      	adds	r7, #80	; 0x50
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	40023800 	.word	0x40023800
 8001298:	40007000 	.word	0x40007000

0800129c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80012a0:	bf00      	nop
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
	...

080012ac <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80012b2:	463b      	mov	r3, r7
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	605a      	str	r2, [r3, #4]
 80012ba:	609a      	str	r2, [r3, #8]
 80012bc:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 80012be:	4b21      	ldr	r3, [pc, #132]	; (8001344 <MX_ADC1_Init+0x98>)
 80012c0:	4a21      	ldr	r2, [pc, #132]	; (8001348 <MX_ADC1_Init+0x9c>)
 80012c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80012c4:	4b1f      	ldr	r3, [pc, #124]	; (8001344 <MX_ADC1_Init+0x98>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012ca:	4b1e      	ldr	r3, [pc, #120]	; (8001344 <MX_ADC1_Init+0x98>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80012d0:	4b1c      	ldr	r3, [pc, #112]	; (8001344 <MX_ADC1_Init+0x98>)
 80012d2:	2201      	movs	r2, #1
 80012d4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80012d6:	4b1b      	ldr	r3, [pc, #108]	; (8001344 <MX_ADC1_Init+0x98>)
 80012d8:	2201      	movs	r2, #1
 80012da:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012dc:	4b19      	ldr	r3, [pc, #100]	; (8001344 <MX_ADC1_Init+0x98>)
 80012de:	2200      	movs	r2, #0
 80012e0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012e4:	4b17      	ldr	r3, [pc, #92]	; (8001344 <MX_ADC1_Init+0x98>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012ea:	4b16      	ldr	r3, [pc, #88]	; (8001344 <MX_ADC1_Init+0x98>)
 80012ec:	4a17      	ldr	r2, [pc, #92]	; (800134c <MX_ADC1_Init+0xa0>)
 80012ee:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012f0:	4b14      	ldr	r3, [pc, #80]	; (8001344 <MX_ADC1_Init+0x98>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80012f6:	4b13      	ldr	r3, [pc, #76]	; (8001344 <MX_ADC1_Init+0x98>)
 80012f8:	2201      	movs	r2, #1
 80012fa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80012fc:	4b11      	ldr	r3, [pc, #68]	; (8001344 <MX_ADC1_Init+0x98>)
 80012fe:	2201      	movs	r2, #1
 8001300:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001304:	4b0f      	ldr	r3, [pc, #60]	; (8001344 <MX_ADC1_Init+0x98>)
 8001306:	2201      	movs	r2, #1
 8001308:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800130a:	480e      	ldr	r0, [pc, #56]	; (8001344 <MX_ADC1_Init+0x98>)
 800130c:	f000 fcf0 	bl	8001cf0 <HAL_ADC_Init>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001316:	f7ff ffc1 	bl	800129c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800131a:	2300      	movs	r3, #0
 800131c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800131e:	2301      	movs	r3, #1
 8001320:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;//ADC_SAMPLETIME_3CYCLES;
 8001322:	2306      	movs	r3, #6
 8001324:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001326:	463b      	mov	r3, r7
 8001328:	4619      	mov	r1, r3
 800132a:	4806      	ldr	r0, [pc, #24]	; (8001344 <MX_ADC1_Init+0x98>)
 800132c:	f000 fe0c 	bl	8001f48 <HAL_ADC_ConfigChannel>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001336:	f7ff ffb1 	bl	800129c <Error_Handler>
  }

}
 800133a:	bf00      	nop
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20004e08 	.word	0x20004e08
 8001348:	40012000 	.word	0x40012000
 800134c:	0f000001 	.word	0x0f000001

08001350 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b08a      	sub	sp, #40	; 0x28
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001358:	f107 0314 	add.w	r3, r7, #20
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]
 8001366:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a2f      	ldr	r2, [pc, #188]	; (800142c <HAL_ADC_MspInit+0xdc>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d157      	bne.n	8001422 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	613b      	str	r3, [r7, #16]
 8001376:	4b2e      	ldr	r3, [pc, #184]	; (8001430 <HAL_ADC_MspInit+0xe0>)
 8001378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800137a:	4a2d      	ldr	r2, [pc, #180]	; (8001430 <HAL_ADC_MspInit+0xe0>)
 800137c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001380:	6453      	str	r3, [r2, #68]	; 0x44
 8001382:	4b2b      	ldr	r3, [pc, #172]	; (8001430 <HAL_ADC_MspInit+0xe0>)
 8001384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800138a:	613b      	str	r3, [r7, #16]
 800138c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800138e:	2300      	movs	r3, #0
 8001390:	60fb      	str	r3, [r7, #12]
 8001392:	4b27      	ldr	r3, [pc, #156]	; (8001430 <HAL_ADC_MspInit+0xe0>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001396:	4a26      	ldr	r2, [pc, #152]	; (8001430 <HAL_ADC_MspInit+0xe0>)
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	6313      	str	r3, [r2, #48]	; 0x30
 800139e:	4b24      	ldr	r3, [pc, #144]	; (8001430 <HAL_ADC_MspInit+0xe0>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013aa:	2301      	movs	r3, #1
 80013ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013ae:	2303      	movs	r3, #3
 80013b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b2:	2300      	movs	r3, #0
 80013b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b6:	f107 0314 	add.w	r3, r7, #20
 80013ba:	4619      	mov	r1, r3
 80013bc:	481d      	ldr	r0, [pc, #116]	; (8001434 <HAL_ADC_MspInit+0xe4>)
 80013be:	f001 fd05 	bl	8002dcc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80013c2:	4b1d      	ldr	r3, [pc, #116]	; (8001438 <HAL_ADC_MspInit+0xe8>)
 80013c4:	4a1d      	ldr	r2, [pc, #116]	; (800143c <HAL_ADC_MspInit+0xec>)
 80013c6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80013c8:	4b1b      	ldr	r3, [pc, #108]	; (8001438 <HAL_ADC_MspInit+0xe8>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013ce:	4b1a      	ldr	r3, [pc, #104]	; (8001438 <HAL_ADC_MspInit+0xe8>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80013d4:	4b18      	ldr	r3, [pc, #96]	; (8001438 <HAL_ADC_MspInit+0xe8>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80013da:	4b17      	ldr	r3, [pc, #92]	; (8001438 <HAL_ADC_MspInit+0xe8>)
 80013dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80013e0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80013e2:	4b15      	ldr	r3, [pc, #84]	; (8001438 <HAL_ADC_MspInit+0xe8>)
 80013e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80013e8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80013ea:	4b13      	ldr	r3, [pc, #76]	; (8001438 <HAL_ADC_MspInit+0xe8>)
 80013ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013f0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80013f2:	4b11      	ldr	r3, [pc, #68]	; (8001438 <HAL_ADC_MspInit+0xe8>)
 80013f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013f8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80013fa:	4b0f      	ldr	r3, [pc, #60]	; (8001438 <HAL_ADC_MspInit+0xe8>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001400:	4b0d      	ldr	r3, [pc, #52]	; (8001438 <HAL_ADC_MspInit+0xe8>)
 8001402:	2200      	movs	r2, #0
 8001404:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001406:	480c      	ldr	r0, [pc, #48]	; (8001438 <HAL_ADC_MspInit+0xe8>)
 8001408:	f001 f950 	bl	80026ac <HAL_DMA_Init>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001412:	f7ff ff43 	bl	800129c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4a07      	ldr	r2, [pc, #28]	; (8001438 <HAL_ADC_MspInit+0xe8>)
 800141a:	639a      	str	r2, [r3, #56]	; 0x38
 800141c:	4a06      	ldr	r2, [pc, #24]	; (8001438 <HAL_ADC_MspInit+0xe8>)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001422:	bf00      	nop
 8001424:	3728      	adds	r7, #40	; 0x28
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	40012000 	.word	0x40012000
 8001430:	40023800 	.word	0x40023800
 8001434:	40020000 	.word	0x40020000
 8001438:	20004e50 	.word	0x20004e50
 800143c:	40026410 	.word	0x40026410

08001440 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 1 */

uint32_t DMA_Transfer_Complete_Count=0;
void  HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)																			//4
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  if(hfsc.count_en ==0)
 8001448:	4b0d      	ldr	r3, [pc, #52]	; (8001480 <HAL_ADC_ConvCpltCallback+0x40>)
 800144a:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 800144e:	3305      	adds	r3, #5
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d108      	bne.n	8001468 <HAL_ADC_ConvCpltCallback+0x28>
  {
     hfsc.count++;
 8001456:	4b0a      	ldr	r3, [pc, #40]	; (8001480 <HAL_ADC_ConvCpltCallback+0x40>)
 8001458:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	1c5a      	adds	r2, r3, #1
 8001460:	4b07      	ldr	r3, [pc, #28]	; (8001480 <HAL_ADC_ConvCpltCallback+0x40>)
 8001462:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 8001466:	601a      	str	r2, [r3, #0]
  }

  hfsc.cp_flag=1;
 8001468:	4b05      	ldr	r3, [pc, #20]	; (8001480 <HAL_ADC_ConvCpltCallback+0x40>)
 800146a:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 800146e:	3304      	adds	r3, #4
 8001470:	2201      	movs	r2, #1
 8001472:	701a      	strb	r2, [r3, #0]
 // HAL_ADC_Stop_DMA(&hadc1);
}
 8001474:	bf00      	nop
 8001476:	370c      	adds	r7, #12
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr
 8001480:	20003600 	.word	0x20003600

08001484 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800148a:	2300      	movs	r3, #0
 800148c:	607b      	str	r3, [r7, #4]
 800148e:	4b10      	ldr	r3, [pc, #64]	; (80014d0 <MX_DMA_Init+0x4c>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001492:	4a0f      	ldr	r2, [pc, #60]	; (80014d0 <MX_DMA_Init+0x4c>)
 8001494:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001498:	6313      	str	r3, [r2, #48]	; 0x30
 800149a:	4b0d      	ldr	r3, [pc, #52]	; (80014d0 <MX_DMA_Init+0x4c>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014a2:	607b      	str	r3, [r7, #4]
 80014a4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80014a6:	2200      	movs	r2, #0
 80014a8:	2100      	movs	r1, #0
 80014aa:	2038      	movs	r0, #56	; 0x38
 80014ac:	f001 f8c7 	bl	800263e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80014b0:	2038      	movs	r0, #56	; 0x38
 80014b2:	f001 f8e0 	bl	8002676 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80014b6:	2200      	movs	r2, #0
 80014b8:	2100      	movs	r1, #0
 80014ba:	203b      	movs	r0, #59	; 0x3b
 80014bc:	f001 f8bf 	bl	800263e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80014c0:	203b      	movs	r0, #59	; 0x3b
 80014c2:	f001 f8d8 	bl	8002676 <HAL_NVIC_EnableIRQ>

}
 80014c6:	bf00      	nop
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	40023800 	.word	0x40023800

080014d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b088      	sub	sp, #32
 80014d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014da:	f107 030c 	add.w	r3, r7, #12
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	605a      	str	r2, [r3, #4]
 80014e4:	609a      	str	r2, [r3, #8]
 80014e6:	60da      	str	r2, [r3, #12]
 80014e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	60bb      	str	r3, [r7, #8]
 80014ee:	4b20      	ldr	r3, [pc, #128]	; (8001570 <MX_GPIO_Init+0x9c>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f2:	4a1f      	ldr	r2, [pc, #124]	; (8001570 <MX_GPIO_Init+0x9c>)
 80014f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014f8:	6313      	str	r3, [r2, #48]	; 0x30
 80014fa:	4b1d      	ldr	r3, [pc, #116]	; (8001570 <MX_GPIO_Init+0x9c>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001502:	60bb      	str	r3, [r7, #8]
 8001504:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	607b      	str	r3, [r7, #4]
 800150a:	4b19      	ldr	r3, [pc, #100]	; (8001570 <MX_GPIO_Init+0x9c>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150e:	4a18      	ldr	r2, [pc, #96]	; (8001570 <MX_GPIO_Init+0x9c>)
 8001510:	f043 0301 	orr.w	r3, r3, #1
 8001514:	6313      	str	r3, [r2, #48]	; 0x30
 8001516:	4b16      	ldr	r3, [pc, #88]	; (8001570 <MX_GPIO_Init+0x9c>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151a:	f003 0301 	and.w	r3, r3, #1
 800151e:	607b      	str	r3, [r7, #4]
 8001520:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	603b      	str	r3, [r7, #0]
 8001526:	4b12      	ldr	r3, [pc, #72]	; (8001570 <MX_GPIO_Init+0x9c>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152a:	4a11      	ldr	r2, [pc, #68]	; (8001570 <MX_GPIO_Init+0x9c>)
 800152c:	f043 0302 	orr.w	r3, r3, #2
 8001530:	6313      	str	r3, [r2, #48]	; 0x30
 8001532:	4b0f      	ldr	r3, [pc, #60]	; (8001570 <MX_GPIO_Init+0x9c>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001536:	f003 0302 	and.w	r3, r3, #2
 800153a:	603b      	str	r3, [r7, #0]
 800153c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800153e:	2200      	movs	r2, #0
 8001540:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001544:	480b      	ldr	r0, [pc, #44]	; (8001574 <MX_GPIO_Init+0xa0>)
 8001546:	f001 fdc3 	bl	80030d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800154a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800154e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001550:	2301      	movs	r3, #1
 8001552:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001554:	2300      	movs	r3, #0
 8001556:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001558:	2300      	movs	r3, #0
 800155a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800155c:	f107 030c 	add.w	r3, r7, #12
 8001560:	4619      	mov	r1, r3
 8001562:	4804      	ldr	r0, [pc, #16]	; (8001574 <MX_GPIO_Init+0xa0>)
 8001564:	f001 fc32 	bl	8002dcc <HAL_GPIO_Init>

}
 8001568:	bf00      	nop
 800156a:	3720      	adds	r7, #32
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	40023800 	.word	0x40023800
 8001574:	40020400 	.word	0x40020400

08001578 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 800157c:	4b17      	ldr	r3, [pc, #92]	; (80015dc <MX_SPI1_Init+0x64>)
 800157e:	4a18      	ldr	r2, [pc, #96]	; (80015e0 <MX_SPI1_Init+0x68>)
 8001580:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001582:	4b16      	ldr	r3, [pc, #88]	; (80015dc <MX_SPI1_Init+0x64>)
 8001584:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001588:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800158a:	4b14      	ldr	r3, [pc, #80]	; (80015dc <MX_SPI1_Init+0x64>)
 800158c:	2200      	movs	r2, #0
 800158e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001590:	4b12      	ldr	r3, [pc, #72]	; (80015dc <MX_SPI1_Init+0x64>)
 8001592:	2200      	movs	r2, #0
 8001594:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001596:	4b11      	ldr	r3, [pc, #68]	; (80015dc <MX_SPI1_Init+0x64>)
 8001598:	2202      	movs	r2, #2
 800159a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800159c:	4b0f      	ldr	r3, [pc, #60]	; (80015dc <MX_SPI1_Init+0x64>)
 800159e:	2201      	movs	r2, #1
 80015a0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015a2:	4b0e      	ldr	r3, [pc, #56]	; (80015dc <MX_SPI1_Init+0x64>)
 80015a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015a8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80015aa:	4b0c      	ldr	r3, [pc, #48]	; (80015dc <MX_SPI1_Init+0x64>)
 80015ac:	2210      	movs	r2, #16
 80015ae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015b0:	4b0a      	ldr	r3, [pc, #40]	; (80015dc <MX_SPI1_Init+0x64>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015b6:	4b09      	ldr	r3, [pc, #36]	; (80015dc <MX_SPI1_Init+0x64>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015bc:	4b07      	ldr	r3, [pc, #28]	; (80015dc <MX_SPI1_Init+0x64>)
 80015be:	2200      	movs	r2, #0
 80015c0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80015c2:	4b06      	ldr	r3, [pc, #24]	; (80015dc <MX_SPI1_Init+0x64>)
 80015c4:	220a      	movs	r2, #10
 80015c6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015c8:	4804      	ldr	r0, [pc, #16]	; (80015dc <MX_SPI1_Init+0x64>)
 80015ca:	f002 fa15 	bl	80039f8 <HAL_SPI_Init>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80015d4:	f7ff fe62 	bl	800129c <Error_Handler>
  }

}
 80015d8:	bf00      	nop
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	20004eb0 	.word	0x20004eb0
 80015e0:	40013000 	.word	0x40013000

080015e4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b08a      	sub	sp, #40	; 0x28
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ec:	f107 0314 	add.w	r3, r7, #20
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	609a      	str	r2, [r3, #8]
 80015f8:	60da      	str	r2, [r3, #12]
 80015fa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a30      	ldr	r2, [pc, #192]	; (80016c4 <HAL_SPI_MspInit+0xe0>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d15a      	bne.n	80016bc <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	613b      	str	r3, [r7, #16]
 800160a:	4b2f      	ldr	r3, [pc, #188]	; (80016c8 <HAL_SPI_MspInit+0xe4>)
 800160c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800160e:	4a2e      	ldr	r2, [pc, #184]	; (80016c8 <HAL_SPI_MspInit+0xe4>)
 8001610:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001614:	6453      	str	r3, [r2, #68]	; 0x44
 8001616:	4b2c      	ldr	r3, [pc, #176]	; (80016c8 <HAL_SPI_MspInit+0xe4>)
 8001618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800161a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800161e:	613b      	str	r3, [r7, #16]
 8001620:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	60fb      	str	r3, [r7, #12]
 8001626:	4b28      	ldr	r3, [pc, #160]	; (80016c8 <HAL_SPI_MspInit+0xe4>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	4a27      	ldr	r2, [pc, #156]	; (80016c8 <HAL_SPI_MspInit+0xe4>)
 800162c:	f043 0301 	orr.w	r3, r3, #1
 8001630:	6313      	str	r3, [r2, #48]	; 0x30
 8001632:	4b25      	ldr	r3, [pc, #148]	; (80016c8 <HAL_SPI_MspInit+0xe4>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	f003 0301 	and.w	r3, r3, #1
 800163a:	60fb      	str	r3, [r7, #12]
 800163c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800163e:	23a0      	movs	r3, #160	; 0xa0
 8001640:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001642:	2302      	movs	r3, #2
 8001644:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001646:	2300      	movs	r3, #0
 8001648:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800164a:	2303      	movs	r3, #3
 800164c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800164e:	2305      	movs	r3, #5
 8001650:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001652:	f107 0314 	add.w	r3, r7, #20
 8001656:	4619      	mov	r1, r3
 8001658:	481c      	ldr	r0, [pc, #112]	; (80016cc <HAL_SPI_MspInit+0xe8>)
 800165a:	f001 fbb7 	bl	8002dcc <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 800165e:	4b1c      	ldr	r3, [pc, #112]	; (80016d0 <HAL_SPI_MspInit+0xec>)
 8001660:	4a1c      	ldr	r2, [pc, #112]	; (80016d4 <HAL_SPI_MspInit+0xf0>)
 8001662:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001664:	4b1a      	ldr	r3, [pc, #104]	; (80016d0 <HAL_SPI_MspInit+0xec>)
 8001666:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800166a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800166c:	4b18      	ldr	r3, [pc, #96]	; (80016d0 <HAL_SPI_MspInit+0xec>)
 800166e:	2240      	movs	r2, #64	; 0x40
 8001670:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001672:	4b17      	ldr	r3, [pc, #92]	; (80016d0 <HAL_SPI_MspInit+0xec>)
 8001674:	2200      	movs	r2, #0
 8001676:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001678:	4b15      	ldr	r3, [pc, #84]	; (80016d0 <HAL_SPI_MspInit+0xec>)
 800167a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800167e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001680:	4b13      	ldr	r3, [pc, #76]	; (80016d0 <HAL_SPI_MspInit+0xec>)
 8001682:	2200      	movs	r2, #0
 8001684:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001686:	4b12      	ldr	r3, [pc, #72]	; (80016d0 <HAL_SPI_MspInit+0xec>)
 8001688:	2200      	movs	r2, #0
 800168a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800168c:	4b10      	ldr	r3, [pc, #64]	; (80016d0 <HAL_SPI_MspInit+0xec>)
 800168e:	2200      	movs	r2, #0
 8001690:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001692:	4b0f      	ldr	r3, [pc, #60]	; (80016d0 <HAL_SPI_MspInit+0xec>)
 8001694:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001698:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800169a:	4b0d      	ldr	r3, [pc, #52]	; (80016d0 <HAL_SPI_MspInit+0xec>)
 800169c:	2200      	movs	r2, #0
 800169e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80016a0:	480b      	ldr	r0, [pc, #44]	; (80016d0 <HAL_SPI_MspInit+0xec>)
 80016a2:	f001 f803 	bl	80026ac <HAL_DMA_Init>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 80016ac:	f7ff fdf6 	bl	800129c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	4a07      	ldr	r2, [pc, #28]	; (80016d0 <HAL_SPI_MspInit+0xec>)
 80016b4:	649a      	str	r2, [r3, #72]	; 0x48
 80016b6:	4a06      	ldr	r2, [pc, #24]	; (80016d0 <HAL_SPI_MspInit+0xec>)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80016bc:	bf00      	nop
 80016be:	3728      	adds	r7, #40	; 0x28
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	40013000 	.word	0x40013000
 80016c8:	40023800 	.word	0x40023800
 80016cc:	40020000 	.word	0x40020000
 80016d0:	20004f08 	.word	0x20004f08
 80016d4:	40026458 	.word	0x40026458

080016d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016de:	2300      	movs	r3, #0
 80016e0:	607b      	str	r3, [r7, #4]
 80016e2:	4b10      	ldr	r3, [pc, #64]	; (8001724 <HAL_MspInit+0x4c>)
 80016e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016e6:	4a0f      	ldr	r2, [pc, #60]	; (8001724 <HAL_MspInit+0x4c>)
 80016e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016ec:	6453      	str	r3, [r2, #68]	; 0x44
 80016ee:	4b0d      	ldr	r3, [pc, #52]	; (8001724 <HAL_MspInit+0x4c>)
 80016f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016f6:	607b      	str	r3, [r7, #4]
 80016f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016fa:	2300      	movs	r3, #0
 80016fc:	603b      	str	r3, [r7, #0]
 80016fe:	4b09      	ldr	r3, [pc, #36]	; (8001724 <HAL_MspInit+0x4c>)
 8001700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001702:	4a08      	ldr	r2, [pc, #32]	; (8001724 <HAL_MspInit+0x4c>)
 8001704:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001708:	6413      	str	r3, [r2, #64]	; 0x40
 800170a:	4b06      	ldr	r3, [pc, #24]	; (8001724 <HAL_MspInit+0x4c>)
 800170c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001712:	603b      	str	r3, [r7, #0]
 8001714:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001716:	bf00      	nop
 8001718:	370c      	adds	r7, #12
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	40023800 	.word	0x40023800

08001728 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800172c:	bf00      	nop
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr

08001736 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001736:	b480      	push	{r7}
 8001738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800173a:	e7fe      	b.n	800173a <HardFault_Handler+0x4>

0800173c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001740:	e7fe      	b.n	8001740 <MemManage_Handler+0x4>

08001742 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001742:	b480      	push	{r7}
 8001744:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001746:	e7fe      	b.n	8001746 <BusFault_Handler+0x4>

08001748 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800174c:	e7fe      	b.n	800174c <UsageFault_Handler+0x4>

0800174e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800174e:	b480      	push	{r7}
 8001750:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001752:	bf00      	nop
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr

0800175c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001760:	bf00      	nop
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr

0800176a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800176a:	b480      	push	{r7}
 800176c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800176e:	bf00      	nop
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr

08001778 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800177c:	f000 fa98 	bl	8001cb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001780:	bf00      	nop
 8001782:	bd80      	pop	{r7, pc}

08001784 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001788:	4802      	ldr	r0, [pc, #8]	; (8001794 <TIM2_IRQHandler+0x10>)
 800178a:	f002 fbcc 	bl	8003f26 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	20004f68 	.word	0x20004f68

08001798 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800179c:	4802      	ldr	r0, [pc, #8]	; (80017a8 <USART1_IRQHandler+0x10>)
 800179e:	f003 f82b 	bl	80047f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80017a2:	bf00      	nop
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	20004fa8 	.word	0x20004fa8

080017ac <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80017b0:	4802      	ldr	r0, [pc, #8]	; (80017bc <DMA2_Stream0_IRQHandler+0x10>)
 80017b2:	f001 f8a3 	bl	80028fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80017b6:	bf00      	nop
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	20004e50 	.word	0x20004e50

080017c0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80017c4:	4802      	ldr	r0, [pc, #8]	; (80017d0 <DMA2_Stream3_IRQHandler+0x10>)
 80017c6:	f001 f899 	bl	80028fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80017ca:	bf00      	nop
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20004f08 	.word	0x20004f08

080017d4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80017dc:	4b11      	ldr	r3, [pc, #68]	; (8001824 <_sbrk+0x50>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d102      	bne.n	80017ea <_sbrk+0x16>
		heap_end = &end;
 80017e4:	4b0f      	ldr	r3, [pc, #60]	; (8001824 <_sbrk+0x50>)
 80017e6:	4a10      	ldr	r2, [pc, #64]	; (8001828 <_sbrk+0x54>)
 80017e8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80017ea:	4b0e      	ldr	r3, [pc, #56]	; (8001824 <_sbrk+0x50>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80017f0:	4b0c      	ldr	r3, [pc, #48]	; (8001824 <_sbrk+0x50>)
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	4413      	add	r3, r2
 80017f8:	466a      	mov	r2, sp
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d907      	bls.n	800180e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80017fe:	f004 ff0d 	bl	800661c <__errno>
 8001802:	4602      	mov	r2, r0
 8001804:	230c      	movs	r3, #12
 8001806:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001808:	f04f 33ff 	mov.w	r3, #4294967295
 800180c:	e006      	b.n	800181c <_sbrk+0x48>
	}

	heap_end += incr;
 800180e:	4b05      	ldr	r3, [pc, #20]	; (8001824 <_sbrk+0x50>)
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4413      	add	r3, r2
 8001816:	4a03      	ldr	r2, [pc, #12]	; (8001824 <_sbrk+0x50>)
 8001818:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800181a:	68fb      	ldr	r3, [r7, #12]
}
 800181c:	4618      	mov	r0, r3
 800181e:	3710      	adds	r7, #16
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	200005c4 	.word	0x200005c4
 8001828:	20005040 	.word	0x20005040

0800182c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001830:	4b08      	ldr	r3, [pc, #32]	; (8001854 <SystemInit+0x28>)
 8001832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001836:	4a07      	ldr	r2, [pc, #28]	; (8001854 <SystemInit+0x28>)
 8001838:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800183c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001840:	4b04      	ldr	r3, [pc, #16]	; (8001854 <SystemInit+0x28>)
 8001842:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001846:	609a      	str	r2, [r3, #8]
#endif
}
 8001848:	bf00      	nop
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop
 8001854:	e000ed00 	.word	0xe000ed00

08001858 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b086      	sub	sp, #24
 800185c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800185e:	f107 0308 	add.w	r3, r7, #8
 8001862:	2200      	movs	r2, #0
 8001864:	601a      	str	r2, [r3, #0]
 8001866:	605a      	str	r2, [r3, #4]
 8001868:	609a      	str	r2, [r3, #8]
 800186a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800186c:	463b      	mov	r3, r7
 800186e:	2200      	movs	r2, #0
 8001870:	601a      	str	r2, [r3, #0]
 8001872:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8001874:	4b1d      	ldr	r3, [pc, #116]	; (80018ec <MX_TIM2_Init+0x94>)
 8001876:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800187a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 800187c:	4b1b      	ldr	r3, [pc, #108]	; (80018ec <MX_TIM2_Init+0x94>)
 800187e:	224f      	movs	r2, #79	; 0x4f
 8001880:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001882:	4b1a      	ldr	r3, [pc, #104]	; (80018ec <MX_TIM2_Init+0x94>)
 8001884:	2200      	movs	r2, #0
 8001886:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001888:	4b18      	ldr	r3, [pc, #96]	; (80018ec <MX_TIM2_Init+0x94>)
 800188a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800188e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001890:	4b16      	ldr	r3, [pc, #88]	; (80018ec <MX_TIM2_Init+0x94>)
 8001892:	2200      	movs	r2, #0
 8001894:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001896:	4b15      	ldr	r3, [pc, #84]	; (80018ec <MX_TIM2_Init+0x94>)
 8001898:	2200      	movs	r2, #0
 800189a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800189c:	4813      	ldr	r0, [pc, #76]	; (80018ec <MX_TIM2_Init+0x94>)
 800189e:	f002 fb17 	bl	8003ed0 <HAL_TIM_Base_Init>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80018a8:	f7ff fcf8 	bl	800129c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018b0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80018b2:	f107 0308 	add.w	r3, r7, #8
 80018b6:	4619      	mov	r1, r3
 80018b8:	480c      	ldr	r0, [pc, #48]	; (80018ec <MX_TIM2_Init+0x94>)
 80018ba:	f002 fc3c 	bl	8004136 <HAL_TIM_ConfigClockSource>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80018c4:	f7ff fcea 	bl	800129c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018c8:	2300      	movs	r3, #0
 80018ca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018cc:	2300      	movs	r3, #0
 80018ce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018d0:	463b      	mov	r3, r7
 80018d2:	4619      	mov	r1, r3
 80018d4:	4805      	ldr	r0, [pc, #20]	; (80018ec <MX_TIM2_Init+0x94>)
 80018d6:	f002 fe27 	bl	8004528 <HAL_TIMEx_MasterConfigSynchronization>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80018e0:	f7ff fcdc 	bl	800129c <Error_Handler>
  }

}
 80018e4:	bf00      	nop
 80018e6:	3718      	adds	r7, #24
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	20004f68 	.word	0x20004f68

080018f0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b084      	sub	sp, #16
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001900:	d115      	bne.n	800192e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	60fb      	str	r3, [r7, #12]
 8001906:	4b0c      	ldr	r3, [pc, #48]	; (8001938 <HAL_TIM_Base_MspInit+0x48>)
 8001908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190a:	4a0b      	ldr	r2, [pc, #44]	; (8001938 <HAL_TIM_Base_MspInit+0x48>)
 800190c:	f043 0301 	orr.w	r3, r3, #1
 8001910:	6413      	str	r3, [r2, #64]	; 0x40
 8001912:	4b09      	ldr	r3, [pc, #36]	; (8001938 <HAL_TIM_Base_MspInit+0x48>)
 8001914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001916:	f003 0301 	and.w	r3, r3, #1
 800191a:	60fb      	str	r3, [r7, #12]
 800191c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800191e:	2200      	movs	r2, #0
 8001920:	2100      	movs	r1, #0
 8001922:	201c      	movs	r0, #28
 8001924:	f000 fe8b 	bl	800263e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001928:	201c      	movs	r0, #28
 800192a:	f000 fea4 	bl	8002676 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800192e:	bf00      	nop
 8001930:	3710      	adds	r7, #16
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	40023800 	.word	0x40023800

0800193c <HAL_TIM_PeriodElapsedCallback>:
  }
} 

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)  //? ?
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
	//static uint16_t s_cnt = 0; //

	if (htim == &htim2)   //tim2 1ms
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	4a06      	ldr	r2, [pc, #24]	; (8001960 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001948:	4293      	cmp	r3, r2
 800194a:	d104      	bne.n	8001956 <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_9);
 800194c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001950:	4804      	ldr	r0, [pc, #16]	; (8001964 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001952:	f001 fbd6 	bl	8003102 <HAL_GPIO_TogglePin>
	}
}
 8001956:	bf00      	nop
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	20004f68 	.word	0x20004f68
 8001964:	40020400 	.word	0x40020400

08001968 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart6;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800196c:	4b11      	ldr	r3, [pc, #68]	; (80019b4 <MX_USART1_UART_Init+0x4c>)
 800196e:	4a12      	ldr	r2, [pc, #72]	; (80019b8 <MX_USART1_UART_Init+0x50>)
 8001970:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001972:	4b10      	ldr	r3, [pc, #64]	; (80019b4 <MX_USART1_UART_Init+0x4c>)
 8001974:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001978:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800197a:	4b0e      	ldr	r3, [pc, #56]	; (80019b4 <MX_USART1_UART_Init+0x4c>)
 800197c:	2200      	movs	r2, #0
 800197e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001980:	4b0c      	ldr	r3, [pc, #48]	; (80019b4 <MX_USART1_UART_Init+0x4c>)
 8001982:	2200      	movs	r2, #0
 8001984:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001986:	4b0b      	ldr	r3, [pc, #44]	; (80019b4 <MX_USART1_UART_Init+0x4c>)
 8001988:	2200      	movs	r2, #0
 800198a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800198c:	4b09      	ldr	r3, [pc, #36]	; (80019b4 <MX_USART1_UART_Init+0x4c>)
 800198e:	220c      	movs	r2, #12
 8001990:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001992:	4b08      	ldr	r3, [pc, #32]	; (80019b4 <MX_USART1_UART_Init+0x4c>)
 8001994:	2200      	movs	r2, #0
 8001996:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001998:	4b06      	ldr	r3, [pc, #24]	; (80019b4 <MX_USART1_UART_Init+0x4c>)
 800199a:	2200      	movs	r2, #0
 800199c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800199e:	4805      	ldr	r0, [pc, #20]	; (80019b4 <MX_USART1_UART_Init+0x4c>)
 80019a0:	f002 fe44 	bl	800462c <HAL_UART_Init>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80019aa:	f7ff fc77 	bl	800129c <Error_Handler>
  }

}
 80019ae:	bf00      	nop
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	20004fa8 	.word	0x20004fa8
 80019b8:	40011000 	.word	0x40011000

080019bc <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b08c      	sub	sp, #48	; 0x30
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c4:	f107 031c 	add.w	r3, r7, #28
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	605a      	str	r2, [r3, #4]
 80019ce:	609a      	str	r2, [r3, #8]
 80019d0:	60da      	str	r2, [r3, #12]
 80019d2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a37      	ldr	r2, [pc, #220]	; (8001ab8 <HAL_UART_MspInit+0xfc>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d135      	bne.n	8001a4a <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019de:	2300      	movs	r3, #0
 80019e0:	61bb      	str	r3, [r7, #24]
 80019e2:	4b36      	ldr	r3, [pc, #216]	; (8001abc <HAL_UART_MspInit+0x100>)
 80019e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019e6:	4a35      	ldr	r2, [pc, #212]	; (8001abc <HAL_UART_MspInit+0x100>)
 80019e8:	f043 0310 	orr.w	r3, r3, #16
 80019ec:	6453      	str	r3, [r2, #68]	; 0x44
 80019ee:	4b33      	ldr	r3, [pc, #204]	; (8001abc <HAL_UART_MspInit+0x100>)
 80019f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019f2:	f003 0310 	and.w	r3, r3, #16
 80019f6:	61bb      	str	r3, [r7, #24]
 80019f8:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019fa:	2300      	movs	r3, #0
 80019fc:	617b      	str	r3, [r7, #20]
 80019fe:	4b2f      	ldr	r3, [pc, #188]	; (8001abc <HAL_UART_MspInit+0x100>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a02:	4a2e      	ldr	r2, [pc, #184]	; (8001abc <HAL_UART_MspInit+0x100>)
 8001a04:	f043 0301 	orr.w	r3, r3, #1
 8001a08:	6313      	str	r3, [r2, #48]	; 0x30
 8001a0a:	4b2c      	ldr	r3, [pc, #176]	; (8001abc <HAL_UART_MspInit+0x100>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0e:	f003 0301 	and.w	r3, r3, #1
 8001a12:	617b      	str	r3, [r7, #20]
 8001a14:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001a16:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001a1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a20:	2300      	movs	r3, #0
 8001a22:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a24:	2303      	movs	r3, #3
 8001a26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a28:	2307      	movs	r3, #7
 8001a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a2c:	f107 031c 	add.w	r3, r7, #28
 8001a30:	4619      	mov	r1, r3
 8001a32:	4823      	ldr	r0, [pc, #140]	; (8001ac0 <HAL_UART_MspInit+0x104>)
 8001a34:	f001 f9ca 	bl	8002dcc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001a38:	2200      	movs	r2, #0
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	2025      	movs	r0, #37	; 0x25
 8001a3e:	f000 fdfe 	bl	800263e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001a42:	2025      	movs	r0, #37	; 0x25
 8001a44:	f000 fe17 	bl	8002676 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001a48:	e031      	b.n	8001aae <HAL_UART_MspInit+0xf2>
  else if(uartHandle->Instance==USART6)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a1d      	ldr	r2, [pc, #116]	; (8001ac4 <HAL_UART_MspInit+0x108>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d12c      	bne.n	8001aae <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001a54:	2300      	movs	r3, #0
 8001a56:	613b      	str	r3, [r7, #16]
 8001a58:	4b18      	ldr	r3, [pc, #96]	; (8001abc <HAL_UART_MspInit+0x100>)
 8001a5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5c:	4a17      	ldr	r2, [pc, #92]	; (8001abc <HAL_UART_MspInit+0x100>)
 8001a5e:	f043 0320 	orr.w	r3, r3, #32
 8001a62:	6453      	str	r3, [r2, #68]	; 0x44
 8001a64:	4b15      	ldr	r3, [pc, #84]	; (8001abc <HAL_UART_MspInit+0x100>)
 8001a66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a68:	f003 0320 	and.w	r3, r3, #32
 8001a6c:	613b      	str	r3, [r7, #16]
 8001a6e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a70:	2300      	movs	r3, #0
 8001a72:	60fb      	str	r3, [r7, #12]
 8001a74:	4b11      	ldr	r3, [pc, #68]	; (8001abc <HAL_UART_MspInit+0x100>)
 8001a76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a78:	4a10      	ldr	r2, [pc, #64]	; (8001abc <HAL_UART_MspInit+0x100>)
 8001a7a:	f043 0301 	orr.w	r3, r3, #1
 8001a7e:	6313      	str	r3, [r2, #48]	; 0x30
 8001a80:	4b0e      	ldr	r3, [pc, #56]	; (8001abc <HAL_UART_MspInit+0x100>)
 8001a82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a84:	f003 0301 	and.w	r3, r3, #1
 8001a88:	60fb      	str	r3, [r7, #12]
 8001a8a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001a8c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001a90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a92:	2302      	movs	r3, #2
 8001a94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a96:	2300      	movs	r3, #0
 8001a98:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001a9e:	2308      	movs	r3, #8
 8001aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa2:	f107 031c 	add.w	r3, r7, #28
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4805      	ldr	r0, [pc, #20]	; (8001ac0 <HAL_UART_MspInit+0x104>)
 8001aaa:	f001 f98f 	bl	8002dcc <HAL_GPIO_Init>
}
 8001aae:	bf00      	nop
 8001ab0:	3730      	adds	r7, #48	; 0x30
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40011000 	.word	0x40011000
 8001abc:	40023800 	.word	0x40023800
 8001ac0:	40020000 	.word	0x40020000
 8001ac4:	40011400 	.word	0x40011400

08001ac8 <DebugLog>:

/* USER CODE BEGIN 1 */
#define DEBUG_BUFFER_LEN 512

void DebugLog (char *fmt, ...)
{
 8001ac8:	b40f      	push	{r0, r1, r2, r3}
 8001aca:	b580      	push	{r7, lr}
 8001acc:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001ad0:	af00      	add	r7, sp, #0
  char buffer[DEBUG_BUFFER_LEN+1];
  va_list arg_ptr;
  va_start(arg_ptr, fmt);
 8001ad2:	f507 7205 	add.w	r2, r7, #532	; 0x214
 8001ad6:	463b      	mov	r3, r7
 8001ad8:	601a      	str	r2, [r3, #0]

  vsnprintf(buffer, DEBUG_BUFFER_LEN+1, fmt, arg_ptr);
 8001ada:	463b      	mov	r3, r7
 8001adc:	1d38      	adds	r0, r7, #4
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f8d7 2210 	ldr.w	r2, [r7, #528]	; 0x210
 8001ae4:	f240 2101 	movw	r1, #513	; 0x201
 8001ae8:	f005 fa5e 	bl	8006fa8 <vsniprintf>


  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer),10);
 8001aec:	1d3b      	adds	r3, r7, #4
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7fe fbd8 	bl	80002a4 <strlen>
 8001af4:	4603      	mov	r3, r0
 8001af6:	b29a      	uxth	r2, r3
 8001af8:	1d39      	adds	r1, r7, #4
 8001afa:	230a      	movs	r3, #10
 8001afc:	4805      	ldr	r0, [pc, #20]	; (8001b14 <DebugLog+0x4c>)
 8001afe:	f002 fde2 	bl	80046c6 <HAL_UART_Transmit>


  va_end(arg_ptr);
}
 8001b02:	bf00      	nop
 8001b04:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001b0e:	b004      	add	sp, #16
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	20004fa8 	.word	0x20004fa8

08001b18 <Sw28_Init>:
* 
* 
*     
****************************************************************************/
void Sw28_Init(SW28_HandleTypeDef *swObj, uint8_t pixelLen)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	460b      	mov	r3, r1
 8001b22:	70fb      	strb	r3, [r7, #3]
    swObj->PixelLen = pixelLen;
 8001b24:	78fb      	ldrb	r3, [r7, #3]
 8001b26:	b29a      	uxth	r2, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	815a      	strh	r2, [r3, #10]
    swObj->BuffLen = pixelLen*12+1;
 8001b2c:	78fb      	ldrb	r3, [r7, #3]
 8001b2e:	b29b      	uxth	r3, r3
 8001b30:	461a      	mov	r2, r3
 8001b32:	0052      	lsls	r2, r2, #1
 8001b34:	4413      	add	r3, r2
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	b29b      	uxth	r3, r3
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	b29a      	uxth	r2, r3
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	819a      	strh	r2, [r3, #12]
    swObj->BuffPoint = buff_a;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4a0e      	ldr	r2, [pc, #56]	; (8001b80 <Sw28_Init+0x68>)
 8001b46:	601a      	str	r2, [r3, #0]
    swObj->SendPoint = buff_b;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4a0e      	ldr	r2, [pc, #56]	; (8001b84 <Sw28_Init+0x6c>)
 8001b4c:	605a      	str	r2, [r3, #4]
    swObj->Brightness = 10;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	220a      	movs	r2, #10
 8001b52:	721a      	strb	r2, [r3, #8]
    *(swObj->BuffPoint +swObj->BuffLen-1)  = 0xFE;	//
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	899b      	ldrh	r3, [r3, #12]
 8001b5c:	3b01      	subs	r3, #1
 8001b5e:	4413      	add	r3, r2
 8001b60:	22fe      	movs	r2, #254	; 0xfe
 8001b62:	701a      	strb	r2, [r3, #0]

    swObj->Status = READY;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2201      	movs	r2, #1
 8001b68:	739a      	strb	r2, [r3, #14]
    Sw28_AllBlock(swObj);
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f000 f80c 	bl	8001b88 <Sw28_AllBlock>
    Sw28_Show(swObj);
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	f000 f81d 	bl	8001bb0 <Sw28_Show>
}
 8001b76:	bf00      	nop
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20000004 	.word	0x20000004
 8001b84:	200001e8 	.word	0x200001e8

08001b88 <Sw28_AllBlock>:
* 
* 
*     
****************************************************************************/
void Sw28_AllBlock(SW28_HandleTypeDef *swObj)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
    memset(swObj->BuffPoint,BIT00,(swObj->BuffLen-1));
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6818      	ldr	r0, [r3, #0]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	899b      	ldrh	r3, [r3, #12]
 8001b98:	3b01      	subs	r3, #1
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	2188      	movs	r1, #136	; 0x88
 8001b9e:	f004 fd72 	bl	8006686 <memset>
    swObj->Status = READY;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	739a      	strb	r2, [r3, #14]
}
 8001ba8:	bf00      	nop
 8001baa:	3708      	adds	r7, #8
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <Sw28_Show>:
* 
* 
*     
****************************************************************************/
void Sw28_Show(SW28_HandleTypeDef *swObj)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
	// SPI 
	if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_READY)
 8001bb8:	4813      	ldr	r0, [pc, #76]	; (8001c08 <Sw28_Show+0x58>)
 8001bba:	f002 f84d 	bl	8003c58 <HAL_SPI_GetState>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b01      	cmp	r3, #1
 8001bc2:	d11d      	bne.n	8001c00 <Sw28_Show+0x50>
	{
		// 
		if(swObj->Status == READY) {
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	7b9b      	ldrb	r3, [r3, #14]
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d10b      	bne.n	8001be6 <Sw28_Show+0x36>
			memcpy(swObj->SendPoint, swObj->BuffPoint, swObj->BuffLen);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6858      	ldr	r0, [r3, #4]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6819      	ldr	r1, [r3, #0]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	899b      	ldrh	r3, [r3, #12]
 8001bda:	461a      	mov	r2, r3
 8001bdc:	f004 fd48 	bl	8006670 <memcpy>
			swObj->Status = BUSY;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2200      	movs	r2, #0
 8001be4:	739a      	strb	r2, [r3, #14]
		}
		// 
		if(HAL_SPI_Transmit_DMA(&hspi1, swObj->SendPoint, swObj->BuffLen) != HAL_OK)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6859      	ldr	r1, [r3, #4]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	899b      	ldrh	r3, [r3, #12]
 8001bee:	461a      	mov	r2, r3
 8001bf0:	4805      	ldr	r0, [pc, #20]	; (8001c08 <Sw28_Show+0x58>)
 8001bf2:	f001 ff65 	bl	8003ac0 <HAL_SPI_Transmit_DMA>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <Sw28_Show+0x50>
		{
			Error_Handler();
 8001bfc:	f7ff fb4e 	bl	800129c <Error_Handler>
		}
	}
}
 8001c00:	bf00      	nop
 8001c02:	3708      	adds	r7, #8
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	20004eb0 	.word	0x20004eb0

08001c0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c10:	4b0e      	ldr	r3, [pc, #56]	; (8001c4c <HAL_Init+0x40>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a0d      	ldr	r2, [pc, #52]	; (8001c4c <HAL_Init+0x40>)
 8001c16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c1c:	4b0b      	ldr	r3, [pc, #44]	; (8001c4c <HAL_Init+0x40>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a0a      	ldr	r2, [pc, #40]	; (8001c4c <HAL_Init+0x40>)
 8001c22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c28:	4b08      	ldr	r3, [pc, #32]	; (8001c4c <HAL_Init+0x40>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a07      	ldr	r2, [pc, #28]	; (8001c4c <HAL_Init+0x40>)
 8001c2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c34:	2003      	movs	r0, #3
 8001c36:	f000 fcf7 	bl	8002628 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c3a:	2000      	movs	r0, #0
 8001c3c:	f000 f808 	bl	8001c50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c40:	f7ff fd4a 	bl	80016d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c44:	2300      	movs	r3, #0
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	40023c00 	.word	0x40023c00

08001c50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c58:	4b12      	ldr	r3, [pc, #72]	; (8001ca4 <HAL_InitTick+0x54>)
 8001c5a:	681a      	ldr	r2, [r3, #0]
 8001c5c:	4b12      	ldr	r3, [pc, #72]	; (8001ca8 <HAL_InitTick+0x58>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	4619      	mov	r1, r3
 8001c62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c66:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f000 fd0f 	bl	8002692 <HAL_SYSTICK_Config>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e00e      	b.n	8001c9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2b0f      	cmp	r3, #15
 8001c82:	d80a      	bhi.n	8001c9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c84:	2200      	movs	r2, #0
 8001c86:	6879      	ldr	r1, [r7, #4]
 8001c88:	f04f 30ff 	mov.w	r0, #4294967295
 8001c8c:	f000 fcd7 	bl	800263e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c90:	4a06      	ldr	r2, [pc, #24]	; (8001cac <HAL_InitTick+0x5c>)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c96:	2300      	movs	r3, #0
 8001c98:	e000      	b.n	8001c9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3708      	adds	r7, #8
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	20000000 	.word	0x20000000
 8001ca8:	200003d0 	.word	0x200003d0
 8001cac:	200003cc 	.word	0x200003cc

08001cb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cb4:	4b06      	ldr	r3, [pc, #24]	; (8001cd0 <HAL_IncTick+0x20>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	461a      	mov	r2, r3
 8001cba:	4b06      	ldr	r3, [pc, #24]	; (8001cd4 <HAL_IncTick+0x24>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4413      	add	r3, r2
 8001cc0:	4a04      	ldr	r2, [pc, #16]	; (8001cd4 <HAL_IncTick+0x24>)
 8001cc2:	6013      	str	r3, [r2, #0]
}
 8001cc4:	bf00      	nop
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	200003d0 	.word	0x200003d0
 8001cd4:	20005038 	.word	0x20005038

08001cd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  return uwTick;
 8001cdc:	4b03      	ldr	r3, [pc, #12]	; (8001cec <HAL_GetTick+0x14>)
 8001cde:	681b      	ldr	r3, [r3, #0]
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	20005038 	.word	0x20005038

08001cf0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d101      	bne.n	8001d06 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e033      	b.n	8001d6e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d109      	bne.n	8001d22 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	f7ff fb1e 	bl	8001350 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2200      	movs	r2, #0
 8001d18:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d26:	f003 0310 	and.w	r3, r3, #16
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d118      	bne.n	8001d60 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d32:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001d36:	f023 0302 	bic.w	r3, r3, #2
 8001d3a:	f043 0202 	orr.w	r2, r3, #2
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f000 fa22 	bl	800218c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d52:	f023 0303 	bic.w	r3, r3, #3
 8001d56:	f043 0201 	orr.w	r2, r3, #1
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	641a      	str	r2, [r3, #64]	; 0x40
 8001d5e:	e001      	b.n	8001d64 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2200      	movs	r2, #0
 8001d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001d6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3710      	adds	r7, #16
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
	...

08001d78 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b086      	sub	sp, #24
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	60f8      	str	r0, [r7, #12]
 8001d80:	60b9      	str	r1, [r7, #8]
 8001d82:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001d84:	2300      	movs	r3, #0
 8001d86:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d101      	bne.n	8001d96 <HAL_ADC_Start_DMA+0x1e>
 8001d92:	2302      	movs	r3, #2
 8001d94:	e0b1      	b.n	8001efa <HAL_ADC_Start_DMA+0x182>
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	2201      	movs	r2, #1
 8001d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	f003 0301 	and.w	r3, r3, #1
 8001da8:	2b01      	cmp	r3, #1
 8001daa:	d018      	beq.n	8001dde <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	689a      	ldr	r2, [r3, #8]
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f042 0201 	orr.w	r2, r2, #1
 8001dba:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001dbc:	4b51      	ldr	r3, [pc, #324]	; (8001f04 <HAL_ADC_Start_DMA+0x18c>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a51      	ldr	r2, [pc, #324]	; (8001f08 <HAL_ADC_Start_DMA+0x190>)
 8001dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8001dc6:	0c9a      	lsrs	r2, r3, #18
 8001dc8:	4613      	mov	r3, r2
 8001dca:	005b      	lsls	r3, r3, #1
 8001dcc:	4413      	add	r3, r2
 8001dce:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001dd0:	e002      	b.n	8001dd8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	3b01      	subs	r3, #1
 8001dd6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d1f9      	bne.n	8001dd2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	f003 0301 	and.w	r3, r3, #1
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	f040 8085 	bne.w	8001ef8 <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001df6:	f023 0301 	bic.w	r3, r3, #1
 8001dfa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d007      	beq.n	8001e20 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e14:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e18:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e24:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e2c:	d106      	bne.n	8001e3c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e32:	f023 0206 	bic.w	r2, r3, #6
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	645a      	str	r2, [r3, #68]	; 0x44
 8001e3a:	e002      	b.n	8001e42 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	2200      	movs	r2, #0
 8001e46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e4a:	4b30      	ldr	r3, [pc, #192]	; (8001f0c <HAL_ADC_Start_DMA+0x194>)
 8001e4c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e52:	4a2f      	ldr	r2, [pc, #188]	; (8001f10 <HAL_ADC_Start_DMA+0x198>)
 8001e54:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e5a:	4a2e      	ldr	r2, [pc, #184]	; (8001f14 <HAL_ADC_Start_DMA+0x19c>)
 8001e5c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e62:	4a2d      	ldr	r2, [pc, #180]	; (8001f18 <HAL_ADC_Start_DMA+0x1a0>)
 8001e64:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001e6e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	685a      	ldr	r2, [r3, #4]
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001e7e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	689a      	ldr	r2, [r3, #8]
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001e8e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	334c      	adds	r3, #76	; 0x4c
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	68ba      	ldr	r2, [r7, #8]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	f000 fcb2 	bl	8002808 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f003 031f 	and.w	r3, r3, #31
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d10f      	bne.n	8001ed0 <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d11c      	bne.n	8001ef8 <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	689a      	ldr	r2, [r3, #8]
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001ecc:	609a      	str	r2, [r3, #8]
 8001ece:	e013      	b.n	8001ef8 <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a11      	ldr	r2, [pc, #68]	; (8001f1c <HAL_ADC_Start_DMA+0x1a4>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d10e      	bne.n	8001ef8 <HAL_ADC_Start_DMA+0x180>
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d107      	bne.n	8001ef8 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	689a      	ldr	r2, [r3, #8]
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001ef6:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001ef8:	2300      	movs	r3, #0
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3718      	adds	r7, #24
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	20000000 	.word	0x20000000
 8001f08:	431bde83 	.word	0x431bde83
 8001f0c:	40012300 	.word	0x40012300
 8001f10:	08002385 	.word	0x08002385
 8001f14:	0800243f 	.word	0x0800243f
 8001f18:	0800245b 	.word	0x0800245b
 8001f1c:	40012000 	.word	0x40012000

08001f20 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001f28:	bf00      	nop
 8001f2a:	370c      	adds	r7, #12
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001f3c:	bf00      	nop
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr

08001f48 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001f52:	2300      	movs	r3, #0
 8001f54:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d101      	bne.n	8001f64 <HAL_ADC_ConfigChannel+0x1c>
 8001f60:	2302      	movs	r3, #2
 8001f62:	e105      	b.n	8002170 <HAL_ADC_ConfigChannel+0x228>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2201      	movs	r2, #1
 8001f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2b09      	cmp	r3, #9
 8001f72:	d925      	bls.n	8001fc0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	68d9      	ldr	r1, [r3, #12]
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	b29b      	uxth	r3, r3
 8001f80:	461a      	mov	r2, r3
 8001f82:	4613      	mov	r3, r2
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	4413      	add	r3, r2
 8001f88:	3b1e      	subs	r3, #30
 8001f8a:	2207      	movs	r2, #7
 8001f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f90:	43da      	mvns	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	400a      	ands	r2, r1
 8001f98:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	68d9      	ldr	r1, [r3, #12]
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	689a      	ldr	r2, [r3, #8]
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	b29b      	uxth	r3, r3
 8001faa:	4618      	mov	r0, r3
 8001fac:	4603      	mov	r3, r0
 8001fae:	005b      	lsls	r3, r3, #1
 8001fb0:	4403      	add	r3, r0
 8001fb2:	3b1e      	subs	r3, #30
 8001fb4:	409a      	lsls	r2, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	430a      	orrs	r2, r1
 8001fbc:	60da      	str	r2, [r3, #12]
 8001fbe:	e022      	b.n	8002006 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	6919      	ldr	r1, [r3, #16]
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	461a      	mov	r2, r3
 8001fce:	4613      	mov	r3, r2
 8001fd0:	005b      	lsls	r3, r3, #1
 8001fd2:	4413      	add	r3, r2
 8001fd4:	2207      	movs	r2, #7
 8001fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fda:	43da      	mvns	r2, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	400a      	ands	r2, r1
 8001fe2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	6919      	ldr	r1, [r3, #16]
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	689a      	ldr	r2, [r3, #8]
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	4403      	add	r3, r0
 8001ffc:	409a      	lsls	r2, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	430a      	orrs	r2, r1
 8002004:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	2b06      	cmp	r3, #6
 800200c:	d824      	bhi.n	8002058 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685a      	ldr	r2, [r3, #4]
 8002018:	4613      	mov	r3, r2
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	4413      	add	r3, r2
 800201e:	3b05      	subs	r3, #5
 8002020:	221f      	movs	r2, #31
 8002022:	fa02 f303 	lsl.w	r3, r2, r3
 8002026:	43da      	mvns	r2, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	400a      	ands	r2, r1
 800202e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	b29b      	uxth	r3, r3
 800203c:	4618      	mov	r0, r3
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	685a      	ldr	r2, [r3, #4]
 8002042:	4613      	mov	r3, r2
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	4413      	add	r3, r2
 8002048:	3b05      	subs	r3, #5
 800204a:	fa00 f203 	lsl.w	r2, r0, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	430a      	orrs	r2, r1
 8002054:	635a      	str	r2, [r3, #52]	; 0x34
 8002056:	e04c      	b.n	80020f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	2b0c      	cmp	r3, #12
 800205e:	d824      	bhi.n	80020aa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	685a      	ldr	r2, [r3, #4]
 800206a:	4613      	mov	r3, r2
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	4413      	add	r3, r2
 8002070:	3b23      	subs	r3, #35	; 0x23
 8002072:	221f      	movs	r2, #31
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	43da      	mvns	r2, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	400a      	ands	r2, r1
 8002080:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	b29b      	uxth	r3, r3
 800208e:	4618      	mov	r0, r3
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	685a      	ldr	r2, [r3, #4]
 8002094:	4613      	mov	r3, r2
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	4413      	add	r3, r2
 800209a:	3b23      	subs	r3, #35	; 0x23
 800209c:	fa00 f203 	lsl.w	r2, r0, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	430a      	orrs	r2, r1
 80020a6:	631a      	str	r2, [r3, #48]	; 0x30
 80020a8:	e023      	b.n	80020f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	685a      	ldr	r2, [r3, #4]
 80020b4:	4613      	mov	r3, r2
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	4413      	add	r3, r2
 80020ba:	3b41      	subs	r3, #65	; 0x41
 80020bc:	221f      	movs	r2, #31
 80020be:	fa02 f303 	lsl.w	r3, r2, r3
 80020c2:	43da      	mvns	r2, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	400a      	ands	r2, r1
 80020ca:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	b29b      	uxth	r3, r3
 80020d8:	4618      	mov	r0, r3
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	685a      	ldr	r2, [r3, #4]
 80020de:	4613      	mov	r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	4413      	add	r3, r2
 80020e4:	3b41      	subs	r3, #65	; 0x41
 80020e6:	fa00 f203 	lsl.w	r2, r0, r3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	430a      	orrs	r2, r1
 80020f0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80020f2:	4b22      	ldr	r3, [pc, #136]	; (800217c <HAL_ADC_ConfigChannel+0x234>)
 80020f4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a21      	ldr	r2, [pc, #132]	; (8002180 <HAL_ADC_ConfigChannel+0x238>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d109      	bne.n	8002114 <HAL_ADC_ConfigChannel+0x1cc>
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2b12      	cmp	r3, #18
 8002106:	d105      	bne.n	8002114 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a19      	ldr	r2, [pc, #100]	; (8002180 <HAL_ADC_ConfigChannel+0x238>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d123      	bne.n	8002166 <HAL_ADC_ConfigChannel+0x21e>
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2b10      	cmp	r3, #16
 8002124:	d003      	beq.n	800212e <HAL_ADC_ConfigChannel+0x1e6>
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	2b11      	cmp	r3, #17
 800212c:	d11b      	bne.n	8002166 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	2b10      	cmp	r3, #16
 8002140:	d111      	bne.n	8002166 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002142:	4b10      	ldr	r3, [pc, #64]	; (8002184 <HAL_ADC_ConfigChannel+0x23c>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a10      	ldr	r2, [pc, #64]	; (8002188 <HAL_ADC_ConfigChannel+0x240>)
 8002148:	fba2 2303 	umull	r2, r3, r2, r3
 800214c:	0c9a      	lsrs	r2, r3, #18
 800214e:	4613      	mov	r3, r2
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	4413      	add	r3, r2
 8002154:	005b      	lsls	r3, r3, #1
 8002156:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002158:	e002      	b.n	8002160 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	3b01      	subs	r3, #1
 800215e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d1f9      	bne.n	800215a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2200      	movs	r2, #0
 800216a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800216e:	2300      	movs	r3, #0
}
 8002170:	4618      	mov	r0, r3
 8002172:	3714      	adds	r7, #20
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr
 800217c:	40012300 	.word	0x40012300
 8002180:	40012000 	.word	0x40012000
 8002184:	20000000 	.word	0x20000000
 8002188:	431bde83 	.word	0x431bde83

0800218c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002194:	4b79      	ldr	r3, [pc, #484]	; (800237c <ADC_Init+0x1f0>)
 8002196:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	685a      	ldr	r2, [r3, #4]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	431a      	orrs	r2, r3
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	685a      	ldr	r2, [r3, #4]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80021c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	6859      	ldr	r1, [r3, #4]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	691b      	ldr	r3, [r3, #16]
 80021cc:	021a      	lsls	r2, r3, #8
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	430a      	orrs	r2, r1
 80021d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	685a      	ldr	r2, [r3, #4]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80021e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	6859      	ldr	r1, [r3, #4]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	689a      	ldr	r2, [r3, #8]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	430a      	orrs	r2, r1
 80021f6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	689a      	ldr	r2, [r3, #8]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002206:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	6899      	ldr	r1, [r3, #8]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	68da      	ldr	r2, [r3, #12]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	430a      	orrs	r2, r1
 8002218:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800221e:	4a58      	ldr	r2, [pc, #352]	; (8002380 <ADC_Init+0x1f4>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d022      	beq.n	800226a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	689a      	ldr	r2, [r3, #8]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002232:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	6899      	ldr	r1, [r3, #8]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	430a      	orrs	r2, r1
 8002244:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	689a      	ldr	r2, [r3, #8]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002254:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	6899      	ldr	r1, [r3, #8]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	430a      	orrs	r2, r1
 8002266:	609a      	str	r2, [r3, #8]
 8002268:	e00f      	b.n	800228a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	689a      	ldr	r2, [r3, #8]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002278:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	689a      	ldr	r2, [r3, #8]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002288:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	689a      	ldr	r2, [r3, #8]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f022 0202 	bic.w	r2, r2, #2
 8002298:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	6899      	ldr	r1, [r3, #8]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	7e1b      	ldrb	r3, [r3, #24]
 80022a4:	005a      	lsls	r2, r3, #1
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	430a      	orrs	r2, r1
 80022ac:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d01b      	beq.n	80022f0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	685a      	ldr	r2, [r3, #4]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022c6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	685a      	ldr	r2, [r3, #4]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80022d6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	6859      	ldr	r1, [r3, #4]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e2:	3b01      	subs	r3, #1
 80022e4:	035a      	lsls	r2, r3, #13
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	430a      	orrs	r2, r1
 80022ec:	605a      	str	r2, [r3, #4]
 80022ee:	e007      	b.n	8002300 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	685a      	ldr	r2, [r3, #4]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022fe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800230e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	69db      	ldr	r3, [r3, #28]
 800231a:	3b01      	subs	r3, #1
 800231c:	051a      	lsls	r2, r3, #20
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	430a      	orrs	r2, r1
 8002324:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	689a      	ldr	r2, [r3, #8]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002334:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	6899      	ldr	r1, [r3, #8]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002342:	025a      	lsls	r2, r3, #9
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	430a      	orrs	r2, r1
 800234a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	689a      	ldr	r2, [r3, #8]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800235a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	6899      	ldr	r1, [r3, #8]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	695b      	ldr	r3, [r3, #20]
 8002366:	029a      	lsls	r2, r3, #10
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	430a      	orrs	r2, r1
 800236e:	609a      	str	r2, [r3, #8]
}
 8002370:	bf00      	nop
 8002372:	3714      	adds	r7, #20
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr
 800237c:	40012300 	.word	0x40012300
 8002380:	0f000001 	.word	0x0f000001

08002384 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002390:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002396:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800239a:	2b00      	cmp	r3, #0
 800239c:	d13c      	bne.n	8002418 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d12b      	bne.n	8002410 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d127      	bne.n	8002410 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023c6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d006      	beq.n	80023dc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d119      	bne.n	8002410 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	685a      	ldr	r2, [r3, #4]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f022 0220 	bic.w	r2, r2, #32
 80023ea:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002400:	2b00      	cmp	r3, #0
 8002402:	d105      	bne.n	8002410 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002408:	f043 0201 	orr.w	r2, r3, #1
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002410:	68f8      	ldr	r0, [r7, #12]
 8002412:	f7ff f815 	bl	8001440 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002416:	e00e      	b.n	8002436 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241c:	f003 0310 	and.w	r3, r3, #16
 8002420:	2b00      	cmp	r3, #0
 8002422:	d003      	beq.n	800242c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002424:	68f8      	ldr	r0, [r7, #12]
 8002426:	f7ff fd85 	bl	8001f34 <HAL_ADC_ErrorCallback>
}
 800242a:	e004      	b.n	8002436 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002430:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	4798      	blx	r3
}
 8002436:	bf00      	nop
 8002438:	3710      	adds	r7, #16
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}

0800243e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800243e:	b580      	push	{r7, lr}
 8002440:	b084      	sub	sp, #16
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800244a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800244c:	68f8      	ldr	r0, [r7, #12]
 800244e:	f7ff fd67 	bl	8001f20 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002452:	bf00      	nop
 8002454:	3710      	adds	r7, #16
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}

0800245a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800245a:	b580      	push	{r7, lr}
 800245c:	b084      	sub	sp, #16
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002466:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2240      	movs	r2, #64	; 0x40
 800246c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002472:	f043 0204 	orr.w	r2, r3, #4
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800247a:	68f8      	ldr	r0, [r7, #12]
 800247c:	f7ff fd5a 	bl	8001f34 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002480:	bf00      	nop
 8002482:	3710      	adds	r7, #16
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}

08002488 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002488:	b480      	push	{r7}
 800248a:	b085      	sub	sp, #20
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	f003 0307 	and.w	r3, r3, #7
 8002496:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002498:	4b0c      	ldr	r3, [pc, #48]	; (80024cc <__NVIC_SetPriorityGrouping+0x44>)
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800249e:	68ba      	ldr	r2, [r7, #8]
 80024a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024a4:	4013      	ands	r3, r2
 80024a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024ba:	4a04      	ldr	r2, [pc, #16]	; (80024cc <__NVIC_SetPriorityGrouping+0x44>)
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	60d3      	str	r3, [r2, #12]
}
 80024c0:	bf00      	nop
 80024c2:	3714      	adds	r7, #20
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr
 80024cc:	e000ed00 	.word	0xe000ed00

080024d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024d4:	4b04      	ldr	r3, [pc, #16]	; (80024e8 <__NVIC_GetPriorityGrouping+0x18>)
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	0a1b      	lsrs	r3, r3, #8
 80024da:	f003 0307 	and.w	r3, r3, #7
}
 80024de:	4618      	mov	r0, r3
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr
 80024e8:	e000ed00 	.word	0xe000ed00

080024ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	4603      	mov	r3, r0
 80024f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	db0b      	blt.n	8002516 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024fe:	79fb      	ldrb	r3, [r7, #7]
 8002500:	f003 021f 	and.w	r2, r3, #31
 8002504:	4907      	ldr	r1, [pc, #28]	; (8002524 <__NVIC_EnableIRQ+0x38>)
 8002506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250a:	095b      	lsrs	r3, r3, #5
 800250c:	2001      	movs	r0, #1
 800250e:	fa00 f202 	lsl.w	r2, r0, r2
 8002512:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002516:	bf00      	nop
 8002518:	370c      	adds	r7, #12
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	e000e100 	.word	0xe000e100

08002528 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	4603      	mov	r3, r0
 8002530:	6039      	str	r1, [r7, #0]
 8002532:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002534:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002538:	2b00      	cmp	r3, #0
 800253a:	db0a      	blt.n	8002552 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	b2da      	uxtb	r2, r3
 8002540:	490c      	ldr	r1, [pc, #48]	; (8002574 <__NVIC_SetPriority+0x4c>)
 8002542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002546:	0112      	lsls	r2, r2, #4
 8002548:	b2d2      	uxtb	r2, r2
 800254a:	440b      	add	r3, r1
 800254c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002550:	e00a      	b.n	8002568 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	b2da      	uxtb	r2, r3
 8002556:	4908      	ldr	r1, [pc, #32]	; (8002578 <__NVIC_SetPriority+0x50>)
 8002558:	79fb      	ldrb	r3, [r7, #7]
 800255a:	f003 030f 	and.w	r3, r3, #15
 800255e:	3b04      	subs	r3, #4
 8002560:	0112      	lsls	r2, r2, #4
 8002562:	b2d2      	uxtb	r2, r2
 8002564:	440b      	add	r3, r1
 8002566:	761a      	strb	r2, [r3, #24]
}
 8002568:	bf00      	nop
 800256a:	370c      	adds	r7, #12
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr
 8002574:	e000e100 	.word	0xe000e100
 8002578:	e000ed00 	.word	0xe000ed00

0800257c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800257c:	b480      	push	{r7}
 800257e:	b089      	sub	sp, #36	; 0x24
 8002580:	af00      	add	r7, sp, #0
 8002582:	60f8      	str	r0, [r7, #12]
 8002584:	60b9      	str	r1, [r7, #8]
 8002586:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	f003 0307 	and.w	r3, r3, #7
 800258e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002590:	69fb      	ldr	r3, [r7, #28]
 8002592:	f1c3 0307 	rsb	r3, r3, #7
 8002596:	2b04      	cmp	r3, #4
 8002598:	bf28      	it	cs
 800259a:	2304      	movcs	r3, #4
 800259c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	3304      	adds	r3, #4
 80025a2:	2b06      	cmp	r3, #6
 80025a4:	d902      	bls.n	80025ac <NVIC_EncodePriority+0x30>
 80025a6:	69fb      	ldr	r3, [r7, #28]
 80025a8:	3b03      	subs	r3, #3
 80025aa:	e000      	b.n	80025ae <NVIC_EncodePriority+0x32>
 80025ac:	2300      	movs	r3, #0
 80025ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025b0:	f04f 32ff 	mov.w	r2, #4294967295
 80025b4:	69bb      	ldr	r3, [r7, #24]
 80025b6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ba:	43da      	mvns	r2, r3
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	401a      	ands	r2, r3
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025c4:	f04f 31ff 	mov.w	r1, #4294967295
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	fa01 f303 	lsl.w	r3, r1, r3
 80025ce:	43d9      	mvns	r1, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025d4:	4313      	orrs	r3, r2
         );
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3724      	adds	r7, #36	; 0x24
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
	...

080025e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	3b01      	subs	r3, #1
 80025f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025f4:	d301      	bcc.n	80025fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025f6:	2301      	movs	r3, #1
 80025f8:	e00f      	b.n	800261a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025fa:	4a0a      	ldr	r2, [pc, #40]	; (8002624 <SysTick_Config+0x40>)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	3b01      	subs	r3, #1
 8002600:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002602:	210f      	movs	r1, #15
 8002604:	f04f 30ff 	mov.w	r0, #4294967295
 8002608:	f7ff ff8e 	bl	8002528 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800260c:	4b05      	ldr	r3, [pc, #20]	; (8002624 <SysTick_Config+0x40>)
 800260e:	2200      	movs	r2, #0
 8002610:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002612:	4b04      	ldr	r3, [pc, #16]	; (8002624 <SysTick_Config+0x40>)
 8002614:	2207      	movs	r2, #7
 8002616:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002618:	2300      	movs	r3, #0
}
 800261a:	4618      	mov	r0, r3
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	e000e010 	.word	0xe000e010

08002628 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f7ff ff29 	bl	8002488 <__NVIC_SetPriorityGrouping>
}
 8002636:	bf00      	nop
 8002638:	3708      	adds	r7, #8
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}

0800263e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800263e:	b580      	push	{r7, lr}
 8002640:	b086      	sub	sp, #24
 8002642:	af00      	add	r7, sp, #0
 8002644:	4603      	mov	r3, r0
 8002646:	60b9      	str	r1, [r7, #8]
 8002648:	607a      	str	r2, [r7, #4]
 800264a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800264c:	2300      	movs	r3, #0
 800264e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002650:	f7ff ff3e 	bl	80024d0 <__NVIC_GetPriorityGrouping>
 8002654:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	68b9      	ldr	r1, [r7, #8]
 800265a:	6978      	ldr	r0, [r7, #20]
 800265c:	f7ff ff8e 	bl	800257c <NVIC_EncodePriority>
 8002660:	4602      	mov	r2, r0
 8002662:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002666:	4611      	mov	r1, r2
 8002668:	4618      	mov	r0, r3
 800266a:	f7ff ff5d 	bl	8002528 <__NVIC_SetPriority>
}
 800266e:	bf00      	nop
 8002670:	3718      	adds	r7, #24
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	b082      	sub	sp, #8
 800267a:	af00      	add	r7, sp, #0
 800267c:	4603      	mov	r3, r0
 800267e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002680:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002684:	4618      	mov	r0, r3
 8002686:	f7ff ff31 	bl	80024ec <__NVIC_EnableIRQ>
}
 800268a:	bf00      	nop
 800268c:	3708      	adds	r7, #8
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}

08002692 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002692:	b580      	push	{r7, lr}
 8002694:	b082      	sub	sp, #8
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f7ff ffa2 	bl	80025e4 <SysTick_Config>
 80026a0:	4603      	mov	r3, r0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3708      	adds	r7, #8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
	...

080026ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b086      	sub	sp, #24
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80026b4:	2300      	movs	r3, #0
 80026b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80026b8:	f7ff fb0e 	bl	8001cd8 <HAL_GetTick>
 80026bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d101      	bne.n	80026c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e099      	b.n	80027fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2200      	movs	r2, #0
 80026cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2202      	movs	r2, #2
 80026d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f022 0201 	bic.w	r2, r2, #1
 80026e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026e8:	e00f      	b.n	800270a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026ea:	f7ff faf5 	bl	8001cd8 <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	2b05      	cmp	r3, #5
 80026f6:	d908      	bls.n	800270a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2220      	movs	r2, #32
 80026fc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2203      	movs	r2, #3
 8002702:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e078      	b.n	80027fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0301 	and.w	r3, r3, #1
 8002714:	2b00      	cmp	r3, #0
 8002716:	d1e8      	bne.n	80026ea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002720:	697a      	ldr	r2, [r7, #20]
 8002722:	4b38      	ldr	r3, [pc, #224]	; (8002804 <HAL_DMA_Init+0x158>)
 8002724:	4013      	ands	r3, r2
 8002726:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	685a      	ldr	r2, [r3, #4]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002736:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	691b      	ldr	r3, [r3, #16]
 800273c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002742:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	699b      	ldr	r3, [r3, #24]
 8002748:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800274e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002756:	697a      	ldr	r2, [r7, #20]
 8002758:	4313      	orrs	r3, r2
 800275a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002760:	2b04      	cmp	r3, #4
 8002762:	d107      	bne.n	8002774 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276c:	4313      	orrs	r3, r2
 800276e:	697a      	ldr	r2, [r7, #20]
 8002770:	4313      	orrs	r3, r2
 8002772:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	697a      	ldr	r2, [r7, #20]
 800277a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	695b      	ldr	r3, [r3, #20]
 8002782:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	f023 0307 	bic.w	r3, r3, #7
 800278a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002790:	697a      	ldr	r2, [r7, #20]
 8002792:	4313      	orrs	r3, r2
 8002794:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800279a:	2b04      	cmp	r3, #4
 800279c:	d117      	bne.n	80027ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a2:	697a      	ldr	r2, [r7, #20]
 80027a4:	4313      	orrs	r3, r2
 80027a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d00e      	beq.n	80027ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f000 fa91 	bl	8002cd8 <DMA_CheckFifoParam>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d008      	beq.n	80027ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2240      	movs	r2, #64	; 0x40
 80027c0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2201      	movs	r2, #1
 80027c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80027ca:	2301      	movs	r3, #1
 80027cc:	e016      	b.n	80027fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	697a      	ldr	r2, [r7, #20]
 80027d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 fa48 	bl	8002c6c <DMA_CalcBaseAndBitshift>
 80027dc:	4603      	mov	r3, r0
 80027de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027e4:	223f      	movs	r2, #63	; 0x3f
 80027e6:	409a      	lsls	r2, r3
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2201      	movs	r2, #1
 80027f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80027fa:	2300      	movs	r3, #0
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3718      	adds	r7, #24
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	f010803f 	.word	0xf010803f

08002808 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b086      	sub	sp, #24
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
 8002814:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002816:	2300      	movs	r3, #0
 8002818:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800281e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002826:	2b01      	cmp	r3, #1
 8002828:	d101      	bne.n	800282e <HAL_DMA_Start_IT+0x26>
 800282a:	2302      	movs	r3, #2
 800282c:	e040      	b.n	80028b0 <HAL_DMA_Start_IT+0xa8>
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	2201      	movs	r2, #1
 8002832:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800283c:	b2db      	uxtb	r3, r3
 800283e:	2b01      	cmp	r3, #1
 8002840:	d12f      	bne.n	80028a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2202      	movs	r2, #2
 8002846:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2200      	movs	r2, #0
 800284e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	68b9      	ldr	r1, [r7, #8]
 8002856:	68f8      	ldr	r0, [r7, #12]
 8002858:	f000 f9da 	bl	8002c10 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002860:	223f      	movs	r2, #63	; 0x3f
 8002862:	409a      	lsls	r2, r3
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f042 0216 	orr.w	r2, r2, #22
 8002876:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287c:	2b00      	cmp	r3, #0
 800287e:	d007      	beq.n	8002890 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f042 0208 	orr.w	r2, r2, #8
 800288e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f042 0201 	orr.w	r2, r2, #1
 800289e:	601a      	str	r2, [r3, #0]
 80028a0:	e005      	b.n	80028ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2200      	movs	r2, #0
 80028a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80028aa:	2302      	movs	r3, #2
 80028ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80028ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3718      	adds	r7, #24
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d004      	beq.n	80028d6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2280      	movs	r2, #128	; 0x80
 80028d0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e00c      	b.n	80028f0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2205      	movs	r2, #5
 80028da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f022 0201 	bic.w	r2, r2, #1
 80028ec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	370c      	adds	r7, #12
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr

080028fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b086      	sub	sp, #24
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002904:	2300      	movs	r3, #0
 8002906:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002908:	4b92      	ldr	r3, [pc, #584]	; (8002b54 <HAL_DMA_IRQHandler+0x258>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a92      	ldr	r2, [pc, #584]	; (8002b58 <HAL_DMA_IRQHandler+0x25c>)
 800290e:	fba2 2303 	umull	r2, r3, r2, r3
 8002912:	0a9b      	lsrs	r3, r3, #10
 8002914:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800291a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002926:	2208      	movs	r2, #8
 8002928:	409a      	lsls	r2, r3
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	4013      	ands	r3, r2
 800292e:	2b00      	cmp	r3, #0
 8002930:	d01a      	beq.n	8002968 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0304 	and.w	r3, r3, #4
 800293c:	2b00      	cmp	r3, #0
 800293e:	d013      	beq.n	8002968 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f022 0204 	bic.w	r2, r2, #4
 800294e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002954:	2208      	movs	r2, #8
 8002956:	409a      	lsls	r2, r3
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002960:	f043 0201 	orr.w	r2, r3, #1
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800296c:	2201      	movs	r2, #1
 800296e:	409a      	lsls	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	4013      	ands	r3, r2
 8002974:	2b00      	cmp	r3, #0
 8002976:	d012      	beq.n	800299e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	695b      	ldr	r3, [r3, #20]
 800297e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002982:	2b00      	cmp	r3, #0
 8002984:	d00b      	beq.n	800299e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800298a:	2201      	movs	r2, #1
 800298c:	409a      	lsls	r2, r3
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002996:	f043 0202 	orr.w	r2, r3, #2
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029a2:	2204      	movs	r2, #4
 80029a4:	409a      	lsls	r2, r3
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	4013      	ands	r3, r2
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d012      	beq.n	80029d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0302 	and.w	r3, r3, #2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d00b      	beq.n	80029d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029c0:	2204      	movs	r2, #4
 80029c2:	409a      	lsls	r2, r3
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029cc:	f043 0204 	orr.w	r2, r3, #4
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029d8:	2210      	movs	r2, #16
 80029da:	409a      	lsls	r2, r3
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	4013      	ands	r3, r2
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d043      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0308 	and.w	r3, r3, #8
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d03c      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029f6:	2210      	movs	r2, #16
 80029f8:	409a      	lsls	r2, r3
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d018      	beq.n	8002a3e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d108      	bne.n	8002a2c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d024      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	4798      	blx	r3
 8002a2a:	e01f      	b.n	8002a6c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d01b      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	4798      	blx	r3
 8002a3c:	e016      	b.n	8002a6c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d107      	bne.n	8002a5c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f022 0208 	bic.w	r2, r2, #8
 8002a5a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d003      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a70:	2220      	movs	r2, #32
 8002a72:	409a      	lsls	r2, r3
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	4013      	ands	r3, r2
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	f000 808e 	beq.w	8002b9a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0310 	and.w	r3, r3, #16
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	f000 8086 	beq.w	8002b9a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a92:	2220      	movs	r2, #32
 8002a94:	409a      	lsls	r2, r3
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	2b05      	cmp	r3, #5
 8002aa4:	d136      	bne.n	8002b14 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f022 0216 	bic.w	r2, r2, #22
 8002ab4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	695a      	ldr	r2, [r3, #20]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ac4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d103      	bne.n	8002ad6 <HAL_DMA_IRQHandler+0x1da>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d007      	beq.n	8002ae6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f022 0208 	bic.w	r2, r2, #8
 8002ae4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aea:	223f      	movs	r2, #63	; 0x3f
 8002aec:	409a      	lsls	r2, r3
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2201      	movs	r2, #1
 8002afe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d07d      	beq.n	8002c06 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	4798      	blx	r3
        }
        return;
 8002b12:	e078      	b.n	8002c06 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d01c      	beq.n	8002b5c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d108      	bne.n	8002b42 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d030      	beq.n	8002b9a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b3c:	6878      	ldr	r0, [r7, #4]
 8002b3e:	4798      	blx	r3
 8002b40:	e02b      	b.n	8002b9a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d027      	beq.n	8002b9a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	4798      	blx	r3
 8002b52:	e022      	b.n	8002b9a <HAL_DMA_IRQHandler+0x29e>
 8002b54:	20000000 	.word	0x20000000
 8002b58:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d10f      	bne.n	8002b8a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f022 0210 	bic.w	r2, r2, #16
 8002b78:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2201      	movs	r2, #1
 8002b86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d003      	beq.n	8002b9a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d032      	beq.n	8002c08 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ba6:	f003 0301 	and.w	r3, r3, #1
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d022      	beq.n	8002bf4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2205      	movs	r2, #5
 8002bb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f022 0201 	bic.w	r2, r2, #1
 8002bc4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	3301      	adds	r3, #1
 8002bca:	60bb      	str	r3, [r7, #8]
 8002bcc:	697a      	ldr	r2, [r7, #20]
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d307      	bcc.n	8002be2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0301 	and.w	r3, r3, #1
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d1f2      	bne.n	8002bc6 <HAL_DMA_IRQHandler+0x2ca>
 8002be0:	e000      	b.n	8002be4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002be2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d005      	beq.n	8002c08 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	4798      	blx	r3
 8002c04:	e000      	b.n	8002c08 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002c06:	bf00      	nop
    }
  }
}
 8002c08:	3718      	adds	r7, #24
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop

08002c10 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b085      	sub	sp, #20
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
 8002c1c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002c2c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	683a      	ldr	r2, [r7, #0]
 8002c34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	2b40      	cmp	r3, #64	; 0x40
 8002c3c:	d108      	bne.n	8002c50 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	68ba      	ldr	r2, [r7, #8]
 8002c4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002c4e:	e007      	b.n	8002c60 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	68ba      	ldr	r2, [r7, #8]
 8002c56:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	687a      	ldr	r2, [r7, #4]
 8002c5e:	60da      	str	r2, [r3, #12]
}
 8002c60:	bf00      	nop
 8002c62:	3714      	adds	r7, #20
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b085      	sub	sp, #20
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	3b10      	subs	r3, #16
 8002c7c:	4a14      	ldr	r2, [pc, #80]	; (8002cd0 <DMA_CalcBaseAndBitshift+0x64>)
 8002c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c82:	091b      	lsrs	r3, r3, #4
 8002c84:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002c86:	4a13      	ldr	r2, [pc, #76]	; (8002cd4 <DMA_CalcBaseAndBitshift+0x68>)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	4413      	add	r3, r2
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	461a      	mov	r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2b03      	cmp	r3, #3
 8002c98:	d909      	bls.n	8002cae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002ca2:	f023 0303 	bic.w	r3, r3, #3
 8002ca6:	1d1a      	adds	r2, r3, #4
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	659a      	str	r2, [r3, #88]	; 0x58
 8002cac:	e007      	b.n	8002cbe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002cb6:	f023 0303 	bic.w	r3, r3, #3
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3714      	adds	r7, #20
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	aaaaaaab 	.word	0xaaaaaaab
 8002cd4:	08008820 	.word	0x08008820

08002cd8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b085      	sub	sp, #20
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	699b      	ldr	r3, [r3, #24]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d11f      	bne.n	8002d32 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	2b03      	cmp	r3, #3
 8002cf6:	d855      	bhi.n	8002da4 <DMA_CheckFifoParam+0xcc>
 8002cf8:	a201      	add	r2, pc, #4	; (adr r2, 8002d00 <DMA_CheckFifoParam+0x28>)
 8002cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cfe:	bf00      	nop
 8002d00:	08002d11 	.word	0x08002d11
 8002d04:	08002d23 	.word	0x08002d23
 8002d08:	08002d11 	.word	0x08002d11
 8002d0c:	08002da5 	.word	0x08002da5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d045      	beq.n	8002da8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d20:	e042      	b.n	8002da8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d26:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d2a:	d13f      	bne.n	8002dac <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d30:	e03c      	b.n	8002dac <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	699b      	ldr	r3, [r3, #24]
 8002d36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d3a:	d121      	bne.n	8002d80 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	2b03      	cmp	r3, #3
 8002d40:	d836      	bhi.n	8002db0 <DMA_CheckFifoParam+0xd8>
 8002d42:	a201      	add	r2, pc, #4	; (adr r2, 8002d48 <DMA_CheckFifoParam+0x70>)
 8002d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d48:	08002d59 	.word	0x08002d59
 8002d4c:	08002d5f 	.word	0x08002d5f
 8002d50:	08002d59 	.word	0x08002d59
 8002d54:	08002d71 	.word	0x08002d71
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	73fb      	strb	r3, [r7, #15]
      break;
 8002d5c:	e02f      	b.n	8002dbe <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d62:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d024      	beq.n	8002db4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d6e:	e021      	b.n	8002db4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d74:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d78:	d11e      	bne.n	8002db8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002d7e:	e01b      	b.n	8002db8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d902      	bls.n	8002d8c <DMA_CheckFifoParam+0xb4>
 8002d86:	2b03      	cmp	r3, #3
 8002d88:	d003      	beq.n	8002d92 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002d8a:	e018      	b.n	8002dbe <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	73fb      	strb	r3, [r7, #15]
      break;
 8002d90:	e015      	b.n	8002dbe <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d96:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00e      	beq.n	8002dbc <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	73fb      	strb	r3, [r7, #15]
      break;
 8002da2:	e00b      	b.n	8002dbc <DMA_CheckFifoParam+0xe4>
      break;
 8002da4:	bf00      	nop
 8002da6:	e00a      	b.n	8002dbe <DMA_CheckFifoParam+0xe6>
      break;
 8002da8:	bf00      	nop
 8002daa:	e008      	b.n	8002dbe <DMA_CheckFifoParam+0xe6>
      break;
 8002dac:	bf00      	nop
 8002dae:	e006      	b.n	8002dbe <DMA_CheckFifoParam+0xe6>
      break;
 8002db0:	bf00      	nop
 8002db2:	e004      	b.n	8002dbe <DMA_CheckFifoParam+0xe6>
      break;
 8002db4:	bf00      	nop
 8002db6:	e002      	b.n	8002dbe <DMA_CheckFifoParam+0xe6>
      break;   
 8002db8:	bf00      	nop
 8002dba:	e000      	b.n	8002dbe <DMA_CheckFifoParam+0xe6>
      break;
 8002dbc:	bf00      	nop
    }
  } 
  
  return status; 
 8002dbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3714      	adds	r7, #20
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr

08002dcc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b089      	sub	sp, #36	; 0x24
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
 8002dd4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002dde:	2300      	movs	r3, #0
 8002de0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002de2:	2300      	movs	r3, #0
 8002de4:	61fb      	str	r3, [r7, #28]
 8002de6:	e159      	b.n	800309c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002de8:	2201      	movs	r2, #1
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	fa02 f303 	lsl.w	r3, r2, r3
 8002df0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	697a      	ldr	r2, [r7, #20]
 8002df8:	4013      	ands	r3, r2
 8002dfa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002dfc:	693a      	ldr	r2, [r7, #16]
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	f040 8148 	bne.w	8003096 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d00b      	beq.n	8002e26 <HAL_GPIO_Init+0x5a>
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	2b02      	cmp	r3, #2
 8002e14:	d007      	beq.n	8002e26 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e1a:	2b11      	cmp	r3, #17
 8002e1c:	d003      	beq.n	8002e26 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	2b12      	cmp	r3, #18
 8002e24:	d130      	bne.n	8002e88 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	005b      	lsls	r3, r3, #1
 8002e30:	2203      	movs	r2, #3
 8002e32:	fa02 f303 	lsl.w	r3, r2, r3
 8002e36:	43db      	mvns	r3, r3
 8002e38:	69ba      	ldr	r2, [r7, #24]
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	68da      	ldr	r2, [r3, #12]
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	005b      	lsls	r3, r3, #1
 8002e46:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4a:	69ba      	ldr	r2, [r7, #24]
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	69ba      	ldr	r2, [r7, #24]
 8002e54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	fa02 f303 	lsl.w	r3, r2, r3
 8002e64:	43db      	mvns	r3, r3
 8002e66:	69ba      	ldr	r2, [r7, #24]
 8002e68:	4013      	ands	r3, r2
 8002e6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	091b      	lsrs	r3, r3, #4
 8002e72:	f003 0201 	and.w	r2, r3, #1
 8002e76:	69fb      	ldr	r3, [r7, #28]
 8002e78:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7c:	69ba      	ldr	r2, [r7, #24]
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	69ba      	ldr	r2, [r7, #24]
 8002e86:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e8e:	69fb      	ldr	r3, [r7, #28]
 8002e90:	005b      	lsls	r3, r3, #1
 8002e92:	2203      	movs	r2, #3
 8002e94:	fa02 f303 	lsl.w	r3, r2, r3
 8002e98:	43db      	mvns	r3, r3
 8002e9a:	69ba      	ldr	r2, [r7, #24]
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	689a      	ldr	r2, [r3, #8]
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	005b      	lsls	r3, r3, #1
 8002ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eac:	69ba      	ldr	r2, [r7, #24]
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	69ba      	ldr	r2, [r7, #24]
 8002eb6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d003      	beq.n	8002ec8 <HAL_GPIO_Init+0xfc>
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	2b12      	cmp	r3, #18
 8002ec6:	d123      	bne.n	8002f10 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	08da      	lsrs	r2, r3, #3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	3208      	adds	r2, #8
 8002ed0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ed4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	f003 0307 	and.w	r3, r3, #7
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	220f      	movs	r2, #15
 8002ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee4:	43db      	mvns	r3, r3
 8002ee6:	69ba      	ldr	r2, [r7, #24]
 8002ee8:	4013      	ands	r3, r2
 8002eea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	691a      	ldr	r2, [r3, #16]
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	f003 0307 	and.w	r3, r3, #7
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	08da      	lsrs	r2, r3, #3
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	3208      	adds	r2, #8
 8002f0a:	69b9      	ldr	r1, [r7, #24]
 8002f0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	005b      	lsls	r3, r3, #1
 8002f1a:	2203      	movs	r2, #3
 8002f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f20:	43db      	mvns	r3, r3
 8002f22:	69ba      	ldr	r2, [r7, #24]
 8002f24:	4013      	ands	r3, r2
 8002f26:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f003 0203 	and.w	r2, r3, #3
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	005b      	lsls	r3, r3, #1
 8002f34:	fa02 f303 	lsl.w	r3, r2, r3
 8002f38:	69ba      	ldr	r2, [r7, #24]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	69ba      	ldr	r2, [r7, #24]
 8002f42:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	f000 80a2 	beq.w	8003096 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f52:	2300      	movs	r3, #0
 8002f54:	60fb      	str	r3, [r7, #12]
 8002f56:	4b56      	ldr	r3, [pc, #344]	; (80030b0 <HAL_GPIO_Init+0x2e4>)
 8002f58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f5a:	4a55      	ldr	r2, [pc, #340]	; (80030b0 <HAL_GPIO_Init+0x2e4>)
 8002f5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f60:	6453      	str	r3, [r2, #68]	; 0x44
 8002f62:	4b53      	ldr	r3, [pc, #332]	; (80030b0 <HAL_GPIO_Init+0x2e4>)
 8002f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f6a:	60fb      	str	r3, [r7, #12]
 8002f6c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f6e:	4a51      	ldr	r2, [pc, #324]	; (80030b4 <HAL_GPIO_Init+0x2e8>)
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	089b      	lsrs	r3, r3, #2
 8002f74:	3302      	adds	r3, #2
 8002f76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	f003 0303 	and.w	r3, r3, #3
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	220f      	movs	r2, #15
 8002f86:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8a:	43db      	mvns	r3, r3
 8002f8c:	69ba      	ldr	r2, [r7, #24]
 8002f8e:	4013      	ands	r3, r2
 8002f90:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4a48      	ldr	r2, [pc, #288]	; (80030b8 <HAL_GPIO_Init+0x2ec>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d019      	beq.n	8002fce <HAL_GPIO_Init+0x202>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a47      	ldr	r2, [pc, #284]	; (80030bc <HAL_GPIO_Init+0x2f0>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d013      	beq.n	8002fca <HAL_GPIO_Init+0x1fe>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a46      	ldr	r2, [pc, #280]	; (80030c0 <HAL_GPIO_Init+0x2f4>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d00d      	beq.n	8002fc6 <HAL_GPIO_Init+0x1fa>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a45      	ldr	r2, [pc, #276]	; (80030c4 <HAL_GPIO_Init+0x2f8>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d007      	beq.n	8002fc2 <HAL_GPIO_Init+0x1f6>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4a44      	ldr	r2, [pc, #272]	; (80030c8 <HAL_GPIO_Init+0x2fc>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d101      	bne.n	8002fbe <HAL_GPIO_Init+0x1f2>
 8002fba:	2304      	movs	r3, #4
 8002fbc:	e008      	b.n	8002fd0 <HAL_GPIO_Init+0x204>
 8002fbe:	2307      	movs	r3, #7
 8002fc0:	e006      	b.n	8002fd0 <HAL_GPIO_Init+0x204>
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	e004      	b.n	8002fd0 <HAL_GPIO_Init+0x204>
 8002fc6:	2302      	movs	r3, #2
 8002fc8:	e002      	b.n	8002fd0 <HAL_GPIO_Init+0x204>
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e000      	b.n	8002fd0 <HAL_GPIO_Init+0x204>
 8002fce:	2300      	movs	r3, #0
 8002fd0:	69fa      	ldr	r2, [r7, #28]
 8002fd2:	f002 0203 	and.w	r2, r2, #3
 8002fd6:	0092      	lsls	r2, r2, #2
 8002fd8:	4093      	lsls	r3, r2
 8002fda:	69ba      	ldr	r2, [r7, #24]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fe0:	4934      	ldr	r1, [pc, #208]	; (80030b4 <HAL_GPIO_Init+0x2e8>)
 8002fe2:	69fb      	ldr	r3, [r7, #28]
 8002fe4:	089b      	lsrs	r3, r3, #2
 8002fe6:	3302      	adds	r3, #2
 8002fe8:	69ba      	ldr	r2, [r7, #24]
 8002fea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002fee:	4b37      	ldr	r3, [pc, #220]	; (80030cc <HAL_GPIO_Init+0x300>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	43db      	mvns	r3, r3
 8002ff8:	69ba      	ldr	r2, [r7, #24]
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d003      	beq.n	8003012 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800300a:	69ba      	ldr	r2, [r7, #24]
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	4313      	orrs	r3, r2
 8003010:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003012:	4a2e      	ldr	r2, [pc, #184]	; (80030cc <HAL_GPIO_Init+0x300>)
 8003014:	69bb      	ldr	r3, [r7, #24]
 8003016:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003018:	4b2c      	ldr	r3, [pc, #176]	; (80030cc <HAL_GPIO_Init+0x300>)
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	43db      	mvns	r3, r3
 8003022:	69ba      	ldr	r2, [r7, #24]
 8003024:	4013      	ands	r3, r2
 8003026:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003030:	2b00      	cmp	r3, #0
 8003032:	d003      	beq.n	800303c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003034:	69ba      	ldr	r2, [r7, #24]
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	4313      	orrs	r3, r2
 800303a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800303c:	4a23      	ldr	r2, [pc, #140]	; (80030cc <HAL_GPIO_Init+0x300>)
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003042:	4b22      	ldr	r3, [pc, #136]	; (80030cc <HAL_GPIO_Init+0x300>)
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	43db      	mvns	r3, r3
 800304c:	69ba      	ldr	r2, [r7, #24]
 800304e:	4013      	ands	r3, r2
 8003050:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d003      	beq.n	8003066 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800305e:	69ba      	ldr	r2, [r7, #24]
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	4313      	orrs	r3, r2
 8003064:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003066:	4a19      	ldr	r2, [pc, #100]	; (80030cc <HAL_GPIO_Init+0x300>)
 8003068:	69bb      	ldr	r3, [r7, #24]
 800306a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800306c:	4b17      	ldr	r3, [pc, #92]	; (80030cc <HAL_GPIO_Init+0x300>)
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	43db      	mvns	r3, r3
 8003076:	69ba      	ldr	r2, [r7, #24]
 8003078:	4013      	ands	r3, r2
 800307a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d003      	beq.n	8003090 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	4313      	orrs	r3, r2
 800308e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003090:	4a0e      	ldr	r2, [pc, #56]	; (80030cc <HAL_GPIO_Init+0x300>)
 8003092:	69bb      	ldr	r3, [r7, #24]
 8003094:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	3301      	adds	r3, #1
 800309a:	61fb      	str	r3, [r7, #28]
 800309c:	69fb      	ldr	r3, [r7, #28]
 800309e:	2b0f      	cmp	r3, #15
 80030a0:	f67f aea2 	bls.w	8002de8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030a4:	bf00      	nop
 80030a6:	3724      	adds	r7, #36	; 0x24
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr
 80030b0:	40023800 	.word	0x40023800
 80030b4:	40013800 	.word	0x40013800
 80030b8:	40020000 	.word	0x40020000
 80030bc:	40020400 	.word	0x40020400
 80030c0:	40020800 	.word	0x40020800
 80030c4:	40020c00 	.word	0x40020c00
 80030c8:	40021000 	.word	0x40021000
 80030cc:	40013c00 	.word	0x40013c00

080030d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b083      	sub	sp, #12
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 80030d8:	460b      	mov	r3, r1
 80030da:	807b      	strh	r3, [r7, #2]
 80030dc:	4613      	mov	r3, r2
 80030de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80030e0:	787b      	ldrb	r3, [r7, #1]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d003      	beq.n	80030ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030e6:	887a      	ldrh	r2, [r7, #2]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80030ec:	e003      	b.n	80030f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80030ee:	887b      	ldrh	r3, [r7, #2]
 80030f0:	041a      	lsls	r2, r3, #16
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	619a      	str	r2, [r3, #24]
}
 80030f6:	bf00      	nop
 80030f8:	370c      	adds	r7, #12
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr

08003102 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003102:	b480      	push	{r7}
 8003104:	b083      	sub	sp, #12
 8003106:	af00      	add	r7, sp, #0
 8003108:	6078      	str	r0, [r7, #4]
 800310a:	460b      	mov	r3, r1
 800310c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	695a      	ldr	r2, [r3, #20]
 8003112:	887b      	ldrh	r3, [r7, #2]
 8003114:	401a      	ands	r2, r3
 8003116:	887b      	ldrh	r3, [r7, #2]
 8003118:	429a      	cmp	r2, r3
 800311a:	d104      	bne.n	8003126 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800311c:	887b      	ldrh	r3, [r7, #2]
 800311e:	041a      	lsls	r2, r3, #16
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8003124:	e002      	b.n	800312c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8003126:	887a      	ldrh	r2, [r7, #2]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	619a      	str	r2, [r3, #24]
}
 800312c:	bf00      	nop
 800312e:	370c      	adds	r7, #12
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr

08003138 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b086      	sub	sp, #24
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d101      	bne.n	800314a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e25b      	b.n	8003602 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0301 	and.w	r3, r3, #1
 8003152:	2b00      	cmp	r3, #0
 8003154:	d075      	beq.n	8003242 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003156:	4ba3      	ldr	r3, [pc, #652]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f003 030c 	and.w	r3, r3, #12
 800315e:	2b04      	cmp	r3, #4
 8003160:	d00c      	beq.n	800317c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003162:	4ba0      	ldr	r3, [pc, #640]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800316a:	2b08      	cmp	r3, #8
 800316c:	d112      	bne.n	8003194 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800316e:	4b9d      	ldr	r3, [pc, #628]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003176:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800317a:	d10b      	bne.n	8003194 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800317c:	4b99      	ldr	r3, [pc, #612]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003184:	2b00      	cmp	r3, #0
 8003186:	d05b      	beq.n	8003240 <HAL_RCC_OscConfig+0x108>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d157      	bne.n	8003240 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	e236      	b.n	8003602 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800319c:	d106      	bne.n	80031ac <HAL_RCC_OscConfig+0x74>
 800319e:	4b91      	ldr	r3, [pc, #580]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a90      	ldr	r2, [pc, #576]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 80031a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031a8:	6013      	str	r3, [r2, #0]
 80031aa:	e01d      	b.n	80031e8 <HAL_RCC_OscConfig+0xb0>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031b4:	d10c      	bne.n	80031d0 <HAL_RCC_OscConfig+0x98>
 80031b6:	4b8b      	ldr	r3, [pc, #556]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a8a      	ldr	r2, [pc, #552]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 80031bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031c0:	6013      	str	r3, [r2, #0]
 80031c2:	4b88      	ldr	r3, [pc, #544]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a87      	ldr	r2, [pc, #540]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 80031c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031cc:	6013      	str	r3, [r2, #0]
 80031ce:	e00b      	b.n	80031e8 <HAL_RCC_OscConfig+0xb0>
 80031d0:	4b84      	ldr	r3, [pc, #528]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a83      	ldr	r2, [pc, #524]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 80031d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031da:	6013      	str	r3, [r2, #0]
 80031dc:	4b81      	ldr	r3, [pc, #516]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a80      	ldr	r2, [pc, #512]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 80031e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d013      	beq.n	8003218 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031f0:	f7fe fd72 	bl	8001cd8 <HAL_GetTick>
 80031f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031f6:	e008      	b.n	800320a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031f8:	f7fe fd6e 	bl	8001cd8 <HAL_GetTick>
 80031fc:	4602      	mov	r2, r0
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	2b64      	cmp	r3, #100	; 0x64
 8003204:	d901      	bls.n	800320a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e1fb      	b.n	8003602 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800320a:	4b76      	ldr	r3, [pc, #472]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d0f0      	beq.n	80031f8 <HAL_RCC_OscConfig+0xc0>
 8003216:	e014      	b.n	8003242 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003218:	f7fe fd5e 	bl	8001cd8 <HAL_GetTick>
 800321c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800321e:	e008      	b.n	8003232 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003220:	f7fe fd5a 	bl	8001cd8 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	2b64      	cmp	r3, #100	; 0x64
 800322c:	d901      	bls.n	8003232 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e1e7      	b.n	8003602 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003232:	4b6c      	ldr	r3, [pc, #432]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d1f0      	bne.n	8003220 <HAL_RCC_OscConfig+0xe8>
 800323e:	e000      	b.n	8003242 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003240:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0302 	and.w	r3, r3, #2
 800324a:	2b00      	cmp	r3, #0
 800324c:	d063      	beq.n	8003316 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800324e:	4b65      	ldr	r3, [pc, #404]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	f003 030c 	and.w	r3, r3, #12
 8003256:	2b00      	cmp	r3, #0
 8003258:	d00b      	beq.n	8003272 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800325a:	4b62      	ldr	r3, [pc, #392]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003262:	2b08      	cmp	r3, #8
 8003264:	d11c      	bne.n	80032a0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003266:	4b5f      	ldr	r3, [pc, #380]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d116      	bne.n	80032a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003272:	4b5c      	ldr	r3, [pc, #368]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0302 	and.w	r3, r3, #2
 800327a:	2b00      	cmp	r3, #0
 800327c:	d005      	beq.n	800328a <HAL_RCC_OscConfig+0x152>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	2b01      	cmp	r3, #1
 8003284:	d001      	beq.n	800328a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e1bb      	b.n	8003602 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800328a:	4b56      	ldr	r3, [pc, #344]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	691b      	ldr	r3, [r3, #16]
 8003296:	00db      	lsls	r3, r3, #3
 8003298:	4952      	ldr	r1, [pc, #328]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 800329a:	4313      	orrs	r3, r2
 800329c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800329e:	e03a      	b.n	8003316 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d020      	beq.n	80032ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032a8:	4b4f      	ldr	r3, [pc, #316]	; (80033e8 <HAL_RCC_OscConfig+0x2b0>)
 80032aa:	2201      	movs	r2, #1
 80032ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ae:	f7fe fd13 	bl	8001cd8 <HAL_GetTick>
 80032b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032b4:	e008      	b.n	80032c8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032b6:	f7fe fd0f 	bl	8001cd8 <HAL_GetTick>
 80032ba:	4602      	mov	r2, r0
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d901      	bls.n	80032c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80032c4:	2303      	movs	r3, #3
 80032c6:	e19c      	b.n	8003602 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032c8:	4b46      	ldr	r3, [pc, #280]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0302 	and.w	r3, r3, #2
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d0f0      	beq.n	80032b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032d4:	4b43      	ldr	r3, [pc, #268]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	691b      	ldr	r3, [r3, #16]
 80032e0:	00db      	lsls	r3, r3, #3
 80032e2:	4940      	ldr	r1, [pc, #256]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 80032e4:	4313      	orrs	r3, r2
 80032e6:	600b      	str	r3, [r1, #0]
 80032e8:	e015      	b.n	8003316 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032ea:	4b3f      	ldr	r3, [pc, #252]	; (80033e8 <HAL_RCC_OscConfig+0x2b0>)
 80032ec:	2200      	movs	r2, #0
 80032ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f0:	f7fe fcf2 	bl	8001cd8 <HAL_GetTick>
 80032f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032f6:	e008      	b.n	800330a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032f8:	f7fe fcee 	bl	8001cd8 <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	2b02      	cmp	r3, #2
 8003304:	d901      	bls.n	800330a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003306:	2303      	movs	r3, #3
 8003308:	e17b      	b.n	8003602 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800330a:	4b36      	ldr	r3, [pc, #216]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0302 	and.w	r3, r3, #2
 8003312:	2b00      	cmp	r3, #0
 8003314:	d1f0      	bne.n	80032f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0308 	and.w	r3, r3, #8
 800331e:	2b00      	cmp	r3, #0
 8003320:	d030      	beq.n	8003384 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	695b      	ldr	r3, [r3, #20]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d016      	beq.n	8003358 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800332a:	4b30      	ldr	r3, [pc, #192]	; (80033ec <HAL_RCC_OscConfig+0x2b4>)
 800332c:	2201      	movs	r2, #1
 800332e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003330:	f7fe fcd2 	bl	8001cd8 <HAL_GetTick>
 8003334:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003336:	e008      	b.n	800334a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003338:	f7fe fcce 	bl	8001cd8 <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	2b02      	cmp	r3, #2
 8003344:	d901      	bls.n	800334a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e15b      	b.n	8003602 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800334a:	4b26      	ldr	r3, [pc, #152]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 800334c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800334e:	f003 0302 	and.w	r3, r3, #2
 8003352:	2b00      	cmp	r3, #0
 8003354:	d0f0      	beq.n	8003338 <HAL_RCC_OscConfig+0x200>
 8003356:	e015      	b.n	8003384 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003358:	4b24      	ldr	r3, [pc, #144]	; (80033ec <HAL_RCC_OscConfig+0x2b4>)
 800335a:	2200      	movs	r2, #0
 800335c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800335e:	f7fe fcbb 	bl	8001cd8 <HAL_GetTick>
 8003362:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003364:	e008      	b.n	8003378 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003366:	f7fe fcb7 	bl	8001cd8 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d901      	bls.n	8003378 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e144      	b.n	8003602 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003378:	4b1a      	ldr	r3, [pc, #104]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 800337a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800337c:	f003 0302 	and.w	r3, r3, #2
 8003380:	2b00      	cmp	r3, #0
 8003382:	d1f0      	bne.n	8003366 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0304 	and.w	r3, r3, #4
 800338c:	2b00      	cmp	r3, #0
 800338e:	f000 80a0 	beq.w	80034d2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003392:	2300      	movs	r3, #0
 8003394:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003396:	4b13      	ldr	r3, [pc, #76]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 8003398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d10f      	bne.n	80033c2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033a2:	2300      	movs	r3, #0
 80033a4:	60bb      	str	r3, [r7, #8]
 80033a6:	4b0f      	ldr	r3, [pc, #60]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 80033a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033aa:	4a0e      	ldr	r2, [pc, #56]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 80033ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033b0:	6413      	str	r3, [r2, #64]	; 0x40
 80033b2:	4b0c      	ldr	r3, [pc, #48]	; (80033e4 <HAL_RCC_OscConfig+0x2ac>)
 80033b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033ba:	60bb      	str	r3, [r7, #8]
 80033bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033be:	2301      	movs	r3, #1
 80033c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033c2:	4b0b      	ldr	r3, [pc, #44]	; (80033f0 <HAL_RCC_OscConfig+0x2b8>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d121      	bne.n	8003412 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033ce:	4b08      	ldr	r3, [pc, #32]	; (80033f0 <HAL_RCC_OscConfig+0x2b8>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a07      	ldr	r2, [pc, #28]	; (80033f0 <HAL_RCC_OscConfig+0x2b8>)
 80033d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033da:	f7fe fc7d 	bl	8001cd8 <HAL_GetTick>
 80033de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033e0:	e011      	b.n	8003406 <HAL_RCC_OscConfig+0x2ce>
 80033e2:	bf00      	nop
 80033e4:	40023800 	.word	0x40023800
 80033e8:	42470000 	.word	0x42470000
 80033ec:	42470e80 	.word	0x42470e80
 80033f0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033f4:	f7fe fc70 	bl	8001cd8 <HAL_GetTick>
 80033f8:	4602      	mov	r2, r0
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	2b02      	cmp	r3, #2
 8003400:	d901      	bls.n	8003406 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	e0fd      	b.n	8003602 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003406:	4b81      	ldr	r3, [pc, #516]	; (800360c <HAL_RCC_OscConfig+0x4d4>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800340e:	2b00      	cmp	r3, #0
 8003410:	d0f0      	beq.n	80033f4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	2b01      	cmp	r3, #1
 8003418:	d106      	bne.n	8003428 <HAL_RCC_OscConfig+0x2f0>
 800341a:	4b7d      	ldr	r3, [pc, #500]	; (8003610 <HAL_RCC_OscConfig+0x4d8>)
 800341c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800341e:	4a7c      	ldr	r2, [pc, #496]	; (8003610 <HAL_RCC_OscConfig+0x4d8>)
 8003420:	f043 0301 	orr.w	r3, r3, #1
 8003424:	6713      	str	r3, [r2, #112]	; 0x70
 8003426:	e01c      	b.n	8003462 <HAL_RCC_OscConfig+0x32a>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	2b05      	cmp	r3, #5
 800342e:	d10c      	bne.n	800344a <HAL_RCC_OscConfig+0x312>
 8003430:	4b77      	ldr	r3, [pc, #476]	; (8003610 <HAL_RCC_OscConfig+0x4d8>)
 8003432:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003434:	4a76      	ldr	r2, [pc, #472]	; (8003610 <HAL_RCC_OscConfig+0x4d8>)
 8003436:	f043 0304 	orr.w	r3, r3, #4
 800343a:	6713      	str	r3, [r2, #112]	; 0x70
 800343c:	4b74      	ldr	r3, [pc, #464]	; (8003610 <HAL_RCC_OscConfig+0x4d8>)
 800343e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003440:	4a73      	ldr	r2, [pc, #460]	; (8003610 <HAL_RCC_OscConfig+0x4d8>)
 8003442:	f043 0301 	orr.w	r3, r3, #1
 8003446:	6713      	str	r3, [r2, #112]	; 0x70
 8003448:	e00b      	b.n	8003462 <HAL_RCC_OscConfig+0x32a>
 800344a:	4b71      	ldr	r3, [pc, #452]	; (8003610 <HAL_RCC_OscConfig+0x4d8>)
 800344c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800344e:	4a70      	ldr	r2, [pc, #448]	; (8003610 <HAL_RCC_OscConfig+0x4d8>)
 8003450:	f023 0301 	bic.w	r3, r3, #1
 8003454:	6713      	str	r3, [r2, #112]	; 0x70
 8003456:	4b6e      	ldr	r3, [pc, #440]	; (8003610 <HAL_RCC_OscConfig+0x4d8>)
 8003458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800345a:	4a6d      	ldr	r2, [pc, #436]	; (8003610 <HAL_RCC_OscConfig+0x4d8>)
 800345c:	f023 0304 	bic.w	r3, r3, #4
 8003460:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d015      	beq.n	8003496 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800346a:	f7fe fc35 	bl	8001cd8 <HAL_GetTick>
 800346e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003470:	e00a      	b.n	8003488 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003472:	f7fe fc31 	bl	8001cd8 <HAL_GetTick>
 8003476:	4602      	mov	r2, r0
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003480:	4293      	cmp	r3, r2
 8003482:	d901      	bls.n	8003488 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e0bc      	b.n	8003602 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003488:	4b61      	ldr	r3, [pc, #388]	; (8003610 <HAL_RCC_OscConfig+0x4d8>)
 800348a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800348c:	f003 0302 	and.w	r3, r3, #2
 8003490:	2b00      	cmp	r3, #0
 8003492:	d0ee      	beq.n	8003472 <HAL_RCC_OscConfig+0x33a>
 8003494:	e014      	b.n	80034c0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003496:	f7fe fc1f 	bl	8001cd8 <HAL_GetTick>
 800349a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800349c:	e00a      	b.n	80034b4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800349e:	f7fe fc1b 	bl	8001cd8 <HAL_GetTick>
 80034a2:	4602      	mov	r2, r0
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	1ad3      	subs	r3, r2, r3
 80034a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d901      	bls.n	80034b4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e0a6      	b.n	8003602 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034b4:	4b56      	ldr	r3, [pc, #344]	; (8003610 <HAL_RCC_OscConfig+0x4d8>)
 80034b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d1ee      	bne.n	800349e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034c0:	7dfb      	ldrb	r3, [r7, #23]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d105      	bne.n	80034d2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034c6:	4b52      	ldr	r3, [pc, #328]	; (8003610 <HAL_RCC_OscConfig+0x4d8>)
 80034c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ca:	4a51      	ldr	r2, [pc, #324]	; (8003610 <HAL_RCC_OscConfig+0x4d8>)
 80034cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034d0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	699b      	ldr	r3, [r3, #24]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	f000 8092 	beq.w	8003600 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80034dc:	4b4c      	ldr	r3, [pc, #304]	; (8003610 <HAL_RCC_OscConfig+0x4d8>)
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f003 030c 	and.w	r3, r3, #12
 80034e4:	2b08      	cmp	r3, #8
 80034e6:	d05c      	beq.n	80035a2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	699b      	ldr	r3, [r3, #24]
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d141      	bne.n	8003574 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034f0:	4b48      	ldr	r3, [pc, #288]	; (8003614 <HAL_RCC_OscConfig+0x4dc>)
 80034f2:	2200      	movs	r2, #0
 80034f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034f6:	f7fe fbef 	bl	8001cd8 <HAL_GetTick>
 80034fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034fc:	e008      	b.n	8003510 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034fe:	f7fe fbeb 	bl	8001cd8 <HAL_GetTick>
 8003502:	4602      	mov	r2, r0
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	1ad3      	subs	r3, r2, r3
 8003508:	2b02      	cmp	r3, #2
 800350a:	d901      	bls.n	8003510 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800350c:	2303      	movs	r3, #3
 800350e:	e078      	b.n	8003602 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003510:	4b3f      	ldr	r3, [pc, #252]	; (8003610 <HAL_RCC_OscConfig+0x4d8>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003518:	2b00      	cmp	r3, #0
 800351a:	d1f0      	bne.n	80034fe <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	69da      	ldr	r2, [r3, #28]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6a1b      	ldr	r3, [r3, #32]
 8003524:	431a      	orrs	r2, r3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800352a:	019b      	lsls	r3, r3, #6
 800352c:	431a      	orrs	r2, r3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003532:	085b      	lsrs	r3, r3, #1
 8003534:	3b01      	subs	r3, #1
 8003536:	041b      	lsls	r3, r3, #16
 8003538:	431a      	orrs	r2, r3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800353e:	061b      	lsls	r3, r3, #24
 8003540:	4933      	ldr	r1, [pc, #204]	; (8003610 <HAL_RCC_OscConfig+0x4d8>)
 8003542:	4313      	orrs	r3, r2
 8003544:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003546:	4b33      	ldr	r3, [pc, #204]	; (8003614 <HAL_RCC_OscConfig+0x4dc>)
 8003548:	2201      	movs	r2, #1
 800354a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800354c:	f7fe fbc4 	bl	8001cd8 <HAL_GetTick>
 8003550:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003552:	e008      	b.n	8003566 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003554:	f7fe fbc0 	bl	8001cd8 <HAL_GetTick>
 8003558:	4602      	mov	r2, r0
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	2b02      	cmp	r3, #2
 8003560:	d901      	bls.n	8003566 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e04d      	b.n	8003602 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003566:	4b2a      	ldr	r3, [pc, #168]	; (8003610 <HAL_RCC_OscConfig+0x4d8>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d0f0      	beq.n	8003554 <HAL_RCC_OscConfig+0x41c>
 8003572:	e045      	b.n	8003600 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003574:	4b27      	ldr	r3, [pc, #156]	; (8003614 <HAL_RCC_OscConfig+0x4dc>)
 8003576:	2200      	movs	r2, #0
 8003578:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800357a:	f7fe fbad 	bl	8001cd8 <HAL_GetTick>
 800357e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003580:	e008      	b.n	8003594 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003582:	f7fe fba9 	bl	8001cd8 <HAL_GetTick>
 8003586:	4602      	mov	r2, r0
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	1ad3      	subs	r3, r2, r3
 800358c:	2b02      	cmp	r3, #2
 800358e:	d901      	bls.n	8003594 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003590:	2303      	movs	r3, #3
 8003592:	e036      	b.n	8003602 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003594:	4b1e      	ldr	r3, [pc, #120]	; (8003610 <HAL_RCC_OscConfig+0x4d8>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d1f0      	bne.n	8003582 <HAL_RCC_OscConfig+0x44a>
 80035a0:	e02e      	b.n	8003600 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	699b      	ldr	r3, [r3, #24]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d101      	bne.n	80035ae <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e029      	b.n	8003602 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80035ae:	4b18      	ldr	r3, [pc, #96]	; (8003610 <HAL_RCC_OscConfig+0x4d8>)
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	69db      	ldr	r3, [r3, #28]
 80035be:	429a      	cmp	r2, r3
 80035c0:	d11c      	bne.n	80035fc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d115      	bne.n	80035fc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80035d0:	68fa      	ldr	r2, [r7, #12]
 80035d2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80035d6:	4013      	ands	r3, r2
 80035d8:	687a      	ldr	r2, [r7, #4]
 80035da:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80035dc:	4293      	cmp	r3, r2
 80035de:	d10d      	bne.n	80035fc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d106      	bne.n	80035fc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d001      	beq.n	8003600 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e000      	b.n	8003602 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3718      	adds	r7, #24
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	40007000 	.word	0x40007000
 8003610:	40023800 	.word	0x40023800
 8003614:	42470060 	.word	0x42470060

08003618 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
 8003620:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d101      	bne.n	800362c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e0cc      	b.n	80037c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800362c:	4b68      	ldr	r3, [pc, #416]	; (80037d0 <HAL_RCC_ClockConfig+0x1b8>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 030f 	and.w	r3, r3, #15
 8003634:	683a      	ldr	r2, [r7, #0]
 8003636:	429a      	cmp	r2, r3
 8003638:	d90c      	bls.n	8003654 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800363a:	4b65      	ldr	r3, [pc, #404]	; (80037d0 <HAL_RCC_ClockConfig+0x1b8>)
 800363c:	683a      	ldr	r2, [r7, #0]
 800363e:	b2d2      	uxtb	r2, r2
 8003640:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003642:	4b63      	ldr	r3, [pc, #396]	; (80037d0 <HAL_RCC_ClockConfig+0x1b8>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 030f 	and.w	r3, r3, #15
 800364a:	683a      	ldr	r2, [r7, #0]
 800364c:	429a      	cmp	r2, r3
 800364e:	d001      	beq.n	8003654 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	e0b8      	b.n	80037c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0302 	and.w	r3, r3, #2
 800365c:	2b00      	cmp	r3, #0
 800365e:	d020      	beq.n	80036a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 0304 	and.w	r3, r3, #4
 8003668:	2b00      	cmp	r3, #0
 800366a:	d005      	beq.n	8003678 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800366c:	4b59      	ldr	r3, [pc, #356]	; (80037d4 <HAL_RCC_ClockConfig+0x1bc>)
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	4a58      	ldr	r2, [pc, #352]	; (80037d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003672:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003676:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f003 0308 	and.w	r3, r3, #8
 8003680:	2b00      	cmp	r3, #0
 8003682:	d005      	beq.n	8003690 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003684:	4b53      	ldr	r3, [pc, #332]	; (80037d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	4a52      	ldr	r2, [pc, #328]	; (80037d4 <HAL_RCC_ClockConfig+0x1bc>)
 800368a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800368e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003690:	4b50      	ldr	r3, [pc, #320]	; (80037d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	494d      	ldr	r1, [pc, #308]	; (80037d4 <HAL_RCC_ClockConfig+0x1bc>)
 800369e:	4313      	orrs	r3, r2
 80036a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 0301 	and.w	r3, r3, #1
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d044      	beq.n	8003738 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d107      	bne.n	80036c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036b6:	4b47      	ldr	r3, [pc, #284]	; (80037d4 <HAL_RCC_ClockConfig+0x1bc>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d119      	bne.n	80036f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e07f      	b.n	80037c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d003      	beq.n	80036d6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036d2:	2b03      	cmp	r3, #3
 80036d4:	d107      	bne.n	80036e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036d6:	4b3f      	ldr	r3, [pc, #252]	; (80037d4 <HAL_RCC_ClockConfig+0x1bc>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d109      	bne.n	80036f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e06f      	b.n	80037c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036e6:	4b3b      	ldr	r3, [pc, #236]	; (80037d4 <HAL_RCC_ClockConfig+0x1bc>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0302 	and.w	r3, r3, #2
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d101      	bne.n	80036f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e067      	b.n	80037c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036f6:	4b37      	ldr	r3, [pc, #220]	; (80037d4 <HAL_RCC_ClockConfig+0x1bc>)
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	f023 0203 	bic.w	r2, r3, #3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	4934      	ldr	r1, [pc, #208]	; (80037d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003704:	4313      	orrs	r3, r2
 8003706:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003708:	f7fe fae6 	bl	8001cd8 <HAL_GetTick>
 800370c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800370e:	e00a      	b.n	8003726 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003710:	f7fe fae2 	bl	8001cd8 <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	f241 3288 	movw	r2, #5000	; 0x1388
 800371e:	4293      	cmp	r3, r2
 8003720:	d901      	bls.n	8003726 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e04f      	b.n	80037c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003726:	4b2b      	ldr	r3, [pc, #172]	; (80037d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	f003 020c 	and.w	r2, r3, #12
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	429a      	cmp	r2, r3
 8003736:	d1eb      	bne.n	8003710 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003738:	4b25      	ldr	r3, [pc, #148]	; (80037d0 <HAL_RCC_ClockConfig+0x1b8>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 030f 	and.w	r3, r3, #15
 8003740:	683a      	ldr	r2, [r7, #0]
 8003742:	429a      	cmp	r2, r3
 8003744:	d20c      	bcs.n	8003760 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003746:	4b22      	ldr	r3, [pc, #136]	; (80037d0 <HAL_RCC_ClockConfig+0x1b8>)
 8003748:	683a      	ldr	r2, [r7, #0]
 800374a:	b2d2      	uxtb	r2, r2
 800374c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800374e:	4b20      	ldr	r3, [pc, #128]	; (80037d0 <HAL_RCC_ClockConfig+0x1b8>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 030f 	and.w	r3, r3, #15
 8003756:	683a      	ldr	r2, [r7, #0]
 8003758:	429a      	cmp	r2, r3
 800375a:	d001      	beq.n	8003760 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	e032      	b.n	80037c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0304 	and.w	r3, r3, #4
 8003768:	2b00      	cmp	r3, #0
 800376a:	d008      	beq.n	800377e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800376c:	4b19      	ldr	r3, [pc, #100]	; (80037d4 <HAL_RCC_ClockConfig+0x1bc>)
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	4916      	ldr	r1, [pc, #88]	; (80037d4 <HAL_RCC_ClockConfig+0x1bc>)
 800377a:	4313      	orrs	r3, r2
 800377c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0308 	and.w	r3, r3, #8
 8003786:	2b00      	cmp	r3, #0
 8003788:	d009      	beq.n	800379e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800378a:	4b12      	ldr	r3, [pc, #72]	; (80037d4 <HAL_RCC_ClockConfig+0x1bc>)
 800378c:	689b      	ldr	r3, [r3, #8]
 800378e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	691b      	ldr	r3, [r3, #16]
 8003796:	00db      	lsls	r3, r3, #3
 8003798:	490e      	ldr	r1, [pc, #56]	; (80037d4 <HAL_RCC_ClockConfig+0x1bc>)
 800379a:	4313      	orrs	r3, r2
 800379c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800379e:	f000 f821 	bl	80037e4 <HAL_RCC_GetSysClockFreq>
 80037a2:	4601      	mov	r1, r0
 80037a4:	4b0b      	ldr	r3, [pc, #44]	; (80037d4 <HAL_RCC_ClockConfig+0x1bc>)
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	091b      	lsrs	r3, r3, #4
 80037aa:	f003 030f 	and.w	r3, r3, #15
 80037ae:	4a0a      	ldr	r2, [pc, #40]	; (80037d8 <HAL_RCC_ClockConfig+0x1c0>)
 80037b0:	5cd3      	ldrb	r3, [r2, r3]
 80037b2:	fa21 f303 	lsr.w	r3, r1, r3
 80037b6:	4a09      	ldr	r2, [pc, #36]	; (80037dc <HAL_RCC_ClockConfig+0x1c4>)
 80037b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80037ba:	4b09      	ldr	r3, [pc, #36]	; (80037e0 <HAL_RCC_ClockConfig+0x1c8>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4618      	mov	r0, r3
 80037c0:	f7fe fa46 	bl	8001c50 <HAL_InitTick>

  return HAL_OK;
 80037c4:	2300      	movs	r3, #0
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3710      	adds	r7, #16
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	40023c00 	.word	0x40023c00
 80037d4:	40023800 	.word	0x40023800
 80037d8:	08008808 	.word	0x08008808
 80037dc:	20000000 	.word	0x20000000
 80037e0:	200003cc 	.word	0x200003cc

080037e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037e6:	b085      	sub	sp, #20
 80037e8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80037ea:	2300      	movs	r3, #0
 80037ec:	607b      	str	r3, [r7, #4]
 80037ee:	2300      	movs	r3, #0
 80037f0:	60fb      	str	r3, [r7, #12]
 80037f2:	2300      	movs	r3, #0
 80037f4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80037f6:	2300      	movs	r3, #0
 80037f8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037fa:	4b63      	ldr	r3, [pc, #396]	; (8003988 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	f003 030c 	and.w	r3, r3, #12
 8003802:	2b04      	cmp	r3, #4
 8003804:	d007      	beq.n	8003816 <HAL_RCC_GetSysClockFreq+0x32>
 8003806:	2b08      	cmp	r3, #8
 8003808:	d008      	beq.n	800381c <HAL_RCC_GetSysClockFreq+0x38>
 800380a:	2b00      	cmp	r3, #0
 800380c:	f040 80b4 	bne.w	8003978 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003810:	4b5e      	ldr	r3, [pc, #376]	; (800398c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003812:	60bb      	str	r3, [r7, #8]
       break;
 8003814:	e0b3      	b.n	800397e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003816:	4b5d      	ldr	r3, [pc, #372]	; (800398c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003818:	60bb      	str	r3, [r7, #8]
      break;
 800381a:	e0b0      	b.n	800397e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800381c:	4b5a      	ldr	r3, [pc, #360]	; (8003988 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003824:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003826:	4b58      	ldr	r3, [pc, #352]	; (8003988 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d04a      	beq.n	80038c8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003832:	4b55      	ldr	r3, [pc, #340]	; (8003988 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	099b      	lsrs	r3, r3, #6
 8003838:	f04f 0400 	mov.w	r4, #0
 800383c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003840:	f04f 0200 	mov.w	r2, #0
 8003844:	ea03 0501 	and.w	r5, r3, r1
 8003848:	ea04 0602 	and.w	r6, r4, r2
 800384c:	4629      	mov	r1, r5
 800384e:	4632      	mov	r2, r6
 8003850:	f04f 0300 	mov.w	r3, #0
 8003854:	f04f 0400 	mov.w	r4, #0
 8003858:	0154      	lsls	r4, r2, #5
 800385a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800385e:	014b      	lsls	r3, r1, #5
 8003860:	4619      	mov	r1, r3
 8003862:	4622      	mov	r2, r4
 8003864:	1b49      	subs	r1, r1, r5
 8003866:	eb62 0206 	sbc.w	r2, r2, r6
 800386a:	f04f 0300 	mov.w	r3, #0
 800386e:	f04f 0400 	mov.w	r4, #0
 8003872:	0194      	lsls	r4, r2, #6
 8003874:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003878:	018b      	lsls	r3, r1, #6
 800387a:	1a5b      	subs	r3, r3, r1
 800387c:	eb64 0402 	sbc.w	r4, r4, r2
 8003880:	f04f 0100 	mov.w	r1, #0
 8003884:	f04f 0200 	mov.w	r2, #0
 8003888:	00e2      	lsls	r2, r4, #3
 800388a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800388e:	00d9      	lsls	r1, r3, #3
 8003890:	460b      	mov	r3, r1
 8003892:	4614      	mov	r4, r2
 8003894:	195b      	adds	r3, r3, r5
 8003896:	eb44 0406 	adc.w	r4, r4, r6
 800389a:	f04f 0100 	mov.w	r1, #0
 800389e:	f04f 0200 	mov.w	r2, #0
 80038a2:	02a2      	lsls	r2, r4, #10
 80038a4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80038a8:	0299      	lsls	r1, r3, #10
 80038aa:	460b      	mov	r3, r1
 80038ac:	4614      	mov	r4, r2
 80038ae:	4618      	mov	r0, r3
 80038b0:	4621      	mov	r1, r4
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f04f 0400 	mov.w	r4, #0
 80038b8:	461a      	mov	r2, r3
 80038ba:	4623      	mov	r3, r4
 80038bc:	f7fd fa34 	bl	8000d28 <__aeabi_uldivmod>
 80038c0:	4603      	mov	r3, r0
 80038c2:	460c      	mov	r4, r1
 80038c4:	60fb      	str	r3, [r7, #12]
 80038c6:	e049      	b.n	800395c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038c8:	4b2f      	ldr	r3, [pc, #188]	; (8003988 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	099b      	lsrs	r3, r3, #6
 80038ce:	f04f 0400 	mov.w	r4, #0
 80038d2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80038d6:	f04f 0200 	mov.w	r2, #0
 80038da:	ea03 0501 	and.w	r5, r3, r1
 80038de:	ea04 0602 	and.w	r6, r4, r2
 80038e2:	4629      	mov	r1, r5
 80038e4:	4632      	mov	r2, r6
 80038e6:	f04f 0300 	mov.w	r3, #0
 80038ea:	f04f 0400 	mov.w	r4, #0
 80038ee:	0154      	lsls	r4, r2, #5
 80038f0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80038f4:	014b      	lsls	r3, r1, #5
 80038f6:	4619      	mov	r1, r3
 80038f8:	4622      	mov	r2, r4
 80038fa:	1b49      	subs	r1, r1, r5
 80038fc:	eb62 0206 	sbc.w	r2, r2, r6
 8003900:	f04f 0300 	mov.w	r3, #0
 8003904:	f04f 0400 	mov.w	r4, #0
 8003908:	0194      	lsls	r4, r2, #6
 800390a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800390e:	018b      	lsls	r3, r1, #6
 8003910:	1a5b      	subs	r3, r3, r1
 8003912:	eb64 0402 	sbc.w	r4, r4, r2
 8003916:	f04f 0100 	mov.w	r1, #0
 800391a:	f04f 0200 	mov.w	r2, #0
 800391e:	00e2      	lsls	r2, r4, #3
 8003920:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003924:	00d9      	lsls	r1, r3, #3
 8003926:	460b      	mov	r3, r1
 8003928:	4614      	mov	r4, r2
 800392a:	195b      	adds	r3, r3, r5
 800392c:	eb44 0406 	adc.w	r4, r4, r6
 8003930:	f04f 0100 	mov.w	r1, #0
 8003934:	f04f 0200 	mov.w	r2, #0
 8003938:	02a2      	lsls	r2, r4, #10
 800393a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800393e:	0299      	lsls	r1, r3, #10
 8003940:	460b      	mov	r3, r1
 8003942:	4614      	mov	r4, r2
 8003944:	4618      	mov	r0, r3
 8003946:	4621      	mov	r1, r4
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f04f 0400 	mov.w	r4, #0
 800394e:	461a      	mov	r2, r3
 8003950:	4623      	mov	r3, r4
 8003952:	f7fd f9e9 	bl	8000d28 <__aeabi_uldivmod>
 8003956:	4603      	mov	r3, r0
 8003958:	460c      	mov	r4, r1
 800395a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800395c:	4b0a      	ldr	r3, [pc, #40]	; (8003988 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	0c1b      	lsrs	r3, r3, #16
 8003962:	f003 0303 	and.w	r3, r3, #3
 8003966:	3301      	adds	r3, #1
 8003968:	005b      	lsls	r3, r3, #1
 800396a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800396c:	68fa      	ldr	r2, [r7, #12]
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	fbb2 f3f3 	udiv	r3, r2, r3
 8003974:	60bb      	str	r3, [r7, #8]
      break;
 8003976:	e002      	b.n	800397e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003978:	4b04      	ldr	r3, [pc, #16]	; (800398c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800397a:	60bb      	str	r3, [r7, #8]
      break;
 800397c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800397e:	68bb      	ldr	r3, [r7, #8]
}
 8003980:	4618      	mov	r0, r3
 8003982:	3714      	adds	r7, #20
 8003984:	46bd      	mov	sp, r7
 8003986:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003988:	40023800 	.word	0x40023800
 800398c:	00f42400 	.word	0x00f42400

08003990 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003990:	b480      	push	{r7}
 8003992:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003994:	4b03      	ldr	r3, [pc, #12]	; (80039a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003996:	681b      	ldr	r3, [r3, #0]
}
 8003998:	4618      	mov	r0, r3
 800399a:	46bd      	mov	sp, r7
 800399c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a0:	4770      	bx	lr
 80039a2:	bf00      	nop
 80039a4:	20000000 	.word	0x20000000

080039a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80039ac:	f7ff fff0 	bl	8003990 <HAL_RCC_GetHCLKFreq>
 80039b0:	4601      	mov	r1, r0
 80039b2:	4b05      	ldr	r3, [pc, #20]	; (80039c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	0a9b      	lsrs	r3, r3, #10
 80039b8:	f003 0307 	and.w	r3, r3, #7
 80039bc:	4a03      	ldr	r2, [pc, #12]	; (80039cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80039be:	5cd3      	ldrb	r3, [r2, r3]
 80039c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	40023800 	.word	0x40023800
 80039cc:	08008818 	.word	0x08008818

080039d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80039d4:	f7ff ffdc 	bl	8003990 <HAL_RCC_GetHCLKFreq>
 80039d8:	4601      	mov	r1, r0
 80039da:	4b05      	ldr	r3, [pc, #20]	; (80039f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	0b5b      	lsrs	r3, r3, #13
 80039e0:	f003 0307 	and.w	r3, r3, #7
 80039e4:	4a03      	ldr	r2, [pc, #12]	; (80039f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039e6:	5cd3      	ldrb	r3, [r2, r3]
 80039e8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	40023800 	.word	0x40023800
 80039f4:	08008818 	.word	0x08008818

080039f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d101      	bne.n	8003a0a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e056      	b.n	8003ab8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d106      	bne.n	8003a2a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	f7fd fddd 	bl	80015e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2202      	movs	r2, #2
 8003a2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a40:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	685a      	ldr	r2, [r3, #4]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	431a      	orrs	r2, r3
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	431a      	orrs	r2, r3
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	691b      	ldr	r3, [r3, #16]
 8003a56:	431a      	orrs	r2, r3
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	695b      	ldr	r3, [r3, #20]
 8003a5c:	431a      	orrs	r2, r3
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	699b      	ldr	r3, [r3, #24]
 8003a62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a66:	431a      	orrs	r2, r3
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	69db      	ldr	r3, [r3, #28]
 8003a6c:	431a      	orrs	r2, r3
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6a1b      	ldr	r3, [r3, #32]
 8003a72:	ea42 0103 	orr.w	r1, r2, r3
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	699b      	ldr	r3, [r3, #24]
 8003a86:	0c1b      	lsrs	r3, r3, #16
 8003a88:	f003 0104 	and.w	r1, r3, #4
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	430a      	orrs	r2, r1
 8003a96:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	69da      	ldr	r2, [r3, #28]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003aa6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003ab6:	2300      	movs	r3, #0
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3708      	adds	r7, #8
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b086      	sub	sp, #24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	60f8      	str	r0, [r7, #12]
 8003ac8:	60b9      	str	r1, [r7, #8]
 8003aca:	4613      	mov	r3, r2
 8003acc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d101      	bne.n	8003ae0 <HAL_SPI_Transmit_DMA+0x20>
 8003adc:	2302      	movs	r3, #2
 8003ade:	e093      	b.n	8003c08 <HAL_SPI_Transmit_DMA+0x148>
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d002      	beq.n	8003afa <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8003af4:	2302      	movs	r3, #2
 8003af6:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003af8:	e081      	b.n	8003bfe <HAL_SPI_Transmit_DMA+0x13e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d002      	beq.n	8003b06 <HAL_SPI_Transmit_DMA+0x46>
 8003b00:	88fb      	ldrh	r3, [r7, #6]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d102      	bne.n	8003b0c <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003b0a:	e078      	b.n	8003bfe <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2203      	movs	r2, #3
 8003b10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2200      	movs	r2, #0
 8003b18:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	68ba      	ldr	r2, [r7, #8]
 8003b1e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	88fa      	ldrh	r2, [r7, #6]
 8003b24:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	88fa      	ldrh	r2, [r7, #6]
 8003b2a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2200      	movs	r2, #0
 8003b36:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2200      	movs	r2, #0
 8003b42:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2200      	movs	r2, #0
 8003b48:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b52:	d107      	bne.n	8003b64 <HAL_SPI_Transmit_DMA+0xa4>
  {
    SPI_1LINE_TX(hspi);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b62:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b68:	4a29      	ldr	r2, [pc, #164]	; (8003c10 <HAL_SPI_Transmit_DMA+0x150>)
 8003b6a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b70:	4a28      	ldr	r2, [pc, #160]	; (8003c14 <HAL_SPI_Transmit_DMA+0x154>)
 8003b72:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b78:	4a27      	ldr	r2, [pc, #156]	; (8003c18 <HAL_SPI_Transmit_DMA+0x158>)
 8003b7a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b80:	2200      	movs	r2, #0
 8003b82:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	330c      	adds	r3, #12
 8003b94:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b9a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003b9c:	f7fe fe34 	bl	8002808 <HAL_DMA_Start_IT>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d00c      	beq.n	8003bc0 <HAL_SPI_Transmit_DMA+0x100>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003baa:	f043 0210 	orr.w	r2, r3, #16
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8003bbe:	e01e      	b.n	8003bfe <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bca:	2b40      	cmp	r3, #64	; 0x40
 8003bcc:	d007      	beq.n	8003bde <HAL_SPI_Transmit_DMA+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bdc:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	685a      	ldr	r2, [r3, #4]
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f042 0220 	orr.w	r2, r2, #32
 8003bec:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	685a      	ldr	r2, [r3, #4]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f042 0202 	orr.w	r2, r2, #2
 8003bfc:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003c06:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3718      	adds	r7, #24
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	08003d1d 	.word	0x08003d1d
 8003c14:	08003c75 	.word	0x08003c75
 8003c18:	08003d39 	.word	0x08003d39

08003c1c <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8003c24:	bf00      	nop
 8003c26:	370c      	adds	r7, #12
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr

08003c30 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b083      	sub	sp, #12
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8003c38:	bf00      	nop
 8003c3a:	370c      	adds	r7, #12
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr

08003c44 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b083      	sub	sp, #12
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003c4c:	bf00      	nop
 8003c4e:	370c      	adds	r7, #12
 8003c50:	46bd      	mov	sp, r7
 8003c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c56:	4770      	bx	lr

08003c58 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b083      	sub	sp, #12
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c66:	b2db      	uxtb	r3, r3
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	370c      	adds	r7, #12
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr

08003c74 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b086      	sub	sp, #24
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c80:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c82:	f7fe f829 	bl	8001cd8 <HAL_GetTick>
 8003c86:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c96:	d03b      	beq.n	8003d10 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	685a      	ldr	r2, [r3, #4]
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f022 0220 	bic.w	r2, r2, #32
 8003ca6:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	685a      	ldr	r2, [r3, #4]
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f022 0202 	bic.w	r2, r2, #2
 8003cb6:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003cb8:	693a      	ldr	r2, [r7, #16]
 8003cba:	2164      	movs	r1, #100	; 0x64
 8003cbc:	6978      	ldr	r0, [r7, #20]
 8003cbe:	f000 f8c5 	bl	8003e4c <SPI_EndRxTxTransaction>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d005      	beq.n	8003cd4 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ccc:	f043 0220 	orr.w	r2, r3, #32
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d10a      	bne.n	8003cf2 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003cdc:	2300      	movs	r3, #0
 8003cde:	60fb      	str	r3, [r7, #12]
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	68db      	ldr	r3, [r3, #12]
 8003ce6:	60fb      	str	r3, [r7, #12]
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	60fb      	str	r3, [r7, #12]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d003      	beq.n	8003d10 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003d08:	6978      	ldr	r0, [r7, #20]
 8003d0a:	f7ff ff9b 	bl	8003c44 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003d0e:	e002      	b.n	8003d16 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8003d10:	6978      	ldr	r0, [r7, #20]
 8003d12:	f7ff ff83 	bl	8003c1c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d16:	3718      	adds	r7, #24
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}

08003d1c <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b084      	sub	sp, #16
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d28:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8003d2a:	68f8      	ldr	r0, [r7, #12]
 8003d2c:	f7ff ff80 	bl	8003c30 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d30:	bf00      	nop
 8003d32:	3710      	adds	r7, #16
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}

08003d38 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d44:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	685a      	ldr	r2, [r3, #4]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f022 0203 	bic.w	r2, r2, #3
 8003d54:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d5a:	f043 0210 	orr.w	r2, r3, #16
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2201      	movs	r2, #1
 8003d66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003d6a:	68f8      	ldr	r0, [r7, #12]
 8003d6c:	f7ff ff6a 	bl	8003c44 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d70:	bf00      	nop
 8003d72:	3710      	adds	r7, #16
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}

08003d78 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b084      	sub	sp, #16
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	60b9      	str	r1, [r7, #8]
 8003d82:	603b      	str	r3, [r7, #0]
 8003d84:	4613      	mov	r3, r2
 8003d86:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d88:	e04c      	b.n	8003e24 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d90:	d048      	beq.n	8003e24 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003d92:	f7fd ffa1 	bl	8001cd8 <HAL_GetTick>
 8003d96:	4602      	mov	r2, r0
 8003d98:	69bb      	ldr	r3, [r7, #24]
 8003d9a:	1ad3      	subs	r3, r2, r3
 8003d9c:	683a      	ldr	r2, [r7, #0]
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	d902      	bls.n	8003da8 <SPI_WaitFlagStateUntilTimeout+0x30>
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d13d      	bne.n	8003e24 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	685a      	ldr	r2, [r3, #4]
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003db6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003dc0:	d111      	bne.n	8003de6 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003dca:	d004      	beq.n	8003dd6 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dd4:	d107      	bne.n	8003de6 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003de4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dee:	d10f      	bne.n	8003e10 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003dfe:	601a      	str	r2, [r3, #0]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e0e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003e20:	2303      	movs	r3, #3
 8003e22:	e00f      	b.n	8003e44 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	689a      	ldr	r2, [r3, #8]
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	68ba      	ldr	r2, [r7, #8]
 8003e30:	429a      	cmp	r2, r3
 8003e32:	bf0c      	ite	eq
 8003e34:	2301      	moveq	r3, #1
 8003e36:	2300      	movne	r3, #0
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	79fb      	ldrb	r3, [r7, #7]
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	d1a3      	bne.n	8003d8a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8003e42:	2300      	movs	r3, #0
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3710      	adds	r7, #16
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}

08003e4c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b088      	sub	sp, #32
 8003e50:	af02      	add	r7, sp, #8
 8003e52:	60f8      	str	r0, [r7, #12]
 8003e54:	60b9      	str	r1, [r7, #8]
 8003e56:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003e58:	4b1b      	ldr	r3, [pc, #108]	; (8003ec8 <SPI_EndRxTxTransaction+0x7c>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a1b      	ldr	r2, [pc, #108]	; (8003ecc <SPI_EndRxTxTransaction+0x80>)
 8003e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e62:	0d5b      	lsrs	r3, r3, #21
 8003e64:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003e68:	fb02 f303 	mul.w	r3, r2, r3
 8003e6c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e76:	d112      	bne.n	8003e9e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	9300      	str	r3, [sp, #0]
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	2180      	movs	r1, #128	; 0x80
 8003e82:	68f8      	ldr	r0, [r7, #12]
 8003e84:	f7ff ff78 	bl	8003d78 <SPI_WaitFlagStateUntilTimeout>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d016      	beq.n	8003ebc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e92:	f043 0220 	orr.w	r2, r3, #32
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e00f      	b.n	8003ebe <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d00a      	beq.n	8003eba <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003eb4:	2b80      	cmp	r3, #128	; 0x80
 8003eb6:	d0f2      	beq.n	8003e9e <SPI_EndRxTxTransaction+0x52>
 8003eb8:	e000      	b.n	8003ebc <SPI_EndRxTxTransaction+0x70>
        break;
 8003eba:	bf00      	nop
  }

  return HAL_OK;
 8003ebc:	2300      	movs	r3, #0
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3718      	adds	r7, #24
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	20000000 	.word	0x20000000
 8003ecc:	165e9f81 	.word	0x165e9f81

08003ed0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b082      	sub	sp, #8
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d101      	bne.n	8003ee2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e01d      	b.n	8003f1e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d106      	bne.n	8003efc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f7fd fcfa 	bl	80018f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2202      	movs	r2, #2
 8003f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	3304      	adds	r3, #4
 8003f0c:	4619      	mov	r1, r3
 8003f0e:	4610      	mov	r0, r2
 8003f10:	f000 f9f0 	bl	80042f4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f1c:	2300      	movs	r3, #0
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3708      	adds	r7, #8
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}

08003f26 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f26:	b580      	push	{r7, lr}
 8003f28:	b082      	sub	sp, #8
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	691b      	ldr	r3, [r3, #16]
 8003f34:	f003 0302 	and.w	r3, r3, #2
 8003f38:	2b02      	cmp	r3, #2
 8003f3a:	d122      	bne.n	8003f82 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	f003 0302 	and.w	r3, r3, #2
 8003f46:	2b02      	cmp	r3, #2
 8003f48:	d11b      	bne.n	8003f82 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f06f 0202 	mvn.w	r2, #2
 8003f52:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2201      	movs	r2, #1
 8003f58:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	699b      	ldr	r3, [r3, #24]
 8003f60:	f003 0303 	and.w	r3, r3, #3
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d003      	beq.n	8003f70 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f000 f9a5 	bl	80042b8 <HAL_TIM_IC_CaptureCallback>
 8003f6e:	e005      	b.n	8003f7c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	f000 f997 	bl	80042a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f000 f9a8 	bl	80042cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	691b      	ldr	r3, [r3, #16]
 8003f88:	f003 0304 	and.w	r3, r3, #4
 8003f8c:	2b04      	cmp	r3, #4
 8003f8e:	d122      	bne.n	8003fd6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	f003 0304 	and.w	r3, r3, #4
 8003f9a:	2b04      	cmp	r3, #4
 8003f9c:	d11b      	bne.n	8003fd6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f06f 0204 	mvn.w	r2, #4
 8003fa6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2202      	movs	r2, #2
 8003fac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	699b      	ldr	r3, [r3, #24]
 8003fb4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d003      	beq.n	8003fc4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f000 f97b 	bl	80042b8 <HAL_TIM_IC_CaptureCallback>
 8003fc2:	e005      	b.n	8003fd0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fc4:	6878      	ldr	r0, [r7, #4]
 8003fc6:	f000 f96d 	bl	80042a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f000 f97e 	bl	80042cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	691b      	ldr	r3, [r3, #16]
 8003fdc:	f003 0308 	and.w	r3, r3, #8
 8003fe0:	2b08      	cmp	r3, #8
 8003fe2:	d122      	bne.n	800402a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	68db      	ldr	r3, [r3, #12]
 8003fea:	f003 0308 	and.w	r3, r3, #8
 8003fee:	2b08      	cmp	r3, #8
 8003ff0:	d11b      	bne.n	800402a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f06f 0208 	mvn.w	r2, #8
 8003ffa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2204      	movs	r2, #4
 8004000:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	69db      	ldr	r3, [r3, #28]
 8004008:	f003 0303 	and.w	r3, r3, #3
 800400c:	2b00      	cmp	r3, #0
 800400e:	d003      	beq.n	8004018 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	f000 f951 	bl	80042b8 <HAL_TIM_IC_CaptureCallback>
 8004016:	e005      	b.n	8004024 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f000 f943 	bl	80042a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f000 f954 	bl	80042cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2200      	movs	r2, #0
 8004028:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	691b      	ldr	r3, [r3, #16]
 8004030:	f003 0310 	and.w	r3, r3, #16
 8004034:	2b10      	cmp	r3, #16
 8004036:	d122      	bne.n	800407e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	68db      	ldr	r3, [r3, #12]
 800403e:	f003 0310 	and.w	r3, r3, #16
 8004042:	2b10      	cmp	r3, #16
 8004044:	d11b      	bne.n	800407e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f06f 0210 	mvn.w	r2, #16
 800404e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2208      	movs	r2, #8
 8004054:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	69db      	ldr	r3, [r3, #28]
 800405c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004060:	2b00      	cmp	r3, #0
 8004062:	d003      	beq.n	800406c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f000 f927 	bl	80042b8 <HAL_TIM_IC_CaptureCallback>
 800406a:	e005      	b.n	8004078 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f000 f919 	bl	80042a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f000 f92a 	bl	80042cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2200      	movs	r2, #0
 800407c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	691b      	ldr	r3, [r3, #16]
 8004084:	f003 0301 	and.w	r3, r3, #1
 8004088:	2b01      	cmp	r3, #1
 800408a:	d10e      	bne.n	80040aa <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	68db      	ldr	r3, [r3, #12]
 8004092:	f003 0301 	and.w	r3, r3, #1
 8004096:	2b01      	cmp	r3, #1
 8004098:	d107      	bne.n	80040aa <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f06f 0201 	mvn.w	r2, #1
 80040a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	f7fd fc49 	bl	800193c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	691b      	ldr	r3, [r3, #16]
 80040b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040b4:	2b80      	cmp	r3, #128	; 0x80
 80040b6:	d10e      	bne.n	80040d6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040c2:	2b80      	cmp	r3, #128	; 0x80
 80040c4:	d107      	bne.n	80040d6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80040ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f000 faa1 	bl	8004618 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	691b      	ldr	r3, [r3, #16]
 80040dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040e0:	2b40      	cmp	r3, #64	; 0x40
 80040e2:	d10e      	bne.n	8004102 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	68db      	ldr	r3, [r3, #12]
 80040ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ee:	2b40      	cmp	r3, #64	; 0x40
 80040f0:	d107      	bne.n	8004102 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80040fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f000 f8ef 	bl	80042e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	691b      	ldr	r3, [r3, #16]
 8004108:	f003 0320 	and.w	r3, r3, #32
 800410c:	2b20      	cmp	r3, #32
 800410e:	d10e      	bne.n	800412e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	68db      	ldr	r3, [r3, #12]
 8004116:	f003 0320 	and.w	r3, r3, #32
 800411a:	2b20      	cmp	r3, #32
 800411c:	d107      	bne.n	800412e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f06f 0220 	mvn.w	r2, #32
 8004126:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	f000 fa6b 	bl	8004604 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800412e:	bf00      	nop
 8004130:	3708      	adds	r7, #8
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}

08004136 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004136:	b580      	push	{r7, lr}
 8004138:	b084      	sub	sp, #16
 800413a:	af00      	add	r7, sp, #0
 800413c:	6078      	str	r0, [r7, #4]
 800413e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004146:	2b01      	cmp	r3, #1
 8004148:	d101      	bne.n	800414e <HAL_TIM_ConfigClockSource+0x18>
 800414a:	2302      	movs	r3, #2
 800414c:	e0a6      	b.n	800429c <HAL_TIM_ConfigClockSource+0x166>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2201      	movs	r2, #1
 8004152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2202      	movs	r2, #2
 800415a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800416c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004174:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	68fa      	ldr	r2, [r7, #12]
 800417c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	2b40      	cmp	r3, #64	; 0x40
 8004184:	d067      	beq.n	8004256 <HAL_TIM_ConfigClockSource+0x120>
 8004186:	2b40      	cmp	r3, #64	; 0x40
 8004188:	d80b      	bhi.n	80041a2 <HAL_TIM_ConfigClockSource+0x6c>
 800418a:	2b10      	cmp	r3, #16
 800418c:	d073      	beq.n	8004276 <HAL_TIM_ConfigClockSource+0x140>
 800418e:	2b10      	cmp	r3, #16
 8004190:	d802      	bhi.n	8004198 <HAL_TIM_ConfigClockSource+0x62>
 8004192:	2b00      	cmp	r3, #0
 8004194:	d06f      	beq.n	8004276 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004196:	e078      	b.n	800428a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004198:	2b20      	cmp	r3, #32
 800419a:	d06c      	beq.n	8004276 <HAL_TIM_ConfigClockSource+0x140>
 800419c:	2b30      	cmp	r3, #48	; 0x30
 800419e:	d06a      	beq.n	8004276 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80041a0:	e073      	b.n	800428a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80041a2:	2b70      	cmp	r3, #112	; 0x70
 80041a4:	d00d      	beq.n	80041c2 <HAL_TIM_ConfigClockSource+0x8c>
 80041a6:	2b70      	cmp	r3, #112	; 0x70
 80041a8:	d804      	bhi.n	80041b4 <HAL_TIM_ConfigClockSource+0x7e>
 80041aa:	2b50      	cmp	r3, #80	; 0x50
 80041ac:	d033      	beq.n	8004216 <HAL_TIM_ConfigClockSource+0xe0>
 80041ae:	2b60      	cmp	r3, #96	; 0x60
 80041b0:	d041      	beq.n	8004236 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80041b2:	e06a      	b.n	800428a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80041b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041b8:	d066      	beq.n	8004288 <HAL_TIM_ConfigClockSource+0x152>
 80041ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041be:	d017      	beq.n	80041f0 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80041c0:	e063      	b.n	800428a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6818      	ldr	r0, [r3, #0]
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	6899      	ldr	r1, [r3, #8]
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	685a      	ldr	r2, [r3, #4]
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	68db      	ldr	r3, [r3, #12]
 80041d2:	f000 f989 	bl	80044e8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80041e4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	68fa      	ldr	r2, [r7, #12]
 80041ec:	609a      	str	r2, [r3, #8]
      break;
 80041ee:	e04c      	b.n	800428a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6818      	ldr	r0, [r3, #0]
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	6899      	ldr	r1, [r3, #8]
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	685a      	ldr	r2, [r3, #4]
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	f000 f972 	bl	80044e8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	689a      	ldr	r2, [r3, #8]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004212:	609a      	str	r2, [r3, #8]
      break;
 8004214:	e039      	b.n	800428a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6818      	ldr	r0, [r3, #0]
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	6859      	ldr	r1, [r3, #4]
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	461a      	mov	r2, r3
 8004224:	f000 f8e6 	bl	80043f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	2150      	movs	r1, #80	; 0x50
 800422e:	4618      	mov	r0, r3
 8004230:	f000 f93f 	bl	80044b2 <TIM_ITRx_SetConfig>
      break;
 8004234:	e029      	b.n	800428a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6818      	ldr	r0, [r3, #0]
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	6859      	ldr	r1, [r3, #4]
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	461a      	mov	r2, r3
 8004244:	f000 f905 	bl	8004452 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	2160      	movs	r1, #96	; 0x60
 800424e:	4618      	mov	r0, r3
 8004250:	f000 f92f 	bl	80044b2 <TIM_ITRx_SetConfig>
      break;
 8004254:	e019      	b.n	800428a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6818      	ldr	r0, [r3, #0]
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	6859      	ldr	r1, [r3, #4]
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	68db      	ldr	r3, [r3, #12]
 8004262:	461a      	mov	r2, r3
 8004264:	f000 f8c6 	bl	80043f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	2140      	movs	r1, #64	; 0x40
 800426e:	4618      	mov	r0, r3
 8004270:	f000 f91f 	bl	80044b2 <TIM_ITRx_SetConfig>
      break;
 8004274:	e009      	b.n	800428a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4619      	mov	r1, r3
 8004280:	4610      	mov	r0, r2
 8004282:	f000 f916 	bl	80044b2 <TIM_ITRx_SetConfig>
      break;
 8004286:	e000      	b.n	800428a <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004288:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2201      	movs	r2, #1
 800428e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800429a:	2300      	movs	r3, #0
}
 800429c:	4618      	mov	r0, r3
 800429e:	3710      	adds	r7, #16
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}

080042a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80042ac:	bf00      	nop
 80042ae:	370c      	adds	r7, #12
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr

080042b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b083      	sub	sp, #12
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80042c0:	bf00      	nop
 80042c2:	370c      	adds	r7, #12
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr

080042cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b083      	sub	sp, #12
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80042d4:	bf00      	nop
 80042d6:	370c      	adds	r7, #12
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr

080042e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80042e8:	bf00      	nop
 80042ea:	370c      	adds	r7, #12
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr

080042f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b085      	sub	sp, #20
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	4a34      	ldr	r2, [pc, #208]	; (80043d8 <TIM_Base_SetConfig+0xe4>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d00f      	beq.n	800432c <TIM_Base_SetConfig+0x38>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004312:	d00b      	beq.n	800432c <TIM_Base_SetConfig+0x38>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	4a31      	ldr	r2, [pc, #196]	; (80043dc <TIM_Base_SetConfig+0xe8>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d007      	beq.n	800432c <TIM_Base_SetConfig+0x38>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	4a30      	ldr	r2, [pc, #192]	; (80043e0 <TIM_Base_SetConfig+0xec>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d003      	beq.n	800432c <TIM_Base_SetConfig+0x38>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	4a2f      	ldr	r2, [pc, #188]	; (80043e4 <TIM_Base_SetConfig+0xf0>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d108      	bne.n	800433e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004332:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	68fa      	ldr	r2, [r7, #12]
 800433a:	4313      	orrs	r3, r2
 800433c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	4a25      	ldr	r2, [pc, #148]	; (80043d8 <TIM_Base_SetConfig+0xe4>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d01b      	beq.n	800437e <TIM_Base_SetConfig+0x8a>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800434c:	d017      	beq.n	800437e <TIM_Base_SetConfig+0x8a>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	4a22      	ldr	r2, [pc, #136]	; (80043dc <TIM_Base_SetConfig+0xe8>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d013      	beq.n	800437e <TIM_Base_SetConfig+0x8a>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4a21      	ldr	r2, [pc, #132]	; (80043e0 <TIM_Base_SetConfig+0xec>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d00f      	beq.n	800437e <TIM_Base_SetConfig+0x8a>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a20      	ldr	r2, [pc, #128]	; (80043e4 <TIM_Base_SetConfig+0xf0>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d00b      	beq.n	800437e <TIM_Base_SetConfig+0x8a>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	4a1f      	ldr	r2, [pc, #124]	; (80043e8 <TIM_Base_SetConfig+0xf4>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d007      	beq.n	800437e <TIM_Base_SetConfig+0x8a>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	4a1e      	ldr	r2, [pc, #120]	; (80043ec <TIM_Base_SetConfig+0xf8>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d003      	beq.n	800437e <TIM_Base_SetConfig+0x8a>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	4a1d      	ldr	r2, [pc, #116]	; (80043f0 <TIM_Base_SetConfig+0xfc>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d108      	bne.n	8004390 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004384:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	68fa      	ldr	r2, [r7, #12]
 800438c:	4313      	orrs	r3, r2
 800438e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	695b      	ldr	r3, [r3, #20]
 800439a:	4313      	orrs	r3, r2
 800439c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	68fa      	ldr	r2, [r7, #12]
 80043a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	689a      	ldr	r2, [r3, #8]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	4a08      	ldr	r2, [pc, #32]	; (80043d8 <TIM_Base_SetConfig+0xe4>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d103      	bne.n	80043c4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	691a      	ldr	r2, [r3, #16]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	615a      	str	r2, [r3, #20]
}
 80043ca:	bf00      	nop
 80043cc:	3714      	adds	r7, #20
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr
 80043d6:	bf00      	nop
 80043d8:	40010000 	.word	0x40010000
 80043dc:	40000400 	.word	0x40000400
 80043e0:	40000800 	.word	0x40000800
 80043e4:	40000c00 	.word	0x40000c00
 80043e8:	40014000 	.word	0x40014000
 80043ec:	40014400 	.word	0x40014400
 80043f0:	40014800 	.word	0x40014800

080043f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b087      	sub	sp, #28
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	60f8      	str	r0, [r7, #12]
 80043fc:	60b9      	str	r1, [r7, #8]
 80043fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6a1b      	ldr	r3, [r3, #32]
 8004404:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	6a1b      	ldr	r3, [r3, #32]
 800440a:	f023 0201 	bic.w	r2, r3, #1
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	699b      	ldr	r3, [r3, #24]
 8004416:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800441e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	011b      	lsls	r3, r3, #4
 8004424:	693a      	ldr	r2, [r7, #16]
 8004426:	4313      	orrs	r3, r2
 8004428:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	f023 030a 	bic.w	r3, r3, #10
 8004430:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004432:	697a      	ldr	r2, [r7, #20]
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	4313      	orrs	r3, r2
 8004438:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	693a      	ldr	r2, [r7, #16]
 800443e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	697a      	ldr	r2, [r7, #20]
 8004444:	621a      	str	r2, [r3, #32]
}
 8004446:	bf00      	nop
 8004448:	371c      	adds	r7, #28
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr

08004452 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004452:	b480      	push	{r7}
 8004454:	b087      	sub	sp, #28
 8004456:	af00      	add	r7, sp, #0
 8004458:	60f8      	str	r0, [r7, #12]
 800445a:	60b9      	str	r1, [r7, #8]
 800445c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	6a1b      	ldr	r3, [r3, #32]
 8004462:	f023 0210 	bic.w	r2, r3, #16
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	699b      	ldr	r3, [r3, #24]
 800446e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6a1b      	ldr	r3, [r3, #32]
 8004474:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800447c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	031b      	lsls	r3, r3, #12
 8004482:	697a      	ldr	r2, [r7, #20]
 8004484:	4313      	orrs	r3, r2
 8004486:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800448e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	011b      	lsls	r3, r3, #4
 8004494:	693a      	ldr	r2, [r7, #16]
 8004496:	4313      	orrs	r3, r2
 8004498:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	697a      	ldr	r2, [r7, #20]
 800449e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	693a      	ldr	r2, [r7, #16]
 80044a4:	621a      	str	r2, [r3, #32]
}
 80044a6:	bf00      	nop
 80044a8:	371c      	adds	r7, #28
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr

080044b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80044b2:	b480      	push	{r7}
 80044b4:	b085      	sub	sp, #20
 80044b6:	af00      	add	r7, sp, #0
 80044b8:	6078      	str	r0, [r7, #4]
 80044ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80044ca:	683a      	ldr	r2, [r7, #0]
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	4313      	orrs	r3, r2
 80044d0:	f043 0307 	orr.w	r3, r3, #7
 80044d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	68fa      	ldr	r2, [r7, #12]
 80044da:	609a      	str	r2, [r3, #8]
}
 80044dc:	bf00      	nop
 80044de:	3714      	adds	r7, #20
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr

080044e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b087      	sub	sp, #28
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	60f8      	str	r0, [r7, #12]
 80044f0:	60b9      	str	r1, [r7, #8]
 80044f2:	607a      	str	r2, [r7, #4]
 80044f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004502:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	021a      	lsls	r2, r3, #8
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	431a      	orrs	r2, r3
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	4313      	orrs	r3, r2
 8004510:	697a      	ldr	r2, [r7, #20]
 8004512:	4313      	orrs	r3, r2
 8004514:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	697a      	ldr	r2, [r7, #20]
 800451a:	609a      	str	r2, [r3, #8]
}
 800451c:	bf00      	nop
 800451e:	371c      	adds	r7, #28
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr

08004528 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004528:	b480      	push	{r7}
 800452a:	b085      	sub	sp, #20
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
 8004530:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004538:	2b01      	cmp	r3, #1
 800453a:	d101      	bne.n	8004540 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800453c:	2302      	movs	r3, #2
 800453e:	e050      	b.n	80045e2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2202      	movs	r2, #2
 800454c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004566:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	68fa      	ldr	r2, [r7, #12]
 800456e:	4313      	orrs	r3, r2
 8004570:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	68fa      	ldr	r2, [r7, #12]
 8004578:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a1c      	ldr	r2, [pc, #112]	; (80045f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d018      	beq.n	80045b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800458c:	d013      	beq.n	80045b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a18      	ldr	r2, [pc, #96]	; (80045f4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d00e      	beq.n	80045b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a16      	ldr	r2, [pc, #88]	; (80045f8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d009      	beq.n	80045b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a15      	ldr	r2, [pc, #84]	; (80045fc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d004      	beq.n	80045b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a13      	ldr	r2, [pc, #76]	; (8004600 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d10c      	bne.n	80045d0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80045bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	68ba      	ldr	r2, [r7, #8]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	68ba      	ldr	r2, [r7, #8]
 80045ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2200      	movs	r2, #0
 80045dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045e0:	2300      	movs	r3, #0
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	3714      	adds	r7, #20
 80045e6:	46bd      	mov	sp, r7
 80045e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ec:	4770      	bx	lr
 80045ee:	bf00      	nop
 80045f0:	40010000 	.word	0x40010000
 80045f4:	40000400 	.word	0x40000400
 80045f8:	40000800 	.word	0x40000800
 80045fc:	40000c00 	.word	0x40000c00
 8004600:	40014000 	.word	0x40014000

08004604 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800460c:	bf00      	nop
 800460e:	370c      	adds	r7, #12
 8004610:	46bd      	mov	sp, r7
 8004612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004616:	4770      	bx	lr

08004618 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004618:	b480      	push	{r7}
 800461a:	b083      	sub	sp, #12
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004620:	bf00      	nop
 8004622:	370c      	adds	r7, #12
 8004624:	46bd      	mov	sp, r7
 8004626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462a:	4770      	bx	lr

0800462c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b082      	sub	sp, #8
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d101      	bne.n	800463e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	e03f      	b.n	80046be <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004644:	b2db      	uxtb	r3, r3
 8004646:	2b00      	cmp	r3, #0
 8004648:	d106      	bne.n	8004658 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f7fd f9b2 	bl	80019bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2224      	movs	r2, #36	; 0x24
 800465c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	68da      	ldr	r2, [r3, #12]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800466e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f000 fb4b 	bl	8004d0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	691a      	ldr	r2, [r3, #16]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004684:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	695a      	ldr	r2, [r3, #20]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004694:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	68da      	ldr	r2, [r3, #12]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80046a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2220      	movs	r2, #32
 80046b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2220      	movs	r2, #32
 80046b8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80046bc:	2300      	movs	r3, #0
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3708      	adds	r7, #8
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}

080046c6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046c6:	b580      	push	{r7, lr}
 80046c8:	b088      	sub	sp, #32
 80046ca:	af02      	add	r7, sp, #8
 80046cc:	60f8      	str	r0, [r7, #12]
 80046ce:	60b9      	str	r1, [r7, #8]
 80046d0:	603b      	str	r3, [r7, #0]
 80046d2:	4613      	mov	r3, r2
 80046d4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80046d6:	2300      	movs	r3, #0
 80046d8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	2b20      	cmp	r3, #32
 80046e4:	f040 8083 	bne.w	80047ee <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d002      	beq.n	80046f4 <HAL_UART_Transmit+0x2e>
 80046ee:	88fb      	ldrh	r3, [r7, #6]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d101      	bne.n	80046f8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	e07b      	b.n	80047f0 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d101      	bne.n	8004706 <HAL_UART_Transmit+0x40>
 8004702:	2302      	movs	r3, #2
 8004704:	e074      	b.n	80047f0 <HAL_UART_Transmit+0x12a>
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2201      	movs	r2, #1
 800470a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2200      	movs	r2, #0
 8004712:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2221      	movs	r2, #33	; 0x21
 8004718:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800471c:	f7fd fadc 	bl	8001cd8 <HAL_GetTick>
 8004720:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	88fa      	ldrh	r2, [r7, #6]
 8004726:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	88fa      	ldrh	r2, [r7, #6]
 800472c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2200      	movs	r2, #0
 8004732:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8004736:	e042      	b.n	80047be <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800473c:	b29b      	uxth	r3, r3
 800473e:	3b01      	subs	r3, #1
 8004740:	b29a      	uxth	r2, r3
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800474e:	d122      	bne.n	8004796 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	9300      	str	r3, [sp, #0]
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	2200      	movs	r2, #0
 8004758:	2180      	movs	r1, #128	; 0x80
 800475a:	68f8      	ldr	r0, [r7, #12]
 800475c:	f000 f96a 	bl	8004a34 <UART_WaitOnFlagUntilTimeout>
 8004760:	4603      	mov	r3, r0
 8004762:	2b00      	cmp	r3, #0
 8004764:	d001      	beq.n	800476a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	e042      	b.n	80047f0 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	881b      	ldrh	r3, [r3, #0]
 8004772:	461a      	mov	r2, r3
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800477c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	691b      	ldr	r3, [r3, #16]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d103      	bne.n	800478e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	3302      	adds	r3, #2
 800478a:	60bb      	str	r3, [r7, #8]
 800478c:	e017      	b.n	80047be <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	3301      	adds	r3, #1
 8004792:	60bb      	str	r3, [r7, #8]
 8004794:	e013      	b.n	80047be <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	9300      	str	r3, [sp, #0]
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	2200      	movs	r2, #0
 800479e:	2180      	movs	r1, #128	; 0x80
 80047a0:	68f8      	ldr	r0, [r7, #12]
 80047a2:	f000 f947 	bl	8004a34 <UART_WaitOnFlagUntilTimeout>
 80047a6:	4603      	mov	r3, r0
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d001      	beq.n	80047b0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	e01f      	b.n	80047f0 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	1c5a      	adds	r2, r3, #1
 80047b4:	60ba      	str	r2, [r7, #8]
 80047b6:	781a      	ldrb	r2, [r3, #0]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80047c2:	b29b      	uxth	r3, r3
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d1b7      	bne.n	8004738 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	9300      	str	r3, [sp, #0]
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	2200      	movs	r2, #0
 80047d0:	2140      	movs	r1, #64	; 0x40
 80047d2:	68f8      	ldr	r0, [r7, #12]
 80047d4:	f000 f92e 	bl	8004a34 <UART_WaitOnFlagUntilTimeout>
 80047d8:	4603      	mov	r3, r0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d001      	beq.n	80047e2 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e006      	b.n	80047f0 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2220      	movs	r2, #32
 80047e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80047ea:	2300      	movs	r3, #0
 80047ec:	e000      	b.n	80047f0 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80047ee:	2302      	movs	r3, #2
  }
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3718      	adds	r7, #24
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}

080047f8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b088      	sub	sp, #32
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	68db      	ldr	r3, [r3, #12]
 800480e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	695b      	ldr	r3, [r3, #20]
 8004816:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004818:	2300      	movs	r3, #0
 800481a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800481c:	2300      	movs	r3, #0
 800481e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004820:	69fb      	ldr	r3, [r7, #28]
 8004822:	f003 030f 	and.w	r3, r3, #15
 8004826:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d10d      	bne.n	800484a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800482e:	69fb      	ldr	r3, [r7, #28]
 8004830:	f003 0320 	and.w	r3, r3, #32
 8004834:	2b00      	cmp	r3, #0
 8004836:	d008      	beq.n	800484a <HAL_UART_IRQHandler+0x52>
 8004838:	69bb      	ldr	r3, [r7, #24]
 800483a:	f003 0320 	and.w	r3, r3, #32
 800483e:	2b00      	cmp	r3, #0
 8004840:	d003      	beq.n	800484a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f000 f9e0 	bl	8004c08 <UART_Receive_IT>
      return;
 8004848:	e0d1      	b.n	80049ee <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	2b00      	cmp	r3, #0
 800484e:	f000 80b0 	beq.w	80049b2 <HAL_UART_IRQHandler+0x1ba>
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	f003 0301 	and.w	r3, r3, #1
 8004858:	2b00      	cmp	r3, #0
 800485a:	d105      	bne.n	8004868 <HAL_UART_IRQHandler+0x70>
 800485c:	69bb      	ldr	r3, [r7, #24]
 800485e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004862:	2b00      	cmp	r3, #0
 8004864:	f000 80a5 	beq.w	80049b2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004868:	69fb      	ldr	r3, [r7, #28]
 800486a:	f003 0301 	and.w	r3, r3, #1
 800486e:	2b00      	cmp	r3, #0
 8004870:	d00a      	beq.n	8004888 <HAL_UART_IRQHandler+0x90>
 8004872:	69bb      	ldr	r3, [r7, #24]
 8004874:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004878:	2b00      	cmp	r3, #0
 800487a:	d005      	beq.n	8004888 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004880:	f043 0201 	orr.w	r2, r3, #1
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004888:	69fb      	ldr	r3, [r7, #28]
 800488a:	f003 0304 	and.w	r3, r3, #4
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00a      	beq.n	80048a8 <HAL_UART_IRQHandler+0xb0>
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	f003 0301 	and.w	r3, r3, #1
 8004898:	2b00      	cmp	r3, #0
 800489a:	d005      	beq.n	80048a8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048a0:	f043 0202 	orr.w	r2, r3, #2
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80048a8:	69fb      	ldr	r3, [r7, #28]
 80048aa:	f003 0302 	and.w	r3, r3, #2
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d00a      	beq.n	80048c8 <HAL_UART_IRQHandler+0xd0>
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	f003 0301 	and.w	r3, r3, #1
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d005      	beq.n	80048c8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048c0:	f043 0204 	orr.w	r2, r3, #4
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80048c8:	69fb      	ldr	r3, [r7, #28]
 80048ca:	f003 0308 	and.w	r3, r3, #8
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d00f      	beq.n	80048f2 <HAL_UART_IRQHandler+0xfa>
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	f003 0320 	and.w	r3, r3, #32
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d104      	bne.n	80048e6 <HAL_UART_IRQHandler+0xee>
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	f003 0301 	and.w	r3, r3, #1
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d005      	beq.n	80048f2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048ea:	f043 0208 	orr.w	r2, r3, #8
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d078      	beq.n	80049ec <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80048fa:	69fb      	ldr	r3, [r7, #28]
 80048fc:	f003 0320 	and.w	r3, r3, #32
 8004900:	2b00      	cmp	r3, #0
 8004902:	d007      	beq.n	8004914 <HAL_UART_IRQHandler+0x11c>
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	f003 0320 	and.w	r3, r3, #32
 800490a:	2b00      	cmp	r3, #0
 800490c:	d002      	beq.n	8004914 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f000 f97a 	bl	8004c08 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	695b      	ldr	r3, [r3, #20]
 800491a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800491e:	2b40      	cmp	r3, #64	; 0x40
 8004920:	bf0c      	ite	eq
 8004922:	2301      	moveq	r3, #1
 8004924:	2300      	movne	r3, #0
 8004926:	b2db      	uxtb	r3, r3
 8004928:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800492e:	f003 0308 	and.w	r3, r3, #8
 8004932:	2b00      	cmp	r3, #0
 8004934:	d102      	bne.n	800493c <HAL_UART_IRQHandler+0x144>
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d031      	beq.n	80049a0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800493c:	6878      	ldr	r0, [r7, #4]
 800493e:	f000 f8c3 	bl	8004ac8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	695b      	ldr	r3, [r3, #20]
 8004948:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800494c:	2b40      	cmp	r3, #64	; 0x40
 800494e:	d123      	bne.n	8004998 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	695a      	ldr	r2, [r3, #20]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800495e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004964:	2b00      	cmp	r3, #0
 8004966:	d013      	beq.n	8004990 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800496c:	4a21      	ldr	r2, [pc, #132]	; (80049f4 <HAL_UART_IRQHandler+0x1fc>)
 800496e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004974:	4618      	mov	r0, r3
 8004976:	f7fd ff9f 	bl	80028b8 <HAL_DMA_Abort_IT>
 800497a:	4603      	mov	r3, r0
 800497c:	2b00      	cmp	r3, #0
 800497e:	d016      	beq.n	80049ae <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004984:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800498a:	4610      	mov	r0, r2
 800498c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800498e:	e00e      	b.n	80049ae <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	f000 f845 	bl	8004a20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004996:	e00a      	b.n	80049ae <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	f000 f841 	bl	8004a20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800499e:	e006      	b.n	80049ae <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f000 f83d 	bl	8004a20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2200      	movs	r2, #0
 80049aa:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80049ac:	e01e      	b.n	80049ec <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049ae:	bf00      	nop
    return;
 80049b0:	e01c      	b.n	80049ec <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80049b2:	69fb      	ldr	r3, [r7, #28]
 80049b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d008      	beq.n	80049ce <HAL_UART_IRQHandler+0x1d6>
 80049bc:	69bb      	ldr	r3, [r7, #24]
 80049be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d003      	beq.n	80049ce <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f000 f8b0 	bl	8004b2c <UART_Transmit_IT>
    return;
 80049cc:	e00f      	b.n	80049ee <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80049ce:	69fb      	ldr	r3, [r7, #28]
 80049d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d00a      	beq.n	80049ee <HAL_UART_IRQHandler+0x1f6>
 80049d8:	69bb      	ldr	r3, [r7, #24]
 80049da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d005      	beq.n	80049ee <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f000 f8f8 	bl	8004bd8 <UART_EndTransmit_IT>
    return;
 80049e8:	bf00      	nop
 80049ea:	e000      	b.n	80049ee <HAL_UART_IRQHandler+0x1f6>
    return;
 80049ec:	bf00      	nop
  }
}
 80049ee:	3720      	adds	r7, #32
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}
 80049f4:	08004b05 	.word	0x08004b05

080049f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b083      	sub	sp, #12
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004a00:	bf00      	nop
 8004a02:	370c      	adds	r7, #12
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr

08004a0c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b083      	sub	sp, #12
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004a14:	bf00      	nop
 8004a16:	370c      	adds	r7, #12
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1e:	4770      	bx	lr

08004a20 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b083      	sub	sp, #12
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004a28:	bf00      	nop
 8004a2a:	370c      	adds	r7, #12
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr

08004a34 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	60f8      	str	r0, [r7, #12]
 8004a3c:	60b9      	str	r1, [r7, #8]
 8004a3e:	603b      	str	r3, [r7, #0]
 8004a40:	4613      	mov	r3, r2
 8004a42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a44:	e02c      	b.n	8004aa0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a46:	69bb      	ldr	r3, [r7, #24]
 8004a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a4c:	d028      	beq.n	8004aa0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004a4e:	69bb      	ldr	r3, [r7, #24]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d007      	beq.n	8004a64 <UART_WaitOnFlagUntilTimeout+0x30>
 8004a54:	f7fd f940 	bl	8001cd8 <HAL_GetTick>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	1ad3      	subs	r3, r2, r3
 8004a5e:	69ba      	ldr	r2, [r7, #24]
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d21d      	bcs.n	8004aa0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	68da      	ldr	r2, [r3, #12]
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004a72:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	695a      	ldr	r2, [r3, #20]
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f022 0201 	bic.w	r2, r2, #1
 8004a82:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2220      	movs	r2, #32
 8004a88:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2220      	movs	r2, #32
 8004a90:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2200      	movs	r2, #0
 8004a98:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004a9c:	2303      	movs	r3, #3
 8004a9e:	e00f      	b.n	8004ac0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	68ba      	ldr	r2, [r7, #8]
 8004aac:	429a      	cmp	r2, r3
 8004aae:	bf0c      	ite	eq
 8004ab0:	2301      	moveq	r3, #1
 8004ab2:	2300      	movne	r3, #0
 8004ab4:	b2db      	uxtb	r3, r3
 8004ab6:	461a      	mov	r2, r3
 8004ab8:	79fb      	ldrb	r3, [r7, #7]
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d0c3      	beq.n	8004a46 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004abe:	2300      	movs	r3, #0
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3710      	adds	r7, #16
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b083      	sub	sp, #12
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	68da      	ldr	r2, [r3, #12]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004ade:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	695a      	ldr	r2, [r3, #20]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f022 0201 	bic.w	r2, r2, #1
 8004aee:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2220      	movs	r2, #32
 8004af4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004af8:	bf00      	nop
 8004afa:	370c      	adds	r7, #12
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr

08004b04 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b10:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2200      	movs	r2, #0
 8004b16:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b1e:	68f8      	ldr	r0, [r7, #12]
 8004b20:	f7ff ff7e 	bl	8004a20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b24:	bf00      	nop
 8004b26:	3710      	adds	r7, #16
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}

08004b2c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b085      	sub	sp, #20
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	2b21      	cmp	r3, #33	; 0x21
 8004b3e:	d144      	bne.n	8004bca <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b48:	d11a      	bne.n	8004b80 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6a1b      	ldr	r3, [r3, #32]
 8004b4e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	881b      	ldrh	r3, [r3, #0]
 8004b54:	461a      	mov	r2, r3
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b5e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	691b      	ldr	r3, [r3, #16]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d105      	bne.n	8004b74 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6a1b      	ldr	r3, [r3, #32]
 8004b6c:	1c9a      	adds	r2, r3, #2
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	621a      	str	r2, [r3, #32]
 8004b72:	e00e      	b.n	8004b92 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6a1b      	ldr	r3, [r3, #32]
 8004b78:	1c5a      	adds	r2, r3, #1
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	621a      	str	r2, [r3, #32]
 8004b7e:	e008      	b.n	8004b92 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6a1b      	ldr	r3, [r3, #32]
 8004b84:	1c59      	adds	r1, r3, #1
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	6211      	str	r1, [r2, #32]
 8004b8a:	781a      	ldrb	r2, [r3, #0]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	3b01      	subs	r3, #1
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d10f      	bne.n	8004bc6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	68da      	ldr	r2, [r3, #12]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004bb4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	68da      	ldr	r2, [r3, #12]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004bc4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	e000      	b.n	8004bcc <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004bca:	2302      	movs	r3, #2
  }
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3714      	adds	r7, #20
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr

08004bd8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b082      	sub	sp, #8
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	68da      	ldr	r2, [r3, #12]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bee:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2220      	movs	r2, #32
 8004bf4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	f7ff fefd 	bl	80049f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004bfe:	2300      	movs	r3, #0
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3708      	adds	r7, #8
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}

08004c08 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	2b22      	cmp	r3, #34	; 0x22
 8004c1a:	d171      	bne.n	8004d00 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c24:	d123      	bne.n	8004c6e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c2a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	691b      	ldr	r3, [r3, #16]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d10e      	bne.n	8004c52 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c40:	b29a      	uxth	r2, r3
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c4a:	1c9a      	adds	r2, r3, #2
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	629a      	str	r2, [r3, #40]	; 0x28
 8004c50:	e029      	b.n	8004ca6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	b29b      	uxth	r3, r3
 8004c5a:	b2db      	uxtb	r3, r3
 8004c5c:	b29a      	uxth	r2, r3
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c66:	1c5a      	adds	r2, r3, #1
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	629a      	str	r2, [r3, #40]	; 0x28
 8004c6c:	e01b      	b.n	8004ca6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	691b      	ldr	r3, [r3, #16]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d10a      	bne.n	8004c8c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	6858      	ldr	r0, [r3, #4]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c80:	1c59      	adds	r1, r3, #1
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	6291      	str	r1, [r2, #40]	; 0x28
 8004c86:	b2c2      	uxtb	r2, r0
 8004c88:	701a      	strb	r2, [r3, #0]
 8004c8a:	e00c      	b.n	8004ca6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	b2da      	uxtb	r2, r3
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c98:	1c58      	adds	r0, r3, #1
 8004c9a:	6879      	ldr	r1, [r7, #4]
 8004c9c:	6288      	str	r0, [r1, #40]	; 0x28
 8004c9e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004ca2:	b2d2      	uxtb	r2, r2
 8004ca4:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004caa:	b29b      	uxth	r3, r3
 8004cac:	3b01      	subs	r3, #1
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	687a      	ldr	r2, [r7, #4]
 8004cb2:	4619      	mov	r1, r3
 8004cb4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d120      	bne.n	8004cfc <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	68da      	ldr	r2, [r3, #12]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f022 0220 	bic.w	r2, r2, #32
 8004cc8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	68da      	ldr	r2, [r3, #12]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004cd8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	695a      	ldr	r2, [r3, #20]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f022 0201 	bic.w	r2, r2, #1
 8004ce8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2220      	movs	r2, #32
 8004cee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f7ff fe8a 	bl	8004a0c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	e002      	b.n	8004d02 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	e000      	b.n	8004d02 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004d00:	2302      	movs	r3, #2
  }
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3710      	adds	r7, #16
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
	...

08004d0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d10:	b085      	sub	sp, #20
 8004d12:	af00      	add	r7, sp, #0
 8004d14:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	691b      	ldr	r3, [r3, #16]
 8004d1c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	68da      	ldr	r2, [r3, #12]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	430a      	orrs	r2, r1
 8004d2a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	689a      	ldr	r2, [r3, #8]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	691b      	ldr	r3, [r3, #16]
 8004d34:	431a      	orrs	r2, r3
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	695b      	ldr	r3, [r3, #20]
 8004d3a:	431a      	orrs	r2, r3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	69db      	ldr	r3, [r3, #28]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004d4e:	f023 030c 	bic.w	r3, r3, #12
 8004d52:	687a      	ldr	r2, [r7, #4]
 8004d54:	6812      	ldr	r2, [r2, #0]
 8004d56:	68f9      	ldr	r1, [r7, #12]
 8004d58:	430b      	orrs	r3, r1
 8004d5a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	695b      	ldr	r3, [r3, #20]
 8004d62:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	699a      	ldr	r2, [r3, #24]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	430a      	orrs	r2, r1
 8004d70:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	69db      	ldr	r3, [r3, #28]
 8004d76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d7a:	f040 818b 	bne.w	8005094 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4ac1      	ldr	r2, [pc, #772]	; (8005088 <UART_SetConfig+0x37c>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d005      	beq.n	8004d94 <UART_SetConfig+0x88>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4abf      	ldr	r2, [pc, #764]	; (800508c <UART_SetConfig+0x380>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	f040 80bd 	bne.w	8004f0e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004d94:	f7fe fe1c 	bl	80039d0 <HAL_RCC_GetPCLK2Freq>
 8004d98:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	461d      	mov	r5, r3
 8004d9e:	f04f 0600 	mov.w	r6, #0
 8004da2:	46a8      	mov	r8, r5
 8004da4:	46b1      	mov	r9, r6
 8004da6:	eb18 0308 	adds.w	r3, r8, r8
 8004daa:	eb49 0409 	adc.w	r4, r9, r9
 8004dae:	4698      	mov	r8, r3
 8004db0:	46a1      	mov	r9, r4
 8004db2:	eb18 0805 	adds.w	r8, r8, r5
 8004db6:	eb49 0906 	adc.w	r9, r9, r6
 8004dba:	f04f 0100 	mov.w	r1, #0
 8004dbe:	f04f 0200 	mov.w	r2, #0
 8004dc2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004dc6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004dca:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004dce:	4688      	mov	r8, r1
 8004dd0:	4691      	mov	r9, r2
 8004dd2:	eb18 0005 	adds.w	r0, r8, r5
 8004dd6:	eb49 0106 	adc.w	r1, r9, r6
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	461d      	mov	r5, r3
 8004de0:	f04f 0600 	mov.w	r6, #0
 8004de4:	196b      	adds	r3, r5, r5
 8004de6:	eb46 0406 	adc.w	r4, r6, r6
 8004dea:	461a      	mov	r2, r3
 8004dec:	4623      	mov	r3, r4
 8004dee:	f7fb ff9b 	bl	8000d28 <__aeabi_uldivmod>
 8004df2:	4603      	mov	r3, r0
 8004df4:	460c      	mov	r4, r1
 8004df6:	461a      	mov	r2, r3
 8004df8:	4ba5      	ldr	r3, [pc, #660]	; (8005090 <UART_SetConfig+0x384>)
 8004dfa:	fba3 2302 	umull	r2, r3, r3, r2
 8004dfe:	095b      	lsrs	r3, r3, #5
 8004e00:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	461d      	mov	r5, r3
 8004e08:	f04f 0600 	mov.w	r6, #0
 8004e0c:	46a9      	mov	r9, r5
 8004e0e:	46b2      	mov	sl, r6
 8004e10:	eb19 0309 	adds.w	r3, r9, r9
 8004e14:	eb4a 040a 	adc.w	r4, sl, sl
 8004e18:	4699      	mov	r9, r3
 8004e1a:	46a2      	mov	sl, r4
 8004e1c:	eb19 0905 	adds.w	r9, r9, r5
 8004e20:	eb4a 0a06 	adc.w	sl, sl, r6
 8004e24:	f04f 0100 	mov.w	r1, #0
 8004e28:	f04f 0200 	mov.w	r2, #0
 8004e2c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e30:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004e34:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004e38:	4689      	mov	r9, r1
 8004e3a:	4692      	mov	sl, r2
 8004e3c:	eb19 0005 	adds.w	r0, r9, r5
 8004e40:	eb4a 0106 	adc.w	r1, sl, r6
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	461d      	mov	r5, r3
 8004e4a:	f04f 0600 	mov.w	r6, #0
 8004e4e:	196b      	adds	r3, r5, r5
 8004e50:	eb46 0406 	adc.w	r4, r6, r6
 8004e54:	461a      	mov	r2, r3
 8004e56:	4623      	mov	r3, r4
 8004e58:	f7fb ff66 	bl	8000d28 <__aeabi_uldivmod>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	460c      	mov	r4, r1
 8004e60:	461a      	mov	r2, r3
 8004e62:	4b8b      	ldr	r3, [pc, #556]	; (8005090 <UART_SetConfig+0x384>)
 8004e64:	fba3 1302 	umull	r1, r3, r3, r2
 8004e68:	095b      	lsrs	r3, r3, #5
 8004e6a:	2164      	movs	r1, #100	; 0x64
 8004e6c:	fb01 f303 	mul.w	r3, r1, r3
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	00db      	lsls	r3, r3, #3
 8004e74:	3332      	adds	r3, #50	; 0x32
 8004e76:	4a86      	ldr	r2, [pc, #536]	; (8005090 <UART_SetConfig+0x384>)
 8004e78:	fba2 2303 	umull	r2, r3, r2, r3
 8004e7c:	095b      	lsrs	r3, r3, #5
 8004e7e:	005b      	lsls	r3, r3, #1
 8004e80:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004e84:	4498      	add	r8, r3
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	461d      	mov	r5, r3
 8004e8a:	f04f 0600 	mov.w	r6, #0
 8004e8e:	46a9      	mov	r9, r5
 8004e90:	46b2      	mov	sl, r6
 8004e92:	eb19 0309 	adds.w	r3, r9, r9
 8004e96:	eb4a 040a 	adc.w	r4, sl, sl
 8004e9a:	4699      	mov	r9, r3
 8004e9c:	46a2      	mov	sl, r4
 8004e9e:	eb19 0905 	adds.w	r9, r9, r5
 8004ea2:	eb4a 0a06 	adc.w	sl, sl, r6
 8004ea6:	f04f 0100 	mov.w	r1, #0
 8004eaa:	f04f 0200 	mov.w	r2, #0
 8004eae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004eb2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004eb6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004eba:	4689      	mov	r9, r1
 8004ebc:	4692      	mov	sl, r2
 8004ebe:	eb19 0005 	adds.w	r0, r9, r5
 8004ec2:	eb4a 0106 	adc.w	r1, sl, r6
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	461d      	mov	r5, r3
 8004ecc:	f04f 0600 	mov.w	r6, #0
 8004ed0:	196b      	adds	r3, r5, r5
 8004ed2:	eb46 0406 	adc.w	r4, r6, r6
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	4623      	mov	r3, r4
 8004eda:	f7fb ff25 	bl	8000d28 <__aeabi_uldivmod>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	460c      	mov	r4, r1
 8004ee2:	461a      	mov	r2, r3
 8004ee4:	4b6a      	ldr	r3, [pc, #424]	; (8005090 <UART_SetConfig+0x384>)
 8004ee6:	fba3 1302 	umull	r1, r3, r3, r2
 8004eea:	095b      	lsrs	r3, r3, #5
 8004eec:	2164      	movs	r1, #100	; 0x64
 8004eee:	fb01 f303 	mul.w	r3, r1, r3
 8004ef2:	1ad3      	subs	r3, r2, r3
 8004ef4:	00db      	lsls	r3, r3, #3
 8004ef6:	3332      	adds	r3, #50	; 0x32
 8004ef8:	4a65      	ldr	r2, [pc, #404]	; (8005090 <UART_SetConfig+0x384>)
 8004efa:	fba2 2303 	umull	r2, r3, r2, r3
 8004efe:	095b      	lsrs	r3, r3, #5
 8004f00:	f003 0207 	and.w	r2, r3, #7
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4442      	add	r2, r8
 8004f0a:	609a      	str	r2, [r3, #8]
 8004f0c:	e26f      	b.n	80053ee <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004f0e:	f7fe fd4b 	bl	80039a8 <HAL_RCC_GetPCLK1Freq>
 8004f12:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	461d      	mov	r5, r3
 8004f18:	f04f 0600 	mov.w	r6, #0
 8004f1c:	46a8      	mov	r8, r5
 8004f1e:	46b1      	mov	r9, r6
 8004f20:	eb18 0308 	adds.w	r3, r8, r8
 8004f24:	eb49 0409 	adc.w	r4, r9, r9
 8004f28:	4698      	mov	r8, r3
 8004f2a:	46a1      	mov	r9, r4
 8004f2c:	eb18 0805 	adds.w	r8, r8, r5
 8004f30:	eb49 0906 	adc.w	r9, r9, r6
 8004f34:	f04f 0100 	mov.w	r1, #0
 8004f38:	f04f 0200 	mov.w	r2, #0
 8004f3c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004f40:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004f44:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004f48:	4688      	mov	r8, r1
 8004f4a:	4691      	mov	r9, r2
 8004f4c:	eb18 0005 	adds.w	r0, r8, r5
 8004f50:	eb49 0106 	adc.w	r1, r9, r6
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	461d      	mov	r5, r3
 8004f5a:	f04f 0600 	mov.w	r6, #0
 8004f5e:	196b      	adds	r3, r5, r5
 8004f60:	eb46 0406 	adc.w	r4, r6, r6
 8004f64:	461a      	mov	r2, r3
 8004f66:	4623      	mov	r3, r4
 8004f68:	f7fb fede 	bl	8000d28 <__aeabi_uldivmod>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	460c      	mov	r4, r1
 8004f70:	461a      	mov	r2, r3
 8004f72:	4b47      	ldr	r3, [pc, #284]	; (8005090 <UART_SetConfig+0x384>)
 8004f74:	fba3 2302 	umull	r2, r3, r3, r2
 8004f78:	095b      	lsrs	r3, r3, #5
 8004f7a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	461d      	mov	r5, r3
 8004f82:	f04f 0600 	mov.w	r6, #0
 8004f86:	46a9      	mov	r9, r5
 8004f88:	46b2      	mov	sl, r6
 8004f8a:	eb19 0309 	adds.w	r3, r9, r9
 8004f8e:	eb4a 040a 	adc.w	r4, sl, sl
 8004f92:	4699      	mov	r9, r3
 8004f94:	46a2      	mov	sl, r4
 8004f96:	eb19 0905 	adds.w	r9, r9, r5
 8004f9a:	eb4a 0a06 	adc.w	sl, sl, r6
 8004f9e:	f04f 0100 	mov.w	r1, #0
 8004fa2:	f04f 0200 	mov.w	r2, #0
 8004fa6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004faa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004fae:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004fb2:	4689      	mov	r9, r1
 8004fb4:	4692      	mov	sl, r2
 8004fb6:	eb19 0005 	adds.w	r0, r9, r5
 8004fba:	eb4a 0106 	adc.w	r1, sl, r6
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	461d      	mov	r5, r3
 8004fc4:	f04f 0600 	mov.w	r6, #0
 8004fc8:	196b      	adds	r3, r5, r5
 8004fca:	eb46 0406 	adc.w	r4, r6, r6
 8004fce:	461a      	mov	r2, r3
 8004fd0:	4623      	mov	r3, r4
 8004fd2:	f7fb fea9 	bl	8000d28 <__aeabi_uldivmod>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	460c      	mov	r4, r1
 8004fda:	461a      	mov	r2, r3
 8004fdc:	4b2c      	ldr	r3, [pc, #176]	; (8005090 <UART_SetConfig+0x384>)
 8004fde:	fba3 1302 	umull	r1, r3, r3, r2
 8004fe2:	095b      	lsrs	r3, r3, #5
 8004fe4:	2164      	movs	r1, #100	; 0x64
 8004fe6:	fb01 f303 	mul.w	r3, r1, r3
 8004fea:	1ad3      	subs	r3, r2, r3
 8004fec:	00db      	lsls	r3, r3, #3
 8004fee:	3332      	adds	r3, #50	; 0x32
 8004ff0:	4a27      	ldr	r2, [pc, #156]	; (8005090 <UART_SetConfig+0x384>)
 8004ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ff6:	095b      	lsrs	r3, r3, #5
 8004ff8:	005b      	lsls	r3, r3, #1
 8004ffa:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004ffe:	4498      	add	r8, r3
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	461d      	mov	r5, r3
 8005004:	f04f 0600 	mov.w	r6, #0
 8005008:	46a9      	mov	r9, r5
 800500a:	46b2      	mov	sl, r6
 800500c:	eb19 0309 	adds.w	r3, r9, r9
 8005010:	eb4a 040a 	adc.w	r4, sl, sl
 8005014:	4699      	mov	r9, r3
 8005016:	46a2      	mov	sl, r4
 8005018:	eb19 0905 	adds.w	r9, r9, r5
 800501c:	eb4a 0a06 	adc.w	sl, sl, r6
 8005020:	f04f 0100 	mov.w	r1, #0
 8005024:	f04f 0200 	mov.w	r2, #0
 8005028:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800502c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005030:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005034:	4689      	mov	r9, r1
 8005036:	4692      	mov	sl, r2
 8005038:	eb19 0005 	adds.w	r0, r9, r5
 800503c:	eb4a 0106 	adc.w	r1, sl, r6
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	461d      	mov	r5, r3
 8005046:	f04f 0600 	mov.w	r6, #0
 800504a:	196b      	adds	r3, r5, r5
 800504c:	eb46 0406 	adc.w	r4, r6, r6
 8005050:	461a      	mov	r2, r3
 8005052:	4623      	mov	r3, r4
 8005054:	f7fb fe68 	bl	8000d28 <__aeabi_uldivmod>
 8005058:	4603      	mov	r3, r0
 800505a:	460c      	mov	r4, r1
 800505c:	461a      	mov	r2, r3
 800505e:	4b0c      	ldr	r3, [pc, #48]	; (8005090 <UART_SetConfig+0x384>)
 8005060:	fba3 1302 	umull	r1, r3, r3, r2
 8005064:	095b      	lsrs	r3, r3, #5
 8005066:	2164      	movs	r1, #100	; 0x64
 8005068:	fb01 f303 	mul.w	r3, r1, r3
 800506c:	1ad3      	subs	r3, r2, r3
 800506e:	00db      	lsls	r3, r3, #3
 8005070:	3332      	adds	r3, #50	; 0x32
 8005072:	4a07      	ldr	r2, [pc, #28]	; (8005090 <UART_SetConfig+0x384>)
 8005074:	fba2 2303 	umull	r2, r3, r2, r3
 8005078:	095b      	lsrs	r3, r3, #5
 800507a:	f003 0207 	and.w	r2, r3, #7
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4442      	add	r2, r8
 8005084:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8005086:	e1b2      	b.n	80053ee <UART_SetConfig+0x6e2>
 8005088:	40011000 	.word	0x40011000
 800508c:	40011400 	.word	0x40011400
 8005090:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4ad7      	ldr	r2, [pc, #860]	; (80053f8 <UART_SetConfig+0x6ec>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d005      	beq.n	80050aa <UART_SetConfig+0x39e>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4ad6      	ldr	r2, [pc, #856]	; (80053fc <UART_SetConfig+0x6f0>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	f040 80d1 	bne.w	800524c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80050aa:	f7fe fc91 	bl	80039d0 <HAL_RCC_GetPCLK2Freq>
 80050ae:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	469a      	mov	sl, r3
 80050b4:	f04f 0b00 	mov.w	fp, #0
 80050b8:	46d0      	mov	r8, sl
 80050ba:	46d9      	mov	r9, fp
 80050bc:	eb18 0308 	adds.w	r3, r8, r8
 80050c0:	eb49 0409 	adc.w	r4, r9, r9
 80050c4:	4698      	mov	r8, r3
 80050c6:	46a1      	mov	r9, r4
 80050c8:	eb18 080a 	adds.w	r8, r8, sl
 80050cc:	eb49 090b 	adc.w	r9, r9, fp
 80050d0:	f04f 0100 	mov.w	r1, #0
 80050d4:	f04f 0200 	mov.w	r2, #0
 80050d8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80050dc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80050e0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80050e4:	4688      	mov	r8, r1
 80050e6:	4691      	mov	r9, r2
 80050e8:	eb1a 0508 	adds.w	r5, sl, r8
 80050ec:	eb4b 0609 	adc.w	r6, fp, r9
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	4619      	mov	r1, r3
 80050f6:	f04f 0200 	mov.w	r2, #0
 80050fa:	f04f 0300 	mov.w	r3, #0
 80050fe:	f04f 0400 	mov.w	r4, #0
 8005102:	0094      	lsls	r4, r2, #2
 8005104:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005108:	008b      	lsls	r3, r1, #2
 800510a:	461a      	mov	r2, r3
 800510c:	4623      	mov	r3, r4
 800510e:	4628      	mov	r0, r5
 8005110:	4631      	mov	r1, r6
 8005112:	f7fb fe09 	bl	8000d28 <__aeabi_uldivmod>
 8005116:	4603      	mov	r3, r0
 8005118:	460c      	mov	r4, r1
 800511a:	461a      	mov	r2, r3
 800511c:	4bb8      	ldr	r3, [pc, #736]	; (8005400 <UART_SetConfig+0x6f4>)
 800511e:	fba3 2302 	umull	r2, r3, r3, r2
 8005122:	095b      	lsrs	r3, r3, #5
 8005124:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	469b      	mov	fp, r3
 800512c:	f04f 0c00 	mov.w	ip, #0
 8005130:	46d9      	mov	r9, fp
 8005132:	46e2      	mov	sl, ip
 8005134:	eb19 0309 	adds.w	r3, r9, r9
 8005138:	eb4a 040a 	adc.w	r4, sl, sl
 800513c:	4699      	mov	r9, r3
 800513e:	46a2      	mov	sl, r4
 8005140:	eb19 090b 	adds.w	r9, r9, fp
 8005144:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005148:	f04f 0100 	mov.w	r1, #0
 800514c:	f04f 0200 	mov.w	r2, #0
 8005150:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005154:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005158:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800515c:	4689      	mov	r9, r1
 800515e:	4692      	mov	sl, r2
 8005160:	eb1b 0509 	adds.w	r5, fp, r9
 8005164:	eb4c 060a 	adc.w	r6, ip, sl
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	4619      	mov	r1, r3
 800516e:	f04f 0200 	mov.w	r2, #0
 8005172:	f04f 0300 	mov.w	r3, #0
 8005176:	f04f 0400 	mov.w	r4, #0
 800517a:	0094      	lsls	r4, r2, #2
 800517c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005180:	008b      	lsls	r3, r1, #2
 8005182:	461a      	mov	r2, r3
 8005184:	4623      	mov	r3, r4
 8005186:	4628      	mov	r0, r5
 8005188:	4631      	mov	r1, r6
 800518a:	f7fb fdcd 	bl	8000d28 <__aeabi_uldivmod>
 800518e:	4603      	mov	r3, r0
 8005190:	460c      	mov	r4, r1
 8005192:	461a      	mov	r2, r3
 8005194:	4b9a      	ldr	r3, [pc, #616]	; (8005400 <UART_SetConfig+0x6f4>)
 8005196:	fba3 1302 	umull	r1, r3, r3, r2
 800519a:	095b      	lsrs	r3, r3, #5
 800519c:	2164      	movs	r1, #100	; 0x64
 800519e:	fb01 f303 	mul.w	r3, r1, r3
 80051a2:	1ad3      	subs	r3, r2, r3
 80051a4:	011b      	lsls	r3, r3, #4
 80051a6:	3332      	adds	r3, #50	; 0x32
 80051a8:	4a95      	ldr	r2, [pc, #596]	; (8005400 <UART_SetConfig+0x6f4>)
 80051aa:	fba2 2303 	umull	r2, r3, r2, r3
 80051ae:	095b      	lsrs	r3, r3, #5
 80051b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80051b4:	4498      	add	r8, r3
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	469b      	mov	fp, r3
 80051ba:	f04f 0c00 	mov.w	ip, #0
 80051be:	46d9      	mov	r9, fp
 80051c0:	46e2      	mov	sl, ip
 80051c2:	eb19 0309 	adds.w	r3, r9, r9
 80051c6:	eb4a 040a 	adc.w	r4, sl, sl
 80051ca:	4699      	mov	r9, r3
 80051cc:	46a2      	mov	sl, r4
 80051ce:	eb19 090b 	adds.w	r9, r9, fp
 80051d2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80051d6:	f04f 0100 	mov.w	r1, #0
 80051da:	f04f 0200 	mov.w	r2, #0
 80051de:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80051e2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80051e6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80051ea:	4689      	mov	r9, r1
 80051ec:	4692      	mov	sl, r2
 80051ee:	eb1b 0509 	adds.w	r5, fp, r9
 80051f2:	eb4c 060a 	adc.w	r6, ip, sl
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	4619      	mov	r1, r3
 80051fc:	f04f 0200 	mov.w	r2, #0
 8005200:	f04f 0300 	mov.w	r3, #0
 8005204:	f04f 0400 	mov.w	r4, #0
 8005208:	0094      	lsls	r4, r2, #2
 800520a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800520e:	008b      	lsls	r3, r1, #2
 8005210:	461a      	mov	r2, r3
 8005212:	4623      	mov	r3, r4
 8005214:	4628      	mov	r0, r5
 8005216:	4631      	mov	r1, r6
 8005218:	f7fb fd86 	bl	8000d28 <__aeabi_uldivmod>
 800521c:	4603      	mov	r3, r0
 800521e:	460c      	mov	r4, r1
 8005220:	461a      	mov	r2, r3
 8005222:	4b77      	ldr	r3, [pc, #476]	; (8005400 <UART_SetConfig+0x6f4>)
 8005224:	fba3 1302 	umull	r1, r3, r3, r2
 8005228:	095b      	lsrs	r3, r3, #5
 800522a:	2164      	movs	r1, #100	; 0x64
 800522c:	fb01 f303 	mul.w	r3, r1, r3
 8005230:	1ad3      	subs	r3, r2, r3
 8005232:	011b      	lsls	r3, r3, #4
 8005234:	3332      	adds	r3, #50	; 0x32
 8005236:	4a72      	ldr	r2, [pc, #456]	; (8005400 <UART_SetConfig+0x6f4>)
 8005238:	fba2 2303 	umull	r2, r3, r2, r3
 800523c:	095b      	lsrs	r3, r3, #5
 800523e:	f003 020f 	and.w	r2, r3, #15
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4442      	add	r2, r8
 8005248:	609a      	str	r2, [r3, #8]
 800524a:	e0d0      	b.n	80053ee <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800524c:	f7fe fbac 	bl	80039a8 <HAL_RCC_GetPCLK1Freq>
 8005250:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	469a      	mov	sl, r3
 8005256:	f04f 0b00 	mov.w	fp, #0
 800525a:	46d0      	mov	r8, sl
 800525c:	46d9      	mov	r9, fp
 800525e:	eb18 0308 	adds.w	r3, r8, r8
 8005262:	eb49 0409 	adc.w	r4, r9, r9
 8005266:	4698      	mov	r8, r3
 8005268:	46a1      	mov	r9, r4
 800526a:	eb18 080a 	adds.w	r8, r8, sl
 800526e:	eb49 090b 	adc.w	r9, r9, fp
 8005272:	f04f 0100 	mov.w	r1, #0
 8005276:	f04f 0200 	mov.w	r2, #0
 800527a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800527e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005282:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005286:	4688      	mov	r8, r1
 8005288:	4691      	mov	r9, r2
 800528a:	eb1a 0508 	adds.w	r5, sl, r8
 800528e:	eb4b 0609 	adc.w	r6, fp, r9
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	4619      	mov	r1, r3
 8005298:	f04f 0200 	mov.w	r2, #0
 800529c:	f04f 0300 	mov.w	r3, #0
 80052a0:	f04f 0400 	mov.w	r4, #0
 80052a4:	0094      	lsls	r4, r2, #2
 80052a6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80052aa:	008b      	lsls	r3, r1, #2
 80052ac:	461a      	mov	r2, r3
 80052ae:	4623      	mov	r3, r4
 80052b0:	4628      	mov	r0, r5
 80052b2:	4631      	mov	r1, r6
 80052b4:	f7fb fd38 	bl	8000d28 <__aeabi_uldivmod>
 80052b8:	4603      	mov	r3, r0
 80052ba:	460c      	mov	r4, r1
 80052bc:	461a      	mov	r2, r3
 80052be:	4b50      	ldr	r3, [pc, #320]	; (8005400 <UART_SetConfig+0x6f4>)
 80052c0:	fba3 2302 	umull	r2, r3, r3, r2
 80052c4:	095b      	lsrs	r3, r3, #5
 80052c6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	469b      	mov	fp, r3
 80052ce:	f04f 0c00 	mov.w	ip, #0
 80052d2:	46d9      	mov	r9, fp
 80052d4:	46e2      	mov	sl, ip
 80052d6:	eb19 0309 	adds.w	r3, r9, r9
 80052da:	eb4a 040a 	adc.w	r4, sl, sl
 80052de:	4699      	mov	r9, r3
 80052e0:	46a2      	mov	sl, r4
 80052e2:	eb19 090b 	adds.w	r9, r9, fp
 80052e6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80052ea:	f04f 0100 	mov.w	r1, #0
 80052ee:	f04f 0200 	mov.w	r2, #0
 80052f2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80052f6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80052fa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80052fe:	4689      	mov	r9, r1
 8005300:	4692      	mov	sl, r2
 8005302:	eb1b 0509 	adds.w	r5, fp, r9
 8005306:	eb4c 060a 	adc.w	r6, ip, sl
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	4619      	mov	r1, r3
 8005310:	f04f 0200 	mov.w	r2, #0
 8005314:	f04f 0300 	mov.w	r3, #0
 8005318:	f04f 0400 	mov.w	r4, #0
 800531c:	0094      	lsls	r4, r2, #2
 800531e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005322:	008b      	lsls	r3, r1, #2
 8005324:	461a      	mov	r2, r3
 8005326:	4623      	mov	r3, r4
 8005328:	4628      	mov	r0, r5
 800532a:	4631      	mov	r1, r6
 800532c:	f7fb fcfc 	bl	8000d28 <__aeabi_uldivmod>
 8005330:	4603      	mov	r3, r0
 8005332:	460c      	mov	r4, r1
 8005334:	461a      	mov	r2, r3
 8005336:	4b32      	ldr	r3, [pc, #200]	; (8005400 <UART_SetConfig+0x6f4>)
 8005338:	fba3 1302 	umull	r1, r3, r3, r2
 800533c:	095b      	lsrs	r3, r3, #5
 800533e:	2164      	movs	r1, #100	; 0x64
 8005340:	fb01 f303 	mul.w	r3, r1, r3
 8005344:	1ad3      	subs	r3, r2, r3
 8005346:	011b      	lsls	r3, r3, #4
 8005348:	3332      	adds	r3, #50	; 0x32
 800534a:	4a2d      	ldr	r2, [pc, #180]	; (8005400 <UART_SetConfig+0x6f4>)
 800534c:	fba2 2303 	umull	r2, r3, r2, r3
 8005350:	095b      	lsrs	r3, r3, #5
 8005352:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005356:	4498      	add	r8, r3
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	469b      	mov	fp, r3
 800535c:	f04f 0c00 	mov.w	ip, #0
 8005360:	46d9      	mov	r9, fp
 8005362:	46e2      	mov	sl, ip
 8005364:	eb19 0309 	adds.w	r3, r9, r9
 8005368:	eb4a 040a 	adc.w	r4, sl, sl
 800536c:	4699      	mov	r9, r3
 800536e:	46a2      	mov	sl, r4
 8005370:	eb19 090b 	adds.w	r9, r9, fp
 8005374:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005378:	f04f 0100 	mov.w	r1, #0
 800537c:	f04f 0200 	mov.w	r2, #0
 8005380:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005384:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005388:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800538c:	4689      	mov	r9, r1
 800538e:	4692      	mov	sl, r2
 8005390:	eb1b 0509 	adds.w	r5, fp, r9
 8005394:	eb4c 060a 	adc.w	r6, ip, sl
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	4619      	mov	r1, r3
 800539e:	f04f 0200 	mov.w	r2, #0
 80053a2:	f04f 0300 	mov.w	r3, #0
 80053a6:	f04f 0400 	mov.w	r4, #0
 80053aa:	0094      	lsls	r4, r2, #2
 80053ac:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80053b0:	008b      	lsls	r3, r1, #2
 80053b2:	461a      	mov	r2, r3
 80053b4:	4623      	mov	r3, r4
 80053b6:	4628      	mov	r0, r5
 80053b8:	4631      	mov	r1, r6
 80053ba:	f7fb fcb5 	bl	8000d28 <__aeabi_uldivmod>
 80053be:	4603      	mov	r3, r0
 80053c0:	460c      	mov	r4, r1
 80053c2:	461a      	mov	r2, r3
 80053c4:	4b0e      	ldr	r3, [pc, #56]	; (8005400 <UART_SetConfig+0x6f4>)
 80053c6:	fba3 1302 	umull	r1, r3, r3, r2
 80053ca:	095b      	lsrs	r3, r3, #5
 80053cc:	2164      	movs	r1, #100	; 0x64
 80053ce:	fb01 f303 	mul.w	r3, r1, r3
 80053d2:	1ad3      	subs	r3, r2, r3
 80053d4:	011b      	lsls	r3, r3, #4
 80053d6:	3332      	adds	r3, #50	; 0x32
 80053d8:	4a09      	ldr	r2, [pc, #36]	; (8005400 <UART_SetConfig+0x6f4>)
 80053da:	fba2 2303 	umull	r2, r3, r2, r3
 80053de:	095b      	lsrs	r3, r3, #5
 80053e0:	f003 020f 	and.w	r2, r3, #15
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4442      	add	r2, r8
 80053ea:	609a      	str	r2, [r3, #8]
}
 80053ec:	e7ff      	b.n	80053ee <UART_SetConfig+0x6e2>
 80053ee:	bf00      	nop
 80053f0:	3714      	adds	r7, #20
 80053f2:	46bd      	mov	sp, r7
 80053f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053f8:	40011000 	.word	0x40011000
 80053fc:	40011400 	.word	0x40011400
 8005400:	51eb851f 	.word	0x51eb851f

08005404 <arm_rfft_fast_init_f32>:
 8005404:	084b      	lsrs	r3, r1, #1
 8005406:	2b80      	cmp	r3, #128	; 0x80
 8005408:	b410      	push	{r4}
 800540a:	8201      	strh	r1, [r0, #16]
 800540c:	8003      	strh	r3, [r0, #0]
 800540e:	d047      	beq.n	80054a0 <arm_rfft_fast_init_f32+0x9c>
 8005410:	d917      	bls.n	8005442 <arm_rfft_fast_init_f32+0x3e>
 8005412:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005416:	d03d      	beq.n	8005494 <arm_rfft_fast_init_f32+0x90>
 8005418:	d929      	bls.n	800546e <arm_rfft_fast_init_f32+0x6a>
 800541a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800541e:	d020      	beq.n	8005462 <arm_rfft_fast_init_f32+0x5e>
 8005420:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005424:	d113      	bne.n	800544e <arm_rfft_fast_init_f32+0x4a>
 8005426:	4921      	ldr	r1, [pc, #132]	; (80054ac <arm_rfft_fast_init_f32+0xa8>)
 8005428:	4a21      	ldr	r2, [pc, #132]	; (80054b0 <arm_rfft_fast_init_f32+0xac>)
 800542a:	4b22      	ldr	r3, [pc, #136]	; (80054b4 <arm_rfft_fast_init_f32+0xb0>)
 800542c:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 8005430:	8184      	strh	r4, [r0, #12]
 8005432:	6081      	str	r1, [r0, #8]
 8005434:	6042      	str	r2, [r0, #4]
 8005436:	6143      	str	r3, [r0, #20]
 8005438:	2000      	movs	r0, #0
 800543a:	b240      	sxtb	r0, r0
 800543c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005440:	4770      	bx	lr
 8005442:	2b20      	cmp	r3, #32
 8005444:	d01c      	beq.n	8005480 <arm_rfft_fast_init_f32+0x7c>
 8005446:	2b40      	cmp	r3, #64	; 0x40
 8005448:	d006      	beq.n	8005458 <arm_rfft_fast_init_f32+0x54>
 800544a:	2b10      	cmp	r3, #16
 800544c:	d01d      	beq.n	800548a <arm_rfft_fast_init_f32+0x86>
 800544e:	20ff      	movs	r0, #255	; 0xff
 8005450:	b240      	sxtb	r0, r0
 8005452:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005456:	4770      	bx	lr
 8005458:	2438      	movs	r4, #56	; 0x38
 800545a:	4917      	ldr	r1, [pc, #92]	; (80054b8 <arm_rfft_fast_init_f32+0xb4>)
 800545c:	4a17      	ldr	r2, [pc, #92]	; (80054bc <arm_rfft_fast_init_f32+0xb8>)
 800545e:	4b18      	ldr	r3, [pc, #96]	; (80054c0 <arm_rfft_fast_init_f32+0xbc>)
 8005460:	e7e6      	b.n	8005430 <arm_rfft_fast_init_f32+0x2c>
 8005462:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 8005466:	4917      	ldr	r1, [pc, #92]	; (80054c4 <arm_rfft_fast_init_f32+0xc0>)
 8005468:	4a17      	ldr	r2, [pc, #92]	; (80054c8 <arm_rfft_fast_init_f32+0xc4>)
 800546a:	4b18      	ldr	r3, [pc, #96]	; (80054cc <arm_rfft_fast_init_f32+0xc8>)
 800546c:	e7e0      	b.n	8005430 <arm_rfft_fast_init_f32+0x2c>
 800546e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005472:	d1ec      	bne.n	800544e <arm_rfft_fast_init_f32+0x4a>
 8005474:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 8005478:	4915      	ldr	r1, [pc, #84]	; (80054d0 <arm_rfft_fast_init_f32+0xcc>)
 800547a:	4a16      	ldr	r2, [pc, #88]	; (80054d4 <arm_rfft_fast_init_f32+0xd0>)
 800547c:	4b16      	ldr	r3, [pc, #88]	; (80054d8 <arm_rfft_fast_init_f32+0xd4>)
 800547e:	e7d7      	b.n	8005430 <arm_rfft_fast_init_f32+0x2c>
 8005480:	2430      	movs	r4, #48	; 0x30
 8005482:	4916      	ldr	r1, [pc, #88]	; (80054dc <arm_rfft_fast_init_f32+0xd8>)
 8005484:	4a16      	ldr	r2, [pc, #88]	; (80054e0 <arm_rfft_fast_init_f32+0xdc>)
 8005486:	4b17      	ldr	r3, [pc, #92]	; (80054e4 <arm_rfft_fast_init_f32+0xe0>)
 8005488:	e7d2      	b.n	8005430 <arm_rfft_fast_init_f32+0x2c>
 800548a:	2414      	movs	r4, #20
 800548c:	4916      	ldr	r1, [pc, #88]	; (80054e8 <arm_rfft_fast_init_f32+0xe4>)
 800548e:	4a17      	ldr	r2, [pc, #92]	; (80054ec <arm_rfft_fast_init_f32+0xe8>)
 8005490:	4b17      	ldr	r3, [pc, #92]	; (80054f0 <arm_rfft_fast_init_f32+0xec>)
 8005492:	e7cd      	b.n	8005430 <arm_rfft_fast_init_f32+0x2c>
 8005494:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 8005498:	4916      	ldr	r1, [pc, #88]	; (80054f4 <arm_rfft_fast_init_f32+0xf0>)
 800549a:	4a17      	ldr	r2, [pc, #92]	; (80054f8 <arm_rfft_fast_init_f32+0xf4>)
 800549c:	4b17      	ldr	r3, [pc, #92]	; (80054fc <arm_rfft_fast_init_f32+0xf8>)
 800549e:	e7c7      	b.n	8005430 <arm_rfft_fast_init_f32+0x2c>
 80054a0:	24d0      	movs	r4, #208	; 0xd0
 80054a2:	4917      	ldr	r1, [pc, #92]	; (8005500 <arm_rfft_fast_init_f32+0xfc>)
 80054a4:	4a17      	ldr	r2, [pc, #92]	; (8005504 <arm_rfft_fast_init_f32+0x100>)
 80054a6:	4b18      	ldr	r3, [pc, #96]	; (8005508 <arm_rfft_fast_init_f32+0x104>)
 80054a8:	e7c2      	b.n	8005430 <arm_rfft_fast_init_f32+0x2c>
 80054aa:	bf00      	nop
 80054ac:	08017630 	.word	0x08017630
 80054b0:	08008828 	.word	0x08008828
 80054b4:	0800e998 	.word	0x0800e998
 80054b8:	0800c928 	.word	0x0800c928
 80054bc:	080193f0 	.word	0x080193f0
 80054c0:	0801b8e0 	.word	0x0801b8e0
 80054c4:	08015318 	.word	0x08015318
 80054c8:	08013218 	.word	0x08013218
 80054cc:	0800c998 	.word	0x0800c998
 80054d0:	0801b570 	.word	0x0801b570
 80054d4:	08012998 	.word	0x08012998
 80054d8:	080195f0 	.word	0x080195f0
 80054dc:	080161d0 	.word	0x080161d0
 80054e0:	08015218 	.word	0x08015218
 80054e4:	0800c828 	.word	0x0800c828
 80054e8:	08016128 	.word	0x08016128
 80054ec:	08013198 	.word	0x08013198
 80054f0:	08016150 	.word	0x08016150
 80054f4:	08019df0 	.word	0x08019df0
 80054f8:	08016630 	.word	0x08016630
 80054fc:	0801a170 	.word	0x0801a170
 8005500:	0801bae0 	.word	0x0801bae0
 8005504:	08016230 	.word	0x08016230
 8005508:	0801b170 	.word	0x0801b170

0800550c <arm_rfft_fast_f32>:
 800550c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005510:	8a07      	ldrh	r7, [r0, #16]
 8005512:	087f      	lsrs	r7, r7, #1
 8005514:	4682      	mov	sl, r0
 8005516:	4691      	mov	r9, r2
 8005518:	8007      	strh	r7, [r0, #0]
 800551a:	4688      	mov	r8, r1
 800551c:	2b00      	cmp	r3, #0
 800551e:	d15e      	bne.n	80055de <arm_rfft_fast_f32+0xd2>
 8005520:	461a      	mov	r2, r3
 8005522:	2301      	movs	r3, #1
 8005524:	f000 fc0e 	bl	8005d44 <arm_cfft_f32>
 8005528:	ed98 7a00 	vldr	s14, [r8]
 800552c:	edd8 7a01 	vldr	s15, [r8, #4]
 8005530:	f8ba 4000 	ldrh.w	r4, [sl]
 8005534:	f8da 0014 	ldr.w	r0, [sl, #20]
 8005538:	ee37 7a07 	vadd.f32	s14, s14, s14
 800553c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005540:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 8005544:	ee77 6a27 	vadd.f32	s13, s14, s15
 8005548:	ee77 7a67 	vsub.f32	s15, s14, s15
 800554c:	ee66 6a84 	vmul.f32	s13, s13, s8
 8005550:	ee67 7a84 	vmul.f32	s15, s15, s8
 8005554:	3c01      	subs	r4, #1
 8005556:	edc9 6a00 	vstr	s13, [r9]
 800555a:	edc9 7a01 	vstr	s15, [r9, #4]
 800555e:	3008      	adds	r0, #8
 8005560:	f109 0208 	add.w	r2, r9, #8
 8005564:	eb08 05c4 	add.w	r5, r8, r4, lsl #3
 8005568:	f108 0308 	add.w	r3, r8, #8
 800556c:	4629      	mov	r1, r5
 800556e:	edd3 7a00 	vldr	s15, [r3]
 8005572:	edd1 4a00 	vldr	s9, [r1]
 8005576:	edd5 5a01 	vldr	s11, [r5, #4]
 800557a:	edd0 6a00 	vldr	s13, [r0]
 800557e:	ed93 5a01 	vldr	s10, [r3, #4]
 8005582:	ed90 7a01 	vldr	s14, [r0, #4]
 8005586:	ee34 6ae7 	vsub.f32	s12, s9, s15
 800558a:	ee74 4aa7 	vadd.f32	s9, s9, s15
 800558e:	ee66 3a86 	vmul.f32	s7, s13, s12
 8005592:	ee75 7a85 	vadd.f32	s15, s11, s10
 8005596:	ee27 6a06 	vmul.f32	s12, s14, s12
 800559a:	ee75 5a65 	vsub.f32	s11, s10, s11
 800559e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80055a2:	ee73 4aa4 	vadd.f32	s9, s7, s9
 80055a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055aa:	ee36 6a25 	vadd.f32	s12, s12, s11
 80055ae:	ee77 7aa4 	vadd.f32	s15, s15, s9
 80055b2:	ee76 6a66 	vsub.f32	s13, s12, s13
 80055b6:	ee67 7a84 	vmul.f32	s15, s15, s8
 80055ba:	ee66 6a84 	vmul.f32	s13, s13, s8
 80055be:	3c01      	subs	r4, #1
 80055c0:	edc2 7a00 	vstr	s15, [r2]
 80055c4:	edc2 6a01 	vstr	s13, [r2, #4]
 80055c8:	f1a5 0508 	sub.w	r5, r5, #8
 80055cc:	f103 0308 	add.w	r3, r3, #8
 80055d0:	f100 0008 	add.w	r0, r0, #8
 80055d4:	f102 0208 	add.w	r2, r2, #8
 80055d8:	d1c8      	bne.n	800556c <arm_rfft_fast_f32+0x60>
 80055da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055de:	ed91 7a00 	vldr	s14, [r1]
 80055e2:	edd1 7a01 	vldr	s15, [r1, #4]
 80055e6:	6945      	ldr	r5, [r0, #20]
 80055e8:	ee77 6a27 	vadd.f32	s13, s14, s15
 80055ec:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 80055f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80055f4:	ee66 6a84 	vmul.f32	s13, s13, s8
 80055f8:	ee67 7a84 	vmul.f32	s15, s15, s8
 80055fc:	4616      	mov	r6, r2
 80055fe:	ee16 1a90 	vmov	r1, s13
 8005602:	3f01      	subs	r7, #1
 8005604:	f846 1b08 	str.w	r1, [r6], #8
 8005608:	3508      	adds	r5, #8
 800560a:	eb08 0cc7 	add.w	ip, r8, r7, lsl #3
 800560e:	edc2 7a01 	vstr	s15, [r2, #4]
 8005612:	f108 0408 	add.w	r4, r8, #8
 8005616:	b3b7      	cbz	r7, 8005686 <arm_rfft_fast_f32+0x17a>
 8005618:	4662      	mov	r2, ip
 800561a:	edd4 7a00 	vldr	s15, [r4]
 800561e:	edd2 4a00 	vldr	s9, [r2]
 8005622:	eddc 5a01 	vldr	s11, [ip, #4]
 8005626:	edd5 6a00 	vldr	s13, [r5]
 800562a:	ed94 5a01 	vldr	s10, [r4, #4]
 800562e:	ed95 7a01 	vldr	s14, [r5, #4]
 8005632:	ee37 6ae4 	vsub.f32	s12, s15, s9
 8005636:	ee74 4aa7 	vadd.f32	s9, s9, s15
 800563a:	ee66 3a86 	vmul.f32	s7, s13, s12
 800563e:	ee75 7a85 	vadd.f32	s15, s11, s10
 8005642:	ee27 6a06 	vmul.f32	s12, s14, s12
 8005646:	ee75 5a65 	vsub.f32	s11, s10, s11
 800564a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800564e:	ee74 4ae3 	vsub.f32	s9, s9, s7
 8005652:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005656:	ee36 6a25 	vadd.f32	s12, s12, s11
 800565a:	ee74 7ac7 	vsub.f32	s15, s9, s14
 800565e:	ee76 6a66 	vsub.f32	s13, s12, s13
 8005662:	ee67 7a84 	vmul.f32	s15, s15, s8
 8005666:	ee66 6a84 	vmul.f32	s13, s13, s8
 800566a:	3f01      	subs	r7, #1
 800566c:	edc6 7a00 	vstr	s15, [r6]
 8005670:	edc6 6a01 	vstr	s13, [r6, #4]
 8005674:	f1ac 0c08 	sub.w	ip, ip, #8
 8005678:	f104 0408 	add.w	r4, r4, #8
 800567c:	f105 0508 	add.w	r5, r5, #8
 8005680:	f106 0608 	add.w	r6, r6, #8
 8005684:	d1c8      	bne.n	8005618 <arm_rfft_fast_f32+0x10c>
 8005686:	4650      	mov	r0, sl
 8005688:	4649      	mov	r1, r9
 800568a:	461a      	mov	r2, r3
 800568c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005690:	2301      	movs	r3, #1
 8005692:	f000 bb57 	b.w	8005d44 <arm_cfft_f32>
 8005696:	bf00      	nop

08005698 <arm_cfft_radix8by2_f32>:
 8005698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800569c:	ed2d 8b08 	vpush	{d8-d11}
 80056a0:	4680      	mov	r8, r0
 80056a2:	4608      	mov	r0, r1
 80056a4:	f8b8 b000 	ldrh.w	fp, [r8]
 80056a8:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80056ac:	ea4f 015b 	mov.w	r1, fp, lsr #1
 80056b0:	008d      	lsls	r5, r1, #2
 80056b2:	eb00 098b 	add.w	r9, r0, fp, lsl #2
 80056b6:	ea5f 0bdb 	movs.w	fp, fp, lsr #3
 80056ba:	eb00 0605 	add.w	r6, r0, r5
 80056be:	b081      	sub	sp, #4
 80056c0:	444d      	add	r5, r9
 80056c2:	f000 80ba 	beq.w	800583a <arm_cfft_radix8by2_f32+0x1a2>
 80056c6:	f100 0a10 	add.w	sl, r0, #16
 80056ca:	f106 0c10 	add.w	ip, r6, #16
 80056ce:	f109 0e10 	add.w	lr, r9, #16
 80056d2:	f105 0710 	add.w	r7, r5, #16
 80056d6:	4604      	mov	r4, r0
 80056d8:	464b      	mov	r3, r9
 80056da:	ed1a 0a04 	vldr	s0, [sl, #-16]
 80056de:	ed1c 7a04 	vldr	s14, [ip, #-16]
 80056e2:	ed1e 1a04 	vldr	s2, [lr, #-16]
 80056e6:	ed57 2a04 	vldr	s5, [r7, #-16]
 80056ea:	ed95 2a01 	vldr	s4, [r5, #4]
 80056ee:	ed95 4a02 	vldr	s8, [r5, #8]
 80056f2:	edd5 4a03 	vldr	s9, [r5, #12]
 80056f6:	edd4 0a01 	vldr	s1, [r4, #4]
 80056fa:	edd4 3a03 	vldr	s7, [r4, #12]
 80056fe:	edd3 1a01 	vldr	s3, [r3, #4]
 8005702:	ed93 5a02 	vldr	s10, [r3, #8]
 8005706:	edd6 6a01 	vldr	s13, [r6, #4]
 800570a:	edd6 7a02 	vldr	s15, [r6, #8]
 800570e:	ed94 3a02 	vldr	s6, [r4, #8]
 8005712:	edd3 5a03 	vldr	s11, [r3, #12]
 8005716:	ed96 6a03 	vldr	s12, [r6, #12]
 800571a:	ee70 ba01 	vadd.f32	s23, s0, s2
 800571e:	ee36 8a24 	vadd.f32	s16, s12, s9
 8005722:	ee30 baa1 	vadd.f32	s22, s1, s3
 8005726:	ee33 aaa5 	vadd.f32	s20, s7, s11
 800572a:	ee77 9a22 	vadd.f32	s19, s14, s5
 800572e:	ee36 9a82 	vadd.f32	s18, s13, s4
 8005732:	ee77 8a84 	vadd.f32	s17, s15, s8
 8005736:	ee73 aa05 	vadd.f32	s21, s6, s10
 800573a:	ed4a ba04 	vstr	s23, [sl, #-16]
 800573e:	ed84 ba01 	vstr	s22, [r4, #4]
 8005742:	edc4 aa02 	vstr	s21, [r4, #8]
 8005746:	ed84 aa03 	vstr	s20, [r4, #12]
 800574a:	ed4c 9a04 	vstr	s19, [ip, #-16]
 800574e:	ed86 8a03 	vstr	s16, [r6, #12]
 8005752:	ed86 9a01 	vstr	s18, [r6, #4]
 8005756:	edc6 8a02 	vstr	s17, [r6, #8]
 800575a:	ee30 1a41 	vsub.f32	s2, s0, s2
 800575e:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8005762:	ee32 2a66 	vsub.f32	s4, s4, s13
 8005766:	ed92 7a00 	vldr	s14, [r2]
 800576a:	edd2 6a01 	vldr	s13, [r2, #4]
 800576e:	ee70 1ae1 	vsub.f32	s3, s1, s3
 8005772:	ee21 8a07 	vmul.f32	s16, s2, s14
 8005776:	ee61 0aa6 	vmul.f32	s1, s3, s13
 800577a:	ee21 1a26 	vmul.f32	s2, s2, s13
 800577e:	ee61 1a87 	vmul.f32	s3, s3, s14
 8005782:	ee22 0aa6 	vmul.f32	s0, s5, s13
 8005786:	ee62 6a26 	vmul.f32	s13, s4, s13
 800578a:	ee22 2a07 	vmul.f32	s4, s4, s14
 800578e:	ee22 7a87 	vmul.f32	s14, s5, s14
 8005792:	ee78 0a20 	vadd.f32	s1, s16, s1
 8005796:	ee36 7a87 	vadd.f32	s14, s13, s14
 800579a:	ee71 1ac1 	vsub.f32	s3, s3, s2
 800579e:	ee30 2a42 	vsub.f32	s4, s0, s4
 80057a2:	ed4e 0a04 	vstr	s1, [lr, #-16]
 80057a6:	edc3 1a01 	vstr	s3, [r3, #4]
 80057aa:	ed07 2a04 	vstr	s4, [r7, #-16]
 80057ae:	ed85 7a01 	vstr	s14, [r5, #4]
 80057b2:	ed92 7a03 	vldr	s14, [r2, #12]
 80057b6:	ee73 5ae5 	vsub.f32	s11, s7, s11
 80057ba:	ee74 6a67 	vsub.f32	s13, s8, s15
 80057be:	ee34 6ac6 	vsub.f32	s12, s9, s12
 80057c2:	edd2 7a02 	vldr	s15, [r2, #8]
 80057c6:	ee33 5a45 	vsub.f32	s10, s6, s10
 80057ca:	ee65 4a87 	vmul.f32	s9, s11, s14
 80057ce:	ee65 3a27 	vmul.f32	s7, s10, s15
 80057d2:	ee65 5aa7 	vmul.f32	s11, s11, s15
 80057d6:	ee25 5a07 	vmul.f32	s10, s10, s14
 80057da:	ee26 4a87 	vmul.f32	s8, s13, s14
 80057de:	ee26 7a07 	vmul.f32	s14, s12, s14
 80057e2:	ee26 6a27 	vmul.f32	s12, s12, s15
 80057e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80057ea:	ee73 4aa4 	vadd.f32	s9, s7, s9
 80057ee:	ee75 5ac5 	vsub.f32	s11, s11, s10
 80057f2:	ee34 6a46 	vsub.f32	s12, s8, s12
 80057f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80057fa:	f1bb 0b01 	subs.w	fp, fp, #1
 80057fe:	edc3 4a02 	vstr	s9, [r3, #8]
 8005802:	f10a 0a10 	add.w	sl, sl, #16
 8005806:	edc3 5a03 	vstr	s11, [r3, #12]
 800580a:	f104 0410 	add.w	r4, r4, #16
 800580e:	ed85 6a02 	vstr	s12, [r5, #8]
 8005812:	edc5 7a03 	vstr	s15, [r5, #12]
 8005816:	f10c 0c10 	add.w	ip, ip, #16
 800581a:	f106 0610 	add.w	r6, r6, #16
 800581e:	f10e 0e10 	add.w	lr, lr, #16
 8005822:	f107 0710 	add.w	r7, r7, #16
 8005826:	f102 0210 	add.w	r2, r2, #16
 800582a:	f103 0310 	add.w	r3, r3, #16
 800582e:	f105 0510 	add.w	r5, r5, #16
 8005832:	f47f af52 	bne.w	80056da <arm_cfft_radix8by2_f32+0x42>
 8005836:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800583a:	b28c      	uxth	r4, r1
 800583c:	4621      	mov	r1, r4
 800583e:	2302      	movs	r3, #2
 8005840:	f000 fbf2 	bl	8006028 <arm_radix8_butterfly_f32>
 8005844:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8005848:	4648      	mov	r0, r9
 800584a:	4621      	mov	r1, r4
 800584c:	2302      	movs	r3, #2
 800584e:	b001      	add	sp, #4
 8005850:	ecbd 8b08 	vpop	{d8-d11}
 8005854:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005858:	f000 bbe6 	b.w	8006028 <arm_radix8_butterfly_f32>

0800585c <arm_cfft_radix8by4_f32>:
 800585c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005860:	ed2d 8b0a 	vpush	{d8-d12}
 8005864:	b091      	sub	sp, #68	; 0x44
 8005866:	8802      	ldrh	r2, [r0, #0]
 8005868:	9109      	str	r1, [sp, #36]	; 0x24
 800586a:	edd1 4a00 	vldr	s9, [r1]
 800586e:	900a      	str	r0, [sp, #40]	; 0x28
 8005870:	6841      	ldr	r1, [r0, #4]
 8005872:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005874:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005876:	edd0 3a01 	vldr	s7, [r0, #4]
 800587a:	0852      	lsrs	r2, r2, #1
 800587c:	0093      	lsls	r3, r2, #2
 800587e:	4418      	add	r0, r3
 8005880:	9004      	str	r0, [sp, #16]
 8005882:	4418      	add	r0, r3
 8005884:	ed90 5a00 	vldr	s10, [r0]
 8005888:	9c04      	ldr	r4, [sp, #16]
 800588a:	edd0 5a01 	vldr	s11, [r0, #4]
 800588e:	ed94 7a00 	vldr	s14, [r4]
 8005892:	9005      	str	r0, [sp, #20]
 8005894:	ee34 4a85 	vadd.f32	s8, s9, s10
 8005898:	4418      	add	r0, r3
 800589a:	edd0 7a00 	vldr	s15, [r0]
 800589e:	ed94 6a01 	vldr	s12, [r4, #4]
 80058a2:	edd0 6a01 	vldr	s13, [r0, #4]
 80058a6:	9402      	str	r4, [sp, #8]
 80058a8:	ee34 3a07 	vadd.f32	s6, s8, s14
 80058ac:	ee34 5ac5 	vsub.f32	s10, s9, s10
 80058b0:	ee37 3a83 	vadd.f32	s6, s15, s6
 80058b4:	ee73 4aa5 	vadd.f32	s9, s7, s11
 80058b8:	ee13 ba10 	vmov	fp, s6
 80058bc:	f845 bb08 	str.w	fp, [r5], #8
 80058c0:	ee73 5ae5 	vsub.f32	s11, s7, s11
 80058c4:	ed94 3a01 	vldr	s6, [r4, #4]
 80058c8:	ed90 2a01 	vldr	s4, [r0, #4]
 80058cc:	9c05      	ldr	r4, [sp, #20]
 80058ce:	f8dd b008 	ldr.w	fp, [sp, #8]
 80058d2:	9008      	str	r0, [sp, #32]
 80058d4:	ee76 3a05 	vadd.f32	s7, s12, s10
 80058d8:	ee34 3a83 	vadd.f32	s6, s9, s6
 80058dc:	ee73 3ae6 	vsub.f32	s7, s7, s13
 80058e0:	9506      	str	r5, [sp, #24]
 80058e2:	9407      	str	r4, [sp, #28]
 80058e4:	9003      	str	r0, [sp, #12]
 80058e6:	1f05      	subs	r5, r0, #4
 80058e8:	ee13 4a90 	vmov	r4, s7
 80058ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80058ee:	ee33 3a02 	vadd.f32	s6, s6, s4
 80058f2:	ee34 4a47 	vsub.f32	s8, s8, s14
 80058f6:	ed80 3a01 	vstr	s6, [r0, #4]
 80058fa:	ee74 4ac6 	vsub.f32	s9, s9, s12
 80058fe:	f84b 4b08 	str.w	r4, [fp], #8
 8005902:	ee35 6a46 	vsub.f32	s12, s10, s12
 8005906:	ee75 2ac7 	vsub.f32	s5, s11, s14
 800590a:	0852      	lsrs	r2, r2, #1
 800590c:	920f      	str	r2, [sp, #60]	; 0x3c
 800590e:	ee34 4a67 	vsub.f32	s8, s8, s15
 8005912:	f8cd b008 	str.w	fp, [sp, #8]
 8005916:	ee74 4ae6 	vsub.f32	s9, s9, s13
 800591a:	9c04      	ldr	r4, [sp, #16]
 800591c:	ee76 6a86 	vadd.f32	s13, s13, s12
 8005920:	ee32 6aa7 	vadd.f32	s12, s5, s15
 8005924:	f101 0008 	add.w	r0, r1, #8
 8005928:	ed84 6a01 	vstr	s12, [r4, #4]
 800592c:	900e      	str	r0, [sp, #56]	; 0x38
 800592e:	9c07      	ldr	r4, [sp, #28]
 8005930:	ee14 0a10 	vmov	r0, s8
 8005934:	f101 0b10 	add.w	fp, r1, #16
 8005938:	3118      	adds	r1, #24
 800593a:	f844 0b08 	str.w	r0, [r4], #8
 800593e:	ee35 7a87 	vadd.f32	s14, s11, s14
 8005942:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005946:	910c      	str	r1, [sp, #48]	; 0x30
 8005948:	f8dd b014 	ldr.w	fp, [sp, #20]
 800594c:	9903      	ldr	r1, [sp, #12]
 800594e:	edcb 4a01 	vstr	s9, [fp, #4]
 8005952:	ee16 0a90 	vmov	r0, s13
 8005956:	ee77 7a67 	vsub.f32	s15, s14, s15
 800595a:	f841 0b08 	str.w	r0, [r1], #8
 800595e:	3a02      	subs	r2, #2
 8005960:	9407      	str	r4, [sp, #28]
 8005962:	9c08      	ldr	r4, [sp, #32]
 8005964:	9103      	str	r1, [sp, #12]
 8005966:	0852      	lsrs	r2, r2, #1
 8005968:	442b      	add	r3, r5
 800596a:	edc4 7a01 	vstr	s15, [r4, #4]
 800596e:	920d      	str	r2, [sp, #52]	; 0x34
 8005970:	f000 8143 	beq.w	8005bfa <arm_cfft_radix8by4_f32+0x39e>
 8005974:	46dc      	mov	ip, fp
 8005976:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800597a:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 800597e:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
 8005982:	f10b 0410 	add.w	r4, fp, #16
 8005986:	f8dd b014 	ldr.w	fp, [sp, #20]
 800598a:	f10b 0010 	add.w	r0, fp, #16
 800598e:	f8dd b010 	ldr.w	fp, [sp, #16]
 8005992:	f1ab 0904 	sub.w	r9, fp, #4
 8005996:	46d8      	mov	r8, fp
 8005998:	4693      	mov	fp, r2
 800599a:	e88d 0820 	stmia.w	sp, {r5, fp}
 800599e:	9a02      	ldr	r2, [sp, #8]
 80059a0:	f1ac 0604 	sub.w	r6, ip, #4
 80059a4:	4657      	mov	r7, sl
 80059a6:	ed50 5a02 	vldr	s11, [r0, #-8]
 80059aa:	ed54 8a02 	vldr	s17, [r4, #-8]
 80059ae:	ed92 6a00 	vldr	s12, [r2]
 80059b2:	edd1 6a00 	vldr	s13, [r1]
 80059b6:	ed50 7a01 	vldr	s15, [r0, #-4]
 80059ba:	ed14 8a01 	vldr	s16, [r4, #-4]
 80059be:	edd1 2a01 	vldr	s5, [r1, #4]
 80059c2:	ed92 2a01 	vldr	s4, [r2, #4]
 80059c6:	9d00      	ldr	r5, [sp, #0]
 80059c8:	ee78 9aa5 	vadd.f32	s19, s17, s11
 80059cc:	ee78 8ae5 	vsub.f32	s17, s17, s11
 80059d0:	ee39 5a86 	vadd.f32	s10, s19, s12
 80059d4:	ee38 7a27 	vadd.f32	s14, s16, s15
 80059d8:	ee76 5a85 	vadd.f32	s11, s13, s10
 80059dc:	ee38 8a67 	vsub.f32	s16, s16, s15
 80059e0:	ed44 5a02 	vstr	s11, [r4, #-8]
 80059e4:	edd2 7a01 	vldr	s15, [r2, #4]
 80059e8:	edd1 5a01 	vldr	s11, [r1, #4]
 80059ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059f0:	ee32 ba28 	vadd.f32	s22, s4, s17
 80059f4:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80059f8:	ee78 aa46 	vsub.f32	s21, s16, s12
 80059fc:	ed44 7a01 	vstr	s15, [r4, #-4]
 8005a00:	edd5 4a00 	vldr	s9, [r5]
 8005a04:	ed18 0a01 	vldr	s0, [r8, #-4]
 8005a08:	ed1c 5a01 	vldr	s10, [ip, #-4]
 8005a0c:	edd3 1a00 	vldr	s3, [r3]
 8005a10:	ed55 5a01 	vldr	s11, [r5, #-4]
 8005a14:	ed19 1a01 	vldr	s2, [r9, #-4]
 8005a18:	ed56 3a01 	vldr	s7, [r6, #-4]
 8005a1c:	ed13 3a01 	vldr	s6, [r3, #-4]
 8005a20:	ee30 9a24 	vadd.f32	s18, s0, s9
 8005a24:	ee30 0a64 	vsub.f32	s0, s0, s9
 8005a28:	ee39 4a05 	vadd.f32	s8, s18, s10
 8005a2c:	ee71 7a25 	vadd.f32	s15, s2, s11
 8005a30:	ee71 4a84 	vadd.f32	s9, s3, s8
 8005a34:	ee31 1a65 	vsub.f32	s2, s2, s11
 8005a38:	ed48 4a01 	vstr	s9, [r8, #-4]
 8005a3c:	ed16 4a01 	vldr	s8, [r6, #-4]
 8005a40:	ed53 4a01 	vldr	s9, [r3, #-4]
 8005a44:	ee37 4a84 	vadd.f32	s8, s15, s8
 8005a48:	ee3b ba62 	vsub.f32	s22, s22, s5
 8005a4c:	ee74 5a24 	vadd.f32	s11, s8, s9
 8005a50:	ee7a aaa6 	vadd.f32	s21, s21, s13
 8005a54:	ed49 5a01 	vstr	s11, [r9, #-4]
 8005a58:	ed5a 4a01 	vldr	s9, [sl, #-4]
 8005a5c:	ed1a 4a02 	vldr	s8, [sl, #-8]
 8005a60:	ee75 0a61 	vsub.f32	s1, s10, s3
 8005a64:	ee6a baa4 	vmul.f32	s23, s21, s9
 8005a68:	ee2b ca04 	vmul.f32	s24, s22, s8
 8005a6c:	ee30 aa63 	vsub.f32	s20, s0, s7
 8005a70:	ee70 5a81 	vadd.f32	s11, s1, s2
 8005a74:	ee3a aa03 	vadd.f32	s20, s20, s6
 8005a78:	ee3c ca2b 	vadd.f32	s24, s24, s23
 8005a7c:	ee2b ba24 	vmul.f32	s22, s22, s9
 8005a80:	ee6a ba24 	vmul.f32	s23, s20, s9
 8005a84:	ee6a aa84 	vmul.f32	s21, s21, s8
 8005a88:	ee2a aa04 	vmul.f32	s20, s20, s8
 8005a8c:	ee1c ba10 	vmov	fp, s24
 8005a90:	ee25 4a84 	vmul.f32	s8, s11, s8
 8005a94:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8005a98:	f842 bb08 	str.w	fp, [r2], #8
 8005a9c:	ee75 5a8a 	vadd.f32	s11, s11, s20
 8005aa0:	ee3b 4ac4 	vsub.f32	s8, s23, s8
 8005aa4:	ee7a aacb 	vsub.f32	s21, s21, s22
 8005aa8:	ee39 5a45 	vsub.f32	s10, s18, s10
 8005aac:	ee77 7ae3 	vsub.f32	s15, s15, s7
 8005ab0:	ed42 aa01 	vstr	s21, [r2, #-4]
 8005ab4:	ed0c 4a01 	vstr	s8, [ip, #-4]
 8005ab8:	ed46 5a01 	vstr	s11, [r6, #-4]
 8005abc:	edd7 5a00 	vldr	s11, [r7]
 8005ac0:	ee79 9ac6 	vsub.f32	s19, s19, s12
 8005ac4:	ee75 1a61 	vsub.f32	s3, s10, s3
 8005ac8:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8005acc:	ed97 5a01 	vldr	s10, [r7, #4]
 8005ad0:	ee37 7a42 	vsub.f32	s14, s14, s4
 8005ad4:	ee79 4ae6 	vsub.f32	s9, s19, s13
 8005ad8:	ee37 7a62 	vsub.f32	s14, s14, s5
 8005adc:	ee61 9ae5 	vnmul.f32	s19, s3, s11
 8005ae0:	ee27 4a85 	vmul.f32	s8, s15, s10
 8005ae4:	ee24 aaa5 	vmul.f32	s20, s9, s11
 8005ae8:	ee27 9a05 	vmul.f32	s18, s14, s10
 8005aec:	ee64 4a85 	vmul.f32	s9, s9, s10
 8005af0:	ee27 7a25 	vmul.f32	s14, s14, s11
 8005af4:	ee39 4ac4 	vsub.f32	s8, s19, s8
 8005af8:	ee37 7a64 	vsub.f32	s14, s14, s9
 8005afc:	ee67 5aa5 	vmul.f32	s11, s15, s11
 8005b00:	ee61 1a85 	vmul.f32	s3, s3, s10
 8005b04:	ee14 ba10 	vmov	fp, s8
 8005b08:	ee3a 9a09 	vadd.f32	s18, s20, s18
 8005b0c:	ee71 1ae5 	vsub.f32	s3, s3, s11
 8005b10:	ed00 9a02 	vstr	s18, [r0, #-8]
 8005b14:	ed00 7a01 	vstr	s14, [r0, #-4]
 8005b18:	f845 b908 	str.w	fp, [r5], #-8
 8005b1c:	ee38 6a06 	vadd.f32	s12, s16, s12
 8005b20:	ee38 2ac2 	vsub.f32	s4, s17, s4
 8005b24:	edc5 1a01 	vstr	s3, [r5, #4]
 8005b28:	edde 7a00 	vldr	s15, [lr]
 8005b2c:	ed9e 7a01 	vldr	s14, [lr, #4]
 8005b30:	9500      	str	r5, [sp, #0]
 8005b32:	ee72 2a82 	vadd.f32	s5, s5, s4
 8005b36:	ee76 6a66 	vsub.f32	s13, s12, s13
 8005b3a:	ee73 3a63 	vsub.f32	s7, s6, s7
 8005b3e:	ee22 5aa7 	vmul.f32	s10, s5, s15
 8005b42:	ee73 3ac0 	vsub.f32	s7, s7, s0
 8005b46:	ee26 6a87 	vmul.f32	s12, s13, s14
 8005b4a:	ee70 5ac1 	vsub.f32	s11, s1, s2
 8005b4e:	ee63 4a87 	vmul.f32	s9, s7, s14
 8005b52:	ee35 6a06 	vadd.f32	s12, s10, s12
 8005b56:	ee25 5aa7 	vmul.f32	s10, s11, s15
 8005b5a:	ee62 2a87 	vmul.f32	s5, s5, s14
 8005b5e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005b62:	ee16 5a10 	vmov	r5, s12
 8005b66:	ee34 5ac5 	vsub.f32	s10, s9, s10
 8005b6a:	f841 5b08 	str.w	r5, [r1], #8
 8005b6e:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8005b72:	ee25 7a87 	vmul.f32	s14, s11, s14
 8005b76:	ee63 7aa7 	vmul.f32	s15, s7, s15
 8005b7a:	ee15 ba10 	vmov	fp, s10
 8005b7e:	9d01      	ldr	r5, [sp, #4]
 8005b80:	ed41 6a01 	vstr	s13, [r1, #-4]
 8005b84:	ee77 3a27 	vadd.f32	s7, s14, s15
 8005b88:	f843 b908 	str.w	fp, [r3], #-8
 8005b8c:	3d01      	subs	r5, #1
 8005b8e:	f104 0408 	add.w	r4, r4, #8
 8005b92:	f1a8 0808 	sub.w	r8, r8, #8
 8005b96:	f1a9 0908 	sub.w	r9, r9, #8
 8005b9a:	f10a 0a08 	add.w	sl, sl, #8
 8005b9e:	f1ac 0c08 	sub.w	ip, ip, #8
 8005ba2:	f1a6 0608 	sub.w	r6, r6, #8
 8005ba6:	f107 0710 	add.w	r7, r7, #16
 8005baa:	f100 0008 	add.w	r0, r0, #8
 8005bae:	f10e 0e18 	add.w	lr, lr, #24
 8005bb2:	edc3 3a01 	vstr	s7, [r3, #4]
 8005bb6:	9501      	str	r5, [sp, #4]
 8005bb8:	f47f aef5 	bne.w	80059a6 <arm_cfft_radix8by4_f32+0x14a>
 8005bbc:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 8005bc0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005bc2:	9906      	ldr	r1, [sp, #24]
 8005bc4:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8005bc6:	9d02      	ldr	r5, [sp, #8]
 8005bc8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005bcc:	eb00 100b 	add.w	r0, r0, fp, lsl #4
 8005bd0:	4419      	add	r1, r3
 8005bd2:	eb0b 024b 	add.w	r2, fp, fp, lsl #1
 8005bd6:	900b      	str	r0, [sp, #44]	; 0x2c
 8005bd8:	f8dd b01c 	ldr.w	fp, [sp, #28]
 8005bdc:	9803      	ldr	r0, [sp, #12]
 8005bde:	9106      	str	r1, [sp, #24]
 8005be0:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005be2:	441c      	add	r4, r3
 8005be4:	441d      	add	r5, r3
 8005be6:	449b      	add	fp, r3
 8005be8:	4418      	add	r0, r3
 8005bea:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8005bee:	940e      	str	r4, [sp, #56]	; 0x38
 8005bf0:	9502      	str	r5, [sp, #8]
 8005bf2:	f8cd b01c 	str.w	fp, [sp, #28]
 8005bf6:	9003      	str	r0, [sp, #12]
 8005bf8:	910c      	str	r1, [sp, #48]	; 0x30
 8005bfa:	9a06      	ldr	r2, [sp, #24]
 8005bfc:	9b07      	ldr	r3, [sp, #28]
 8005bfe:	ed92 3a00 	vldr	s6, [r2]
 8005c02:	edd3 5a00 	vldr	s11, [r3]
 8005c06:	9c02      	ldr	r4, [sp, #8]
 8005c08:	9d03      	ldr	r5, [sp, #12]
 8005c0a:	ed94 7a00 	vldr	s14, [r4]
 8005c0e:	edd5 7a00 	vldr	s15, [r5]
 8005c12:	edd2 4a01 	vldr	s9, [r2, #4]
 8005c16:	ed93 5a01 	vldr	s10, [r3, #4]
 8005c1a:	ed94 6a01 	vldr	s12, [r4, #4]
 8005c1e:	edd5 6a01 	vldr	s13, [r5, #4]
 8005c22:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 8005c26:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005c28:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005c2a:	ee33 4a25 	vadd.f32	s8, s6, s11
 8005c2e:	ee73 5a65 	vsub.f32	s11, s6, s11
 8005c32:	ee74 2a07 	vadd.f32	s5, s8, s14
 8005c36:	ee74 3a85 	vadd.f32	s7, s9, s10
 8005c3a:	ee37 3aa2 	vadd.f32	s6, s15, s5
 8005c3e:	ee34 5ac5 	vsub.f32	s10, s9, s10
 8005c42:	ed82 3a00 	vstr	s6, [r2]
 8005c46:	edd4 4a01 	vldr	s9, [r4, #4]
 8005c4a:	ed95 3a01 	vldr	s6, [r5, #4]
 8005c4e:	ee73 4aa4 	vadd.f32	s9, s7, s9
 8005c52:	ee36 2a25 	vadd.f32	s4, s12, s11
 8005c56:	ee74 4a83 	vadd.f32	s9, s9, s6
 8005c5a:	ee35 3a47 	vsub.f32	s6, s10, s14
 8005c5e:	edc2 4a01 	vstr	s9, [r2, #4]
 8005c62:	eddb 4a00 	vldr	s9, [fp]
 8005c66:	eddb 2a01 	vldr	s5, [fp, #4]
 8005c6a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005c6c:	ee33 3a27 	vadd.f32	s6, s6, s15
 8005c70:	ee32 2a66 	vsub.f32	s4, s4, s13
 8005c74:	ee34 4a47 	vsub.f32	s8, s8, s14
 8005c78:	ee62 1a24 	vmul.f32	s3, s4, s9
 8005c7c:	ee22 2a22 	vmul.f32	s4, s4, s5
 8005c80:	ee63 4a24 	vmul.f32	s9, s6, s9
 8005c84:	ee63 2a22 	vmul.f32	s5, s6, s5
 8005c88:	ee74 4ac2 	vsub.f32	s9, s9, s4
 8005c8c:	ee71 2aa2 	vadd.f32	s5, s3, s5
 8005c90:	ee73 3ac6 	vsub.f32	s7, s7, s12
 8005c94:	edc4 2a00 	vstr	s5, [r4]
 8005c98:	edc4 4a01 	vstr	s9, [r4, #4]
 8005c9c:	ed90 3a00 	vldr	s6, [r0]
 8005ca0:	edd0 4a01 	vldr	s9, [r0, #4]
 8005ca4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005ca6:	ee34 4a67 	vsub.f32	s8, s8, s15
 8005caa:	ee73 3ae6 	vsub.f32	s7, s7, s13
 8005cae:	ee64 2a03 	vmul.f32	s5, s8, s6
 8005cb2:	ee23 3a83 	vmul.f32	s6, s7, s6
 8005cb6:	ee63 3aa4 	vmul.f32	s7, s7, s9
 8005cba:	ee64 4a24 	vmul.f32	s9, s8, s9
 8005cbe:	ee72 3aa3 	vadd.f32	s7, s5, s7
 8005cc2:	ee73 4a64 	vsub.f32	s9, s6, s9
 8005cc6:	ee35 7a07 	vadd.f32	s14, s10, s14
 8005cca:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8005cce:	edc3 3a00 	vstr	s7, [r3]
 8005cd2:	edc3 4a01 	vstr	s9, [r3, #4]
 8005cd6:	edd1 5a01 	vldr	s11, [r1, #4]
 8005cda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005cde:	ee76 6a86 	vadd.f32	s13, s13, s12
 8005ce2:	ed91 7a00 	vldr	s14, [r1]
 8005ce6:	ee26 6a87 	vmul.f32	s12, s13, s14
 8005cea:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005cee:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8005cf2:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005cf6:	ee77 6a66 	vsub.f32	s13, s14, s13
 8005cfa:	ee76 7a27 	vadd.f32	s15, s12, s15
 8005cfe:	edc5 6a01 	vstr	s13, [r5, #4]
 8005d02:	edc5 7a00 	vstr	s15, [r5]
 8005d06:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005d08:	b294      	uxth	r4, r2
 8005d0a:	4621      	mov	r1, r4
 8005d0c:	686a      	ldr	r2, [r5, #4]
 8005d0e:	2304      	movs	r3, #4
 8005d10:	f000 f98a 	bl	8006028 <arm_radix8_butterfly_f32>
 8005d14:	9804      	ldr	r0, [sp, #16]
 8005d16:	686a      	ldr	r2, [r5, #4]
 8005d18:	4621      	mov	r1, r4
 8005d1a:	2304      	movs	r3, #4
 8005d1c:	f000 f984 	bl	8006028 <arm_radix8_butterfly_f32>
 8005d20:	9805      	ldr	r0, [sp, #20]
 8005d22:	686a      	ldr	r2, [r5, #4]
 8005d24:	4621      	mov	r1, r4
 8005d26:	2304      	movs	r3, #4
 8005d28:	f000 f97e 	bl	8006028 <arm_radix8_butterfly_f32>
 8005d2c:	9808      	ldr	r0, [sp, #32]
 8005d2e:	686a      	ldr	r2, [r5, #4]
 8005d30:	4621      	mov	r1, r4
 8005d32:	2304      	movs	r3, #4
 8005d34:	b011      	add	sp, #68	; 0x44
 8005d36:	ecbd 8b0a 	vpop	{d8-d12}
 8005d3a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d3e:	f000 b973 	b.w	8006028 <arm_radix8_butterfly_f32>
 8005d42:	bf00      	nop

08005d44 <arm_cfft_f32>:
 8005d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d48:	2a01      	cmp	r2, #1
 8005d4a:	4607      	mov	r7, r0
 8005d4c:	4690      	mov	r8, r2
 8005d4e:	4689      	mov	r9, r1
 8005d50:	469a      	mov	sl, r3
 8005d52:	8804      	ldrh	r4, [r0, #0]
 8005d54:	d05a      	beq.n	8005e0c <arm_cfft_f32+0xc8>
 8005d56:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
 8005d5a:	d052      	beq.n	8005e02 <arm_cfft_f32+0xbe>
 8005d5c:	d917      	bls.n	8005d8e <arm_cfft_f32+0x4a>
 8005d5e:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8005d62:	d01b      	beq.n	8005d9c <arm_cfft_f32+0x58>
 8005d64:	d962      	bls.n	8005e2c <arm_cfft_f32+0xe8>
 8005d66:	f5b4 6f00 	cmp.w	r4, #2048	; 0x800
 8005d6a:	d04a      	beq.n	8005e02 <arm_cfft_f32+0xbe>
 8005d6c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 8005d70:	d105      	bne.n	8005d7e <arm_cfft_f32+0x3a>
 8005d72:	4648      	mov	r0, r9
 8005d74:	4621      	mov	r1, r4
 8005d76:	687a      	ldr	r2, [r7, #4]
 8005d78:	2301      	movs	r3, #1
 8005d7a:	f000 f955 	bl	8006028 <arm_radix8_butterfly_f32>
 8005d7e:	f1ba 0f00 	cmp.w	sl, #0
 8005d82:	d112      	bne.n	8005daa <arm_cfft_f32+0x66>
 8005d84:	f1b8 0f01 	cmp.w	r8, #1
 8005d88:	d017      	beq.n	8005dba <arm_cfft_f32+0x76>
 8005d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d8e:	2c20      	cmp	r4, #32
 8005d90:	d037      	beq.n	8005e02 <arm_cfft_f32+0xbe>
 8005d92:	d94f      	bls.n	8005e34 <arm_cfft_f32+0xf0>
 8005d94:	2c40      	cmp	r4, #64	; 0x40
 8005d96:	d0ec      	beq.n	8005d72 <arm_cfft_f32+0x2e>
 8005d98:	2c80      	cmp	r4, #128	; 0x80
 8005d9a:	d1f0      	bne.n	8005d7e <arm_cfft_f32+0x3a>
 8005d9c:	4638      	mov	r0, r7
 8005d9e:	4649      	mov	r1, r9
 8005da0:	f7ff fc7a 	bl	8005698 <arm_cfft_radix8by2_f32>
 8005da4:	f1ba 0f00 	cmp.w	sl, #0
 8005da8:	d0ec      	beq.n	8005d84 <arm_cfft_f32+0x40>
 8005daa:	4648      	mov	r0, r9
 8005dac:	89b9      	ldrh	r1, [r7, #12]
 8005dae:	68ba      	ldr	r2, [r7, #8]
 8005db0:	f7fa fa16 	bl	80001e0 <arm_bitreversal_32>
 8005db4:	f1b8 0f01 	cmp.w	r8, #1
 8005db8:	d1e7      	bne.n	8005d8a <arm_cfft_f32+0x46>
 8005dba:	ee07 4a10 	vmov	s14, r4
 8005dbe:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8005dc2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005dc6:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8005dca:	2c00      	cmp	r4, #0
 8005dcc:	d0dd      	beq.n	8005d8a <arm_cfft_f32+0x46>
 8005dce:	f109 0308 	add.w	r3, r9, #8
 8005dd2:	f109 0104 	add.w	r1, r9, #4
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	3201      	adds	r2, #1
 8005dda:	4294      	cmp	r4, r2
 8005ddc:	f103 0308 	add.w	r3, r3, #8
 8005de0:	ed13 7a04 	vldr	s14, [r3, #-16]
 8005de4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005de8:	ed03 7a04 	vstr	s14, [r3, #-16]
 8005dec:	ed91 7a00 	vldr	s14, [r1]
 8005df0:	ee27 7a67 	vnmul.f32	s14, s14, s15
 8005df4:	ee17 0a10 	vmov	r0, s14
 8005df8:	f841 0b08 	str.w	r0, [r1], #8
 8005dfc:	d8ec      	bhi.n	8005dd8 <arm_cfft_f32+0x94>
 8005dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e02:	4638      	mov	r0, r7
 8005e04:	4649      	mov	r1, r9
 8005e06:	f7ff fd29 	bl	800585c <arm_cfft_radix8by4_f32>
 8005e0a:	e7b8      	b.n	8005d7e <arm_cfft_f32+0x3a>
 8005e0c:	b1ac      	cbz	r4, 8005e3a <arm_cfft_f32+0xf6>
 8005e0e:	f101 050c 	add.w	r5, r1, #12
 8005e12:	2600      	movs	r6, #0
 8005e14:	ed55 7a02 	vldr	s15, [r5, #-8]
 8005e18:	3601      	adds	r6, #1
 8005e1a:	eef1 7a67 	vneg.f32	s15, s15
 8005e1e:	42b4      	cmp	r4, r6
 8005e20:	ed45 7a02 	vstr	s15, [r5, #-8]
 8005e24:	f105 0508 	add.w	r5, r5, #8
 8005e28:	d8f4      	bhi.n	8005e14 <arm_cfft_f32+0xd0>
 8005e2a:	e794      	b.n	8005d56 <arm_cfft_f32+0x12>
 8005e2c:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8005e30:	d09f      	beq.n	8005d72 <arm_cfft_f32+0x2e>
 8005e32:	e7a4      	b.n	8005d7e <arm_cfft_f32+0x3a>
 8005e34:	2c10      	cmp	r4, #16
 8005e36:	d0b1      	beq.n	8005d9c <arm_cfft_f32+0x58>
 8005e38:	e7a1      	b.n	8005d7e <arm_cfft_f32+0x3a>
 8005e3a:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
 8005e3e:	d88e      	bhi.n	8005d5e <arm_cfft_f32+0x1a>
 8005e40:	e7a5      	b.n	8005d8e <arm_cfft_f32+0x4a>
 8005e42:	bf00      	nop

08005e44 <arm_cmplx_mag_f32>:
 8005e44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005e48:	ea5f 0992 	movs.w	r9, r2, lsr #2
 8005e4c:	b085      	sub	sp, #20
 8005e4e:	f000 8086 	beq.w	8005f5e <arm_cmplx_mag_f32+0x11a>
 8005e52:	f04f 0800 	mov.w	r8, #0
 8005e56:	f101 0710 	add.w	r7, r1, #16
 8005e5a:	4604      	mov	r4, r0
 8005e5c:	f101 050c 	add.w	r5, r1, #12
 8005e60:	464e      	mov	r6, r9
 8005e62:	e05c      	b.n	8005f1e <arm_cmplx_mag_f32+0xda>
 8005e64:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8005e68:	eeb4 0a40 	vcmp.f32	s0, s0
 8005e6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e70:	f040 80a7 	bne.w	8005fc2 <arm_cmplx_mag_f32+0x17e>
 8005e74:	ed07 0a04 	vstr	s0, [r7, #-16]
 8005e78:	ed94 7a02 	vldr	s14, [r4, #8]
 8005e7c:	edd4 7a03 	vldr	s15, [r4, #12]
 8005e80:	ee27 7a07 	vmul.f32	s14, s14, s14
 8005e84:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005e88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e8c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e94:	f340 8092 	ble.w	8005fbc <arm_cmplx_mag_f32+0x178>
 8005e98:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8005e9c:	eeb4 0a40 	vcmp.f32	s0, s0
 8005ea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ea4:	f040 80b5 	bne.w	8006012 <arm_cmplx_mag_f32+0x1ce>
 8005ea8:	ed05 0a02 	vstr	s0, [r5, #-8]
 8005eac:	ed94 7a04 	vldr	s14, [r4, #16]
 8005eb0:	edd4 7a05 	vldr	s15, [r4, #20]
 8005eb4:	ee27 7a07 	vmul.f32	s14, s14, s14
 8005eb8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005ebc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ec0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ec8:	dd75      	ble.n	8005fb6 <arm_cmplx_mag_f32+0x172>
 8005eca:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8005ece:	eeb4 0a40 	vcmp.f32	s0, s0
 8005ed2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ed6:	f040 8091 	bne.w	8005ffc <arm_cmplx_mag_f32+0x1b8>
 8005eda:	ed05 0a01 	vstr	s0, [r5, #-4]
 8005ede:	ed94 7a06 	vldr	s14, [r4, #24]
 8005ee2:	edd4 7a07 	vldr	s15, [r4, #28]
 8005ee6:	ee27 7a07 	vmul.f32	s14, s14, s14
 8005eea:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005eee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ef2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005efa:	dd22      	ble.n	8005f42 <arm_cmplx_mag_f32+0xfe>
 8005efc:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8005f00:	eeb4 0a40 	vcmp.f32	s0, s0
 8005f04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f08:	d16d      	bne.n	8005fe6 <arm_cmplx_mag_f32+0x1a2>
 8005f0a:	3e01      	subs	r6, #1
 8005f0c:	ed85 0a00 	vstr	s0, [r5]
 8005f10:	f107 0710 	add.w	r7, r7, #16
 8005f14:	f104 0420 	add.w	r4, r4, #32
 8005f18:	f105 0510 	add.w	r5, r5, #16
 8005f1c:	d01b      	beq.n	8005f56 <arm_cmplx_mag_f32+0x112>
 8005f1e:	ed94 7a00 	vldr	s14, [r4]
 8005f22:	edd4 7a01 	vldr	s15, [r4, #4]
 8005f26:	ee27 7a07 	vmul.f32	s14, s14, s14
 8005f2a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005f2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f32:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005f36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f3a:	dc93      	bgt.n	8005e64 <arm_cmplx_mag_f32+0x20>
 8005f3c:	f847 8c10 	str.w	r8, [r7, #-16]
 8005f40:	e79a      	b.n	8005e78 <arm_cmplx_mag_f32+0x34>
 8005f42:	3e01      	subs	r6, #1
 8005f44:	f8c5 8000 	str.w	r8, [r5]
 8005f48:	f107 0710 	add.w	r7, r7, #16
 8005f4c:	f104 0420 	add.w	r4, r4, #32
 8005f50:	f105 0510 	add.w	r5, r5, #16
 8005f54:	d1e3      	bne.n	8005f1e <arm_cmplx_mag_f32+0xda>
 8005f56:	eb00 1049 	add.w	r0, r0, r9, lsl #5
 8005f5a:	eb01 1109 	add.w	r1, r1, r9, lsl #4
 8005f5e:	f012 0503 	ands.w	r5, r2, #3
 8005f62:	d025      	beq.n	8005fb0 <arm_cmplx_mag_f32+0x16c>
 8005f64:	2600      	movs	r6, #0
 8005f66:	4604      	mov	r4, r0
 8005f68:	e00c      	b.n	8005f84 <arm_cmplx_mag_f32+0x140>
 8005f6a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8005f6e:	eeb4 0a40 	vcmp.f32	s0, s0
 8005f72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f76:	d12f      	bne.n	8005fd8 <arm_cmplx_mag_f32+0x194>
 8005f78:	3d01      	subs	r5, #1
 8005f7a:	ed01 0a01 	vstr	s0, [r1, #-4]
 8005f7e:	f104 0408 	add.w	r4, r4, #8
 8005f82:	d015      	beq.n	8005fb0 <arm_cmplx_mag_f32+0x16c>
 8005f84:	ed94 7a00 	vldr	s14, [r4]
 8005f88:	edd4 7a01 	vldr	s15, [r4, #4]
 8005f8c:	ee27 7a07 	vmul.f32	s14, s14, s14
 8005f90:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005f94:	3104      	adds	r1, #4
 8005f96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f9a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fa2:	dce2      	bgt.n	8005f6a <arm_cmplx_mag_f32+0x126>
 8005fa4:	3d01      	subs	r5, #1
 8005fa6:	f841 6c04 	str.w	r6, [r1, #-4]
 8005faa:	f104 0408 	add.w	r4, r4, #8
 8005fae:	d1e9      	bne.n	8005f84 <arm_cmplx_mag_f32+0x140>
 8005fb0:	b005      	add	sp, #20
 8005fb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005fb6:	f845 8c04 	str.w	r8, [r5, #-4]
 8005fba:	e790      	b.n	8005ede <arm_cmplx_mag_f32+0x9a>
 8005fbc:	f845 8c08 	str.w	r8, [r5, #-8]
 8005fc0:	e774      	b.n	8005eac <arm_cmplx_mag_f32+0x68>
 8005fc2:	eeb0 0a67 	vmov.f32	s0, s15
 8005fc6:	9003      	str	r0, [sp, #12]
 8005fc8:	9101      	str	r1, [sp, #4]
 8005fca:	9202      	str	r2, [sp, #8]
 8005fcc:	f002 fbb2 	bl	8008734 <sqrtf>
 8005fd0:	9a02      	ldr	r2, [sp, #8]
 8005fd2:	9901      	ldr	r1, [sp, #4]
 8005fd4:	9803      	ldr	r0, [sp, #12]
 8005fd6:	e74d      	b.n	8005e74 <arm_cmplx_mag_f32+0x30>
 8005fd8:	eeb0 0a67 	vmov.f32	s0, s15
 8005fdc:	9101      	str	r1, [sp, #4]
 8005fde:	f002 fba9 	bl	8008734 <sqrtf>
 8005fe2:	9901      	ldr	r1, [sp, #4]
 8005fe4:	e7c8      	b.n	8005f78 <arm_cmplx_mag_f32+0x134>
 8005fe6:	eeb0 0a67 	vmov.f32	s0, s15
 8005fea:	9003      	str	r0, [sp, #12]
 8005fec:	9101      	str	r1, [sp, #4]
 8005fee:	9202      	str	r2, [sp, #8]
 8005ff0:	f002 fba0 	bl	8008734 <sqrtf>
 8005ff4:	9a02      	ldr	r2, [sp, #8]
 8005ff6:	9901      	ldr	r1, [sp, #4]
 8005ff8:	9803      	ldr	r0, [sp, #12]
 8005ffa:	e786      	b.n	8005f0a <arm_cmplx_mag_f32+0xc6>
 8005ffc:	eeb0 0a67 	vmov.f32	s0, s15
 8006000:	9003      	str	r0, [sp, #12]
 8006002:	9101      	str	r1, [sp, #4]
 8006004:	9202      	str	r2, [sp, #8]
 8006006:	f002 fb95 	bl	8008734 <sqrtf>
 800600a:	9a02      	ldr	r2, [sp, #8]
 800600c:	9901      	ldr	r1, [sp, #4]
 800600e:	9803      	ldr	r0, [sp, #12]
 8006010:	e763      	b.n	8005eda <arm_cmplx_mag_f32+0x96>
 8006012:	eeb0 0a67 	vmov.f32	s0, s15
 8006016:	9003      	str	r0, [sp, #12]
 8006018:	9101      	str	r1, [sp, #4]
 800601a:	9202      	str	r2, [sp, #8]
 800601c:	f002 fb8a 	bl	8008734 <sqrtf>
 8006020:	9a02      	ldr	r2, [sp, #8]
 8006022:	9901      	ldr	r1, [sp, #4]
 8006024:	9803      	ldr	r0, [sp, #12]
 8006026:	e73f      	b.n	8005ea8 <arm_cmplx_mag_f32+0x64>

08006028 <arm_radix8_butterfly_f32>:
 8006028:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800602c:	ed2d 8b10 	vpush	{d8-d15}
 8006030:	b09c      	sub	sp, #112	; 0x70
 8006032:	eddf aacb 	vldr	s21, [pc, #812]	; 8006360 <arm_radix8_butterfly_f32+0x338>
 8006036:	9019      	str	r0, [sp, #100]	; 0x64
 8006038:	3004      	adds	r0, #4
 800603a:	921a      	str	r2, [sp, #104]	; 0x68
 800603c:	9306      	str	r3, [sp, #24]
 800603e:	468a      	mov	sl, r1
 8006040:	901b      	str	r0, [sp, #108]	; 0x6c
 8006042:	4688      	mov	r8, r1
 8006044:	ea4f 01da 	mov.w	r1, sl, lsr #3
 8006048:	00cb      	lsls	r3, r1, #3
 800604a:	004a      	lsls	r2, r1, #1
 800604c:	9111      	str	r1, [sp, #68]	; 0x44
 800604e:	9307      	str	r3, [sp, #28]
 8006050:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8006052:	9e07      	ldr	r6, [sp, #28]
 8006054:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8006056:	9208      	str	r2, [sp, #32]
 8006058:	440a      	add	r2, r1
 800605a:	eb05 00c2 	add.w	r0, r5, r2, lsl #3
 800605e:	462b      	mov	r3, r5
 8006060:	0112      	lsls	r2, r2, #4
 8006062:	4433      	add	r3, r6
 8006064:	9203      	str	r2, [sp, #12]
 8006066:	4631      	mov	r1, r6
 8006068:	ea4f 1907 	mov.w	r9, r7, lsl #4
 800606c:	f04f 0c00 	mov.w	ip, #0
 8006070:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006072:	f8cd c004 	str.w	ip, [sp, #4]
 8006076:	3004      	adds	r0, #4
 8006078:	4419      	add	r1, r3
 800607a:	017c      	lsls	r4, r7, #5
 800607c:	ea4f 0bca 	mov.w	fp, sl, lsl #3
 8006080:	f8cd a010 	str.w	sl, [sp, #16]
 8006084:	f8cd 9008 	str.w	r9, [sp, #8]
 8006088:	f8cd 8014 	str.w	r8, [sp, #20]
 800608c:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006090:	9e03      	ldr	r6, [sp, #12]
 8006092:	ed93 aa00 	vldr	s20, [r3]
 8006096:	ed50 0a01 	vldr	s1, [r0, #-4]
 800609a:	ed12 5a01 	vldr	s10, [r2, #-4]
 800609e:	edd1 7a00 	vldr	s15, [r1]
 80060a2:	9f01      	ldr	r7, [sp, #4]
 80060a4:	f8dd c010 	ldr.w	ip, [sp, #16]
 80060a8:	4488      	add	r8, r1
 80060aa:	191d      	adds	r5, r3, r4
 80060ac:	441e      	add	r6, r3
 80060ae:	eb01 0904 	add.w	r9, r1, r4
 80060b2:	edd8 9a00 	vldr	s19, [r8]
 80060b6:	ed95 6a00 	vldr	s12, [r5]
 80060ba:	edd6 6a00 	vldr	s13, [r6]
 80060be:	ed99 9a00 	vldr	s18, [r9]
 80060c2:	950a      	str	r5, [sp, #40]	; 0x28
 80060c4:	ee35 0a29 	vadd.f32	s0, s10, s19
 80060c8:	ee7a 1a06 	vadd.f32	s3, s20, s12
 80060cc:	ee37 2a89 	vadd.f32	s4, s15, s18
 80060d0:	ee70 3aa6 	vadd.f32	s7, s1, s13
 80060d4:	ee70 5a02 	vadd.f32	s11, s0, s4
 80060d8:	ee31 7aa3 	vadd.f32	s14, s3, s7
 80060dc:	9d02      	ldr	r5, [sp, #8]
 80060de:	9609      	str	r6, [sp, #36]	; 0x24
 80060e0:	ee75 4a87 	vadd.f32	s9, s11, s14
 80060e4:	ee35 7ac7 	vsub.f32	s14, s11, s14
 80060e8:	ed42 4a01 	vstr	s9, [r2, #-4]
 80060ec:	4405      	add	r5, r0
 80060ee:	ed88 7a00 	vstr	s14, [r8]
 80060f2:	1906      	adds	r6, r0, r4
 80060f4:	edd3 8a01 	vldr	s17, [r3, #4]
 80060f8:	ed96 3a00 	vldr	s6, [r6]
 80060fc:	edd5 2a00 	vldr	s5, [r5]
 8006100:	ed90 1a00 	vldr	s2, [r0]
 8006104:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006108:	ed92 7a00 	vldr	s14, [r2]
 800610c:	edd1 5a01 	vldr	s11, [r1, #4]
 8006110:	ee3a aa46 	vsub.f32	s20, s20, s12
 8006114:	ee70 0ae6 	vsub.f32	s1, s1, s13
 8006118:	ee38 6ae2 	vsub.f32	s12, s17, s5
 800611c:	ee71 6a43 	vsub.f32	s13, s2, s6
 8006120:	eb02 0a04 	add.w	sl, r2, r4
 8006124:	4490      	add	r8, r2
 8006126:	edda 4a00 	vldr	s9, [sl]
 800612a:	ed98 8a00 	vldr	s16, [r8]
 800612e:	ee36 4a26 	vadd.f32	s8, s12, s13
 8006132:	ee76 6a66 	vsub.f32	s13, s12, s13
 8006136:	ee3a 6a60 	vsub.f32	s12, s20, s1
 800613a:	ee31 1a03 	vadd.f32	s2, s2, s6
 800613e:	ee35 5a69 	vsub.f32	s10, s10, s19
 8006142:	ee37 3a24 	vadd.f32	s6, s14, s9
 8006146:	ee78 2aa2 	vadd.f32	s5, s17, s5
 800614a:	ee37 7a64 	vsub.f32	s14, s14, s9
 800614e:	ee24 4a2a 	vmul.f32	s8, s8, s21
 8006152:	ee75 4a88 	vadd.f32	s9, s11, s16
 8006156:	ee26 6a2a 	vmul.f32	s12, s12, s21
 800615a:	ee75 5ac8 	vsub.f32	s11, s11, s16
 800615e:	ee7a 0a20 	vadd.f32	s1, s20, s1
 8006162:	ee77 7ac9 	vsub.f32	s15, s15, s18
 8006166:	ee66 6aaa 	vmul.f32	s13, s13, s21
 800616a:	ee60 0aaa 	vmul.f32	s1, s1, s21
 800616e:	ee30 2a42 	vsub.f32	s4, s0, s4
 8006172:	ee71 3ae3 	vsub.f32	s7, s3, s7
 8006176:	ee72 1a81 	vadd.f32	s3, s5, s2
 800617a:	ee72 2ac1 	vsub.f32	s5, s5, s2
 800617e:	ee33 1a24 	vadd.f32	s2, s6, s9
 8006182:	ee33 3a64 	vsub.f32	s6, s6, s9
 8006186:	ee75 4a84 	vadd.f32	s9, s11, s8
 800618a:	ee75 5ac4 	vsub.f32	s11, s11, s8
 800618e:	ee35 4a06 	vadd.f32	s8, s10, s12
 8006192:	ee31 aa21 	vadd.f32	s20, s2, s3
 8006196:	ee35 5a46 	vsub.f32	s10, s10, s12
 800619a:	ee72 9a22 	vadd.f32	s19, s4, s5
 800619e:	ee37 6a26 	vadd.f32	s12, s14, s13
 80061a2:	ee33 9a63 	vsub.f32	s18, s6, s7
 80061a6:	ee37 7a66 	vsub.f32	s14, s14, s13
 80061aa:	ee74 8a24 	vadd.f32	s17, s8, s9
 80061ae:	ee77 6aa0 	vadd.f32	s13, s15, s1
 80061b2:	ee71 1a61 	vsub.f32	s3, s2, s3
 80061b6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80061ba:	ee72 2a62 	vsub.f32	s5, s4, s5
 80061be:	ee73 3a23 	vadd.f32	s7, s6, s7
 80061c2:	4467      	add	r7, ip
 80061c4:	ed82 aa00 	vstr	s20, [r2]
 80061c8:	ee35 8a25 	vadd.f32	s16, s10, s11
 80061cc:	edca 1a00 	vstr	s3, [sl]
 80061d0:	ee36 0a66 	vsub.f32	s0, s12, s13
 80061d4:	edc1 9a00 	vstr	s19, [r1]
 80061d8:	ee77 0a67 	vsub.f32	s1, s14, s15
 80061dc:	edc9 2a00 	vstr	s5, [r9]
 80061e0:	9701      	str	r7, [sp, #4]
 80061e2:	ed81 9a01 	vstr	s18, [r1, #4]
 80061e6:	ee74 4a64 	vsub.f32	s9, s8, s9
 80061ea:	ee75 5a65 	vsub.f32	s11, s10, s11
 80061ee:	ee76 6a26 	vadd.f32	s13, s12, s13
 80061f2:	edc8 3a00 	vstr	s7, [r8]
 80061f6:	edc3 8a00 	vstr	s17, [r3]
 80061fa:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80061fc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
 8006200:	edc7 4a00 	vstr	s9, [r7]
 8006204:	ed8c 8a00 	vstr	s16, [ip]
 8006208:	ed40 5a01 	vstr	s11, [r0, #-4]
 800620c:	ed83 0a01 	vstr	s0, [r3, #4]
 8006210:	edc6 6a00 	vstr	s13, [r6]
 8006214:	edc5 0a00 	vstr	s1, [r5]
 8006218:	9e01      	ldr	r6, [sp, #4]
 800621a:	9d05      	ldr	r5, [sp, #20]
 800621c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006220:	42b5      	cmp	r5, r6
 8006222:	edc0 7a00 	vstr	s15, [r0]
 8006226:	445a      	add	r2, fp
 8006228:	4459      	add	r1, fp
 800622a:	445b      	add	r3, fp
 800622c:	4458      	add	r0, fp
 800622e:	f63f af2d 	bhi.w	800608c <arm_radix8_butterfly_f32+0x64>
 8006232:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8006234:	f8dd a010 	ldr.w	sl, [sp, #16]
 8006238:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800623c:	2f07      	cmp	r7, #7
 800623e:	46a8      	mov	r8, r5
 8006240:	f240 81e6 	bls.w	8006610 <arm_radix8_butterfly_f32+0x5e8>
 8006244:	f8dd c018 	ldr.w	ip, [sp, #24]
 8006248:	9808      	ldr	r0, [sp, #32]
 800624a:	9e07      	ldr	r6, [sp, #28]
 800624c:	eb0c 054c 	add.w	r5, ip, ip, lsl #1
 8006250:	4664      	mov	r4, ip
 8006252:	442c      	add	r4, r5
 8006254:	1c42      	adds	r2, r0, #1
 8006256:	4660      	mov	r0, ip
 8006258:	4420      	add	r0, r4
 800625a:	4661      	mov	r1, ip
 800625c:	4401      	add	r1, r0
 800625e:	448c      	add	ip, r1
 8006260:	eb02 0247 	add.w	r2, r2, r7, lsl #1
 8006264:	463b      	mov	r3, r7
 8006266:	00c0      	lsls	r0, r0, #3
 8006268:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800626c:	4413      	add	r3, r2
 800626e:	9018      	str	r0, [sp, #96]	; 0x60
 8006270:	f8cd c058 	str.w	ip, [sp, #88]	; 0x58
 8006274:	9806      	ldr	r0, [sp, #24]
 8006276:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
 800627a:	441f      	add	r7, r3
 800627c:	360c      	adds	r6, #12
 800627e:	00c9      	lsls	r1, r1, #3
 8006280:	9117      	str	r1, [sp, #92]	; 0x5c
 8006282:	00ed      	lsls	r5, r5, #3
 8006284:	eb0c 02c2 	add.w	r2, ip, r2, lsl #3
 8006288:	eb0c 07c7 	add.w	r7, ip, r7, lsl #3
 800628c:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
 8006290:	00c0      	lsls	r0, r0, #3
 8006292:	44b4      	add	ip, r6
 8006294:	9515      	str	r5, [sp, #84]	; 0x54
 8006296:	9012      	str	r0, [sp, #72]	; 0x48
 8006298:	9906      	ldr	r1, [sp, #24]
 800629a:	9e16      	ldr	r6, [sp, #88]	; 0x58
 800629c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800629e:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
 80062a2:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80062a4:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
 80062a8:	4435      	add	r5, r6
 80062aa:	4484      	add	ip, r0
 80062ac:	0109      	lsls	r1, r1, #4
 80062ae:	3204      	adds	r2, #4
 80062b0:	3704      	adds	r7, #4
 80062b2:	9113      	str	r1, [sp, #76]	; 0x4c
 80062b4:	9509      	str	r5, [sp, #36]	; 0x24
 80062b6:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
 80062ba:	920f      	str	r2, [sp, #60]	; 0x3c
 80062bc:	970c      	str	r7, [sp, #48]	; 0x30
 80062be:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80062c0:	991a      	ldr	r1, [sp, #104]	; 0x68
 80062c2:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80062c4:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 80062c6:	9f15      	ldr	r7, [sp, #84]	; 0x54
 80062c8:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
 80062cc:	9812      	ldr	r0, [sp, #72]	; 0x48
 80062ce:	00e4      	lsls	r4, r4, #3
 80062d0:	4411      	add	r1, r2
 80062d2:	3304      	adds	r3, #4
 80062d4:	4425      	add	r5, r4
 80062d6:	443e      	add	r6, r7
 80062d8:	4484      	add	ip, r0
 80062da:	930d      	str	r3, [sp, #52]	; 0x34
 80062dc:	910b      	str	r1, [sp, #44]	; 0x2c
 80062de:	9508      	str	r5, [sp, #32]
 80062e0:	9414      	str	r4, [sp, #80]	; 0x50
 80062e2:	9606      	str	r6, [sp, #24]
 80062e4:	f8cd c014 	str.w	ip, [sp, #20]
 80062e8:	991a      	ldr	r1, [sp, #104]	; 0x68
 80062ea:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80062ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80062ee:	4411      	add	r1, r2
 80062f0:	330c      	adds	r3, #12
 80062f2:	2501      	movs	r5, #1
 80062f4:	9107      	str	r1, [sp, #28]
 80062f6:	9310      	str	r3, [sp, #64]	; 0x40
 80062f8:	9504      	str	r5, [sp, #16]
 80062fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80062fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80062fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006300:	f8dd c018 	ldr.w	ip, [sp, #24]
 8006304:	9808      	ldr	r0, [sp, #32]
 8006306:	9e05      	ldr	r6, [sp, #20]
 8006308:	9f07      	ldr	r7, [sp, #28]
 800630a:	ed91 1a01 	vldr	s2, [r1, #4]
 800630e:	ed92 4a01 	vldr	s8, [r2, #4]
 8006312:	edd3 7a01 	vldr	s15, [r3, #4]
 8006316:	eddc ea00 	vldr	s29, [ip]
 800631a:	ed90 ea00 	vldr	s28, [r0]
 800631e:	edd1 da00 	vldr	s27, [r1]
 8006322:	ed92 da00 	vldr	s26, [r2]
 8006326:	edd3 ca00 	vldr	s25, [r3]
 800632a:	ed9c ba01 	vldr	s22, [ip, #4]
 800632e:	ed90 aa01 	vldr	s20, [r0, #4]
 8006332:	edd6 fa00 	vldr	s31, [r6]
 8006336:	ed97 fa00 	vldr	s30, [r7]
 800633a:	ed96 ca01 	vldr	s24, [r6, #4]
 800633e:	edd7 ba01 	vldr	s23, [r7, #4]
 8006342:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8006344:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006346:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006348:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800634a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800634c:	f8dd c010 	ldr.w	ip, [sp, #16]
 8006350:	ed8d 1a01 	vstr	s2, [sp, #4]
 8006354:	ed8d 4a02 	vstr	s8, [sp, #8]
 8006358:	edcd 7a03 	vstr	s15, [sp, #12]
 800635c:	e002      	b.n	8006364 <arm_radix8_butterfly_f32+0x33c>
 800635e:	bf00      	nop
 8006360:	3f3504f3 	.word	0x3f3504f3
 8006364:	eb03 0709 	add.w	r7, r3, r9
 8006368:	eb02 0509 	add.w	r5, r2, r9
 800636c:	eb01 0609 	add.w	r6, r1, r9
 8006370:	ed53 0a01 	vldr	s1, [r3, #-4]
 8006374:	ed51 4a01 	vldr	s9, [r1, #-4]
 8006378:	ed17 0a01 	vldr	s0, [r7, #-4]
 800637c:	ed14 6a01 	vldr	s12, [r4, #-4]
 8006380:	ed50 6a01 	vldr	s13, [r0, #-4]
 8006384:	ed55 1a01 	vldr	s3, [r5, #-4]
 8006388:	ed16 4a01 	vldr	s8, [r6, #-4]
 800638c:	ed12 1a01 	vldr	s2, [r2, #-4]
 8006390:	ed93 3a00 	vldr	s6, [r3]
 8006394:	ee30 2aa6 	vadd.f32	s4, s1, s13
 8006398:	ee31 5a24 	vadd.f32	s10, s2, s9
 800639c:	ee70 2a06 	vadd.f32	s5, s0, s12
 80063a0:	ee71 5a84 	vadd.f32	s11, s3, s8
 80063a4:	ee32 7a22 	vadd.f32	s14, s4, s5
 80063a8:	ee75 7a25 	vadd.f32	s15, s10, s11
 80063ac:	ee71 1ac4 	vsub.f32	s3, s3, s8
 80063b0:	ee37 4a27 	vadd.f32	s8, s14, s15
 80063b4:	ee31 1a64 	vsub.f32	s2, s2, s9
 80063b8:	ed03 4a01 	vstr	s8, [r3, #-4]
 80063bc:	edd2 9a00 	vldr	s19, [r2]
 80063c0:	edd5 8a00 	vldr	s17, [r5]
 80063c4:	ed91 9a00 	vldr	s18, [r1]
 80063c8:	ed96 8a00 	vldr	s16, [r6]
 80063cc:	edd0 3a00 	vldr	s7, [r0]
 80063d0:	ed97 4a00 	vldr	s8, [r7]
 80063d4:	edd4 4a00 	vldr	s9, [r4]
 80063d8:	ee30 6a46 	vsub.f32	s12, s0, s12
 80063dc:	ee70 6ae6 	vsub.f32	s13, s1, s13
 80063e0:	ee39 0ac9 	vsub.f32	s0, s19, s18
 80063e4:	ee78 0ac8 	vsub.f32	s1, s17, s16
 80063e8:	ee39 9a89 	vadd.f32	s18, s19, s18
 80063ec:	ee38 8a88 	vadd.f32	s16, s17, s16
 80063f0:	ee71 9a21 	vadd.f32	s19, s2, s3
 80063f4:	ee70 8a60 	vsub.f32	s17, s0, s1
 80063f8:	ee71 1a61 	vsub.f32	s3, s2, s3
 80063fc:	ee70 0a20 	vadd.f32	s1, s0, s1
 8006400:	ee33 1a23 	vadd.f32	s2, s6, s7
 8006404:	ee73 3a63 	vsub.f32	s7, s6, s7
 8006408:	ee34 3a24 	vadd.f32	s6, s8, s9
 800640c:	ee39 0a08 	vadd.f32	s0, s18, s16
 8006410:	ee74 4a64 	vsub.f32	s9, s8, s9
 8006414:	ee68 8aaa 	vmul.f32	s17, s17, s21
 8006418:	ee69 9aaa 	vmul.f32	s19, s19, s21
 800641c:	ee61 1aaa 	vmul.f32	s3, s3, s21
 8006420:	ee75 5a65 	vsub.f32	s11, s10, s11
 8006424:	ee60 0aaa 	vmul.f32	s1, s1, s21
 8006428:	ee31 5a03 	vadd.f32	s10, s2, s6
 800642c:	ee36 4aa1 	vadd.f32	s8, s13, s3
 8006430:	ee39 9a48 	vsub.f32	s18, s18, s16
 8006434:	ee31 1a43 	vsub.f32	s2, s2, s6
 8006438:	ee76 6ae1 	vsub.f32	s13, s13, s3
 800643c:	ee72 2a62 	vsub.f32	s5, s4, s5
 8006440:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006444:	ee33 2aa8 	vadd.f32	s4, s7, s17
 8006448:	ee35 7a40 	vsub.f32	s14, s10, s0
 800644c:	ee73 3ae8 	vsub.f32	s7, s7, s17
 8006450:	ee76 8a29 	vadd.f32	s17, s12, s19
 8006454:	ee36 6a69 	vsub.f32	s12, s12, s19
 8006458:	ee74 9aa0 	vadd.f32	s19, s9, s1
 800645c:	ee74 0ae0 	vsub.f32	s1, s9, s1
 8006460:	ee72 1a89 	vadd.f32	s3, s5, s18
 8006464:	ee31 8a65 	vsub.f32	s16, s2, s11
 8006468:	ee72 4a68 	vsub.f32	s9, s4, s17
 800646c:	ee36 3aa0 	vadd.f32	s6, s13, s1
 8006470:	ee32 2a28 	vadd.f32	s4, s4, s17
 8006474:	ee76 0ae0 	vsub.f32	s1, s13, s1
 8006478:	ee74 8a29 	vadd.f32	s17, s8, s19
 800647c:	ee73 6ac6 	vsub.f32	s13, s7, s12
 8006480:	ee74 9a69 	vsub.f32	s19, s8, s19
 8006484:	ee33 6a86 	vadd.f32	s12, s7, s12
 8006488:	ee2a 4a07 	vmul.f32	s8, s20, s14
 800648c:	ee6e 3a27 	vmul.f32	s7, s28, s15
 8006490:	ee72 2ac9 	vsub.f32	s5, s5, s18
 8006494:	ee71 5a25 	vadd.f32	s11, s2, s11
 8006498:	ee6a 7a27 	vmul.f32	s15, s20, s15
 800649c:	ed9d 1a02 	vldr	s2, [sp, #8]
 80064a0:	ee35 0a00 	vadd.f32	s0, s10, s0
 80064a4:	ee73 3a84 	vadd.f32	s7, s7, s8
 80064a8:	ee2f 5a21 	vmul.f32	s10, s30, s3
 80064ac:	ee2b 4a88 	vmul.f32	s8, s23, s16
 80064b0:	ee2e 7a07 	vmul.f32	s14, s28, s14
 80064b4:	ee6b 1aa1 	vmul.f32	s3, s23, s3
 80064b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80064bc:	ee35 5a04 	vadd.f32	s10, s10, s8
 80064c0:	ee6d 7a22 	vmul.f32	s15, s26, s5
 80064c4:	ee21 4a25 	vmul.f32	s8, s2, s11
 80064c8:	ee2f 8a08 	vmul.f32	s16, s30, s16
 80064cc:	ee61 2a22 	vmul.f32	s5, s2, s5
 80064d0:	ee6d 5a25 	vmul.f32	s11, s26, s11
 80064d4:	ee38 8a61 	vsub.f32	s16, s16, s3
 80064d8:	ee77 7a84 	vadd.f32	s15, s15, s8
 80064dc:	ee6c 1a24 	vmul.f32	s3, s24, s9
 80064e0:	ed9d 4a03 	vldr	s8, [sp, #12]
 80064e4:	ed83 0a00 	vstr	s0, [r3]
 80064e8:	ee2f 1aa8 	vmul.f32	s2, s31, s17
 80064ec:	ee75 2ae2 	vsub.f32	s5, s11, s5
 80064f0:	ee6c 8a28 	vmul.f32	s17, s24, s17
 80064f4:	ee6c 5aa9 	vmul.f32	s11, s25, s19
 80064f8:	ee31 1a21 	vadd.f32	s2, s2, s3
 80064fc:	ee64 9a29 	vmul.f32	s19, s8, s19
 8006500:	ee64 1a02 	vmul.f32	s3, s8, s4
 8006504:	ee6f 4aa4 	vmul.f32	s9, s31, s9
 8006508:	ed9d 4a01 	vldr	s8, [sp, #4]
 800650c:	ed40 3a01 	vstr	s7, [r0, #-4]
 8006510:	ee2c 2a82 	vmul.f32	s4, s25, s4
 8006514:	ee74 4ae8 	vsub.f32	s9, s9, s17
 8006518:	ee2d 9a83 	vmul.f32	s18, s27, s6
 800651c:	ee64 8a26 	vmul.f32	s17, s8, s13
 8006520:	ee24 3a03 	vmul.f32	s6, s8, s6
 8006524:	ee72 9a69 	vsub.f32	s19, s4, s19
 8006528:	ee2b 4a06 	vmul.f32	s8, s22, s12
 800652c:	ee2e 2aa0 	vmul.f32	s4, s29, s1
 8006530:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 8006534:	ee6b 0a20 	vmul.f32	s1, s22, s1
 8006538:	ee2e 6a86 	vmul.f32	s12, s29, s12
 800653c:	ee75 5aa1 	vadd.f32	s11, s11, s3
 8006540:	ee39 9a28 	vadd.f32	s18, s18, s17
 8006544:	ee36 3ac3 	vsub.f32	s6, s13, s6
 8006548:	ee32 2a04 	vadd.f32	s4, s4, s8
 800654c:	ee76 0a60 	vsub.f32	s1, s12, s1
 8006550:	44d4      	add	ip, sl
 8006552:	45e0      	cmp	r8, ip
 8006554:	ed80 7a00 	vstr	s14, [r0]
 8006558:	445b      	add	r3, fp
 800655a:	ed07 5a01 	vstr	s10, [r7, #-4]
 800655e:	ed87 8a00 	vstr	s16, [r7]
 8006562:	4458      	add	r0, fp
 8006564:	ed44 7a01 	vstr	s15, [r4, #-4]
 8006568:	edc4 2a00 	vstr	s5, [r4]
 800656c:	ed02 1a01 	vstr	s2, [r2, #-4]
 8006570:	edc2 4a00 	vstr	s9, [r2]
 8006574:	445c      	add	r4, fp
 8006576:	ed46 5a01 	vstr	s11, [r6, #-4]
 800657a:	edc6 9a00 	vstr	s19, [r6]
 800657e:	445a      	add	r2, fp
 8006580:	ed01 9a01 	vstr	s18, [r1, #-4]
 8006584:	ed81 3a00 	vstr	s6, [r1]
 8006588:	ed05 2a01 	vstr	s4, [r5, #-4]
 800658c:	4459      	add	r1, fp
 800658e:	edc5 0a00 	vstr	s1, [r5]
 8006592:	f63f aee7 	bhi.w	8006364 <arm_radix8_butterfly_f32+0x33c>
 8006596:	9804      	ldr	r0, [sp, #16]
 8006598:	9905      	ldr	r1, [sp, #20]
 800659a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800659c:	9b07      	ldr	r3, [sp, #28]
 800659e:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 80065a0:	9e06      	ldr	r6, [sp, #24]
 80065a2:	9f15      	ldr	r7, [sp, #84]	; 0x54
 80065a4:	f8dd c020 	ldr.w	ip, [sp, #32]
 80065a8:	4411      	add	r1, r2
 80065aa:	442b      	add	r3, r5
 80065ac:	443e      	add	r6, r7
 80065ae:	3001      	adds	r0, #1
 80065b0:	9004      	str	r0, [sp, #16]
 80065b2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80065b4:	9814      	ldr	r0, [sp, #80]	; 0x50
 80065b6:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 80065b8:	9105      	str	r1, [sp, #20]
 80065ba:	9307      	str	r3, [sp, #28]
 80065bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80065be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065c0:	9606      	str	r6, [sp, #24]
 80065c2:	9f16      	ldr	r7, [sp, #88]	; 0x58
 80065c4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80065c6:	4484      	add	ip, r0
 80065c8:	4411      	add	r1, r2
 80065ca:	442b      	add	r3, r5
 80065cc:	443e      	add	r6, r7
 80065ce:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80065d0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80065d2:	f8cd c020 	str.w	ip, [sp, #32]
 80065d6:	910b      	str	r1, [sp, #44]	; 0x2c
 80065d8:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
 80065dc:	990e      	ldr	r1, [sp, #56]	; 0x38
 80065de:	930a      	str	r3, [sp, #40]	; 0x28
 80065e0:	9609      	str	r6, [sp, #36]	; 0x24
 80065e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80065e4:	9d04      	ldr	r5, [sp, #16]
 80065e6:	9e11      	ldr	r6, [sp, #68]	; 0x44
 80065e8:	f10c 0c08 	add.w	ip, ip, #8
 80065ec:	3008      	adds	r0, #8
 80065ee:	3108      	adds	r1, #8
 80065f0:	3208      	adds	r2, #8
 80065f2:	3308      	adds	r3, #8
 80065f4:	42b5      	cmp	r5, r6
 80065f6:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
 80065fa:	900f      	str	r0, [sp, #60]	; 0x3c
 80065fc:	910e      	str	r1, [sp, #56]	; 0x38
 80065fe:	920d      	str	r2, [sp, #52]	; 0x34
 8006600:	930c      	str	r3, [sp, #48]	; 0x30
 8006602:	f47f ae7a 	bne.w	80062fa <arm_radix8_butterfly_f32+0x2d2>
 8006606:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8006608:	b2bf      	uxth	r7, r7
 800660a:	9706      	str	r7, [sp, #24]
 800660c:	46aa      	mov	sl, r5
 800660e:	e519      	b.n	8006044 <arm_radix8_butterfly_f32+0x1c>
 8006610:	b01c      	add	sp, #112	; 0x70
 8006612:	ecbd 8b10 	vpop	{d8-d15}
 8006616:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800661a:	4770      	bx	lr

0800661c <__errno>:
 800661c:	4b01      	ldr	r3, [pc, #4]	; (8006624 <__errno+0x8>)
 800661e:	6818      	ldr	r0, [r3, #0]
 8006620:	4770      	bx	lr
 8006622:	bf00      	nop
 8006624:	200003d4 	.word	0x200003d4

08006628 <__libc_init_array>:
 8006628:	b570      	push	{r4, r5, r6, lr}
 800662a:	4e0d      	ldr	r6, [pc, #52]	; (8006660 <__libc_init_array+0x38>)
 800662c:	4c0d      	ldr	r4, [pc, #52]	; (8006664 <__libc_init_array+0x3c>)
 800662e:	1ba4      	subs	r4, r4, r6
 8006630:	10a4      	asrs	r4, r4, #2
 8006632:	2500      	movs	r5, #0
 8006634:	42a5      	cmp	r5, r4
 8006636:	d109      	bne.n	800664c <__libc_init_array+0x24>
 8006638:	4e0b      	ldr	r6, [pc, #44]	; (8006668 <__libc_init_array+0x40>)
 800663a:	4c0c      	ldr	r4, [pc, #48]	; (800666c <__libc_init_array+0x44>)
 800663c:	f002 f8d0 	bl	80087e0 <_init>
 8006640:	1ba4      	subs	r4, r4, r6
 8006642:	10a4      	asrs	r4, r4, #2
 8006644:	2500      	movs	r5, #0
 8006646:	42a5      	cmp	r5, r4
 8006648:	d105      	bne.n	8006656 <__libc_init_array+0x2e>
 800664a:	bd70      	pop	{r4, r5, r6, pc}
 800664c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006650:	4798      	blx	r3
 8006652:	3501      	adds	r5, #1
 8006654:	e7ee      	b.n	8006634 <__libc_init_array+0xc>
 8006656:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800665a:	4798      	blx	r3
 800665c:	3501      	adds	r5, #1
 800665e:	e7f2      	b.n	8006646 <__libc_init_array+0x1e>
 8006660:	0801bef0 	.word	0x0801bef0
 8006664:	0801bef0 	.word	0x0801bef0
 8006668:	0801bef0 	.word	0x0801bef0
 800666c:	0801bef4 	.word	0x0801bef4

08006670 <memcpy>:
 8006670:	b510      	push	{r4, lr}
 8006672:	1e43      	subs	r3, r0, #1
 8006674:	440a      	add	r2, r1
 8006676:	4291      	cmp	r1, r2
 8006678:	d100      	bne.n	800667c <memcpy+0xc>
 800667a:	bd10      	pop	{r4, pc}
 800667c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006680:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006684:	e7f7      	b.n	8006676 <memcpy+0x6>

08006686 <memset>:
 8006686:	4402      	add	r2, r0
 8006688:	4603      	mov	r3, r0
 800668a:	4293      	cmp	r3, r2
 800668c:	d100      	bne.n	8006690 <memset+0xa>
 800668e:	4770      	bx	lr
 8006690:	f803 1b01 	strb.w	r1, [r3], #1
 8006694:	e7f9      	b.n	800668a <memset+0x4>

08006696 <__cvt>:
 8006696:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800669a:	ec55 4b10 	vmov	r4, r5, d0
 800669e:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80066a0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80066a4:	2d00      	cmp	r5, #0
 80066a6:	460e      	mov	r6, r1
 80066a8:	4691      	mov	r9, r2
 80066aa:	4619      	mov	r1, r3
 80066ac:	bfb8      	it	lt
 80066ae:	4622      	movlt	r2, r4
 80066b0:	462b      	mov	r3, r5
 80066b2:	f027 0720 	bic.w	r7, r7, #32
 80066b6:	bfbb      	ittet	lt
 80066b8:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80066bc:	461d      	movlt	r5, r3
 80066be:	2300      	movge	r3, #0
 80066c0:	232d      	movlt	r3, #45	; 0x2d
 80066c2:	bfb8      	it	lt
 80066c4:	4614      	movlt	r4, r2
 80066c6:	2f46      	cmp	r7, #70	; 0x46
 80066c8:	700b      	strb	r3, [r1, #0]
 80066ca:	d004      	beq.n	80066d6 <__cvt+0x40>
 80066cc:	2f45      	cmp	r7, #69	; 0x45
 80066ce:	d100      	bne.n	80066d2 <__cvt+0x3c>
 80066d0:	3601      	adds	r6, #1
 80066d2:	2102      	movs	r1, #2
 80066d4:	e000      	b.n	80066d8 <__cvt+0x42>
 80066d6:	2103      	movs	r1, #3
 80066d8:	ab03      	add	r3, sp, #12
 80066da:	9301      	str	r3, [sp, #4]
 80066dc:	ab02      	add	r3, sp, #8
 80066de:	9300      	str	r3, [sp, #0]
 80066e0:	4632      	mov	r2, r6
 80066e2:	4653      	mov	r3, sl
 80066e4:	ec45 4b10 	vmov	d0, r4, r5
 80066e8:	f000 fcfa 	bl	80070e0 <_dtoa_r>
 80066ec:	2f47      	cmp	r7, #71	; 0x47
 80066ee:	4680      	mov	r8, r0
 80066f0:	d102      	bne.n	80066f8 <__cvt+0x62>
 80066f2:	f019 0f01 	tst.w	r9, #1
 80066f6:	d026      	beq.n	8006746 <__cvt+0xb0>
 80066f8:	2f46      	cmp	r7, #70	; 0x46
 80066fa:	eb08 0906 	add.w	r9, r8, r6
 80066fe:	d111      	bne.n	8006724 <__cvt+0x8e>
 8006700:	f898 3000 	ldrb.w	r3, [r8]
 8006704:	2b30      	cmp	r3, #48	; 0x30
 8006706:	d10a      	bne.n	800671e <__cvt+0x88>
 8006708:	2200      	movs	r2, #0
 800670a:	2300      	movs	r3, #0
 800670c:	4620      	mov	r0, r4
 800670e:	4629      	mov	r1, r5
 8006710:	f7fa fa4a 	bl	8000ba8 <__aeabi_dcmpeq>
 8006714:	b918      	cbnz	r0, 800671e <__cvt+0x88>
 8006716:	f1c6 0601 	rsb	r6, r6, #1
 800671a:	f8ca 6000 	str.w	r6, [sl]
 800671e:	f8da 3000 	ldr.w	r3, [sl]
 8006722:	4499      	add	r9, r3
 8006724:	2200      	movs	r2, #0
 8006726:	2300      	movs	r3, #0
 8006728:	4620      	mov	r0, r4
 800672a:	4629      	mov	r1, r5
 800672c:	f7fa fa3c 	bl	8000ba8 <__aeabi_dcmpeq>
 8006730:	b938      	cbnz	r0, 8006742 <__cvt+0xac>
 8006732:	2230      	movs	r2, #48	; 0x30
 8006734:	9b03      	ldr	r3, [sp, #12]
 8006736:	454b      	cmp	r3, r9
 8006738:	d205      	bcs.n	8006746 <__cvt+0xb0>
 800673a:	1c59      	adds	r1, r3, #1
 800673c:	9103      	str	r1, [sp, #12]
 800673e:	701a      	strb	r2, [r3, #0]
 8006740:	e7f8      	b.n	8006734 <__cvt+0x9e>
 8006742:	f8cd 900c 	str.w	r9, [sp, #12]
 8006746:	9b03      	ldr	r3, [sp, #12]
 8006748:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800674a:	eba3 0308 	sub.w	r3, r3, r8
 800674e:	4640      	mov	r0, r8
 8006750:	6013      	str	r3, [r2, #0]
 8006752:	b004      	add	sp, #16
 8006754:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006758 <__exponent>:
 8006758:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800675a:	2900      	cmp	r1, #0
 800675c:	4604      	mov	r4, r0
 800675e:	bfba      	itte	lt
 8006760:	4249      	neglt	r1, r1
 8006762:	232d      	movlt	r3, #45	; 0x2d
 8006764:	232b      	movge	r3, #43	; 0x2b
 8006766:	2909      	cmp	r1, #9
 8006768:	f804 2b02 	strb.w	r2, [r4], #2
 800676c:	7043      	strb	r3, [r0, #1]
 800676e:	dd20      	ble.n	80067b2 <__exponent+0x5a>
 8006770:	f10d 0307 	add.w	r3, sp, #7
 8006774:	461f      	mov	r7, r3
 8006776:	260a      	movs	r6, #10
 8006778:	fb91 f5f6 	sdiv	r5, r1, r6
 800677c:	fb06 1115 	mls	r1, r6, r5, r1
 8006780:	3130      	adds	r1, #48	; 0x30
 8006782:	2d09      	cmp	r5, #9
 8006784:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006788:	f103 32ff 	add.w	r2, r3, #4294967295
 800678c:	4629      	mov	r1, r5
 800678e:	dc09      	bgt.n	80067a4 <__exponent+0x4c>
 8006790:	3130      	adds	r1, #48	; 0x30
 8006792:	3b02      	subs	r3, #2
 8006794:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006798:	42bb      	cmp	r3, r7
 800679a:	4622      	mov	r2, r4
 800679c:	d304      	bcc.n	80067a8 <__exponent+0x50>
 800679e:	1a10      	subs	r0, r2, r0
 80067a0:	b003      	add	sp, #12
 80067a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067a4:	4613      	mov	r3, r2
 80067a6:	e7e7      	b.n	8006778 <__exponent+0x20>
 80067a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80067ac:	f804 2b01 	strb.w	r2, [r4], #1
 80067b0:	e7f2      	b.n	8006798 <__exponent+0x40>
 80067b2:	2330      	movs	r3, #48	; 0x30
 80067b4:	4419      	add	r1, r3
 80067b6:	7083      	strb	r3, [r0, #2]
 80067b8:	1d02      	adds	r2, r0, #4
 80067ba:	70c1      	strb	r1, [r0, #3]
 80067bc:	e7ef      	b.n	800679e <__exponent+0x46>
	...

080067c0 <_printf_float>:
 80067c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067c4:	b08d      	sub	sp, #52	; 0x34
 80067c6:	460c      	mov	r4, r1
 80067c8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80067cc:	4616      	mov	r6, r2
 80067ce:	461f      	mov	r7, r3
 80067d0:	4605      	mov	r5, r0
 80067d2:	f001 fa3d 	bl	8007c50 <_localeconv_r>
 80067d6:	6803      	ldr	r3, [r0, #0]
 80067d8:	9304      	str	r3, [sp, #16]
 80067da:	4618      	mov	r0, r3
 80067dc:	f7f9 fd62 	bl	80002a4 <strlen>
 80067e0:	2300      	movs	r3, #0
 80067e2:	930a      	str	r3, [sp, #40]	; 0x28
 80067e4:	f8d8 3000 	ldr.w	r3, [r8]
 80067e8:	9005      	str	r0, [sp, #20]
 80067ea:	3307      	adds	r3, #7
 80067ec:	f023 0307 	bic.w	r3, r3, #7
 80067f0:	f103 0208 	add.w	r2, r3, #8
 80067f4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80067f8:	f8d4 b000 	ldr.w	fp, [r4]
 80067fc:	f8c8 2000 	str.w	r2, [r8]
 8006800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006804:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006808:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800680c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006810:	9307      	str	r3, [sp, #28]
 8006812:	f8cd 8018 	str.w	r8, [sp, #24]
 8006816:	f04f 32ff 	mov.w	r2, #4294967295
 800681a:	4ba7      	ldr	r3, [pc, #668]	; (8006ab8 <_printf_float+0x2f8>)
 800681c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006820:	f7fa f9f4 	bl	8000c0c <__aeabi_dcmpun>
 8006824:	bb70      	cbnz	r0, 8006884 <_printf_float+0xc4>
 8006826:	f04f 32ff 	mov.w	r2, #4294967295
 800682a:	4ba3      	ldr	r3, [pc, #652]	; (8006ab8 <_printf_float+0x2f8>)
 800682c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006830:	f7fa f9ce 	bl	8000bd0 <__aeabi_dcmple>
 8006834:	bb30      	cbnz	r0, 8006884 <_printf_float+0xc4>
 8006836:	2200      	movs	r2, #0
 8006838:	2300      	movs	r3, #0
 800683a:	4640      	mov	r0, r8
 800683c:	4649      	mov	r1, r9
 800683e:	f7fa f9bd 	bl	8000bbc <__aeabi_dcmplt>
 8006842:	b110      	cbz	r0, 800684a <_printf_float+0x8a>
 8006844:	232d      	movs	r3, #45	; 0x2d
 8006846:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800684a:	4a9c      	ldr	r2, [pc, #624]	; (8006abc <_printf_float+0x2fc>)
 800684c:	4b9c      	ldr	r3, [pc, #624]	; (8006ac0 <_printf_float+0x300>)
 800684e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006852:	bf8c      	ite	hi
 8006854:	4690      	movhi	r8, r2
 8006856:	4698      	movls	r8, r3
 8006858:	2303      	movs	r3, #3
 800685a:	f02b 0204 	bic.w	r2, fp, #4
 800685e:	6123      	str	r3, [r4, #16]
 8006860:	6022      	str	r2, [r4, #0]
 8006862:	f04f 0900 	mov.w	r9, #0
 8006866:	9700      	str	r7, [sp, #0]
 8006868:	4633      	mov	r3, r6
 800686a:	aa0b      	add	r2, sp, #44	; 0x2c
 800686c:	4621      	mov	r1, r4
 800686e:	4628      	mov	r0, r5
 8006870:	f000 f9e6 	bl	8006c40 <_printf_common>
 8006874:	3001      	adds	r0, #1
 8006876:	f040 808d 	bne.w	8006994 <_printf_float+0x1d4>
 800687a:	f04f 30ff 	mov.w	r0, #4294967295
 800687e:	b00d      	add	sp, #52	; 0x34
 8006880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006884:	4642      	mov	r2, r8
 8006886:	464b      	mov	r3, r9
 8006888:	4640      	mov	r0, r8
 800688a:	4649      	mov	r1, r9
 800688c:	f7fa f9be 	bl	8000c0c <__aeabi_dcmpun>
 8006890:	b110      	cbz	r0, 8006898 <_printf_float+0xd8>
 8006892:	4a8c      	ldr	r2, [pc, #560]	; (8006ac4 <_printf_float+0x304>)
 8006894:	4b8c      	ldr	r3, [pc, #560]	; (8006ac8 <_printf_float+0x308>)
 8006896:	e7da      	b.n	800684e <_printf_float+0x8e>
 8006898:	6861      	ldr	r1, [r4, #4]
 800689a:	1c4b      	adds	r3, r1, #1
 800689c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80068a0:	a80a      	add	r0, sp, #40	; 0x28
 80068a2:	d13e      	bne.n	8006922 <_printf_float+0x162>
 80068a4:	2306      	movs	r3, #6
 80068a6:	6063      	str	r3, [r4, #4]
 80068a8:	2300      	movs	r3, #0
 80068aa:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80068ae:	ab09      	add	r3, sp, #36	; 0x24
 80068b0:	9300      	str	r3, [sp, #0]
 80068b2:	ec49 8b10 	vmov	d0, r8, r9
 80068b6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80068ba:	6022      	str	r2, [r4, #0]
 80068bc:	f8cd a004 	str.w	sl, [sp, #4]
 80068c0:	6861      	ldr	r1, [r4, #4]
 80068c2:	4628      	mov	r0, r5
 80068c4:	f7ff fee7 	bl	8006696 <__cvt>
 80068c8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80068cc:	2b47      	cmp	r3, #71	; 0x47
 80068ce:	4680      	mov	r8, r0
 80068d0:	d109      	bne.n	80068e6 <_printf_float+0x126>
 80068d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068d4:	1cd8      	adds	r0, r3, #3
 80068d6:	db02      	blt.n	80068de <_printf_float+0x11e>
 80068d8:	6862      	ldr	r2, [r4, #4]
 80068da:	4293      	cmp	r3, r2
 80068dc:	dd47      	ble.n	800696e <_printf_float+0x1ae>
 80068de:	f1aa 0a02 	sub.w	sl, sl, #2
 80068e2:	fa5f fa8a 	uxtb.w	sl, sl
 80068e6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80068ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 80068ec:	d824      	bhi.n	8006938 <_printf_float+0x178>
 80068ee:	3901      	subs	r1, #1
 80068f0:	4652      	mov	r2, sl
 80068f2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80068f6:	9109      	str	r1, [sp, #36]	; 0x24
 80068f8:	f7ff ff2e 	bl	8006758 <__exponent>
 80068fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80068fe:	1813      	adds	r3, r2, r0
 8006900:	2a01      	cmp	r2, #1
 8006902:	4681      	mov	r9, r0
 8006904:	6123      	str	r3, [r4, #16]
 8006906:	dc02      	bgt.n	800690e <_printf_float+0x14e>
 8006908:	6822      	ldr	r2, [r4, #0]
 800690a:	07d1      	lsls	r1, r2, #31
 800690c:	d501      	bpl.n	8006912 <_printf_float+0x152>
 800690e:	3301      	adds	r3, #1
 8006910:	6123      	str	r3, [r4, #16]
 8006912:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006916:	2b00      	cmp	r3, #0
 8006918:	d0a5      	beq.n	8006866 <_printf_float+0xa6>
 800691a:	232d      	movs	r3, #45	; 0x2d
 800691c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006920:	e7a1      	b.n	8006866 <_printf_float+0xa6>
 8006922:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8006926:	f000 8177 	beq.w	8006c18 <_printf_float+0x458>
 800692a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800692e:	d1bb      	bne.n	80068a8 <_printf_float+0xe8>
 8006930:	2900      	cmp	r1, #0
 8006932:	d1b9      	bne.n	80068a8 <_printf_float+0xe8>
 8006934:	2301      	movs	r3, #1
 8006936:	e7b6      	b.n	80068a6 <_printf_float+0xe6>
 8006938:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800693c:	d119      	bne.n	8006972 <_printf_float+0x1b2>
 800693e:	2900      	cmp	r1, #0
 8006940:	6863      	ldr	r3, [r4, #4]
 8006942:	dd0c      	ble.n	800695e <_printf_float+0x19e>
 8006944:	6121      	str	r1, [r4, #16]
 8006946:	b913      	cbnz	r3, 800694e <_printf_float+0x18e>
 8006948:	6822      	ldr	r2, [r4, #0]
 800694a:	07d2      	lsls	r2, r2, #31
 800694c:	d502      	bpl.n	8006954 <_printf_float+0x194>
 800694e:	3301      	adds	r3, #1
 8006950:	440b      	add	r3, r1
 8006952:	6123      	str	r3, [r4, #16]
 8006954:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006956:	65a3      	str	r3, [r4, #88]	; 0x58
 8006958:	f04f 0900 	mov.w	r9, #0
 800695c:	e7d9      	b.n	8006912 <_printf_float+0x152>
 800695e:	b913      	cbnz	r3, 8006966 <_printf_float+0x1a6>
 8006960:	6822      	ldr	r2, [r4, #0]
 8006962:	07d0      	lsls	r0, r2, #31
 8006964:	d501      	bpl.n	800696a <_printf_float+0x1aa>
 8006966:	3302      	adds	r3, #2
 8006968:	e7f3      	b.n	8006952 <_printf_float+0x192>
 800696a:	2301      	movs	r3, #1
 800696c:	e7f1      	b.n	8006952 <_printf_float+0x192>
 800696e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8006972:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006976:	4293      	cmp	r3, r2
 8006978:	db05      	blt.n	8006986 <_printf_float+0x1c6>
 800697a:	6822      	ldr	r2, [r4, #0]
 800697c:	6123      	str	r3, [r4, #16]
 800697e:	07d1      	lsls	r1, r2, #31
 8006980:	d5e8      	bpl.n	8006954 <_printf_float+0x194>
 8006982:	3301      	adds	r3, #1
 8006984:	e7e5      	b.n	8006952 <_printf_float+0x192>
 8006986:	2b00      	cmp	r3, #0
 8006988:	bfd4      	ite	le
 800698a:	f1c3 0302 	rsble	r3, r3, #2
 800698e:	2301      	movgt	r3, #1
 8006990:	4413      	add	r3, r2
 8006992:	e7de      	b.n	8006952 <_printf_float+0x192>
 8006994:	6823      	ldr	r3, [r4, #0]
 8006996:	055a      	lsls	r2, r3, #21
 8006998:	d407      	bmi.n	80069aa <_printf_float+0x1ea>
 800699a:	6923      	ldr	r3, [r4, #16]
 800699c:	4642      	mov	r2, r8
 800699e:	4631      	mov	r1, r6
 80069a0:	4628      	mov	r0, r5
 80069a2:	47b8      	blx	r7
 80069a4:	3001      	adds	r0, #1
 80069a6:	d12b      	bne.n	8006a00 <_printf_float+0x240>
 80069a8:	e767      	b.n	800687a <_printf_float+0xba>
 80069aa:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80069ae:	f240 80dc 	bls.w	8006b6a <_printf_float+0x3aa>
 80069b2:	2200      	movs	r2, #0
 80069b4:	2300      	movs	r3, #0
 80069b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80069ba:	f7fa f8f5 	bl	8000ba8 <__aeabi_dcmpeq>
 80069be:	2800      	cmp	r0, #0
 80069c0:	d033      	beq.n	8006a2a <_printf_float+0x26a>
 80069c2:	2301      	movs	r3, #1
 80069c4:	4a41      	ldr	r2, [pc, #260]	; (8006acc <_printf_float+0x30c>)
 80069c6:	4631      	mov	r1, r6
 80069c8:	4628      	mov	r0, r5
 80069ca:	47b8      	blx	r7
 80069cc:	3001      	adds	r0, #1
 80069ce:	f43f af54 	beq.w	800687a <_printf_float+0xba>
 80069d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80069d6:	429a      	cmp	r2, r3
 80069d8:	db02      	blt.n	80069e0 <_printf_float+0x220>
 80069da:	6823      	ldr	r3, [r4, #0]
 80069dc:	07d8      	lsls	r0, r3, #31
 80069de:	d50f      	bpl.n	8006a00 <_printf_float+0x240>
 80069e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069e4:	4631      	mov	r1, r6
 80069e6:	4628      	mov	r0, r5
 80069e8:	47b8      	blx	r7
 80069ea:	3001      	adds	r0, #1
 80069ec:	f43f af45 	beq.w	800687a <_printf_float+0xba>
 80069f0:	f04f 0800 	mov.w	r8, #0
 80069f4:	f104 091a 	add.w	r9, r4, #26
 80069f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069fa:	3b01      	subs	r3, #1
 80069fc:	4543      	cmp	r3, r8
 80069fe:	dc09      	bgt.n	8006a14 <_printf_float+0x254>
 8006a00:	6823      	ldr	r3, [r4, #0]
 8006a02:	079b      	lsls	r3, r3, #30
 8006a04:	f100 8103 	bmi.w	8006c0e <_printf_float+0x44e>
 8006a08:	68e0      	ldr	r0, [r4, #12]
 8006a0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a0c:	4298      	cmp	r0, r3
 8006a0e:	bfb8      	it	lt
 8006a10:	4618      	movlt	r0, r3
 8006a12:	e734      	b.n	800687e <_printf_float+0xbe>
 8006a14:	2301      	movs	r3, #1
 8006a16:	464a      	mov	r2, r9
 8006a18:	4631      	mov	r1, r6
 8006a1a:	4628      	mov	r0, r5
 8006a1c:	47b8      	blx	r7
 8006a1e:	3001      	adds	r0, #1
 8006a20:	f43f af2b 	beq.w	800687a <_printf_float+0xba>
 8006a24:	f108 0801 	add.w	r8, r8, #1
 8006a28:	e7e6      	b.n	80069f8 <_printf_float+0x238>
 8006a2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	dc2b      	bgt.n	8006a88 <_printf_float+0x2c8>
 8006a30:	2301      	movs	r3, #1
 8006a32:	4a26      	ldr	r2, [pc, #152]	; (8006acc <_printf_float+0x30c>)
 8006a34:	4631      	mov	r1, r6
 8006a36:	4628      	mov	r0, r5
 8006a38:	47b8      	blx	r7
 8006a3a:	3001      	adds	r0, #1
 8006a3c:	f43f af1d 	beq.w	800687a <_printf_float+0xba>
 8006a40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a42:	b923      	cbnz	r3, 8006a4e <_printf_float+0x28e>
 8006a44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a46:	b913      	cbnz	r3, 8006a4e <_printf_float+0x28e>
 8006a48:	6823      	ldr	r3, [r4, #0]
 8006a4a:	07d9      	lsls	r1, r3, #31
 8006a4c:	d5d8      	bpl.n	8006a00 <_printf_float+0x240>
 8006a4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a52:	4631      	mov	r1, r6
 8006a54:	4628      	mov	r0, r5
 8006a56:	47b8      	blx	r7
 8006a58:	3001      	adds	r0, #1
 8006a5a:	f43f af0e 	beq.w	800687a <_printf_float+0xba>
 8006a5e:	f04f 0900 	mov.w	r9, #0
 8006a62:	f104 0a1a 	add.w	sl, r4, #26
 8006a66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a68:	425b      	negs	r3, r3
 8006a6a:	454b      	cmp	r3, r9
 8006a6c:	dc01      	bgt.n	8006a72 <_printf_float+0x2b2>
 8006a6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a70:	e794      	b.n	800699c <_printf_float+0x1dc>
 8006a72:	2301      	movs	r3, #1
 8006a74:	4652      	mov	r2, sl
 8006a76:	4631      	mov	r1, r6
 8006a78:	4628      	mov	r0, r5
 8006a7a:	47b8      	blx	r7
 8006a7c:	3001      	adds	r0, #1
 8006a7e:	f43f aefc 	beq.w	800687a <_printf_float+0xba>
 8006a82:	f109 0901 	add.w	r9, r9, #1
 8006a86:	e7ee      	b.n	8006a66 <_printf_float+0x2a6>
 8006a88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a8a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006a8c:	429a      	cmp	r2, r3
 8006a8e:	bfa8      	it	ge
 8006a90:	461a      	movge	r2, r3
 8006a92:	2a00      	cmp	r2, #0
 8006a94:	4691      	mov	r9, r2
 8006a96:	dd07      	ble.n	8006aa8 <_printf_float+0x2e8>
 8006a98:	4613      	mov	r3, r2
 8006a9a:	4631      	mov	r1, r6
 8006a9c:	4642      	mov	r2, r8
 8006a9e:	4628      	mov	r0, r5
 8006aa0:	47b8      	blx	r7
 8006aa2:	3001      	adds	r0, #1
 8006aa4:	f43f aee9 	beq.w	800687a <_printf_float+0xba>
 8006aa8:	f104 031a 	add.w	r3, r4, #26
 8006aac:	f04f 0b00 	mov.w	fp, #0
 8006ab0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ab4:	9306      	str	r3, [sp, #24]
 8006ab6:	e015      	b.n	8006ae4 <_printf_float+0x324>
 8006ab8:	7fefffff 	.word	0x7fefffff
 8006abc:	0801bc84 	.word	0x0801bc84
 8006ac0:	0801bc80 	.word	0x0801bc80
 8006ac4:	0801bc8c 	.word	0x0801bc8c
 8006ac8:	0801bc88 	.word	0x0801bc88
 8006acc:	0801bc90 	.word	0x0801bc90
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	9a06      	ldr	r2, [sp, #24]
 8006ad4:	4631      	mov	r1, r6
 8006ad6:	4628      	mov	r0, r5
 8006ad8:	47b8      	blx	r7
 8006ada:	3001      	adds	r0, #1
 8006adc:	f43f aecd 	beq.w	800687a <_printf_float+0xba>
 8006ae0:	f10b 0b01 	add.w	fp, fp, #1
 8006ae4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006ae8:	ebaa 0309 	sub.w	r3, sl, r9
 8006aec:	455b      	cmp	r3, fp
 8006aee:	dcef      	bgt.n	8006ad0 <_printf_float+0x310>
 8006af0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006af4:	429a      	cmp	r2, r3
 8006af6:	44d0      	add	r8, sl
 8006af8:	db15      	blt.n	8006b26 <_printf_float+0x366>
 8006afa:	6823      	ldr	r3, [r4, #0]
 8006afc:	07da      	lsls	r2, r3, #31
 8006afe:	d412      	bmi.n	8006b26 <_printf_float+0x366>
 8006b00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b02:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b04:	eba3 020a 	sub.w	r2, r3, sl
 8006b08:	eba3 0a01 	sub.w	sl, r3, r1
 8006b0c:	4592      	cmp	sl, r2
 8006b0e:	bfa8      	it	ge
 8006b10:	4692      	movge	sl, r2
 8006b12:	f1ba 0f00 	cmp.w	sl, #0
 8006b16:	dc0e      	bgt.n	8006b36 <_printf_float+0x376>
 8006b18:	f04f 0800 	mov.w	r8, #0
 8006b1c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006b20:	f104 091a 	add.w	r9, r4, #26
 8006b24:	e019      	b.n	8006b5a <_printf_float+0x39a>
 8006b26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b2a:	4631      	mov	r1, r6
 8006b2c:	4628      	mov	r0, r5
 8006b2e:	47b8      	blx	r7
 8006b30:	3001      	adds	r0, #1
 8006b32:	d1e5      	bne.n	8006b00 <_printf_float+0x340>
 8006b34:	e6a1      	b.n	800687a <_printf_float+0xba>
 8006b36:	4653      	mov	r3, sl
 8006b38:	4642      	mov	r2, r8
 8006b3a:	4631      	mov	r1, r6
 8006b3c:	4628      	mov	r0, r5
 8006b3e:	47b8      	blx	r7
 8006b40:	3001      	adds	r0, #1
 8006b42:	d1e9      	bne.n	8006b18 <_printf_float+0x358>
 8006b44:	e699      	b.n	800687a <_printf_float+0xba>
 8006b46:	2301      	movs	r3, #1
 8006b48:	464a      	mov	r2, r9
 8006b4a:	4631      	mov	r1, r6
 8006b4c:	4628      	mov	r0, r5
 8006b4e:	47b8      	blx	r7
 8006b50:	3001      	adds	r0, #1
 8006b52:	f43f ae92 	beq.w	800687a <_printf_float+0xba>
 8006b56:	f108 0801 	add.w	r8, r8, #1
 8006b5a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006b5e:	1a9b      	subs	r3, r3, r2
 8006b60:	eba3 030a 	sub.w	r3, r3, sl
 8006b64:	4543      	cmp	r3, r8
 8006b66:	dcee      	bgt.n	8006b46 <_printf_float+0x386>
 8006b68:	e74a      	b.n	8006a00 <_printf_float+0x240>
 8006b6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b6c:	2a01      	cmp	r2, #1
 8006b6e:	dc01      	bgt.n	8006b74 <_printf_float+0x3b4>
 8006b70:	07db      	lsls	r3, r3, #31
 8006b72:	d53a      	bpl.n	8006bea <_printf_float+0x42a>
 8006b74:	2301      	movs	r3, #1
 8006b76:	4642      	mov	r2, r8
 8006b78:	4631      	mov	r1, r6
 8006b7a:	4628      	mov	r0, r5
 8006b7c:	47b8      	blx	r7
 8006b7e:	3001      	adds	r0, #1
 8006b80:	f43f ae7b 	beq.w	800687a <_printf_float+0xba>
 8006b84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b88:	4631      	mov	r1, r6
 8006b8a:	4628      	mov	r0, r5
 8006b8c:	47b8      	blx	r7
 8006b8e:	3001      	adds	r0, #1
 8006b90:	f108 0801 	add.w	r8, r8, #1
 8006b94:	f43f ae71 	beq.w	800687a <_printf_float+0xba>
 8006b98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	f103 3aff 	add.w	sl, r3, #4294967295
 8006ba0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	f7f9 ffff 	bl	8000ba8 <__aeabi_dcmpeq>
 8006baa:	b9c8      	cbnz	r0, 8006be0 <_printf_float+0x420>
 8006bac:	4653      	mov	r3, sl
 8006bae:	4642      	mov	r2, r8
 8006bb0:	4631      	mov	r1, r6
 8006bb2:	4628      	mov	r0, r5
 8006bb4:	47b8      	blx	r7
 8006bb6:	3001      	adds	r0, #1
 8006bb8:	d10e      	bne.n	8006bd8 <_printf_float+0x418>
 8006bba:	e65e      	b.n	800687a <_printf_float+0xba>
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	4652      	mov	r2, sl
 8006bc0:	4631      	mov	r1, r6
 8006bc2:	4628      	mov	r0, r5
 8006bc4:	47b8      	blx	r7
 8006bc6:	3001      	adds	r0, #1
 8006bc8:	f43f ae57 	beq.w	800687a <_printf_float+0xba>
 8006bcc:	f108 0801 	add.w	r8, r8, #1
 8006bd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bd2:	3b01      	subs	r3, #1
 8006bd4:	4543      	cmp	r3, r8
 8006bd6:	dcf1      	bgt.n	8006bbc <_printf_float+0x3fc>
 8006bd8:	464b      	mov	r3, r9
 8006bda:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006bde:	e6de      	b.n	800699e <_printf_float+0x1de>
 8006be0:	f04f 0800 	mov.w	r8, #0
 8006be4:	f104 0a1a 	add.w	sl, r4, #26
 8006be8:	e7f2      	b.n	8006bd0 <_printf_float+0x410>
 8006bea:	2301      	movs	r3, #1
 8006bec:	e7df      	b.n	8006bae <_printf_float+0x3ee>
 8006bee:	2301      	movs	r3, #1
 8006bf0:	464a      	mov	r2, r9
 8006bf2:	4631      	mov	r1, r6
 8006bf4:	4628      	mov	r0, r5
 8006bf6:	47b8      	blx	r7
 8006bf8:	3001      	adds	r0, #1
 8006bfa:	f43f ae3e 	beq.w	800687a <_printf_float+0xba>
 8006bfe:	f108 0801 	add.w	r8, r8, #1
 8006c02:	68e3      	ldr	r3, [r4, #12]
 8006c04:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006c06:	1a9b      	subs	r3, r3, r2
 8006c08:	4543      	cmp	r3, r8
 8006c0a:	dcf0      	bgt.n	8006bee <_printf_float+0x42e>
 8006c0c:	e6fc      	b.n	8006a08 <_printf_float+0x248>
 8006c0e:	f04f 0800 	mov.w	r8, #0
 8006c12:	f104 0919 	add.w	r9, r4, #25
 8006c16:	e7f4      	b.n	8006c02 <_printf_float+0x442>
 8006c18:	2900      	cmp	r1, #0
 8006c1a:	f43f ae8b 	beq.w	8006934 <_printf_float+0x174>
 8006c1e:	2300      	movs	r3, #0
 8006c20:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006c24:	ab09      	add	r3, sp, #36	; 0x24
 8006c26:	9300      	str	r3, [sp, #0]
 8006c28:	ec49 8b10 	vmov	d0, r8, r9
 8006c2c:	6022      	str	r2, [r4, #0]
 8006c2e:	f8cd a004 	str.w	sl, [sp, #4]
 8006c32:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006c36:	4628      	mov	r0, r5
 8006c38:	f7ff fd2d 	bl	8006696 <__cvt>
 8006c3c:	4680      	mov	r8, r0
 8006c3e:	e648      	b.n	80068d2 <_printf_float+0x112>

08006c40 <_printf_common>:
 8006c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c44:	4691      	mov	r9, r2
 8006c46:	461f      	mov	r7, r3
 8006c48:	688a      	ldr	r2, [r1, #8]
 8006c4a:	690b      	ldr	r3, [r1, #16]
 8006c4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006c50:	4293      	cmp	r3, r2
 8006c52:	bfb8      	it	lt
 8006c54:	4613      	movlt	r3, r2
 8006c56:	f8c9 3000 	str.w	r3, [r9]
 8006c5a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006c5e:	4606      	mov	r6, r0
 8006c60:	460c      	mov	r4, r1
 8006c62:	b112      	cbz	r2, 8006c6a <_printf_common+0x2a>
 8006c64:	3301      	adds	r3, #1
 8006c66:	f8c9 3000 	str.w	r3, [r9]
 8006c6a:	6823      	ldr	r3, [r4, #0]
 8006c6c:	0699      	lsls	r1, r3, #26
 8006c6e:	bf42      	ittt	mi
 8006c70:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006c74:	3302      	addmi	r3, #2
 8006c76:	f8c9 3000 	strmi.w	r3, [r9]
 8006c7a:	6825      	ldr	r5, [r4, #0]
 8006c7c:	f015 0506 	ands.w	r5, r5, #6
 8006c80:	d107      	bne.n	8006c92 <_printf_common+0x52>
 8006c82:	f104 0a19 	add.w	sl, r4, #25
 8006c86:	68e3      	ldr	r3, [r4, #12]
 8006c88:	f8d9 2000 	ldr.w	r2, [r9]
 8006c8c:	1a9b      	subs	r3, r3, r2
 8006c8e:	42ab      	cmp	r3, r5
 8006c90:	dc28      	bgt.n	8006ce4 <_printf_common+0xa4>
 8006c92:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006c96:	6822      	ldr	r2, [r4, #0]
 8006c98:	3300      	adds	r3, #0
 8006c9a:	bf18      	it	ne
 8006c9c:	2301      	movne	r3, #1
 8006c9e:	0692      	lsls	r2, r2, #26
 8006ca0:	d42d      	bmi.n	8006cfe <_printf_common+0xbe>
 8006ca2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006ca6:	4639      	mov	r1, r7
 8006ca8:	4630      	mov	r0, r6
 8006caa:	47c0      	blx	r8
 8006cac:	3001      	adds	r0, #1
 8006cae:	d020      	beq.n	8006cf2 <_printf_common+0xb2>
 8006cb0:	6823      	ldr	r3, [r4, #0]
 8006cb2:	68e5      	ldr	r5, [r4, #12]
 8006cb4:	f8d9 2000 	ldr.w	r2, [r9]
 8006cb8:	f003 0306 	and.w	r3, r3, #6
 8006cbc:	2b04      	cmp	r3, #4
 8006cbe:	bf08      	it	eq
 8006cc0:	1aad      	subeq	r5, r5, r2
 8006cc2:	68a3      	ldr	r3, [r4, #8]
 8006cc4:	6922      	ldr	r2, [r4, #16]
 8006cc6:	bf0c      	ite	eq
 8006cc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ccc:	2500      	movne	r5, #0
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	bfc4      	itt	gt
 8006cd2:	1a9b      	subgt	r3, r3, r2
 8006cd4:	18ed      	addgt	r5, r5, r3
 8006cd6:	f04f 0900 	mov.w	r9, #0
 8006cda:	341a      	adds	r4, #26
 8006cdc:	454d      	cmp	r5, r9
 8006cde:	d11a      	bne.n	8006d16 <_printf_common+0xd6>
 8006ce0:	2000      	movs	r0, #0
 8006ce2:	e008      	b.n	8006cf6 <_printf_common+0xb6>
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	4652      	mov	r2, sl
 8006ce8:	4639      	mov	r1, r7
 8006cea:	4630      	mov	r0, r6
 8006cec:	47c0      	blx	r8
 8006cee:	3001      	adds	r0, #1
 8006cf0:	d103      	bne.n	8006cfa <_printf_common+0xba>
 8006cf2:	f04f 30ff 	mov.w	r0, #4294967295
 8006cf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cfa:	3501      	adds	r5, #1
 8006cfc:	e7c3      	b.n	8006c86 <_printf_common+0x46>
 8006cfe:	18e1      	adds	r1, r4, r3
 8006d00:	1c5a      	adds	r2, r3, #1
 8006d02:	2030      	movs	r0, #48	; 0x30
 8006d04:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006d08:	4422      	add	r2, r4
 8006d0a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006d0e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006d12:	3302      	adds	r3, #2
 8006d14:	e7c5      	b.n	8006ca2 <_printf_common+0x62>
 8006d16:	2301      	movs	r3, #1
 8006d18:	4622      	mov	r2, r4
 8006d1a:	4639      	mov	r1, r7
 8006d1c:	4630      	mov	r0, r6
 8006d1e:	47c0      	blx	r8
 8006d20:	3001      	adds	r0, #1
 8006d22:	d0e6      	beq.n	8006cf2 <_printf_common+0xb2>
 8006d24:	f109 0901 	add.w	r9, r9, #1
 8006d28:	e7d8      	b.n	8006cdc <_printf_common+0x9c>
	...

08006d2c <_printf_i>:
 8006d2c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006d30:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006d34:	460c      	mov	r4, r1
 8006d36:	7e09      	ldrb	r1, [r1, #24]
 8006d38:	b085      	sub	sp, #20
 8006d3a:	296e      	cmp	r1, #110	; 0x6e
 8006d3c:	4617      	mov	r7, r2
 8006d3e:	4606      	mov	r6, r0
 8006d40:	4698      	mov	r8, r3
 8006d42:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006d44:	f000 80b3 	beq.w	8006eae <_printf_i+0x182>
 8006d48:	d822      	bhi.n	8006d90 <_printf_i+0x64>
 8006d4a:	2963      	cmp	r1, #99	; 0x63
 8006d4c:	d036      	beq.n	8006dbc <_printf_i+0x90>
 8006d4e:	d80a      	bhi.n	8006d66 <_printf_i+0x3a>
 8006d50:	2900      	cmp	r1, #0
 8006d52:	f000 80b9 	beq.w	8006ec8 <_printf_i+0x19c>
 8006d56:	2958      	cmp	r1, #88	; 0x58
 8006d58:	f000 8083 	beq.w	8006e62 <_printf_i+0x136>
 8006d5c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d60:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006d64:	e032      	b.n	8006dcc <_printf_i+0xa0>
 8006d66:	2964      	cmp	r1, #100	; 0x64
 8006d68:	d001      	beq.n	8006d6e <_printf_i+0x42>
 8006d6a:	2969      	cmp	r1, #105	; 0x69
 8006d6c:	d1f6      	bne.n	8006d5c <_printf_i+0x30>
 8006d6e:	6820      	ldr	r0, [r4, #0]
 8006d70:	6813      	ldr	r3, [r2, #0]
 8006d72:	0605      	lsls	r5, r0, #24
 8006d74:	f103 0104 	add.w	r1, r3, #4
 8006d78:	d52a      	bpl.n	8006dd0 <_printf_i+0xa4>
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	6011      	str	r1, [r2, #0]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	da03      	bge.n	8006d8a <_printf_i+0x5e>
 8006d82:	222d      	movs	r2, #45	; 0x2d
 8006d84:	425b      	negs	r3, r3
 8006d86:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006d8a:	486f      	ldr	r0, [pc, #444]	; (8006f48 <_printf_i+0x21c>)
 8006d8c:	220a      	movs	r2, #10
 8006d8e:	e039      	b.n	8006e04 <_printf_i+0xd8>
 8006d90:	2973      	cmp	r1, #115	; 0x73
 8006d92:	f000 809d 	beq.w	8006ed0 <_printf_i+0x1a4>
 8006d96:	d808      	bhi.n	8006daa <_printf_i+0x7e>
 8006d98:	296f      	cmp	r1, #111	; 0x6f
 8006d9a:	d020      	beq.n	8006dde <_printf_i+0xb2>
 8006d9c:	2970      	cmp	r1, #112	; 0x70
 8006d9e:	d1dd      	bne.n	8006d5c <_printf_i+0x30>
 8006da0:	6823      	ldr	r3, [r4, #0]
 8006da2:	f043 0320 	orr.w	r3, r3, #32
 8006da6:	6023      	str	r3, [r4, #0]
 8006da8:	e003      	b.n	8006db2 <_printf_i+0x86>
 8006daa:	2975      	cmp	r1, #117	; 0x75
 8006dac:	d017      	beq.n	8006dde <_printf_i+0xb2>
 8006dae:	2978      	cmp	r1, #120	; 0x78
 8006db0:	d1d4      	bne.n	8006d5c <_printf_i+0x30>
 8006db2:	2378      	movs	r3, #120	; 0x78
 8006db4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006db8:	4864      	ldr	r0, [pc, #400]	; (8006f4c <_printf_i+0x220>)
 8006dba:	e055      	b.n	8006e68 <_printf_i+0x13c>
 8006dbc:	6813      	ldr	r3, [r2, #0]
 8006dbe:	1d19      	adds	r1, r3, #4
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	6011      	str	r1, [r2, #0]
 8006dc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006dc8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006dcc:	2301      	movs	r3, #1
 8006dce:	e08c      	b.n	8006eea <_printf_i+0x1be>
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	6011      	str	r1, [r2, #0]
 8006dd4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006dd8:	bf18      	it	ne
 8006dda:	b21b      	sxthne	r3, r3
 8006ddc:	e7cf      	b.n	8006d7e <_printf_i+0x52>
 8006dde:	6813      	ldr	r3, [r2, #0]
 8006de0:	6825      	ldr	r5, [r4, #0]
 8006de2:	1d18      	adds	r0, r3, #4
 8006de4:	6010      	str	r0, [r2, #0]
 8006de6:	0628      	lsls	r0, r5, #24
 8006de8:	d501      	bpl.n	8006dee <_printf_i+0xc2>
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	e002      	b.n	8006df4 <_printf_i+0xc8>
 8006dee:	0668      	lsls	r0, r5, #25
 8006df0:	d5fb      	bpl.n	8006dea <_printf_i+0xbe>
 8006df2:	881b      	ldrh	r3, [r3, #0]
 8006df4:	4854      	ldr	r0, [pc, #336]	; (8006f48 <_printf_i+0x21c>)
 8006df6:	296f      	cmp	r1, #111	; 0x6f
 8006df8:	bf14      	ite	ne
 8006dfa:	220a      	movne	r2, #10
 8006dfc:	2208      	moveq	r2, #8
 8006dfe:	2100      	movs	r1, #0
 8006e00:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006e04:	6865      	ldr	r5, [r4, #4]
 8006e06:	60a5      	str	r5, [r4, #8]
 8006e08:	2d00      	cmp	r5, #0
 8006e0a:	f2c0 8095 	blt.w	8006f38 <_printf_i+0x20c>
 8006e0e:	6821      	ldr	r1, [r4, #0]
 8006e10:	f021 0104 	bic.w	r1, r1, #4
 8006e14:	6021      	str	r1, [r4, #0]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d13d      	bne.n	8006e96 <_printf_i+0x16a>
 8006e1a:	2d00      	cmp	r5, #0
 8006e1c:	f040 808e 	bne.w	8006f3c <_printf_i+0x210>
 8006e20:	4665      	mov	r5, ip
 8006e22:	2a08      	cmp	r2, #8
 8006e24:	d10b      	bne.n	8006e3e <_printf_i+0x112>
 8006e26:	6823      	ldr	r3, [r4, #0]
 8006e28:	07db      	lsls	r3, r3, #31
 8006e2a:	d508      	bpl.n	8006e3e <_printf_i+0x112>
 8006e2c:	6923      	ldr	r3, [r4, #16]
 8006e2e:	6862      	ldr	r2, [r4, #4]
 8006e30:	429a      	cmp	r2, r3
 8006e32:	bfde      	ittt	le
 8006e34:	2330      	movle	r3, #48	; 0x30
 8006e36:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006e3a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006e3e:	ebac 0305 	sub.w	r3, ip, r5
 8006e42:	6123      	str	r3, [r4, #16]
 8006e44:	f8cd 8000 	str.w	r8, [sp]
 8006e48:	463b      	mov	r3, r7
 8006e4a:	aa03      	add	r2, sp, #12
 8006e4c:	4621      	mov	r1, r4
 8006e4e:	4630      	mov	r0, r6
 8006e50:	f7ff fef6 	bl	8006c40 <_printf_common>
 8006e54:	3001      	adds	r0, #1
 8006e56:	d14d      	bne.n	8006ef4 <_printf_i+0x1c8>
 8006e58:	f04f 30ff 	mov.w	r0, #4294967295
 8006e5c:	b005      	add	sp, #20
 8006e5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006e62:	4839      	ldr	r0, [pc, #228]	; (8006f48 <_printf_i+0x21c>)
 8006e64:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006e68:	6813      	ldr	r3, [r2, #0]
 8006e6a:	6821      	ldr	r1, [r4, #0]
 8006e6c:	1d1d      	adds	r5, r3, #4
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	6015      	str	r5, [r2, #0]
 8006e72:	060a      	lsls	r2, r1, #24
 8006e74:	d50b      	bpl.n	8006e8e <_printf_i+0x162>
 8006e76:	07ca      	lsls	r2, r1, #31
 8006e78:	bf44      	itt	mi
 8006e7a:	f041 0120 	orrmi.w	r1, r1, #32
 8006e7e:	6021      	strmi	r1, [r4, #0]
 8006e80:	b91b      	cbnz	r3, 8006e8a <_printf_i+0x15e>
 8006e82:	6822      	ldr	r2, [r4, #0]
 8006e84:	f022 0220 	bic.w	r2, r2, #32
 8006e88:	6022      	str	r2, [r4, #0]
 8006e8a:	2210      	movs	r2, #16
 8006e8c:	e7b7      	b.n	8006dfe <_printf_i+0xd2>
 8006e8e:	064d      	lsls	r5, r1, #25
 8006e90:	bf48      	it	mi
 8006e92:	b29b      	uxthmi	r3, r3
 8006e94:	e7ef      	b.n	8006e76 <_printf_i+0x14a>
 8006e96:	4665      	mov	r5, ip
 8006e98:	fbb3 f1f2 	udiv	r1, r3, r2
 8006e9c:	fb02 3311 	mls	r3, r2, r1, r3
 8006ea0:	5cc3      	ldrb	r3, [r0, r3]
 8006ea2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006ea6:	460b      	mov	r3, r1
 8006ea8:	2900      	cmp	r1, #0
 8006eaa:	d1f5      	bne.n	8006e98 <_printf_i+0x16c>
 8006eac:	e7b9      	b.n	8006e22 <_printf_i+0xf6>
 8006eae:	6813      	ldr	r3, [r2, #0]
 8006eb0:	6825      	ldr	r5, [r4, #0]
 8006eb2:	6961      	ldr	r1, [r4, #20]
 8006eb4:	1d18      	adds	r0, r3, #4
 8006eb6:	6010      	str	r0, [r2, #0]
 8006eb8:	0628      	lsls	r0, r5, #24
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	d501      	bpl.n	8006ec2 <_printf_i+0x196>
 8006ebe:	6019      	str	r1, [r3, #0]
 8006ec0:	e002      	b.n	8006ec8 <_printf_i+0x19c>
 8006ec2:	066a      	lsls	r2, r5, #25
 8006ec4:	d5fb      	bpl.n	8006ebe <_printf_i+0x192>
 8006ec6:	8019      	strh	r1, [r3, #0]
 8006ec8:	2300      	movs	r3, #0
 8006eca:	6123      	str	r3, [r4, #16]
 8006ecc:	4665      	mov	r5, ip
 8006ece:	e7b9      	b.n	8006e44 <_printf_i+0x118>
 8006ed0:	6813      	ldr	r3, [r2, #0]
 8006ed2:	1d19      	adds	r1, r3, #4
 8006ed4:	6011      	str	r1, [r2, #0]
 8006ed6:	681d      	ldr	r5, [r3, #0]
 8006ed8:	6862      	ldr	r2, [r4, #4]
 8006eda:	2100      	movs	r1, #0
 8006edc:	4628      	mov	r0, r5
 8006ede:	f7f9 f9ef 	bl	80002c0 <memchr>
 8006ee2:	b108      	cbz	r0, 8006ee8 <_printf_i+0x1bc>
 8006ee4:	1b40      	subs	r0, r0, r5
 8006ee6:	6060      	str	r0, [r4, #4]
 8006ee8:	6863      	ldr	r3, [r4, #4]
 8006eea:	6123      	str	r3, [r4, #16]
 8006eec:	2300      	movs	r3, #0
 8006eee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ef2:	e7a7      	b.n	8006e44 <_printf_i+0x118>
 8006ef4:	6923      	ldr	r3, [r4, #16]
 8006ef6:	462a      	mov	r2, r5
 8006ef8:	4639      	mov	r1, r7
 8006efa:	4630      	mov	r0, r6
 8006efc:	47c0      	blx	r8
 8006efe:	3001      	adds	r0, #1
 8006f00:	d0aa      	beq.n	8006e58 <_printf_i+0x12c>
 8006f02:	6823      	ldr	r3, [r4, #0]
 8006f04:	079b      	lsls	r3, r3, #30
 8006f06:	d413      	bmi.n	8006f30 <_printf_i+0x204>
 8006f08:	68e0      	ldr	r0, [r4, #12]
 8006f0a:	9b03      	ldr	r3, [sp, #12]
 8006f0c:	4298      	cmp	r0, r3
 8006f0e:	bfb8      	it	lt
 8006f10:	4618      	movlt	r0, r3
 8006f12:	e7a3      	b.n	8006e5c <_printf_i+0x130>
 8006f14:	2301      	movs	r3, #1
 8006f16:	464a      	mov	r2, r9
 8006f18:	4639      	mov	r1, r7
 8006f1a:	4630      	mov	r0, r6
 8006f1c:	47c0      	blx	r8
 8006f1e:	3001      	adds	r0, #1
 8006f20:	d09a      	beq.n	8006e58 <_printf_i+0x12c>
 8006f22:	3501      	adds	r5, #1
 8006f24:	68e3      	ldr	r3, [r4, #12]
 8006f26:	9a03      	ldr	r2, [sp, #12]
 8006f28:	1a9b      	subs	r3, r3, r2
 8006f2a:	42ab      	cmp	r3, r5
 8006f2c:	dcf2      	bgt.n	8006f14 <_printf_i+0x1e8>
 8006f2e:	e7eb      	b.n	8006f08 <_printf_i+0x1dc>
 8006f30:	2500      	movs	r5, #0
 8006f32:	f104 0919 	add.w	r9, r4, #25
 8006f36:	e7f5      	b.n	8006f24 <_printf_i+0x1f8>
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d1ac      	bne.n	8006e96 <_printf_i+0x16a>
 8006f3c:	7803      	ldrb	r3, [r0, #0]
 8006f3e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006f42:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f46:	e76c      	b.n	8006e22 <_printf_i+0xf6>
 8006f48:	0801bc92 	.word	0x0801bc92
 8006f4c:	0801bca3 	.word	0x0801bca3

08006f50 <_vsniprintf_r>:
 8006f50:	b530      	push	{r4, r5, lr}
 8006f52:	1e14      	subs	r4, r2, #0
 8006f54:	4605      	mov	r5, r0
 8006f56:	b09b      	sub	sp, #108	; 0x6c
 8006f58:	4618      	mov	r0, r3
 8006f5a:	da05      	bge.n	8006f68 <_vsniprintf_r+0x18>
 8006f5c:	238b      	movs	r3, #139	; 0x8b
 8006f5e:	602b      	str	r3, [r5, #0]
 8006f60:	f04f 30ff 	mov.w	r0, #4294967295
 8006f64:	b01b      	add	sp, #108	; 0x6c
 8006f66:	bd30      	pop	{r4, r5, pc}
 8006f68:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006f6c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006f70:	bf14      	ite	ne
 8006f72:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006f76:	4623      	moveq	r3, r4
 8006f78:	9302      	str	r3, [sp, #8]
 8006f7a:	9305      	str	r3, [sp, #20]
 8006f7c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006f80:	9100      	str	r1, [sp, #0]
 8006f82:	9104      	str	r1, [sp, #16]
 8006f84:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006f88:	4602      	mov	r2, r0
 8006f8a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006f8c:	4669      	mov	r1, sp
 8006f8e:	4628      	mov	r0, r5
 8006f90:	f001 fa60 	bl	8008454 <_svfiprintf_r>
 8006f94:	1c43      	adds	r3, r0, #1
 8006f96:	bfbc      	itt	lt
 8006f98:	238b      	movlt	r3, #139	; 0x8b
 8006f9a:	602b      	strlt	r3, [r5, #0]
 8006f9c:	2c00      	cmp	r4, #0
 8006f9e:	d0e1      	beq.n	8006f64 <_vsniprintf_r+0x14>
 8006fa0:	9b00      	ldr	r3, [sp, #0]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	701a      	strb	r2, [r3, #0]
 8006fa6:	e7dd      	b.n	8006f64 <_vsniprintf_r+0x14>

08006fa8 <vsniprintf>:
 8006fa8:	b507      	push	{r0, r1, r2, lr}
 8006faa:	9300      	str	r3, [sp, #0]
 8006fac:	4613      	mov	r3, r2
 8006fae:	460a      	mov	r2, r1
 8006fb0:	4601      	mov	r1, r0
 8006fb2:	4803      	ldr	r0, [pc, #12]	; (8006fc0 <vsniprintf+0x18>)
 8006fb4:	6800      	ldr	r0, [r0, #0]
 8006fb6:	f7ff ffcb 	bl	8006f50 <_vsniprintf_r>
 8006fba:	b003      	add	sp, #12
 8006fbc:	f85d fb04 	ldr.w	pc, [sp], #4
 8006fc0:	200003d4 	.word	0x200003d4

08006fc4 <quorem>:
 8006fc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fc8:	6903      	ldr	r3, [r0, #16]
 8006fca:	690c      	ldr	r4, [r1, #16]
 8006fcc:	42a3      	cmp	r3, r4
 8006fce:	4680      	mov	r8, r0
 8006fd0:	f2c0 8082 	blt.w	80070d8 <quorem+0x114>
 8006fd4:	3c01      	subs	r4, #1
 8006fd6:	f101 0714 	add.w	r7, r1, #20
 8006fda:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8006fde:	f100 0614 	add.w	r6, r0, #20
 8006fe2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006fe6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006fea:	eb06 030c 	add.w	r3, r6, ip
 8006fee:	3501      	adds	r5, #1
 8006ff0:	eb07 090c 	add.w	r9, r7, ip
 8006ff4:	9301      	str	r3, [sp, #4]
 8006ff6:	fbb0 f5f5 	udiv	r5, r0, r5
 8006ffa:	b395      	cbz	r5, 8007062 <quorem+0x9e>
 8006ffc:	f04f 0a00 	mov.w	sl, #0
 8007000:	4638      	mov	r0, r7
 8007002:	46b6      	mov	lr, r6
 8007004:	46d3      	mov	fp, sl
 8007006:	f850 2b04 	ldr.w	r2, [r0], #4
 800700a:	b293      	uxth	r3, r2
 800700c:	fb05 a303 	mla	r3, r5, r3, sl
 8007010:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007014:	b29b      	uxth	r3, r3
 8007016:	ebab 0303 	sub.w	r3, fp, r3
 800701a:	0c12      	lsrs	r2, r2, #16
 800701c:	f8de b000 	ldr.w	fp, [lr]
 8007020:	fb05 a202 	mla	r2, r5, r2, sl
 8007024:	fa13 f38b 	uxtah	r3, r3, fp
 8007028:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800702c:	fa1f fb82 	uxth.w	fp, r2
 8007030:	f8de 2000 	ldr.w	r2, [lr]
 8007034:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007038:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800703c:	b29b      	uxth	r3, r3
 800703e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007042:	4581      	cmp	r9, r0
 8007044:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007048:	f84e 3b04 	str.w	r3, [lr], #4
 800704c:	d2db      	bcs.n	8007006 <quorem+0x42>
 800704e:	f856 300c 	ldr.w	r3, [r6, ip]
 8007052:	b933      	cbnz	r3, 8007062 <quorem+0x9e>
 8007054:	9b01      	ldr	r3, [sp, #4]
 8007056:	3b04      	subs	r3, #4
 8007058:	429e      	cmp	r6, r3
 800705a:	461a      	mov	r2, r3
 800705c:	d330      	bcc.n	80070c0 <quorem+0xfc>
 800705e:	f8c8 4010 	str.w	r4, [r8, #16]
 8007062:	4640      	mov	r0, r8
 8007064:	f001 f820 	bl	80080a8 <__mcmp>
 8007068:	2800      	cmp	r0, #0
 800706a:	db25      	blt.n	80070b8 <quorem+0xf4>
 800706c:	3501      	adds	r5, #1
 800706e:	4630      	mov	r0, r6
 8007070:	f04f 0c00 	mov.w	ip, #0
 8007074:	f857 2b04 	ldr.w	r2, [r7], #4
 8007078:	f8d0 e000 	ldr.w	lr, [r0]
 800707c:	b293      	uxth	r3, r2
 800707e:	ebac 0303 	sub.w	r3, ip, r3
 8007082:	0c12      	lsrs	r2, r2, #16
 8007084:	fa13 f38e 	uxtah	r3, r3, lr
 8007088:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800708c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007090:	b29b      	uxth	r3, r3
 8007092:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007096:	45b9      	cmp	r9, r7
 8007098:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800709c:	f840 3b04 	str.w	r3, [r0], #4
 80070a0:	d2e8      	bcs.n	8007074 <quorem+0xb0>
 80070a2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80070a6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80070aa:	b92a      	cbnz	r2, 80070b8 <quorem+0xf4>
 80070ac:	3b04      	subs	r3, #4
 80070ae:	429e      	cmp	r6, r3
 80070b0:	461a      	mov	r2, r3
 80070b2:	d30b      	bcc.n	80070cc <quorem+0x108>
 80070b4:	f8c8 4010 	str.w	r4, [r8, #16]
 80070b8:	4628      	mov	r0, r5
 80070ba:	b003      	add	sp, #12
 80070bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070c0:	6812      	ldr	r2, [r2, #0]
 80070c2:	3b04      	subs	r3, #4
 80070c4:	2a00      	cmp	r2, #0
 80070c6:	d1ca      	bne.n	800705e <quorem+0x9a>
 80070c8:	3c01      	subs	r4, #1
 80070ca:	e7c5      	b.n	8007058 <quorem+0x94>
 80070cc:	6812      	ldr	r2, [r2, #0]
 80070ce:	3b04      	subs	r3, #4
 80070d0:	2a00      	cmp	r2, #0
 80070d2:	d1ef      	bne.n	80070b4 <quorem+0xf0>
 80070d4:	3c01      	subs	r4, #1
 80070d6:	e7ea      	b.n	80070ae <quorem+0xea>
 80070d8:	2000      	movs	r0, #0
 80070da:	e7ee      	b.n	80070ba <quorem+0xf6>
 80070dc:	0000      	movs	r0, r0
	...

080070e0 <_dtoa_r>:
 80070e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070e4:	ec57 6b10 	vmov	r6, r7, d0
 80070e8:	b097      	sub	sp, #92	; 0x5c
 80070ea:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80070ec:	9106      	str	r1, [sp, #24]
 80070ee:	4604      	mov	r4, r0
 80070f0:	920b      	str	r2, [sp, #44]	; 0x2c
 80070f2:	9312      	str	r3, [sp, #72]	; 0x48
 80070f4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80070f8:	e9cd 6700 	strd	r6, r7, [sp]
 80070fc:	b93d      	cbnz	r5, 800710e <_dtoa_r+0x2e>
 80070fe:	2010      	movs	r0, #16
 8007100:	f000 fdb4 	bl	8007c6c <malloc>
 8007104:	6260      	str	r0, [r4, #36]	; 0x24
 8007106:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800710a:	6005      	str	r5, [r0, #0]
 800710c:	60c5      	str	r5, [r0, #12]
 800710e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007110:	6819      	ldr	r1, [r3, #0]
 8007112:	b151      	cbz	r1, 800712a <_dtoa_r+0x4a>
 8007114:	685a      	ldr	r2, [r3, #4]
 8007116:	604a      	str	r2, [r1, #4]
 8007118:	2301      	movs	r3, #1
 800711a:	4093      	lsls	r3, r2
 800711c:	608b      	str	r3, [r1, #8]
 800711e:	4620      	mov	r0, r4
 8007120:	f000 fde0 	bl	8007ce4 <_Bfree>
 8007124:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007126:	2200      	movs	r2, #0
 8007128:	601a      	str	r2, [r3, #0]
 800712a:	1e3b      	subs	r3, r7, #0
 800712c:	bfbb      	ittet	lt
 800712e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007132:	9301      	strlt	r3, [sp, #4]
 8007134:	2300      	movge	r3, #0
 8007136:	2201      	movlt	r2, #1
 8007138:	bfac      	ite	ge
 800713a:	f8c8 3000 	strge.w	r3, [r8]
 800713e:	f8c8 2000 	strlt.w	r2, [r8]
 8007142:	4baf      	ldr	r3, [pc, #700]	; (8007400 <_dtoa_r+0x320>)
 8007144:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007148:	ea33 0308 	bics.w	r3, r3, r8
 800714c:	d114      	bne.n	8007178 <_dtoa_r+0x98>
 800714e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007150:	f242 730f 	movw	r3, #9999	; 0x270f
 8007154:	6013      	str	r3, [r2, #0]
 8007156:	9b00      	ldr	r3, [sp, #0]
 8007158:	b923      	cbnz	r3, 8007164 <_dtoa_r+0x84>
 800715a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800715e:	2800      	cmp	r0, #0
 8007160:	f000 8542 	beq.w	8007be8 <_dtoa_r+0xb08>
 8007164:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007166:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8007414 <_dtoa_r+0x334>
 800716a:	2b00      	cmp	r3, #0
 800716c:	f000 8544 	beq.w	8007bf8 <_dtoa_r+0xb18>
 8007170:	f10b 0303 	add.w	r3, fp, #3
 8007174:	f000 bd3e 	b.w	8007bf4 <_dtoa_r+0xb14>
 8007178:	e9dd 6700 	ldrd	r6, r7, [sp]
 800717c:	2200      	movs	r2, #0
 800717e:	2300      	movs	r3, #0
 8007180:	4630      	mov	r0, r6
 8007182:	4639      	mov	r1, r7
 8007184:	f7f9 fd10 	bl	8000ba8 <__aeabi_dcmpeq>
 8007188:	4681      	mov	r9, r0
 800718a:	b168      	cbz	r0, 80071a8 <_dtoa_r+0xc8>
 800718c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800718e:	2301      	movs	r3, #1
 8007190:	6013      	str	r3, [r2, #0]
 8007192:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007194:	2b00      	cmp	r3, #0
 8007196:	f000 8524 	beq.w	8007be2 <_dtoa_r+0xb02>
 800719a:	4b9a      	ldr	r3, [pc, #616]	; (8007404 <_dtoa_r+0x324>)
 800719c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800719e:	f103 3bff 	add.w	fp, r3, #4294967295
 80071a2:	6013      	str	r3, [r2, #0]
 80071a4:	f000 bd28 	b.w	8007bf8 <_dtoa_r+0xb18>
 80071a8:	aa14      	add	r2, sp, #80	; 0x50
 80071aa:	a915      	add	r1, sp, #84	; 0x54
 80071ac:	ec47 6b10 	vmov	d0, r6, r7
 80071b0:	4620      	mov	r0, r4
 80071b2:	f000 fff0 	bl	8008196 <__d2b>
 80071b6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80071ba:	9004      	str	r0, [sp, #16]
 80071bc:	2d00      	cmp	r5, #0
 80071be:	d07c      	beq.n	80072ba <_dtoa_r+0x1da>
 80071c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80071c4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80071c8:	46b2      	mov	sl, r6
 80071ca:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80071ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80071d2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80071d6:	2200      	movs	r2, #0
 80071d8:	4b8b      	ldr	r3, [pc, #556]	; (8007408 <_dtoa_r+0x328>)
 80071da:	4650      	mov	r0, sl
 80071dc:	4659      	mov	r1, fp
 80071de:	f7f9 f8c3 	bl	8000368 <__aeabi_dsub>
 80071e2:	a381      	add	r3, pc, #516	; (adr r3, 80073e8 <_dtoa_r+0x308>)
 80071e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071e8:	f7f9 fa76 	bl	80006d8 <__aeabi_dmul>
 80071ec:	a380      	add	r3, pc, #512	; (adr r3, 80073f0 <_dtoa_r+0x310>)
 80071ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071f2:	f7f9 f8bb 	bl	800036c <__adddf3>
 80071f6:	4606      	mov	r6, r0
 80071f8:	4628      	mov	r0, r5
 80071fa:	460f      	mov	r7, r1
 80071fc:	f7f9 fa02 	bl	8000604 <__aeabi_i2d>
 8007200:	a37d      	add	r3, pc, #500	; (adr r3, 80073f8 <_dtoa_r+0x318>)
 8007202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007206:	f7f9 fa67 	bl	80006d8 <__aeabi_dmul>
 800720a:	4602      	mov	r2, r0
 800720c:	460b      	mov	r3, r1
 800720e:	4630      	mov	r0, r6
 8007210:	4639      	mov	r1, r7
 8007212:	f7f9 f8ab 	bl	800036c <__adddf3>
 8007216:	4606      	mov	r6, r0
 8007218:	460f      	mov	r7, r1
 800721a:	f7f9 fd0d 	bl	8000c38 <__aeabi_d2iz>
 800721e:	2200      	movs	r2, #0
 8007220:	4682      	mov	sl, r0
 8007222:	2300      	movs	r3, #0
 8007224:	4630      	mov	r0, r6
 8007226:	4639      	mov	r1, r7
 8007228:	f7f9 fcc8 	bl	8000bbc <__aeabi_dcmplt>
 800722c:	b148      	cbz	r0, 8007242 <_dtoa_r+0x162>
 800722e:	4650      	mov	r0, sl
 8007230:	f7f9 f9e8 	bl	8000604 <__aeabi_i2d>
 8007234:	4632      	mov	r2, r6
 8007236:	463b      	mov	r3, r7
 8007238:	f7f9 fcb6 	bl	8000ba8 <__aeabi_dcmpeq>
 800723c:	b908      	cbnz	r0, 8007242 <_dtoa_r+0x162>
 800723e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007242:	f1ba 0f16 	cmp.w	sl, #22
 8007246:	d859      	bhi.n	80072fc <_dtoa_r+0x21c>
 8007248:	4970      	ldr	r1, [pc, #448]	; (800740c <_dtoa_r+0x32c>)
 800724a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800724e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007252:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007256:	f7f9 fccf 	bl	8000bf8 <__aeabi_dcmpgt>
 800725a:	2800      	cmp	r0, #0
 800725c:	d050      	beq.n	8007300 <_dtoa_r+0x220>
 800725e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007262:	2300      	movs	r3, #0
 8007264:	930f      	str	r3, [sp, #60]	; 0x3c
 8007266:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007268:	1b5d      	subs	r5, r3, r5
 800726a:	f1b5 0801 	subs.w	r8, r5, #1
 800726e:	bf49      	itett	mi
 8007270:	f1c5 0301 	rsbmi	r3, r5, #1
 8007274:	2300      	movpl	r3, #0
 8007276:	9305      	strmi	r3, [sp, #20]
 8007278:	f04f 0800 	movmi.w	r8, #0
 800727c:	bf58      	it	pl
 800727e:	9305      	strpl	r3, [sp, #20]
 8007280:	f1ba 0f00 	cmp.w	sl, #0
 8007284:	db3e      	blt.n	8007304 <_dtoa_r+0x224>
 8007286:	2300      	movs	r3, #0
 8007288:	44d0      	add	r8, sl
 800728a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800728e:	9307      	str	r3, [sp, #28]
 8007290:	9b06      	ldr	r3, [sp, #24]
 8007292:	2b09      	cmp	r3, #9
 8007294:	f200 8090 	bhi.w	80073b8 <_dtoa_r+0x2d8>
 8007298:	2b05      	cmp	r3, #5
 800729a:	bfc4      	itt	gt
 800729c:	3b04      	subgt	r3, #4
 800729e:	9306      	strgt	r3, [sp, #24]
 80072a0:	9b06      	ldr	r3, [sp, #24]
 80072a2:	f1a3 0302 	sub.w	r3, r3, #2
 80072a6:	bfcc      	ite	gt
 80072a8:	2500      	movgt	r5, #0
 80072aa:	2501      	movle	r5, #1
 80072ac:	2b03      	cmp	r3, #3
 80072ae:	f200 808f 	bhi.w	80073d0 <_dtoa_r+0x2f0>
 80072b2:	e8df f003 	tbb	[pc, r3]
 80072b6:	7f7d      	.short	0x7f7d
 80072b8:	7131      	.short	0x7131
 80072ba:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80072be:	441d      	add	r5, r3
 80072c0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80072c4:	2820      	cmp	r0, #32
 80072c6:	dd13      	ble.n	80072f0 <_dtoa_r+0x210>
 80072c8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80072cc:	9b00      	ldr	r3, [sp, #0]
 80072ce:	fa08 f800 	lsl.w	r8, r8, r0
 80072d2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80072d6:	fa23 f000 	lsr.w	r0, r3, r0
 80072da:	ea48 0000 	orr.w	r0, r8, r0
 80072de:	f7f9 f981 	bl	80005e4 <__aeabi_ui2d>
 80072e2:	2301      	movs	r3, #1
 80072e4:	4682      	mov	sl, r0
 80072e6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80072ea:	3d01      	subs	r5, #1
 80072ec:	9313      	str	r3, [sp, #76]	; 0x4c
 80072ee:	e772      	b.n	80071d6 <_dtoa_r+0xf6>
 80072f0:	9b00      	ldr	r3, [sp, #0]
 80072f2:	f1c0 0020 	rsb	r0, r0, #32
 80072f6:	fa03 f000 	lsl.w	r0, r3, r0
 80072fa:	e7f0      	b.n	80072de <_dtoa_r+0x1fe>
 80072fc:	2301      	movs	r3, #1
 80072fe:	e7b1      	b.n	8007264 <_dtoa_r+0x184>
 8007300:	900f      	str	r0, [sp, #60]	; 0x3c
 8007302:	e7b0      	b.n	8007266 <_dtoa_r+0x186>
 8007304:	9b05      	ldr	r3, [sp, #20]
 8007306:	eba3 030a 	sub.w	r3, r3, sl
 800730a:	9305      	str	r3, [sp, #20]
 800730c:	f1ca 0300 	rsb	r3, sl, #0
 8007310:	9307      	str	r3, [sp, #28]
 8007312:	2300      	movs	r3, #0
 8007314:	930e      	str	r3, [sp, #56]	; 0x38
 8007316:	e7bb      	b.n	8007290 <_dtoa_r+0x1b0>
 8007318:	2301      	movs	r3, #1
 800731a:	930a      	str	r3, [sp, #40]	; 0x28
 800731c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800731e:	2b00      	cmp	r3, #0
 8007320:	dd59      	ble.n	80073d6 <_dtoa_r+0x2f6>
 8007322:	9302      	str	r3, [sp, #8]
 8007324:	4699      	mov	r9, r3
 8007326:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007328:	2200      	movs	r2, #0
 800732a:	6072      	str	r2, [r6, #4]
 800732c:	2204      	movs	r2, #4
 800732e:	f102 0014 	add.w	r0, r2, #20
 8007332:	4298      	cmp	r0, r3
 8007334:	6871      	ldr	r1, [r6, #4]
 8007336:	d953      	bls.n	80073e0 <_dtoa_r+0x300>
 8007338:	4620      	mov	r0, r4
 800733a:	f000 fc9f 	bl	8007c7c <_Balloc>
 800733e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007340:	6030      	str	r0, [r6, #0]
 8007342:	f1b9 0f0e 	cmp.w	r9, #14
 8007346:	f8d3 b000 	ldr.w	fp, [r3]
 800734a:	f200 80e6 	bhi.w	800751a <_dtoa_r+0x43a>
 800734e:	2d00      	cmp	r5, #0
 8007350:	f000 80e3 	beq.w	800751a <_dtoa_r+0x43a>
 8007354:	ed9d 7b00 	vldr	d7, [sp]
 8007358:	f1ba 0f00 	cmp.w	sl, #0
 800735c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007360:	dd74      	ble.n	800744c <_dtoa_r+0x36c>
 8007362:	4a2a      	ldr	r2, [pc, #168]	; (800740c <_dtoa_r+0x32c>)
 8007364:	f00a 030f 	and.w	r3, sl, #15
 8007368:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800736c:	ed93 7b00 	vldr	d7, [r3]
 8007370:	ea4f 162a 	mov.w	r6, sl, asr #4
 8007374:	06f0      	lsls	r0, r6, #27
 8007376:	ed8d 7b08 	vstr	d7, [sp, #32]
 800737a:	d565      	bpl.n	8007448 <_dtoa_r+0x368>
 800737c:	4b24      	ldr	r3, [pc, #144]	; (8007410 <_dtoa_r+0x330>)
 800737e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007382:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007386:	f7f9 fad1 	bl	800092c <__aeabi_ddiv>
 800738a:	e9cd 0100 	strd	r0, r1, [sp]
 800738e:	f006 060f 	and.w	r6, r6, #15
 8007392:	2503      	movs	r5, #3
 8007394:	4f1e      	ldr	r7, [pc, #120]	; (8007410 <_dtoa_r+0x330>)
 8007396:	e04c      	b.n	8007432 <_dtoa_r+0x352>
 8007398:	2301      	movs	r3, #1
 800739a:	930a      	str	r3, [sp, #40]	; 0x28
 800739c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800739e:	4453      	add	r3, sl
 80073a0:	f103 0901 	add.w	r9, r3, #1
 80073a4:	9302      	str	r3, [sp, #8]
 80073a6:	464b      	mov	r3, r9
 80073a8:	2b01      	cmp	r3, #1
 80073aa:	bfb8      	it	lt
 80073ac:	2301      	movlt	r3, #1
 80073ae:	e7ba      	b.n	8007326 <_dtoa_r+0x246>
 80073b0:	2300      	movs	r3, #0
 80073b2:	e7b2      	b.n	800731a <_dtoa_r+0x23a>
 80073b4:	2300      	movs	r3, #0
 80073b6:	e7f0      	b.n	800739a <_dtoa_r+0x2ba>
 80073b8:	2501      	movs	r5, #1
 80073ba:	2300      	movs	r3, #0
 80073bc:	9306      	str	r3, [sp, #24]
 80073be:	950a      	str	r5, [sp, #40]	; 0x28
 80073c0:	f04f 33ff 	mov.w	r3, #4294967295
 80073c4:	9302      	str	r3, [sp, #8]
 80073c6:	4699      	mov	r9, r3
 80073c8:	2200      	movs	r2, #0
 80073ca:	2312      	movs	r3, #18
 80073cc:	920b      	str	r2, [sp, #44]	; 0x2c
 80073ce:	e7aa      	b.n	8007326 <_dtoa_r+0x246>
 80073d0:	2301      	movs	r3, #1
 80073d2:	930a      	str	r3, [sp, #40]	; 0x28
 80073d4:	e7f4      	b.n	80073c0 <_dtoa_r+0x2e0>
 80073d6:	2301      	movs	r3, #1
 80073d8:	9302      	str	r3, [sp, #8]
 80073da:	4699      	mov	r9, r3
 80073dc:	461a      	mov	r2, r3
 80073de:	e7f5      	b.n	80073cc <_dtoa_r+0x2ec>
 80073e0:	3101      	adds	r1, #1
 80073e2:	6071      	str	r1, [r6, #4]
 80073e4:	0052      	lsls	r2, r2, #1
 80073e6:	e7a2      	b.n	800732e <_dtoa_r+0x24e>
 80073e8:	636f4361 	.word	0x636f4361
 80073ec:	3fd287a7 	.word	0x3fd287a7
 80073f0:	8b60c8b3 	.word	0x8b60c8b3
 80073f4:	3fc68a28 	.word	0x3fc68a28
 80073f8:	509f79fb 	.word	0x509f79fb
 80073fc:	3fd34413 	.word	0x3fd34413
 8007400:	7ff00000 	.word	0x7ff00000
 8007404:	0801bc91 	.word	0x0801bc91
 8007408:	3ff80000 	.word	0x3ff80000
 800740c:	0801bcf0 	.word	0x0801bcf0
 8007410:	0801bcc8 	.word	0x0801bcc8
 8007414:	0801bcbd 	.word	0x0801bcbd
 8007418:	07f1      	lsls	r1, r6, #31
 800741a:	d508      	bpl.n	800742e <_dtoa_r+0x34e>
 800741c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007420:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007424:	f7f9 f958 	bl	80006d8 <__aeabi_dmul>
 8007428:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800742c:	3501      	adds	r5, #1
 800742e:	1076      	asrs	r6, r6, #1
 8007430:	3708      	adds	r7, #8
 8007432:	2e00      	cmp	r6, #0
 8007434:	d1f0      	bne.n	8007418 <_dtoa_r+0x338>
 8007436:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800743a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800743e:	f7f9 fa75 	bl	800092c <__aeabi_ddiv>
 8007442:	e9cd 0100 	strd	r0, r1, [sp]
 8007446:	e01a      	b.n	800747e <_dtoa_r+0x39e>
 8007448:	2502      	movs	r5, #2
 800744a:	e7a3      	b.n	8007394 <_dtoa_r+0x2b4>
 800744c:	f000 80a0 	beq.w	8007590 <_dtoa_r+0x4b0>
 8007450:	f1ca 0600 	rsb	r6, sl, #0
 8007454:	4b9f      	ldr	r3, [pc, #636]	; (80076d4 <_dtoa_r+0x5f4>)
 8007456:	4fa0      	ldr	r7, [pc, #640]	; (80076d8 <_dtoa_r+0x5f8>)
 8007458:	f006 020f 	and.w	r2, r6, #15
 800745c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007464:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007468:	f7f9 f936 	bl	80006d8 <__aeabi_dmul>
 800746c:	e9cd 0100 	strd	r0, r1, [sp]
 8007470:	1136      	asrs	r6, r6, #4
 8007472:	2300      	movs	r3, #0
 8007474:	2502      	movs	r5, #2
 8007476:	2e00      	cmp	r6, #0
 8007478:	d17f      	bne.n	800757a <_dtoa_r+0x49a>
 800747a:	2b00      	cmp	r3, #0
 800747c:	d1e1      	bne.n	8007442 <_dtoa_r+0x362>
 800747e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007480:	2b00      	cmp	r3, #0
 8007482:	f000 8087 	beq.w	8007594 <_dtoa_r+0x4b4>
 8007486:	e9dd 6700 	ldrd	r6, r7, [sp]
 800748a:	2200      	movs	r2, #0
 800748c:	4b93      	ldr	r3, [pc, #588]	; (80076dc <_dtoa_r+0x5fc>)
 800748e:	4630      	mov	r0, r6
 8007490:	4639      	mov	r1, r7
 8007492:	f7f9 fb93 	bl	8000bbc <__aeabi_dcmplt>
 8007496:	2800      	cmp	r0, #0
 8007498:	d07c      	beq.n	8007594 <_dtoa_r+0x4b4>
 800749a:	f1b9 0f00 	cmp.w	r9, #0
 800749e:	d079      	beq.n	8007594 <_dtoa_r+0x4b4>
 80074a0:	9b02      	ldr	r3, [sp, #8]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	dd35      	ble.n	8007512 <_dtoa_r+0x432>
 80074a6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80074aa:	9308      	str	r3, [sp, #32]
 80074ac:	4639      	mov	r1, r7
 80074ae:	2200      	movs	r2, #0
 80074b0:	4b8b      	ldr	r3, [pc, #556]	; (80076e0 <_dtoa_r+0x600>)
 80074b2:	4630      	mov	r0, r6
 80074b4:	f7f9 f910 	bl	80006d8 <__aeabi_dmul>
 80074b8:	e9cd 0100 	strd	r0, r1, [sp]
 80074bc:	9f02      	ldr	r7, [sp, #8]
 80074be:	3501      	adds	r5, #1
 80074c0:	4628      	mov	r0, r5
 80074c2:	f7f9 f89f 	bl	8000604 <__aeabi_i2d>
 80074c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80074ca:	f7f9 f905 	bl	80006d8 <__aeabi_dmul>
 80074ce:	2200      	movs	r2, #0
 80074d0:	4b84      	ldr	r3, [pc, #528]	; (80076e4 <_dtoa_r+0x604>)
 80074d2:	f7f8 ff4b 	bl	800036c <__adddf3>
 80074d6:	4605      	mov	r5, r0
 80074d8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80074dc:	2f00      	cmp	r7, #0
 80074de:	d15d      	bne.n	800759c <_dtoa_r+0x4bc>
 80074e0:	2200      	movs	r2, #0
 80074e2:	4b81      	ldr	r3, [pc, #516]	; (80076e8 <_dtoa_r+0x608>)
 80074e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80074e8:	f7f8 ff3e 	bl	8000368 <__aeabi_dsub>
 80074ec:	462a      	mov	r2, r5
 80074ee:	4633      	mov	r3, r6
 80074f0:	e9cd 0100 	strd	r0, r1, [sp]
 80074f4:	f7f9 fb80 	bl	8000bf8 <__aeabi_dcmpgt>
 80074f8:	2800      	cmp	r0, #0
 80074fa:	f040 8288 	bne.w	8007a0e <_dtoa_r+0x92e>
 80074fe:	462a      	mov	r2, r5
 8007500:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007504:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007508:	f7f9 fb58 	bl	8000bbc <__aeabi_dcmplt>
 800750c:	2800      	cmp	r0, #0
 800750e:	f040 827c 	bne.w	8007a0a <_dtoa_r+0x92a>
 8007512:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007516:	e9cd 2300 	strd	r2, r3, [sp]
 800751a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800751c:	2b00      	cmp	r3, #0
 800751e:	f2c0 8150 	blt.w	80077c2 <_dtoa_r+0x6e2>
 8007522:	f1ba 0f0e 	cmp.w	sl, #14
 8007526:	f300 814c 	bgt.w	80077c2 <_dtoa_r+0x6e2>
 800752a:	4b6a      	ldr	r3, [pc, #424]	; (80076d4 <_dtoa_r+0x5f4>)
 800752c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007530:	ed93 7b00 	vldr	d7, [r3]
 8007534:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007536:	2b00      	cmp	r3, #0
 8007538:	ed8d 7b02 	vstr	d7, [sp, #8]
 800753c:	f280 80d8 	bge.w	80076f0 <_dtoa_r+0x610>
 8007540:	f1b9 0f00 	cmp.w	r9, #0
 8007544:	f300 80d4 	bgt.w	80076f0 <_dtoa_r+0x610>
 8007548:	f040 825e 	bne.w	8007a08 <_dtoa_r+0x928>
 800754c:	2200      	movs	r2, #0
 800754e:	4b66      	ldr	r3, [pc, #408]	; (80076e8 <_dtoa_r+0x608>)
 8007550:	ec51 0b17 	vmov	r0, r1, d7
 8007554:	f7f9 f8c0 	bl	80006d8 <__aeabi_dmul>
 8007558:	e9dd 2300 	ldrd	r2, r3, [sp]
 800755c:	f7f9 fb42 	bl	8000be4 <__aeabi_dcmpge>
 8007560:	464f      	mov	r7, r9
 8007562:	464e      	mov	r6, r9
 8007564:	2800      	cmp	r0, #0
 8007566:	f040 8234 	bne.w	80079d2 <_dtoa_r+0x8f2>
 800756a:	2331      	movs	r3, #49	; 0x31
 800756c:	f10b 0501 	add.w	r5, fp, #1
 8007570:	f88b 3000 	strb.w	r3, [fp]
 8007574:	f10a 0a01 	add.w	sl, sl, #1
 8007578:	e22f      	b.n	80079da <_dtoa_r+0x8fa>
 800757a:	07f2      	lsls	r2, r6, #31
 800757c:	d505      	bpl.n	800758a <_dtoa_r+0x4aa>
 800757e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007582:	f7f9 f8a9 	bl	80006d8 <__aeabi_dmul>
 8007586:	3501      	adds	r5, #1
 8007588:	2301      	movs	r3, #1
 800758a:	1076      	asrs	r6, r6, #1
 800758c:	3708      	adds	r7, #8
 800758e:	e772      	b.n	8007476 <_dtoa_r+0x396>
 8007590:	2502      	movs	r5, #2
 8007592:	e774      	b.n	800747e <_dtoa_r+0x39e>
 8007594:	f8cd a020 	str.w	sl, [sp, #32]
 8007598:	464f      	mov	r7, r9
 800759a:	e791      	b.n	80074c0 <_dtoa_r+0x3e0>
 800759c:	4b4d      	ldr	r3, [pc, #308]	; (80076d4 <_dtoa_r+0x5f4>)
 800759e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80075a2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80075a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d047      	beq.n	800763c <_dtoa_r+0x55c>
 80075ac:	4602      	mov	r2, r0
 80075ae:	460b      	mov	r3, r1
 80075b0:	2000      	movs	r0, #0
 80075b2:	494e      	ldr	r1, [pc, #312]	; (80076ec <_dtoa_r+0x60c>)
 80075b4:	f7f9 f9ba 	bl	800092c <__aeabi_ddiv>
 80075b8:	462a      	mov	r2, r5
 80075ba:	4633      	mov	r3, r6
 80075bc:	f7f8 fed4 	bl	8000368 <__aeabi_dsub>
 80075c0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80075c4:	465d      	mov	r5, fp
 80075c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80075ca:	f7f9 fb35 	bl	8000c38 <__aeabi_d2iz>
 80075ce:	4606      	mov	r6, r0
 80075d0:	f7f9 f818 	bl	8000604 <__aeabi_i2d>
 80075d4:	4602      	mov	r2, r0
 80075d6:	460b      	mov	r3, r1
 80075d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80075dc:	f7f8 fec4 	bl	8000368 <__aeabi_dsub>
 80075e0:	3630      	adds	r6, #48	; 0x30
 80075e2:	f805 6b01 	strb.w	r6, [r5], #1
 80075e6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80075ea:	e9cd 0100 	strd	r0, r1, [sp]
 80075ee:	f7f9 fae5 	bl	8000bbc <__aeabi_dcmplt>
 80075f2:	2800      	cmp	r0, #0
 80075f4:	d163      	bne.n	80076be <_dtoa_r+0x5de>
 80075f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80075fa:	2000      	movs	r0, #0
 80075fc:	4937      	ldr	r1, [pc, #220]	; (80076dc <_dtoa_r+0x5fc>)
 80075fe:	f7f8 feb3 	bl	8000368 <__aeabi_dsub>
 8007602:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007606:	f7f9 fad9 	bl	8000bbc <__aeabi_dcmplt>
 800760a:	2800      	cmp	r0, #0
 800760c:	f040 80b7 	bne.w	800777e <_dtoa_r+0x69e>
 8007610:	eba5 030b 	sub.w	r3, r5, fp
 8007614:	429f      	cmp	r7, r3
 8007616:	f77f af7c 	ble.w	8007512 <_dtoa_r+0x432>
 800761a:	2200      	movs	r2, #0
 800761c:	4b30      	ldr	r3, [pc, #192]	; (80076e0 <_dtoa_r+0x600>)
 800761e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007622:	f7f9 f859 	bl	80006d8 <__aeabi_dmul>
 8007626:	2200      	movs	r2, #0
 8007628:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800762c:	4b2c      	ldr	r3, [pc, #176]	; (80076e0 <_dtoa_r+0x600>)
 800762e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007632:	f7f9 f851 	bl	80006d8 <__aeabi_dmul>
 8007636:	e9cd 0100 	strd	r0, r1, [sp]
 800763a:	e7c4      	b.n	80075c6 <_dtoa_r+0x4e6>
 800763c:	462a      	mov	r2, r5
 800763e:	4633      	mov	r3, r6
 8007640:	f7f9 f84a 	bl	80006d8 <__aeabi_dmul>
 8007644:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007648:	eb0b 0507 	add.w	r5, fp, r7
 800764c:	465e      	mov	r6, fp
 800764e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007652:	f7f9 faf1 	bl	8000c38 <__aeabi_d2iz>
 8007656:	4607      	mov	r7, r0
 8007658:	f7f8 ffd4 	bl	8000604 <__aeabi_i2d>
 800765c:	3730      	adds	r7, #48	; 0x30
 800765e:	4602      	mov	r2, r0
 8007660:	460b      	mov	r3, r1
 8007662:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007666:	f7f8 fe7f 	bl	8000368 <__aeabi_dsub>
 800766a:	f806 7b01 	strb.w	r7, [r6], #1
 800766e:	42ae      	cmp	r6, r5
 8007670:	e9cd 0100 	strd	r0, r1, [sp]
 8007674:	f04f 0200 	mov.w	r2, #0
 8007678:	d126      	bne.n	80076c8 <_dtoa_r+0x5e8>
 800767a:	4b1c      	ldr	r3, [pc, #112]	; (80076ec <_dtoa_r+0x60c>)
 800767c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007680:	f7f8 fe74 	bl	800036c <__adddf3>
 8007684:	4602      	mov	r2, r0
 8007686:	460b      	mov	r3, r1
 8007688:	e9dd 0100 	ldrd	r0, r1, [sp]
 800768c:	f7f9 fab4 	bl	8000bf8 <__aeabi_dcmpgt>
 8007690:	2800      	cmp	r0, #0
 8007692:	d174      	bne.n	800777e <_dtoa_r+0x69e>
 8007694:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007698:	2000      	movs	r0, #0
 800769a:	4914      	ldr	r1, [pc, #80]	; (80076ec <_dtoa_r+0x60c>)
 800769c:	f7f8 fe64 	bl	8000368 <__aeabi_dsub>
 80076a0:	4602      	mov	r2, r0
 80076a2:	460b      	mov	r3, r1
 80076a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80076a8:	f7f9 fa88 	bl	8000bbc <__aeabi_dcmplt>
 80076ac:	2800      	cmp	r0, #0
 80076ae:	f43f af30 	beq.w	8007512 <_dtoa_r+0x432>
 80076b2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80076b6:	2b30      	cmp	r3, #48	; 0x30
 80076b8:	f105 32ff 	add.w	r2, r5, #4294967295
 80076bc:	d002      	beq.n	80076c4 <_dtoa_r+0x5e4>
 80076be:	f8dd a020 	ldr.w	sl, [sp, #32]
 80076c2:	e04a      	b.n	800775a <_dtoa_r+0x67a>
 80076c4:	4615      	mov	r5, r2
 80076c6:	e7f4      	b.n	80076b2 <_dtoa_r+0x5d2>
 80076c8:	4b05      	ldr	r3, [pc, #20]	; (80076e0 <_dtoa_r+0x600>)
 80076ca:	f7f9 f805 	bl	80006d8 <__aeabi_dmul>
 80076ce:	e9cd 0100 	strd	r0, r1, [sp]
 80076d2:	e7bc      	b.n	800764e <_dtoa_r+0x56e>
 80076d4:	0801bcf0 	.word	0x0801bcf0
 80076d8:	0801bcc8 	.word	0x0801bcc8
 80076dc:	3ff00000 	.word	0x3ff00000
 80076e0:	40240000 	.word	0x40240000
 80076e4:	401c0000 	.word	0x401c0000
 80076e8:	40140000 	.word	0x40140000
 80076ec:	3fe00000 	.word	0x3fe00000
 80076f0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80076f4:	465d      	mov	r5, fp
 80076f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80076fa:	4630      	mov	r0, r6
 80076fc:	4639      	mov	r1, r7
 80076fe:	f7f9 f915 	bl	800092c <__aeabi_ddiv>
 8007702:	f7f9 fa99 	bl	8000c38 <__aeabi_d2iz>
 8007706:	4680      	mov	r8, r0
 8007708:	f7f8 ff7c 	bl	8000604 <__aeabi_i2d>
 800770c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007710:	f7f8 ffe2 	bl	80006d8 <__aeabi_dmul>
 8007714:	4602      	mov	r2, r0
 8007716:	460b      	mov	r3, r1
 8007718:	4630      	mov	r0, r6
 800771a:	4639      	mov	r1, r7
 800771c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007720:	f7f8 fe22 	bl	8000368 <__aeabi_dsub>
 8007724:	f805 6b01 	strb.w	r6, [r5], #1
 8007728:	eba5 060b 	sub.w	r6, r5, fp
 800772c:	45b1      	cmp	r9, r6
 800772e:	4602      	mov	r2, r0
 8007730:	460b      	mov	r3, r1
 8007732:	d139      	bne.n	80077a8 <_dtoa_r+0x6c8>
 8007734:	f7f8 fe1a 	bl	800036c <__adddf3>
 8007738:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800773c:	4606      	mov	r6, r0
 800773e:	460f      	mov	r7, r1
 8007740:	f7f9 fa5a 	bl	8000bf8 <__aeabi_dcmpgt>
 8007744:	b9c8      	cbnz	r0, 800777a <_dtoa_r+0x69a>
 8007746:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800774a:	4630      	mov	r0, r6
 800774c:	4639      	mov	r1, r7
 800774e:	f7f9 fa2b 	bl	8000ba8 <__aeabi_dcmpeq>
 8007752:	b110      	cbz	r0, 800775a <_dtoa_r+0x67a>
 8007754:	f018 0f01 	tst.w	r8, #1
 8007758:	d10f      	bne.n	800777a <_dtoa_r+0x69a>
 800775a:	9904      	ldr	r1, [sp, #16]
 800775c:	4620      	mov	r0, r4
 800775e:	f000 fac1 	bl	8007ce4 <_Bfree>
 8007762:	2300      	movs	r3, #0
 8007764:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007766:	702b      	strb	r3, [r5, #0]
 8007768:	f10a 0301 	add.w	r3, sl, #1
 800776c:	6013      	str	r3, [r2, #0]
 800776e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007770:	2b00      	cmp	r3, #0
 8007772:	f000 8241 	beq.w	8007bf8 <_dtoa_r+0xb18>
 8007776:	601d      	str	r5, [r3, #0]
 8007778:	e23e      	b.n	8007bf8 <_dtoa_r+0xb18>
 800777a:	f8cd a020 	str.w	sl, [sp, #32]
 800777e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007782:	2a39      	cmp	r2, #57	; 0x39
 8007784:	f105 33ff 	add.w	r3, r5, #4294967295
 8007788:	d108      	bne.n	800779c <_dtoa_r+0x6bc>
 800778a:	459b      	cmp	fp, r3
 800778c:	d10a      	bne.n	80077a4 <_dtoa_r+0x6c4>
 800778e:	9b08      	ldr	r3, [sp, #32]
 8007790:	3301      	adds	r3, #1
 8007792:	9308      	str	r3, [sp, #32]
 8007794:	2330      	movs	r3, #48	; 0x30
 8007796:	f88b 3000 	strb.w	r3, [fp]
 800779a:	465b      	mov	r3, fp
 800779c:	781a      	ldrb	r2, [r3, #0]
 800779e:	3201      	adds	r2, #1
 80077a0:	701a      	strb	r2, [r3, #0]
 80077a2:	e78c      	b.n	80076be <_dtoa_r+0x5de>
 80077a4:	461d      	mov	r5, r3
 80077a6:	e7ea      	b.n	800777e <_dtoa_r+0x69e>
 80077a8:	2200      	movs	r2, #0
 80077aa:	4b9b      	ldr	r3, [pc, #620]	; (8007a18 <_dtoa_r+0x938>)
 80077ac:	f7f8 ff94 	bl	80006d8 <__aeabi_dmul>
 80077b0:	2200      	movs	r2, #0
 80077b2:	2300      	movs	r3, #0
 80077b4:	4606      	mov	r6, r0
 80077b6:	460f      	mov	r7, r1
 80077b8:	f7f9 f9f6 	bl	8000ba8 <__aeabi_dcmpeq>
 80077bc:	2800      	cmp	r0, #0
 80077be:	d09a      	beq.n	80076f6 <_dtoa_r+0x616>
 80077c0:	e7cb      	b.n	800775a <_dtoa_r+0x67a>
 80077c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80077c4:	2a00      	cmp	r2, #0
 80077c6:	f000 808b 	beq.w	80078e0 <_dtoa_r+0x800>
 80077ca:	9a06      	ldr	r2, [sp, #24]
 80077cc:	2a01      	cmp	r2, #1
 80077ce:	dc6e      	bgt.n	80078ae <_dtoa_r+0x7ce>
 80077d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80077d2:	2a00      	cmp	r2, #0
 80077d4:	d067      	beq.n	80078a6 <_dtoa_r+0x7c6>
 80077d6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80077da:	9f07      	ldr	r7, [sp, #28]
 80077dc:	9d05      	ldr	r5, [sp, #20]
 80077de:	9a05      	ldr	r2, [sp, #20]
 80077e0:	2101      	movs	r1, #1
 80077e2:	441a      	add	r2, r3
 80077e4:	4620      	mov	r0, r4
 80077e6:	9205      	str	r2, [sp, #20]
 80077e8:	4498      	add	r8, r3
 80077ea:	f000 fb1b 	bl	8007e24 <__i2b>
 80077ee:	4606      	mov	r6, r0
 80077f0:	2d00      	cmp	r5, #0
 80077f2:	dd0c      	ble.n	800780e <_dtoa_r+0x72e>
 80077f4:	f1b8 0f00 	cmp.w	r8, #0
 80077f8:	dd09      	ble.n	800780e <_dtoa_r+0x72e>
 80077fa:	4545      	cmp	r5, r8
 80077fc:	9a05      	ldr	r2, [sp, #20]
 80077fe:	462b      	mov	r3, r5
 8007800:	bfa8      	it	ge
 8007802:	4643      	movge	r3, r8
 8007804:	1ad2      	subs	r2, r2, r3
 8007806:	9205      	str	r2, [sp, #20]
 8007808:	1aed      	subs	r5, r5, r3
 800780a:	eba8 0803 	sub.w	r8, r8, r3
 800780e:	9b07      	ldr	r3, [sp, #28]
 8007810:	b1eb      	cbz	r3, 800784e <_dtoa_r+0x76e>
 8007812:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007814:	2b00      	cmp	r3, #0
 8007816:	d067      	beq.n	80078e8 <_dtoa_r+0x808>
 8007818:	b18f      	cbz	r7, 800783e <_dtoa_r+0x75e>
 800781a:	4631      	mov	r1, r6
 800781c:	463a      	mov	r2, r7
 800781e:	4620      	mov	r0, r4
 8007820:	f000 fba0 	bl	8007f64 <__pow5mult>
 8007824:	9a04      	ldr	r2, [sp, #16]
 8007826:	4601      	mov	r1, r0
 8007828:	4606      	mov	r6, r0
 800782a:	4620      	mov	r0, r4
 800782c:	f000 fb03 	bl	8007e36 <__multiply>
 8007830:	9904      	ldr	r1, [sp, #16]
 8007832:	9008      	str	r0, [sp, #32]
 8007834:	4620      	mov	r0, r4
 8007836:	f000 fa55 	bl	8007ce4 <_Bfree>
 800783a:	9b08      	ldr	r3, [sp, #32]
 800783c:	9304      	str	r3, [sp, #16]
 800783e:	9b07      	ldr	r3, [sp, #28]
 8007840:	1bda      	subs	r2, r3, r7
 8007842:	d004      	beq.n	800784e <_dtoa_r+0x76e>
 8007844:	9904      	ldr	r1, [sp, #16]
 8007846:	4620      	mov	r0, r4
 8007848:	f000 fb8c 	bl	8007f64 <__pow5mult>
 800784c:	9004      	str	r0, [sp, #16]
 800784e:	2101      	movs	r1, #1
 8007850:	4620      	mov	r0, r4
 8007852:	f000 fae7 	bl	8007e24 <__i2b>
 8007856:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007858:	4607      	mov	r7, r0
 800785a:	2b00      	cmp	r3, #0
 800785c:	f000 81d0 	beq.w	8007c00 <_dtoa_r+0xb20>
 8007860:	461a      	mov	r2, r3
 8007862:	4601      	mov	r1, r0
 8007864:	4620      	mov	r0, r4
 8007866:	f000 fb7d 	bl	8007f64 <__pow5mult>
 800786a:	9b06      	ldr	r3, [sp, #24]
 800786c:	2b01      	cmp	r3, #1
 800786e:	4607      	mov	r7, r0
 8007870:	dc40      	bgt.n	80078f4 <_dtoa_r+0x814>
 8007872:	9b00      	ldr	r3, [sp, #0]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d139      	bne.n	80078ec <_dtoa_r+0x80c>
 8007878:	9b01      	ldr	r3, [sp, #4]
 800787a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800787e:	2b00      	cmp	r3, #0
 8007880:	d136      	bne.n	80078f0 <_dtoa_r+0x810>
 8007882:	9b01      	ldr	r3, [sp, #4]
 8007884:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007888:	0d1b      	lsrs	r3, r3, #20
 800788a:	051b      	lsls	r3, r3, #20
 800788c:	b12b      	cbz	r3, 800789a <_dtoa_r+0x7ba>
 800788e:	9b05      	ldr	r3, [sp, #20]
 8007890:	3301      	adds	r3, #1
 8007892:	9305      	str	r3, [sp, #20]
 8007894:	f108 0801 	add.w	r8, r8, #1
 8007898:	2301      	movs	r3, #1
 800789a:	9307      	str	r3, [sp, #28]
 800789c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d12a      	bne.n	80078f8 <_dtoa_r+0x818>
 80078a2:	2001      	movs	r0, #1
 80078a4:	e030      	b.n	8007908 <_dtoa_r+0x828>
 80078a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80078a8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80078ac:	e795      	b.n	80077da <_dtoa_r+0x6fa>
 80078ae:	9b07      	ldr	r3, [sp, #28]
 80078b0:	f109 37ff 	add.w	r7, r9, #4294967295
 80078b4:	42bb      	cmp	r3, r7
 80078b6:	bfbf      	itttt	lt
 80078b8:	9b07      	ldrlt	r3, [sp, #28]
 80078ba:	9707      	strlt	r7, [sp, #28]
 80078bc:	1afa      	sublt	r2, r7, r3
 80078be:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80078c0:	bfbb      	ittet	lt
 80078c2:	189b      	addlt	r3, r3, r2
 80078c4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80078c6:	1bdf      	subge	r7, r3, r7
 80078c8:	2700      	movlt	r7, #0
 80078ca:	f1b9 0f00 	cmp.w	r9, #0
 80078ce:	bfb5      	itete	lt
 80078d0:	9b05      	ldrlt	r3, [sp, #20]
 80078d2:	9d05      	ldrge	r5, [sp, #20]
 80078d4:	eba3 0509 	sublt.w	r5, r3, r9
 80078d8:	464b      	movge	r3, r9
 80078da:	bfb8      	it	lt
 80078dc:	2300      	movlt	r3, #0
 80078de:	e77e      	b.n	80077de <_dtoa_r+0x6fe>
 80078e0:	9f07      	ldr	r7, [sp, #28]
 80078e2:	9d05      	ldr	r5, [sp, #20]
 80078e4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80078e6:	e783      	b.n	80077f0 <_dtoa_r+0x710>
 80078e8:	9a07      	ldr	r2, [sp, #28]
 80078ea:	e7ab      	b.n	8007844 <_dtoa_r+0x764>
 80078ec:	2300      	movs	r3, #0
 80078ee:	e7d4      	b.n	800789a <_dtoa_r+0x7ba>
 80078f0:	9b00      	ldr	r3, [sp, #0]
 80078f2:	e7d2      	b.n	800789a <_dtoa_r+0x7ba>
 80078f4:	2300      	movs	r3, #0
 80078f6:	9307      	str	r3, [sp, #28]
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80078fe:	6918      	ldr	r0, [r3, #16]
 8007900:	f000 fa42 	bl	8007d88 <__hi0bits>
 8007904:	f1c0 0020 	rsb	r0, r0, #32
 8007908:	4440      	add	r0, r8
 800790a:	f010 001f 	ands.w	r0, r0, #31
 800790e:	d047      	beq.n	80079a0 <_dtoa_r+0x8c0>
 8007910:	f1c0 0320 	rsb	r3, r0, #32
 8007914:	2b04      	cmp	r3, #4
 8007916:	dd3b      	ble.n	8007990 <_dtoa_r+0x8b0>
 8007918:	9b05      	ldr	r3, [sp, #20]
 800791a:	f1c0 001c 	rsb	r0, r0, #28
 800791e:	4403      	add	r3, r0
 8007920:	9305      	str	r3, [sp, #20]
 8007922:	4405      	add	r5, r0
 8007924:	4480      	add	r8, r0
 8007926:	9b05      	ldr	r3, [sp, #20]
 8007928:	2b00      	cmp	r3, #0
 800792a:	dd05      	ble.n	8007938 <_dtoa_r+0x858>
 800792c:	461a      	mov	r2, r3
 800792e:	9904      	ldr	r1, [sp, #16]
 8007930:	4620      	mov	r0, r4
 8007932:	f000 fb65 	bl	8008000 <__lshift>
 8007936:	9004      	str	r0, [sp, #16]
 8007938:	f1b8 0f00 	cmp.w	r8, #0
 800793c:	dd05      	ble.n	800794a <_dtoa_r+0x86a>
 800793e:	4639      	mov	r1, r7
 8007940:	4642      	mov	r2, r8
 8007942:	4620      	mov	r0, r4
 8007944:	f000 fb5c 	bl	8008000 <__lshift>
 8007948:	4607      	mov	r7, r0
 800794a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800794c:	b353      	cbz	r3, 80079a4 <_dtoa_r+0x8c4>
 800794e:	4639      	mov	r1, r7
 8007950:	9804      	ldr	r0, [sp, #16]
 8007952:	f000 fba9 	bl	80080a8 <__mcmp>
 8007956:	2800      	cmp	r0, #0
 8007958:	da24      	bge.n	80079a4 <_dtoa_r+0x8c4>
 800795a:	2300      	movs	r3, #0
 800795c:	220a      	movs	r2, #10
 800795e:	9904      	ldr	r1, [sp, #16]
 8007960:	4620      	mov	r0, r4
 8007962:	f000 f9d6 	bl	8007d12 <__multadd>
 8007966:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007968:	9004      	str	r0, [sp, #16]
 800796a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800796e:	2b00      	cmp	r3, #0
 8007970:	f000 814d 	beq.w	8007c0e <_dtoa_r+0xb2e>
 8007974:	2300      	movs	r3, #0
 8007976:	4631      	mov	r1, r6
 8007978:	220a      	movs	r2, #10
 800797a:	4620      	mov	r0, r4
 800797c:	f000 f9c9 	bl	8007d12 <__multadd>
 8007980:	9b02      	ldr	r3, [sp, #8]
 8007982:	2b00      	cmp	r3, #0
 8007984:	4606      	mov	r6, r0
 8007986:	dc4f      	bgt.n	8007a28 <_dtoa_r+0x948>
 8007988:	9b06      	ldr	r3, [sp, #24]
 800798a:	2b02      	cmp	r3, #2
 800798c:	dd4c      	ble.n	8007a28 <_dtoa_r+0x948>
 800798e:	e011      	b.n	80079b4 <_dtoa_r+0x8d4>
 8007990:	d0c9      	beq.n	8007926 <_dtoa_r+0x846>
 8007992:	9a05      	ldr	r2, [sp, #20]
 8007994:	331c      	adds	r3, #28
 8007996:	441a      	add	r2, r3
 8007998:	9205      	str	r2, [sp, #20]
 800799a:	441d      	add	r5, r3
 800799c:	4498      	add	r8, r3
 800799e:	e7c2      	b.n	8007926 <_dtoa_r+0x846>
 80079a0:	4603      	mov	r3, r0
 80079a2:	e7f6      	b.n	8007992 <_dtoa_r+0x8b2>
 80079a4:	f1b9 0f00 	cmp.w	r9, #0
 80079a8:	dc38      	bgt.n	8007a1c <_dtoa_r+0x93c>
 80079aa:	9b06      	ldr	r3, [sp, #24]
 80079ac:	2b02      	cmp	r3, #2
 80079ae:	dd35      	ble.n	8007a1c <_dtoa_r+0x93c>
 80079b0:	f8cd 9008 	str.w	r9, [sp, #8]
 80079b4:	9b02      	ldr	r3, [sp, #8]
 80079b6:	b963      	cbnz	r3, 80079d2 <_dtoa_r+0x8f2>
 80079b8:	4639      	mov	r1, r7
 80079ba:	2205      	movs	r2, #5
 80079bc:	4620      	mov	r0, r4
 80079be:	f000 f9a8 	bl	8007d12 <__multadd>
 80079c2:	4601      	mov	r1, r0
 80079c4:	4607      	mov	r7, r0
 80079c6:	9804      	ldr	r0, [sp, #16]
 80079c8:	f000 fb6e 	bl	80080a8 <__mcmp>
 80079cc:	2800      	cmp	r0, #0
 80079ce:	f73f adcc 	bgt.w	800756a <_dtoa_r+0x48a>
 80079d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079d4:	465d      	mov	r5, fp
 80079d6:	ea6f 0a03 	mvn.w	sl, r3
 80079da:	f04f 0900 	mov.w	r9, #0
 80079de:	4639      	mov	r1, r7
 80079e0:	4620      	mov	r0, r4
 80079e2:	f000 f97f 	bl	8007ce4 <_Bfree>
 80079e6:	2e00      	cmp	r6, #0
 80079e8:	f43f aeb7 	beq.w	800775a <_dtoa_r+0x67a>
 80079ec:	f1b9 0f00 	cmp.w	r9, #0
 80079f0:	d005      	beq.n	80079fe <_dtoa_r+0x91e>
 80079f2:	45b1      	cmp	r9, r6
 80079f4:	d003      	beq.n	80079fe <_dtoa_r+0x91e>
 80079f6:	4649      	mov	r1, r9
 80079f8:	4620      	mov	r0, r4
 80079fa:	f000 f973 	bl	8007ce4 <_Bfree>
 80079fe:	4631      	mov	r1, r6
 8007a00:	4620      	mov	r0, r4
 8007a02:	f000 f96f 	bl	8007ce4 <_Bfree>
 8007a06:	e6a8      	b.n	800775a <_dtoa_r+0x67a>
 8007a08:	2700      	movs	r7, #0
 8007a0a:	463e      	mov	r6, r7
 8007a0c:	e7e1      	b.n	80079d2 <_dtoa_r+0x8f2>
 8007a0e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007a12:	463e      	mov	r6, r7
 8007a14:	e5a9      	b.n	800756a <_dtoa_r+0x48a>
 8007a16:	bf00      	nop
 8007a18:	40240000 	.word	0x40240000
 8007a1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a1e:	f8cd 9008 	str.w	r9, [sp, #8]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	f000 80fa 	beq.w	8007c1c <_dtoa_r+0xb3c>
 8007a28:	2d00      	cmp	r5, #0
 8007a2a:	dd05      	ble.n	8007a38 <_dtoa_r+0x958>
 8007a2c:	4631      	mov	r1, r6
 8007a2e:	462a      	mov	r2, r5
 8007a30:	4620      	mov	r0, r4
 8007a32:	f000 fae5 	bl	8008000 <__lshift>
 8007a36:	4606      	mov	r6, r0
 8007a38:	9b07      	ldr	r3, [sp, #28]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d04c      	beq.n	8007ad8 <_dtoa_r+0x9f8>
 8007a3e:	6871      	ldr	r1, [r6, #4]
 8007a40:	4620      	mov	r0, r4
 8007a42:	f000 f91b 	bl	8007c7c <_Balloc>
 8007a46:	6932      	ldr	r2, [r6, #16]
 8007a48:	3202      	adds	r2, #2
 8007a4a:	4605      	mov	r5, r0
 8007a4c:	0092      	lsls	r2, r2, #2
 8007a4e:	f106 010c 	add.w	r1, r6, #12
 8007a52:	300c      	adds	r0, #12
 8007a54:	f7fe fe0c 	bl	8006670 <memcpy>
 8007a58:	2201      	movs	r2, #1
 8007a5a:	4629      	mov	r1, r5
 8007a5c:	4620      	mov	r0, r4
 8007a5e:	f000 facf 	bl	8008000 <__lshift>
 8007a62:	9b00      	ldr	r3, [sp, #0]
 8007a64:	f8cd b014 	str.w	fp, [sp, #20]
 8007a68:	f003 0301 	and.w	r3, r3, #1
 8007a6c:	46b1      	mov	r9, r6
 8007a6e:	9307      	str	r3, [sp, #28]
 8007a70:	4606      	mov	r6, r0
 8007a72:	4639      	mov	r1, r7
 8007a74:	9804      	ldr	r0, [sp, #16]
 8007a76:	f7ff faa5 	bl	8006fc4 <quorem>
 8007a7a:	4649      	mov	r1, r9
 8007a7c:	4605      	mov	r5, r0
 8007a7e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007a82:	9804      	ldr	r0, [sp, #16]
 8007a84:	f000 fb10 	bl	80080a8 <__mcmp>
 8007a88:	4632      	mov	r2, r6
 8007a8a:	9000      	str	r0, [sp, #0]
 8007a8c:	4639      	mov	r1, r7
 8007a8e:	4620      	mov	r0, r4
 8007a90:	f000 fb24 	bl	80080dc <__mdiff>
 8007a94:	68c3      	ldr	r3, [r0, #12]
 8007a96:	4602      	mov	r2, r0
 8007a98:	bb03      	cbnz	r3, 8007adc <_dtoa_r+0x9fc>
 8007a9a:	4601      	mov	r1, r0
 8007a9c:	9008      	str	r0, [sp, #32]
 8007a9e:	9804      	ldr	r0, [sp, #16]
 8007aa0:	f000 fb02 	bl	80080a8 <__mcmp>
 8007aa4:	9a08      	ldr	r2, [sp, #32]
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	4611      	mov	r1, r2
 8007aaa:	4620      	mov	r0, r4
 8007aac:	9308      	str	r3, [sp, #32]
 8007aae:	f000 f919 	bl	8007ce4 <_Bfree>
 8007ab2:	9b08      	ldr	r3, [sp, #32]
 8007ab4:	b9a3      	cbnz	r3, 8007ae0 <_dtoa_r+0xa00>
 8007ab6:	9a06      	ldr	r2, [sp, #24]
 8007ab8:	b992      	cbnz	r2, 8007ae0 <_dtoa_r+0xa00>
 8007aba:	9a07      	ldr	r2, [sp, #28]
 8007abc:	b982      	cbnz	r2, 8007ae0 <_dtoa_r+0xa00>
 8007abe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007ac2:	d029      	beq.n	8007b18 <_dtoa_r+0xa38>
 8007ac4:	9b00      	ldr	r3, [sp, #0]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	dd01      	ble.n	8007ace <_dtoa_r+0x9ee>
 8007aca:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8007ace:	9b05      	ldr	r3, [sp, #20]
 8007ad0:	1c5d      	adds	r5, r3, #1
 8007ad2:	f883 8000 	strb.w	r8, [r3]
 8007ad6:	e782      	b.n	80079de <_dtoa_r+0x8fe>
 8007ad8:	4630      	mov	r0, r6
 8007ada:	e7c2      	b.n	8007a62 <_dtoa_r+0x982>
 8007adc:	2301      	movs	r3, #1
 8007ade:	e7e3      	b.n	8007aa8 <_dtoa_r+0x9c8>
 8007ae0:	9a00      	ldr	r2, [sp, #0]
 8007ae2:	2a00      	cmp	r2, #0
 8007ae4:	db04      	blt.n	8007af0 <_dtoa_r+0xa10>
 8007ae6:	d125      	bne.n	8007b34 <_dtoa_r+0xa54>
 8007ae8:	9a06      	ldr	r2, [sp, #24]
 8007aea:	bb1a      	cbnz	r2, 8007b34 <_dtoa_r+0xa54>
 8007aec:	9a07      	ldr	r2, [sp, #28]
 8007aee:	bb0a      	cbnz	r2, 8007b34 <_dtoa_r+0xa54>
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	ddec      	ble.n	8007ace <_dtoa_r+0x9ee>
 8007af4:	2201      	movs	r2, #1
 8007af6:	9904      	ldr	r1, [sp, #16]
 8007af8:	4620      	mov	r0, r4
 8007afa:	f000 fa81 	bl	8008000 <__lshift>
 8007afe:	4639      	mov	r1, r7
 8007b00:	9004      	str	r0, [sp, #16]
 8007b02:	f000 fad1 	bl	80080a8 <__mcmp>
 8007b06:	2800      	cmp	r0, #0
 8007b08:	dc03      	bgt.n	8007b12 <_dtoa_r+0xa32>
 8007b0a:	d1e0      	bne.n	8007ace <_dtoa_r+0x9ee>
 8007b0c:	f018 0f01 	tst.w	r8, #1
 8007b10:	d0dd      	beq.n	8007ace <_dtoa_r+0x9ee>
 8007b12:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007b16:	d1d8      	bne.n	8007aca <_dtoa_r+0x9ea>
 8007b18:	9b05      	ldr	r3, [sp, #20]
 8007b1a:	9a05      	ldr	r2, [sp, #20]
 8007b1c:	1c5d      	adds	r5, r3, #1
 8007b1e:	2339      	movs	r3, #57	; 0x39
 8007b20:	7013      	strb	r3, [r2, #0]
 8007b22:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007b26:	2b39      	cmp	r3, #57	; 0x39
 8007b28:	f105 32ff 	add.w	r2, r5, #4294967295
 8007b2c:	d04f      	beq.n	8007bce <_dtoa_r+0xaee>
 8007b2e:	3301      	adds	r3, #1
 8007b30:	7013      	strb	r3, [r2, #0]
 8007b32:	e754      	b.n	80079de <_dtoa_r+0x8fe>
 8007b34:	9a05      	ldr	r2, [sp, #20]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	f102 0501 	add.w	r5, r2, #1
 8007b3c:	dd06      	ble.n	8007b4c <_dtoa_r+0xa6c>
 8007b3e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007b42:	d0e9      	beq.n	8007b18 <_dtoa_r+0xa38>
 8007b44:	f108 0801 	add.w	r8, r8, #1
 8007b48:	9b05      	ldr	r3, [sp, #20]
 8007b4a:	e7c2      	b.n	8007ad2 <_dtoa_r+0x9f2>
 8007b4c:	9a02      	ldr	r2, [sp, #8]
 8007b4e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8007b52:	eba5 030b 	sub.w	r3, r5, fp
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d021      	beq.n	8007b9e <_dtoa_r+0xabe>
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	220a      	movs	r2, #10
 8007b5e:	9904      	ldr	r1, [sp, #16]
 8007b60:	4620      	mov	r0, r4
 8007b62:	f000 f8d6 	bl	8007d12 <__multadd>
 8007b66:	45b1      	cmp	r9, r6
 8007b68:	9004      	str	r0, [sp, #16]
 8007b6a:	f04f 0300 	mov.w	r3, #0
 8007b6e:	f04f 020a 	mov.w	r2, #10
 8007b72:	4649      	mov	r1, r9
 8007b74:	4620      	mov	r0, r4
 8007b76:	d105      	bne.n	8007b84 <_dtoa_r+0xaa4>
 8007b78:	f000 f8cb 	bl	8007d12 <__multadd>
 8007b7c:	4681      	mov	r9, r0
 8007b7e:	4606      	mov	r6, r0
 8007b80:	9505      	str	r5, [sp, #20]
 8007b82:	e776      	b.n	8007a72 <_dtoa_r+0x992>
 8007b84:	f000 f8c5 	bl	8007d12 <__multadd>
 8007b88:	4631      	mov	r1, r6
 8007b8a:	4681      	mov	r9, r0
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	220a      	movs	r2, #10
 8007b90:	4620      	mov	r0, r4
 8007b92:	f000 f8be 	bl	8007d12 <__multadd>
 8007b96:	4606      	mov	r6, r0
 8007b98:	e7f2      	b.n	8007b80 <_dtoa_r+0xaa0>
 8007b9a:	f04f 0900 	mov.w	r9, #0
 8007b9e:	2201      	movs	r2, #1
 8007ba0:	9904      	ldr	r1, [sp, #16]
 8007ba2:	4620      	mov	r0, r4
 8007ba4:	f000 fa2c 	bl	8008000 <__lshift>
 8007ba8:	4639      	mov	r1, r7
 8007baa:	9004      	str	r0, [sp, #16]
 8007bac:	f000 fa7c 	bl	80080a8 <__mcmp>
 8007bb0:	2800      	cmp	r0, #0
 8007bb2:	dcb6      	bgt.n	8007b22 <_dtoa_r+0xa42>
 8007bb4:	d102      	bne.n	8007bbc <_dtoa_r+0xadc>
 8007bb6:	f018 0f01 	tst.w	r8, #1
 8007bba:	d1b2      	bne.n	8007b22 <_dtoa_r+0xa42>
 8007bbc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007bc0:	2b30      	cmp	r3, #48	; 0x30
 8007bc2:	f105 32ff 	add.w	r2, r5, #4294967295
 8007bc6:	f47f af0a 	bne.w	80079de <_dtoa_r+0x8fe>
 8007bca:	4615      	mov	r5, r2
 8007bcc:	e7f6      	b.n	8007bbc <_dtoa_r+0xadc>
 8007bce:	4593      	cmp	fp, r2
 8007bd0:	d105      	bne.n	8007bde <_dtoa_r+0xafe>
 8007bd2:	2331      	movs	r3, #49	; 0x31
 8007bd4:	f10a 0a01 	add.w	sl, sl, #1
 8007bd8:	f88b 3000 	strb.w	r3, [fp]
 8007bdc:	e6ff      	b.n	80079de <_dtoa_r+0x8fe>
 8007bde:	4615      	mov	r5, r2
 8007be0:	e79f      	b.n	8007b22 <_dtoa_r+0xa42>
 8007be2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8007c48 <_dtoa_r+0xb68>
 8007be6:	e007      	b.n	8007bf8 <_dtoa_r+0xb18>
 8007be8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007bea:	f8df b060 	ldr.w	fp, [pc, #96]	; 8007c4c <_dtoa_r+0xb6c>
 8007bee:	b11b      	cbz	r3, 8007bf8 <_dtoa_r+0xb18>
 8007bf0:	f10b 0308 	add.w	r3, fp, #8
 8007bf4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007bf6:	6013      	str	r3, [r2, #0]
 8007bf8:	4658      	mov	r0, fp
 8007bfa:	b017      	add	sp, #92	; 0x5c
 8007bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c00:	9b06      	ldr	r3, [sp, #24]
 8007c02:	2b01      	cmp	r3, #1
 8007c04:	f77f ae35 	ble.w	8007872 <_dtoa_r+0x792>
 8007c08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c0a:	9307      	str	r3, [sp, #28]
 8007c0c:	e649      	b.n	80078a2 <_dtoa_r+0x7c2>
 8007c0e:	9b02      	ldr	r3, [sp, #8]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	dc03      	bgt.n	8007c1c <_dtoa_r+0xb3c>
 8007c14:	9b06      	ldr	r3, [sp, #24]
 8007c16:	2b02      	cmp	r3, #2
 8007c18:	f73f aecc 	bgt.w	80079b4 <_dtoa_r+0x8d4>
 8007c1c:	465d      	mov	r5, fp
 8007c1e:	4639      	mov	r1, r7
 8007c20:	9804      	ldr	r0, [sp, #16]
 8007c22:	f7ff f9cf 	bl	8006fc4 <quorem>
 8007c26:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007c2a:	f805 8b01 	strb.w	r8, [r5], #1
 8007c2e:	9a02      	ldr	r2, [sp, #8]
 8007c30:	eba5 030b 	sub.w	r3, r5, fp
 8007c34:	429a      	cmp	r2, r3
 8007c36:	ddb0      	ble.n	8007b9a <_dtoa_r+0xaba>
 8007c38:	2300      	movs	r3, #0
 8007c3a:	220a      	movs	r2, #10
 8007c3c:	9904      	ldr	r1, [sp, #16]
 8007c3e:	4620      	mov	r0, r4
 8007c40:	f000 f867 	bl	8007d12 <__multadd>
 8007c44:	9004      	str	r0, [sp, #16]
 8007c46:	e7ea      	b.n	8007c1e <_dtoa_r+0xb3e>
 8007c48:	0801bc90 	.word	0x0801bc90
 8007c4c:	0801bcb4 	.word	0x0801bcb4

08007c50 <_localeconv_r>:
 8007c50:	4b04      	ldr	r3, [pc, #16]	; (8007c64 <_localeconv_r+0x14>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	6a18      	ldr	r0, [r3, #32]
 8007c56:	4b04      	ldr	r3, [pc, #16]	; (8007c68 <_localeconv_r+0x18>)
 8007c58:	2800      	cmp	r0, #0
 8007c5a:	bf08      	it	eq
 8007c5c:	4618      	moveq	r0, r3
 8007c5e:	30f0      	adds	r0, #240	; 0xf0
 8007c60:	4770      	bx	lr
 8007c62:	bf00      	nop
 8007c64:	200003d4 	.word	0x200003d4
 8007c68:	20000438 	.word	0x20000438

08007c6c <malloc>:
 8007c6c:	4b02      	ldr	r3, [pc, #8]	; (8007c78 <malloc+0xc>)
 8007c6e:	4601      	mov	r1, r0
 8007c70:	6818      	ldr	r0, [r3, #0]
 8007c72:	f000 bb3b 	b.w	80082ec <_malloc_r>
 8007c76:	bf00      	nop
 8007c78:	200003d4 	.word	0x200003d4

08007c7c <_Balloc>:
 8007c7c:	b570      	push	{r4, r5, r6, lr}
 8007c7e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007c80:	4604      	mov	r4, r0
 8007c82:	460e      	mov	r6, r1
 8007c84:	b93d      	cbnz	r5, 8007c96 <_Balloc+0x1a>
 8007c86:	2010      	movs	r0, #16
 8007c88:	f7ff fff0 	bl	8007c6c <malloc>
 8007c8c:	6260      	str	r0, [r4, #36]	; 0x24
 8007c8e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007c92:	6005      	str	r5, [r0, #0]
 8007c94:	60c5      	str	r5, [r0, #12]
 8007c96:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007c98:	68eb      	ldr	r3, [r5, #12]
 8007c9a:	b183      	cbz	r3, 8007cbe <_Balloc+0x42>
 8007c9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c9e:	68db      	ldr	r3, [r3, #12]
 8007ca0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007ca4:	b9b8      	cbnz	r0, 8007cd6 <_Balloc+0x5a>
 8007ca6:	2101      	movs	r1, #1
 8007ca8:	fa01 f506 	lsl.w	r5, r1, r6
 8007cac:	1d6a      	adds	r2, r5, #5
 8007cae:	0092      	lsls	r2, r2, #2
 8007cb0:	4620      	mov	r0, r4
 8007cb2:	f000 fabf 	bl	8008234 <_calloc_r>
 8007cb6:	b160      	cbz	r0, 8007cd2 <_Balloc+0x56>
 8007cb8:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8007cbc:	e00e      	b.n	8007cdc <_Balloc+0x60>
 8007cbe:	2221      	movs	r2, #33	; 0x21
 8007cc0:	2104      	movs	r1, #4
 8007cc2:	4620      	mov	r0, r4
 8007cc4:	f000 fab6 	bl	8008234 <_calloc_r>
 8007cc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007cca:	60e8      	str	r0, [r5, #12]
 8007ccc:	68db      	ldr	r3, [r3, #12]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d1e4      	bne.n	8007c9c <_Balloc+0x20>
 8007cd2:	2000      	movs	r0, #0
 8007cd4:	bd70      	pop	{r4, r5, r6, pc}
 8007cd6:	6802      	ldr	r2, [r0, #0]
 8007cd8:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007cdc:	2300      	movs	r3, #0
 8007cde:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ce2:	e7f7      	b.n	8007cd4 <_Balloc+0x58>

08007ce4 <_Bfree>:
 8007ce4:	b570      	push	{r4, r5, r6, lr}
 8007ce6:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007ce8:	4606      	mov	r6, r0
 8007cea:	460d      	mov	r5, r1
 8007cec:	b93c      	cbnz	r4, 8007cfe <_Bfree+0x1a>
 8007cee:	2010      	movs	r0, #16
 8007cf0:	f7ff ffbc 	bl	8007c6c <malloc>
 8007cf4:	6270      	str	r0, [r6, #36]	; 0x24
 8007cf6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007cfa:	6004      	str	r4, [r0, #0]
 8007cfc:	60c4      	str	r4, [r0, #12]
 8007cfe:	b13d      	cbz	r5, 8007d10 <_Bfree+0x2c>
 8007d00:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007d02:	686a      	ldr	r2, [r5, #4]
 8007d04:	68db      	ldr	r3, [r3, #12]
 8007d06:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d0a:	6029      	str	r1, [r5, #0]
 8007d0c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007d10:	bd70      	pop	{r4, r5, r6, pc}

08007d12 <__multadd>:
 8007d12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d16:	690d      	ldr	r5, [r1, #16]
 8007d18:	461f      	mov	r7, r3
 8007d1a:	4606      	mov	r6, r0
 8007d1c:	460c      	mov	r4, r1
 8007d1e:	f101 0c14 	add.w	ip, r1, #20
 8007d22:	2300      	movs	r3, #0
 8007d24:	f8dc 0000 	ldr.w	r0, [ip]
 8007d28:	b281      	uxth	r1, r0
 8007d2a:	fb02 7101 	mla	r1, r2, r1, r7
 8007d2e:	0c0f      	lsrs	r7, r1, #16
 8007d30:	0c00      	lsrs	r0, r0, #16
 8007d32:	fb02 7000 	mla	r0, r2, r0, r7
 8007d36:	b289      	uxth	r1, r1
 8007d38:	3301      	adds	r3, #1
 8007d3a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007d3e:	429d      	cmp	r5, r3
 8007d40:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007d44:	f84c 1b04 	str.w	r1, [ip], #4
 8007d48:	dcec      	bgt.n	8007d24 <__multadd+0x12>
 8007d4a:	b1d7      	cbz	r7, 8007d82 <__multadd+0x70>
 8007d4c:	68a3      	ldr	r3, [r4, #8]
 8007d4e:	42ab      	cmp	r3, r5
 8007d50:	dc12      	bgt.n	8007d78 <__multadd+0x66>
 8007d52:	6861      	ldr	r1, [r4, #4]
 8007d54:	4630      	mov	r0, r6
 8007d56:	3101      	adds	r1, #1
 8007d58:	f7ff ff90 	bl	8007c7c <_Balloc>
 8007d5c:	6922      	ldr	r2, [r4, #16]
 8007d5e:	3202      	adds	r2, #2
 8007d60:	f104 010c 	add.w	r1, r4, #12
 8007d64:	4680      	mov	r8, r0
 8007d66:	0092      	lsls	r2, r2, #2
 8007d68:	300c      	adds	r0, #12
 8007d6a:	f7fe fc81 	bl	8006670 <memcpy>
 8007d6e:	4621      	mov	r1, r4
 8007d70:	4630      	mov	r0, r6
 8007d72:	f7ff ffb7 	bl	8007ce4 <_Bfree>
 8007d76:	4644      	mov	r4, r8
 8007d78:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007d7c:	3501      	adds	r5, #1
 8007d7e:	615f      	str	r7, [r3, #20]
 8007d80:	6125      	str	r5, [r4, #16]
 8007d82:	4620      	mov	r0, r4
 8007d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007d88 <__hi0bits>:
 8007d88:	0c02      	lsrs	r2, r0, #16
 8007d8a:	0412      	lsls	r2, r2, #16
 8007d8c:	4603      	mov	r3, r0
 8007d8e:	b9b2      	cbnz	r2, 8007dbe <__hi0bits+0x36>
 8007d90:	0403      	lsls	r3, r0, #16
 8007d92:	2010      	movs	r0, #16
 8007d94:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007d98:	bf04      	itt	eq
 8007d9a:	021b      	lsleq	r3, r3, #8
 8007d9c:	3008      	addeq	r0, #8
 8007d9e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007da2:	bf04      	itt	eq
 8007da4:	011b      	lsleq	r3, r3, #4
 8007da6:	3004      	addeq	r0, #4
 8007da8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007dac:	bf04      	itt	eq
 8007dae:	009b      	lsleq	r3, r3, #2
 8007db0:	3002      	addeq	r0, #2
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	db06      	blt.n	8007dc4 <__hi0bits+0x3c>
 8007db6:	005b      	lsls	r3, r3, #1
 8007db8:	d503      	bpl.n	8007dc2 <__hi0bits+0x3a>
 8007dba:	3001      	adds	r0, #1
 8007dbc:	4770      	bx	lr
 8007dbe:	2000      	movs	r0, #0
 8007dc0:	e7e8      	b.n	8007d94 <__hi0bits+0xc>
 8007dc2:	2020      	movs	r0, #32
 8007dc4:	4770      	bx	lr

08007dc6 <__lo0bits>:
 8007dc6:	6803      	ldr	r3, [r0, #0]
 8007dc8:	f013 0207 	ands.w	r2, r3, #7
 8007dcc:	4601      	mov	r1, r0
 8007dce:	d00b      	beq.n	8007de8 <__lo0bits+0x22>
 8007dd0:	07da      	lsls	r2, r3, #31
 8007dd2:	d423      	bmi.n	8007e1c <__lo0bits+0x56>
 8007dd4:	0798      	lsls	r0, r3, #30
 8007dd6:	bf49      	itett	mi
 8007dd8:	085b      	lsrmi	r3, r3, #1
 8007dda:	089b      	lsrpl	r3, r3, #2
 8007ddc:	2001      	movmi	r0, #1
 8007dde:	600b      	strmi	r3, [r1, #0]
 8007de0:	bf5c      	itt	pl
 8007de2:	600b      	strpl	r3, [r1, #0]
 8007de4:	2002      	movpl	r0, #2
 8007de6:	4770      	bx	lr
 8007de8:	b298      	uxth	r0, r3
 8007dea:	b9a8      	cbnz	r0, 8007e18 <__lo0bits+0x52>
 8007dec:	0c1b      	lsrs	r3, r3, #16
 8007dee:	2010      	movs	r0, #16
 8007df0:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007df4:	bf04      	itt	eq
 8007df6:	0a1b      	lsreq	r3, r3, #8
 8007df8:	3008      	addeq	r0, #8
 8007dfa:	071a      	lsls	r2, r3, #28
 8007dfc:	bf04      	itt	eq
 8007dfe:	091b      	lsreq	r3, r3, #4
 8007e00:	3004      	addeq	r0, #4
 8007e02:	079a      	lsls	r2, r3, #30
 8007e04:	bf04      	itt	eq
 8007e06:	089b      	lsreq	r3, r3, #2
 8007e08:	3002      	addeq	r0, #2
 8007e0a:	07da      	lsls	r2, r3, #31
 8007e0c:	d402      	bmi.n	8007e14 <__lo0bits+0x4e>
 8007e0e:	085b      	lsrs	r3, r3, #1
 8007e10:	d006      	beq.n	8007e20 <__lo0bits+0x5a>
 8007e12:	3001      	adds	r0, #1
 8007e14:	600b      	str	r3, [r1, #0]
 8007e16:	4770      	bx	lr
 8007e18:	4610      	mov	r0, r2
 8007e1a:	e7e9      	b.n	8007df0 <__lo0bits+0x2a>
 8007e1c:	2000      	movs	r0, #0
 8007e1e:	4770      	bx	lr
 8007e20:	2020      	movs	r0, #32
 8007e22:	4770      	bx	lr

08007e24 <__i2b>:
 8007e24:	b510      	push	{r4, lr}
 8007e26:	460c      	mov	r4, r1
 8007e28:	2101      	movs	r1, #1
 8007e2a:	f7ff ff27 	bl	8007c7c <_Balloc>
 8007e2e:	2201      	movs	r2, #1
 8007e30:	6144      	str	r4, [r0, #20]
 8007e32:	6102      	str	r2, [r0, #16]
 8007e34:	bd10      	pop	{r4, pc}

08007e36 <__multiply>:
 8007e36:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e3a:	4614      	mov	r4, r2
 8007e3c:	690a      	ldr	r2, [r1, #16]
 8007e3e:	6923      	ldr	r3, [r4, #16]
 8007e40:	429a      	cmp	r2, r3
 8007e42:	bfb8      	it	lt
 8007e44:	460b      	movlt	r3, r1
 8007e46:	4688      	mov	r8, r1
 8007e48:	bfbc      	itt	lt
 8007e4a:	46a0      	movlt	r8, r4
 8007e4c:	461c      	movlt	r4, r3
 8007e4e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007e52:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007e56:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007e5a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007e5e:	eb07 0609 	add.w	r6, r7, r9
 8007e62:	42b3      	cmp	r3, r6
 8007e64:	bfb8      	it	lt
 8007e66:	3101      	addlt	r1, #1
 8007e68:	f7ff ff08 	bl	8007c7c <_Balloc>
 8007e6c:	f100 0514 	add.w	r5, r0, #20
 8007e70:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007e74:	462b      	mov	r3, r5
 8007e76:	2200      	movs	r2, #0
 8007e78:	4573      	cmp	r3, lr
 8007e7a:	d316      	bcc.n	8007eaa <__multiply+0x74>
 8007e7c:	f104 0214 	add.w	r2, r4, #20
 8007e80:	f108 0114 	add.w	r1, r8, #20
 8007e84:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007e88:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007e8c:	9300      	str	r3, [sp, #0]
 8007e8e:	9b00      	ldr	r3, [sp, #0]
 8007e90:	9201      	str	r2, [sp, #4]
 8007e92:	4293      	cmp	r3, r2
 8007e94:	d80c      	bhi.n	8007eb0 <__multiply+0x7a>
 8007e96:	2e00      	cmp	r6, #0
 8007e98:	dd03      	ble.n	8007ea2 <__multiply+0x6c>
 8007e9a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d05d      	beq.n	8007f5e <__multiply+0x128>
 8007ea2:	6106      	str	r6, [r0, #16]
 8007ea4:	b003      	add	sp, #12
 8007ea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007eaa:	f843 2b04 	str.w	r2, [r3], #4
 8007eae:	e7e3      	b.n	8007e78 <__multiply+0x42>
 8007eb0:	f8b2 b000 	ldrh.w	fp, [r2]
 8007eb4:	f1bb 0f00 	cmp.w	fp, #0
 8007eb8:	d023      	beq.n	8007f02 <__multiply+0xcc>
 8007eba:	4689      	mov	r9, r1
 8007ebc:	46ac      	mov	ip, r5
 8007ebe:	f04f 0800 	mov.w	r8, #0
 8007ec2:	f859 4b04 	ldr.w	r4, [r9], #4
 8007ec6:	f8dc a000 	ldr.w	sl, [ip]
 8007eca:	b2a3      	uxth	r3, r4
 8007ecc:	fa1f fa8a 	uxth.w	sl, sl
 8007ed0:	fb0b a303 	mla	r3, fp, r3, sl
 8007ed4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007ed8:	f8dc 4000 	ldr.w	r4, [ip]
 8007edc:	4443      	add	r3, r8
 8007ede:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007ee2:	fb0b 840a 	mla	r4, fp, sl, r8
 8007ee6:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007eea:	46e2      	mov	sl, ip
 8007eec:	b29b      	uxth	r3, r3
 8007eee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007ef2:	454f      	cmp	r7, r9
 8007ef4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007ef8:	f84a 3b04 	str.w	r3, [sl], #4
 8007efc:	d82b      	bhi.n	8007f56 <__multiply+0x120>
 8007efe:	f8cc 8004 	str.w	r8, [ip, #4]
 8007f02:	9b01      	ldr	r3, [sp, #4]
 8007f04:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007f08:	3204      	adds	r2, #4
 8007f0a:	f1ba 0f00 	cmp.w	sl, #0
 8007f0e:	d020      	beq.n	8007f52 <__multiply+0x11c>
 8007f10:	682b      	ldr	r3, [r5, #0]
 8007f12:	4689      	mov	r9, r1
 8007f14:	46a8      	mov	r8, r5
 8007f16:	f04f 0b00 	mov.w	fp, #0
 8007f1a:	f8b9 c000 	ldrh.w	ip, [r9]
 8007f1e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007f22:	fb0a 440c 	mla	r4, sl, ip, r4
 8007f26:	445c      	add	r4, fp
 8007f28:	46c4      	mov	ip, r8
 8007f2a:	b29b      	uxth	r3, r3
 8007f2c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007f30:	f84c 3b04 	str.w	r3, [ip], #4
 8007f34:	f859 3b04 	ldr.w	r3, [r9], #4
 8007f38:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007f3c:	0c1b      	lsrs	r3, r3, #16
 8007f3e:	fb0a b303 	mla	r3, sl, r3, fp
 8007f42:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007f46:	454f      	cmp	r7, r9
 8007f48:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007f4c:	d805      	bhi.n	8007f5a <__multiply+0x124>
 8007f4e:	f8c8 3004 	str.w	r3, [r8, #4]
 8007f52:	3504      	adds	r5, #4
 8007f54:	e79b      	b.n	8007e8e <__multiply+0x58>
 8007f56:	46d4      	mov	ip, sl
 8007f58:	e7b3      	b.n	8007ec2 <__multiply+0x8c>
 8007f5a:	46e0      	mov	r8, ip
 8007f5c:	e7dd      	b.n	8007f1a <__multiply+0xe4>
 8007f5e:	3e01      	subs	r6, #1
 8007f60:	e799      	b.n	8007e96 <__multiply+0x60>
	...

08007f64 <__pow5mult>:
 8007f64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f68:	4615      	mov	r5, r2
 8007f6a:	f012 0203 	ands.w	r2, r2, #3
 8007f6e:	4606      	mov	r6, r0
 8007f70:	460f      	mov	r7, r1
 8007f72:	d007      	beq.n	8007f84 <__pow5mult+0x20>
 8007f74:	3a01      	subs	r2, #1
 8007f76:	4c21      	ldr	r4, [pc, #132]	; (8007ffc <__pow5mult+0x98>)
 8007f78:	2300      	movs	r3, #0
 8007f7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007f7e:	f7ff fec8 	bl	8007d12 <__multadd>
 8007f82:	4607      	mov	r7, r0
 8007f84:	10ad      	asrs	r5, r5, #2
 8007f86:	d035      	beq.n	8007ff4 <__pow5mult+0x90>
 8007f88:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007f8a:	b93c      	cbnz	r4, 8007f9c <__pow5mult+0x38>
 8007f8c:	2010      	movs	r0, #16
 8007f8e:	f7ff fe6d 	bl	8007c6c <malloc>
 8007f92:	6270      	str	r0, [r6, #36]	; 0x24
 8007f94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007f98:	6004      	str	r4, [r0, #0]
 8007f9a:	60c4      	str	r4, [r0, #12]
 8007f9c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007fa0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007fa4:	b94c      	cbnz	r4, 8007fba <__pow5mult+0x56>
 8007fa6:	f240 2171 	movw	r1, #625	; 0x271
 8007faa:	4630      	mov	r0, r6
 8007fac:	f7ff ff3a 	bl	8007e24 <__i2b>
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	f8c8 0008 	str.w	r0, [r8, #8]
 8007fb6:	4604      	mov	r4, r0
 8007fb8:	6003      	str	r3, [r0, #0]
 8007fba:	f04f 0800 	mov.w	r8, #0
 8007fbe:	07eb      	lsls	r3, r5, #31
 8007fc0:	d50a      	bpl.n	8007fd8 <__pow5mult+0x74>
 8007fc2:	4639      	mov	r1, r7
 8007fc4:	4622      	mov	r2, r4
 8007fc6:	4630      	mov	r0, r6
 8007fc8:	f7ff ff35 	bl	8007e36 <__multiply>
 8007fcc:	4639      	mov	r1, r7
 8007fce:	4681      	mov	r9, r0
 8007fd0:	4630      	mov	r0, r6
 8007fd2:	f7ff fe87 	bl	8007ce4 <_Bfree>
 8007fd6:	464f      	mov	r7, r9
 8007fd8:	106d      	asrs	r5, r5, #1
 8007fda:	d00b      	beq.n	8007ff4 <__pow5mult+0x90>
 8007fdc:	6820      	ldr	r0, [r4, #0]
 8007fde:	b938      	cbnz	r0, 8007ff0 <__pow5mult+0x8c>
 8007fe0:	4622      	mov	r2, r4
 8007fe2:	4621      	mov	r1, r4
 8007fe4:	4630      	mov	r0, r6
 8007fe6:	f7ff ff26 	bl	8007e36 <__multiply>
 8007fea:	6020      	str	r0, [r4, #0]
 8007fec:	f8c0 8000 	str.w	r8, [r0]
 8007ff0:	4604      	mov	r4, r0
 8007ff2:	e7e4      	b.n	8007fbe <__pow5mult+0x5a>
 8007ff4:	4638      	mov	r0, r7
 8007ff6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ffa:	bf00      	nop
 8007ffc:	0801bdb8 	.word	0x0801bdb8

08008000 <__lshift>:
 8008000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008004:	460c      	mov	r4, r1
 8008006:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800800a:	6923      	ldr	r3, [r4, #16]
 800800c:	6849      	ldr	r1, [r1, #4]
 800800e:	eb0a 0903 	add.w	r9, sl, r3
 8008012:	68a3      	ldr	r3, [r4, #8]
 8008014:	4607      	mov	r7, r0
 8008016:	4616      	mov	r6, r2
 8008018:	f109 0501 	add.w	r5, r9, #1
 800801c:	42ab      	cmp	r3, r5
 800801e:	db32      	blt.n	8008086 <__lshift+0x86>
 8008020:	4638      	mov	r0, r7
 8008022:	f7ff fe2b 	bl	8007c7c <_Balloc>
 8008026:	2300      	movs	r3, #0
 8008028:	4680      	mov	r8, r0
 800802a:	f100 0114 	add.w	r1, r0, #20
 800802e:	461a      	mov	r2, r3
 8008030:	4553      	cmp	r3, sl
 8008032:	db2b      	blt.n	800808c <__lshift+0x8c>
 8008034:	6920      	ldr	r0, [r4, #16]
 8008036:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800803a:	f104 0314 	add.w	r3, r4, #20
 800803e:	f016 021f 	ands.w	r2, r6, #31
 8008042:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008046:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800804a:	d025      	beq.n	8008098 <__lshift+0x98>
 800804c:	f1c2 0e20 	rsb	lr, r2, #32
 8008050:	2000      	movs	r0, #0
 8008052:	681e      	ldr	r6, [r3, #0]
 8008054:	468a      	mov	sl, r1
 8008056:	4096      	lsls	r6, r2
 8008058:	4330      	orrs	r0, r6
 800805a:	f84a 0b04 	str.w	r0, [sl], #4
 800805e:	f853 0b04 	ldr.w	r0, [r3], #4
 8008062:	459c      	cmp	ip, r3
 8008064:	fa20 f00e 	lsr.w	r0, r0, lr
 8008068:	d814      	bhi.n	8008094 <__lshift+0x94>
 800806a:	6048      	str	r0, [r1, #4]
 800806c:	b108      	cbz	r0, 8008072 <__lshift+0x72>
 800806e:	f109 0502 	add.w	r5, r9, #2
 8008072:	3d01      	subs	r5, #1
 8008074:	4638      	mov	r0, r7
 8008076:	f8c8 5010 	str.w	r5, [r8, #16]
 800807a:	4621      	mov	r1, r4
 800807c:	f7ff fe32 	bl	8007ce4 <_Bfree>
 8008080:	4640      	mov	r0, r8
 8008082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008086:	3101      	adds	r1, #1
 8008088:	005b      	lsls	r3, r3, #1
 800808a:	e7c7      	b.n	800801c <__lshift+0x1c>
 800808c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8008090:	3301      	adds	r3, #1
 8008092:	e7cd      	b.n	8008030 <__lshift+0x30>
 8008094:	4651      	mov	r1, sl
 8008096:	e7dc      	b.n	8008052 <__lshift+0x52>
 8008098:	3904      	subs	r1, #4
 800809a:	f853 2b04 	ldr.w	r2, [r3], #4
 800809e:	f841 2f04 	str.w	r2, [r1, #4]!
 80080a2:	459c      	cmp	ip, r3
 80080a4:	d8f9      	bhi.n	800809a <__lshift+0x9a>
 80080a6:	e7e4      	b.n	8008072 <__lshift+0x72>

080080a8 <__mcmp>:
 80080a8:	6903      	ldr	r3, [r0, #16]
 80080aa:	690a      	ldr	r2, [r1, #16]
 80080ac:	1a9b      	subs	r3, r3, r2
 80080ae:	b530      	push	{r4, r5, lr}
 80080b0:	d10c      	bne.n	80080cc <__mcmp+0x24>
 80080b2:	0092      	lsls	r2, r2, #2
 80080b4:	3014      	adds	r0, #20
 80080b6:	3114      	adds	r1, #20
 80080b8:	1884      	adds	r4, r0, r2
 80080ba:	4411      	add	r1, r2
 80080bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80080c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80080c4:	4295      	cmp	r5, r2
 80080c6:	d003      	beq.n	80080d0 <__mcmp+0x28>
 80080c8:	d305      	bcc.n	80080d6 <__mcmp+0x2e>
 80080ca:	2301      	movs	r3, #1
 80080cc:	4618      	mov	r0, r3
 80080ce:	bd30      	pop	{r4, r5, pc}
 80080d0:	42a0      	cmp	r0, r4
 80080d2:	d3f3      	bcc.n	80080bc <__mcmp+0x14>
 80080d4:	e7fa      	b.n	80080cc <__mcmp+0x24>
 80080d6:	f04f 33ff 	mov.w	r3, #4294967295
 80080da:	e7f7      	b.n	80080cc <__mcmp+0x24>

080080dc <__mdiff>:
 80080dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080e0:	460d      	mov	r5, r1
 80080e2:	4607      	mov	r7, r0
 80080e4:	4611      	mov	r1, r2
 80080e6:	4628      	mov	r0, r5
 80080e8:	4614      	mov	r4, r2
 80080ea:	f7ff ffdd 	bl	80080a8 <__mcmp>
 80080ee:	1e06      	subs	r6, r0, #0
 80080f0:	d108      	bne.n	8008104 <__mdiff+0x28>
 80080f2:	4631      	mov	r1, r6
 80080f4:	4638      	mov	r0, r7
 80080f6:	f7ff fdc1 	bl	8007c7c <_Balloc>
 80080fa:	2301      	movs	r3, #1
 80080fc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008100:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008104:	bfa4      	itt	ge
 8008106:	4623      	movge	r3, r4
 8008108:	462c      	movge	r4, r5
 800810a:	4638      	mov	r0, r7
 800810c:	6861      	ldr	r1, [r4, #4]
 800810e:	bfa6      	itte	ge
 8008110:	461d      	movge	r5, r3
 8008112:	2600      	movge	r6, #0
 8008114:	2601      	movlt	r6, #1
 8008116:	f7ff fdb1 	bl	8007c7c <_Balloc>
 800811a:	692b      	ldr	r3, [r5, #16]
 800811c:	60c6      	str	r6, [r0, #12]
 800811e:	6926      	ldr	r6, [r4, #16]
 8008120:	f105 0914 	add.w	r9, r5, #20
 8008124:	f104 0214 	add.w	r2, r4, #20
 8008128:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800812c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008130:	f100 0514 	add.w	r5, r0, #20
 8008134:	f04f 0e00 	mov.w	lr, #0
 8008138:	f852 ab04 	ldr.w	sl, [r2], #4
 800813c:	f859 4b04 	ldr.w	r4, [r9], #4
 8008140:	fa1e f18a 	uxtah	r1, lr, sl
 8008144:	b2a3      	uxth	r3, r4
 8008146:	1ac9      	subs	r1, r1, r3
 8008148:	0c23      	lsrs	r3, r4, #16
 800814a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800814e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008152:	b289      	uxth	r1, r1
 8008154:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8008158:	45c8      	cmp	r8, r9
 800815a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800815e:	4694      	mov	ip, r2
 8008160:	f845 3b04 	str.w	r3, [r5], #4
 8008164:	d8e8      	bhi.n	8008138 <__mdiff+0x5c>
 8008166:	45bc      	cmp	ip, r7
 8008168:	d304      	bcc.n	8008174 <__mdiff+0x98>
 800816a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800816e:	b183      	cbz	r3, 8008192 <__mdiff+0xb6>
 8008170:	6106      	str	r6, [r0, #16]
 8008172:	e7c5      	b.n	8008100 <__mdiff+0x24>
 8008174:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008178:	fa1e f381 	uxtah	r3, lr, r1
 800817c:	141a      	asrs	r2, r3, #16
 800817e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008182:	b29b      	uxth	r3, r3
 8008184:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008188:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800818c:	f845 3b04 	str.w	r3, [r5], #4
 8008190:	e7e9      	b.n	8008166 <__mdiff+0x8a>
 8008192:	3e01      	subs	r6, #1
 8008194:	e7e9      	b.n	800816a <__mdiff+0x8e>

08008196 <__d2b>:
 8008196:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800819a:	460e      	mov	r6, r1
 800819c:	2101      	movs	r1, #1
 800819e:	ec59 8b10 	vmov	r8, r9, d0
 80081a2:	4615      	mov	r5, r2
 80081a4:	f7ff fd6a 	bl	8007c7c <_Balloc>
 80081a8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80081ac:	4607      	mov	r7, r0
 80081ae:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80081b2:	bb34      	cbnz	r4, 8008202 <__d2b+0x6c>
 80081b4:	9301      	str	r3, [sp, #4]
 80081b6:	f1b8 0300 	subs.w	r3, r8, #0
 80081ba:	d027      	beq.n	800820c <__d2b+0x76>
 80081bc:	a802      	add	r0, sp, #8
 80081be:	f840 3d08 	str.w	r3, [r0, #-8]!
 80081c2:	f7ff fe00 	bl	8007dc6 <__lo0bits>
 80081c6:	9900      	ldr	r1, [sp, #0]
 80081c8:	b1f0      	cbz	r0, 8008208 <__d2b+0x72>
 80081ca:	9a01      	ldr	r2, [sp, #4]
 80081cc:	f1c0 0320 	rsb	r3, r0, #32
 80081d0:	fa02 f303 	lsl.w	r3, r2, r3
 80081d4:	430b      	orrs	r3, r1
 80081d6:	40c2      	lsrs	r2, r0
 80081d8:	617b      	str	r3, [r7, #20]
 80081da:	9201      	str	r2, [sp, #4]
 80081dc:	9b01      	ldr	r3, [sp, #4]
 80081de:	61bb      	str	r3, [r7, #24]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	bf14      	ite	ne
 80081e4:	2102      	movne	r1, #2
 80081e6:	2101      	moveq	r1, #1
 80081e8:	6139      	str	r1, [r7, #16]
 80081ea:	b1c4      	cbz	r4, 800821e <__d2b+0x88>
 80081ec:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80081f0:	4404      	add	r4, r0
 80081f2:	6034      	str	r4, [r6, #0]
 80081f4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80081f8:	6028      	str	r0, [r5, #0]
 80081fa:	4638      	mov	r0, r7
 80081fc:	b003      	add	sp, #12
 80081fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008202:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008206:	e7d5      	b.n	80081b4 <__d2b+0x1e>
 8008208:	6179      	str	r1, [r7, #20]
 800820a:	e7e7      	b.n	80081dc <__d2b+0x46>
 800820c:	a801      	add	r0, sp, #4
 800820e:	f7ff fdda 	bl	8007dc6 <__lo0bits>
 8008212:	9b01      	ldr	r3, [sp, #4]
 8008214:	617b      	str	r3, [r7, #20]
 8008216:	2101      	movs	r1, #1
 8008218:	6139      	str	r1, [r7, #16]
 800821a:	3020      	adds	r0, #32
 800821c:	e7e5      	b.n	80081ea <__d2b+0x54>
 800821e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008222:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008226:	6030      	str	r0, [r6, #0]
 8008228:	6918      	ldr	r0, [r3, #16]
 800822a:	f7ff fdad 	bl	8007d88 <__hi0bits>
 800822e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008232:	e7e1      	b.n	80081f8 <__d2b+0x62>

08008234 <_calloc_r>:
 8008234:	b538      	push	{r3, r4, r5, lr}
 8008236:	fb02 f401 	mul.w	r4, r2, r1
 800823a:	4621      	mov	r1, r4
 800823c:	f000 f856 	bl	80082ec <_malloc_r>
 8008240:	4605      	mov	r5, r0
 8008242:	b118      	cbz	r0, 800824c <_calloc_r+0x18>
 8008244:	4622      	mov	r2, r4
 8008246:	2100      	movs	r1, #0
 8008248:	f7fe fa1d 	bl	8006686 <memset>
 800824c:	4628      	mov	r0, r5
 800824e:	bd38      	pop	{r3, r4, r5, pc}

08008250 <_free_r>:
 8008250:	b538      	push	{r3, r4, r5, lr}
 8008252:	4605      	mov	r5, r0
 8008254:	2900      	cmp	r1, #0
 8008256:	d045      	beq.n	80082e4 <_free_r+0x94>
 8008258:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800825c:	1f0c      	subs	r4, r1, #4
 800825e:	2b00      	cmp	r3, #0
 8008260:	bfb8      	it	lt
 8008262:	18e4      	addlt	r4, r4, r3
 8008264:	f000 fa29 	bl	80086ba <__malloc_lock>
 8008268:	4a1f      	ldr	r2, [pc, #124]	; (80082e8 <_free_r+0x98>)
 800826a:	6813      	ldr	r3, [r2, #0]
 800826c:	4610      	mov	r0, r2
 800826e:	b933      	cbnz	r3, 800827e <_free_r+0x2e>
 8008270:	6063      	str	r3, [r4, #4]
 8008272:	6014      	str	r4, [r2, #0]
 8008274:	4628      	mov	r0, r5
 8008276:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800827a:	f000 ba1f 	b.w	80086bc <__malloc_unlock>
 800827e:	42a3      	cmp	r3, r4
 8008280:	d90c      	bls.n	800829c <_free_r+0x4c>
 8008282:	6821      	ldr	r1, [r4, #0]
 8008284:	1862      	adds	r2, r4, r1
 8008286:	4293      	cmp	r3, r2
 8008288:	bf04      	itt	eq
 800828a:	681a      	ldreq	r2, [r3, #0]
 800828c:	685b      	ldreq	r3, [r3, #4]
 800828e:	6063      	str	r3, [r4, #4]
 8008290:	bf04      	itt	eq
 8008292:	1852      	addeq	r2, r2, r1
 8008294:	6022      	streq	r2, [r4, #0]
 8008296:	6004      	str	r4, [r0, #0]
 8008298:	e7ec      	b.n	8008274 <_free_r+0x24>
 800829a:	4613      	mov	r3, r2
 800829c:	685a      	ldr	r2, [r3, #4]
 800829e:	b10a      	cbz	r2, 80082a4 <_free_r+0x54>
 80082a0:	42a2      	cmp	r2, r4
 80082a2:	d9fa      	bls.n	800829a <_free_r+0x4a>
 80082a4:	6819      	ldr	r1, [r3, #0]
 80082a6:	1858      	adds	r0, r3, r1
 80082a8:	42a0      	cmp	r0, r4
 80082aa:	d10b      	bne.n	80082c4 <_free_r+0x74>
 80082ac:	6820      	ldr	r0, [r4, #0]
 80082ae:	4401      	add	r1, r0
 80082b0:	1858      	adds	r0, r3, r1
 80082b2:	4282      	cmp	r2, r0
 80082b4:	6019      	str	r1, [r3, #0]
 80082b6:	d1dd      	bne.n	8008274 <_free_r+0x24>
 80082b8:	6810      	ldr	r0, [r2, #0]
 80082ba:	6852      	ldr	r2, [r2, #4]
 80082bc:	605a      	str	r2, [r3, #4]
 80082be:	4401      	add	r1, r0
 80082c0:	6019      	str	r1, [r3, #0]
 80082c2:	e7d7      	b.n	8008274 <_free_r+0x24>
 80082c4:	d902      	bls.n	80082cc <_free_r+0x7c>
 80082c6:	230c      	movs	r3, #12
 80082c8:	602b      	str	r3, [r5, #0]
 80082ca:	e7d3      	b.n	8008274 <_free_r+0x24>
 80082cc:	6820      	ldr	r0, [r4, #0]
 80082ce:	1821      	adds	r1, r4, r0
 80082d0:	428a      	cmp	r2, r1
 80082d2:	bf04      	itt	eq
 80082d4:	6811      	ldreq	r1, [r2, #0]
 80082d6:	6852      	ldreq	r2, [r2, #4]
 80082d8:	6062      	str	r2, [r4, #4]
 80082da:	bf04      	itt	eq
 80082dc:	1809      	addeq	r1, r1, r0
 80082de:	6021      	streq	r1, [r4, #0]
 80082e0:	605c      	str	r4, [r3, #4]
 80082e2:	e7c7      	b.n	8008274 <_free_r+0x24>
 80082e4:	bd38      	pop	{r3, r4, r5, pc}
 80082e6:	bf00      	nop
 80082e8:	200005c8 	.word	0x200005c8

080082ec <_malloc_r>:
 80082ec:	b570      	push	{r4, r5, r6, lr}
 80082ee:	1ccd      	adds	r5, r1, #3
 80082f0:	f025 0503 	bic.w	r5, r5, #3
 80082f4:	3508      	adds	r5, #8
 80082f6:	2d0c      	cmp	r5, #12
 80082f8:	bf38      	it	cc
 80082fa:	250c      	movcc	r5, #12
 80082fc:	2d00      	cmp	r5, #0
 80082fe:	4606      	mov	r6, r0
 8008300:	db01      	blt.n	8008306 <_malloc_r+0x1a>
 8008302:	42a9      	cmp	r1, r5
 8008304:	d903      	bls.n	800830e <_malloc_r+0x22>
 8008306:	230c      	movs	r3, #12
 8008308:	6033      	str	r3, [r6, #0]
 800830a:	2000      	movs	r0, #0
 800830c:	bd70      	pop	{r4, r5, r6, pc}
 800830e:	f000 f9d4 	bl	80086ba <__malloc_lock>
 8008312:	4a21      	ldr	r2, [pc, #132]	; (8008398 <_malloc_r+0xac>)
 8008314:	6814      	ldr	r4, [r2, #0]
 8008316:	4621      	mov	r1, r4
 8008318:	b991      	cbnz	r1, 8008340 <_malloc_r+0x54>
 800831a:	4c20      	ldr	r4, [pc, #128]	; (800839c <_malloc_r+0xb0>)
 800831c:	6823      	ldr	r3, [r4, #0]
 800831e:	b91b      	cbnz	r3, 8008328 <_malloc_r+0x3c>
 8008320:	4630      	mov	r0, r6
 8008322:	f000 f98f 	bl	8008644 <_sbrk_r>
 8008326:	6020      	str	r0, [r4, #0]
 8008328:	4629      	mov	r1, r5
 800832a:	4630      	mov	r0, r6
 800832c:	f000 f98a 	bl	8008644 <_sbrk_r>
 8008330:	1c43      	adds	r3, r0, #1
 8008332:	d124      	bne.n	800837e <_malloc_r+0x92>
 8008334:	230c      	movs	r3, #12
 8008336:	6033      	str	r3, [r6, #0]
 8008338:	4630      	mov	r0, r6
 800833a:	f000 f9bf 	bl	80086bc <__malloc_unlock>
 800833e:	e7e4      	b.n	800830a <_malloc_r+0x1e>
 8008340:	680b      	ldr	r3, [r1, #0]
 8008342:	1b5b      	subs	r3, r3, r5
 8008344:	d418      	bmi.n	8008378 <_malloc_r+0x8c>
 8008346:	2b0b      	cmp	r3, #11
 8008348:	d90f      	bls.n	800836a <_malloc_r+0x7e>
 800834a:	600b      	str	r3, [r1, #0]
 800834c:	50cd      	str	r5, [r1, r3]
 800834e:	18cc      	adds	r4, r1, r3
 8008350:	4630      	mov	r0, r6
 8008352:	f000 f9b3 	bl	80086bc <__malloc_unlock>
 8008356:	f104 000b 	add.w	r0, r4, #11
 800835a:	1d23      	adds	r3, r4, #4
 800835c:	f020 0007 	bic.w	r0, r0, #7
 8008360:	1ac3      	subs	r3, r0, r3
 8008362:	d0d3      	beq.n	800830c <_malloc_r+0x20>
 8008364:	425a      	negs	r2, r3
 8008366:	50e2      	str	r2, [r4, r3]
 8008368:	e7d0      	b.n	800830c <_malloc_r+0x20>
 800836a:	428c      	cmp	r4, r1
 800836c:	684b      	ldr	r3, [r1, #4]
 800836e:	bf16      	itet	ne
 8008370:	6063      	strne	r3, [r4, #4]
 8008372:	6013      	streq	r3, [r2, #0]
 8008374:	460c      	movne	r4, r1
 8008376:	e7eb      	b.n	8008350 <_malloc_r+0x64>
 8008378:	460c      	mov	r4, r1
 800837a:	6849      	ldr	r1, [r1, #4]
 800837c:	e7cc      	b.n	8008318 <_malloc_r+0x2c>
 800837e:	1cc4      	adds	r4, r0, #3
 8008380:	f024 0403 	bic.w	r4, r4, #3
 8008384:	42a0      	cmp	r0, r4
 8008386:	d005      	beq.n	8008394 <_malloc_r+0xa8>
 8008388:	1a21      	subs	r1, r4, r0
 800838a:	4630      	mov	r0, r6
 800838c:	f000 f95a 	bl	8008644 <_sbrk_r>
 8008390:	3001      	adds	r0, #1
 8008392:	d0cf      	beq.n	8008334 <_malloc_r+0x48>
 8008394:	6025      	str	r5, [r4, #0]
 8008396:	e7db      	b.n	8008350 <_malloc_r+0x64>
 8008398:	200005c8 	.word	0x200005c8
 800839c:	200005cc 	.word	0x200005cc

080083a0 <__ssputs_r>:
 80083a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083a4:	688e      	ldr	r6, [r1, #8]
 80083a6:	429e      	cmp	r6, r3
 80083a8:	4682      	mov	sl, r0
 80083aa:	460c      	mov	r4, r1
 80083ac:	4690      	mov	r8, r2
 80083ae:	4699      	mov	r9, r3
 80083b0:	d837      	bhi.n	8008422 <__ssputs_r+0x82>
 80083b2:	898a      	ldrh	r2, [r1, #12]
 80083b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80083b8:	d031      	beq.n	800841e <__ssputs_r+0x7e>
 80083ba:	6825      	ldr	r5, [r4, #0]
 80083bc:	6909      	ldr	r1, [r1, #16]
 80083be:	1a6f      	subs	r7, r5, r1
 80083c0:	6965      	ldr	r5, [r4, #20]
 80083c2:	2302      	movs	r3, #2
 80083c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80083c8:	fb95 f5f3 	sdiv	r5, r5, r3
 80083cc:	f109 0301 	add.w	r3, r9, #1
 80083d0:	443b      	add	r3, r7
 80083d2:	429d      	cmp	r5, r3
 80083d4:	bf38      	it	cc
 80083d6:	461d      	movcc	r5, r3
 80083d8:	0553      	lsls	r3, r2, #21
 80083da:	d530      	bpl.n	800843e <__ssputs_r+0x9e>
 80083dc:	4629      	mov	r1, r5
 80083de:	f7ff ff85 	bl	80082ec <_malloc_r>
 80083e2:	4606      	mov	r6, r0
 80083e4:	b950      	cbnz	r0, 80083fc <__ssputs_r+0x5c>
 80083e6:	230c      	movs	r3, #12
 80083e8:	f8ca 3000 	str.w	r3, [sl]
 80083ec:	89a3      	ldrh	r3, [r4, #12]
 80083ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083f2:	81a3      	strh	r3, [r4, #12]
 80083f4:	f04f 30ff 	mov.w	r0, #4294967295
 80083f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083fc:	463a      	mov	r2, r7
 80083fe:	6921      	ldr	r1, [r4, #16]
 8008400:	f7fe f936 	bl	8006670 <memcpy>
 8008404:	89a3      	ldrh	r3, [r4, #12]
 8008406:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800840a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800840e:	81a3      	strh	r3, [r4, #12]
 8008410:	6126      	str	r6, [r4, #16]
 8008412:	6165      	str	r5, [r4, #20]
 8008414:	443e      	add	r6, r7
 8008416:	1bed      	subs	r5, r5, r7
 8008418:	6026      	str	r6, [r4, #0]
 800841a:	60a5      	str	r5, [r4, #8]
 800841c:	464e      	mov	r6, r9
 800841e:	454e      	cmp	r6, r9
 8008420:	d900      	bls.n	8008424 <__ssputs_r+0x84>
 8008422:	464e      	mov	r6, r9
 8008424:	4632      	mov	r2, r6
 8008426:	4641      	mov	r1, r8
 8008428:	6820      	ldr	r0, [r4, #0]
 800842a:	f000 f92d 	bl	8008688 <memmove>
 800842e:	68a3      	ldr	r3, [r4, #8]
 8008430:	1b9b      	subs	r3, r3, r6
 8008432:	60a3      	str	r3, [r4, #8]
 8008434:	6823      	ldr	r3, [r4, #0]
 8008436:	441e      	add	r6, r3
 8008438:	6026      	str	r6, [r4, #0]
 800843a:	2000      	movs	r0, #0
 800843c:	e7dc      	b.n	80083f8 <__ssputs_r+0x58>
 800843e:	462a      	mov	r2, r5
 8008440:	f000 f93d 	bl	80086be <_realloc_r>
 8008444:	4606      	mov	r6, r0
 8008446:	2800      	cmp	r0, #0
 8008448:	d1e2      	bne.n	8008410 <__ssputs_r+0x70>
 800844a:	6921      	ldr	r1, [r4, #16]
 800844c:	4650      	mov	r0, sl
 800844e:	f7ff feff 	bl	8008250 <_free_r>
 8008452:	e7c8      	b.n	80083e6 <__ssputs_r+0x46>

08008454 <_svfiprintf_r>:
 8008454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008458:	461d      	mov	r5, r3
 800845a:	898b      	ldrh	r3, [r1, #12]
 800845c:	061f      	lsls	r7, r3, #24
 800845e:	b09d      	sub	sp, #116	; 0x74
 8008460:	4680      	mov	r8, r0
 8008462:	460c      	mov	r4, r1
 8008464:	4616      	mov	r6, r2
 8008466:	d50f      	bpl.n	8008488 <_svfiprintf_r+0x34>
 8008468:	690b      	ldr	r3, [r1, #16]
 800846a:	b96b      	cbnz	r3, 8008488 <_svfiprintf_r+0x34>
 800846c:	2140      	movs	r1, #64	; 0x40
 800846e:	f7ff ff3d 	bl	80082ec <_malloc_r>
 8008472:	6020      	str	r0, [r4, #0]
 8008474:	6120      	str	r0, [r4, #16]
 8008476:	b928      	cbnz	r0, 8008484 <_svfiprintf_r+0x30>
 8008478:	230c      	movs	r3, #12
 800847a:	f8c8 3000 	str.w	r3, [r8]
 800847e:	f04f 30ff 	mov.w	r0, #4294967295
 8008482:	e0c8      	b.n	8008616 <_svfiprintf_r+0x1c2>
 8008484:	2340      	movs	r3, #64	; 0x40
 8008486:	6163      	str	r3, [r4, #20]
 8008488:	2300      	movs	r3, #0
 800848a:	9309      	str	r3, [sp, #36]	; 0x24
 800848c:	2320      	movs	r3, #32
 800848e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008492:	2330      	movs	r3, #48	; 0x30
 8008494:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008498:	9503      	str	r5, [sp, #12]
 800849a:	f04f 0b01 	mov.w	fp, #1
 800849e:	4637      	mov	r7, r6
 80084a0:	463d      	mov	r5, r7
 80084a2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80084a6:	b10b      	cbz	r3, 80084ac <_svfiprintf_r+0x58>
 80084a8:	2b25      	cmp	r3, #37	; 0x25
 80084aa:	d13e      	bne.n	800852a <_svfiprintf_r+0xd6>
 80084ac:	ebb7 0a06 	subs.w	sl, r7, r6
 80084b0:	d00b      	beq.n	80084ca <_svfiprintf_r+0x76>
 80084b2:	4653      	mov	r3, sl
 80084b4:	4632      	mov	r2, r6
 80084b6:	4621      	mov	r1, r4
 80084b8:	4640      	mov	r0, r8
 80084ba:	f7ff ff71 	bl	80083a0 <__ssputs_r>
 80084be:	3001      	adds	r0, #1
 80084c0:	f000 80a4 	beq.w	800860c <_svfiprintf_r+0x1b8>
 80084c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084c6:	4453      	add	r3, sl
 80084c8:	9309      	str	r3, [sp, #36]	; 0x24
 80084ca:	783b      	ldrb	r3, [r7, #0]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	f000 809d 	beq.w	800860c <_svfiprintf_r+0x1b8>
 80084d2:	2300      	movs	r3, #0
 80084d4:	f04f 32ff 	mov.w	r2, #4294967295
 80084d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084dc:	9304      	str	r3, [sp, #16]
 80084de:	9307      	str	r3, [sp, #28]
 80084e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80084e4:	931a      	str	r3, [sp, #104]	; 0x68
 80084e6:	462f      	mov	r7, r5
 80084e8:	2205      	movs	r2, #5
 80084ea:	f817 1b01 	ldrb.w	r1, [r7], #1
 80084ee:	4850      	ldr	r0, [pc, #320]	; (8008630 <_svfiprintf_r+0x1dc>)
 80084f0:	f7f7 fee6 	bl	80002c0 <memchr>
 80084f4:	9b04      	ldr	r3, [sp, #16]
 80084f6:	b9d0      	cbnz	r0, 800852e <_svfiprintf_r+0xda>
 80084f8:	06d9      	lsls	r1, r3, #27
 80084fa:	bf44      	itt	mi
 80084fc:	2220      	movmi	r2, #32
 80084fe:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008502:	071a      	lsls	r2, r3, #28
 8008504:	bf44      	itt	mi
 8008506:	222b      	movmi	r2, #43	; 0x2b
 8008508:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800850c:	782a      	ldrb	r2, [r5, #0]
 800850e:	2a2a      	cmp	r2, #42	; 0x2a
 8008510:	d015      	beq.n	800853e <_svfiprintf_r+0xea>
 8008512:	9a07      	ldr	r2, [sp, #28]
 8008514:	462f      	mov	r7, r5
 8008516:	2000      	movs	r0, #0
 8008518:	250a      	movs	r5, #10
 800851a:	4639      	mov	r1, r7
 800851c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008520:	3b30      	subs	r3, #48	; 0x30
 8008522:	2b09      	cmp	r3, #9
 8008524:	d94d      	bls.n	80085c2 <_svfiprintf_r+0x16e>
 8008526:	b1b8      	cbz	r0, 8008558 <_svfiprintf_r+0x104>
 8008528:	e00f      	b.n	800854a <_svfiprintf_r+0xf6>
 800852a:	462f      	mov	r7, r5
 800852c:	e7b8      	b.n	80084a0 <_svfiprintf_r+0x4c>
 800852e:	4a40      	ldr	r2, [pc, #256]	; (8008630 <_svfiprintf_r+0x1dc>)
 8008530:	1a80      	subs	r0, r0, r2
 8008532:	fa0b f000 	lsl.w	r0, fp, r0
 8008536:	4318      	orrs	r0, r3
 8008538:	9004      	str	r0, [sp, #16]
 800853a:	463d      	mov	r5, r7
 800853c:	e7d3      	b.n	80084e6 <_svfiprintf_r+0x92>
 800853e:	9a03      	ldr	r2, [sp, #12]
 8008540:	1d11      	adds	r1, r2, #4
 8008542:	6812      	ldr	r2, [r2, #0]
 8008544:	9103      	str	r1, [sp, #12]
 8008546:	2a00      	cmp	r2, #0
 8008548:	db01      	blt.n	800854e <_svfiprintf_r+0xfa>
 800854a:	9207      	str	r2, [sp, #28]
 800854c:	e004      	b.n	8008558 <_svfiprintf_r+0x104>
 800854e:	4252      	negs	r2, r2
 8008550:	f043 0302 	orr.w	r3, r3, #2
 8008554:	9207      	str	r2, [sp, #28]
 8008556:	9304      	str	r3, [sp, #16]
 8008558:	783b      	ldrb	r3, [r7, #0]
 800855a:	2b2e      	cmp	r3, #46	; 0x2e
 800855c:	d10c      	bne.n	8008578 <_svfiprintf_r+0x124>
 800855e:	787b      	ldrb	r3, [r7, #1]
 8008560:	2b2a      	cmp	r3, #42	; 0x2a
 8008562:	d133      	bne.n	80085cc <_svfiprintf_r+0x178>
 8008564:	9b03      	ldr	r3, [sp, #12]
 8008566:	1d1a      	adds	r2, r3, #4
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	9203      	str	r2, [sp, #12]
 800856c:	2b00      	cmp	r3, #0
 800856e:	bfb8      	it	lt
 8008570:	f04f 33ff 	movlt.w	r3, #4294967295
 8008574:	3702      	adds	r7, #2
 8008576:	9305      	str	r3, [sp, #20]
 8008578:	4d2e      	ldr	r5, [pc, #184]	; (8008634 <_svfiprintf_r+0x1e0>)
 800857a:	7839      	ldrb	r1, [r7, #0]
 800857c:	2203      	movs	r2, #3
 800857e:	4628      	mov	r0, r5
 8008580:	f7f7 fe9e 	bl	80002c0 <memchr>
 8008584:	b138      	cbz	r0, 8008596 <_svfiprintf_r+0x142>
 8008586:	2340      	movs	r3, #64	; 0x40
 8008588:	1b40      	subs	r0, r0, r5
 800858a:	fa03 f000 	lsl.w	r0, r3, r0
 800858e:	9b04      	ldr	r3, [sp, #16]
 8008590:	4303      	orrs	r3, r0
 8008592:	3701      	adds	r7, #1
 8008594:	9304      	str	r3, [sp, #16]
 8008596:	7839      	ldrb	r1, [r7, #0]
 8008598:	4827      	ldr	r0, [pc, #156]	; (8008638 <_svfiprintf_r+0x1e4>)
 800859a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800859e:	2206      	movs	r2, #6
 80085a0:	1c7e      	adds	r6, r7, #1
 80085a2:	f7f7 fe8d 	bl	80002c0 <memchr>
 80085a6:	2800      	cmp	r0, #0
 80085a8:	d038      	beq.n	800861c <_svfiprintf_r+0x1c8>
 80085aa:	4b24      	ldr	r3, [pc, #144]	; (800863c <_svfiprintf_r+0x1e8>)
 80085ac:	bb13      	cbnz	r3, 80085f4 <_svfiprintf_r+0x1a0>
 80085ae:	9b03      	ldr	r3, [sp, #12]
 80085b0:	3307      	adds	r3, #7
 80085b2:	f023 0307 	bic.w	r3, r3, #7
 80085b6:	3308      	adds	r3, #8
 80085b8:	9303      	str	r3, [sp, #12]
 80085ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085bc:	444b      	add	r3, r9
 80085be:	9309      	str	r3, [sp, #36]	; 0x24
 80085c0:	e76d      	b.n	800849e <_svfiprintf_r+0x4a>
 80085c2:	fb05 3202 	mla	r2, r5, r2, r3
 80085c6:	2001      	movs	r0, #1
 80085c8:	460f      	mov	r7, r1
 80085ca:	e7a6      	b.n	800851a <_svfiprintf_r+0xc6>
 80085cc:	2300      	movs	r3, #0
 80085ce:	3701      	adds	r7, #1
 80085d0:	9305      	str	r3, [sp, #20]
 80085d2:	4619      	mov	r1, r3
 80085d4:	250a      	movs	r5, #10
 80085d6:	4638      	mov	r0, r7
 80085d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085dc:	3a30      	subs	r2, #48	; 0x30
 80085de:	2a09      	cmp	r2, #9
 80085e0:	d903      	bls.n	80085ea <_svfiprintf_r+0x196>
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d0c8      	beq.n	8008578 <_svfiprintf_r+0x124>
 80085e6:	9105      	str	r1, [sp, #20]
 80085e8:	e7c6      	b.n	8008578 <_svfiprintf_r+0x124>
 80085ea:	fb05 2101 	mla	r1, r5, r1, r2
 80085ee:	2301      	movs	r3, #1
 80085f0:	4607      	mov	r7, r0
 80085f2:	e7f0      	b.n	80085d6 <_svfiprintf_r+0x182>
 80085f4:	ab03      	add	r3, sp, #12
 80085f6:	9300      	str	r3, [sp, #0]
 80085f8:	4622      	mov	r2, r4
 80085fa:	4b11      	ldr	r3, [pc, #68]	; (8008640 <_svfiprintf_r+0x1ec>)
 80085fc:	a904      	add	r1, sp, #16
 80085fe:	4640      	mov	r0, r8
 8008600:	f7fe f8de 	bl	80067c0 <_printf_float>
 8008604:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008608:	4681      	mov	r9, r0
 800860a:	d1d6      	bne.n	80085ba <_svfiprintf_r+0x166>
 800860c:	89a3      	ldrh	r3, [r4, #12]
 800860e:	065b      	lsls	r3, r3, #25
 8008610:	f53f af35 	bmi.w	800847e <_svfiprintf_r+0x2a>
 8008614:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008616:	b01d      	add	sp, #116	; 0x74
 8008618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800861c:	ab03      	add	r3, sp, #12
 800861e:	9300      	str	r3, [sp, #0]
 8008620:	4622      	mov	r2, r4
 8008622:	4b07      	ldr	r3, [pc, #28]	; (8008640 <_svfiprintf_r+0x1ec>)
 8008624:	a904      	add	r1, sp, #16
 8008626:	4640      	mov	r0, r8
 8008628:	f7fe fb80 	bl	8006d2c <_printf_i>
 800862c:	e7ea      	b.n	8008604 <_svfiprintf_r+0x1b0>
 800862e:	bf00      	nop
 8008630:	0801bdc4 	.word	0x0801bdc4
 8008634:	0801bdca 	.word	0x0801bdca
 8008638:	0801bdce 	.word	0x0801bdce
 800863c:	080067c1 	.word	0x080067c1
 8008640:	080083a1 	.word	0x080083a1

08008644 <_sbrk_r>:
 8008644:	b538      	push	{r3, r4, r5, lr}
 8008646:	4c06      	ldr	r4, [pc, #24]	; (8008660 <_sbrk_r+0x1c>)
 8008648:	2300      	movs	r3, #0
 800864a:	4605      	mov	r5, r0
 800864c:	4608      	mov	r0, r1
 800864e:	6023      	str	r3, [r4, #0]
 8008650:	f7f9 f8c0 	bl	80017d4 <_sbrk>
 8008654:	1c43      	adds	r3, r0, #1
 8008656:	d102      	bne.n	800865e <_sbrk_r+0x1a>
 8008658:	6823      	ldr	r3, [r4, #0]
 800865a:	b103      	cbz	r3, 800865e <_sbrk_r+0x1a>
 800865c:	602b      	str	r3, [r5, #0]
 800865e:	bd38      	pop	{r3, r4, r5, pc}
 8008660:	2000503c 	.word	0x2000503c

08008664 <__ascii_mbtowc>:
 8008664:	b082      	sub	sp, #8
 8008666:	b901      	cbnz	r1, 800866a <__ascii_mbtowc+0x6>
 8008668:	a901      	add	r1, sp, #4
 800866a:	b142      	cbz	r2, 800867e <__ascii_mbtowc+0x1a>
 800866c:	b14b      	cbz	r3, 8008682 <__ascii_mbtowc+0x1e>
 800866e:	7813      	ldrb	r3, [r2, #0]
 8008670:	600b      	str	r3, [r1, #0]
 8008672:	7812      	ldrb	r2, [r2, #0]
 8008674:	1c10      	adds	r0, r2, #0
 8008676:	bf18      	it	ne
 8008678:	2001      	movne	r0, #1
 800867a:	b002      	add	sp, #8
 800867c:	4770      	bx	lr
 800867e:	4610      	mov	r0, r2
 8008680:	e7fb      	b.n	800867a <__ascii_mbtowc+0x16>
 8008682:	f06f 0001 	mvn.w	r0, #1
 8008686:	e7f8      	b.n	800867a <__ascii_mbtowc+0x16>

08008688 <memmove>:
 8008688:	4288      	cmp	r0, r1
 800868a:	b510      	push	{r4, lr}
 800868c:	eb01 0302 	add.w	r3, r1, r2
 8008690:	d807      	bhi.n	80086a2 <memmove+0x1a>
 8008692:	1e42      	subs	r2, r0, #1
 8008694:	4299      	cmp	r1, r3
 8008696:	d00a      	beq.n	80086ae <memmove+0x26>
 8008698:	f811 4b01 	ldrb.w	r4, [r1], #1
 800869c:	f802 4f01 	strb.w	r4, [r2, #1]!
 80086a0:	e7f8      	b.n	8008694 <memmove+0xc>
 80086a2:	4283      	cmp	r3, r0
 80086a4:	d9f5      	bls.n	8008692 <memmove+0xa>
 80086a6:	1881      	adds	r1, r0, r2
 80086a8:	1ad2      	subs	r2, r2, r3
 80086aa:	42d3      	cmn	r3, r2
 80086ac:	d100      	bne.n	80086b0 <memmove+0x28>
 80086ae:	bd10      	pop	{r4, pc}
 80086b0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80086b4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80086b8:	e7f7      	b.n	80086aa <memmove+0x22>

080086ba <__malloc_lock>:
 80086ba:	4770      	bx	lr

080086bc <__malloc_unlock>:
 80086bc:	4770      	bx	lr

080086be <_realloc_r>:
 80086be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086c0:	4607      	mov	r7, r0
 80086c2:	4614      	mov	r4, r2
 80086c4:	460e      	mov	r6, r1
 80086c6:	b921      	cbnz	r1, 80086d2 <_realloc_r+0x14>
 80086c8:	4611      	mov	r1, r2
 80086ca:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80086ce:	f7ff be0d 	b.w	80082ec <_malloc_r>
 80086d2:	b922      	cbnz	r2, 80086de <_realloc_r+0x20>
 80086d4:	f7ff fdbc 	bl	8008250 <_free_r>
 80086d8:	4625      	mov	r5, r4
 80086da:	4628      	mov	r0, r5
 80086dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086de:	f000 f821 	bl	8008724 <_malloc_usable_size_r>
 80086e2:	42a0      	cmp	r0, r4
 80086e4:	d20f      	bcs.n	8008706 <_realloc_r+0x48>
 80086e6:	4621      	mov	r1, r4
 80086e8:	4638      	mov	r0, r7
 80086ea:	f7ff fdff 	bl	80082ec <_malloc_r>
 80086ee:	4605      	mov	r5, r0
 80086f0:	2800      	cmp	r0, #0
 80086f2:	d0f2      	beq.n	80086da <_realloc_r+0x1c>
 80086f4:	4631      	mov	r1, r6
 80086f6:	4622      	mov	r2, r4
 80086f8:	f7fd ffba 	bl	8006670 <memcpy>
 80086fc:	4631      	mov	r1, r6
 80086fe:	4638      	mov	r0, r7
 8008700:	f7ff fda6 	bl	8008250 <_free_r>
 8008704:	e7e9      	b.n	80086da <_realloc_r+0x1c>
 8008706:	4635      	mov	r5, r6
 8008708:	e7e7      	b.n	80086da <_realloc_r+0x1c>

0800870a <__ascii_wctomb>:
 800870a:	b149      	cbz	r1, 8008720 <__ascii_wctomb+0x16>
 800870c:	2aff      	cmp	r2, #255	; 0xff
 800870e:	bf85      	ittet	hi
 8008710:	238a      	movhi	r3, #138	; 0x8a
 8008712:	6003      	strhi	r3, [r0, #0]
 8008714:	700a      	strbls	r2, [r1, #0]
 8008716:	f04f 30ff 	movhi.w	r0, #4294967295
 800871a:	bf98      	it	ls
 800871c:	2001      	movls	r0, #1
 800871e:	4770      	bx	lr
 8008720:	4608      	mov	r0, r1
 8008722:	4770      	bx	lr

08008724 <_malloc_usable_size_r>:
 8008724:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008728:	1f18      	subs	r0, r3, #4
 800872a:	2b00      	cmp	r3, #0
 800872c:	bfbc      	itt	lt
 800872e:	580b      	ldrlt	r3, [r1, r0]
 8008730:	18c0      	addlt	r0, r0, r3
 8008732:	4770      	bx	lr

08008734 <sqrtf>:
 8008734:	b510      	push	{r4, lr}
 8008736:	ed2d 8b02 	vpush	{d8}
 800873a:	b08a      	sub	sp, #40	; 0x28
 800873c:	eeb0 8a40 	vmov.f32	s16, s0
 8008740:	f000 f848 	bl	80087d4 <__ieee754_sqrtf>
 8008744:	4b21      	ldr	r3, [pc, #132]	; (80087cc <sqrtf+0x98>)
 8008746:	f993 4000 	ldrsb.w	r4, [r3]
 800874a:	1c63      	adds	r3, r4, #1
 800874c:	d02c      	beq.n	80087a8 <sqrtf+0x74>
 800874e:	eeb4 8a48 	vcmp.f32	s16, s16
 8008752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008756:	d627      	bvs.n	80087a8 <sqrtf+0x74>
 8008758:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800875c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008760:	d522      	bpl.n	80087a8 <sqrtf+0x74>
 8008762:	2301      	movs	r3, #1
 8008764:	9300      	str	r3, [sp, #0]
 8008766:	4b1a      	ldr	r3, [pc, #104]	; (80087d0 <sqrtf+0x9c>)
 8008768:	9301      	str	r3, [sp, #4]
 800876a:	ee18 0a10 	vmov	r0, s16
 800876e:	2300      	movs	r3, #0
 8008770:	9308      	str	r3, [sp, #32]
 8008772:	f7f7 ff59 	bl	8000628 <__aeabi_f2d>
 8008776:	2200      	movs	r2, #0
 8008778:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800877c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008780:	2300      	movs	r3, #0
 8008782:	b9ac      	cbnz	r4, 80087b0 <sqrtf+0x7c>
 8008784:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008788:	4668      	mov	r0, sp
 800878a:	f000 f826 	bl	80087da <matherr>
 800878e:	b1b8      	cbz	r0, 80087c0 <sqrtf+0x8c>
 8008790:	9b08      	ldr	r3, [sp, #32]
 8008792:	b11b      	cbz	r3, 800879c <sqrtf+0x68>
 8008794:	f7fd ff42 	bl	800661c <__errno>
 8008798:	9b08      	ldr	r3, [sp, #32]
 800879a:	6003      	str	r3, [r0, #0]
 800879c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80087a0:	f7f8 fa72 	bl	8000c88 <__aeabi_d2f>
 80087a4:	ee00 0a10 	vmov	s0, r0
 80087a8:	b00a      	add	sp, #40	; 0x28
 80087aa:	ecbd 8b02 	vpop	{d8}
 80087ae:	bd10      	pop	{r4, pc}
 80087b0:	4610      	mov	r0, r2
 80087b2:	4619      	mov	r1, r3
 80087b4:	f7f8 f8ba 	bl	800092c <__aeabi_ddiv>
 80087b8:	2c02      	cmp	r4, #2
 80087ba:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80087be:	d1e3      	bne.n	8008788 <sqrtf+0x54>
 80087c0:	f7fd ff2c 	bl	800661c <__errno>
 80087c4:	2321      	movs	r3, #33	; 0x21
 80087c6:	6003      	str	r3, [r0, #0]
 80087c8:	e7e2      	b.n	8008790 <sqrtf+0x5c>
 80087ca:	bf00      	nop
 80087cc:	200005a4 	.word	0x200005a4
 80087d0:	0801bee0 	.word	0x0801bee0

080087d4 <__ieee754_sqrtf>:
 80087d4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80087d8:	4770      	bx	lr

080087da <matherr>:
 80087da:	2000      	movs	r0, #0
 80087dc:	4770      	bx	lr
	...

080087e0 <_init>:
 80087e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087e2:	bf00      	nop
 80087e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087e6:	bc08      	pop	{r3}
 80087e8:	469e      	mov	lr, r3
 80087ea:	4770      	bx	lr

080087ec <_fini>:
 80087ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087ee:	bf00      	nop
 80087f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087f2:	bc08      	pop	{r3}
 80087f4:	469e      	mov	lr, r3
 80087f6:	4770      	bx	lr
