// Seed: 2987126850
module module_0;
  wire id_2;
  wire id_3 = id_4;
  module_2(
      id_3, id_2, id_2, id_3
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(id_1 == 1'b0 or posedge 1) if ({id_5, 1}) id_3 <= id_4;
  wor id_6 = 1;
  module_0();
  assign id_5 = id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  supply0 id_5;
  assign id_3 = id_5 == id_2 || 1;
  wire id_6;
  assign id_5 = 1 + 1 ? id_2 : id_2;
  wire id_7;
  always @(posedge 1) begin
    cover (1);
  end
endmodule
