#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022452036010 .scope module, "RAM4K_Optim_Testbench" "RAM4K_Optim_Testbench" 2 1;
 .timescale 0 0;
v0000022452012f60_0 .var "CLK", 0 0;
v0000022452013000_0 .var "address", 11 0;
v00000224520130a0_0 .var/i "i", 31 0;
v0000022452044940_0 .var "in", 15 0;
v00000224520449e0_0 .var "load", 0 0;
v0000022452044a80_0 .net "out", 15 0, v0000022452012ec0_0;  1 drivers
v0000022452044b20 .array "rand_address", 99 0, 11 0;
v0000022452044bc0 .array "rand_data", 99 0, 15 0;
v0000022452044c60 .array "read_data", 99 0, 15 0;
S_00000224520361a0 .scope module, "ram4k_optim" "RAM4K_Optim" 2 9, 3 1 0, S_0000022452036010;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 12 "address";
    .port_info 4 /OUTPUT 16 "out";
v0000022451ffbc20_0 .net "CLK", 0 0, v0000022452012f60_0;  1 drivers
v0000022452036330 .array "RAM", 0 4095, 15 0;
v0000022452012ce0_0 .net "address", 11 0, v0000022452013000_0;  1 drivers
v0000022452012d80_0 .net "in", 15 0, v0000022452044940_0;  1 drivers
v0000022452012e20_0 .net "load", 0 0, v00000224520449e0_0;  1 drivers
v0000022452012ec0_0 .var "out", 15 0;
E_000002245204d760 .event posedge, v0000022451ffbc20_0;
    .scope S_00000224520361a0;
T_0 ;
    %wait E_000002245204d760;
    %load/vec4 v0000022452012ce0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000022452036330, 4;
    %assign/vec4 v0000022452012ec0_0, 0;
    %load/vec4 v0000022452012e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000022452012d80_0;
    %load/vec4 v0000022452012ce0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022452036330, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000022452036010;
T_1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000022452044940_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022452012f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000224520449e0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000022452013000_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000224520130a0_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000224520130a0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_1.1, 5;
    %vpi_func 2 31 "$random" 32 {0 0 0};
    %pushi/vec4 2734, 0, 32;
    %mod/s;
    %pad/s 12;
    %ix/getv/s 4, v00000224520130a0_0;
    %store/vec4a v0000022452044b20, 4, 0;
    %vpi_func 2 32 "$random" 32 {0 0 0};
    %pad/s 16;
    %ix/getv/s 4, v00000224520130a0_0;
    %store/vec4a v0000022452044bc0, 4, 0;
    %load/vec4 v00000224520130a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000224520130a0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000224520130a0_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000224520130a0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_1.3, 5;
    %delay 20, 0;
    %ix/getv/s 4, v00000224520130a0_0;
    %load/vec4a v0000022452044bc0, 4;
    %store/vec4 v0000022452044940_0, 0, 16;
    %ix/getv/s 4, v00000224520130a0_0;
    %load/vec4a v0000022452044b20, 4;
    %store/vec4 v0000022452013000_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000224520449e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022452012f60_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022452012f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000224520449e0_0, 0, 1;
    %load/vec4 v00000224520130a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000224520130a0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000224520130a0_0, 0, 32;
T_1.4 ;
    %load/vec4 v00000224520130a0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_1.5, 5;
    %delay 20, 0;
    %ix/getv/s 4, v00000224520130a0_0;
    %load/vec4a v0000022452044b20, 4;
    %store/vec4 v0000022452013000_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022452012f60_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022452012f60_0, 0, 1;
    %load/vec4 v0000022452044a80_0;
    %ix/getv/s 4, v00000224520130a0_0;
    %store/vec4a v0000022452044c60, 4, 0;
    %vpi_call 2 44 "$display", "Address: %d, Written: %h, Read: %h", &A<v0000022452044b20, v00000224520130a0_0 >, &A<v0000022452044bc0, v00000224520130a0_0 >, &A<v0000022452044c60, v00000224520130a0_0 > {0 0 0};
    %load/vec4 v00000224520130a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000224520130a0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %delay 20, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000022452036010;
T_2 ;
    %delay 10, 0;
    %load/vec4 v0000022452012f60_0;
    %inv;
    %store/vec4 v0000022452012f60_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\RAM_CompileTimeOptimized\src\RAM4K_Optim_tb.vh";
    ".\RAM_CompileTimeOptimized\src\RAM4K_Optim.vh";
