# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab5.srcs/sim_1/new/blk_mem_gen_0_tb.vhd" \
"../../../../lab5.srcs/sim_1/new/blk_mem_gen_1_tb.vhd" \

# Do not sort compile order
nosort
