==39382== Cachegrind, a cache and branch-prediction profiler
==39382== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39382== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39382== Command: ./sift .
==39382== 
--39382-- warning: L3 cache found, using its data for the LL simulation.
--39382-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39382-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39382== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39382== (see section Limitations in user manual)
==39382== NOTE: further instances of this message will not be shown
==39382== 
==39382== I   refs:      3,167,698,658
==39382== I1  misses:            1,822
==39382== LLi misses:            1,817
==39382== I1  miss rate:          0.00%
==39382== LLi miss rate:          0.00%
==39382== 
==39382== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39382== D1  misses:        5,395,748  (  3,230,751 rd   +   2,164,997 wr)
==39382== LLd misses:        4,605,735  (  2,552,178 rd   +   2,053,557 wr)
==39382== D1  miss rate:           0.6% (        0.5%     +         0.7%  )
==39382== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39382== 
==39382== LL refs:           5,397,570  (  3,232,573 rd   +   2,164,997 wr)
==39382== LL misses:         4,607,552  (  2,553,995 rd   +   2,053,557 wr)
==39382== LL miss rate:            0.1% (        0.1%     +         0.7%  )
