// Seed: 3105219436
`define pp_3 0
`define pp_4 0
`define pp_5 0
`timescale 1 ps / 1 ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  output id_1;
  assign id_3 = id_2;
  type_4(
      1 ^ id_1, id_3
  );
  logic id_3;
  assign id_3 = id_2;
endmodule
