{"vcs1":{"timestamp_begin":1731561709.708767039, "rt":1.93, "ut":0.59, "st":0.25}}
{"vcselab":{"timestamp_begin":1731561711.711680785, "rt":1.02, "ut":0.25, "st":0.14}}
{"link":{"timestamp_begin":1731561712.810224136, "rt":0.37, "ut":0.16, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731561709.149129232}
{"VCS_COMP_START_TIME": 1731561709.149129232}
{"VCS_COMP_END_TIME": 1731561719.303173365}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 332344}}
{"stitch_vcselab": {"peak_mem": 231548}}
