// Seed: 203433955
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_8 :
  assert property (@(-1) 1 * 1 * 1'h0)
  else;
  id_9 :
  assert property (@(-1 or id_9) -1)
  else;
  wire id_10;
  wire id_11;
endmodule
module module_1 #(
    parameter id_14 = 32'd69,
    parameter id_6  = 32'd45
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  inout logic [7:0] id_17;
  input wire id_16;
  output wire id_15;
  inout wire _id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire _id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_3,
      id_18,
      id_19,
      id_3,
      id_15,
      id_13,
      id_3
  );
  input wire id_1;
  wire [1 : -1  ==  id_14] id_21;
  always_latch begin : LABEL_0
    if (1) id_17[id_6] = {1{1}};
  end
  logic ["" : 1] id_22;
  ;
  logic id_23;
  reg   id_24;
  always id_24 = 1;
endmodule
