

================================================================
== Vitis HLS Report for 'C_drain_IO_L3_out_serialize'
================================================================
* Date:           Thu Sep 12 16:27:04 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1032|     1032|  5.160 us|  5.160 us|  1032|  1032|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1164_1  |     1030|     1030|        11|          4|          1|   256|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       76|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      134|    -|
|Register             |        -|     -|      725|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      725|      274|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1164_fu_142_p2               |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage2_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_303                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_400                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op31_read_state2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln1164_1_fu_148_p2            |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln1164_fu_136_p2              |      icmp|   0|  0|  17|           9|          10|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  76|          40|          35|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |C_blk_n                                         |   9|          2|    1|          2|
    |ap_NS_fsm                                       |  26|          5|    1|          5|
    |ap_done_int                                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                            |   9|          2|    9|         18|
    |fifo_C_drain_C_drain_IO_L3_out_serialize_blk_n  |   9|          2|    1|          2|
    |gmem_C_blk_n_AW                                 |   9|          2|    1|          2|
    |gmem_C_blk_n_B                                  |   9|          2|    1|          2|
    |gmem_C_blk_n_W                                  |   9|          2|    1|          2|
    |i_fu_76                                         |   9|          2|    9|         18|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 134|         29|   29|         61|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+-----+----+-----+-----------+
    |                           Name                          |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                |    4|   0|    4|          0|
    |ap_done_reg                                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                         |    1|   0|    1|          0|
    |fifo_C_drain_C_drain_IO_L3_out_serialize_read_1_reg_234  |  128|   0|  128|          0|
    |fifo_C_drain_C_drain_IO_L3_out_serialize_read_2_reg_239  |  128|   0|  128|          0|
    |fifo_C_drain_C_drain_IO_L3_out_serialize_read_3_reg_244  |  128|   0|  128|          0|
    |fifo_C_drain_C_drain_IO_L3_out_serialize_read_reg_229    |  128|   0|  128|          0|
    |first_iter_0_reg_116                                     |    1|   0|    1|          0|
    |i_fu_76                                                  |    9|   0|    9|          0|
    |icmp_ln1164_1_reg_220                                    |    1|   0|    1|          0|
    |icmp_ln1164_reg_216                                      |    1|   0|    1|          0|
    |sext_ln1164_reg_224                                      |   64|   0|   64|          0|
    |icmp_ln1164_1_reg_220                                    |   64|  32|    1|          0|
    |icmp_ln1164_reg_216                                      |   64|  32|    1|          0|
    +---------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                    |  725|  64|  599|          0|
    +---------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                        RTL Ports                        | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                                   |   in|    1|  ap_ctrl_hs|               C_drain_IO_L3_out_serialize|  return value|
|ap_rst                                                   |   in|    1|  ap_ctrl_hs|               C_drain_IO_L3_out_serialize|  return value|
|ap_start                                                 |   in|    1|  ap_ctrl_hs|               C_drain_IO_L3_out_serialize|  return value|
|ap_done                                                  |  out|    1|  ap_ctrl_hs|               C_drain_IO_L3_out_serialize|  return value|
|ap_continue                                              |   in|    1|  ap_ctrl_hs|               C_drain_IO_L3_out_serialize|  return value|
|ap_idle                                                  |  out|    1|  ap_ctrl_hs|               C_drain_IO_L3_out_serialize|  return value|
|ap_ready                                                 |  out|    1|  ap_ctrl_hs|               C_drain_IO_L3_out_serialize|  return value|
|fifo_C_drain_C_drain_IO_L3_out_serialize_dout            |   in|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L3_out_serialize|       pointer|
|fifo_C_drain_C_drain_IO_L3_out_serialize_num_data_valid  |   in|    2|     ap_fifo|  fifo_C_drain_C_drain_IO_L3_out_serialize|       pointer|
|fifo_C_drain_C_drain_IO_L3_out_serialize_fifo_cap        |   in|    2|     ap_fifo|  fifo_C_drain_C_drain_IO_L3_out_serialize|       pointer|
|fifo_C_drain_C_drain_IO_L3_out_serialize_empty_n         |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L3_out_serialize|       pointer|
|fifo_C_drain_C_drain_IO_L3_out_serialize_read            |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L3_out_serialize|       pointer|
|m_axi_gmem_C_AWVALID                                     |  out|    1|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_AWREADY                                     |   in|    1|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_AWADDR                                      |  out|   64|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_AWID                                        |  out|    1|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_AWLEN                                       |  out|   32|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_AWSIZE                                      |  out|    3|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_AWBURST                                     |  out|    2|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_AWLOCK                                      |  out|    2|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_AWCACHE                                     |  out|    4|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_AWPROT                                      |  out|    3|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_AWQOS                                       |  out|    4|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_AWREGION                                    |  out|    4|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_AWUSER                                      |  out|    1|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_WVALID                                      |  out|    1|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_WREADY                                      |   in|    1|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_WDATA                                       |  out|  512|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_WSTRB                                       |  out|   64|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_WLAST                                       |  out|    1|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_WID                                         |  out|    1|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_WUSER                                       |  out|    1|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_ARVALID                                     |  out|    1|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_ARREADY                                     |   in|    1|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_ARADDR                                      |  out|   64|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_ARID                                        |  out|    1|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_ARLEN                                       |  out|   32|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_ARSIZE                                      |  out|    3|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_ARBURST                                     |  out|    2|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_ARLOCK                                      |  out|    2|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_ARCACHE                                     |  out|    4|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_ARPROT                                      |  out|    3|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_ARQOS                                       |  out|    4|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_ARREGION                                    |  out|    4|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_ARUSER                                      |  out|    1|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_RVALID                                      |   in|    1|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_RREADY                                      |  out|    1|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_RDATA                                       |   in|  512|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_RLAST                                       |   in|    1|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_RID                                         |   in|    1|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_RFIFONUM                                    |   in|    9|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_RUSER                                       |   in|    1|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_RRESP                                       |   in|    2|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_BVALID                                      |   in|    1|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_BREADY                                      |  out|    1|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_BRESP                                       |   in|    2|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_BID                                         |   in|    1|       m_axi|                                    gmem_C|       pointer|
|m_axi_gmem_C_BUSER                                       |   in|    1|       m_axi|                                    gmem_C|       pointer|
|C_dout                                                   |   in|   64|     ap_fifo|                                         C|       pointer|
|C_num_data_valid                                         |   in|    5|     ap_fifo|                                         C|       pointer|
|C_fifo_cap                                               |   in|    5|     ap_fifo|                                         C|       pointer|
|C_empty_n                                                |   in|    1|     ap_fifo|                                         C|       pointer|
|C_read                                                   |  out|    1|     ap_fifo|                                         C|       pointer|
+---------------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 4, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.43>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln11641 = alloca i32 1"   --->   Operation 15 'alloca' 'sext_ln11641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_C, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_15, void @empty_13, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln1164 = store i9 0, i9 %i" [src/kernel_kernel.cpp:1164]   --->   Operation 19 'store' 'store_ln1164' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%br_ln1164 = br void %for.inc" [src/kernel_kernel.cpp:1164]   --->   Operation 20 'br' 'br_ln1164' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %new.latch.for.inc.split, i1 1, void %entry"   --->   Operation 21 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [src/kernel_kernel.cpp:1164]   --->   Operation 22 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.71ns)   --->   "%icmp_ln1164 = icmp_eq  i9 %i_1, i9 256" [src/kernel_kernel.cpp:1164]   --->   Operation 23 'icmp' 'icmp_ln1164' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.71ns)   --->   "%add_ln1164 = add i9 %i_1, i9 1" [src/kernel_kernel.cpp:1164]   --->   Operation 24 'add' 'add_ln1164' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1164 = br i1 %icmp_ln1164, void %new.body.for.inc, void %for.end20" [src/kernel_kernel.cpp:1164]   --->   Operation 25 'br' 'br_ln1164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1164 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc" [src/kernel_kernel.cpp:1164]   --->   Operation 26 'br' 'br_ln1164' <Predicate = (!icmp_ln1164)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.71ns)   --->   "%icmp_ln1164_1 = icmp_eq  i9 %add_ln1164, i9 256" [src/kernel_kernel.cpp:1164]   --->   Operation 27 'icmp' 'icmp_ln1164_1' <Predicate = (!icmp_ln1164)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln1164 = br i1 %icmp_ln1164_1, void %new.latch.for.inc.split, void %last.iter.for.inc.split" [src/kernel_kernel.cpp:1164]   --->   Operation 28 'br' 'br_ln1164' <Predicate = (!icmp_ln1164)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln1164 = store i9 %add_ln1164, i9 %i" [src/kernel_kernel.cpp:1164]   --->   Operation 29 'store' 'store_ln1164' <Predicate = (!icmp_ln1164)> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln1164 = br void %for.inc" [src/kernel_kernel.cpp:1164]   --->   Operation 30 'br' 'br_ln1164' <Predicate = (!icmp_ln1164)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 31 [1/1] (1.37ns)   --->   "%C_1 = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %C"   --->   Operation 31 'read' 'C_1' <Predicate = (!icmp_ln1164 & first_iter_0)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 13> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %C_1, i32 6, i32 63" [src/kernel_kernel.cpp:1164]   --->   Operation 32 'partselect' 'trunc_ln' <Predicate = (!icmp_ln1164 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1164 = sext i58 %trunc_ln" [src/kernel_kernel.cpp:1164]   --->   Operation 33 'sext' 'sext_ln1164' <Predicate = (!icmp_ln1164 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln1164 = store i64 %sext_ln1164, i64 %sext_ln11641" [src/kernel_kernel.cpp:1164]   --->   Operation 34 'store' 'store_ln1164' <Predicate = (!icmp_ln1164 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.40ns)   --->   "%fifo_C_drain_C_drain_IO_L3_out_serialize_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize" [src/kernel_kernel.cpp:1171]   --->   Operation 35 'read' 'fifo_C_drain_C_drain_IO_L3_out_serialize_read' <Predicate = (!icmp_ln1164)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%gmem_C_addr = getelementptr i512 %gmem_C, i64 %sext_ln1164" [src/kernel_kernel.cpp:1164]   --->   Operation 36 'getelementptr' 'gmem_C_addr' <Predicate = (!icmp_ln1164 & first_iter_0)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (3.65ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i64 %gmem_C_addr, i32 256" [src/kernel_kernel.cpp:1164]   --->   Operation 37 'writereq' 'empty' <Predicate = (!icmp_ln1164 & first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln1164 = br void %for.inc.split" [src/kernel_kernel.cpp:1164]   --->   Operation 38 'br' 'br_ln1164' <Predicate = (!icmp_ln1164 & first_iter_0)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.40ns)   --->   "%fifo_C_drain_C_drain_IO_L3_out_serialize_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize" [src/kernel_kernel.cpp:1171]   --->   Operation 39 'read' 'fifo_C_drain_C_drain_IO_L3_out_serialize_read_1' <Predicate = (!icmp_ln1164)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 1.40>
ST_4 : Operation 40 [1/1] (1.40ns)   --->   "%fifo_C_drain_C_drain_IO_L3_out_serialize_read_2 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize" [src/kernel_kernel.cpp:1171]   --->   Operation 40 'read' 'fifo_C_drain_C_drain_IO_L3_out_serialize_read_2' <Predicate = (!icmp_ln1164)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 1.40>
ST_5 : Operation 41 [1/1] (1.40ns)   --->   "%fifo_C_drain_C_drain_IO_L3_out_serialize_read_3 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize" [src/kernel_kernel.cpp:1171]   --->   Operation 41 'read' 'fifo_C_drain_C_drain_IO_L3_out_serialize_read_3' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln11641_load = load i64 %sext_ln11641" [src/kernel_kernel.cpp:1164]   --->   Operation 42 'load' 'sext_ln11641_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln1165 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [src/kernel_kernel.cpp:1165]   --->   Operation 43 'specpipeline' 'specpipeline_ln1165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1164 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [src/kernel_kernel.cpp:1164]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln1164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln1164 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/kernel_kernel.cpp:1164]   --->   Operation 45 'specloopname' 'specloopname_ln1164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i128.i128.i128.i128, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_read_3, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_read_2, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_read_1, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_read" [src/kernel_kernel.cpp:1174]   --->   Operation 46 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%gmem_C_addr_1 = getelementptr i512 %gmem_C, i64 %sext_ln11641_load" [src/kernel_kernel.cpp:1164]   --->   Operation 47 'getelementptr' 'gmem_C_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (3.65ns)   --->   "%write_ln1175 = write void @_ssdm_op_Write.m_axi.p1i512, i64 %gmem_C_addr_1, i512 %tmp_3, i64 18446744073709551615" [src/kernel_kernel.cpp:1175]   --->   Operation 48 'write' 'write_ln1175' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 49 [5/5] (3.65ns)   --->   "%empty_133 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i64 %gmem_C_addr_1" [src/kernel_kernel.cpp:1177]   --->   Operation 49 'writeresp' 'empty_133' <Predicate = (icmp_ln1164_1)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln1177 = ret" [src/kernel_kernel.cpp:1177]   --->   Operation 55 'ret' 'ret_ln1177' <Predicate = (icmp_ln1164)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 50 [4/5] (3.65ns)   --->   "%empty_133 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i64 %gmem_C_addr_1" [src/kernel_kernel.cpp:1177]   --->   Operation 50 'writeresp' 'empty_133' <Predicate = (icmp_ln1164_1)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 51 [3/5] (3.65ns)   --->   "%empty_133 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i64 %gmem_C_addr_1" [src/kernel_kernel.cpp:1177]   --->   Operation 51 'writeresp' 'empty_133' <Predicate = (icmp_ln1164_1)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 52 [2/5] (3.65ns)   --->   "%empty_133 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i64 %gmem_C_addr_1" [src/kernel_kernel.cpp:1177]   --->   Operation 52 'writeresp' 'empty_133' <Predicate = (icmp_ln1164_1)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 53 [1/5] (3.65ns)   --->   "%empty_133 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i64 %gmem_C_addr_1" [src/kernel_kernel.cpp:1177]   --->   Operation 53 'writeresp' 'empty_133' <Predicate = (icmp_ln1164_1)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln1164 = br void %new.latch.for.inc.split" [src/kernel_kernel.cpp:1164]   --->   Operation 54 'br' 'br_ln1164' <Predicate = (icmp_ln1164_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L3_out_serialize]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                               (alloca           ) [ 010000000000]
sext_ln11641                                    (alloca           ) [ 011111100000]
specinterface_ln0                               (specinterface    ) [ 000000000000]
specinterface_ln0                               (specinterface    ) [ 000000000000]
specinterface_ln0                               (specinterface    ) [ 000000000000]
store_ln1164                                    (store            ) [ 000000000000]
br_ln1164                                       (br               ) [ 000000000000]
first_iter_0                                    (phi              ) [ 011100000000]
i_1                                             (load             ) [ 000000000000]
icmp_ln1164                                     (icmp             ) [ 011111111111]
add_ln1164                                      (add              ) [ 000000000000]
br_ln1164                                       (br               ) [ 000000000000]
br_ln1164                                       (br               ) [ 000000000000]
icmp_ln1164_1                                   (icmp             ) [ 011111111111]
br_ln1164                                       (br               ) [ 000000000000]
store_ln1164                                    (store            ) [ 000000000000]
br_ln1164                                       (br               ) [ 010000000000]
C_1                                             (read             ) [ 000000000000]
trunc_ln                                        (partselect       ) [ 000000000000]
sext_ln1164                                     (sext             ) [ 000100000000]
store_ln1164                                    (store            ) [ 000000000000]
fifo_C_drain_C_drain_IO_L3_out_serialize_read   (read             ) [ 011111100000]
gmem_C_addr                                     (getelementptr    ) [ 000000000000]
empty                                           (writereq         ) [ 000000000000]
br_ln1164                                       (br               ) [ 000000000000]
fifo_C_drain_C_drain_IO_L3_out_serialize_read_1 (read             ) [ 011011100000]
fifo_C_drain_C_drain_IO_L3_out_serialize_read_2 (read             ) [ 011001100000]
fifo_C_drain_C_drain_IO_L3_out_serialize_read_3 (read             ) [ 001000100000]
sext_ln11641_load                               (load             ) [ 000000000000]
specpipeline_ln1165                             (specpipeline     ) [ 000000000000]
speclooptripcount_ln1164                        (speclooptripcount) [ 000000000000]
specloopname_ln1164                             (specloopname     ) [ 000000000000]
tmp_3                                           (bitconcatenate   ) [ 000000000000]
gmem_C_addr_1                                   (getelementptr    ) [ 011110011111]
write_ln1175                                    (write            ) [ 000000000000]
empty_133                                       (writeresp        ) [ 000000000000]
br_ln1164                                       (br               ) [ 000000000000]
ret_ln1177                                      (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_C"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_C_drain_IO_L3_out_serialize">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L3_out_serialize"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i128.i128.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sext_ln11641_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sext_ln11641/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="C_1_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_1/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="128" slack="0"/>
<pin id="92" dir="0" index="1" bw="128" slack="0"/>
<pin id="93" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_C_drain_C_drain_IO_L3_out_serialize_read/2 fifo_C_drain_C_drain_IO_L3_out_serialize_read_1/3 fifo_C_drain_C_drain_IO_L3_out_serialize_read_2/4 fifo_C_drain_C_drain_IO_L3_out_serialize_read_3/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="empty_writereq_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="512" slack="0"/>
<pin id="99" dir="0" index="2" bw="10" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln1175_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="512" slack="0"/>
<pin id="106" dir="0" index="2" bw="512" slack="0"/>
<pin id="107" dir="0" index="3" bw="1" slack="0"/>
<pin id="108" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1175/6 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_writeresp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="512" slack="1"/>
<pin id="114" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty_133/7 "/>
</bind>
</comp>

<comp id="116" class="1005" name="first_iter_0_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="first_iter_0_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="1" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln1164_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="9" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1164/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_1_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="9" slack="0"/>
<pin id="135" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln1164_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="9" slack="0"/>
<pin id="138" dir="0" index="1" bw="9" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1164/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln1164_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1164/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln1164_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="0"/>
<pin id="150" dir="0" index="1" bw="9" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1164_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln1164_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="0"/>
<pin id="156" dir="0" index="1" bw="9" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1164/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="58" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="0" index="2" bw="4" slack="0"/>
<pin id="163" dir="0" index="3" bw="7" slack="0"/>
<pin id="164" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sext_ln1164_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="58" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1164/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln1164_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="58" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="1"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1164/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="gmem_C_addr_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="1"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_C_addr/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sext_ln11641_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="5"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sext_ln11641_load/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_3_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="512" slack="0"/>
<pin id="189" dir="0" index="1" bw="128" slack="1"/>
<pin id="190" dir="0" index="2" bw="128" slack="2"/>
<pin id="191" dir="0" index="3" bw="128" slack="3"/>
<pin id="192" dir="0" index="4" bw="128" slack="4"/>
<pin id="193" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="gmem_C_addr_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_C_addr_1/6 "/>
</bind>
</comp>

<comp id="203" class="1005" name="i_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="210" class="1005" name="sext_ln11641_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln11641 "/>
</bind>
</comp>

<comp id="216" class="1005" name="icmp_ln1164_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1164 "/>
</bind>
</comp>

<comp id="220" class="1005" name="icmp_ln1164_1_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="6"/>
<pin id="222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1164_1 "/>
</bind>
</comp>

<comp id="224" class="1005" name="sext_ln1164_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1164 "/>
</bind>
</comp>

<comp id="229" class="1005" name="fifo_C_drain_C_drain_IO_L3_out_serialize_read_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="128" slack="4"/>
<pin id="231" dir="1" index="1" bw="128" slack="4"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L3_out_serialize_read "/>
</bind>
</comp>

<comp id="234" class="1005" name="fifo_C_drain_C_drain_IO_L3_out_serialize_read_1_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="128" slack="3"/>
<pin id="236" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L3_out_serialize_read_1 "/>
</bind>
</comp>

<comp id="239" class="1005" name="fifo_C_drain_C_drain_IO_L3_out_serialize_read_2_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="128" slack="2"/>
<pin id="241" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L3_out_serialize_read_2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="fifo_C_drain_C_drain_IO_L3_out_serialize_read_3_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="128" slack="1"/>
<pin id="246" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="fifo_C_drain_C_drain_IO_L3_out_serialize_read_3 "/>
</bind>
</comp>

<comp id="249" class="1005" name="gmem_C_addr_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="512" slack="1"/>
<pin id="251" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_C_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="52" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="54" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="56" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="70" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="72" pin="0"/><net_sink comp="103" pin=3"/></net>

<net id="115"><net_src comp="74" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="127"><net_src comp="119" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="40" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="133" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="142" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="84" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="172"><net_src comp="159" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="178" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="194"><net_src comp="68" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="187" pin="5"/><net_sink comp="103" pin=2"/></net>

<net id="200"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="184" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="196" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="206"><net_src comp="76" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="209"><net_src comp="203" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="213"><net_src comp="80" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="219"><net_src comp="136" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="148" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="169" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="232"><net_src comp="90" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="187" pin=4"/></net>

<net id="237"><net_src comp="90" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="187" pin=3"/></net>

<net id="242"><net_src comp="90" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="247"><net_src comp="90" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="252"><net_src comp="196" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="111" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_C | {3 6 7 8 9 10 11 }
 - Input state : 
	Port: C_drain_IO_L3_out_serialize : gmem_C | {}
	Port: C_drain_IO_L3_out_serialize : C | {2 }
	Port: C_drain_IO_L3_out_serialize : fifo_C_drain_C_drain_IO_L3_out_serialize | {2 3 4 5 }
  - Chain level:
	State 1
		store_ln1164 : 1
		first_iter_0 : 1
		i_1 : 1
		icmp_ln1164 : 2
		add_ln1164 : 2
		br_ln1164 : 3
		br_ln1164 : 2
		icmp_ln1164_1 : 3
		br_ln1164 : 4
		store_ln1164 : 3
	State 2
		sext_ln1164 : 1
		store_ln1164 : 2
	State 3
		empty : 1
	State 4
	State 5
	State 6
		gmem_C_addr_1 : 1
		write_ln1175 : 2
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   icmp   |     icmp_ln1164_fu_136    |    0    |    16   |
|          |    icmp_ln1164_1_fu_148   |    0    |    16   |
|----------|---------------------------|---------|---------|
|    add   |     add_ln1164_fu_142     |    0    |    16   |
|----------|---------------------------|---------|---------|
|   read   |       C_1_read_fu_84      |    0    |    0    |
|          |       grp_read_fu_90      |    0    |    0    |
|----------|---------------------------|---------|---------|
| writereq |    empty_writereq_fu_96   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  | write_ln1175_write_fu_103 |    0    |    0    |
|----------|---------------------------|---------|---------|
| writeresp|    grp_writeresp_fu_111   |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|      trunc_ln_fu_159      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |     sext_ln1164_fu_169    |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        tmp_3_fu_187       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    48   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------------+--------+
|                                                       |   FF   |
+-------------------------------------------------------+--------+
|fifo_C_drain_C_drain_IO_L3_out_serialize_read_1_reg_234|   128  |
|fifo_C_drain_C_drain_IO_L3_out_serialize_read_2_reg_239|   128  |
|fifo_C_drain_C_drain_IO_L3_out_serialize_read_3_reg_244|   128  |
| fifo_C_drain_C_drain_IO_L3_out_serialize_read_reg_229 |   128  |
|                  first_iter_0_reg_116                 |    1   |
|                 gmem_C_addr_1_reg_249                 |   512  |
|                       i_reg_203                       |    9   |
|                 icmp_ln1164_1_reg_220                 |    1   |
|                  icmp_ln1164_reg_216                  |    1   |
|                  sext_ln11641_reg_210                 |   64   |
|                  sext_ln1164_reg_224                  |   64   |
+-------------------------------------------------------+--------+
|                         Total                         |  1164  |
+-------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   48   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1164  |    -   |
+-----------+--------+--------+
|   Total   |  1164  |   48   |
+-----------+--------+--------+
