INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/delay/delay.srcs/sim_1/new/test_delay_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_delay_data
