`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////

// Simple adder module

module simple_adder_code(
    input clk,
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
    );
    
    reg [31:0] sum_reg;     // register to hold the sum
    
     // On every rising edge of the clock, add A and B
    always@(posedge clk)
    begin
    sum_reg<=a+b;    
    end
    
    assign sum=sum_reg;     // Output the stored sum
    
endmodule
