$date
	Fri Nov 01 02:04:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Mux2x1_tb $end
$var wire 32 ! salMux_tb [31:0] $end
$var reg 32 " e1_tb [31:0] $end
$var reg 32 # e2_tb [31:0] $end
$var reg 1 $ sel_tb $end
$scope module UUT $end
$var wire 32 % e1 [31:0] $end
$var wire 32 & e2 [31:0] $end
$var wire 1 $ sel $end
$var reg 32 ' salMux [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111 '
b1010 &
b1111 %
0$
b1010 #
b1111 "
b1111 !
$end
#1000
b101 !
b101 '
b101 #
b101 &
b10100 "
b10100 %
1$
#2000
b1011 !
b1011 '
b1011 #
b1011 &
b100001 "
b100001 %
#3000
b1 !
b1 '
b1010 #
b1010 &
b1 "
b1 %
0$
#4000
b11001 !
b11001 '
b1111100111 #
b1111100111 &
b11001 "
b11001 %
#5000
