Analysis & Synthesis report for adder
Thu Apr 11 10:42:27 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_data_module:adder_nios2_processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated
 18. Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_tag_module:adder_nios2_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_jgj1:auto_generated
 19. Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_bht_module:adder_nios2_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated
 20. Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated
 21. Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_b_module:adder_nios2_processor_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated
 22. Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_tag_module:adder_nios2_processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_fmi1:auto_generated
 23. Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_data_module:adder_nios2_processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated
 24. Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_victim_module:adder_nios2_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated
 25. Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug
 26. Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 27. Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
 28. Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break
 29. Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_itrace:the_adder_nios2_processor_cpu_nios2_oci_itrace
 30. Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_im:the_adder_nios2_processor_cpu_nios2_oci_im
 31. Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem
 32. Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 33. Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck
 34. Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 35. Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
 36. Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk
 37. Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 38. Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
 39. Source assignments for adder_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_a4n1:auto_generated
 40. Source assignments for adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_demux:cmd_demux
 41. Source assignments for adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 42. Source assignments for adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_demux:rsp_demux
 43. Source assignments for adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 44. Source assignments for adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 45. Source assignments for adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 46. Source assignments for adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 47. Source assignments for altera_reset_controller:rst_controller
 48. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 49. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 50. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_data_module:adder_nios2_processor_cpu_ic_data
 51. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_data_module:adder_nios2_processor_cpu_ic_data|altsyncram:the_altsyncram
 52. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_tag_module:adder_nios2_processor_cpu_ic_tag
 53. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_tag_module:adder_nios2_processor_cpu_ic_tag|altsyncram:the_altsyncram
 54. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_bht_module:adder_nios2_processor_cpu_bht
 55. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_bht_module:adder_nios2_processor_cpu_bht|altsyncram:the_altsyncram
 56. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a
 57. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a|altsyncram:the_altsyncram
 58. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_b_module:adder_nios2_processor_cpu_register_bank_b
 59. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_b_module:adder_nios2_processor_cpu_register_bank_b|altsyncram:the_altsyncram
 60. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1
 61. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
 62. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2
 63. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
 64. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3
 65. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
 66. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_tag_module:adder_nios2_processor_cpu_dc_tag
 67. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_tag_module:adder_nios2_processor_cpu_dc_tag|altsyncram:the_altsyncram
 68. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_data_module:adder_nios2_processor_cpu_dc_data
 69. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_data_module:adder_nios2_processor_cpu_dc_data|altsyncram:the_altsyncram
 70. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_victim_module:adder_nios2_processor_cpu_dc_victim
 71. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_victim_module:adder_nios2_processor_cpu_dc_victim|altsyncram:the_altsyncram
 72. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 73. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
 74. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram
 75. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 76. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 77. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
 78. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 79. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
 80. Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy
 81. Parameter Settings for User Entity Instance: adder_onchip_memory2_0:onchip_memory2_0
 82. Parameter Settings for User Entity Instance: adder_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 83. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_data_master_translator
 84. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_instruction_master_translator
 85. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 86. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator
 87. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator
 88. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_1_s1_translator
 89. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_debug_mem_slave_translator
 90. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent
 91. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_instruction_master_agent
 92. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 93. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 94. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 95. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_1_s1_agent
 96. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 97. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo
 98. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_2_s1_agent
 99. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
100. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo
101. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_1_s1_agent
102. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
103. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo
104. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent
105. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
106. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo
107. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router:router|adder_mm_interconnect_0_router_default_decode:the_default_decode
108. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_001:router_001|adder_mm_interconnect_0_router_001_default_decode:the_default_decode
109. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_002:router_002|adder_mm_interconnect_0_router_002_default_decode:the_default_decode
110. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_003:router_003|adder_mm_interconnect_0_router_003_default_decode:the_default_decode
111. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_003:router_004|adder_mm_interconnect_0_router_003_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_003:router_005|adder_mm_interconnect_0_router_003_default_decode:the_default_decode
113. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_006:router_006|adder_mm_interconnect_0_router_006_default_decode:the_default_decode
114. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_processor_data_master_limiter
115. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_processor_instruction_master_limiter
116. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
117. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
118. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
119. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
120. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
121. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
122. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
123. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
124. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
125. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
126. Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
127. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
128. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
129. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
130. altsyncram Parameter Settings by Entity Instance
131. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
132. Port Connectivity Checks: "altera_reset_controller:rst_controller"
133. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
134. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
135. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
136. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_006:router_006|adder_mm_interconnect_0_router_006_default_decode:the_default_decode"
137. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_003:router_003|adder_mm_interconnect_0_router_003_default_decode:the_default_decode"
138. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_002:router_002|adder_mm_interconnect_0_router_002_default_decode:the_default_decode"
139. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_001:router_001|adder_mm_interconnect_0_router_001_default_decode:the_default_decode"
140. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router:router|adder_mm_interconnect_0_router_default_decode:the_default_decode"
141. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo"
142. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent"
143. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo"
144. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_1_s1_agent"
145. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo"
146. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_2_s1_agent"
147. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo"
148. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_1_s1_agent"
149. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
150. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
151. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_instruction_master_agent"
152. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent"
153. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_debug_mem_slave_translator"
154. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_1_s1_translator"
155. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator"
156. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator"
157. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
158. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_instruction_master_translator"
159. Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_data_master_translator"
160. Port Connectivity Checks: "adder_output_1:output_1"
161. Port Connectivity Checks: "adder_onchip_memory2_0:onchip_memory2_0"
162. Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy"
163. Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5"
164. Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
165. Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_pib:the_adder_nios2_processor_cpu_nios2_oci_pib"
166. Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_fifo:the_adder_nios2_processor_cpu_nios2_oci_fifo|adder_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc:the_adder_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc"
167. Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_dtrace:the_adder_nios2_processor_cpu_nios2_oci_dtrace|adder_nios2_processor_cpu_nios2_oci_td_mode:adder_nios2_processor_cpu_nios2_oci_trc_ctrl_td_mode"
168. Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_itrace:the_adder_nios2_processor_cpu_nios2_oci_itrace"
169. Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_dbrk:the_adder_nios2_processor_cpu_nios2_oci_dbrk"
170. Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_xbrk:the_adder_nios2_processor_cpu_nios2_oci_xbrk"
171. Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug"
172. Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci"
173. Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl"
174. Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell"
175. Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_test_bench:the_adder_nios2_processor_cpu_test_bench"
176. Port Connectivity Checks: "adder_nios2_processor:nios2_processor"
177. Port Connectivity Checks: "adder_input_1:input_2"
178. Port Connectivity Checks: "adder_input_1:input_1"
179. Post-Synthesis Netlist Statistics for Top Partition
180. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
181. Elapsed Time Per Partition
182. Analysis & Synthesis Messages
183. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Apr 11 10:42:27 2024          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; adder                                          ;
; Top-level Entity Name           ; adder                                          ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 1760                                           ;
; Total pins                      ; 2                                              ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 192,992                                        ;
; Total DSP Blocks                ; 3                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; adder              ; adder              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                        ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                    ; Library     ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; adder/synthesis/submodules/adder_input_1.v                                              ; yes             ; User Verilog HDL File                        ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_input_1.v                                              ;             ;
; adder/synthesis/submodules/adder_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_irq_mapper.sv                                          ;             ;
; adder/synthesis/submodules/adder_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v                                    ;             ;
; adder/synthesis/submodules/adder_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_avalon_st_adapter.v                  ;             ;
; adder/synthesis/submodules/adder_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ;             ;
; adder/synthesis/submodules/adder_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_cmd_demux.sv                         ;             ;
; adder/synthesis/submodules/adder_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_cmd_demux_001.sv                     ;             ;
; adder/synthesis/submodules/adder_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_cmd_mux.sv                           ;             ;
; adder/synthesis/submodules/adder_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_cmd_mux_001.sv                       ;             ;
; adder/synthesis/submodules/adder_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_router.sv                            ;             ;
; adder/synthesis/submodules/adder_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_router_001.sv                        ;             ;
; adder/synthesis/submodules/adder_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_router_002.sv                        ;             ;
; adder/synthesis/submodules/adder_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_router_003.sv                        ;             ;
; adder/synthesis/submodules/adder_mm_interconnect_0_router_006.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_router_006.sv                        ;             ;
; adder/synthesis/submodules/adder_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_rsp_demux.sv                         ;             ;
; adder/synthesis/submodules/adder_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_rsp_demux_001.sv                     ;             ;
; adder/synthesis/submodules/adder_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_rsp_mux.sv                           ;             ;
; adder/synthesis/submodules/adder_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_rsp_mux_001.sv                       ;             ;
; adder/synthesis/submodules/adder_nios2_processor.v                                      ; yes             ; User Verilog HDL File                        ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor.v                                      ;             ;
; adder/synthesis/submodules/adder_nios2_processor_cpu.v                                  ; yes             ; User Verilog HDL File                        ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v                                  ;             ;
; adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_sysclk.v               ; yes             ; User Verilog HDL File                        ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_sysclk.v               ;             ;
; adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_tck.v                  ; yes             ; User Verilog HDL File                        ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_tck.v                  ;             ;
; adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v              ; yes             ; User Verilog HDL File                        ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v              ;             ;
; adder/synthesis/submodules/adder_nios2_processor_cpu_mult_cell.v                        ; yes             ; User Verilog HDL File                        ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu_mult_cell.v                        ;             ;
; adder/synthesis/submodules/adder_nios2_processor_cpu_test_bench.v                       ; yes             ; User Verilog HDL File                        ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu_test_bench.v                       ;             ;
; adder/synthesis/submodules/adder_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_onchip_memory2_0.v                                     ;             ;
; adder/synthesis/submodules/adder_output_1.v                                             ; yes             ; User Verilog HDL File                        ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_output_1.v                                             ;             ;
; adder/synthesis/submodules/altera_avalon_sc_fifo.v                                      ; yes             ; User Verilog HDL File                        ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_avalon_sc_fifo.v                                      ;             ;
; adder/synthesis/submodules/altera_merlin_arbitrator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_arbitrator.sv                                  ;             ;
; adder/synthesis/submodules/altera_merlin_burst_uncompressor.sv                          ; yes             ; User SystemVerilog HDL File                  ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_burst_uncompressor.sv                          ;             ;
; adder/synthesis/submodules/altera_merlin_master_agent.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_master_agent.sv                                ;             ;
; adder/synthesis/submodules/altera_merlin_master_translator.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_master_translator.sv                           ;             ;
; adder/synthesis/submodules/altera_merlin_slave_agent.sv                                 ; yes             ; User SystemVerilog HDL File                  ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_slave_agent.sv                                 ;             ;
; adder/synthesis/submodules/altera_merlin_slave_translator.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_slave_translator.sv                            ;             ;
; adder/synthesis/submodules/altera_merlin_traffic_limiter.sv                             ; yes             ; User SystemVerilog HDL File                  ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_traffic_limiter.sv                             ;             ;
; adder/synthesis/submodules/altera_nios2_gen2_rtl_module.sv                              ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_nios2_gen2_rtl_module.sv                              ;             ;
; adder/synthesis/submodules/altera_reset_controller.v                                    ; yes             ; User Verilog HDL File                        ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_reset_controller.v                                    ;             ;
; adder/synthesis/submodules/altera_reset_synchronizer.v                                  ; yes             ; User Verilog HDL File                        ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_reset_synchronizer.v                                  ;             ;
; adder/synthesis/adder.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/adder.v                                                                 ;             ;
; altsyncram.tdf                                                                          ; yes             ; Megafunction                                 ; /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                   ;             ;
; stratix_ram_block.inc                                                                   ; yes             ; Megafunction                                 ; /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;             ;
; lpm_mux.inc                                                                             ; yes             ; Megafunction                                 ; /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                      ;             ;
; lpm_decode.inc                                                                          ; yes             ; Megafunction                                 ; /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                   ;             ;
; aglobal231.inc                                                                          ; yes             ; Megafunction                                 ; /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                   ;             ;
; a_rdenreg.inc                                                                           ; yes             ; Megafunction                                 ; /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;             ;
; altrom.inc                                                                              ; yes             ; Megafunction                                 ; /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                       ;             ;
; altram.inc                                                                              ; yes             ; Megafunction                                 ; /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                       ;             ;
; altdpram.inc                                                                            ; yes             ; Megafunction                                 ; /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                     ;             ;
; db/altsyncram_spj1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/maneeshakarichery/de10/adder_nios/db/altsyncram_spj1.tdf                                                                  ;             ;
; db/altsyncram_jgj1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/maneeshakarichery/de10/adder_nios/db/altsyncram_jgj1.tdf                                                                  ;             ;
; db/altsyncram_pdj1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/maneeshakarichery/de10/adder_nios/db/altsyncram_pdj1.tdf                                                                  ;             ;
; db/altsyncram_voi1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/maneeshakarichery/de10/adder_nios/db/altsyncram_voi1.tdf                                                                  ;             ;
; altera_mult_add.tdf                                                                     ; yes             ; Megafunction                                 ; /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add.tdf                              ;             ;
; db/altera_mult_add_37p2.v                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/maneeshakarichery/de10/adder_nios/db/altera_mult_add_37p2.v                                                               ;             ;
; altera_mult_add_rtl.v                                                                   ; yes             ; Megafunction                                 ; /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v                            ;             ;
; db/altsyncram_fmi1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/maneeshakarichery/de10/adder_nios/db/altsyncram_fmi1.tdf                                                                  ;             ;
; db/altsyncram_4kl1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/maneeshakarichery/de10/adder_nios/db/altsyncram_4kl1.tdf                                                                  ;             ;
; db/altsyncram_baj1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/maneeshakarichery/de10/adder_nios/db/altsyncram_baj1.tdf                                                                  ;             ;
; altera_std_synchronizer.v                                                               ; yes             ; Megafunction                                 ; /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v                        ;             ;
; db/altsyncram_qid1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/maneeshakarichery/de10/adder_nios/db/altsyncram_qid1.tdf                                                                  ;             ;
; sld_virtual_jtag_basic.v                                                                ; yes             ; Megafunction                                 ; /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                                           ; yes             ; Encrypted Megafunction                       ; /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                       ; yes             ; Encrypted Megafunction                       ; /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                ;             ;
; db/altsyncram_a4n1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/maneeshakarichery/de10/adder_nios/db/altsyncram_a4n1.tdf                                                                  ;             ;
; adder/synthesis/submodules/adder_onchip_memory2_0.hex                                   ; yes             ; Auto-Found Memory Initialization File        ; /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_onchip_memory2_0.hex                                   ;             ;
; pzdyqx.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/pzdyqx.vhd                                       ;             ;
; sld_hub.vhd                                                                             ; yes             ; Encrypted Megafunction                       ; /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                                      ; altera_sld  ;
; db/ip/sld9e0bd25c/alt_sld_fab.v                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/maneeshakarichery/de10/adder_nios/db/ip/sld9e0bd25c/alt_sld_fab.v                                                         ; alt_sld_fab ;
; db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab.v                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/maneeshakarichery/de10/adder_nios/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab.v                                  ; alt_sld_fab ;
; db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_ident.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/maneeshakarichery/de10/adder_nios/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_ident.sv                           ; alt_sld_fab ;
; db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/maneeshakarichery/de10/adder_nios/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                        ; alt_sld_fab ;
; db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                      ; yes             ; Encrypted Auto-Found VHDL File               ; /home/maneeshakarichery/de10/adder_nios/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                      ; alt_sld_fab ;
; db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/maneeshakarichery/de10/adder_nios/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                        ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                 ;             ;
; sld_rom_sr.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                   ;             ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 1201          ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 1774          ;
;     -- 7 input functions                    ; 18            ;
;     -- 6 input functions                    ; 418           ;
;     -- 5 input functions                    ; 403           ;
;     -- 4 input functions                    ; 314           ;
;     -- <=3 input functions                  ; 621           ;
;                                             ;               ;
; Dedicated logic registers                   ; 1760          ;
;                                             ;               ;
; I/O pins                                    ; 2             ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 192992        ;
;                                             ;               ;
; Total DSP Blocks                            ; 3             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 1795          ;
; Total fan-out                               ; 18243         ;
; Average fan-out                             ; 4.81          ;
+---------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; |adder                                                                                                                                  ; 1774 (0)            ; 1760 (0)                  ; 192992            ; 3          ; 2    ; 0            ; |adder                                                                                                                                                                                                                                                                                                                                                                                                    ; adder                                            ; work         ;
;    |adder_mm_interconnect_0:mm_interconnect_0|                                                                                          ; 208 (0)             ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                          ; adder_mm_interconnect_0                          ; work         ;
;       |adder_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                     ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                              ; adder_mm_interconnect_0_cmd_demux                ; work         ;
;       |adder_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                      ; adder_mm_interconnect_0_cmd_demux_001            ; work         ;
;       |adder_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                         ; 54 (50)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                  ; adder_mm_interconnect_0_cmd_mux                  ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                         ; work         ;
;       |adder_mm_interconnect_0_router:router|                                                                                           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                    ; adder_mm_interconnect_0_router                   ; work         ;
;       |adder_mm_interconnect_0_router_001:router_001|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                            ; adder_mm_interconnect_0_router_001               ; work         ;
;       |adder_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                              ; adder_mm_interconnect_0_rsp_demux                ; work         ;
;       |adder_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                         ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                  ; adder_mm_interconnect_0_rsp_mux                  ; work         ;
;       |adder_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                 ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                          ; adder_mm_interconnect_0_rsp_mux_001              ; work         ;
;       |altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|                                                                                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                            ; work         ;
;       |altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|                                                                                 ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                            ; work         ;
;       |altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|                                                            ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                            ; work         ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                        ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                            ; work         ;
;       |altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|                                                                                ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                            ; work         ;
;       |altera_merlin_master_agent:nios2_processor_data_master_agent|                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent                                                                                                                                                                                                                                                                                             ; altera_merlin_master_agent                       ; work         ;
;       |altera_merlin_slave_agent:input_1_s1_agent|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_1_s1_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                        ; work         ;
;       |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                        ; work         ;
;       |altera_merlin_slave_translator:input_1_s1_translator|                                                                            ; 9 (9)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                   ; work         ;
;       |altera_merlin_slave_translator:input_2_s1_translator|                                                                            ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                   ; work         ;
;       |altera_merlin_slave_translator:nios2_processor_debug_mem_slave_translator|                                                       ; 2 (2)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_debug_mem_slave_translator                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                   ; work         ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                   ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                   ; work         ;
;       |altera_merlin_slave_translator:output_1_s1_translator|                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_1_s1_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                   ; work         ;
;       |altera_merlin_traffic_limiter:nios2_processor_data_master_limiter|                                                               ; 12 (12)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_processor_data_master_limiter                                                                                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                    ; work         ;
;       |altera_merlin_traffic_limiter:nios2_processor_instruction_master_limiter|                                                        ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_processor_instruction_master_limiter                                                                                                                                                                                                                                                                                 ; altera_merlin_traffic_limiter                    ; work         ;
;    |adder_nios2_processor:nios2_processor|                                                                                              ; 1347 (0)            ; 1493 (0)                  ; 62016             ; 3          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor                                                                                                                                                                                                                                                                                                                                                              ; adder_nios2_processor                            ; work         ;
;       |adder_nios2_processor_cpu:cpu|                                                                                                   ; 1347 (1093)         ; 1493 (1179)               ; 62016             ; 3          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu                                                                                                                                                                                                                                                                                                                                ; adder_nios2_processor_cpu                        ; work         ;
;          |adder_nios2_processor_cpu_bht_module:adder_nios2_processor_cpu_bht|                                                           ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_bht_module:adder_nios2_processor_cpu_bht                                                                                                                                                                                                                                                             ; adder_nios2_processor_cpu_bht_module             ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_bht_module:adder_nios2_processor_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                       ; work         ;
;                |altsyncram_pdj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_bht_module:adder_nios2_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                    ; altsyncram_pdj1                                  ; work         ;
;          |adder_nios2_processor_cpu_dc_data_module:adder_nios2_processor_cpu_dc_data|                                                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_data_module:adder_nios2_processor_cpu_dc_data                                                                                                                                                                                                                                                     ; adder_nios2_processor_cpu_dc_data_module         ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_data_module:adder_nios2_processor_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                |altsyncram_4kl1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_data_module:adder_nios2_processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                            ; altsyncram_4kl1                                  ; work         ;
;          |adder_nios2_processor_cpu_dc_tag_module:adder_nios2_processor_cpu_dc_tag|                                                     ; 0 (0)               ; 0 (0)                     ; 448               ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_tag_module:adder_nios2_processor_cpu_dc_tag                                                                                                                                                                                                                                                       ; adder_nios2_processor_cpu_dc_tag_module          ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 448               ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_tag_module:adder_nios2_processor_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                             ; altsyncram                                       ; work         ;
;                |altsyncram_fmi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 448               ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_tag_module:adder_nios2_processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_fmi1:auto_generated                                                                                                                                                                                              ; altsyncram_fmi1                                  ; work         ;
;          |adder_nios2_processor_cpu_dc_victim_module:adder_nios2_processor_cpu_dc_victim|                                               ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_victim_module:adder_nios2_processor_cpu_dc_victim                                                                                                                                                                                                                                                 ; adder_nios2_processor_cpu_dc_victim_module       ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_victim_module:adder_nios2_processor_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                       ; work         ;
;                |altsyncram_baj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_victim_module:adder_nios2_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                        ; altsyncram_baj1                                  ; work         ;
;          |adder_nios2_processor_cpu_ic_data_module:adder_nios2_processor_cpu_ic_data|                                                   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_data_module:adder_nios2_processor_cpu_ic_data                                                                                                                                                                                                                                                     ; adder_nios2_processor_cpu_ic_data_module         ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_data_module:adder_nios2_processor_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                |altsyncram_spj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_data_module:adder_nios2_processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                            ; altsyncram_spj1                                  ; work         ;
;          |adder_nios2_processor_cpu_ic_tag_module:adder_nios2_processor_cpu_ic_tag|                                                     ; 0 (0)               ; 0 (0)                     ; 1408              ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_tag_module:adder_nios2_processor_cpu_ic_tag                                                                                                                                                                                                                                                       ; adder_nios2_processor_cpu_ic_tag_module          ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1408              ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_tag_module:adder_nios2_processor_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                             ; altsyncram                                       ; work         ;
;                |altsyncram_jgj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1408              ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_tag_module:adder_nios2_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_jgj1:auto_generated                                                                                                                                                                                              ; altsyncram_jgj1                                  ; work         ;
;          |adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|                                                  ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell                                                                                                                                                                                                                                                    ; adder_nios2_processor_cpu_mult_cell              ; work         ;
;             |altera_mult_add:the_altmult_add_p1|                                                                                        ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                 ; altera_mult_add                                  ; work         ;
;                |altera_mult_add_37p2:auto_generated|                                                                                    ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                             ; altera_mult_add_37p2                             ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                    ; altera_mult_add_rtl                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                           ; ama_multiplier_function                          ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                         ; ama_register_function                            ; work         ;
;             |altera_mult_add:the_altmult_add_p2|                                                                                        ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                 ; altera_mult_add                                  ; work         ;
;                |altera_mult_add_37p2:auto_generated|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                             ; altera_mult_add_37p2                             ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                    ; altera_mult_add_rtl                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                           ; ama_multiplier_function                          ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                         ; ama_register_function                            ; work         ;
;             |altera_mult_add:the_altmult_add_p3|                                                                                        ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                 ; altera_mult_add                                  ; work         ;
;                |altera_mult_add_37p2:auto_generated|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                             ; altera_mult_add_37p2                             ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                    ; altera_mult_add_rtl                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                           ; ama_multiplier_function                          ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                         ; ama_register_function                            ; work         ;
;          |adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|                                                  ; 194 (5)             ; 242 (42)                  ; 8192              ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci                                                                                                                                                                                                                                                    ; adder_nios2_processor_cpu_nios2_oci              ; work         ;
;             |adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|                           ; 89 (0)              ; 98 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper                                                                                                                                                    ; adder_nios2_processor_cpu_debug_slave_wrapper    ; work         ;
;                |adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|                          ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk                                                      ; adder_nios2_processor_cpu_debug_slave_sysclk     ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                          ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer5|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ; altera_std_synchronizer                          ; work         ;
;                |adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|                                ; 79 (79)             ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck                                                            ; adder_nios2_processor_cpu_debug_slave_tck        ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                          ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3       ; altera_std_synchronizer                          ; work         ;
;                |sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy|                                                       ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy                                                                                   ; sld_virtual_jtag_basic                           ; work         ;
;             |adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg                                                                                                                                                          ; adder_nios2_processor_cpu_nios2_avalon_reg       ; work         ;
;             |adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|                                   ; 4 (4)               ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break                                                                                                                                                            ; adder_nios2_processor_cpu_nios2_oci_break        ; work         ;
;             |adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|                                   ; 7 (7)               ; 10 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug                                                                                                                                                            ; adder_nios2_processor_cpu_nios2_oci_debug        ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                       ; altera_std_synchronizer                          ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                        ; altera_std_synchronizer                          ; work         ;
;             |adder_nios2_processor_cpu_nios2_oci_im:the_adder_nios2_processor_cpu_nios2_oci_im|                                         ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_im:the_adder_nios2_processor_cpu_nios2_oci_im                                                                                                                                                                  ; adder_nios2_processor_cpu_nios2_oci_im           ; work         ;
;             |adder_nios2_processor_cpu_nios2_oci_itrace:the_adder_nios2_processor_cpu_nios2_oci_itrace|                                 ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_itrace:the_adder_nios2_processor_cpu_nios2_oci_itrace                                                                                                                                                          ; adder_nios2_processor_cpu_nios2_oci_itrace       ; work         ;
;             |adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|                                         ; 79 (79)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem                                                                                                                                                                  ; adder_nios2_processor_cpu_nios2_ocimem           ; work         ;
;                |adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram|                                 ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram                                                                           ; adder_nios2_processor_cpu_ociram_sp_ram_module   ; work         ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                       ; work         ;
;                      |altsyncram_qid1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                  ; work         ;
;          |adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a|                                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a                                                                                                                                                                                                                                     ; adder_nios2_processor_cpu_register_bank_a_module ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                            ; altsyncram_voi1                                  ; work         ;
;          |adder_nios2_processor_cpu_register_bank_b_module:adder_nios2_processor_cpu_register_bank_b|                                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_b_module:adder_nios2_processor_cpu_register_bank_b                                                                                                                                                                                                                                     ; adder_nios2_processor_cpu_register_bank_b_module ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_b_module:adder_nios2_processor_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_b_module:adder_nios2_processor_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                            ; altsyncram_voi1                                  ; work         ;
;          |altera_nios2_gen2_rtl_module:the_nios2_rtl|                                                                                   ; 60 (60)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl                                                                                                                                                                                                                                                                                     ; altera_nios2_gen2_rtl_module                     ; work         ;
;    |adder_onchip_memory2_0:onchip_memory2_0|                                                                                            ; 1 (1)               ; 0 (0)                     ; 130976            ; 0          ; 0    ; 0            ; |adder|adder_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                            ; adder_onchip_memory2_0                           ; work         ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 130976            ; 0          ; 0    ; 0            ; |adder|adder_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                  ; altsyncram                                       ; work         ;
;          |altsyncram_a4n1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 130976            ; 0          ; 0    ; 0            ; |adder|adder_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_a4n1:auto_generated                                                                                                                                                                                                                                                                                                   ; altsyncram_a4n1                                  ; work         ;
;    |adder_output_1:output_1|                                                                                                            ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|adder_output_1:output_1                                                                                                                                                                                                                                                                                                                                                                            ; adder_output_1                                   ; work         ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |adder|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                          ; work         ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                        ; work         ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                        ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 92 (0)              ; 75 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |adder|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                      ; pzdyqx                                           ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 92 (13)             ; 75 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |adder|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                         ; pzdyqx_impl                                      ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |adder|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                           ; GHVD5181                                         ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |adder|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                         ; LQYT7093                                         ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |adder|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                       ; KIFI3548                                         ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |adder|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                       ; LQYT7093                                         ; work         ;
;          |LQYT7093:\JKWY9152:RUGG7005|                                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:\JKWY9152:RUGG7005                                                                                                                                                                                                                                                                                                                             ; LQYT7093                                         ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 12 (12)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                       ; PUDL0439                                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 115 (1)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |adder|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 114 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |adder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                      ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 114 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |adder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                ; alt_sld_fab                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 114 (1)             ; 85 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |adder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 113 (0)             ; 79 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |adder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 113 (76)            ; 79 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |adder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                   ; sld_jtag_hub                                     ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |adder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                           ; sld_rom_sr                                       ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |adder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                         ; sld_shadow_jsm                                   ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_bht_module:adder_nios2_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                       ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_data_module:adder_nios2_processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                       ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_tag_module:adder_nios2_processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_fmi1:auto_generated|ALTSYNCRAM                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 7            ; 64           ; 7            ; 448    ; None                       ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_victim_module:adder_nios2_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                       ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_data_module:adder_nios2_processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                       ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_tag_module:adder_nios2_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_jgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 11           ; 128          ; 11           ; 1408   ; None                       ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                       ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                       ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_b_module:adder_nios2_processor_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                       ;
; adder_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_a4n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                  ; AUTO ; Single Port      ; 4093         ; 32           ; --           ; --           ; 130976 ; adder_onchip_memory2_0.hex ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                                ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+---------------------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |adder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |adder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |adder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |adder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |adder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; Nios II Embedded Processor Encrypted output ; N/A     ; N/A          ; OpenCore Plus ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl                                                                                                                                                      ;                 ;
+--------+---------------------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[0]                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|ir_out[0]                                                          ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|ir_out[1]                                                          ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]       ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|trigbrktype                                                                                                                                                        ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_itrace:the_adder_nios2_processor_cpu_nios2_oci_itrace|trc_on                                                                                                                                                           ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[1]                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|DRsize[1]                                                          ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|DRsize[0]                                                          ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|DRsize[2]                                                          ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1        ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_im:the_adder_nios2_processor_cpu_nios2_oci_im|trc_wrap                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[2]                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[3]                                                       ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|ir[0]                                                        ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|ir[1]                                                        ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|enable_action_strobe                                         ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[35]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|jtag_rd_d1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[0]                                                       ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[36]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[37]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[1]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[1]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_im:the_adder_nios2_processor_cpu_nios2_oci_im|trc_im_addr[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[3]                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[34]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[25]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[28]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[27]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[26]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|jtag_ram_access                                                                                                                                                          ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonAReg[5]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonAReg[7]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonAReg[8]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jxuir                                                        ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[35]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[36]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[37]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[4]                                                       ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[1]                                                       ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[2]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_im:the_adder_nios2_processor_cpu_nios2_oci_im|trc_im_addr[1]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[4]                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[34]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[25]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[28]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[27]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[26]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[17]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[29]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[30]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[31]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[32]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[33]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|sync2_e1dr                                                   ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|sync2_uir                                                    ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|dreg[0] ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|trigger_state                                                                                                                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[5]                                                       ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[2]                                                       ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[3]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_im:the_adder_nios2_processor_cpu_nios2_oci_im|trc_im_addr[2]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[5]                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[24]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[27]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[27]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[29]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[26]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[25]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[17]                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|waitrequest                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[30]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[31]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[32]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[33]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|din_s1  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[6]                                                       ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[4]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[4]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_im:the_adder_nios2_processor_cpu_nios2_oci_im|trc_im_addr[3]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[6]                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[21]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[20]                                                      ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[24]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[28]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[28]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[16]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[18]                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[29]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[30]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[31]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|vs_e1dr_d1                                                         ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|vs_uir_d1                                                          ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[7]                                                       ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[5]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_im:the_adder_nios2_processor_cpu_nios2_oci_im|trc_im_addr[4]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[7]                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[19]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[18]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[21]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[20]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[24]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[16]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[17]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[19]                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[8]                                                       ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[6]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_im:the_adder_nios2_processor_cpu_nios2_oci_im|trc_im_addr[5]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[8]                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[20]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[20]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[22]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[19]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[19]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[23]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[16]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[18]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[9]                                                       ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[7]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_im:the_adder_nios2_processor_cpu_nios2_oci_im|trc_im_addr[6]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[9]                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[23]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[21]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[21]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[23]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[22]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[15]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[10]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[10]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[8]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[22]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[15]                                                      ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[11]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[9]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[11]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[15]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[12]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[10]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[12]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[14]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[14]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                       ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[13]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[13]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[11]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[13]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|jdo[14]                                                      ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                        ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[14]                                                             ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[12]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[13]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 209                                                                                                                                                                                                                                                                                                                                                                 ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_1_s1_translator|av_readdata_pre[3..31]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_1_s1_translator|av_chipselect_pre                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_iw_corrupt                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_pc[0..12]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                          ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_exc_crst                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_exc_ext_intr                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_exc_crst_active                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[1..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_control_reg_rddata[16..31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|byteenable[0..3]                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|writedata[0..31]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|debugaccess                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_single_step_mode ; Stuck at GND due to stuck port clock_enable                                                                                                                                                          ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[1..31]   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                          ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_dbrk:the_adder_nios2_processor_cpu_nios2_oci_dbrk|dbrk_goto1               ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_dbrk:the_adder_nios2_processor_cpu_nios2_oci_dbrk|dbrk_break_pulse         ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_dbrk:the_adder_nios2_processor_cpu_nios2_oci_dbrk|dbrk_goto0               ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_xbrk:the_adder_nios2_processor_cpu_nios2_oci_xbrk|xbrk_break               ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_xbrk:the_adder_nios2_processor_cpu_nios2_oci_xbrk|E_xbrk_goto0             ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_xbrk:the_adder_nios2_processor_cpu_nios2_oci_xbrk|E_xbrk_goto1             ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_xbrk:the_adder_nios2_processor_cpu_nios2_oci_xbrk|M_xbrk_goto0             ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_xbrk:the_adder_nios2_processor_cpu_nios2_oci_xbrk|M_xbrk_goto1             ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_input_1:input_2|readdata[1..31]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_input_1:input_1|readdata[1..31]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_processor_instruction_master_limiter|last_dest_id[2]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                      ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                      ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                      ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                      ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[1..31]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[1..31]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[0]       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                          ;
; adder_input_1:input_2|readdata[0]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_input_1:input_1|readdata[0]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[0]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[0]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                      ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                      ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                      ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                      ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                          ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                          ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_mul_s1[16]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                      ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                      ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                      ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][52]                                                                                                                                      ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                          ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[1][93]                                                                                    ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                          ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[1][59]                                                                                    ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                          ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[1][59]                                                                                    ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                           ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[1][93]                                                                                     ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                           ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[1][59]                                                                                     ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                           ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[1][59]                                                                                     ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                           ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[1][93]                                                                                     ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                           ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[1][59]                                                                                     ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                           ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[1][59]                                                                                     ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                  ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                            ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                  ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                            ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                  ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                            ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                  ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                            ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                  ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                            ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_badaddr_reg_baddr[0..14]                                                                                                                                                                 ; Merged with adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_badaddr_reg_baddr[15]                                                                                              ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_instruction_master_agent|hold_waitrequest                                                                                                                                 ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent|hold_waitrequest                                                                  ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|waitrequest_reset_override                                                                                                                                      ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent|hold_waitrequest                                                                  ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|waitrequest_reset_override                                                                                                                                      ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent|hold_waitrequest                                                                  ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                 ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent|hold_waitrequest                                                                  ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                             ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent|hold_waitrequest                                                                  ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_1_s1_translator|waitrequest_reset_override                                                                                                                                     ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent|hold_waitrequest                                                                  ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|clr_break_line                                                                                                                                                                             ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent|hold_waitrequest                                                                  ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_processor_data_master_limiter|last_dest_id[2]                                                                                                                                    ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_processor_data_master_limiter|last_channel[3]                                                              ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_processor_data_master_limiter|last_dest_id[1]                                                                                                                                    ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_processor_data_master_limiter|last_channel[0]                                                              ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_processor_instruction_master_limiter|last_dest_id[0]                                                                                                                             ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_processor_instruction_master_limiter|last_channel[0]                                                       ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                  ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                            ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                  ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                            ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                  ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                            ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                  ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                            ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                  ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                                                            ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                           ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[0][60]                                                                                     ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                           ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[0][52]                                                                                     ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                           ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[0][52]                                                                                     ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                           ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[0][60]                                                                                     ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                           ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[0][52]                                                                                     ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                           ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[0][52]                                                                                     ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                          ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[0][60]                                                                                    ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                          ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[0][52]                                                                                    ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                          ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[0][52]                                                                                    ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                          ; Merged with adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|D_ctrl_a_not_src                                                                                                     ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                           ; Merged with adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|D_ctrl_b_is_dst                                                                                                      ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                      ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                      ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                      ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                      ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_control_reg_rddata[1,5..9,11..15]                                                                                                                                                        ; Merged with adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_control_reg_rddata[10]                                                                                             ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_norm_intr_req                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_exc_norm_intr_pri5                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                       ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                           ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                     ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                            ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                      ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                            ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                      ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                   ; Merged with adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]             ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_badaddr_reg_baddr[15]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                    ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                  ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                        ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                      ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                         ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                       ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                         ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                       ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                ; Lost fanout                                                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                              ; Lost fanout                                                                                                                                                                                          ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|write                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_dbrk:the_adder_nios2_processor_cpu_nios2_oci_dbrk|dbrk_break               ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; Total Number of Removed Registers = 507                                                                                                                                                                                                                        ;                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|debugaccess                                                                                            ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[31],     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[30],     ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[29],     ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[28],     ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[27],     ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[26],     ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[25],     ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[24],     ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[23],     ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[22],     ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[21],     ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[20],     ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[19],     ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[18],     ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[17],     ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[16],     ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[15],     ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[14],     ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[13],     ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[12],     ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[11],     ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[10],     ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[9],      ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[8],      ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[7],      ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[6],      ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[5],      ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[4],      ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[3],      ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[2],      ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[1],      ;
;                                                                                                                                                                                                                                                        ;                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[0]       ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                              ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_control_reg_rddata[18]                                                                                                                                                                   ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                  ; Lost Fanouts              ; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[1][75],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                        ;                           ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                      ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                   ; Lost Fanouts              ; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[1][75],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                        ;                           ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                       ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                              ; Lost Fanouts              ; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][55],                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ;                           ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                  ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                          ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                              ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                              ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                   ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                       ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                          ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                       ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                               ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                   ; Lost Fanouts              ; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[1][75],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                        ;                           ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                       ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_exc_crst                                                                                                                                                                         ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_exc_crst_active,                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_badaddr_reg_baddr[15]                                                                                                                                                                    ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                              ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[16],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_control_reg_rddata[16]                                                                                                                                                                   ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                              ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[17],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_control_reg_rddata[17]                                                                                                                                                                   ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                              ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[19],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_control_reg_rddata[19]                                                                                                                                                                   ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                              ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                   ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                              ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                   ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                              ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                   ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                              ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                   ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                              ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                   ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                              ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                   ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                              ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                   ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                              ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                   ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                              ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                   ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                              ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                   ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                              ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                   ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                              ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                   ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_exc_ext_intr                                                                                                                                                                     ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                   ;
; adder_input_1:input_1|readdata[15]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[15]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[6]                                                                                                                                                                                                                      ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[6]                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[14]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[14]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[13]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[13]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[12]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[12]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[11]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[11]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[10]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[10]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[9]                                                                                                                                                                                                                      ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[9]                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[8]                                                                                                                                                                                                                      ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[8]                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[7]                                                                                                                                                                                                                      ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[7]                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[29]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[29]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[16]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[16]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[17]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[17]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[18]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[18]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[19]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[19]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[20]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[20]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[21]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[21]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[22]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[22]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[23]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[23]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[24]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[24]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[25]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[25]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[26]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[26]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[27]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[27]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[28]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[28]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                ; Stuck at VCC              ; adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                   ; Lost Fanouts              ; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                           ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                  ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                   ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                   ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                          ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                   ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                   ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                  ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                              ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_norm_intr_req                                                                                                                                                                    ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_exc_norm_intr_pri5                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[0]                                                                                                                                                                                                                      ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[0]                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[0]                                                                                                                                                                                                                      ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[0]                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                   ; Lost Fanouts              ; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                           ;
; adder_input_1:input_1|readdata[5]                                                                                                                                                                                                                      ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[5]                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                   ; Lost Fanouts              ; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                           ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                   ; Lost Fanouts              ; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                           ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                  ; Lost Fanouts              ; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                  ; Lost Fanouts              ; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                          ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                              ; Lost Fanouts              ; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                      ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                              ; Lost Fanouts              ; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                      ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][73]                                                                                                                              ; Lost Fanouts              ; adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                      ;
; adder_input_1:input_1|readdata[1]                                                                                                                                                                                                                      ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[1]                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[2]                                                                                                                                                                                                                      ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[2]                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[3]                                                                                                                                                                                                                      ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[3]                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[4]                                                                                                                                                                                                                      ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[4]                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[1]                                                                                                                                                               ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[27]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[27]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[28]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[28]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[29]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[29]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[30]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[30]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[31]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[31]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_xbrk:the_adder_nios2_processor_cpu_nios2_oci_xbrk|E_xbrk_goto1     ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_xbrk:the_adder_nios2_processor_cpu_nios2_oci_xbrk|M_xbrk_goto1             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_xbrk:the_adder_nios2_processor_cpu_nios2_oci_xbrk|E_xbrk_goto0     ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_xbrk:the_adder_nios2_processor_cpu_nios2_oci_xbrk|M_xbrk_goto0             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_xbrk:the_adder_nios2_processor_cpu_nios2_oci_xbrk|xbrk_break       ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_dbrk:the_adder_nios2_processor_cpu_nios2_oci_dbrk|dbrk_break_pulse ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_dbrk:the_adder_nios2_processor_cpu_nios2_oci_dbrk|dbrk_break               ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|writedata[3]                                                                                           ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg|oci_single_step_mode ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                   ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                    ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                        ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[26]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[26]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                               ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                               ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                               ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                               ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                               ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                               ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                               ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                               ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                              ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                              ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                              ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                              ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                              ; Stuck at GND              ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[13]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[13]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[31]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[31]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[1]                                                                                                                                                                                                                      ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[1]                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[2]                                                                                                                                                                                                                      ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[2]                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[3]                                                                                                                                                                                                                      ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[3]                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[4]                                                                                                                                                                                                                      ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[4]                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[5]                                                                                                                                                                                                                      ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[5]                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[6]                                                                                                                                                                                                                      ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[6]                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[7]                                                                                                                                                                                                                      ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[7]                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[8]                                                                                                                                                                                                                      ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[8]                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[9]                                                                                                                                                                                                                      ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[9]                                                                                                                                              ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[10]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[10]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[11]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[11]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[12]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[12]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_1|readdata[30]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|av_readdata_pre[30]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[14]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[14]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[15]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[15]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[16]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[16]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[17]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[17]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[18]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[18]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[19]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[19]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[20]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[20]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[21]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[21]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[22]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[22]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[23]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[23]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[24]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[24]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
; adder_input_1:input_2|readdata[25]                                                                                                                                                                                                                     ; Stuck at GND              ; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|av_readdata_pre[25]                                                                                                                                             ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1760  ;
; Number of registers using Synchronous Clear  ; 282   ;
; Number of registers using Synchronous Load   ; 197   ;
; Number of registers using Asynchronous Clear ; 1392  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1283  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                      ; 2       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                      ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                   ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                      ; 1       ;
; adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent|hold_waitrequest                                                                                                                                                                                                         ; 35      ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                ; 8       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                              ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; 1       ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_pipe_flush_waddr[12]                                                                                                                                                                                                                                      ; 1       ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                       ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 1       ;
; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                         ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 18                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_st_data[25]                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|d_address_line_field[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |adder|adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |adder|adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |adder|adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_slow_inst_result[6]                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_slow_inst_result[14]                                                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_rot_mask[6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|readdata[0]                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                       ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[4]                                                                                                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonDReg[2]                                                                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|MonAReg[4]                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break|break_readreg[19]                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|d_writedata[14]                                                                                                                                                                                                                                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_inst_result[7]                                                                                                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_inst_result[3]                                                                                                                                                                                                                                                           ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_inst_result[29]                                                                                                                                                                                                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_src2[12]                                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[12] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[17] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|sr[8]  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_pipe_flush_waddr[9]                                                                                                                                                                                                                                                      ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_pipe_flush_waddr[6]                                                                                                                                                                                                                                                      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                  ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |adder|adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|A_dst_regnum                                                                                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|dc_data_rd_port_addr[7]                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|M_rot[4]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|dc_data_wr_port_data[7]                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|dc_data_wr_port_data[16]                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|dc_data_wr_port_data[15]                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|dc_data_wr_port_data[30]                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_rot_step1[24]                                                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|D_dst_regnum                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|E_logic_result[2]                                                                                                                                                                                                                                                          ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_wr_data_unfiltered[27]                                                                                                                                                                                                                                                   ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|D_src2_reg[15]                                                                                                                                                                                                                                                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_wr_data_unfiltered[3]                                                                                                                                                                                                                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|A_wr_data_unfiltered[8]                                                                                                                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |adder|adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|F_ic_data_rd_addr_nxt[0]                                                                                                                                                                                                                                                   ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |adder|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_data_module:adder_nios2_processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_tag_module:adder_nios2_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_jgj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_bht_module:adder_nios2_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_b_module:adder_nios2_processor_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_tag_module:adder_nios2_processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_fmi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_data_module:adder_nios2_processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_victim_module:adder_nios2_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                              ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; monitor_go~reg0                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_go~reg0                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_go~reg0                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; resetrequest~reg0                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetrequest~reg0                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetrequest~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_on_reset                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_on_reset                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_on_reset                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_break                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_break                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_break                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; resetlatch~reg0                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetlatch~reg0                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetlatch~reg0                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; monitor_ready~reg0                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_ready~reg0                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_ready~reg0                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; monitor_error~reg0                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_error~reg0                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_error~reg0                                                                                                                                                                                              ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                              ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trigger_state                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigger_state                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigger_state                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; trigbrktype~reg0                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigbrktype~reg0                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigbrktype~reg0                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[31]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[31]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[31]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[30]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[30]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[30]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[29]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[29]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[29]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[28]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[28]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[28]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[27]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[27]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[27]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[26]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[26]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[26]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[25]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[25]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[25]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[24]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[24]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[24]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[23]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[23]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[23]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[22]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[22]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[22]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[21]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[21]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[21]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[20]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[20]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[20]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[19]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[19]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[19]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[18]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[18]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[18]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[17]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[17]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[17]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[16]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[16]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[16]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[15]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[15]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[15]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[14]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[14]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[14]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[13]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[13]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[13]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[12]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[12]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[12]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[11]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[11]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[11]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[10]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[10]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[10]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[9]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[9]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[9]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[8]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[8]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[8]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[7]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[7]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[7]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[6]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[6]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[6]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[5]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[5]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[5]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[4]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[4]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[4]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[3]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[3]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[3]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[2]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[2]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[2]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[1]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[1]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[1]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[0]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[0]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[0]~reg0                                                                                                                                                                                           ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_itrace:the_adder_nios2_processor_cpu_nios2_oci_itrace ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trc_on~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_on~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_on~reg0                                                                                                                                                                                                       ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_im:the_adder_nios2_processor_cpu_nios2_oci_im ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                        ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trc_wrap~reg0                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_wrap~reg0                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_wrap~reg0                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[6]~reg0                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[6]~reg0                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[6]~reg0                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[5]~reg0                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[5]~reg0                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[5]~reg0                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[4]~reg0                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[4]~reg0                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[4]~reg0                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[3]~reg0                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[3]~reg0                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[3]~reg0                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[2]~reg0                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[2]~reg0                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[2]~reg0                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[1]~reg0                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[1]~reg0                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[1]~reg0                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[0]~reg0                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[0]~reg0                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[0]~reg0                                                                                                                                                                                       ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                        ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; jtag_rd                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_rd_d1                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd_d1                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd_d1                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_wr                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_wr                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_wr                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_rd                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_rd_d1                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd_d1                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd_d1                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_access                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_access                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_access                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[10]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[10]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[10]                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[9]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[9]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[9]                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[8]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[8]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[8]                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[7]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[7]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[7]                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[6]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[6]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[6]                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[5]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[5]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[5]                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[4]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[4]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[4]                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[3]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[3]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[3]                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[2]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[2]                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[2]                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[31]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[31]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[31]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[30]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[30]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[30]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[29]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[29]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[29]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[28]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[28]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[28]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[27]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[27]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[27]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[26]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[26]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[26]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[25]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[25]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[25]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[24]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[24]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[24]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[23]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[23]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[23]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[22]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[22]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[22]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[21]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[21]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[21]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[20]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[20]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[20]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[19]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[19]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[19]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[18]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[18]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[18]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[17]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[17]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[17]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[16]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[16]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[16]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[15]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[15]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[15]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[14]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[14]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[14]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[13]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[13]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[13]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[12]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[12]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[12]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[11]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[11]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[11]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[10]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[10]~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[10]~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[9]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[9]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[9]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[8]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[8]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[8]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[7]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[7]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[7]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[6]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[6]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[6]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[5]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[5]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[5]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[4]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[4]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[4]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[3]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[3]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[3]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[2]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[2]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[2]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[1]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[1]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[1]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[0]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[0]~reg0                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[0]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; waitrequest~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; waitrequest~reg0                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; waitrequest~reg0                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; avalon_ociram_readdata_ready                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; avalon_ociram_readdata_ready                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; avalon_ociram_readdata_ready                                                                                                                                                                              ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; sr[0]~reg0                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[0]~reg0                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[0]~reg0                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[2]                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[2]                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[2]                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[1]                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[1]                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[1]                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[0]                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[0]                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[0]                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[1]~reg0                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[1]~reg0                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[1]~reg0                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[2]~reg0                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[2]~reg0                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[2]~reg0                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[3]~reg0                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[3]~reg0                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[3]~reg0                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[4]~reg0                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[4]~reg0                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[4]~reg0                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[5]~reg0                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[5]~reg0                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[5]~reg0                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[6]~reg0                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[6]~reg0                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[6]~reg0                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[7]~reg0                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[7]~reg0                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[7]~reg0                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[8]~reg0                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[8]~reg0                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[8]~reg0                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[9]~reg0                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[9]~reg0                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[9]~reg0                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[10]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[10]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[10]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[11]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[11]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[11]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[12]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[12]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[12]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[13]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[13]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[13]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[14]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[14]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[14]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[15]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[15]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[15]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[16]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[16]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[16]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[17]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[17]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[17]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[18]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[18]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[18]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[19]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[19]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[19]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[20]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[20]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[20]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[21]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[21]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[21]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[22]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[22]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[22]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[23]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[23]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[23]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[24]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[24]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[24]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[25]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[25]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[25]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[26]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[26]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[26]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[27]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[27]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[27]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[28]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[28]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[28]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[29]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[29]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[29]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[30]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[30]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[30]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[31]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[31]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[31]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[32]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[32]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[32]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[33]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[33]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[33]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[34]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[34]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[34]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[35]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[35]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[35]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[36]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[36]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[36]~reg0                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[37]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[37]~reg0                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[37]~reg0                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; jdo[1]~reg0                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[1]~reg0                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[1]~reg0                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[0]~reg0                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[0]~reg0                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[0]~reg0                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jxuir                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jxuir                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jxuir                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[2]~reg0                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[2]~reg0                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[2]~reg0                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[3]~reg0                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[3]~reg0                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[3]~reg0                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[4]~reg0                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[4]~reg0                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[4]~reg0                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[5]~reg0                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[5]~reg0                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[5]~reg0                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[6]~reg0                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[6]~reg0                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[6]~reg0                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[7]~reg0                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[7]~reg0                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[7]~reg0                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[8]~reg0                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[8]~reg0                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[8]~reg0                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[9]~reg0                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[9]~reg0                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[9]~reg0                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[10]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[10]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[10]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[11]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[11]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[11]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[12]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[12]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[12]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[13]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[13]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[13]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[14]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[14]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[14]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[15]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[15]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[15]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[16]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[16]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[16]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[17]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[17]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[17]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[18]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[18]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[18]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[19]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[19]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[19]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[20]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[20]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[20]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[21]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[21]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[21]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[22]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[22]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[22]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[23]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[23]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[23]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[24]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[24]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[24]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[25]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[25]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[25]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[26]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[26]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[26]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[27]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[27]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[27]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[28]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[28]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[28]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[29]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[29]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[29]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[30]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[30]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[30]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[31]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[31]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[31]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[32]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[32]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[32]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[33]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[33]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[33]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[34]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[34]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[34]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[35]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[35]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[35]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[36]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[36]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[36]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[37]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[37]~reg0                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[37]~reg0                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; ir[0]                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[0]                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; ir[1]                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[1]                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sync2_uir                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_uir                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_uir                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; enable_action_strobe                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; enable_action_strobe                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; enable_action_strobe                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; update_jdo_strobe                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; update_jdo_strobe                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; update_jdo_strobe                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; sync2_e1dr                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_e1dr                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_e1dr                                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_a4n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_data_module:adder_nios2_processor_cpu_ic_data ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_data_module:adder_nios2_processor_cpu_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                            ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                                            ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_spj1      ; Untyped                                                                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_tag_module:adder_nios2_processor_cpu_ic_tag ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_tag_module:adder_nios2_processor_cpu_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                 ;
; WIDTH_A                            ; 11                   ; Signed Integer                                                                                                                                          ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                          ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                 ;
; WIDTH_B                            ; 11                   ; Signed Integer                                                                                                                                          ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                          ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_jgj1      ; Untyped                                                                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_bht_module:adder_nios2_processor_cpu_bht ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_bht_module:adder_nios2_processor_cpu_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                           ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                                                                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                                                                                                    ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                                    ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_pdj1      ; Untyped                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_voi1      ; Untyped                                                                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_b_module:adder_nios2_processor_cpu_register_bank_b ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_b_module:adder_nios2_processor_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_voi1      ; Untyped                                                                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1 ;
+---------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                                                                                                                             ;
+---------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_LATENCY_SCLR              ; NONE                 ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_SCLR                      ; NONE                 ; Untyped                                                                                                                                                          ;
; ACCUMULATOR                           ; NO                   ; Untyped                                                                                                                                                          ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                                                                                                                                          ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR1      ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR3      ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0                ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0               ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR1     ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR3     ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_SCLR1              ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_SCLR3              ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                                                                                                                                          ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                                                                                                                                          ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_SCLR            ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_SCLR         ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_SCLR       ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_SCLR                ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                                                                                                                                          ;
; CHAINOUT_SCLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEF0_0                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF0_1                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF0_2                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF0_3                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF0_4                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF0_5                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF0_6                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF0_7                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_0                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_1                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_2                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_3                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_4                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_5                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_6                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_7                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_0                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_1                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_2                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_3                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_4                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_5                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_6                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_7                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_0                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_1                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_2                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_3                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_4                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_5                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_6                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_7                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL0_SCLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL1_SCLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL2_SCLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL3_SCLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES                  ; Untyped                                                                                                                                                          ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                                                                                                                                          ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                                                                                                                                          ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                                                                                                                                          ;
; INPUT_A0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_A0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_A0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_A1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_A1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_A1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_A2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_A2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_A2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_A3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_B0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_B1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_B2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_B3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_C0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_C1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_C2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_C3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_A0                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_A1                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_A2                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_A3                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_B0                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_B1                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_B2                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_B3                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_C0                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_C1                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_C2                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_C3                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                                                                                                                                          ;
; LATENCY                               ; 0                    ; Untyped                                                                                                                                                          ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                                                                                                                                          ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; LOADCONST_CONTROL_SCLR                ; NONE                 ; Untyped                                                                                                                                                          ;
; LOADCONST_VALUE                       ; 64                   ; Untyped                                                                                                                                                          ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                                          ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; MULT01_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                                          ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                                                                                                                                          ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; MULT01_SATURATION_SCLR                ; ACLR0                ; Untyped                                                                                                                                                          ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                                          ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; MULT23_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                                          ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                                                                                                                                          ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; MULT23_SATURATION_SCLR                ; NONE                 ; Untyped                                                                                                                                                          ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                                                                                                                                          ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                                                                                                                                          ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                                                                                                                                          ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                                                                                                                                          ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                                                                                                                                          ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR0                      ; ACLR0                ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER0                  ; CLOCK0               ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; MULTIPLIER_SCLR0                      ; NONE                 ; Untyped                                                                                                                                                          ;
; MULTIPLIER_SCLR1                      ; NONE                 ; Untyped                                                                                                                                                          ;
; MULTIPLIER_SCLR2                      ; NONE                 ; Untyped                                                                                                                                                          ;
; MULTIPLIER_SCLR3                      ; NONE                 ; Untyped                                                                                                                                                          ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                                                                                                                                          ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; NEGATE_LATENCY_SCLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; NEGATE_SCLR                           ; NONE                 ; Untyped                                                                                                                                                          ;
; NUMBER_OF_MULTIPLIERS                 ; 1                    ; Signed Integer                                                                                                                                                   ;
; OUTPUT_ACLR                           ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_SCLR            ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_SCLR         ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_SCLR                  ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                                                                                                                                          ;
; OUTPUT_SCLR                           ; NONE                 ; Untyped                                                                                                                                                          ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                                                                                                                                          ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                                                                                                                                          ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                                                                                                                                          ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                          ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                          ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                          ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                          ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                                                                                                                                          ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                                                                                                                                          ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                                                                                                                                          ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                                                                                                                                          ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                                                                                                                                          ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                                                                                                                                          ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                                                                                                                                          ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                                                                                                                                          ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                                                                                                                                          ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                                                                                                                                          ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                                                                                                                                          ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                                                                                                                                          ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                                                                                                                                          ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ROTATE_OUTPUT_SCLR                    ; NONE                 ; Untyped                                                                                                                                                          ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                                                                                                                                          ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ROTATE_PIPELINE_SCLR                  ; NONE                 ; Untyped                                                                                                                                                          ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ROTATE_SCLR                           ; NONE                 ; Untyped                                                                                                                                                          ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SCANOUTA_SCLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; SELECTED_DEVICE_FAMILY                ; CYCLONEV             ; Untyped                                                                                                                                                          ;
; SHIFT_MODE                            ; NO                   ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_SCLR               ; NONE                 ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_SCLR                      ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SIGNED_LATENCY_SCLR_A                 ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_LATENCY_SCLR_B                 ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0                ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0                ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0               ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0               ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_SCLR_A                ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_SCLR_B                ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SIGNED_SCLR_A                         ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_SCLR_B                         ; NONE                 ; Untyped                                                                                                                                                          ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                                                                                                                                          ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                                                                                                                                          ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SYSTOLIC_SCLR1                        ; NONE                 ; Untyped                                                                                                                                                          ;
; SYSTOLIC_SCLR3                        ; NONE                 ; Untyped                                                                                                                                                          ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                                                                                                                                          ;
; USE_SUBNADD                           ; NO                   ; Untyped                                                                                                                                                          ;
; WIDTH_A                               ; 16                   ; Signed Integer                                                                                                                                                   ;
; WIDTH_B                               ; 16                   ; Signed Integer                                                                                                                                                   ;
; WIDTH_C                               ; 22                   ; Untyped                                                                                                                                                          ;
; WIDTH_CHAININ                         ; 1                    ; Untyped                                                                                                                                                          ;
; WIDTH_COEF                            ; 18                   ; Untyped                                                                                                                                                          ;
; WIDTH_MSB                             ; 17                   ; Untyped                                                                                                                                                          ;
; WIDTH_RESULT                          ; 32                   ; Signed Integer                                                                                                                                                   ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_SCLR           ; NONE                 ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_SCLR                    ; NONE                 ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER                        ; altera_mult_add_37p2 ; Untyped                                                                                                                                                          ;
+---------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                                                                                                                                           ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; dedicated_multiplier_circuitry        ; YES                 ; String                                                                                                                                                                                                                                         ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                                                                                                                                         ;
; selected_device_family                ; Cyclone V           ; String                                                                                                                                                                                                                                         ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                                                                                                                                         ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                                                                                                                                         ;
; width_a                               ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_a0                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_a0                       ; DATAA               ; String                                                                                                                                                                                                                                         ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_a1                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_a1                       ; DATAA               ; String                                                                                                                                                                                                                                         ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_a2                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_a2                       ; DATAA               ; String                                                                                                                                                                                                                                         ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_a3                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_a3                       ; DATAA               ; String                                                                                                                                                                                                                                         ;
; input_a0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_a0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_a0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_a1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_a1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_a1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_a2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_a2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_a2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_a3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; width_b                               ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_b0                       ; DATAB               ; String                                                                                                                                                                                                                                         ;
; input_sclr_b0                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_b1                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_b1                       ; DATAB               ; String                                                                                                                                                                                                                                         ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_b2                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_b2                       ; DATAB               ; String                                                                                                                                                                                                                                         ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_b3                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_b3                       ; DATAB               ; String                                                                                                                                                                                                                                         ;
; input_b0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_b0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_b0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_b1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_b1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_b1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_b2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_b2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_b2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_b3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; width_c                               ; 22                  ; Signed Integer                                                                                                                                                                                                                                 ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_c0                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_c1                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_c2                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_c3                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; width_result                          ; 32                  ; Signed Integer                                                                                                                                                                                                                                 ;
; output_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; output_aclr                           ; NONE                ; String                                                                                                                                                                                                                                         ;
; output_sclr                           ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                                                                                                                                         ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; signed_sclr_a                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; signed_latency_sclr_a                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                                                                                                                                         ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; signed_sclr_b                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; signed_latency_sclr_b                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; number_of_multipliers                 ; 1                   ; Signed Integer                                                                                                                                                                                                                                 ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                                                                                                                                         ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                                                                                                                                         ;
; multiplier_register0                  ; CLOCK0              ; String                                                                                                                                                                                                                                         ;
; multiplier_aclr0                      ; ACLR0               ; String                                                                                                                                                                                                                                         ;
; multiplier_sclr0                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier_sclr1                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier_sclr2                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier_sclr3                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_sclr1              ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_sclr1      ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_sclr3              ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_sclr3      ; NONE                ; String                                                                                                                                                                                                                                         ;
; use_subnadd                           ; NO                  ; String                                                                                                                                                                                                                                         ;
; adder1_rounding                       ; NO                  ; String                                                                                                                                                                                                                                         ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub1_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; adder3_rounding                       ; NO                  ; String                                                                                                                                                                                                                                         ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub3_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                                                                                                                                         ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                                         ;
; mult01_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                                                                                                                                         ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                                         ;
; mult23_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                                         ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                                                                                                                                 ;
; output_rounding                       ; NO                  ; String                                                                                                                                                                                                                                         ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                                                                                                                                         ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; output_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                                         ;
; output_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_rounding                     ; NO                  ; String                                                                                                                                                                                                                                         ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_round_output_sclr            ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                                                                                                                                         ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                                                                                                                                         ;
; mult01_saturation_sclr                ; ACLR0               ; String                                                                                                                                                                                                                                         ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                                                                                                                                         ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                                                                                                                                         ;
; mult23_saturation_sclr                ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                         ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                                                                                                                                 ;
; output_saturation                     ; NO                  ; String                                                                                                                                                                                                                                         ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                                                                                                                                         ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                                                                                                                                         ;
; output_saturate_sclr                  ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_saturation                   ; NO                  ; String                                                                                                                                                                                                                                         ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_sclr                ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_output_sclr         ; NONE                ; String                                                                                                                                                                                                                                         ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; scanouta_sclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                                                                                                                                 ;
; chainout_adder                        ; NO                  ; String                                                                                                                                                                                                                                         ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                                                                                                                                         ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; chainout_aclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_sclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; negate_aclr                           ; NONE                ; String                                                                                                                                                                                                                                         ;
; negate_sclr                           ; NONE                ; String                                                                                                                                                                                                                                         ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; negate_latency_sclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_chainout_output_sclr             ; NONE                ; String                                                                                                                                                                                                                                         ;
; shift_mode                            ; NO                  ; String                                                                                                                                                                                                                                         ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; rotate_aclr                           ; NONE                ; String                                                                                                                                                                                                                                         ;
; rotate_sclr                           ; NONE                ; String                                                                                                                                                                                                                                         ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                                                                                                                                         ;
; rotate_output_sclr                    ; NONE                ; String                                                                                                                                                                                                                                         ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; shift_right_sclr                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                                                                                                                                         ;
; shift_right_output_sclr               ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_loopback_sclr                    ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_loopback_output_sclr             ; NONE                ; String                                                                                                                                                                                                                                         ;
; accumulator                           ; NO                  ; String                                                                                                                                                                                                                                         ;
; accum_direction                       ; ADD                 ; String                                                                                                                                                                                                                                         ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                                                                                                                                 ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                                                                                                                                         ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; accum_sload_sclr                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                                                                                                                                         ;
; accum_sload_latency_sclr              ; NONE                ; String                                                                                                                                                                                                                                         ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                                                                                                                                         ;
; loadconst_control_sclr                ; NONE                ; String                                                                                                                                                                                                                                         ;
; double_accum                          ; NO                  ; String                                                                                                                                                                                                                                         ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                                                                                                                                         ;
; systolic_sclr1                        ; NONE                ; String                                                                                                                                                                                                                                         ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                                                                                                                                         ;
; systolic_sclr3                        ; NONE                ; String                                                                                                                                                                                                                                         ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                                                                                                                                         ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                                                                                                                                         ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                                                                                                                                         ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                                                                                                                                         ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                                                                                                                                         ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                                                                                                                                 ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel0_sclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel1_sclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel2_sclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel3_sclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; latency                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                                                                                                                                         ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                                         ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                                         ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                                                                                                                                         ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                                                                                                                                         ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                                                                                                                                         ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub1_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub3_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_pipeline_sclr       ; NONE                ; String                                                                                                                                                                                                                                         ;
; output_round_pipeline_sclr            ; NONE                ; String                                                                                                                                                                                                                                         ;
; output_saturate_pipeline_sclr         ; NONE                ; String                                                                                                                                                                                                                                         ;
; rotate_pipeline_sclr                  ; NONE                ; String                                                                                                                                                                                                                                         ;
; shift_right_pipeline_sclr             ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_loopback_pipeline_sclr           ; NONE                ; String                                                                                                                                                                                                                                         ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_sclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_a_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_a_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_b_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_b_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_c_total_msb                     ; 21                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_c_msb                           ; 21                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scanina                         ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scanina_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scaninb                         ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scaninb_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_sourcea_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_sourceb_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scanouta_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scanoutb_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_result_msb                      ; 31                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                                                                                                                                 ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; width_a_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_a_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; width_b_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_b_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                                                                                                                                 ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; width_c_ext                           ; 22                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_c_ext_msb                       ; 21                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scanchain                       ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scanchain_msb                   ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                                                                                                                                         ;
; width_preadder_input_a                ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_preadder_input_a_msb            ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_preadder_adder_result           ; 17                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_preadder_output_a               ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_preadder_output_a_msb           ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_preadder_output_b               ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_preadder_output_b_msb           ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                                                                                                                                         ;
; multiplier_input_representation_b     ; UNSIGNED            ; String                                                                                                                                                                                                                                         ;
; width_mult_source_a                   ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_mult_source_a_msb               ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_mult_source_b                   ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_mult_source_b_msb               ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_mult_result                     ; 34                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_mult_result_msb                 ; 33                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_adder_source                    ; 34                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_adder_source_msb                ; 33                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_adder_result                    ; 35                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_adder_result_msb                ; 34                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_chainin_ext                     ; 31                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_original_result                 ; 35                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_original_result_msb             ; 34                  ; Signed Integer                                                                                                                                                                                                                                 ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_result_output                   ; 36                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_result_output_msb               ; 35                  ; Signed Integer                                                                                                                                                                                                                                 ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2 ;
+---------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                                                                                                                             ;
+---------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_LATENCY_SCLR              ; NONE                 ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_SCLR                      ; NONE                 ; Untyped                                                                                                                                                          ;
; ACCUMULATOR                           ; NO                   ; Untyped                                                                                                                                                          ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                                                                                                                                          ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR1      ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR3      ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0                ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0               ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR1     ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR3     ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_SCLR1              ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_SCLR3              ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                                                                                                                                          ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                                                                                                                                          ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_SCLR            ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_SCLR         ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_SCLR       ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_SCLR                ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                                                                                                                                          ;
; CHAINOUT_SCLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEF0_0                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF0_1                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF0_2                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF0_3                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF0_4                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF0_5                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF0_6                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF0_7                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_0                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_1                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_2                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_3                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_4                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_5                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_6                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_7                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_0                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_1                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_2                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_3                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_4                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_5                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_6                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_7                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_0                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_1                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_2                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_3                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_4                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_5                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_6                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_7                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL0_SCLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL1_SCLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL2_SCLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL3_SCLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES                  ; Untyped                                                                                                                                                          ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                                                                                                                                          ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                                                                                                                                          ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                                                                                                                                          ;
; INPUT_A0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_A0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_A0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_A1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_A1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_A1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_A2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_A2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_A2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_A3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_B0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_B1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_B2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_B3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_C0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_C1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_C2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_C3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_A0                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_A1                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_A2                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_A3                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_B0                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_B1                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_B2                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_B3                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_C0                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_C1                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_C2                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_C3                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                                                                                                                                          ;
; LATENCY                               ; 0                    ; Untyped                                                                                                                                                          ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                                                                                                                                          ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; LOADCONST_CONTROL_SCLR                ; NONE                 ; Untyped                                                                                                                                                          ;
; LOADCONST_VALUE                       ; 64                   ; Untyped                                                                                                                                                          ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                                          ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; MULT01_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                                          ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                                                                                                                                          ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; MULT01_SATURATION_SCLR                ; ACLR0                ; Untyped                                                                                                                                                          ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                                          ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; MULT23_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                                          ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                                                                                                                                          ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; MULT23_SATURATION_SCLR                ; NONE                 ; Untyped                                                                                                                                                          ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                                                                                                                                          ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                                                                                                                                          ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                                                                                                                                          ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                                                                                                                                          ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                                                                                                                                          ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR0                      ; ACLR0                ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER0                  ; CLOCK0               ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; MULTIPLIER_SCLR0                      ; NONE                 ; Untyped                                                                                                                                                          ;
; MULTIPLIER_SCLR1                      ; NONE                 ; Untyped                                                                                                                                                          ;
; MULTIPLIER_SCLR2                      ; NONE                 ; Untyped                                                                                                                                                          ;
; MULTIPLIER_SCLR3                      ; NONE                 ; Untyped                                                                                                                                                          ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                                                                                                                                          ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; NEGATE_LATENCY_SCLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; NEGATE_SCLR                           ; NONE                 ; Untyped                                                                                                                                                          ;
; NUMBER_OF_MULTIPLIERS                 ; 1                    ; Signed Integer                                                                                                                                                   ;
; OUTPUT_ACLR                           ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_SCLR            ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_SCLR         ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_SCLR                  ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                                                                                                                                          ;
; OUTPUT_SCLR                           ; NONE                 ; Untyped                                                                                                                                                          ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                                                                                                                                          ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                                                                                                                                          ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                                                                                                                                          ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                          ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                          ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                          ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                          ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                                                                                                                                          ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                                                                                                                                          ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                                                                                                                                          ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                                                                                                                                          ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                                                                                                                                          ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                                                                                                                                          ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                                                                                                                                          ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                                                                                                                                          ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                                                                                                                                          ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                                                                                                                                          ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                                                                                                                                          ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                                                                                                                                          ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                                                                                                                                          ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ROTATE_OUTPUT_SCLR                    ; NONE                 ; Untyped                                                                                                                                                          ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                                                                                                                                          ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ROTATE_PIPELINE_SCLR                  ; NONE                 ; Untyped                                                                                                                                                          ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ROTATE_SCLR                           ; NONE                 ; Untyped                                                                                                                                                          ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SCANOUTA_SCLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; SELECTED_DEVICE_FAMILY                ; CYCLONEV             ; Untyped                                                                                                                                                          ;
; SHIFT_MODE                            ; NO                   ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_SCLR               ; NONE                 ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_SCLR                      ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SIGNED_LATENCY_SCLR_A                 ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_LATENCY_SCLR_B                 ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0                ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0                ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0               ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0               ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_SCLR_A                ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_SCLR_B                ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SIGNED_SCLR_A                         ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_SCLR_B                         ; NONE                 ; Untyped                                                                                                                                                          ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                                                                                                                                          ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                                                                                                                                          ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SYSTOLIC_SCLR1                        ; NONE                 ; Untyped                                                                                                                                                          ;
; SYSTOLIC_SCLR3                        ; NONE                 ; Untyped                                                                                                                                                          ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                                                                                                                                          ;
; USE_SUBNADD                           ; NO                   ; Untyped                                                                                                                                                          ;
; WIDTH_A                               ; 16                   ; Signed Integer                                                                                                                                                   ;
; WIDTH_B                               ; 16                   ; Signed Integer                                                                                                                                                   ;
; WIDTH_C                               ; 22                   ; Untyped                                                                                                                                                          ;
; WIDTH_CHAININ                         ; 1                    ; Untyped                                                                                                                                                          ;
; WIDTH_COEF                            ; 18                   ; Untyped                                                                                                                                                          ;
; WIDTH_MSB                             ; 17                   ; Untyped                                                                                                                                                          ;
; WIDTH_RESULT                          ; 32                   ; Signed Integer                                                                                                                                                   ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_SCLR           ; NONE                 ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_SCLR                    ; NONE                 ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER                        ; altera_mult_add_37p2 ; Untyped                                                                                                                                                          ;
+---------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                                                                                                                                           ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; dedicated_multiplier_circuitry        ; YES                 ; String                                                                                                                                                                                                                                         ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                                                                                                                                         ;
; selected_device_family                ; Cyclone V           ; String                                                                                                                                                                                                                                         ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                                                                                                                                         ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                                                                                                                                         ;
; width_a                               ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_a0                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_a0                       ; DATAA               ; String                                                                                                                                                                                                                                         ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_a1                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_a1                       ; DATAA               ; String                                                                                                                                                                                                                                         ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_a2                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_a2                       ; DATAA               ; String                                                                                                                                                                                                                                         ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_a3                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_a3                       ; DATAA               ; String                                                                                                                                                                                                                                         ;
; input_a0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_a0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_a0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_a1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_a1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_a1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_a2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_a2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_a2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_a3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; width_b                               ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_b0                       ; DATAB               ; String                                                                                                                                                                                                                                         ;
; input_sclr_b0                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_b1                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_b1                       ; DATAB               ; String                                                                                                                                                                                                                                         ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_b2                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_b2                       ; DATAB               ; String                                                                                                                                                                                                                                         ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_b3                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_b3                       ; DATAB               ; String                                                                                                                                                                                                                                         ;
; input_b0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_b0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_b0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_b1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_b1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_b1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_b2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_b2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_b2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_b3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; width_c                               ; 22                  ; Signed Integer                                                                                                                                                                                                                                 ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_c0                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_c1                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_c2                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_c3                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; width_result                          ; 32                  ; Signed Integer                                                                                                                                                                                                                                 ;
; output_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; output_aclr                           ; NONE                ; String                                                                                                                                                                                                                                         ;
; output_sclr                           ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                                                                                                                                         ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; signed_sclr_a                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; signed_latency_sclr_a                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                                                                                                                                         ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; signed_sclr_b                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; signed_latency_sclr_b                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; number_of_multipliers                 ; 1                   ; Signed Integer                                                                                                                                                                                                                                 ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                                                                                                                                         ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                                                                                                                                         ;
; multiplier_register0                  ; CLOCK0              ; String                                                                                                                                                                                                                                         ;
; multiplier_aclr0                      ; ACLR0               ; String                                                                                                                                                                                                                                         ;
; multiplier_sclr0                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier_sclr1                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier_sclr2                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier_sclr3                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_sclr1              ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_sclr1      ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_sclr3              ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_sclr3      ; NONE                ; String                                                                                                                                                                                                                                         ;
; use_subnadd                           ; NO                  ; String                                                                                                                                                                                                                                         ;
; adder1_rounding                       ; NO                  ; String                                                                                                                                                                                                                                         ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub1_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; adder3_rounding                       ; NO                  ; String                                                                                                                                                                                                                                         ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub3_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                                                                                                                                         ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                                         ;
; mult01_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                                                                                                                                         ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                                         ;
; mult23_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                                         ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                                                                                                                                 ;
; output_rounding                       ; NO                  ; String                                                                                                                                                                                                                                         ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                                                                                                                                         ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; output_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                                         ;
; output_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_rounding                     ; NO                  ; String                                                                                                                                                                                                                                         ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_round_output_sclr            ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                                                                                                                                         ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                                                                                                                                         ;
; mult01_saturation_sclr                ; ACLR0               ; String                                                                                                                                                                                                                                         ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                                                                                                                                         ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                                                                                                                                         ;
; mult23_saturation_sclr                ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                         ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                                                                                                                                 ;
; output_saturation                     ; NO                  ; String                                                                                                                                                                                                                                         ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                                                                                                                                         ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                                                                                                                                         ;
; output_saturate_sclr                  ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_saturation                   ; NO                  ; String                                                                                                                                                                                                                                         ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_sclr                ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_output_sclr         ; NONE                ; String                                                                                                                                                                                                                                         ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; scanouta_sclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                                                                                                                                 ;
; chainout_adder                        ; NO                  ; String                                                                                                                                                                                                                                         ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                                                                                                                                         ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; chainout_aclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_sclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; negate_aclr                           ; NONE                ; String                                                                                                                                                                                                                                         ;
; negate_sclr                           ; NONE                ; String                                                                                                                                                                                                                                         ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; negate_latency_sclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_chainout_output_sclr             ; NONE                ; String                                                                                                                                                                                                                                         ;
; shift_mode                            ; NO                  ; String                                                                                                                                                                                                                                         ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; rotate_aclr                           ; NONE                ; String                                                                                                                                                                                                                                         ;
; rotate_sclr                           ; NONE                ; String                                                                                                                                                                                                                                         ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                                                                                                                                         ;
; rotate_output_sclr                    ; NONE                ; String                                                                                                                                                                                                                                         ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; shift_right_sclr                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                                                                                                                                         ;
; shift_right_output_sclr               ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_loopback_sclr                    ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_loopback_output_sclr             ; NONE                ; String                                                                                                                                                                                                                                         ;
; accumulator                           ; NO                  ; String                                                                                                                                                                                                                                         ;
; accum_direction                       ; ADD                 ; String                                                                                                                                                                                                                                         ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                                                                                                                                 ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                                                                                                                                         ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; accum_sload_sclr                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                                                                                                                                         ;
; accum_sload_latency_sclr              ; NONE                ; String                                                                                                                                                                                                                                         ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                                                                                                                                         ;
; loadconst_control_sclr                ; NONE                ; String                                                                                                                                                                                                                                         ;
; double_accum                          ; NO                  ; String                                                                                                                                                                                                                                         ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                                                                                                                                         ;
; systolic_sclr1                        ; NONE                ; String                                                                                                                                                                                                                                         ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                                                                                                                                         ;
; systolic_sclr3                        ; NONE                ; String                                                                                                                                                                                                                                         ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                                                                                                                                         ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                                                                                                                                         ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                                                                                                                                         ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                                                                                                                                         ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                                                                                                                                         ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                                                                                                                                 ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel0_sclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel1_sclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel2_sclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel3_sclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; latency                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                                                                                                                                         ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                                         ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                                         ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                                                                                                                                         ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                                                                                                                                         ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                                                                                                                                         ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub1_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub3_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_pipeline_sclr       ; NONE                ; String                                                                                                                                                                                                                                         ;
; output_round_pipeline_sclr            ; NONE                ; String                                                                                                                                                                                                                                         ;
; output_saturate_pipeline_sclr         ; NONE                ; String                                                                                                                                                                                                                                         ;
; rotate_pipeline_sclr                  ; NONE                ; String                                                                                                                                                                                                                                         ;
; shift_right_pipeline_sclr             ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_loopback_pipeline_sclr           ; NONE                ; String                                                                                                                                                                                                                                         ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_sclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_a_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_a_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_b_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_b_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_c_total_msb                     ; 21                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_c_msb                           ; 21                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scanina                         ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scanina_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scaninb                         ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scaninb_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_sourcea_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_sourceb_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scanouta_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scanoutb_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_result_msb                      ; 31                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                                                                                                                                 ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; width_a_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_a_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; width_b_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_b_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                                                                                                                                 ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; width_c_ext                           ; 22                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_c_ext_msb                       ; 21                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scanchain                       ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scanchain_msb                   ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                                                                                                                                         ;
; width_preadder_input_a                ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_preadder_input_a_msb            ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_preadder_adder_result           ; 17                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_preadder_output_a               ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_preadder_output_a_msb           ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_preadder_output_b               ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_preadder_output_b_msb           ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                                                                                                                                         ;
; multiplier_input_representation_b     ; UNSIGNED            ; String                                                                                                                                                                                                                                         ;
; width_mult_source_a                   ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_mult_source_a_msb               ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_mult_source_b                   ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_mult_source_b_msb               ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_mult_result                     ; 34                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_mult_result_msb                 ; 33                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_adder_source                    ; 34                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_adder_source_msb                ; 33                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_adder_result                    ; 35                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_adder_result_msb                ; 34                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_chainin_ext                     ; 31                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_original_result                 ; 35                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_original_result_msb             ; 34                  ; Signed Integer                                                                                                                                                                                                                                 ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_result_output                   ; 36                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_result_output_msb               ; 35                  ; Signed Integer                                                                                                                                                                                                                                 ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3 ;
+---------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                                                                                                                             ;
+---------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_LATENCY_SCLR              ; NONE                 ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ACCUM_SLOAD_SCLR                      ; NONE                 ; Untyped                                                                                                                                                          ;
; ACCUMULATOR                           ; NO                   ; Untyped                                                                                                                                                          ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                                                                                                                                          ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB1_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB3_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR1      ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR3      ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0                ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0               ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR1     ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR3     ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_SCLR1              ; NONE                 ; Untyped                                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_SCLR3              ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                                                                                                                                          ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                                                                                                                                          ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_SCLR            ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_SCLR         ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_SCLR       ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATE_SCLR                ; NONE                 ; Untyped                                                                                                                                                          ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                                                                                                                                          ;
; CHAINOUT_SCLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEF0_0                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF0_1                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF0_2                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF0_3                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF0_4                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF0_5                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF0_6                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF0_7                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_0                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_1                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_2                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_3                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_4                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_5                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_6                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF1_7                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_0                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_1                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_2                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_3                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_4                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_5                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_6                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF2_7                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_0                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_1                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_2                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_3                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_4                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_5                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_6                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEF3_7                               ; 0                    ; Untyped                                                                                                                                                          ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL0_SCLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL1_SCLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL2_SCLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; COEFSEL3_SCLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES                  ; Untyped                                                                                                                                                          ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                                                                                                                                          ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                                                                                                                                          ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                                                                                                                                          ;
; INPUT_A0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_A0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_A0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_A1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_A1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_A1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_A2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_A2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_A2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_A3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_B0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_B1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_B2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_B3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_C0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_C1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_C2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_C3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_A0                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_A1                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_A2                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_A3                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_B0                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_B1                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_B2                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_B3                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_C0                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_C1                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_C2                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SCLR_C3                         ; NONE                 ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                                                                                                                                          ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                                                                                                                                          ;
; LATENCY                               ; 0                    ; Untyped                                                                                                                                                          ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                                                                                                                                          ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; LOADCONST_CONTROL_SCLR                ; NONE                 ; Untyped                                                                                                                                                          ;
; LOADCONST_VALUE                       ; 64                   ; Untyped                                                                                                                                                          ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                                          ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; MULT01_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                                          ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                                                                                                                                          ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; MULT01_SATURATION_SCLR                ; ACLR0                ; Untyped                                                                                                                                                          ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                                          ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; MULT23_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                                          ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                                                                                                                                          ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; MULT23_SATURATION_SCLR                ; NONE                 ; Untyped                                                                                                                                                          ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                                                                                                                                          ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                                                                                                                                          ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                                                                                                                                          ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                                                                                                                                          ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                                                                                                                                          ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR0                      ; ACLR0                ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                                                                                                                                          ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER0                  ; CLOCK0               ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; MULTIPLIER_SCLR0                      ; NONE                 ; Untyped                                                                                                                                                          ;
; MULTIPLIER_SCLR1                      ; NONE                 ; Untyped                                                                                                                                                          ;
; MULTIPLIER_SCLR2                      ; NONE                 ; Untyped                                                                                                                                                          ;
; MULTIPLIER_SCLR3                      ; NONE                 ; Untyped                                                                                                                                                          ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                                                                                                                                          ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; NEGATE_LATENCY_SCLR                   ; NONE                 ; Untyped                                                                                                                                                          ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; NEGATE_SCLR                           ; NONE                 ; Untyped                                                                                                                                                          ;
; NUMBER_OF_MULTIPLIERS                 ; 1                    ; Signed Integer                                                                                                                                                   ;
; OUTPUT_ACLR                           ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_SCLR            ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                                                                                                                                          ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_SCLR         ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_SCLR                  ; NONE                 ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                                                                                                                                          ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                                                                                                                                          ;
; OUTPUT_SCLR                           ; NONE                 ; Untyped                                                                                                                                                          ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                                                                                                                                          ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                                                                                                                                          ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                                                                                                                                          ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                          ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                          ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                          ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                          ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                                                                                                                                          ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                                                                                                                                          ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                                                                                                                                          ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                                                                                                                                          ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                                                                                                                                          ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                                                                                                                                          ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                                                                                                                                          ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                                                                                                                                          ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                                                                                                                                          ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                                                                                                                                          ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                                                                                                                                          ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                                                                                                                                          ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                                                                                                                                          ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ROTATE_OUTPUT_SCLR                    ; NONE                 ; Untyped                                                                                                                                                          ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                                                                                                                                          ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ROTATE_PIPELINE_SCLR                  ; NONE                 ; Untyped                                                                                                                                                          ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ROTATE_SCLR                           ; NONE                 ; Untyped                                                                                                                                                          ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SCANOUTA_SCLR                         ; NONE                 ; Untyped                                                                                                                                                          ;
; SELECTED_DEVICE_FAMILY                ; CYCLONEV             ; Untyped                                                                                                                                                          ;
; SHIFT_MODE                            ; NO                   ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_SCLR               ; NONE                 ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SHIFT_RIGHT_SCLR                      ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SIGNED_LATENCY_SCLR_A                 ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_LATENCY_SCLR_B                 ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0                ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0                ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0               ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0               ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_SCLR_A                ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_PIPELINE_SCLR_B                ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SIGNED_SCLR_A                         ; NONE                 ; Untyped                                                                                                                                                          ;
; SIGNED_SCLR_B                         ; NONE                 ; Untyped                                                                                                                                                          ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                                                                                                                                          ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                                                                                                                                          ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; SYSTOLIC_SCLR1                        ; NONE                 ; Untyped                                                                                                                                                          ;
; SYSTOLIC_SCLR3                        ; NONE                 ; Untyped                                                                                                                                                          ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                                                                                                                                          ;
; USE_SUBNADD                           ; NO                   ; Untyped                                                                                                                                                          ;
; WIDTH_A                               ; 16                   ; Signed Integer                                                                                                                                                   ;
; WIDTH_B                               ; 16                   ; Signed Integer                                                                                                                                                   ;
; WIDTH_C                               ; 22                   ; Untyped                                                                                                                                                          ;
; WIDTH_CHAININ                         ; 1                    ; Untyped                                                                                                                                                          ;
; WIDTH_COEF                            ; 18                   ; Untyped                                                                                                                                                          ;
; WIDTH_MSB                             ; 17                   ; Untyped                                                                                                                                                          ;
; WIDTH_RESULT                          ; 32                   ; Signed Integer                                                                                                                                                   ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_SCLR           ; NONE                 ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                                                          ;
; ZERO_LOOPBACK_SCLR                    ; NONE                 ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER                        ; altera_mult_add_37p2 ; Untyped                                                                                                                                                          ;
+---------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                                                                                                                                           ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; dedicated_multiplier_circuitry        ; YES                 ; String                                                                                                                                                                                                                                         ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                                                                                                                                         ;
; selected_device_family                ; Cyclone V           ; String                                                                                                                                                                                                                                         ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                                                                                                                                         ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                                                                                                                                         ;
; width_a                               ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_a0                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_a0                       ; DATAA               ; String                                                                                                                                                                                                                                         ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_a1                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_a1                       ; DATAA               ; String                                                                                                                                                                                                                                         ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_a2                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_a2                       ; DATAA               ; String                                                                                                                                                                                                                                         ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_a3                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_a3                       ; DATAA               ; String                                                                                                                                                                                                                                         ;
; input_a0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_a0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_a0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_a1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_a1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_a1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_a2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_a2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_a2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_a3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; width_b                               ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_b0                       ; DATAB               ; String                                                                                                                                                                                                                                         ;
; input_sclr_b0                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_b1                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_b1                       ; DATAB               ; String                                                                                                                                                                                                                                         ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_b2                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_b2                       ; DATAB               ; String                                                                                                                                                                                                                                         ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_b3                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_source_b3                       ; DATAB               ; String                                                                                                                                                                                                                                         ;
; input_b0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_b0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_b0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_b1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_b1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_b1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_b2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_b2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_b2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_b3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; width_c                               ; 22                  ; Signed Integer                                                                                                                                                                                                                                 ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_c0                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_c1                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_c2                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_sclr_c3                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; input_c3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; width_result                          ; 32                  ; Signed Integer                                                                                                                                                                                                                                 ;
; output_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; output_aclr                           ; NONE                ; String                                                                                                                                                                                                                                         ;
; output_sclr                           ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                                                                                                                                         ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; signed_sclr_a                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; signed_latency_sclr_a                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                                                                                                                                         ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; signed_sclr_b                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; signed_latency_sclr_b                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; number_of_multipliers                 ; 1                   ; Signed Integer                                                                                                                                                                                                                                 ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                                                                                                                                         ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                                                                                                                                         ;
; multiplier_register0                  ; CLOCK0              ; String                                                                                                                                                                                                                                         ;
; multiplier_aclr0                      ; ACLR0               ; String                                                                                                                                                                                                                                         ;
; multiplier_sclr0                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier_sclr1                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier_sclr2                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier_sclr3                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_sclr1              ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_sclr1      ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_sclr3              ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_sclr3      ; NONE                ; String                                                                                                                                                                                                                                         ;
; use_subnadd                           ; NO                  ; String                                                                                                                                                                                                                                         ;
; adder1_rounding                       ; NO                  ; String                                                                                                                                                                                                                                         ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub1_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; adder3_rounding                       ; NO                  ; String                                                                                                                                                                                                                                         ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub3_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                                                                                                                                         ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                                         ;
; mult01_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                                                                                                                                         ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                                         ;
; mult23_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                                         ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                                                                                                                                 ;
; output_rounding                       ; NO                  ; String                                                                                                                                                                                                                                         ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                                                                                                                                         ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; output_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                                         ;
; output_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_rounding                     ; NO                  ; String                                                                                                                                                                                                                                         ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_round_output_sclr            ; NONE                ; String                                                                                                                                                                                                                                         ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                                                                                                                                         ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                                                                                                                                         ;
; mult01_saturation_sclr                ; ACLR0               ; String                                                                                                                                                                                                                                         ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                                                                                                                                         ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                                                                                                                                         ;
; mult23_saturation_sclr                ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                         ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                                                                                                                                 ;
; output_saturation                     ; NO                  ; String                                                                                                                                                                                                                                         ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                                                                                                                                         ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                                                                                                                                         ;
; output_saturate_sclr                  ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_saturation                   ; NO                  ; String                                                                                                                                                                                                                                         ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_sclr                ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_output_sclr         ; NONE                ; String                                                                                                                                                                                                                                         ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; scanouta_sclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                                                                                                                                 ;
; chainout_adder                        ; NO                  ; String                                                                                                                                                                                                                                         ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                                                                                                                                         ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; chainout_aclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_sclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; negate_aclr                           ; NONE                ; String                                                                                                                                                                                                                                         ;
; negate_sclr                           ; NONE                ; String                                                                                                                                                                                                                                         ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; negate_latency_sclr                   ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_chainout_output_sclr             ; NONE                ; String                                                                                                                                                                                                                                         ;
; shift_mode                            ; NO                  ; String                                                                                                                                                                                                                                         ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; rotate_aclr                           ; NONE                ; String                                                                                                                                                                                                                                         ;
; rotate_sclr                           ; NONE                ; String                                                                                                                                                                                                                                         ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                                                                                                                                         ;
; rotate_output_sclr                    ; NONE                ; String                                                                                                                                                                                                                                         ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; shift_right_sclr                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                                                                                                                                         ;
; shift_right_output_sclr               ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_loopback_sclr                    ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_loopback_output_sclr             ; NONE                ; String                                                                                                                                                                                                                                         ;
; accumulator                           ; NO                  ; String                                                                                                                                                                                                                                         ;
; accum_direction                       ; ADD                 ; String                                                                                                                                                                                                                                         ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                                                                                                                                 ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                                                                                                                                         ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; accum_sload_sclr                      ; NONE                ; String                                                                                                                                                                                                                                         ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                                                                                                                                         ;
; accum_sload_latency_sclr              ; NONE                ; String                                                                                                                                                                                                                                         ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                                                                                                                                         ;
; loadconst_control_sclr                ; NONE                ; String                                                                                                                                                                                                                                         ;
; double_accum                          ; NO                  ; String                                                                                                                                                                                                                                         ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                                                                                                                                         ;
; systolic_sclr1                        ; NONE                ; String                                                                                                                                                                                                                                         ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                                                                                                                                         ;
; systolic_sclr3                        ; NONE                ; String                                                                                                                                                                                                                                         ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                                                                                                                                         ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                                                                                                                                         ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                                                                                                                                         ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                                                                                                                                         ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                                                                                                                                         ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                                                                                                                                 ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel0_sclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel1_sclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel2_sclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel3_sclr                         ; NONE                ; String                                                                                                                                                                                                                                         ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; coefsel3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                         ;
; latency                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                                                                                                                                         ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                                         ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                                         ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                                                                                                                                         ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                                                                                                                                         ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                                                                                                                                         ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                         ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub1_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                                         ;
; addnsub3_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                                         ;
; chainout_saturate_pipeline_sclr       ; NONE                ; String                                                                                                                                                                                                                                         ;
; output_round_pipeline_sclr            ; NONE                ; String                                                                                                                                                                                                                                         ;
; output_saturate_pipeline_sclr         ; NONE                ; String                                                                                                                                                                                                                                         ;
; rotate_pipeline_sclr                  ; NONE                ; String                                                                                                                                                                                                                                         ;
; shift_right_pipeline_sclr             ; NONE                ; String                                                                                                                                                                                                                                         ;
; zero_loopback_pipeline_sclr           ; NONE                ; String                                                                                                                                                                                                                                         ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_sclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_a_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_a_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_b_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_b_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_c_total_msb                     ; 21                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_c_msb                           ; 21                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scanina                         ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scanina_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scaninb                         ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scaninb_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_sourcea_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_sourceb_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scanouta_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scanoutb_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_result_msb                      ; 31                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                                                                                                                                 ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; width_a_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_a_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; width_b_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_b_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                                                                                                                                 ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                                 ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; width_c_ext                           ; 22                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_c_ext_msb                       ; 21                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scanchain                       ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_scanchain_msb                   ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                                                                                                                                         ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                                                                                                                                         ;
; width_preadder_input_a                ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_preadder_input_a_msb            ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_preadder_adder_result           ; 17                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_preadder_output_a               ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_preadder_output_a_msb           ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_preadder_output_b               ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_preadder_output_b_msb           ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                                                                                                                                         ;
; multiplier_input_representation_b     ; UNSIGNED            ; String                                                                                                                                                                                                                                         ;
; width_mult_source_a                   ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_mult_source_a_msb               ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_mult_source_b                   ; 16                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_mult_source_b_msb               ; 15                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_mult_result                     ; 34                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_mult_result_msb                 ; 33                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_adder_source                    ; 34                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_adder_source_msb                ; 33                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_adder_result                    ; 35                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_adder_result_msb                ; 34                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_chainin_ext                     ; 31                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_original_result                 ; 35                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_original_result_msb             ; 34                  ; Signed Integer                                                                                                                                                                                                                                 ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                                                                                                                                 ;
; width_result_output                   ; 36                  ; Signed Integer                                                                                                                                                                                                                                 ;
; width_result_output_msb               ; 35                  ; Signed Integer                                                                                                                                                                                                                                 ;
+---------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_tag_module:adder_nios2_processor_cpu_dc_tag ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_tag_module:adder_nios2_processor_cpu_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                 ;
; WIDTH_A                            ; 7                    ; Signed Integer                                                                                                                                          ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                          ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                 ;
; WIDTH_B                            ; 7                    ; Signed Integer                                                                                                                                          ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                          ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_fmi1      ; Untyped                                                                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_data_module:adder_nios2_processor_cpu_dc_data ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_data_module:adder_nios2_processor_cpu_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                            ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                                                            ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                            ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                                                                                            ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_4kl1      ; Untyped                                                                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_victim_module:adder_nios2_processor_cpu_dc_victim ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_victim_module:adder_nios2_processor_cpu_dc_victim|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                                                                                                ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                                                                                                ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_baj1      ; Untyped                                                                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                       ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                     ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                     ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                     ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_onchip_memory2_0:onchip_memory2_0 ;
+----------------+----------------------------+----------------------------------------+
; Parameter Name ; Value                      ; Type                                   ;
+----------------+----------------------------+----------------------------------------+
; INIT_FILE      ; adder_onchip_memory2_0.hex ; String                                 ;
+----------------+----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------+----------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                         ;
+------------------------------------+----------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                ; Untyped                                      ;
; WIDTH_A                            ; 32                         ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                         ; Signed Integer                               ;
; NUMWORDS_A                         ; 4093                       ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                      ;
; WIDTH_B                            ; 1                          ; Untyped                                      ;
; WIDTHAD_B                          ; 1                          ; Untyped                                      ;
; NUMWORDS_B                         ; 1                          ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                          ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                      ;
; BYTE_SIZE                          ; 8                          ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                  ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                      ;
; INIT_FILE                          ; adder_onchip_memory2_0.hex ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 4093                       ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                     ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_a4n1            ; Untyped                                      ;
+------------------------------------+----------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 15    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                 ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                     ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                     ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_1_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                      ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                                  ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                  ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                  ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                  ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                  ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                  ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                                         ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                         ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                         ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                         ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                         ;
; ID                        ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                         ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                         ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_1_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_2_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_1_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                 ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                 ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                 ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                 ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                 ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                 ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                 ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                 ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                            ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                            ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router:router|adder_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                   ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_001:router_001|adder_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_002:router_002|adder_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_003:router_003|adder_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_003:router_004|adder_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_003:router_005|adder_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_006:router_006|adder_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_processor_data_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                       ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_processor_instruction_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                              ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                              ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                              ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                              ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                              ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                              ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                              ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                              ;
; REORDER                   ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_data_module:adder_nios2_processor_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_tag_module:adder_nios2_processor_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 11                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 11                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_bht_module:adder_nios2_processor_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_b_module:adder_nios2_processor_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_tag_module:adder_nios2_processor_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 7                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 7                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_data_module:adder_nios2_processor_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_victim_module:adder_nios2_processor_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; adder_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 4093                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                               ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                     ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_006:router_006|adder_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_003:router_003|adder_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_002:router_002|adder_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_001:router_001|adder_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router:router|adder_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:output_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:output_1_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                ;
+-----------------------+-------+----------+------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                           ;
+-----------------------+-------+----------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_2_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:input_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:input_1_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                       ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:output_1_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_2_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "adder_output_1:output_1"   ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; out_port ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "adder_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+-----------------------------------------+
; Port   ; Type  ; Severity ; Details                                 ;
+--------+-------+----------+-----------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                            ;
+--------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; virtual_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_pib:the_adder_nios2_processor_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_fifo:the_adder_nios2_processor_cpu_nios2_oci_fifo|adder_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc:the_adder_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_dtrace:the_adder_nios2_processor_cpu_nios2_oci_dtrace|adder_nios2_processor_cpu_nios2_oci_td_mode:adder_nios2_processor_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_itrace:the_adder_nios2_processor_cpu_nios2_oci_itrace" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_dbrk:the_adder_nios2_processor_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_xbrk:the_adder_nios2_processor_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                               ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                          ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci" ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl" ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                          ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; A_exc_shadow_active ; Input  ; Info     ; Stuck at GND                                                                                     ;
; D_ctrl_rdprs        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; E_ctrl_a_is_src     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
; E_ctrl_b_is_src     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
; E_src1_from_rf      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
; E_src2_from_rf      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
; W_exc_handler_mode  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; W_status_reg_crs    ; Input  ; Info     ; Stuck at GND                                                                                     ;
; W_status_reg_prs    ; Input  ; Info     ; Stuck at GND                                                                                     ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                         ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; M_mul_cell_p2[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; M_mul_cell_p3[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_test_bench:the_adder_nios2_processor_cpu_test_bench" ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                                                                 ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; A_exc_highest_pri_exc_id[31..4] ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; A_exc_inst_fetch                ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; W_badaddr_reg[31..16]           ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; W_bstatus_reg[31..1]            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; W_estatus_reg[31..1]            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; W_exception_reg[31..7]          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; W_exception_reg[1..0]           ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; W_status_reg[31..1]             ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; i_address[1..0]                 ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; test_has_ended                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "adder_nios2_processor:nios2_processor" ;
+---------------------+--------+----------+-------------------------+
; Port                ; Type   ; Severity ; Details                 ;
+---------------------+--------+----------+-------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected  ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected  ;
+---------------------+--------+----------+-------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "adder_input_1:input_2"   ;
+---------+-------+----------+------------------------+
; Port    ; Type  ; Severity ; Details                ;
+---------+-------+----------+------------------------+
; in_port ; Input ; Info     ; Explicitly unconnected ;
+---------+-------+----------+------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "adder_input_1:input_1"   ;
+---------+-------+----------+------------------------+
; Port    ; Type  ; Severity ; Details                ;
+---------+-------+----------+------------------------+
; in_port ; Input ; Info     ; Explicitly unconnected ;
+---------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1600                        ;
;     CLR               ; 283                         ;
;     CLR SCLR          ; 10                          ;
;     CLR SLD           ; 4                           ;
;     ENA               ; 75                          ;
;     ENA CLR           ; 819                         ;
;     ENA CLR SCLR      ; 79                          ;
;     ENA CLR SCLR SLD  ; 61                          ;
;     ENA CLR SLD       ; 89                          ;
;     ENA SCLR          ; 48                          ;
;     ENA SCLR SLD      ; 19                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 29                          ;
;     plain             ; 75                          ;
; arriav_lcell_comb     ; 1567                        ;
;     arith             ; 115                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 36                          ;
;         2 data inputs ; 46                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 13                          ;
;         7 data inputs ; 13                          ;
;     normal            ; 1439                        ;
;         0 data inputs ; 14                          ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 197                         ;
;         3 data inputs ; 183                         ;
;         4 data inputs ; 287                         ;
;         5 data inputs ; 361                         ;
;         6 data inputs ; 384                         ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 30                          ;
; stratixv_ram_block    ; 244                         ;
;                       ;                             ;
; Max LUT depth         ; 6.30                        ;
; Average LUT depth     ; 2.50                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 75                                    ;
;     CLR               ; 4                                     ;
;     ENA               ; 3                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 13                                    ;
;     SCLR              ; 29                                    ;
;     plain             ; 15                                    ;
; arriav_lcell_comb     ; 92                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 89                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 17                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 11                                    ;
;         5 data inputs ; 17                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.66                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Thu Apr 11 10:41:47 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adder -c adder
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_input_1.v
    Info (12023): Found entity 1: adder_input_1 File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_input_1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_irq_mapper.sv
    Info (12023): Found entity 1: adder_irq_mapper File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0.v
    Info (12023): Found entity 1: adder_mm_interconnect_0 File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: adder_mm_interconnect_0_avalon_st_adapter File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: adder_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: adder_mm_interconnect_0_cmd_demux File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: adder_mm_interconnect_0_cmd_demux_001 File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: adder_mm_interconnect_0_cmd_mux File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: adder_mm_interconnect_0_cmd_mux_001 File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: adder_mm_interconnect_0_router_default_decode File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: adder_mm_interconnect_0_router File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: adder_mm_interconnect_0_router_001_default_decode File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: adder_mm_interconnect_0_router_001 File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: adder_mm_interconnect_0_router_002_default_decode File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: adder_mm_interconnect_0_router_002 File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: adder_mm_interconnect_0_router_003_default_decode File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: adder_mm_interconnect_0_router_003 File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: adder_mm_interconnect_0_router_006_default_decode File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: adder_mm_interconnect_0_router_006 File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: adder_mm_interconnect_0_rsp_demux File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: adder_mm_interconnect_0_rsp_demux_001 File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: adder_mm_interconnect_0_rsp_mux File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: adder_mm_interconnect_0_rsp_mux_001 File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_nios2_processor.v
    Info (12023): Found entity 1: adder_nios2_processor File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file adder/synthesis/submodules/adder_nios2_processor_cpu.v
    Info (12023): Found entity 1: adder_nios2_processor_cpu_ic_data_module File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 21
    Info (12023): Found entity 2: adder_nios2_processor_cpu_ic_tag_module File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 89
    Info (12023): Found entity 3: adder_nios2_processor_cpu_bht_module File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 158
    Info (12023): Found entity 4: adder_nios2_processor_cpu_register_bank_a_module File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 227
    Info (12023): Found entity 5: adder_nios2_processor_cpu_register_bank_b_module File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 293
    Info (12023): Found entity 6: adder_nios2_processor_cpu_dc_tag_module File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 359
    Info (12023): Found entity 7: adder_nios2_processor_cpu_dc_data_module File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 425
    Info (12023): Found entity 8: adder_nios2_processor_cpu_dc_victim_module File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 494
    Info (12023): Found entity 9: adder_nios2_processor_cpu_nios2_oci_debug File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 562
    Info (12023): Found entity 10: adder_nios2_processor_cpu_nios2_oci_break File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 721
    Info (12023): Found entity 11: adder_nios2_processor_cpu_nios2_oci_xbrk File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 1014
    Info (12023): Found entity 12: adder_nios2_processor_cpu_nios2_oci_dbrk File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 1275
    Info (12023): Found entity 13: adder_nios2_processor_cpu_nios2_oci_itrace File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 1464
    Info (12023): Found entity 14: adder_nios2_processor_cpu_nios2_oci_td_mode File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 1655
    Info (12023): Found entity 15: adder_nios2_processor_cpu_nios2_oci_dtrace File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 1723
    Info (12023): Found entity 16: adder_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 1805
    Info (12023): Found entity 17: adder_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 1877
    Info (12023): Found entity 18: adder_nios2_processor_cpu_nios2_oci_fifo_cnt_inc File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 1920
    Info (12023): Found entity 19: adder_nios2_processor_cpu_nios2_oci_fifo File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 1967
    Info (12023): Found entity 20: adder_nios2_processor_cpu_nios2_oci_pib File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 2453
    Info (12023): Found entity 21: adder_nios2_processor_cpu_nios2_oci_im File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 2476
    Info (12023): Found entity 22: adder_nios2_processor_cpu_nios2_performance_monitors File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 2546
    Info (12023): Found entity 23: adder_nios2_processor_cpu_nios2_avalon_reg File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 2563
    Info (12023): Found entity 24: adder_nios2_processor_cpu_ociram_sp_ram_module File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 2656
    Info (12023): Found entity 25: adder_nios2_processor_cpu_nios2_ocimem File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 2721
    Info (12023): Found entity 26: adder_nios2_processor_cpu_nios2_oci File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 2902
    Info (12023): Found entity 27: adder_nios2_processor_cpu File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 3447
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: adder_nios2_processor_cpu_debug_slave_sysclk File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: adder_nios2_processor_cpu_debug_slave_tck File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: adder_nios2_processor_cpu_debug_slave_wrapper File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_nios2_processor_cpu_mult_cell.v
    Info (12023): Found entity 1: adder_nios2_processor_cpu_mult_cell File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_nios2_processor_cpu_test_bench.v
    Info (12023): Found entity 1: adder_nios2_processor_cpu_test_bench File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_onchip_memory2_0.v
    Info (12023): Found entity 1: adder_onchip_memory2_0 File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_output_1.v
    Info (12023): Found entity 1: adder_output_1 File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_output_1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file adder/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file adder/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/altera_nios2_gen2_rtl_module.sv
    Info (12023): Found entity 1: altera_nios2_gen2_rtl_module File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_nios2_gen2_rtl_module.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file adder/synthesis/adder.v
    Info (12023): Found entity 1: adder File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/adder.v Line: 6
Info (12127): Elaborating entity "adder" for the top level hierarchy
Info (12128): Elaborating entity "adder_input_1" for hierarchy "adder_input_1:input_1" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/adder.v Line: 59
Info (12128): Elaborating entity "adder_nios2_processor" for hierarchy "adder_nios2_processor:nios2_processor" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/adder.v Line: 98
Info (12128): Elaborating entity "adder_nios2_processor_cpu" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor.v Line: 69
Info (12128): Elaborating entity "adder_nios2_processor_cpu_test_bench" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_test_bench:the_adder_nios2_processor_cpu_test_bench" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 5950
Info (12128): Elaborating entity "adder_nios2_processor_cpu_ic_data_module" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_data_module:adder_nios2_processor_cpu_ic_data" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 6952
Info (12128): Elaborating entity "altsyncram" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_data_module:adder_nios2_processor_cpu_ic_data|altsyncram:the_altsyncram" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_data_module:adder_nios2_processor_cpu_ic_data|altsyncram:the_altsyncram" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 61
Info (12133): Instantiated megafunction "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_data_module:adder_nios2_processor_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: /home/maneeshakarichery/de10/adder_nios/db/altsyncram_spj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_data_module:adder_nios2_processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "adder_nios2_processor_cpu_ic_tag_module" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_tag_module:adder_nios2_processor_cpu_ic_tag" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 7018
Info (12128): Elaborating entity "altsyncram" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_tag_module:adder_nios2_processor_cpu_ic_tag|altsyncram:the_altsyncram" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_tag_module:adder_nios2_processor_cpu_ic_tag|altsyncram:the_altsyncram" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 129
Info (12133): Instantiated megafunction "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_tag_module:adder_nios2_processor_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "11"
    Info (12134): Parameter "width_b" = "11"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jgj1.tdf
    Info (12023): Found entity 1: altsyncram_jgj1 File: /home/maneeshakarichery/de10/adder_nios/db/altsyncram_jgj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jgj1" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_ic_tag_module:adder_nios2_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_jgj1:auto_generated" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "adder_nios2_processor_cpu_bht_module" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_bht_module:adder_nios2_processor_cpu_bht" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 7216
Info (12128): Elaborating entity "altsyncram" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_bht_module:adder_nios2_processor_cpu_bht|altsyncram:the_altsyncram" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_bht_module:adder_nios2_processor_cpu_bht|altsyncram:the_altsyncram" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 198
Info (12133): Instantiated megafunction "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_bht_module:adder_nios2_processor_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: /home/maneeshakarichery/de10/adder_nios/db/altsyncram_pdj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_bht_module:adder_nios2_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "adder_nios2_processor_cpu_register_bank_a_module" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 8157
Info (12128): Elaborating entity "altsyncram" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 264
Info (12133): Instantiated megafunction "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: /home/maneeshakarichery/de10/adder_nios/db/altsyncram_voi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "adder_nios2_processor_cpu_register_bank_b_module" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_register_bank_b_module:adder_nios2_processor_cpu_register_bank_b" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 8175
Info (12128): Elaborating entity "adder_nios2_processor_cpu_mult_cell" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 8632
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu_mult_cell.v Line: 63
Info (12130): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu_mult_cell.v Line: 63
Info (12133): Instantiated megafunction "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu_mult_cell.v Line: 63
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEV"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: /home/maneeshakarichery/de10/adder_nios/db/altera_mult_add_37p2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/maneeshakarichery/de10/adder_nios/db/altera_mult_add_37p2.v Line: 117
Info (12130): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/maneeshakarichery/de10/adder_nios/db/altera_mult_add_37p2.v Line: 117
Info (12133): Instantiated megafunction "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: /home/maneeshakarichery/de10/adder_nios/db/altera_mult_add_37p2.v Line: 117
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_mult_cell:the_adder_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "adder_nios2_processor_cpu_dc_tag_module" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_tag_module:adder_nios2_processor_cpu_dc_tag" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 9054
Info (12128): Elaborating entity "altsyncram" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_tag_module:adder_nios2_processor_cpu_dc_tag|altsyncram:the_altsyncram" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_tag_module:adder_nios2_processor_cpu_dc_tag|altsyncram:the_altsyncram" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 396
Info (12133): Instantiated megafunction "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_tag_module:adder_nios2_processor_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "7"
    Info (12134): Parameter "width_b" = "7"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fmi1.tdf
    Info (12023): Found entity 1: altsyncram_fmi1 File: /home/maneeshakarichery/de10/adder_nios/db/altsyncram_fmi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fmi1" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_tag_module:adder_nios2_processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_fmi1:auto_generated" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "adder_nios2_processor_cpu_dc_data_module" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_data_module:adder_nios2_processor_cpu_dc_data" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 9120
Info (12128): Elaborating entity "altsyncram" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_data_module:adder_nios2_processor_cpu_dc_data|altsyncram:the_altsyncram" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_data_module:adder_nios2_processor_cpu_dc_data|altsyncram:the_altsyncram" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 465
Info (12133): Instantiated megafunction "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_data_module:adder_nios2_processor_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: /home/maneeshakarichery/de10/adder_nios/db/altsyncram_4kl1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_data_module:adder_nios2_processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "adder_nios2_processor_cpu_dc_victim_module" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_victim_module:adder_nios2_processor_cpu_dc_victim" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 9232
Info (12128): Elaborating entity "altsyncram" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_victim_module:adder_nios2_processor_cpu_dc_victim|altsyncram:the_altsyncram" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_victim_module:adder_nios2_processor_cpu_dc_victim|altsyncram:the_altsyncram" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 534
Info (12133): Instantiated megafunction "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_victim_module:adder_nios2_processor_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: /home/maneeshakarichery/de10/adder_nios/db/altsyncram_baj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_dc_victim_module:adder_nios2_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_nios2_gen2_rtl_module" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 9811
Info (12128): Elaborating entity "adder_nios2_processor_cpu_nios2_oci" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 10016
Info (12128): Elaborating entity "adder_nios2_processor_cpu_nios2_oci_debug" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 3119
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 634
Info (12130): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 634
Info (12133): Instantiated megafunction "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 634
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "adder_nios2_processor_cpu_nios2_oci_break" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 3149
Info (12128): Elaborating entity "adder_nios2_processor_cpu_nios2_oci_xbrk" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_xbrk:the_adder_nios2_processor_cpu_nios2_oci_xbrk" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 3172
Info (12128): Elaborating entity "adder_nios2_processor_cpu_nios2_oci_dbrk" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_dbrk:the_adder_nios2_processor_cpu_nios2_oci_dbrk" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 3199
Info (12128): Elaborating entity "adder_nios2_processor_cpu_nios2_oci_itrace" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_itrace:the_adder_nios2_processor_cpu_nios2_oci_itrace" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 3237
Info (12128): Elaborating entity "adder_nios2_processor_cpu_nios2_oci_dtrace" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_dtrace:the_adder_nios2_processor_cpu_nios2_oci_dtrace" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 3252
Info (12128): Elaborating entity "adder_nios2_processor_cpu_nios2_oci_td_mode" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_dtrace:the_adder_nios2_processor_cpu_nios2_oci_dtrace|adder_nios2_processor_cpu_nios2_oci_td_mode:adder_nios2_processor_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 1773
Info (12128): Elaborating entity "adder_nios2_processor_cpu_nios2_oci_fifo" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_fifo:the_adder_nios2_processor_cpu_nios2_oci_fifo" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 3267
Info (12128): Elaborating entity "adder_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_fifo:the_adder_nios2_processor_cpu_nios2_oci_fifo|adder_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt:the_adder_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 2086
Info (12128): Elaborating entity "adder_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_fifo:the_adder_nios2_processor_cpu_nios2_oci_fifo|adder_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc:the_adder_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 2095
Info (12128): Elaborating entity "adder_nios2_processor_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_fifo:the_adder_nios2_processor_cpu_nios2_oci_fifo|adder_nios2_processor_cpu_nios2_oci_fifo_cnt_inc:the_adder_nios2_processor_cpu_nios2_oci_fifo_cnt_inc" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 2104
Info (12128): Elaborating entity "adder_nios2_processor_cpu_nios2_oci_pib" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_pib:the_adder_nios2_processor_cpu_nios2_oci_pib" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 3272
Info (12128): Elaborating entity "adder_nios2_processor_cpu_nios2_oci_im" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_oci_im:the_adder_nios2_processor_cpu_nios2_oci_im" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 3286
Info (12128): Elaborating entity "adder_nios2_processor_cpu_nios2_avalon_reg" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 3305
Info (12128): Elaborating entity "adder_nios2_processor_cpu_nios2_ocimem" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 3325
Info (12128): Elaborating entity "adder_nios2_processor_cpu_ociram_sp_ram_module" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 2872
Info (12128): Elaborating entity "altsyncram" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 2696
Info (12130): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 2696
Info (12133): Instantiated megafunction "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 2696
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: /home/maneeshakarichery/de10/adder_nios/db/altsyncram_qid1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "adder_nios2_processor_cpu_debug_slave_wrapper" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu.v Line: 3427
Info (12128): Elaborating entity "adder_nios2_processor_cpu_debug_slave_tck" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v Line: 162
Info (12128): Elaborating entity "adder_nios2_processor_cpu_debug_slave_sysclk" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v Line: 182
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v Line: 212
Info (12130): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v Line: 212
Info (12133): Instantiated megafunction "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy" with the following parameter: File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v Line: 212
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "adder_nios2_processor:nios2_processor|adder_nios2_processor_cpu:cpu|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "adder_onchip_memory2_0" for hierarchy "adder_onchip_memory2_0:onchip_memory2_0" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/adder.v Line: 112
Info (12128): Elaborating entity "altsyncram" for hierarchy "adder_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "adder_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "adder_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "adder_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4093"
    Info (12134): Parameter "numwords_a" = "4093"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a4n1.tdf
    Info (12023): Found entity 1: altsyncram_a4n1 File: /home/maneeshakarichery/de10/adder_nios/db/altsyncram_a4n1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a4n1" for hierarchy "adder_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_a4n1:auto_generated" File: /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "adder_output_1" for hierarchy "adder_output_1:output_1" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/adder.v Line: 123
Info (12128): Elaborating entity "adder_mm_interconnect_0" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/adder.v Line: 166
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_data_master_translator" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 488
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_instruction_master_translator" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 548
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 612
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:input_1_s1_translator" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 676
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_debug_mem_slave_translator" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 868
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 949
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_instruction_master_agent" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 1030
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 1114
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 1155
Info (12128): Elaborating entity "adder_mm_interconnect_0_router" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router:router" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 1671
Info (12128): Elaborating entity "adder_mm_interconnect_0_router_default_decode" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router:router|adder_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_router.sv Line: 187
Info (12128): Elaborating entity "adder_mm_interconnect_0_router_001" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_001:router_001" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 1687
Info (12128): Elaborating entity "adder_mm_interconnect_0_router_001_default_decode" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_001:router_001|adder_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "adder_mm_interconnect_0_router_002" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_002:router_002" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 1703
Info (12128): Elaborating entity "adder_mm_interconnect_0_router_002_default_decode" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_002:router_002|adder_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "adder_mm_interconnect_0_router_003" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_003:router_003" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 1719
Info (12128): Elaborating entity "adder_mm_interconnect_0_router_003_default_decode" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_003:router_003|adder_mm_interconnect_0_router_003_default_decode:the_default_decode" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "adder_mm_interconnect_0_router_006" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_006:router_006" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 1767
Info (12128): Elaborating entity "adder_mm_interconnect_0_router_006_default_decode" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_router_006:router_006|adder_mm_interconnect_0_router_006_default_decode:the_default_decode" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_processor_data_master_limiter" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 1817
Info (12128): Elaborating entity "adder_mm_interconnect_0_cmd_demux" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 1902
Info (12128): Elaborating entity "adder_mm_interconnect_0_cmd_demux_001" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 1925
Info (12128): Elaborating entity "adder_mm_interconnect_0_cmd_mux" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 1948
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "adder_mm_interconnect_0_cmd_mux_001" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 1965
Info (12128): Elaborating entity "adder_mm_interconnect_0_rsp_demux" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 2039
Info (12128): Elaborating entity "adder_mm_interconnect_0_rsp_demux_001" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 2056
Info (12128): Elaborating entity "adder_mm_interconnect_0_rsp_mux" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 2142
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "adder_mm_interconnect_0_rsp_mux_001" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 2165
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "adder_mm_interconnect_0_avalon_st_adapter" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0.v Line: 2194
Info (12128): Elaborating entity "adder_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "adder_mm_interconnect_0:mm_interconnect_0|adder_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|adder_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/adder_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "adder_irq_mapper" for hierarchy "adder_irq_mapper:irq_mapper" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/adder.v Line: 172
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/adder.v Line: 235
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.04.11.10:42:07 Progress: Loading sld9e0bd25c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/maneeshakarichery/de10/adder_nios/db/ip/sld9e0bd25c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/maneeshakarichery/de10/adder_nios/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/maneeshakarichery/de10/adder_nios/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/maneeshakarichery/de10/adder_nios/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/maneeshakarichery/de10/adder_nios/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/maneeshakarichery/de10/adder_nios/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/maneeshakarichery/de10/adder_nios/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Embedded Processor Encrypted output" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): Nios II Processor will be deactivated when the evaluation time expires.
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 61 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file /home/maneeshakarichery/de10/adder_nios/output_files/adder.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3044 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 2790 logic cells
    Info (21064): Implemented 244 RAM segments
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 588 megabytes
    Info: Processing ended: Thu Apr 11 10:42:27 2024
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:01:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/maneeshakarichery/de10/adder_nios/output_files/adder.map.smsg.


