<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3197" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3197{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3197{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_3197{left:619px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3197{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_3197{left:152px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_3197{left:70px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_3197{left:70px;bottom:1042px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t8_3197{left:70px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_3197{left:70px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_3197{left:70px;bottom:991px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tb_3197{left:70px;bottom:967px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_3197{left:70px;bottom:950px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_3197{left:70px;bottom:933px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#te_3197{left:70px;bottom:909px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_3197{left:70px;bottom:892px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_3197{left:70px;bottom:875px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_3197{left:70px;bottom:859px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ti_3197{left:70px;bottom:842px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tj_3197{left:70px;bottom:825px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tk_3197{left:70px;bottom:808px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#tl_3197{left:271px;bottom:808px;}
#tm_3197{left:284px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tn_3197{left:70px;bottom:791px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#to_3197{left:70px;bottom:774px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tp_3197{left:70px;bottom:750px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_3197{left:70px;bottom:733px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tr_3197{left:70px;bottom:716px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_3197{left:817px;bottom:723px;}
#tt_3197{left:828px;bottom:716px;letter-spacing:-0.1px;}
#tu_3197{left:70px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#tv_3197{left:841px;bottom:706px;}
#tw_3197{left:70px;bottom:683px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_3197{left:70px;bottom:658px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ty_3197{left:70px;bottom:632px;}
#tz_3197{left:96px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_3197{left:96px;bottom:619px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t11_3197{left:70px;bottom:592px;}
#t12_3197{left:96px;bottom:596px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t13_3197{left:96px;bottom:579px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_3197{left:70px;bottom:553px;}
#t15_3197{left:96px;bottom:556px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_3197{left:96px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t17_3197{left:70px;bottom:515px;letter-spacing:-0.18px;word-spacing:-0.56px;}
#t18_3197{left:70px;bottom:498px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t19_3197{left:184px;bottom:505px;}
#t1a_3197{left:199px;bottom:498px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1b_3197{left:70px;bottom:481px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#t1c_3197{left:323px;bottom:488px;}
#t1d_3197{left:338px;bottom:481px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#t1e_3197{left:70px;bottom:464px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_3197{left:70px;bottom:406px;letter-spacing:0.12px;}
#t1g_3197{left:152px;bottom:406px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1h_3197{left:70px;bottom:382px;letter-spacing:-0.13px;word-spacing:-1.18px;}
#t1i_3197{left:70px;bottom:365px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1j_3197{left:70px;bottom:341px;letter-spacing:-0.16px;word-spacing:-0.71px;}
#t1k_3197{left:70px;bottom:324px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1l_3197{left:70px;bottom:307px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_3197{left:70px;bottom:290px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1n_3197{left:70px;bottom:266px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1o_3197{left:70px;bottom:249px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1p_3197{left:70px;bottom:188px;letter-spacing:-0.14px;}
#t1q_3197{left:92px;bottom:188px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#t1r_3197{left:92px;bottom:171px;letter-spacing:-0.11px;word-spacing:-0.23px;}
#t1s_3197{left:92px;bottom:154px;letter-spacing:-0.11px;}
#t1t_3197{left:70px;bottom:133px;letter-spacing:-0.13px;}
#t1u_3197{left:92px;bottom:133px;letter-spacing:-0.12px;}
#t1v_3197{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_3197{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3197{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3197{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3197{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3197{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s6_3197{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3197{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_3197{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3197" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3197Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3197" style="-webkit-user-select: none;"><object width="935" height="1210" data="3197/3197.svg" type="image/svg+xml" id="pdf3197" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3197" class="t s1_3197">Vol. 3A </span><span id="t2_3197" class="t s1_3197">6-7 </span>
<span id="t3_3197" class="t s2_3197">INTERRUPT AND EXCEPTION HANDLING </span>
<span id="t4_3197" class="t s3_3197">6.8.1 </span><span id="t5_3197" class="t s3_3197">Masking Maskable Hardware Interrupts </span>
<span id="t6_3197" class="t s4_3197">The IF flag can disable the servicing of maskable hardware interrupts received on the processor’s INTR pin or </span>
<span id="t7_3197" class="t s4_3197">through the local APIC (see Section 1.3.2, “Maskable Hardware Interrupts”). When the IF flag is clear, the </span>
<span id="t8_3197" class="t s4_3197">processor inhibits interrupts delivered to the INTR pin or through the local APIC from generating an internal inter- </span>
<span id="t9_3197" class="t s4_3197">rupt request; when the IF flag is set, interrupts delivered to the INTR or through the local APIC pin are processed </span>
<span id="ta_3197" class="t s4_3197">as normal external interrupts. </span>
<span id="tb_3197" class="t s4_3197">The IF flag does not affect non-maskable interrupts (NMIs) delivered to the NMI pin or delivery mode NMI </span>
<span id="tc_3197" class="t s4_3197">messages delivered through the local APIC, nor does it affect processor generated exceptions. As with the other </span>
<span id="td_3197" class="t s4_3197">flags in the EFLAGS register, the processor clears the IF flag in response to a hardware reset. </span>
<span id="te_3197" class="t s4_3197">The fact that the group of maskable hardware interrupts includes the reserved interrupt and exception vectors 0 </span>
<span id="tf_3197" class="t s4_3197">through 32 can potentially cause confusion. Architecturally, when the IF flag is set, an interrupt for any of the </span>
<span id="tg_3197" class="t s4_3197">vectors from 0 through 32 can be delivered to the processor through the INTR pin and any of the vectors from 16 </span>
<span id="th_3197" class="t s4_3197">through 32 can be delivered through the local APIC. The processor will then generate an interrupt and call the </span>
<span id="ti_3197" class="t s4_3197">interrupt or exception handler pointed to by the vector number. So for example, it is possible to invoke the page- </span>
<span id="tj_3197" class="t s4_3197">fault handler through the INTR pin (by means of vector 14); however, this is not a true page-fault exception. It is </span>
<span id="tk_3197" class="t s4_3197">an interrupt. As with the INT </span><span id="tl_3197" class="t s5_3197">n </span><span id="tm_3197" class="t s4_3197">instruction (see Section 1.4.2, “Software-Generated Exceptions”), when an inter- </span>
<span id="tn_3197" class="t s4_3197">rupt is generated through the INTR pin to an exception vector, the processor does not push an error code on the </span>
<span id="to_3197" class="t s4_3197">stack, so the exception handler may not operate correctly. </span>
<span id="tp_3197" class="t s4_3197">The IF flag can be set or cleared with the STI (set interrupt-enable flag) and CLI (clear interrupt-enable flag) </span>
<span id="tq_3197" class="t s4_3197">instructions, respectively. These instructions may be executed only if the CPL is equal to or less than the IOPL. A </span>
<span id="tr_3197" class="t s4_3197">general-protection exception (#GP) is generated if they are executed when the CPL is greater than the IOPL. </span>
<span id="ts_3197" class="t s6_3197">2 </span>
<span id="tt_3197" class="t s4_3197">If </span>
<span id="tu_3197" class="t s4_3197">IF = 0, maskable hardware interrupts remain inhibited on the instruction boundary following an execution of STI. </span>
<span id="tv_3197" class="t s6_3197">3 </span>
<span id="tw_3197" class="t s4_3197">The inhibition ends after delivery of another event (e.g., exception) or the execution of the next instruction. </span>
<span id="tx_3197" class="t s4_3197">The IF flag is also affected by the following operations: </span>
<span id="ty_3197" class="t s7_3197">• </span><span id="tz_3197" class="t s4_3197">The PUSHF instruction stores all flags on the stack, where they can be examined and modified. The POPF </span>
<span id="t10_3197" class="t s4_3197">instruction can be used to load the modified flags back into the EFLAGS register. </span>
<span id="t11_3197" class="t s7_3197">• </span><span id="t12_3197" class="t s4_3197">Task switches and the POPF and IRET instructions load the EFLAGS register; therefore, they can be used to </span>
<span id="t13_3197" class="t s4_3197">modify the setting of the IF flag. </span>
<span id="t14_3197" class="t s7_3197">• </span><span id="t15_3197" class="t s4_3197">When an interrupt is handled through an interrupt gate, the IF flag is automatically cleared, which disables </span>
<span id="t16_3197" class="t s4_3197">maskable hardware interrupts. (If an interrupt is handled through a trap gate, the IF flag is not cleared.) </span>
<span id="t17_3197" class="t s4_3197">See the descriptions of the CLI, STI, PUSHF, POPF, and IRET instructions in Chapter 3, “Instruction Set Reference, </span>
<span id="t18_3197" class="t s4_3197">A-L,” in the Intel </span>
<span id="t19_3197" class="t s6_3197">® </span>
<span id="t1a_3197" class="t s4_3197">64 and IA-32 Architectures Software Developer’s Manual, Volume 2A, and Chapter 4, “Instruc- </span>
<span id="t1b_3197" class="t s4_3197">tion Set Reference, M-U,” in the Intel </span>
<span id="t1c_3197" class="t s6_3197">® </span>
<span id="t1d_3197" class="t s4_3197">64 and IA-32 Architectures Software Developer’s Manual, Volume 2B, for a </span>
<span id="t1e_3197" class="t s4_3197">detailed description of the operations these instructions are allowed to perform on the IF flag. </span>
<span id="t1f_3197" class="t s3_3197">6.8.2 </span><span id="t1g_3197" class="t s3_3197">Masking Instruction Breakpoints </span>
<span id="t1h_3197" class="t s4_3197">The RF (resume) flag in the EFLAGS register controls the response of the processor to instruction-breakpoint condi- </span>
<span id="t1i_3197" class="t s4_3197">tions (see the description of the RF flag in Section 2.3, “System Flags and Fields in the EFLAGS Register”). </span>
<span id="t1j_3197" class="t s4_3197">When set, it prevents an instruction breakpoint from generating a debug exception (#DB); when clear, instruction </span>
<span id="t1k_3197" class="t s4_3197">breakpoints will generate debug exceptions. The primary function of the RF flag is to prevent the processor from </span>
<span id="t1l_3197" class="t s4_3197">going into a debug exception loop on an instruction-breakpoint. See Section 18.3.1.1, “Instruction-Breakpoint </span>
<span id="t1m_3197" class="t s4_3197">Exception Condition,” for more information on the use of this flag. </span>
<span id="t1n_3197" class="t s4_3197">As noted in Section 1.8.3, execution of the MOV or POP instruction to load the SS register suppresses any instruc- </span>
<span id="t1o_3197" class="t s4_3197">tion breakpoint on the next instruction (just as if EFLAGS.RF were 1). </span>
<span id="t1p_3197" class="t s8_3197">2. </span><span id="t1q_3197" class="t s8_3197">The effect of the IOPL on these instructions is modified slightly when the virtual mode extension is enabled by setting the VME flag </span>
<span id="t1r_3197" class="t s8_3197">in control register CR4: see Section 21.3, “Interrupt and Exception Handling in Virtual-8086 Mode.” Behavior is also impacted by the </span>
<span id="t1s_3197" class="t s8_3197">PVI flag: see Section 21.4, “Protected-Mode Virtual Interrupts.” </span>
<span id="t1t_3197" class="t s8_3197">3. </span><span id="t1u_3197" class="t s8_3197">Nonmaskable interrupts and system-management interrupts may also be inhibited on the instruction boundary following such an </span>
<span id="t1v_3197" class="t s8_3197">execution of STI. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
