#ifndef WWVB_ARDUINO_H
#define WWVB_ARDUINO_H


#include "LinkedList_git.h"

#include <stdint.h>
#include <math.h>
#include <stm32h7xx_hal.h>
#include <stm32h7xx_hal_gpio.h>
#include <Arduino.h>
#include <stm32h7xx_hal_exti.h>

#include <stm32h7xx_hal_spi.h>
#include <stm32h7xx_hal_dma.h>
#include <stm32h7xx.h>

//#include "mbed.h"
//#include "rtos.h"
//#include <RPC.h>
// Low level library to make it easier to use WWVB board

//using namespace mbed;
//using namespace rtos;
//using namespace std::chrono_literals;

extern char print_buffer[10000];




// just sequential, easy addressable
enum WWVB_Pin_Name {
	WLED_RED=0,
	WLED_GREEN,
	WLED_BLUE,

	PLL_SDA,
	PLL_SCL,
	PLL_RST,

  SIT5501_SDA,
  SIT5501_SCL,

  SX1276_MISO,
  SX1276_MOSI,
  SX1276_SCK,
  SX1276_NSS,
  SX1276_RST,
  SX1276_DIO0,
  SX1276_DIO1,
  SX1276_DIO2,
  SX1276_DIO3,
  SX1276_DIO4,
  SX1276_DIO5,

  SX1257_MISO,
  SX1257_MOSI,
  SX1257_SCK,
  SX1257_NSS,
  SX1257_RST,
  SX1257_CLK_OUT_SPI1,
  SX1257_CLK_OUT_SPI2,
  SX1257_I_IN,
  SX1257_Q_IN,
  SX1257_I_OUT,
  SX1257_Q_OUT,

  WWVB_AMP1_CS,
  WWVB_AMP2_CS,

  // RF switch control signals
  WWVB_SMA_UFL_SEL,
  WWVB_AMPLIFIER_SEL0,
  WWVB_AMPLIFIER_SEL1,

  LORA_SMA_UFL_SEL,
  SDR_TX_RX_SEL,
  LORA_LF_TXRX_SEL,
  LORA_HF_TXRX_SEL,
  LORA_LF_HF_SEL,

  // ICE40 pins
  ICE_CDONE,
  ICE_CRESET,
  ICE_CFG_SCK,
  ICE_CFG_MISO,
  ICE_CFG_MOSI,
  ICE_CFG_SS,

  ICE_SPARE1,
  ICE_SPARE2,
  ICE_SPARE3,
  ICE_SPARE4,
  ICE_SPARE5,

  RCB_UART_TX,
  RCB_UART_RX,
  RCB_I2C_SCL,
  RCB_I2C_SDA,
  RCB_PPS_OUT,
  RCB_PPS_IN,

  NUM_PINS
};

typedef struct WWVB_Pin_Config {
	uint16_t GPIO_Pin;
	GPIO_TypeDef * GPIO_Group;
} WWVB_Pin;

extern WWVB_Pin WWVB_Pins[];

/****** LED pins **********/
#define WLED_RED_N GPIO_PIN_5
#define WLED_RED_G GPIOK

#define WLED_GREEN_N GPIO_PIN_6
#define WLED_GREEN_G GPIOK

#define WLED_BLUE_N GPIO_PIN_7
#define WLED_BLUE_G GPIOK

/******* SIT5501 Oscillator Pins *******/
#define SIT5501_SDA_N GPIO_PIN_0
#define SIT5501_SDA_G GPIOF

#define SIT5501_SCL_N GPIO_PIN_1
#define SIT5501_SCL_G GPIOF


/******* PLL pins ********/
#define PLL_SDA_N GPIO_PIN_5
#define PLL_SDA_G GPIOH

#define PLL_SCL_N GPIO_PIN_4
#define PLL_SCL_G GPIOH

#define PLL_RST_N GPIO_PIN_3
#define PLL_RST_G GPIOJ

/******* SX1276 pins ******/
// uses SPI5
#define SX1276_MISO_N GPIO_PIN_8
#define SX1276_MISO_G GPIOF

#define SX1276_MOSI_N GPIO_PIN_9
#define SX1276_MOSI_G GPIOF

#define SX1276_SCK_N GPIO_PIN_0
#define SX1276_SCK_G GPIOK

#define SX1276_NSS_N GPIO_PIN_1
#define SX1276_NSS_G GPIOK

#define SX1276_RST_N GPIO_PIN_3
#define SX1276_RST_G GPIOB

#define SX1276_DIO0_N GPIO_PIN_11
#define SX1276_DIO0_G GPIOC

#define SX1276_DIO1_N GPIO_PIN_10
#define SX1276_DIO1_G GPIOB

#define SX1276_DIO2_N GPIO_PIN_11
#define SX1276_DIO2_G GPIOB

#define SX1276_DIO3_N GPIO_PIN_12
#define SX1276_DIO3_G GPIOB

#define SX1276_DIO4_N GPIO_PIN_13
#define SX1276_DIO4_G GPIOB

#define SX1276_DIO5_N GPIO_PIN_14
#define SX1276_DIO5_G GPIOB


/******** SX1257 pins ***********/
// SPI6 for SX1257 management and WWVB amplifier config, but just define here
#define SX1257_MISO_N GPIO_PIN_12
#define SX1257_MISO_G GPIOG // AF5 for SPI6_MISO

#define SX1257_MOSI_N GPIO_PIN_7
#define SX1257_MOSI_G GPIOA // AF8 for SPI6_MOSI

#define SX1257_SCK_N GPIO_PIN_13
#define SX1257_SCK_G GPIOG // AF5 for SPI6_SCLK

#define SX1257_NSS_N GPIO_PIN_15
#define SX1257_NSS_G GPIOA

#define SX1257_RST_N GPIO_PIN_5
#define SX1257_RST_G GPIOJ

// SPI1_SCK
#define SX1257_CLK_OUT_SPI1_N GPIO_PIN_11
#define SX1257_CLK_OUT_SPI1_G GPIOG

// SPI2_SCK
#define SX1257_CLK_OUT_SPI2_N GPIO_PIN_1
#define SX1257_CLK_OUT_SPI2_G GPIOI

// SPI1_MOSI
#define SX1257_I_IN_N GPIO_PIN_7
#define SX1257_I_IN_G GPIOD

// SPI2_MOSI
#define SX1257_Q_IN_N GPIO_PIN_3
#define SX1257_Q_IN_G GPIOI

// SPI1_MISO
#define SX1257_I_OUT_N GPIO_PIN_6
#define SX1257_I_OUT_G GPIOA

// SPI2_MISO
#define SX1257_Q_OUT_N GPIO_PIN_2
#define SX1257_Q_OUT_G GPIOI


#define WWVB_AMP1_CS_N GPIO_PIN_12
#define WWVB_AMP1_CS_G GPIOJ

#define WWVB_AMP2_CS_N GPIO_PIN_13
#define WWVB_AMP2_CS_G GPIOJ

// RF switches on the board
#define WWVB_SMA_UFL_SEL_N GPIO_PIN_11
#define WWVB_SMA_UFL_SEL_G GPIOF

#define WWVB_AMPLIFIER_SEL0_N GPIO_PIN_14
#define WWVB_AMPLIFIER_SEL0_G GPIOJ

#define WWVB_AMPLIFIER_SEL1_N GPIO_PIN_15
#define WWVB_AMPLIFIER_SEL1_G GPIOJ

#define LORA_SMA_UFL_SEL_N GPIO_PIN_0
#define LORA_SMA_UFL_SEL_G GPIOG

#define SDR_TX_RX_SEL_N GPIO_PIN_11
#define SDR_TX_RX_SEL_G GPIOJ

#define LORA_LF_TXRX_SEL_N GPIO_PIN_0
#define LORA_LF_TXRX_SEL_G GPIOB

#define LORA_HF_TXRX_SEL_N GPIO_PIN_1
#define LORA_HF_TXRX_SEL_G GPIOB

#define LORA_LF_HF_SEL_N GPIO_PIN_2
#define LORA_LF_HF_SEL_G GPIOB


/************** ICE40 pins *************/
#define ICE_CDONE_N GPIO_PIN_14 // I2C4_SCL, repurposed
#define ICE_CDONE_G GPIOF

#define ICE_CRESET_N GPIO_PIN_15 // I2C4_SDA, repurposed
#define ICE_CRESET_G GPIOF

#define ICE_CFG_SCK_N GPIO_PIN_13
#define ICE_CFG_SCK_G GPIOG

#define ICE_CFG_MISO_N GPIO_PIN_12
#define ICE_CFG_MISO_G GPIOG

#define ICE_CFG_MOSI_N GPIO_PIN_7
#define ICE_CFG_MOSI_G GPIOA

#define ICE_CFG_SS_N GPIO_PIN_15
#define ICE_CFG_SS_G GPIOA

#define ICE_SPARE1_N GPIO_PIN_2
#define ICE_SPARE1_G GPIOK

#define ICE_SPARE2_N GPIO_PIN_15
#define ICE_SPARE2_G GPIOH

#define ICE_SPARE3_N GPIO_PIN_14
#define ICE_SPARE3_G GPIOH

#define ICE_SPARE4_N GPIO_PIN_2 // using SPARE4 as reset to FPGA
#define ICE_SPARE4_G GPIOG 

#define ICE_SPARE5_N GPIO_PIN_13
#define ICE_SPARE5_G GPIOD



/**************** RCB pins ***************/
// USART1 TX
#define RCB_UART_TX_N GPIO_PIN_6
#define RCB_UART_TX_G GPIOB

// USART1 RX
#define RCB_UART_RX_N GPIO_PIN_15
#define RCB_UART_RX_G GPIOB

// I2C1_SCL or I2C4_SCL
#define RCB_I2C_SCL_N GPIO_PIN_8
#define RCB_I2C_SCL_G GPIOB

// I2C1_SDA or I2C4_SDA
#define RCB_I2C_SDA_N GPIO_PIN_7
#define RCB_I2C_SDA_G GPIOB

// PPS out, HRTIM_CHC1
#define RCB_PPS_OUT_N GPIO_PIN_9
#define RCB_PPS_OUT_G GPIOA

// PPS in, HRTIM_EEV1
#define RCB_PPS_IN_N GPIO_PIN_10
#define RCB_PPS_IN_G GPIOC





#define PIN_STRUCT(pin) \
  { pin##_N, pin##_G }




void wwvb_digital_write(int pin, bool val);
bool wwvb_digital_read(int pin);
void wwvb_gpio_pinmode(int pin, int dir);
void wwvb_m4_print_val(char * name, uint32_t val);
void wwvb_m4_print_bool(char * name, bool val);

#define SX1257_I_RX_DMA_STREAM DMA2_Stream7
#define SX1257_I_RX_DMA_STREAM_IRQ DMA2_Stream7_IRQn
#define SX1257_I_RX_DMA_STREAM_HANDLER DMA2_Stream7_IRQHandler
#define SX1257_I_RX_DMA_MDMA_TRIG MDMA_REQUEST_DMA2_Stream7_TC
#define SX1257_I_RX_DMA_TC_INT_CLEAR_REG (DMA2->HIFCR)
#define SX1257_I_RX_DMA_TC_INT_CLEAR_VAL (DMA_FLAG_TCIF3_7)
#define SX1257_I_DFSDM_CHANNEL DFSDM1_Channel0
#define SX1257_I_DFSDM_FILTER DFSDM1_Filter0
#define SX1257_I_MDMA_PINGPONG_0 MDMA_Channel0
#define SX1257_I_MDMA_PINGPONG_1 MDMA_Channel1


#define SX1257_I_TX_DMA_STREAM DMA2_Stream6
#define SX1257_I_TX_DMA_STREAM_IRQ DMA2_Stream6_IRQn
#define SX1257_I_TX_DMA_STREAM_HANDLER DMA2_Stream6_IRQHandler

#define SX1257_Q_RX_DMA_STREAM DMA2_Stream5
#define SX1257_Q_RX_DMA_STREAM_IRQ DMA2_Stream5_IRQn
#define SX1257_Q_RX_DMA_STREAM_HANDLER DMA2_Stream5_IRQHandler
#define SX1257_Q_RX_DMA_MDMA_TRIG MDMA_REQUEST_DMA2_Stream5_TC
#define SX1257_Q_RX_DMA_TC_INT_CLEAR_REG (DMA2->HIFCR)
#define SX1257_Q_RX_DMA_TC_INT_CLEAR_VAL (DMA_FLAG_TCIF1_5)
#define SX1257_Q_DFSDM_CHANNEL DFSDM1_Channel1
#define SX1257_Q_DFSDM_FILTER DFSDM1_Filter1
#define SX1257_Q_MDMA_PINGPONG_0 MDMA_Channel2
#define SX1257_Q_MDMA_PINGPONG_1 MDMA_Channel3

#define SX1257_Q_TX_DMA_STREAM DMA2_Stream4
#define SX1257_Q_TX_DMA_STREAM_IRQ DMA2_Stream4_IRQn
#define SX1257_Q_TX_DMA_STREAM_HANDLER DMA2_Stream4_IRQHandler

#define HRTIMER_PPSOUT_DMA_STREAM DMA2_Stream3
#define HRTIMER_PPSOUT_DMA_STREAM_IRQ DMA2_Stream3_IRQn
#define HRTIMER_PPSOUT_DMA_STREAM_HANDLER DMA2_Stream3_IRQHandler

#define HRTIMER_PPSIN_DMA_STREAM DMA2_Stream2
#define HRTIMER_PPSIN_DMA_STREAM_IRQ DMA2_Stream2_IRQn
#define HRTIMER_PPSIN_DMA_STREAM_HANDLER DMA2_Stream2_IRQHandler

#define WWVB_ADC_DMA_STREAM DMA2_Stream1
#define WWVB_ADC_DMA_STREAM_IRQ DMA2_Stream1_IRQn
#define WWVB_ADC_DMA_STREAM_HANDLER DMA2_Stream1_IRQHandler

/* Use of CMSIS compiler intrinsics for register exclusive access */
/* Atomic 32-bit register access macro to set one or several bits */
#define ATOMIC_SET_BIT(REG, BIT)                             \
  do {                                                       \
    uint32_t val;                                            \
    do {                                                     \
      val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT);       \
    } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
  } while(0)

/* Atomic 32-bit register access macro to clear one or several bits */
#define ATOMIC_CLEAR_BIT(REG, BIT)                           \
  do {                                                       \
    uint32_t val;                                            \
    do {                                                     \
      val = __LDREXW((__IO uint32_t *)&(REG)) & ~(BIT);      \
    } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
  } while(0)

/* Atomic 32-bit register access macro to clear and set one or several bits */
#define ATOMIC_MODIFY_REG(REG, CLEARMSK, SETMASK)                          \
  do {                                                                     \
    uint32_t val;                                                          \
    do {                                                                   \
      val = (__LDREXW((__IO uint32_t *)&(REG)) & ~(CLEARMSK)) | (SETMASK); \
    } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U);               \
  } while(0)



//#define BUFFER_SIZE (131072/2) // 131072 = max size for sram1 in bytes
#define BUFFER_SIZE 10000
//#define FILTERED_BUFFER_SIZE BUFFER_SIZE/4

typedef volatile struct sram1_data_struct_name {
  int16_t I_data[BUFFER_SIZE]; // int16_t from FPGA
} sram1_data_struct;

typedef volatile struct sram2_data_struct_name {
  int16_t Q_data[BUFFER_SIZE];
} sram2_data_struct;

typedef volatile struct sram3_data_struct_name {
  uint32_t dummy_hrtimer_dma_val;
  uint32_t dummy_hrtimera_dma_val;
} sram3_data_struct;

extern sram1_data_struct * sram1_data;
extern sram2_data_struct * sram2_data;
extern sram3_data_struct * sram3_data;

#define DMA_PAUSED 0
#define DMA_RUNNING 1
#define DMA_STOPPED 2


void init_sram2_nocache();

unsigned int countSetBits(unsigned char n);

// Fixing HAL SPI APIs to work for circular mode
// Default HAL_SPI_IRQHandler does not work for circular DMA mode!
void HAL_SPI_IRQHandler_CircFix(SPI_HandleTypeDef *hspi);
HAL_StatusTypeDef HAL_SPI_DMAPause_Fix(SPI_HandleTypeDef *hspi);
HAL_StatusTypeDef HAL_SPI_DMAResume_Fix(SPI_HandleTypeDef *hspi);
HAL_StatusTypeDef HAL_SPI_DMAStop_Fix(SPI_HandleTypeDef *hspi);


extern "C" {
void __attribute__((weak)) SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma);
void __attribute__((weak)) SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma);
void __attribute__((weak)) SPI_DMAError(DMA_HandleTypeDef *hdma);
}

#define SPI_2LINES_RX(__HANDLE__) MODIFY_REG((__HANDLE__)->Instance->CFG2, SPI_CFG2_COMM, SPI_CFG2_COMM_1)
// pretty much same as normal API, but doesn't enable SPI peripheral at the end 
HAL_StatusTypeDef HAL_SPI_Receive_DMA_NoStart_NoInterrupt(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size);
HAL_StatusTypeDef HAL_SPI_Receive_DMA_NoStart_HackWriteMDMA(SPI_HandleTypeDef *hspi, uint32_t * mdma_reg, uint32_t * mdma_val_to_write);

int32_t extend_sign_24bit(uint32_t value);
int countOneBits(uint32_t n);
int bitDifference(uint32_t value);

void print_dma_registers(char * name, DMA_Stream_TypeDef * hdma);

uint32_t htonl(uint32_t hostlong);
uint16_t htons(uint16_t hostlong);

#endif