test,answer,verdict,complete,time
tests/sv-comp/_build/bitvector/gcd_4.wat,True,True,True,0.09
tests/sv-comp/_build/bitvector/gcd_1.wat,True,True,True,0.71
tests/sv-comp/_build/bitvector/s3_srvr_3.BV.c.cil.wat,True,True,False,9.72
tests/sv-comp/_build/bitvector/jain_7-2.wat,True,True,False,643.64
tests/sv-comp/_build/bitvector/jain_5-2.wat,True,True,False,1.61
tests/sv-comp/_build/bitvector/s3_clnt_2.BV.c.cil-2.wat,True,False,False,7.72
tests/sv-comp/_build/bitvector/sum02-2.wat,True,True,False,2.64
tests/sv-comp/_build/bitvector/jain_4-2.wat,True,True,False,668.5
tests/sv-comp/_build/bitvector/s3_clnt_2.BV.c.cil-1a.wat,True,True,False,11.78
tests/sv-comp/_build/bitvector/soft_float_2.c.cil.wat,Timeout,True,False,900.13
tests/sv-comp/_build/bitvector/soft_float_5.c.cil.wat,Timeout,True,False,900.13
tests/sv-comp/_build/bitvector/s3_srvr_2a_alt.BV.c.cil.wat,True,True,False,20.68
tests/sv-comp/_build/bitvector/s3_srvr_2_alt.BV.c.cil.wat,True,True,False,11.71
tests/sv-comp/_build/bitvector/byte_add_2-2.wat,True,True,True,0.92
tests/sv-comp/_build/bitvector/soft_float_1-3a.c.cil.wat,False,False,False,0.19
tests/sv-comp/_build/bitvector/byte_add_1-1.wat,True,True,True,0.89
tests/sv-comp/_build/bitvector/sum02-1.wat,True,False,False,2.25
tests/sv-comp/_build/bitvector/soft_float_4-3a.c.cil.wat,False,False,False,0.59
tests/sv-comp/_build/bitvector/parity.wat,Crash,True,False,193.24
tests/sv-comp/_build/bitvector/s3_srvr_3a_alt.BV.c.cil.wat,True,True,False,10.85
tests/sv-comp/_build/bitvector/s3_srvr_1.BV.c.cil.wat,True,True,False,11.0
tests/sv-comp/_build/bitvector/s3_clnt_2.BV.c.cil-2a.wat,True,False,False,10.68
tests/sv-comp/_build/bitvector/s3_srvr_3a.BV.c.cil.wat,True,True,False,10.45
tests/sv-comp/_build/bitvector/jain_6-1.wat,True,True,False,650.1
tests/sv-comp/_build/bitvector/soft_float_2a.c.cil.wat,Timeout,True,False,900.12
tests/sv-comp/_build/bitvector/soft_float_5a.c.cil.wat,Timeout,True,False,900.12
tests/sv-comp/_build/bitvector/s3_srvr_2.BV.c.cil.wat,True,True,False,20.51
tests/sv-comp/_build/bitvector/s3_srvr_1_alt.BV.c.cil.wat,True,True,True,0.21
tests/sv-comp/_build/bitvector/s3_clnt_3.BV.c.cil-2a.wat,False,False,False,0.61
tests/sv-comp/_build/bitvector/s3_clnt_3.BV.c.cil-2.wat,False,False,False,0.31
tests/sv-comp/_build/bitvector/interleave_bits.wat,True,True,True,0.16
tests/sv-comp/_build/bitvector/num_conversion_2.wat,True,True,True,17.96
tests/sv-comp/_build/bitvector/s3_srvr_2a.BV.c.cil.wat,True,True,False,31.58
tests/sv-comp/_build/bitvector/num_conversion_1.wat,True,True,True,0.08
tests/sv-comp/_build/bitvector/s3_srvr_1a.BV.c.cil.wat,True,True,False,12.6
tests/sv-comp/_build/bitvector/gcd_3.wat,True,True,True,220.66
tests/sv-comp/_build/bitvector/s3_srvr_3_alt.BV.c.cil.wat,True,True,False,10.0
tests/sv-comp/_build/bitvector/jain_1-1.wat,Timeout,True,False,900.57
tests/sv-comp/_build/bitvector/soft_float_3a.c.cil.wat,Timeout,True,False,900.12
tests/sv-comp/_build/bitvector/soft_float_4-2a.c.cil.wat,Timeout,True,False,900.12
tests/sv-comp/_build/bitvector/gcd_2.wat,True,True,True,179.94
tests/sv-comp/_build/bitvector/s3_clnt_1.BV.c.cil-2.wat,True,False,False,10.17
tests/sv-comp/_build/bitvector/s3_clnt_3.BV.c.cil-1a.wat,True,True,False,15.5
tests/sv-comp/_build/bitvector/byte_add-1.wat,False,False,False,0.21
tests/sv-comp/_build/bitvector/s3_clnt_1.BV.c.cil-1.wat,True,True,False,10.75
tests/sv-comp/_build/bitvector/s3_clnt_3.BV.c.cil-1.wat,True,True,False,13.93
tests/sv-comp/_build/bitvector/s3_clnt_2.BV.c.cil-1.wat,True,True,False,10.32
tests/sv-comp/_build/bitvector/modulus-2.wat,Timeout,True,False,900.13
tests/sv-comp/_build/bitvector/soft_float_3.c.cil.wat,Timeout,True,False,900.12
tests/sv-comp/_build/bitvector/soft_float_1-2a.c.cil.wat,Timeout,True,False,900.13
tests/sv-comp/_build/bitvector/jain_2-1.wat,True,True,False,756.77
tests/sv-comp/_build/bitvector-loops/diamond_2-1.wat,False,False,False,0.13
tests/sv-comp/_build/bitvector-loops/overflow_1-2.wat,True,False,False,1.22
tests/sv-comp/_build/bitvector-loops/verisec_sendmail_tTflag_arr_one_loop.wat,False,False,False,2.38
tests/sv-comp/_build/bitvector-regression/integerpromotion-3.wat,False,False,False,0.09
tests/sv-comp/_build/bitvector-regression/implicitfloatconversion.wat,False,False,False,0.12
tests/sv-comp/_build/bitvector-regression/integerpromotion-2.wat,True,True,True,0.11
tests/sv-comp/_build/bitvector-regression/signextension2-2.wat,False,False,False,0.08
tests/sv-comp/_build/bitvector-regression/implicitunsignedconversion-2.wat,True,True,True,0.08
tests/sv-comp/_build/bitvector-regression/signextension-2.wat,True,True,True,0.1
tests/sv-comp/_build/bitvector-regression/signextension-1.wat,False,False,False,0.09
tests/sv-comp/_build/bitvector-regression/recHanoi03-1.wat,False,False,False,0.29
tests/sv-comp/_build/bitvector-regression/signextension2-1.wat,True,True,True,0.09
tests/sv-comp/_build/bitvector-regression/implicitunsignedconversion-1.wat,False,False,False,0.11
