Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/Semester - 3/CO/Lab/MIPS_A11/Microprocessor_tb_isim_beh.exe -prj E:/Semester - 3/CO/Lab/MIPS_A11/Microprocessor_tb_beh.prj work.Microprocessor_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Semester - 3/CO/Lab/MIPS_A11/ipcore_dir/ProgramMemory.v" into library work
Analyzing Verilog file "E:/Semester - 3/CO/Lab/MIPS_A11/ipcore_dir/DataMemory.v" into library work
Analyzing Verilog file "E:/Semester - 3/CO/Lab/MIPS_A11/WriteBackBlock.v" into library work
Analyzing Verilog file "E:/Semester - 3/CO/Lab/MIPS_A11/StallControlBlock.v" into library work
Analyzing Verilog file "E:/Semester - 3/CO/Lab/MIPS_A11/RB.v" into library work
Analyzing Verilog file "E:/Semester - 3/CO/Lab/MIPS_A11/PCandIM.v" into library work
Analyzing Verilog file "E:/Semester - 3/CO/Lab/MIPS_A11/JumpControlBlock.v" into library work
Analyzing Verilog file "E:/Semester - 3/CO/Lab/MIPS_A11/ExecutionBlock.v" into library work
Analyzing Verilog file "E:/Semester - 3/CO/Lab/MIPS_A11/DM.v" into library work
Analyzing Verilog file "E:/Semester - 3/CO/Lab/MIPS_A11/DependencyCheckBlock.v" into library work
Analyzing Verilog file "E:/Semester - 3/CO/Lab/MIPS_A11/Microprocessor.v" into library work
Analyzing Verilog file "E:/Semester - 3/CO/Lab/MIPS_A11/Microprocessor_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module DataMemory
Compiling module DM
Compiling module DependencyCheckBlock
Compiling module ExecutionBlock
Compiling module JumpControlBlock
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module ProgramMemory
Compiling module PCandIM
Compiling module RB
Compiling module StallControlBlock
Compiling module WriteBackBlock
Compiling module Microprocessor
Compiling module Microprocessor_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 10 sub-compilation(s) to finish...
Compiled 23 Verilog Units
Built simulation executable E:/Semester - 3/CO/Lab/MIPS_A11/Microprocessor_tb_isim_beh.exe
Fuse Memory Usage: 33484 KB
Fuse CPU Usage: 2280 ms
