
---------- Begin Simulation Statistics ----------
final_tick                                 1097453200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 176671                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407924                       # Number of bytes of host memory used
host_op_rate                                   308144                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.82                       # Real time elapsed on the host
host_tick_rate                               92878295                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2087534                       # Number of instructions simulated
sim_ops                                       3641031                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001097                       # Number of seconds simulated
sim_ticks                                  1097453200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               432723                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22972                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            458944                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             240479                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          432723                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           192244                       # Number of indirect misses.
system.cpu.branchPred.lookups                  486688                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12141                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11294                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2380236                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1932763                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23080                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     351602                       # Number of branches committed
system.cpu.commit.bw_lim_events                608341                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             905                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          844983                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2087534                       # Number of instructions committed
system.cpu.commit.committedOps                3641031                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2347469                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.551045                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.729387                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1163336     49.56%     49.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       175563      7.48%     57.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       168583      7.18%     64.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       231646      9.87%     74.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       608341     25.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2347469                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      76740                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10210                       # Number of function calls committed.
system.cpu.commit.int_insts                   3585025                       # Number of committed integer instructions.
system.cpu.commit.loads                        502042                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20509      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2861384     78.59%     79.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1385      0.04%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            36290      1.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3045      0.08%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1488      0.04%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6388      0.18%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11466      0.31%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12492      0.34%     81.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6725      0.18%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1331      0.04%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          481860     13.23%     94.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         163737      4.50%     99.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20182      0.55%     99.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12749      0.35%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3641031                       # Class of committed instruction
system.cpu.commit.refs                         678528                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2087534                       # Number of Instructions Simulated
system.cpu.committedOps                       3641031                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.314294                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.314294                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8141                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34336                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49705                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4399                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1024924                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4687740                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   300444                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1142848                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  23150                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 86651                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      582170                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1791                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      194486                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           173                       # TLB misses on write requests
system.cpu.fetch.Branches                      486688                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    240052                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2221597                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4546                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2816920                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  152                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           721                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   46300                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.177388                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             332391                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             252620                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.026711                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2578017                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.919099                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929929                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1236672     47.97%     47.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73573      2.85%     50.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59620      2.31%     53.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    77951      3.02%     56.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1130201     43.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2578017                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    124553                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    68838                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    218070400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    218070400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    218070400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    218070400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    218070400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    218070400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8218800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8218800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       622000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       622000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       621200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       621200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4660800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4667600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4642000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4653600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     79040400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     79067600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     79062400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     79080400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1662221200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          165617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27296                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   380302                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.512357                       # Inst execution rate
system.cpu.iew.exec_refs                       778411                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     194472                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  686355                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                612707                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1130                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               590                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               204411                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4485950                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                583939                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             32639                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4149354                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3231                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8100                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  23150                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14118                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           626                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39668                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          232                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       110663                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        27924                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             79                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19317                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7979                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5792819                       # num instructions consuming a value
system.cpu.iew.wb_count                       4128136                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.568002                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3290332                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.504623                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4134599                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6432006                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3556511                       # number of integer regfile writes
system.cpu.ipc                               0.760865                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.760865                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26440      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3271057     78.22%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1404      0.03%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39690      0.95%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4674      0.11%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1542      0.04%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7088      0.17%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15100      0.36%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14478      0.35%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7377      0.18%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2517      0.06%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               567347     13.57%     94.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              183026      4.38%     99.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26377      0.63%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13879      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4181996                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   94069                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              189545                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        90558                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             136130                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4061487                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10769510                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4037578                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5194807                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4484607                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4181996                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1343                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          844908                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17049                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            438                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1249741                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2578017                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.622175                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.670609                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1166469     45.25%     45.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              173569      6.73%     51.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              301099     11.68%     63.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              341291     13.24%     76.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              595589     23.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2578017                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.524254                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      240178                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           385                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12368                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3976                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               612707                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              204411                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1571107                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    837                       # number of misc regfile writes
system.cpu.numCycles                          2743634                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     67                       # Number of system calls
system.cpu.rename.BlockCycles                  830079                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4961265                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              116                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  44473                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   349199                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  22408                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4675                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12046553                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4617506                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6286635                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1172887                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  76417                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  23150                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                180175                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1325347                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            160528                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7321141                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          22527                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1062                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    203521                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1131                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6225142                       # The number of ROB reads
system.cpu.rob.rob_writes                     9203500                       # The number of ROB writes
system.cpu.timesIdled                            1753                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18794                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          434                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38868                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              434                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          642                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            642                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              122                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9510                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23148                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1097453200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12309                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1356                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8154                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1329                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1329                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12309                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       959616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       959616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  959616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13638                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13638    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13638                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11453417                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29598283                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1097453200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18003                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4172                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24221                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                938                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2071                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2071                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18003                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8866                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50075                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58941                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       194560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1270336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1464896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10538                       # Total snoops (count)
system.l2bus.snoopTraffic                       86848                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30611                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014472                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119428                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30168     98.55%     98.55% # Request fanout histogram
system.l2bus.snoop_fanout::1                      443      1.45%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30611                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20441595                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19249778                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3650397                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1097453200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1097453200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       236270                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           236270                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       236270                       # number of overall hits
system.cpu.icache.overall_hits::total          236270                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3780                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3780                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3780                       # number of overall misses
system.cpu.icache.overall_misses::total          3780                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    181636000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    181636000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    181636000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    181636000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       240050                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       240050                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       240050                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       240050                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015747                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015747                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015747                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015747                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48051.851852                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48051.851852                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48051.851852                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48051.851852                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          130                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.571429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          738                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          738                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          738                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          738                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3042                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3042                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3042                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3042                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    146384000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    146384000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    146384000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    146384000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012672                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012672                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012672                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012672                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48120.973044                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48120.973044                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48120.973044                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48120.973044                       # average overall mshr miss latency
system.cpu.icache.replacements                   2785                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       236270                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          236270                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3780                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3780                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    181636000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    181636000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       240050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       240050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015747                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015747                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48051.851852                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48051.851852                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          738                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          738                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3042                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3042                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    146384000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    146384000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012672                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012672                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48120.973044                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48120.973044                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1097453200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1097453200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.465224                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              219667                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2785                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             78.875045                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.465224                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990099                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990099                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            483141                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           483141                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1097453200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1097453200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1097453200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       683138                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           683138                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       683138                       # number of overall hits
system.cpu.dcache.overall_hits::total          683138                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35019                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35019                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35019                       # number of overall misses
system.cpu.dcache.overall_misses::total         35019                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1707806000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1707806000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1707806000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1707806000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       718157                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       718157                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       718157                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       718157                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048762                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048762                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048762                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048762                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48767.983095                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48767.983095                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48767.983095                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48767.983095                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30777                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          149                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               789                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.007605                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    74.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1778                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2816                       # number of writebacks
system.cpu.dcache.writebacks::total              2816                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22399                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22399                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22399                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22399                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12620                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12620                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12620                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4413                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17033                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    582763600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    582763600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    582763600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    250243246                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    833006846                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017573                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017573                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017573                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023718                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46177.781300                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46177.781300                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46177.781300                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56705.924768                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48905.468561                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16009                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       508746                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          508746                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32915                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32915                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1603468000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1603468000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       541661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       541661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060767                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060767                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48715.418502                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48715.418502                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22366                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22366                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10549                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10549                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    481446400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    481446400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45639.055835                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45639.055835                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       174392                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         174392                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104338000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104338000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       176496                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       176496                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49590.304183                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49590.304183                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2071                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2071                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101317200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101317200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011734                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011734                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48921.873491                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48921.873491                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4413                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4413                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    250243246                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    250243246                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56705.924768                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56705.924768                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1097453200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1097453200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           976.624799                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              631512                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16009                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.447311                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   742.225653                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   234.399146                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.724830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.228905                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953735                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          218                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          806                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          479                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.212891                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1453347                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1453347                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1097453200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1052                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4964                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          945                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6961                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1052                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4964                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          945                       # number of overall hits
system.l2cache.overall_hits::total               6961                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1988                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7656                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3468                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13112                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1988                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7656                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3468                       # number of overall misses
system.l2cache.overall_misses::total            13112                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133864800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    525622400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    239847188                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    899334388                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133864800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    525622400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    239847188                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    899334388                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3040                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12620                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4413                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20073                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3040                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12620                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4413                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20073                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.653947                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606656                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.785860                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.653216                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.653947                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606656                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.785860                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.653216                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67336.418511                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68654.963427                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69160.088812                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68588.650702                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67336.418511                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68654.963427                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69160.088812                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68588.650702                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1356                       # number of writebacks
system.l2cache.writebacks::total                 1356                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             26                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           18                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            26                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1988                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7648                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3450                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13086                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1988                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7648                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3450                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          552                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13638                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117960800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    464120800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    211290410                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    793372010                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117960800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    464120800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    211290410                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33068293                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    826440303                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.653947                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.606022                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.781781                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.651920                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.653947                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.606022                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.781781                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.679420                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59336.418511                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60685.251046                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61243.597101                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60627.541648                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59336.418511                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60685.251046                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61243.597101                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59906.327899                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60598.350418                       # average overall mshr miss latency
system.l2cache.replacements                      9599                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2816                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2816                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2816                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2816                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          345                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          345                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          552                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          552                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33068293                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33068293                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59906.327899                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59906.327899                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          742                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              742                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1329                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1329                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92543200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92543200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2071                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2071                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.641719                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.641719                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69633.709556                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69633.709556                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1329                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1329                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81911200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81911200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.641719                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.641719                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61633.709556                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61633.709556                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1052                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4222                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          945                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6219                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1988                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6327                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3468                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11783                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133864800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    433079200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    239847188                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    806791188                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3040                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10549                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4413                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18002                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.653947                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.599772                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.785860                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.654538                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67336.418511                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68449.375691                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69160.088812                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68470.778919                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1988                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6319                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3450                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11757                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117960800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    382209600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    211290410                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    711460810                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.653947                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.599014                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.781781                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.653094                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59336.418511                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60485.773065                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61243.597101                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60513.805393                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1097453200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1097453200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3710.332722                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26189                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9599                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.728305                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.196643                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   300.454123                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2360.297609                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   895.624432                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   140.759915                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003222                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.073353                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.576245                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.218658                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034365                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.905843                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1154                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2942                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          168                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          983                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          924                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1969                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.281738                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.718262                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               324567                       # Number of tag accesses
system.l2cache.tags.data_accesses              324567                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1097453200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          127232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          489472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       220800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              872832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       127232                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         127232                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86784                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86784                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1988                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7648                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3450                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          552                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13638                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1356                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1356                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          115933873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          446007174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    201193090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32190894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              795325031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     115933873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         115933873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        79077632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              79077632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        79077632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         115933873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         446007174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    201193090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32190894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             874402662                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1177751200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2051375                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408948                       # Number of bytes of host memory used
host_op_rate                                  3580458                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.14                       # Real time elapsed on the host
host_tick_rate                               70223452                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2345529                       # Number of instructions simulated
sim_ops                                       4094076                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000080                       # Number of seconds simulated
sim_ticks                                    80298000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                45794                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2243                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             49001                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              15519                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           45794                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            30275                       # Number of indirect misses.
system.cpu.branchPred.lookups                   56080                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    3361                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1505                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    351676                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   176610                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2243                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      49410                       # Number of branches committed
system.cpu.commit.bw_lim_events                 79169                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           32153                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               257995                       # Number of instructions committed
system.cpu.commit.committedOps                 453045                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       186784                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.425502                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.602780                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        33577     17.98%     17.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        37184     19.91%     37.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        11377      6.09%     43.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        25477     13.64%     57.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        79169     42.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       186784                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        633                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 3147                       # Number of function calls committed.
system.cpu.commit.int_insts                    448009                       # Number of committed integer instructions.
system.cpu.commit.loads                         61378                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         4120      0.91%      0.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           361942     79.89%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.01%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             28      0.01%     80.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.01%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              42      0.01%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              60      0.01%     80.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              84      0.02%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             42      0.01%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            31      0.01%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           61190     13.51%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          25102      5.54%     99.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          188      0.04%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          108      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            453045                       # Class of committed instruction
system.cpu.commit.refs                          86588                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      257995                       # Number of Instructions Simulated
system.cpu.committedOps                        453045                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.778096                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.778096                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           54                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           29                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           94                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             6                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 14407                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 505039                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    40138                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    137006                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2252                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2151                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       63818                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            51                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       25634                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                       56080                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     37162                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        152352                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   316                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         292552                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    4504                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.279359                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              41350                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              18880                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.457331                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             195954                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.631745                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.751063                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    52504     26.79%     26.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7222      3.69%     30.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    13095      6.68%     37.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    10243      5.23%     42.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   112890     57.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               195954                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1094                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      646                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     25220800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     25220400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     25220400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     25220400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     25220400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     25220400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        13600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        42800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        41200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        39600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        41200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      9045200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      9054800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      9064000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      9046800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      187768400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            4791                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2556                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    50677                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.343605                       # Inst execution rate
system.cpu.iew.exec_refs                        89445                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      25634                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    8422                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 65668                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 30                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                36                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                26709                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              485198                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 63811                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3528                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                470467                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   527                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2252                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   548                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              749                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4290                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1500                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2029                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            527                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    593483                       # num instructions consuming a value
system.cpu.iew.wb_count                        468817                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.600053                       # average fanout of values written-back
system.cpu.iew.wb_producers                    356121                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.335386                       # insts written-back per cycle
system.cpu.iew.wb_sent                         469350                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   722186                       # number of integer regfile reads
system.cpu.int_regfile_writes                  387263                       # number of integer regfile writes
system.cpu.ipc                               1.285188                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.285188                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              4574      0.96%      0.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                378308     79.81%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    69      0.01%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  48      0.01%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  58      0.01%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   58      0.01%     80.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  118      0.02%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  129      0.03%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  57      0.01%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 50      0.01%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                63986     13.50%     94.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               25977      5.48%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             453      0.10%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            110      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 473995                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1085                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2187                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          863                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2137                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 468336                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1143309                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       467954                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            515224                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     485167                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    473995                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  31                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           32153                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1552                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        46102                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        195954                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.418910                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.475069                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               32938     16.81%     16.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               24958     12.74%     29.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               30695     15.66%     45.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               41805     21.33%     66.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               65558     33.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          195954                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.361180                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       37162                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                90                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              785                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                65668                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               26709                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  196872                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                           200745                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    9262                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                545977                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     75                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    41957                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     51                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    19                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1348419                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 498771                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              600875                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    137169                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   4387                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2252                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4790                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    54900                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1748                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           765672                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            524                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1535                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       592813                       # The number of ROB reads
system.cpu.rob.rob_writes                      979720                       # The number of ROB writes
system.cpu.timesIdled                              62                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          263                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           14                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            526                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               14                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           47                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             47                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                1                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           360                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     80298000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                127                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           12                       # Transaction distribution
system.membus.trans_dist::CleanEvict              167                       # Transaction distribution
system.membus.trans_dist::ReadExReq                53                       # Transaction distribution
system.membus.trans_dist::ReadExResp               53                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           128                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        12288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        12288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   12288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               181                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     181    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 181                       # Request fanout histogram
system.membus.reqLayer2.occupancy              165991                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             383709                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     80298000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 207                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            63                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               384                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 49                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 55                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                55                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            208                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          388                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          401                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     789                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         8256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        11776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    20032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               234                       # Total snoops (count)
system.l2bus.snoopTraffic                         768                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                498                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.028112                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.165460                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      484     97.19%     97.19% # Request fanout histogram
system.l2bus.snoop_fanout::1                       14      2.81%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  498                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              160000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               261964                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              154800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        80298000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     80298000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        36984                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            36984                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        36984                       # number of overall hits
system.cpu.icache.overall_hits::total           36984                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          178                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            178                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          178                       # number of overall misses
system.cpu.icache.overall_misses::total           178                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7038000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7038000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7038000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7038000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        37162                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        37162                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        37162                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        37162                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004790                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004790                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004790                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004790                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39539.325843                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39539.325843                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39539.325843                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39539.325843                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           49                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           49                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          129                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          129                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          129                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          129                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      5321200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5321200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      5321200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5321200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003471                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003471                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003471                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003471                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41249.612403                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41249.612403                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41249.612403                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41249.612403                       # average overall mshr miss latency
system.cpu.icache.replacements                    129                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        36984                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           36984                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          178                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           178                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7038000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7038000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        37162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        37162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004790                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004790                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39539.325843                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39539.325843                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           49                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          129                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          129                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      5321200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5321200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003471                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003471                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41249.612403                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41249.612403                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     80298000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     80298000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6668                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               129                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             51.689922                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             74453                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            74453                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     80298000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     80298000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     80298000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        88095                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            88095                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        88095                       # number of overall hits
system.cpu.dcache.overall_hits::total           88095                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          142                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            142                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          142                       # number of overall misses
system.cpu.dcache.overall_misses::total           142                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      6974000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      6974000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      6974000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      6974000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        88237                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        88237                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        88237                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        88237                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001609                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001609                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001609                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001609                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49112.676056                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49112.676056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49112.676056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49112.676056                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                19                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           51                       # number of writebacks
system.cpu.dcache.writebacks::total                51                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           47                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           47                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           95                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           95                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           95                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           39                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          134                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      5694800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      5694800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      5694800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       899964                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      6594764                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001077                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001077                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001077                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001519                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59945.263158                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59945.263158                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59945.263158                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        23076                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49214.656716                       # average overall mshr miss latency
system.cpu.dcache.replacements                    133                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        62941                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           62941                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           86                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            86                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2969600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2969600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        63027                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        63027                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001364                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001364                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34530.232558                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34530.232558                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           39                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1735200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1735200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000619                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000619                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44492.307692                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44492.307692                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25154                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25154                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           56                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           56                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4004400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4004400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        25210                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        25210                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71507.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71507.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           56                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3959600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3959600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002221                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002221                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70707.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70707.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           39                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           39                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       899964                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       899964                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        23076                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        23076                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     80298000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     80298000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7210                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               133                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             54.210526                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   800.955321                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   223.044679                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.782183                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.217817                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          224                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          800                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          649                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.218750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            176607                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           176607                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     80298000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              61                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              18                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           29                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 108                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             61                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             18                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           29                       # number of overall hits
system.l2cache.overall_hits::total                108                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            69                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            76                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           10                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               155                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           69                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           76                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           10                       # number of overall misses
system.l2cache.overall_misses::total              155                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      4654000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      5412800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       620797                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     10687597                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      4654000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      5412800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       620797                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     10687597                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          130                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           94                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           39                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             263                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          130                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           94                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           39                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            263                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.530769                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.808511                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.256410                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.589354                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.530769                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.808511                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.256410                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.589354                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67449.275362                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 71221.052632                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 62079.700000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68952.238710                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67449.275362                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 71221.052632                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 62079.700000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68952.238710                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             12                       # number of writebacks
system.l2cache.writebacks::total                   12                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              3                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            3                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             3                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst           69                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           76                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            7                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          152                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           69                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           76                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            7                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           29                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          181                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      4110000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      4804800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       419600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      9334400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      4110000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      4804800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       419600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher      1712364                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     11046764                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.530769                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.808511                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.179487                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.577947                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.530769                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.808511                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.179487                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.688213                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59565.217391                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63221.052632                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59942.857143                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61410.526316                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59565.217391                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63221.052632                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59942.857143                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59047.034483                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61031.845304                       # average overall mshr miss latency
system.l2cache.replacements                       185                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           51                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           51                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           51                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           51                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           29                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           29                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher      1712364                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total      1712364                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59047.034483                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59047.034483                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                2                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           53                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             53                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      3859200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      3859200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           55                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           55                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.963636                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.963636                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 72815.094340                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 72815.094340                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           53                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           53                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      3435200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      3435200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.963636                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.963636                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 64815.094340                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 64815.094340                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           61                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           29                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          106                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           69                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           23                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          102                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      4654000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1553600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       620797                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      6828397                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          130                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           39                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           39                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          208                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.530769                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.589744                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.256410                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.490385                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67449.275362                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67547.826087                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 62079.700000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66945.068627                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           69                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           23                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           99                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      4110000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1369600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       419600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      5899200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.530769                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.589744                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.179487                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.475962                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59565.217391                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59547.826087                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59942.857143                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59587.878788                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     80298000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     80298000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    591                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  185                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.194595                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    42.605604                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1072.050925                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1857.106702                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   986.427373                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   137.809395                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010402                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.261731                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.453395                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.240827                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033645                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1123                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2973                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           44                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1077                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2669                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.274170                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.725830                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 4393                       # Number of tag accesses
system.l2cache.tags.data_accesses                4393                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     80298000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            4352                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            4864                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher         1856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               11520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           4352                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          768                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              768                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               68                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               76                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            7                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           29                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  180                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            12                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  12                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           54198112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           60574361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      5579217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     23113901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              143465591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      54198112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          54198112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         9564373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               9564373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         9564373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          54198112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          60574361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      5579217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     23113901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             153029963                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1205964800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2656977                       # Simulator instruction rate (inst/s)
host_mem_usage                                4410996                       # Number of bytes of host memory used
host_op_rate                                  4648820                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.90                       # Real time elapsed on the host
host_tick_rate                               31343802                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2391435                       # Number of instructions simulated
sim_ops                                       4184491                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    28213600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                12077                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               848                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             11038                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5089                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           12077                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6988                       # Number of indirect misses.
system.cpu.branchPred.lookups                   13632                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1194                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          734                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     45033                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    25850                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               871                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      10500                       # Number of branches committed
system.cpu.commit.bw_lim_events                 15123                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14999                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                45906                       # Number of instructions committed
system.cpu.commit.committedOps                  90415                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        52282                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.729371                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.730409                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        22087     42.25%     42.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         5878     11.24%     53.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3537      6.77%     60.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5657     10.82%     71.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        15123     28.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        52282                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1071                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1041                       # Number of function calls committed.
system.cpu.commit.int_insts                     89996                       # Number of committed integer instructions.
system.cpu.commit.loads                         15136                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          129      0.14%      0.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            67330     74.47%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             110      0.12%     74.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              104      0.12%     74.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             72      0.08%     74.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.12%     75.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.04%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              66      0.07%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              72      0.08%     75.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             84      0.09%     75.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            33      0.04%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           14812     16.38%     91.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6871      7.60%     99.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          324      0.36%     99.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          260      0.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             90415                       # Class of committed instruction
system.cpu.commit.refs                          22267                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       45906                       # Number of Instructions Simulated
system.cpu.committedOps                         90415                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.536488                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.536488                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           33                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           69                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          128                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            12                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 10043                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 111910                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    14992                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     29941                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    878                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   909                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       16480                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            56                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        7730                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                       13632                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      8811                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         39464                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   303                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          58979                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           149                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1756                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.193268                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              16238                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               6283                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.836178                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              56763                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.062629                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.886178                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    24065     42.40%     42.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1991      3.51%     45.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2149      3.79%     49.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3440      6.06%     55.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    25118     44.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                56763                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1562                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      980                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      5000400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      5000800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      5000800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      5000800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      5000400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      5000400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        46000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        46000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        22400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        22400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        22800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        22800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        49200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        48800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        50400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        49600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      2471200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      2454800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      2466400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      2462000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       40238400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           13771                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1067                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    11186                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.413233                       # Inst execution rate
system.cpu.iew.exec_refs                        24218                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       7730                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    6188                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 17353                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                140                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                45                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 8210                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              105404                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 16488                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1284                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 99681                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     18                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    878                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    33                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              693                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2219                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1079                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          972                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             95                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    101115                       # num instructions consuming a value
system.cpu.iew.wb_count                         99054                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.656777                       # average fanout of values written-back
system.cpu.iew.wb_producers                     66410                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.404344                       # insts written-back per cycle
system.cpu.iew.wb_sent                          99307                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   151605                       # number of integer regfile reads
system.cpu.int_regfile_writes                   79367                       # number of integer regfile writes
system.cpu.ipc                               0.650835                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.650835                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               369      0.37%      0.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 75007     74.29%     74.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  111      0.11%     74.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   119      0.12%     74.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 114      0.11%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 112      0.11%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   57      0.06%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  144      0.14%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  121      0.12%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 103      0.10%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 70      0.07%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                16271     16.12%     91.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7554      7.48%     99.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             485      0.48%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            325      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 100962                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1551                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                3121                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1454                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2527                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  99042                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             255866                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        97600                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            117883                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     105157                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    100962                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 247                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14999                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               297                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            172                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        18982                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         56763                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.778659                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.601422                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               20477     36.07%     36.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                6258     11.02%     47.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                8148     14.35%     61.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                9112     16.05%     77.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               12768     22.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           56763                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.431395                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        8839                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            50                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               256                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              563                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                17353                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8210                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   47320                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                            70534                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     12                       # Number of system calls
system.cpu.rename.BlockCycles                    7257                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 96944                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    194                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    15710                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    222                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    29                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                273523                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 109706                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              117900                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     30056                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    824                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    878                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1497                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    20977                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              2306                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           167336                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1365                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 85                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1434                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             92                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       142573                       # The number of ROB reads
system.cpu.rob.rob_writes                      215360                       # The number of ROB writes
system.cpu.timesIdled                             212                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          547                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           34                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1090                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               34                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          238                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           488                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     28213600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                246                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           17                       # Transaction distribution
system.membus.trans_dist::CleanEvict              221                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           245                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        17152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        17152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   17152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               250                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     250    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 250                       # Request fanout histogram
system.membus.reqLayer2.occupancy              222418                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy             540182                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     28213600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 538                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            66                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               735                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  7                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 7                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            538                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1115                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          519                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1634                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        23744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        14208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    37952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               257                       # Total snoops (count)
system.l2bus.snoopTraffic                        1152                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                801                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.046192                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.210032                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      764     95.38%     95.38% # Request fanout histogram
system.l2bus.snoop_fanout::1                       37      4.62%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  801                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              207600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               484772                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              446400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        28213600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     28213600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         8362                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             8362                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         8362                       # number of overall hits
system.cpu.icache.overall_hits::total            8362                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          449                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            449                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          449                       # number of overall misses
system.cpu.icache.overall_misses::total           449                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16135600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16135600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16135600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16135600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         8811                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         8811                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         8811                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         8811                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050959                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050959                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050959                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050959                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35936.748330                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35936.748330                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35936.748330                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35936.748330                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           77                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           77                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          372                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          372                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          372                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          372                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12712400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12712400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12712400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12712400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.042220                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.042220                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.042220                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.042220                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34173.118280                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34173.118280                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34173.118280                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34173.118280                       # average overall mshr miss latency
system.cpu.icache.replacements                    372                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         8362                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            8362                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          449                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           449                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16135600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16135600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         8811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         8811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050959                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050959                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35936.748330                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35936.748330                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           77                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          372                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12712400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12712400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.042220                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.042220                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34173.118280                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34173.118280                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28213600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     28213600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               58823                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               628                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             93.667197                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             17994                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            17994                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     28213600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     28213600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     28213600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        22607                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            22607                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        22607                       # number of overall hits
system.cpu.dcache.overall_hits::total           22607                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          282                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            282                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          282                       # number of overall misses
system.cpu.dcache.overall_misses::total           282                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     12630800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     12630800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     12630800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     12630800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        22889                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        22889                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        22889                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        22889                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012320                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012320                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44790.070922                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44790.070922                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44790.070922                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44790.070922                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          115                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                20                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           49                       # number of writebacks
system.cpu.dcache.writebacks::total                49                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          136                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          146                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          146                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          146                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           27                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          173                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6303200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6303200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6303200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1525572                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7828772                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006379                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006379                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006379                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007558                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43172.602740                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43172.602740                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43172.602740                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56502.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45253.017341                       # average overall mshr miss latency
system.cpu.dcache.replacements                    173                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        15483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           15483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12200000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12200000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        15758                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        15758                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017451                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017451                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44363.636364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44363.636364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          136                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5878000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5878000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008821                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008821                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42287.769784                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42287.769784                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         7124                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7124                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            7                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       430800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       430800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         7131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000982                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000982                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61542.857143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61542.857143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       425200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       425200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000982                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000982                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60742.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60742.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           27                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           27                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1525572                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1525572                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56502.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56502.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28213600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     28213600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              172458                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1197                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            144.075188                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   801.989339                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   222.010661                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.783193                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.216807                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          206                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          818                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          662                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.201172                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             45951                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            45951                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     28213600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             222                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              65                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 293                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            222                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             65                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                293                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           149                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            81                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           21                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               251                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          149                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           81                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           21                       # number of overall misses
system.l2cache.overall_misses::total              251                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10398800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      5573600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1460379                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     17432779                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10398800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      5573600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1460379                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     17432779                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          371                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          146                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           27                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             544                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          371                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          146                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           27                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            544                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.401617                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.554795                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.777778                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.461397                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.401617                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.554795                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.777778                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.461397                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 69790.604027                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68809.876543                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69541.857143                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69453.302789                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 69790.604027                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68809.876543                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69541.857143                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69453.302789                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             17                       # number of writebacks
system.l2cache.writebacks::total                   17                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          149                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           81                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           21                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          251                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          149                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           81                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           21                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          251                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9206800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      4925600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1292379                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     15424779                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9206800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      4925600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1292379                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     15424779                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.401617                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.554795                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.777778                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.461397                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.401617                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.554795                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.777778                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.461397                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 61790.604027                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60809.876543                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61541.857143                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61453.302789                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 61790.604027                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60809.876543                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61541.857143                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61453.302789                       # average overall mshr miss latency
system.l2cache.replacements                       256                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           49                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           49                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           49                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           49                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           16                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                2                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            5                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              5                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       400000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       400000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            7                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.714286                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.714286                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        80000                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        80000                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       360000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       360000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.714286                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        72000                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        72000                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          222                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           63                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          291                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          149                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           76                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           21                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          246                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10398800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5173600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1460379                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     17032779                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          371                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          139                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           27                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          537                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.401617                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.546763                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.777778                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.458101                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69790.604027                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68073.684211                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69541.857143                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69238.939024                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          149                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           76                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           21                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          246                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9206800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4565600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1292379                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     15064779                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.401617                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.546763                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.777778                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.458101                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 61790.604027                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60073.684211                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61541.857143                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61238.939024                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28213600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     28213600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13875                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4352                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.188189                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    44.349675                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1119.779485                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1832.102531                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   962.935178                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   136.833130                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010828                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.273384                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.447291                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.235092                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033407                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1047                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3049                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           29                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1004                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2646                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          108                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.255615                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.744385                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 8960                       # Number of tag accesses
system.l2cache.tags.data_accesses                8960                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     28213600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            9536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            5184                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               16064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         9536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           9536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1088                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1088                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              149                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               81                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           21                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  251                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            17                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  17                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          337993025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          183741174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     47636601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              569370800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     337993025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         337993025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        38562963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              38562963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        38562963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         337993025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         183741174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     47636601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             607933762                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
