// Seed: 2921057472
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input logic [7:0] id_3;
  xor primCall (id_2, id_6, id_7, id_1, id_3, id_4);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_5,
      id_1,
      id_1,
      id_1,
      id_6
  );
  output wire id_2;
  inout wire id_1;
  assign id_1 = (id_3[-1'b0!==-1-:-1'h0]);
  assign id_2 = id_4;
  localparam id_8 = -1;
endmodule
